
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.50
 Yosys 0.18+10 (git sha1 7a7a25778, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Tue May 31 17:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -vhdl b17.vhd

yosys> verific -vhdl b17.vhd

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Tue May 31 17:39:28 2022.
VERIFIC-INFO [VHDL-1504] default VHDL library search path is now "/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/share/yosys/verific/vhdl_vdbs_2008"
VERIFIC-COMMENT [VHDL-1481] Analyzing VHDL file 'b17.vhd'
VERIFIC-COMMENT [VHDL-1493] Restoring VHDL unit 'std.standard' from file '/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/share/yosys/verific/vhdl_vdbs_2008/std/standard.vdb'
VERIFIC-INFO [VHDL-1012] b17.vhd:1: analyzing entity 'b15'
VERIFIC-INFO [VHDL-1010] b17.vhd:17: analyzing architecture 'behav'
VERIFIC-INFO [VHDL-1012] b17.vhd:673: analyzing entity 'b17'
VERIFIC-INFO [VHDL-1010] b17.vhd:685: analyzing architecture 'behav'

yosys> synth_rs -top b17 -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.59

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top b17

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VHDL-1067] b17.vhd:673: processing 'b17(BEHAV)'
VERIFIC-INFO [VHDL-1067] b17.vhd:1: processing 'b15(BEHAV)'
Importing module b17.
Importing module b15(BEHAV).

3.3.1. Analyzing design hierarchy..
Top module:  \b17
Used module:     \b15(BEHAV)

3.3.2. Analyzing design hierarchy..
Top module:  \b17
Used module:     \b15(BEHAV)
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module b15(BEHAV).
<suppressed ~17 debug messages>
Optimizing module b17.
<suppressed ~4 debug messages>

yosys> bmuxmap

3.5. Executing BMUXMAP pass.

yosys> demuxmap

3.6. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.7. Executing FLATTEN pass (flatten design).
Deleting now unused module b15(BEHAV).
<suppressed ~3 debug messages>

yosys> bmuxmap

3.8. Executing BMUXMAP pass.

yosys> demuxmap

3.9. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic

3.10. Executing TRIBUF pass.

yosys> deminout

3.11. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~690 debug messages>

yosys> opt_clean

3.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 42 unused cells and 652 unused wires.
<suppressed ~232 debug messages>

yosys> check

3.14. Executing CHECK pass (checking for obvious problems).
Checking module b17...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.15. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~6 debug messages>

yosys> opt_merge -nomux

3.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

yosys> opt_muxtree

3.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\P1.$verific$mux_754$b17.vhd:572$1115: \P1.P1.State2 -> 4'0110
      Replacing known input bits on port B of cell $flatten\P1.$verific$select_741$b17.vhd:562$1104: { \P1.P1.State2 \P1.P1.State2 \P1.P1.State2 \P1.P1.State2 \P1.P1.State2 \P1.P1.State2 \P1.P1.State2 \P1.P1.State2 \P1.P1.State2 $flatten\P1.$verific$n6543$579 \P1.P1.State2 \P1.P1.State2 \P1.P1.State2 \P1.P1.State2 \P1.P1.State2 \P1.P1.State2 \P1.P1.State2 \P1.P1.State2 \P1.P1.State2 } -> { 36'010101010101010101010101010101010101 $flatten\P1.$verific$n6543$579 36'010101010101010101010101010101010101 }
      Replacing known input bits on port A of cell $flatten\P1.$verific$mux_582$b17.vhd:483$1053: \P1.P1.State2 -> 4'0101
      Replacing known input bits on port A of cell $flatten\P1.$verific$mux_569$b17.vhd:479$1045: \P1.P1.State2 -> 4'0101
      Replacing known input bits on port A of cell $flatten\P1.$verific$mux_558$b17.vhd:478$1041: \P1.P1.State2 -> 4'0101
      Replacing known input bits on port A of cell $flatten\P1.$verific$mux_547$b17.vhd:473$1038: \P1.P1.State2 -> 4'0101
      Replacing known input bits on port B of cell $flatten\P1.$verific$mux_70$b17.vhd:156$764: \P1.State -> 3'011
      Replacing known input bits on port A of cell $flatten\P2.$verific$mux_754$b17.vhd:572$1115: \P2.P1.State2 -> 4'0110
      Replacing known input bits on port B of cell $flatten\P2.$verific$select_741$b17.vhd:562$1104: { \P2.P1.State2 \P2.P1.State2 \P2.P1.State2 \P2.P1.State2 \P2.P1.State2 \P2.P1.State2 \P2.P1.State2 \P2.P1.State2 \P2.P1.State2 $flatten\P2.$verific$n6543$579 \P2.P1.State2 \P2.P1.State2 \P2.P1.State2 \P2.P1.State2 \P2.P1.State2 \P2.P1.State2 \P2.P1.State2 \P2.P1.State2 \P2.P1.State2 } -> { 36'010101010101010101010101010101010101 $flatten\P2.$verific$n6543$579 36'010101010101010101010101010101010101 }
      Replacing known input bits on port A of cell $flatten\P2.$verific$mux_582$b17.vhd:483$1053: \P2.P1.State2 -> 4'0101
      Replacing known input bits on port A of cell $flatten\P2.$verific$mux_569$b17.vhd:479$1045: \P2.P1.State2 -> 4'0101
      Replacing known input bits on port A of cell $flatten\P2.$verific$mux_558$b17.vhd:478$1041: \P2.P1.State2 -> 4'0101
      Replacing known input bits on port A of cell $flatten\P2.$verific$mux_547$b17.vhd:473$1038: \P2.P1.State2 -> 4'0101
      Replacing known input bits on port B of cell $flatten\P2.$verific$mux_70$b17.vhd:156$764: \P2.State -> 3'011
      Replacing known input bits on port A of cell $flatten\P3.$verific$mux_754$b17.vhd:572$1115: \P3.P1.State2 -> 4'0110
      Replacing known input bits on port B of cell $flatten\P3.$verific$select_741$b17.vhd:562$1104: { \P3.P1.State2 \P3.P1.State2 \P3.P1.State2 \P3.P1.State2 \P3.P1.State2 \P3.P1.State2 \P3.P1.State2 \P3.P1.State2 \P3.P1.State2 $flatten\P3.$verific$n6543$579 \P3.P1.State2 \P3.P1.State2 \P3.P1.State2 \P3.P1.State2 \P3.P1.State2 \P3.P1.State2 \P3.P1.State2 \P3.P1.State2 \P3.P1.State2 } -> { 36'010101010101010101010101010101010101 $flatten\P3.$verific$n6543$579 36'010101010101010101010101010101010101 }
      Replacing known input bits on port A of cell $flatten\P3.$verific$mux_582$b17.vhd:483$1053: \P3.P1.State2 -> 4'0101
      Replacing known input bits on port A of cell $flatten\P3.$verific$mux_569$b17.vhd:479$1045: \P3.P1.State2 -> 4'0101
      Replacing known input bits on port A of cell $flatten\P3.$verific$mux_558$b17.vhd:478$1041: \P3.P1.State2 -> 4'0101
      Replacing known input bits on port A of cell $flatten\P3.$verific$mux_547$b17.vhd:473$1038: \P3.P1.State2 -> 4'0101
      Replacing known input bits on port B of cell $flatten\P3.$verific$mux_70$b17.vhd:156$764: \P3.State -> 3'011
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~243 debug messages>

yosys> opt_reduce

3.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
    New ctrl vector for $pmux cell $flatten\P1.$verific$Select_723$b17.vhd:562$1089: { $flatten\P1.$verific$n7981$270 $flatten\P1.$verific$n7982$271 $auto$opt_reduce.cc:134:opt_pmux$2079 $auto$opt_reduce.cc:134:opt_pmux$2077 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$Select_725$b17.vhd:562$1091: { $flatten\P1.$verific$n7981$270 $auto$opt_reduce.cc:134:opt_pmux$2085 $auto$opt_reduce.cc:134:opt_pmux$2083 $auto$opt_reduce.cc:134:opt_pmux$2081 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$Select_731$b17.vhd:562$1097: { $flatten\P1.$verific$n8173$291 $flatten\P1.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$2087 $flatten\P1.$verific$n7990$279 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$Select_733$b17.vhd:562$1098: { $flatten\P1.$verific$n8173$291 $auto$opt_reduce.cc:134:opt_pmux$2091 $auto$opt_reduce.cc:134:opt_pmux$2089 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$Select_735$b17.vhd:562$1099: { $flatten\P1.$verific$n8173$291 $auto$opt_reduce.cc:134:opt_pmux$2095 $auto$opt_reduce.cc:134:opt_pmux$2093 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$Select_737$b17.vhd:562$1100: { $flatten\P1.$verific$n8173$291 $auto$opt_reduce.cc:134:opt_pmux$2097 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$select_720$b17.vhd:562$1086: { $flatten\P1.$verific$n7981$270 $flatten\P1.$verific$n7982$271 $auto$opt_reduce.cc:134:opt_pmux$2107 $auto$opt_reduce.cc:134:opt_pmux$2105 $auto$opt_reduce.cc:134:opt_pmux$2103 $auto$opt_reduce.cc:134:opt_pmux$2101 $auto$opt_reduce.cc:134:opt_pmux$2099 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$select_721$b17.vhd:562$1087: { $auto$opt_reduce.cc:134:opt_pmux$2117 $auto$opt_reduce.cc:134:opt_pmux$2115 $flatten\P1.$verific$n7987$276 $flatten\P1.$verific$n7989$278 $auto$opt_reduce.cc:134:opt_pmux$2113 $auto$opt_reduce.cc:134:opt_pmux$2111 $auto$opt_reduce.cc:134:opt_pmux$2109 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$select_726$b17.vhd:562$1092: { $flatten\P1.$verific$n7981$270 $flatten\P1.$verific$n7982$271 $auto$opt_reduce.cc:134:opt_pmux$2119 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$select_727$b17.vhd:562$1093: { $flatten\P1.$verific$n7985$274 $flatten\P1.$verific$n7987$276 $flatten\P1.$verific$n7989$278 $flatten\P1.$verific$n7995$284 $auto$opt_reduce.cc:134:opt_pmux$2121 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$select_728$b17.vhd:562$1094: { $flatten\P1.$verific$n7986$275 $flatten\P1.$verific$n7996$285 $auto$opt_reduce.cc:134:opt_pmux$2123 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$select_729$b17.vhd:562$1095: { $flatten\P1.$verific$n7987$276 $flatten\P1.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$2127 $auto$opt_reduce.cc:134:opt_pmux$2125 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$select_738$b17.vhd:562$1101: { $flatten\P1.$verific$n7987$276 $flatten\P1.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$2129 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$select_739$b17.vhd:562$1102: { $flatten\P1.$verific$n7987$276 $flatten\P1.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$2131 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$select_740$b17.vhd:562$1103: { $flatten\P1.$verific$n7988$277 $flatten\P1.$verific$n7990$279 $auto$opt_reduce.cc:134:opt_pmux$2133 }
    New ctrl vector for $pmux cell $flatten\P1.$verific$select_741$b17.vhd:562$1104: { $flatten\P1.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$2135 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$Select_723$b17.vhd:562$1089: { $flatten\P2.$verific$n7981$270 $flatten\P2.$verific$n7982$271 $auto$opt_reduce.cc:134:opt_pmux$2139 $auto$opt_reduce.cc:134:opt_pmux$2137 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$Select_725$b17.vhd:562$1091: { $flatten\P2.$verific$n7981$270 $auto$opt_reduce.cc:134:opt_pmux$2145 $auto$opt_reduce.cc:134:opt_pmux$2143 $auto$opt_reduce.cc:134:opt_pmux$2141 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$Select_731$b17.vhd:562$1097: { $flatten\P2.$verific$n8173$291 $flatten\P2.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$2147 $flatten\P2.$verific$n7990$279 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$Select_733$b17.vhd:562$1098: { $flatten\P2.$verific$n8173$291 $auto$opt_reduce.cc:134:opt_pmux$2151 $auto$opt_reduce.cc:134:opt_pmux$2149 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$Select_735$b17.vhd:562$1099: { $flatten\P2.$verific$n8173$291 $auto$opt_reduce.cc:134:opt_pmux$2155 $auto$opt_reduce.cc:134:opt_pmux$2153 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$Select_737$b17.vhd:562$1100: { $flatten\P2.$verific$n8173$291 $auto$opt_reduce.cc:134:opt_pmux$2157 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$select_720$b17.vhd:562$1086: { $flatten\P2.$verific$n7981$270 $flatten\P2.$verific$n7982$271 $auto$opt_reduce.cc:134:opt_pmux$2167 $auto$opt_reduce.cc:134:opt_pmux$2165 $auto$opt_reduce.cc:134:opt_pmux$2163 $auto$opt_reduce.cc:134:opt_pmux$2161 $auto$opt_reduce.cc:134:opt_pmux$2159 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$select_721$b17.vhd:562$1087: { $auto$opt_reduce.cc:134:opt_pmux$2177 $auto$opt_reduce.cc:134:opt_pmux$2175 $flatten\P2.$verific$n7987$276 $flatten\P2.$verific$n7989$278 $auto$opt_reduce.cc:134:opt_pmux$2173 $auto$opt_reduce.cc:134:opt_pmux$2171 $auto$opt_reduce.cc:134:opt_pmux$2169 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$select_726$b17.vhd:562$1092: { $flatten\P2.$verific$n7981$270 $flatten\P2.$verific$n7982$271 $auto$opt_reduce.cc:134:opt_pmux$2179 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$select_727$b17.vhd:562$1093: { $flatten\P2.$verific$n7985$274 $flatten\P2.$verific$n7987$276 $flatten\P2.$verific$n7989$278 $flatten\P2.$verific$n7995$284 $auto$opt_reduce.cc:134:opt_pmux$2181 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$select_728$b17.vhd:562$1094: { $flatten\P2.$verific$n7986$275 $flatten\P2.$verific$n7996$285 $auto$opt_reduce.cc:134:opt_pmux$2183 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$select_729$b17.vhd:562$1095: { $flatten\P2.$verific$n7987$276 $flatten\P2.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$2187 $auto$opt_reduce.cc:134:opt_pmux$2185 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$select_738$b17.vhd:562$1101: { $flatten\P2.$verific$n7987$276 $flatten\P2.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$2189 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$select_739$b17.vhd:562$1102: { $flatten\P2.$verific$n7987$276 $flatten\P2.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$2191 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$select_740$b17.vhd:562$1103: { $flatten\P2.$verific$n7988$277 $flatten\P2.$verific$n7990$279 $auto$opt_reduce.cc:134:opt_pmux$2193 }
    New ctrl vector for $pmux cell $flatten\P2.$verific$select_741$b17.vhd:562$1104: { $flatten\P2.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$2195 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$Select_723$b17.vhd:562$1089: { $flatten\P3.$verific$n7981$270 $flatten\P3.$verific$n7982$271 $auto$opt_reduce.cc:134:opt_pmux$2199 $auto$opt_reduce.cc:134:opt_pmux$2197 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$Select_725$b17.vhd:562$1091: { $flatten\P3.$verific$n7981$270 $auto$opt_reduce.cc:134:opt_pmux$2205 $auto$opt_reduce.cc:134:opt_pmux$2203 $auto$opt_reduce.cc:134:opt_pmux$2201 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$Select_731$b17.vhd:562$1097: { $flatten\P3.$verific$n8173$291 $flatten\P3.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$2207 $flatten\P3.$verific$n7990$279 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$Select_733$b17.vhd:562$1098: { $flatten\P3.$verific$n8173$291 $auto$opt_reduce.cc:134:opt_pmux$2211 $auto$opt_reduce.cc:134:opt_pmux$2209 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$Select_735$b17.vhd:562$1099: { $flatten\P3.$verific$n8173$291 $auto$opt_reduce.cc:134:opt_pmux$2215 $auto$opt_reduce.cc:134:opt_pmux$2213 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$Select_737$b17.vhd:562$1100: { $flatten\P3.$verific$n8173$291 $auto$opt_reduce.cc:134:opt_pmux$2217 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$select_720$b17.vhd:562$1086: { $flatten\P3.$verific$n7981$270 $flatten\P3.$verific$n7982$271 $auto$opt_reduce.cc:134:opt_pmux$2227 $auto$opt_reduce.cc:134:opt_pmux$2225 $auto$opt_reduce.cc:134:opt_pmux$2223 $auto$opt_reduce.cc:134:opt_pmux$2221 $auto$opt_reduce.cc:134:opt_pmux$2219 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$select_721$b17.vhd:562$1087: { $auto$opt_reduce.cc:134:opt_pmux$2237 $auto$opt_reduce.cc:134:opt_pmux$2235 $flatten\P3.$verific$n7987$276 $flatten\P3.$verific$n7989$278 $auto$opt_reduce.cc:134:opt_pmux$2233 $auto$opt_reduce.cc:134:opt_pmux$2231 $auto$opt_reduce.cc:134:opt_pmux$2229 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$select_726$b17.vhd:562$1092: { $flatten\P3.$verific$n7981$270 $flatten\P3.$verific$n7982$271 $auto$opt_reduce.cc:134:opt_pmux$2239 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$select_727$b17.vhd:562$1093: { $flatten\P3.$verific$n7985$274 $flatten\P3.$verific$n7987$276 $flatten\P3.$verific$n7989$278 $flatten\P3.$verific$n7995$284 $auto$opt_reduce.cc:134:opt_pmux$2241 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$select_728$b17.vhd:562$1094: { $flatten\P3.$verific$n7986$275 $flatten\P3.$verific$n7996$285 $auto$opt_reduce.cc:134:opt_pmux$2243 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$select_729$b17.vhd:562$1095: { $flatten\P3.$verific$n7987$276 $flatten\P3.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$2247 $auto$opt_reduce.cc:134:opt_pmux$2245 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$select_738$b17.vhd:562$1101: { $flatten\P3.$verific$n7987$276 $flatten\P3.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$2249 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$select_739$b17.vhd:562$1102: { $flatten\P3.$verific$n7987$276 $flatten\P3.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$2251 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$select_740$b17.vhd:562$1103: { $flatten\P3.$verific$n7988$277 $flatten\P3.$verific$n7990$279 $auto$opt_reduce.cc:134:opt_pmux$2253 }
    New ctrl vector for $pmux cell $flatten\P3.$verific$select_741$b17.vhd:562$1104: { $flatten\P3.$verific$n7988$277 $auto$opt_reduce.cc:134:opt_pmux$2255 }
  Optimizing cells in module \b17.
Performed a total of 48 changes.

yosys> opt_merge

3.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
<suppressed ~405 debug messages>
Removed a total of 135 cells.

yosys> opt_dff -nodffe -nosdff

3.15.6. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $verific$ready22_reg$b17.vhd:759$116 ($aldff) from module b17.
Changing const-value async load to async reset on $verific$ready21_reg$b17.vhd:759$115 ($aldff) from module b17.
Changing const-value async load to async reset on $verific$ready12_reg$b17.vhd:738$95 ($aldff) from module b17.
Changing const-value async load to async reset on $verific$ready11_reg$b17.vhd:738$94 ($aldff) from module b17.
Changing const-value async load to async reset on $verific$buf2_reg$b17.vhd:759$114 ($aldff) from module b17.
Changing const-value async load to async reset on $verific$buf1_reg$b17.vhd:738$93 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$rEIP_reg$b17.vhd:612$1232 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$W_R_n_reg$b17.vhd:231$812 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$State_reg$b17.vhd:231$816 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$StateBS16_reg$b17.vhd:231$818 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$RequestPending_reg$b17.vhd:612$1236 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$ReadRequest_reg$b17.vhd:612$1234 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.uWord_reg$b17.vhd:612$1226 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.lWord_reg$b17.vhd:612$1225 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.State2_reg$b17.vhd:612$1202 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.PhyAddrPointer_reg$b17.vhd:612$1222 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.More_reg$b17.vhd:612$1223 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_9$b17.vhd:612$1210 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_8$b17.vhd:612$1209 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_7$b17.vhd:612$1208 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_6$b17.vhd:612$1207 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_5$b17.vhd:612$1206 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_4$b17.vhd:612$1205 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_3$b17.vhd:612$1204 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_2$b17.vhd:612$1203 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_16$b17.vhd:612$1217 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_15$b17.vhd:612$1216 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_14$b17.vhd:612$1215 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_13$b17.vhd:612$1214 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_12$b17.vhd:612$1213 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_11$b17.vhd:612$1212 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg_10$b17.vhd:612$1211 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueue_reg$b17.vhd:612$1218 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueueWr_Addr_reg$b17.vhd:612$1220 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstQueueRd_Addr_reg$b17.vhd:612$1219 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.InstAddrPointer_reg$b17.vhd:612$1221 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$P1.Flush_reg$b17.vhd:612$1224 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$MemoryFetch_reg$b17.vhd:612$1235 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$M_IO_n_reg$b17.vhd:231$814 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$EBX_reg$b17.vhd:612$1231 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$EAX_reg$b17.vhd:612$1230 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$Datao_reg$b17.vhd:612$1228 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$DataWidth_reg$b17.vhd:231$819 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$D_C_n_reg$b17.vhd:231$813 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$CodeFetch_reg$b17.vhd:612$1227 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$ByteEnable_reg$b17.vhd:668$1254 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$BE_n_reg$b17.vhd:231$810 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$Address_reg$b17.vhd:231$811 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P3.$verific$ADS_n_reg$b17.vhd:231$815 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$rEIP_reg$b17.vhd:612$1232 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$W_R_n_reg$b17.vhd:231$812 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$State_reg$b17.vhd:231$816 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$StateBS16_reg$b17.vhd:231$818 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$RequestPending_reg$b17.vhd:612$1236 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$ReadRequest_reg$b17.vhd:612$1234 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.uWord_reg$b17.vhd:612$1226 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.lWord_reg$b17.vhd:612$1225 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.State2_reg$b17.vhd:612$1202 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.PhyAddrPointer_reg$b17.vhd:612$1222 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.More_reg$b17.vhd:612$1223 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_9$b17.vhd:612$1210 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_8$b17.vhd:612$1209 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_7$b17.vhd:612$1208 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_6$b17.vhd:612$1207 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_5$b17.vhd:612$1206 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_4$b17.vhd:612$1205 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_3$b17.vhd:612$1204 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_2$b17.vhd:612$1203 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_16$b17.vhd:612$1217 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_15$b17.vhd:612$1216 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_14$b17.vhd:612$1215 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_13$b17.vhd:612$1214 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_12$b17.vhd:612$1213 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_11$b17.vhd:612$1212 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg_10$b17.vhd:612$1211 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueue_reg$b17.vhd:612$1218 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueueWr_Addr_reg$b17.vhd:612$1220 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstQueueRd_Addr_reg$b17.vhd:612$1219 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.InstAddrPointer_reg$b17.vhd:612$1221 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$P1.Flush_reg$b17.vhd:612$1224 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$MemoryFetch_reg$b17.vhd:612$1235 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$M_IO_n_reg$b17.vhd:231$814 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$EBX_reg$b17.vhd:612$1231 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$EAX_reg$b17.vhd:612$1230 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$Datao_reg$b17.vhd:612$1228 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$DataWidth_reg$b17.vhd:231$819 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$D_C_n_reg$b17.vhd:231$813 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$CodeFetch_reg$b17.vhd:612$1227 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$ByteEnable_reg$b17.vhd:668$1254 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$BE_n_reg$b17.vhd:231$810 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$Address_reg$b17.vhd:231$811 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P2.$verific$ADS_n_reg$b17.vhd:231$815 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$rEIP_reg$b17.vhd:612$1232 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$W_R_n_reg$b17.vhd:231$812 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$State_reg$b17.vhd:231$816 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$StateBS16_reg$b17.vhd:231$818 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$RequestPending_reg$b17.vhd:612$1236 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$ReadRequest_reg$b17.vhd:612$1234 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.uWord_reg$b17.vhd:612$1226 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.lWord_reg$b17.vhd:612$1225 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.State2_reg$b17.vhd:612$1202 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.PhyAddrPointer_reg$b17.vhd:612$1222 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.More_reg$b17.vhd:612$1223 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_9$b17.vhd:612$1210 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_8$b17.vhd:612$1209 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_7$b17.vhd:612$1208 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_6$b17.vhd:612$1207 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_5$b17.vhd:612$1206 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_4$b17.vhd:612$1205 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_3$b17.vhd:612$1204 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_2$b17.vhd:612$1203 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_16$b17.vhd:612$1217 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_15$b17.vhd:612$1216 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_14$b17.vhd:612$1215 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_13$b17.vhd:612$1214 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_12$b17.vhd:612$1213 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_11$b17.vhd:612$1212 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg_10$b17.vhd:612$1211 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueue_reg$b17.vhd:612$1218 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueueWr_Addr_reg$b17.vhd:612$1220 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstQueueRd_Addr_reg$b17.vhd:612$1219 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.InstAddrPointer_reg$b17.vhd:612$1221 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$P1.Flush_reg$b17.vhd:612$1224 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$MemoryFetch_reg$b17.vhd:612$1235 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$M_IO_n_reg$b17.vhd:231$814 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$EBX_reg$b17.vhd:612$1231 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$EAX_reg$b17.vhd:612$1230 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$Datao_reg$b17.vhd:612$1228 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$DataWidth_reg$b17.vhd:231$819 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$D_C_n_reg$b17.vhd:231$813 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$CodeFetch_reg$b17.vhd:612$1227 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$ByteEnable_reg$b17.vhd:668$1254 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$BE_n_reg$b17.vhd:231$810 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$Address_reg$b17.vhd:231$811 ($aldff) from module b17.
Changing const-value async load to async reset on $flatten\P1.$verific$ADS_n_reg$b17.vhd:231$815 ($aldff) from module b17.

yosys> opt_clean

3.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 6 unused cells and 78 unused wires.
<suppressed ~7 debug messages>

yosys> opt_expr

3.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~9 debug messages>

3.15.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~282 debug messages>

yosys> opt_reduce

3.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.15.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

3.15.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.15.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~282 debug messages>

yosys> opt_reduce

3.15.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.15.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.15.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.15.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..

yosys> opt_expr

3.15.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

3.15.23. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.16. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.16.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking b17.P1.ByteEnable as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking b17.P1.State as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking b17.P2.ByteEnable as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking b17.P2.State as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking b17.P3.ByteEnable as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking b17.P3.State as FSM state register:
    Users of register don't seem to benefit from recoding.

yosys> fsm_extract

3.16.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.16.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..

yosys> fsm_opt

3.16.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.16.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.16.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.16.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat -nosdff

3.17. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

yosys> opt_merge -nomux

3.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.17.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~282 debug messages>

yosys> opt_reduce

3.17.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.17.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_dff -sat -nosdff

3.17.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $verific$buf2_reg$b17.vhd:759$114 ($adff) from module b17 (D = \P2.Datao, Q = \buf2).
Adding EN signal on $verific$buf1_reg$b17.vhd:738$93 ($adff) from module b17 (D = $verific$n162$55, Q = \buf1).
Adding EN signal on $flatten\P3.$verific$rEIP_reg$b17.vhd:612$1232 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1812 [0], Q = \P3.rEIP [0]).
Adding EN signal on $flatten\P3.$verific$rEIP_reg$b17.vhd:612$1232 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1812 [30:1], Q = \P3.rEIP [30:1]).
Adding EN signal on $flatten\P3.$verific$rEIP_reg$b17.vhd:612$1232 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1812 [31], Q = \P3.rEIP [31]).
Adding EN signal on $flatten\P3.$verific$W_R_n_reg$b17.vhd:231$812 ($adff) from module b17 (D = $flatten\P3.$verific$n398$192, Q = \P3.W_R_n).
Adding EN signal on $flatten\P3.$verific$StateBS16_reg$b17.vhd:231$818 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$2029, Q = \P3.StateBS16).
Adding EN signal on $flatten\P3.$verific$RequestPending_reg$b17.vhd:612$1236 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1755, Q = \P3.RequestPending).
Adding EN signal on $flatten\P3.$verific$ReadRequest_reg$b17.vhd:612$1234 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1793, Q = \P3.ReadRequest).
Adding EN signal on $flatten\P3.$verific$P1.uWord_reg$b17.vhd:612$1226 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1317, Q = \P3.P1.uWord).
Adding EN signal on $flatten\P3.$verific$P1.lWord_reg$b17.vhd:612$1225 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1298, Q = \P3.P1.lWord).
Adding EN signal on $flatten\P3.$verific$P1.PhyAddrPointer_reg$b17.vhd:612$1222 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1869 [0], Q = \P3.P1.PhyAddrPointer [0]).
Adding EN signal on $flatten\P3.$verific$P1.PhyAddrPointer_reg$b17.vhd:612$1222 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1869 [1], Q = \P3.P1.PhyAddrPointer [1]).
Adding EN signal on $flatten\P3.$verific$P1.PhyAddrPointer_reg$b17.vhd:612$1222 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1869 [31:2], Q = \P3.P1.PhyAddrPointer [31:2]).
Adding EN signal on $flatten\P3.$verific$P1.More_reg$b17.vhd:612$1223 ($adff) from module b17 (D = $flatten\P3.$verific$n8040$290, Q = \P3.P1.More).
Adding EN signal on $flatten\P3.$verific$P1.InstQueue_reg_9$b17.vhd:612$1210 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1584, Q = \P3.P1.InstQueue[8]).
Adding EN signal on $flatten\P3.$verific$P1.InstQueue_reg_8$b17.vhd:612$1209 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1603, Q = \P3.P1.InstQueue[9]).
Adding EN signal on $flatten\P3.$verific$P1.InstQueue_reg_7$b17.vhd:612$1208 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1622, Q = \P3.P1.InstQueue[10]).
Adding EN signal on $flatten\P3.$verific$P1.InstQueue_reg_6$b17.vhd:612$1207 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1641, Q = \P3.P1.InstQueue[11]).
Adding EN signal on $flatten\P3.$verific$P1.InstQueue_reg_5$b17.vhd:612$1206 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1660, Q = \P3.P1.InstQueue[12]).
Adding EN signal on $flatten\P3.$verific$P1.InstQueue_reg_4$b17.vhd:612$1205 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1679, Q = \P3.P1.InstQueue[13]).
Adding EN signal on $flatten\P3.$verific$P1.InstQueue_reg_3$b17.vhd:612$1204 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1698, Q = \P3.P1.InstQueue[14]).
Adding EN signal on $flatten\P3.$verific$P1.InstQueue_reg_2$b17.vhd:612$1203 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1717, Q = \P3.P1.InstQueue[15]).
Adding EN signal on $flatten\P3.$verific$P1.InstQueue_reg_16$b17.vhd:612$1217 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1451, Q = \P3.P1.InstQueue[1]).
Adding EN signal on $flatten\P3.$verific$P1.InstQueue_reg_15$b17.vhd:612$1216 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1470, Q = \P3.P1.InstQueue[2]).
Adding EN signal on $flatten\P3.$verific$P1.InstQueue_reg_14$b17.vhd:612$1215 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1489, Q = \P3.P1.InstQueue[3]).
Adding EN signal on $flatten\P3.$verific$P1.InstQueue_reg_13$b17.vhd:612$1214 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1508, Q = \P3.P1.InstQueue[4]).
Adding EN signal on $flatten\P3.$verific$P1.InstQueue_reg_12$b17.vhd:612$1213 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1527, Q = \P3.P1.InstQueue[5]).
Adding EN signal on $flatten\P3.$verific$P1.InstQueue_reg_11$b17.vhd:612$1212 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1546, Q = \P3.P1.InstQueue[6]).
Adding EN signal on $flatten\P3.$verific$P1.InstQueue_reg_10$b17.vhd:612$1211 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1565, Q = \P3.P1.InstQueue[7]).
Adding EN signal on $flatten\P3.$verific$P1.InstQueue_reg$b17.vhd:612$1218 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1432, Q = \P3.P1.InstQueue[0]).
Adding EN signal on $flatten\P3.$verific$P1.InstQueueWr_Addr_reg$b17.vhd:612$1220 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1413, Q = \P3.P1.InstQueueWr_Addr).
Adding EN signal on $flatten\P3.$verific$P1.InstQueueRd_Addr_reg$b17.vhd:612$1219 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1394, Q = \P3.P1.InstQueueRd_Addr).
Adding EN signal on $flatten\P3.$verific$P1.InstAddrPointer_reg$b17.vhd:612$1221 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1850 [0], Q = \P3.P1.InstAddrPointer [0]).
Adding EN signal on $flatten\P3.$verific$P1.InstAddrPointer_reg$b17.vhd:612$1221 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1850 [31:1], Q = \P3.P1.InstAddrPointer [31:1]).
Adding EN signal on $flatten\P3.$verific$P1.Flush_reg$b17.vhd:612$1224 ($adff) from module b17 (D = $flatten\P3.$verific$n8038$288, Q = \P3.P1.Flush).
Adding EN signal on $flatten\P3.$verific$MemoryFetch_reg$b17.vhd:612$1235 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1774, Q = \P3.MemoryFetch).
Adding EN signal on $flatten\P3.$verific$M_IO_n_reg$b17.vhd:231$814 ($adff) from module b17 (D = \P3.MemoryFetch, Q = \P3.M_IO_n).
Adding EN signal on $flatten\P3.$verific$EBX_reg$b17.vhd:612$1231 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1336, Q = \P3.EBX).
Adding EN signal on $flatten\P3.$verific$EAX_reg$b17.vhd:612$1230 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1355, Q = \P3.EAX).
Adding EN signal on $flatten\P3.$verific$Datao_reg$b17.vhd:612$1228 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1279 [30:0], Q = \P3.Datao [30:0]).
Adding EN signal on $flatten\P3.$verific$Datao_reg$b17.vhd:612$1228 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1279 [31], Q = \P3.Datao [31]).
Adding EN signal on $flatten\P3.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$2019 [31:0], Q = \P3.DataWidth).
Adding EN signal on $flatten\P3.$verific$D_C_n_reg$b17.vhd:231$813 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$2069, Q = \P3.D_C_n).
Adding EN signal on $flatten\P3.$verific$CodeFetch_reg$b17.vhd:612$1227 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$1736, Q = \P3.CodeFetch).
Adding EN signal on $flatten\P3.$verific$ByteEnable_reg$b17.vhd:668$1254 ($adff) from module b17 (D = $flatten\P3.$verific$n9780$719, Q = \P3.ByteEnable).
Adding EN signal on $flatten\P3.$verific$BE_n_reg$b17.vhd:231$810 ($adff) from module b17 (D = \P3.ByteEnable, Q = \P3.BE_n).
Adding EN signal on $flatten\P3.$verific$Address_reg$b17.vhd:231$811 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$2009, Q = \P3.Address).
Adding EN signal on $flatten\P3.$verific$ADS_n_reg$b17.vhd:231$815 ($adff) from module b17 (D = $flatten\P3.$auto$bmuxmap.cc:58:execute$2059, Q = \P3.ADS_n).
Adding EN signal on $flatten\P2.$verific$rEIP_reg$b17.vhd:612$1232 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1812 [0], Q = \P2.rEIP [0]).
Adding EN signal on $flatten\P2.$verific$rEIP_reg$b17.vhd:612$1232 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1812 [30:1], Q = \P2.rEIP [30:1]).
Adding EN signal on $flatten\P2.$verific$rEIP_reg$b17.vhd:612$1232 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1812 [31], Q = \P2.rEIP [31]).
Adding EN signal on $flatten\P2.$verific$W_R_n_reg$b17.vhd:231$812 ($adff) from module b17 (D = $flatten\P2.$verific$n398$192, Q = \P2.W_R_n).
Adding EN signal on $flatten\P2.$verific$StateBS16_reg$b17.vhd:231$818 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$2029, Q = \P2.StateBS16).
Adding EN signal on $flatten\P2.$verific$RequestPending_reg$b17.vhd:612$1236 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1755, Q = \P2.RequestPending).
Adding EN signal on $flatten\P2.$verific$ReadRequest_reg$b17.vhd:612$1234 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1793, Q = \P2.ReadRequest).
Adding EN signal on $flatten\P2.$verific$P1.uWord_reg$b17.vhd:612$1226 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1317, Q = \P2.P1.uWord).
Adding EN signal on $flatten\P2.$verific$P1.lWord_reg$b17.vhd:612$1225 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1298, Q = \P2.P1.lWord).
Adding EN signal on $flatten\P2.$verific$P1.PhyAddrPointer_reg$b17.vhd:612$1222 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1869 [0], Q = \P2.P1.PhyAddrPointer [0]).
Adding EN signal on $flatten\P2.$verific$P1.PhyAddrPointer_reg$b17.vhd:612$1222 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1869 [1], Q = \P2.P1.PhyAddrPointer [1]).
Adding EN signal on $flatten\P2.$verific$P1.PhyAddrPointer_reg$b17.vhd:612$1222 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1869 [31:2], Q = \P2.P1.PhyAddrPointer [31:2]).
Adding EN signal on $flatten\P2.$verific$P1.More_reg$b17.vhd:612$1223 ($adff) from module b17 (D = $flatten\P2.$verific$n8040$290, Q = \P2.P1.More).
Adding EN signal on $flatten\P2.$verific$P1.InstQueue_reg_9$b17.vhd:612$1210 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1584, Q = \P2.P1.InstQueue[8]).
Adding EN signal on $flatten\P2.$verific$P1.InstQueue_reg_8$b17.vhd:612$1209 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1603, Q = \P2.P1.InstQueue[9]).
Adding EN signal on $flatten\P2.$verific$P1.InstQueue_reg_7$b17.vhd:612$1208 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1622, Q = \P2.P1.InstQueue[10]).
Adding EN signal on $flatten\P2.$verific$P1.InstQueue_reg_6$b17.vhd:612$1207 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1641, Q = \P2.P1.InstQueue[11]).
Adding EN signal on $flatten\P2.$verific$P1.InstQueue_reg_5$b17.vhd:612$1206 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1660, Q = \P2.P1.InstQueue[12]).
Adding EN signal on $flatten\P2.$verific$P1.InstQueue_reg_4$b17.vhd:612$1205 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1679, Q = \P2.P1.InstQueue[13]).
Adding EN signal on $flatten\P2.$verific$P1.InstQueue_reg_3$b17.vhd:612$1204 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1698, Q = \P2.P1.InstQueue[14]).
Adding EN signal on $flatten\P2.$verific$P1.InstQueue_reg_2$b17.vhd:612$1203 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1717, Q = \P2.P1.InstQueue[15]).
Adding EN signal on $flatten\P2.$verific$P1.InstQueue_reg_16$b17.vhd:612$1217 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1451, Q = \P2.P1.InstQueue[1]).
Adding EN signal on $flatten\P2.$verific$P1.InstQueue_reg_15$b17.vhd:612$1216 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1470, Q = \P2.P1.InstQueue[2]).
Adding EN signal on $flatten\P2.$verific$P1.InstQueue_reg_14$b17.vhd:612$1215 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1489, Q = \P2.P1.InstQueue[3]).
Adding EN signal on $flatten\P2.$verific$P1.InstQueue_reg_13$b17.vhd:612$1214 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1508, Q = \P2.P1.InstQueue[4]).
Adding EN signal on $flatten\P2.$verific$P1.InstQueue_reg_12$b17.vhd:612$1213 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1527, Q = \P2.P1.InstQueue[5]).
Adding EN signal on $flatten\P2.$verific$P1.InstQueue_reg_11$b17.vhd:612$1212 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1546, Q = \P2.P1.InstQueue[6]).
Adding EN signal on $flatten\P2.$verific$P1.InstQueue_reg_10$b17.vhd:612$1211 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1565, Q = \P2.P1.InstQueue[7]).
Adding EN signal on $flatten\P2.$verific$P1.InstQueue_reg$b17.vhd:612$1218 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1432, Q = \P2.P1.InstQueue[0]).
Adding EN signal on $flatten\P2.$verific$P1.InstQueueWr_Addr_reg$b17.vhd:612$1220 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1413, Q = \P2.P1.InstQueueWr_Addr).
Adding EN signal on $flatten\P2.$verific$P1.InstQueueRd_Addr_reg$b17.vhd:612$1219 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1394, Q = \P2.P1.InstQueueRd_Addr).
Adding EN signal on $flatten\P2.$verific$P1.InstAddrPointer_reg$b17.vhd:612$1221 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1850 [0], Q = \P2.P1.InstAddrPointer [0]).
Adding EN signal on $flatten\P2.$verific$P1.InstAddrPointer_reg$b17.vhd:612$1221 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1850 [31:1], Q = \P2.P1.InstAddrPointer [31:1]).
Adding EN signal on $flatten\P2.$verific$P1.Flush_reg$b17.vhd:612$1224 ($adff) from module b17 (D = $flatten\P2.$verific$n8038$288, Q = \P2.P1.Flush).
Adding EN signal on $flatten\P2.$verific$MemoryFetch_reg$b17.vhd:612$1235 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1774, Q = \P2.MemoryFetch).
Adding EN signal on $flatten\P2.$verific$M_IO_n_reg$b17.vhd:231$814 ($adff) from module b17 (D = \P2.MemoryFetch, Q = \P2.M_IO_n).
Adding EN signal on $flatten\P2.$verific$EBX_reg$b17.vhd:612$1231 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1336, Q = \P2.EBX).
Adding EN signal on $flatten\P2.$verific$EAX_reg$b17.vhd:612$1230 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1355, Q = \P2.EAX).
Adding EN signal on $flatten\P2.$verific$Datao_reg$b17.vhd:612$1228 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1279 [30:0], Q = \P2.Datao [30:0]).
Adding EN signal on $flatten\P2.$verific$Datao_reg$b17.vhd:612$1228 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1279 [31], Q = \P2.Datao [31]).
Adding EN signal on $flatten\P2.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$2019 [31:0], Q = \P2.DataWidth).
Adding EN signal on $flatten\P2.$verific$D_C_n_reg$b17.vhd:231$813 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$2069, Q = \P2.D_C_n).
Adding EN signal on $flatten\P2.$verific$CodeFetch_reg$b17.vhd:612$1227 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$1736, Q = \P2.CodeFetch).
Adding EN signal on $flatten\P2.$verific$ByteEnable_reg$b17.vhd:668$1254 ($adff) from module b17 (D = $flatten\P2.$verific$n9780$719, Q = \P2.ByteEnable).
Adding EN signal on $flatten\P2.$verific$BE_n_reg$b17.vhd:231$810 ($adff) from module b17 (D = \P2.ByteEnable, Q = \P2.BE_n).
Adding EN signal on $flatten\P2.$verific$Address_reg$b17.vhd:231$811 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$2009, Q = \P2.Address).
Adding EN signal on $flatten\P2.$verific$ADS_n_reg$b17.vhd:231$815 ($adff) from module b17 (D = $flatten\P2.$auto$bmuxmap.cc:58:execute$2059, Q = \P2.ADS_n).
Adding EN signal on $flatten\P1.$verific$rEIP_reg$b17.vhd:612$1232 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1812 [0], Q = \P1.rEIP [0]).
Adding EN signal on $flatten\P1.$verific$rEIP_reg$b17.vhd:612$1232 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1812 [30:1], Q = \P1.rEIP [30:1]).
Adding EN signal on $flatten\P1.$verific$rEIP_reg$b17.vhd:612$1232 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1812 [31], Q = \P1.rEIP [31]).
Adding EN signal on $flatten\P1.$verific$W_R_n_reg$b17.vhd:231$812 ($adff) from module b17 (D = $flatten\P1.$verific$n398$192, Q = \P1.W_R_n).
Adding EN signal on $flatten\P1.$verific$StateBS16_reg$b17.vhd:231$818 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$2029, Q = \P1.StateBS16).
Adding EN signal on $flatten\P1.$verific$RequestPending_reg$b17.vhd:612$1236 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1755, Q = \P1.RequestPending).
Adding EN signal on $flatten\P1.$verific$ReadRequest_reg$b17.vhd:612$1234 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1793, Q = \P1.ReadRequest).
Adding EN signal on $flatten\P1.$verific$P1.uWord_reg$b17.vhd:612$1226 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1317, Q = \P1.P1.uWord).
Adding EN signal on $flatten\P1.$verific$P1.lWord_reg$b17.vhd:612$1225 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1298, Q = \P1.P1.lWord).
Adding EN signal on $flatten\P1.$verific$P1.PhyAddrPointer_reg$b17.vhd:612$1222 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1869 [0], Q = \P1.P1.PhyAddrPointer [0]).
Adding EN signal on $flatten\P1.$verific$P1.PhyAddrPointer_reg$b17.vhd:612$1222 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1869 [1], Q = \P1.P1.PhyAddrPointer [1]).
Adding EN signal on $flatten\P1.$verific$P1.PhyAddrPointer_reg$b17.vhd:612$1222 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1869 [31:2], Q = \P1.P1.PhyAddrPointer [31:2]).
Adding EN signal on $flatten\P1.$verific$P1.More_reg$b17.vhd:612$1223 ($adff) from module b17 (D = $flatten\P1.$verific$n8040$290, Q = \P1.P1.More).
Adding EN signal on $flatten\P1.$verific$P1.InstQueue_reg_9$b17.vhd:612$1210 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1584, Q = \P1.P1.InstQueue[8]).
Adding EN signal on $flatten\P1.$verific$P1.InstQueue_reg_8$b17.vhd:612$1209 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1603, Q = \P1.P1.InstQueue[9]).
Adding EN signal on $flatten\P1.$verific$P1.InstQueue_reg_7$b17.vhd:612$1208 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1622, Q = \P1.P1.InstQueue[10]).
Adding EN signal on $flatten\P1.$verific$P1.InstQueue_reg_6$b17.vhd:612$1207 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1641, Q = \P1.P1.InstQueue[11]).
Adding EN signal on $flatten\P1.$verific$P1.InstQueue_reg_5$b17.vhd:612$1206 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1660, Q = \P1.P1.InstQueue[12]).
Adding EN signal on $flatten\P1.$verific$P1.InstQueue_reg_4$b17.vhd:612$1205 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1679, Q = \P1.P1.InstQueue[13]).
Adding EN signal on $flatten\P1.$verific$P1.InstQueue_reg_3$b17.vhd:612$1204 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1698, Q = \P1.P1.InstQueue[14]).
Adding EN signal on $flatten\P1.$verific$P1.InstQueue_reg_2$b17.vhd:612$1203 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1717, Q = \P1.P1.InstQueue[15]).
Adding EN signal on $flatten\P1.$verific$P1.InstQueue_reg_16$b17.vhd:612$1217 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1451, Q = \P1.P1.InstQueue[1]).
Adding EN signal on $flatten\P1.$verific$P1.InstQueue_reg_15$b17.vhd:612$1216 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1470, Q = \P1.P1.InstQueue[2]).
Adding EN signal on $flatten\P1.$verific$P1.InstQueue_reg_14$b17.vhd:612$1215 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1489, Q = \P1.P1.InstQueue[3]).
Adding EN signal on $flatten\P1.$verific$P1.InstQueue_reg_13$b17.vhd:612$1214 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1508, Q = \P1.P1.InstQueue[4]).
Adding EN signal on $flatten\P1.$verific$P1.InstQueue_reg_12$b17.vhd:612$1213 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1527, Q = \P1.P1.InstQueue[5]).
Adding EN signal on $flatten\P1.$verific$P1.InstQueue_reg_11$b17.vhd:612$1212 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1546, Q = \P1.P1.InstQueue[6]).
Adding EN signal on $flatten\P1.$verific$P1.InstQueue_reg_10$b17.vhd:612$1211 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1565, Q = \P1.P1.InstQueue[7]).
Adding EN signal on $flatten\P1.$verific$P1.InstQueue_reg$b17.vhd:612$1218 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1432, Q = \P1.P1.InstQueue[0]).
Adding EN signal on $flatten\P1.$verific$P1.InstQueueWr_Addr_reg$b17.vhd:612$1220 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1413, Q = \P1.P1.InstQueueWr_Addr).
Adding EN signal on $flatten\P1.$verific$P1.InstQueueRd_Addr_reg$b17.vhd:612$1219 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1394, Q = \P1.P1.InstQueueRd_Addr).
Adding EN signal on $flatten\P1.$verific$P1.InstAddrPointer_reg$b17.vhd:612$1221 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1850 [0], Q = \P1.P1.InstAddrPointer [0]).
Adding EN signal on $flatten\P1.$verific$P1.InstAddrPointer_reg$b17.vhd:612$1221 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1850 [31:1], Q = \P1.P1.InstAddrPointer [31:1]).
Adding EN signal on $flatten\P1.$verific$P1.Flush_reg$b17.vhd:612$1224 ($adff) from module b17 (D = $flatten\P1.$verific$n8038$288, Q = \P1.P1.Flush).
Adding EN signal on $flatten\P1.$verific$MemoryFetch_reg$b17.vhd:612$1235 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1774, Q = \P1.MemoryFetch).
Adding EN signal on $flatten\P1.$verific$M_IO_n_reg$b17.vhd:231$814 ($adff) from module b17 (D = \P1.MemoryFetch, Q = \P1.M_IO_n).
Adding EN signal on $flatten\P1.$verific$EBX_reg$b17.vhd:612$1231 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1336, Q = \P1.EBX).
Adding EN signal on $flatten\P1.$verific$EAX_reg$b17.vhd:612$1230 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1355, Q = \P1.EAX).
Adding EN signal on $flatten\P1.$verific$Datao_reg$b17.vhd:612$1228 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1279 [30:0], Q = \P1.Datao [30:0]).
Adding EN signal on $flatten\P1.$verific$Datao_reg$b17.vhd:612$1228 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1279 [31], Q = \P1.Datao [31]).
Adding EN signal on $flatten\P1.$verific$DataWidth_reg$b17.vhd:231$819 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$2019 [31:0], Q = \P1.DataWidth).
Adding EN signal on $flatten\P1.$verific$D_C_n_reg$b17.vhd:231$813 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$2069, Q = \P1.D_C_n).
Adding EN signal on $flatten\P1.$verific$CodeFetch_reg$b17.vhd:612$1227 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$1736, Q = \P1.CodeFetch).
Adding EN signal on $flatten\P1.$verific$ByteEnable_reg$b17.vhd:668$1254 ($adff) from module b17 (D = $flatten\P1.$verific$n9780$719, Q = \P1.ByteEnable).
Adding EN signal on $flatten\P1.$verific$BE_n_reg$b17.vhd:231$810 ($adff) from module b17 (D = \P1.ByteEnable, Q = \P1.BE_n).
Adding EN signal on $flatten\P1.$verific$Address_reg$b17.vhd:231$811 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$2009, Q = \P1.Address).
Adding EN signal on $flatten\P1.$verific$ADS_n_reg$b17.vhd:231$815 ($adff) from module b17 (D = $flatten\P1.$auto$bmuxmap.cc:58:execute$2059, Q = \P1.ADS_n).
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$4374 ($adffe) from module b17.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$4362 ($adffe) from module b17.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$4196 ($adffe) from module b17.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$3650 ($adffe) from module b17.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3638 ($adffe) from module b17.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$3472 ($adffe) from module b17.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$2926 ($adffe) from module b17.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2914 ($adffe) from module b17.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$2748 ($adffe) from module b17.

yosys> opt_clean

3.17.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 61 unused cells and 61 unused wires.
<suppressed ~62 debug messages>

yosys> opt_expr

3.17.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~142 debug messages>

3.17.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~269 debug messages>

yosys> opt_reduce

3.17.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.17.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
<suppressed ~2034 debug messages>
Removed a total of 678 cells.

yosys> opt_dff -sat -nosdff

3.17.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$4213 ($adffe) from module b17.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$3489 ($adffe) from module b17.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$2765 ($adffe) from module b17.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$2256 ($adffe) from module b17.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$2257 ($adffe) from module b17.

yosys> opt_clean

3.17.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 0 unused cells and 672 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.17.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~4 debug messages>

3.17.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~284 debug messages>

yosys> opt_reduce

3.17.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.17.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_dff -sat -nosdff

3.17.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.17.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 2 unused cells and 7 unused wires.
<suppressed ~5 debug messages>

yosys> opt_expr

3.17.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

3.17.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~284 debug messages>

yosys> opt_reduce

3.17.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.17.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_dff -sat -nosdff

3.17.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.17.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..

yosys> opt_expr

3.17.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

3.17.30. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.18. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 9) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2992 ($ne).
Removed top 2 bits (of 8) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2994 ($ne).
Removed top 2 bits (of 4) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3006 ($ne).
Removed top 1 bits (of 4) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2998 ($ne).
Removed top 3 bits (of 4) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3002 ($ne).
Removed top 1 bits (of 32) from mux cell b17.$verific$mux_33$b17.vhd:737$89 ($mux).
Removed top 1 bits (of 32) from mux cell b17.$verific$mux_83$b17.vhd:777$119 ($mux).
Removed top 1 bits (of 32) from port A of cell b17.$verific$LessThan_84$b17.vhd:782$120 ($lt).
Removed top 1 bits (of 32) from port B of cell b17.$verific$LessThan_84$b17.vhd:782$120 ($lt).
Removed top 1 bits (of 32) from port A of cell b17.$verific$LessThan_85$b17.vhd:782$121 ($lt).
Removed top 1 bits (of 32) from port B of cell b17.$verific$LessThan_85$b17.vhd:782$121 ($lt).
Removed top 1 bits (of 32) from port A of cell b17.$verific$LessThan_86$b17.vhd:782$122 ($lt).
Removed top 1 bits (of 32) from port B of cell b17.$verific$LessThan_86$b17.vhd:782$122 ($lt).
Removed top 1 bits (of 4) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3076 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3068 ($ne).
Removed top 1 bits (of 5) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3072 ($ne).
Removed top 1 bits (of 3) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2972 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2986 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2988 ($ne).
Removed top 1 bits (of 3) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$4420 ($ne).
Removed top 1 bits (of 4) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$4202 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$4198 ($ne).
Removed top 1 bits (of 7) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$4228 ($ne).
Removed top 1 bits (of 5) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$4232 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$4234 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$4285 ($ne).
Removed top 1 bits (of 5) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$4305 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$4307 ($ne).
Removed top 1 bits (of 5) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$4320 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$4322 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$4326 ($ne).
Removed top 1 bits (of 7) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$4330 ($ne).
Removed top 1 bits (of 5) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$4343 ($ne).
Removed top 1 bits (of 7) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$4349 ($ne).
Removed top 1 bits (of 7) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$4351 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$4395 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2344 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2264 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2750 ($ne).
Removed top 1 bits (of 4) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2754 ($ne).
Removed top 1 bits (of 5) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2348 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2857 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2872 ($ne).
Removed top 1 bits (of 4) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2352 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2876 ($ne).
Removed top 1 bits (of 7) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2880 ($ne).
Removed top 1 bits (of 7) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2899 ($ne).
Removed top 1 bits (of 7) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2901 ($ne).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1266 ($mux).
Removed top 2 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1280 ($mux).
Removed top 1 bits (of 4) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3932 ($ne).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1395 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1414 ($mux).
Removed top 3 bits (of 5) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3870 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3866 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3864 ($ne).
Removed top 1 bits (of 5) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3862 ($ne).
Removed top 1 bits (of 7) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3830 ($ne).
Removed top 1 bits (of 5) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3824 ($ne).
Removed top 2 bits (of 3) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3817 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3807 ($ne).
Removed top 1 bits (of 4) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3800 ($ne).
Removed top 1 bits (of 5) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3798 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3796 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3790 ($ne).
Removed top 2 bits (of 3) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3781 ($ne).
Removed top 1 bits (of 3) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3779 ($ne).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1813 ($mux).
Removed top 2 bits (of 4) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1815 ($mux).
Removed top 1 bits (of 4) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1816 ($mux).
Removed top 1 bits (of 4) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1824 ($mux).
Removed top 2 bits (of 12) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1872 ($mux).
Removed top 1 bits (of 7) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2380 ($ne).
Removed top 1 bits (of 4) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2274 ($ne).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$2012 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$2013 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$2014 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$2017 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$2018 ($mux).
Removed top 31 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$2020 ($mux).
Removed top 1 bits (of 3) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3732 ($ne).
Removed top 2 bits (of 3) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3057 ($ne).
Removed top 2 bits (of 3) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2369 ($ne).
Removed top 1 bits (of 3) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3055 ($ne).
Removed top 2 bits (of 4) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3730 ($ne).
Removed top 15 bits (of 16) from port A of cell b17.$flatten\P3.$verific$Decoder_193$b17.vhd:305$824 ($shl).
Removed top 15 bits (of 16) from port A of cell b17.$flatten\P3.$verific$Decoder_213$b17.vhd:308$844 ($shl).
Removed top 15 bits (of 16) from port A of cell b17.$flatten\P3.$verific$Decoder_237$b17.vhd:311$870 ($shl).
Removed top 15 bits (of 16) from port A of cell b17.$flatten\P3.$verific$Decoder_261$b17.vhd:313$895 ($shl).
Removed top 1 bits (of 32) from port A of cell b17.$flatten\P3.$verific$LessThan_286$b17.vhd:319$917 ($lt).
Removed top 1 bits (of 6) from port B of cell b17.$flatten\P3.$verific$LessThan_370$b17.vhd:355$948 ($le).
Removed top 1 bits (of 8) from port A of cell b17.$flatten\P3.$verific$LessThan_373$b17.vhd:356$950 ($lt).
Removed top 1 bits (of 6) from port B of cell b17.$flatten\P3.$verific$LessThan_397$b17.vhd:370$962 ($le).
Removed top 1 bits (of 6) from port B of cell b17.$flatten\P3.$verific$LessThan_462$b17.vhd:412$987 ($le).
Removed top 1 bits (of 32) from port A of cell b17.$flatten\P3.$verific$LessThan_463$b17.vhd:413$988 ($lt).
Removed top 1 bits (of 5) from port B of cell b17.$flatten\P3.$verific$LessThan_742$b17.vhd:563$1105 ($lt).
Removed top 1 bits (of 6) from port A of cell b17.$flatten\P3.$verific$LessThan_745$b17.vhd:563$1108 ($lt).
Removed top 1 bits (of 32) from port A of cell b17.$flatten\P3.$verific$LessThan_755$b17.vhd:579$1116 ($lt).
Removed top 1 bits (of 6) from port A of cell b17.$flatten\P3.$verific$LessThan_768$b17.vhd:589$1129 ($lt).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P3.$verific$LessThan_771$b17.vhd:597$1131 ($le).
Removed top 1 bits (of 5) from port B of cell b17.$flatten\P3.$verific$LessThan_771$b17.vhd:597$1131 ($le).
Removed top 1 bits (of 31) from port Y of cell b17.$flatten\P3.$verific$add_113$b17.vhd:197$783 ($add).
Removed top 1 bits (of 31) from port A of cell b17.$flatten\P3.$verific$add_113$b17.vhd:197$783 ($add).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P3.$verific$add_210$b17.vhd:306$841 ($add).
Removed top 4 bits (of 5) from port B of cell b17.$flatten\P3.$verific$add_210$b17.vhd:306$841 ($add).
Removed top 1 bits (of 5) from port Y of cell b17.$flatten\P3.$verific$add_210$b17.vhd:306$841 ($add).
Removed top 3 bits (of 4) from port B of cell b17.$flatten\P3.$verific$add_230$b17.vhd:309$861 ($add).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3138 ($ne).
Removed top 3 bits (of 4) from port B of cell b17.$flatten\P3.$verific$add_254$b17.vhd:312$887 ($add).
Removed top 3 bits (of 4) from port B of cell b17.$flatten\P3.$verific$add_278$b17.vhd:314$912 ($add).
Removed top 29 bits (of 30) from port B of cell b17.$flatten\P3.$verific$add_281$b17.vhd:315$913 ($add).
Removed top 30 bits (of 31) from port B of cell b17.$flatten\P3.$verific$add_284$b17.vhd:318$915 ($add).
Removed top 31 bits (of 32) from port B of cell b17.$flatten\P3.$verific$add_360$b17.vhd:344$943 ($add).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P3.$verific$add_362$b17.vhd:345$945 ($add).
Removed top 4 bits (of 5) from port B of cell b17.$flatten\P3.$verific$add_362$b17.vhd:345$945 ($add).
Removed top 1 bits (of 6) from port Y of cell b17.$flatten\P3.$verific$add_362$b17.vhd:345$945 ($add).
Removed top 30 bits (of 31) from port B of cell b17.$flatten\P3.$verific$add_383$b17.vhd:360$954 ($add).
Removed top 24 bits (of 32) from port B of cell b17.$flatten\P3.$verific$add_387$b17.vhd:360$955 ($add).
Removed top 29 bits (of 32) from port B of cell b17.$flatten\P3.$verific$add_399$b17.vhd:371$963 ($add).
Removed top 24 bits (of 32) from port B of cell b17.$flatten\P3.$verific$add_403$b17.vhd:371$964 ($add).
Removed top 1 bits (of 3) from port A of cell b17.$flatten\P3.$verific$add_422$b17.vhd:391$969 ($add).
Removed top 2 bits (of 3) from port B of cell b17.$flatten\P3.$verific$add_422$b17.vhd:391$969 ($add).
Removed top 1 bits (of 3) from port Y of cell b17.$flatten\P3.$verific$add_422$b17.vhd:391$969 ($add).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P3.$verific$add_424$b17.vhd:391$972 ($add).
Removed top 3 bits (of 5) from port B of cell b17.$flatten\P3.$verific$add_424$b17.vhd:391$972 ($add).
Removed top 1 bits (of 5) from port Y of cell b17.$flatten\P3.$verific$add_424$b17.vhd:391$972 ($add).
Removed top 7 bits (of 8) from port B of cell b17.$flatten\P3.$verific$add_426$b17.vhd:391$975 ($add).
Removed top 1 bits (of 4) from port A of cell b17.$flatten\P3.$verific$add_427$b17.vhd:391$976 ($add).
Removed top 3 bits (of 4) from port B of cell b17.$flatten\P3.$verific$add_427$b17.vhd:391$976 ($add).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P3.$verific$add_435$b17.vhd:395$979 ($add).
Removed top 2 bits (of 5) from port B of cell b17.$flatten\P3.$verific$add_435$b17.vhd:395$979 ($add).
Removed top 1 bits (of 5) from port Y of cell b17.$flatten\P3.$verific$add_435$b17.vhd:395$979 ($add).
Removed top 30 bits (of 31) from port B of cell b17.$flatten\P3.$verific$add_477$b17.vhd:430$994 ($add).
Removed top 1 bits (of 16) from port Y of cell b17.$flatten\P3.$verific$add_522$b17.vhd:457$1027 ($add).
Removed top 1 bits (of 16) from port A of cell b17.$flatten\P3.$verific$add_522$b17.vhd:457$1027 ($add).
Removed top 31 bits (of 32) from port B of cell b17.$flatten\P3.$verific$add_681$b17.vhd:546$1061 ($add).
Removed top 31 bits (of 32) from port B of cell b17.$flatten\P3.$verific$add_689$b17.vhd:552$1063 ($add).
Removed top 1 bits (of 2) from port A of cell b17.$flatten\P3.$verific$add_760$b17.vhd:586$1123 ($add).
Removed top 1 bits (of 7) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3104 ($ne).
Removed top 2 bits (of 3) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3093 ($ne).
Removed top 1 bits (of 3) from port A of cell b17.$flatten\P3.$verific$equal_528$b17.vhd:462$1032 ($eq).
Removed top 1 bits (of 8) from port A of cell b17.$flatten\P3.$verific$equal_702$b17.vhd:348$1066 ($eq).
Removed top 5 bits (of 8) from port A of cell b17.$flatten\P3.$verific$equal_713$b17.vhd:525$1077 ($eq).
Removed top 5 bits (of 8) from port A of cell b17.$flatten\P3.$verific$equal_714$b17.vhd:530$1078 ($eq).
Removed top 1 bits (of 8) from port A of cell b17.$flatten\P3.$verific$equal_717$b17.vhd:545$1081 ($eq).
Removed top 1 bits (of 8) from port A of cell b17.$flatten\P3.$verific$equal_718$b17.vhd:551$1082 ($eq).
Removed top 1 bits (of 2) from port A of cell b17.$flatten\P3.$verific$equal_909$b17.vhd:634$1246 ($eq).
Removed top 1 bits (of 3) from mux cell b17.$flatten\P3.$verific$mux_127$b17.vhd:215$789 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$verific$mux_440$b17.vhd:399$984 ($mux).
Removed top 2 bits (of 4) from mux cell b17.$flatten\P3.$verific$mux_547$b17.vhd:473$1038 ($mux).
Removed top 2 bits (of 4) from mux cell b17.$flatten\P3.$verific$mux_558$b17.vhd:478$1041 ($mux).
Removed top 2 bits (of 4) from mux cell b17.$flatten\P3.$verific$mux_569$b17.vhd:479$1045 ($mux).
Removed top 2 bits (of 4) from mux cell b17.$flatten\P3.$verific$mux_582$b17.vhd:483$1053 ($mux).
Removed top 2 bits (of 4) from mux cell b17.$flatten\P3.$verific$mux_754$b17.vhd:572$1115 ($mux).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P3.$verific$mux_759$b17.vhd:585$1121 ($mux).
Removed top 1 bits (of 4) from mux cell b17.$flatten\P3.$verific$mux_764$b17.vhd:587$1125 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$verific$mux_765$b17.vhd:588$1126 ($mux).
Removed top 1 bits (of 64) from mux cell b17.$flatten\P3.$verific$mux_950$b17.vhd:479$1052 ($mux).
Removed top 1 bits (of 10) from mux cell b17.$flatten\P3.$verific$mux_958$b17.vhd:444$1022 ($mux).
Removed top 1 bits (of 4) from mux cell b17.$flatten\P3.$verific$select_741$b17.vhd:562$1104 ($pmux).
Removed top 2 bits (of 6) from port A of cell b17.$flatten\P3.$verific$sub_369$b17.vhd:355$947 ($sub).
Removed top 2 bits (of 6) from port B of cell b17.$flatten\P3.$verific$sub_369$b17.vhd:355$947 ($sub).
Removed top 1 bits (of 6) from port Y of cell b17.$flatten\P3.$verific$sub_369$b17.vhd:355$947 ($sub).
Removed top 1 bits (of 9) from port A of cell b17.$flatten\P3.$verific$sub_378$b17.vhd:357$951 ($sub).
Removed top 1 bits (of 9) from port B of cell b17.$flatten\P3.$verific$sub_378$b17.vhd:357$951 ($sub).
Removed top 1 bits (of 33) from port Y of cell b17.$flatten\P3.$verific$sub_379$b17.vhd:357$952 ($sub).
Removed top 1 bits (of 33) from port A of cell b17.$flatten\P3.$verific$sub_379$b17.vhd:357$952 ($sub).
Removed top 1 bits (of 33) from port B of cell b17.$flatten\P3.$verific$sub_379$b17.vhd:357$952 ($sub).
Removed top 2 bits (of 6) from port A of cell b17.$flatten\P3.$verific$sub_744$b17.vhd:563$1107 ($sub).
Removed top 1 bits (of 6) from port B of cell b17.$flatten\P3.$verific$sub_744$b17.vhd:563$1107 ($sub).
Removed top 2 bits (of 6) from port A of cell b17.$flatten\P3.$verific$sub_767$b17.vhd:589$1128 ($sub).
Removed top 2 bits (of 6) from port B of cell b17.$flatten\P3.$verific$sub_767$b17.vhd:589$1128 ($sub).
Removed top 1 bits (of 6) from port Y of cell b17.$flatten\P3.$verific$sub_767$b17.vhd:589$1128 ($sub).
Removed top 1 bits (of 33) from port Y of cell b17.$flatten\P3.$verific$unary_minus_287$b17.vhd:320$918 ($neg).
Removed top 1 bits (of 33) from port A of cell b17.$flatten\P3.$verific$unary_minus_287$b17.vhd:320$918 ($neg).
Removed top 1 bits (of 33) from port Y of cell b17.$flatten\P3.$verific$unary_minus_464$b17.vhd:414$989 ($neg).
Removed top 1 bits (of 33) from port A of cell b17.$flatten\P3.$verific$unary_minus_464$b17.vhd:414$989 ($neg).
Removed top 31 bits (of 33) from port Y of cell b17.$flatten\P3.$verific$unary_minus_756$b17.vhd:580$1117 ($neg).
Removed top 31 bits (of 33) from port A of cell b17.$flatten\P3.$verific$unary_minus_756$b17.vhd:580$1117 ($neg).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2262 ($ne).
Removed top 1 bits (of 3) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2331 ($ne).
Removed top 2 bits (of 3) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2333 ($ne).
Removed top 3 bits (of 4) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3728 ($ne).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1266 ($mux).
Removed top 1 bits (of 4) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3724 ($ne).
Removed top 2 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1280 ($mux).
Removed top 2 bits (of 8) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3720 ($ne).
Removed top 1 bits (of 9) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3718 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3716 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3714 ($ne).
Removed top 1 bits (of 5) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3712 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3710 ($ne).
Removed top 1 bits (of 3) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3696 ($ne).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1395 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1414 ($mux).
Removed top 1 bits (of 7) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3625 ($ne).
Removed top 1 bits (of 7) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3623 ($ne).
Removed top 1 bits (of 7) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3604 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3600 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3596 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3581 ($ne).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1813 ($mux).
Removed top 2 bits (of 4) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1815 ($mux).
Removed top 1 bits (of 4) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1816 ($mux).
Removed top 1 bits (of 4) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1824 ($mux).
Removed top 2 bits (of 12) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1872 ($mux).
Removed top 3 bits (of 5) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2420 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2416 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2414 ($ne).
Removed top 2 bits (of 8) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2270 ($ne).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$2012 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$2013 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$2014 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$2017 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$2018 ($mux).
Removed top 31 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$2020 ($mux).
Removed top 15 bits (of 16) from port A of cell b17.$flatten\P2.$verific$Decoder_193$b17.vhd:305$824 ($shl).
Removed top 15 bits (of 16) from port A of cell b17.$flatten\P2.$verific$Decoder_213$b17.vhd:308$844 ($shl).
Removed top 15 bits (of 16) from port A of cell b17.$flatten\P2.$verific$Decoder_237$b17.vhd:311$870 ($shl).
Removed top 15 bits (of 16) from port A of cell b17.$flatten\P2.$verific$Decoder_261$b17.vhd:313$895 ($shl).
Removed top 1 bits (of 32) from port A of cell b17.$flatten\P2.$verific$LessThan_286$b17.vhd:319$917 ($lt).
Removed top 1 bits (of 6) from port B of cell b17.$flatten\P2.$verific$LessThan_370$b17.vhd:355$948 ($le).
Removed top 1 bits (of 8) from port A of cell b17.$flatten\P2.$verific$LessThan_373$b17.vhd:356$950 ($lt).
Removed top 1 bits (of 6) from port B of cell b17.$flatten\P2.$verific$LessThan_397$b17.vhd:370$962 ($le).
Removed top 1 bits (of 6) from port B of cell b17.$flatten\P2.$verific$LessThan_462$b17.vhd:412$987 ($le).
Removed top 1 bits (of 32) from port A of cell b17.$flatten\P2.$verific$LessThan_463$b17.vhd:413$988 ($lt).
Removed top 1 bits (of 5) from port B of cell b17.$flatten\P2.$verific$LessThan_742$b17.vhd:563$1105 ($lt).
Removed top 1 bits (of 6) from port A of cell b17.$flatten\P2.$verific$LessThan_745$b17.vhd:563$1108 ($lt).
Removed top 1 bits (of 32) from port A of cell b17.$flatten\P2.$verific$LessThan_755$b17.vhd:579$1116 ($lt).
Removed top 1 bits (of 6) from port A of cell b17.$flatten\P2.$verific$LessThan_768$b17.vhd:589$1129 ($lt).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P2.$verific$LessThan_771$b17.vhd:597$1131 ($le).
Removed top 1 bits (of 5) from port B of cell b17.$flatten\P2.$verific$LessThan_771$b17.vhd:597$1131 ($le).
Removed top 1 bits (of 31) from port Y of cell b17.$flatten\P2.$verific$add_113$b17.vhd:197$783 ($add).
Removed top 1 bits (of 31) from port A of cell b17.$flatten\P2.$verific$add_113$b17.vhd:197$783 ($add).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P2.$verific$add_210$b17.vhd:306$841 ($add).
Removed top 4 bits (of 5) from port B of cell b17.$flatten\P2.$verific$add_210$b17.vhd:306$841 ($add).
Removed top 1 bits (of 5) from port Y of cell b17.$flatten\P2.$verific$add_210$b17.vhd:306$841 ($add).
Removed top 3 bits (of 4) from port B of cell b17.$flatten\P2.$verific$add_230$b17.vhd:309$861 ($add).
Removed top 1 bits (of 16) from port A of cell b17.$flatten\P2.$verific$add_235$b17.vhd:311$865 ($add).
Removed top 8 bits (of 16) from port Y of cell b17.$flatten\P2.$verific$add_235$b17.vhd:311$865 ($add).
Removed top 7 bits (of 15) from port A of cell b17.$flatten\P2.$verific$add_235$b17.vhd:311$865 ($add).
Removed top 3 bits (of 4) from port B of cell b17.$flatten\P2.$verific$add_254$b17.vhd:312$887 ($add).
Removed top 1 bits (of 8) from port A of cell b17.$flatten\P2.$verific$add_259$b17.vhd:313$891 ($add).
Removed top 3 bits (of 4) from port B of cell b17.$flatten\P2.$verific$add_278$b17.vhd:314$912 ($add).
Removed top 29 bits (of 30) from port B of cell b17.$flatten\P2.$verific$add_281$b17.vhd:315$913 ($add).
Removed top 30 bits (of 31) from port B of cell b17.$flatten\P2.$verific$add_284$b17.vhd:318$915 ($add).
Removed top 31 bits (of 32) from port B of cell b17.$flatten\P2.$verific$add_360$b17.vhd:344$943 ($add).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P2.$verific$add_362$b17.vhd:345$945 ($add).
Removed top 4 bits (of 5) from port B of cell b17.$flatten\P2.$verific$add_362$b17.vhd:345$945 ($add).
Removed top 1 bits (of 6) from port Y of cell b17.$flatten\P2.$verific$add_362$b17.vhd:345$945 ($add).
Removed top 30 bits (of 31) from port B of cell b17.$flatten\P2.$verific$add_383$b17.vhd:360$954 ($add).
Removed top 24 bits (of 32) from port B of cell b17.$flatten\P2.$verific$add_387$b17.vhd:360$955 ($add).
Removed top 29 bits (of 32) from port B of cell b17.$flatten\P2.$verific$add_399$b17.vhd:371$963 ($add).
Removed top 24 bits (of 32) from port B of cell b17.$flatten\P2.$verific$add_403$b17.vhd:371$964 ($add).
Removed top 1 bits (of 3) from port A of cell b17.$flatten\P2.$verific$add_422$b17.vhd:391$969 ($add).
Removed top 2 bits (of 3) from port B of cell b17.$flatten\P2.$verific$add_422$b17.vhd:391$969 ($add).
Removed top 1 bits (of 3) from port Y of cell b17.$flatten\P2.$verific$add_422$b17.vhd:391$969 ($add).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P2.$verific$add_424$b17.vhd:391$972 ($add).
Removed top 3 bits (of 5) from port B of cell b17.$flatten\P2.$verific$add_424$b17.vhd:391$972 ($add).
Removed top 1 bits (of 5) from port Y of cell b17.$flatten\P2.$verific$add_424$b17.vhd:391$972 ($add).
Removed top 7 bits (of 8) from port B of cell b17.$flatten\P2.$verific$add_426$b17.vhd:391$975 ($add).
Removed top 1 bits (of 4) from port A of cell b17.$flatten\P2.$verific$add_427$b17.vhd:391$976 ($add).
Removed top 3 bits (of 4) from port B of cell b17.$flatten\P2.$verific$add_427$b17.vhd:391$976 ($add).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P2.$verific$add_435$b17.vhd:395$979 ($add).
Removed top 2 bits (of 5) from port B of cell b17.$flatten\P2.$verific$add_435$b17.vhd:395$979 ($add).
Removed top 1 bits (of 5) from port Y of cell b17.$flatten\P2.$verific$add_435$b17.vhd:395$979 ($add).
Removed top 30 bits (of 31) from port B of cell b17.$flatten\P2.$verific$add_477$b17.vhd:430$994 ($add).
Removed top 1 bits (of 16) from port Y of cell b17.$flatten\P2.$verific$add_522$b17.vhd:457$1027 ($add).
Removed top 1 bits (of 16) from port A of cell b17.$flatten\P2.$verific$add_522$b17.vhd:457$1027 ($add).
Removed top 31 bits (of 32) from port B of cell b17.$flatten\P2.$verific$add_681$b17.vhd:546$1061 ($add).
Removed top 31 bits (of 32) from port B of cell b17.$flatten\P2.$verific$add_689$b17.vhd:552$1063 ($add).
Removed top 1 bits (of 2) from port A of cell b17.$flatten\P2.$verific$add_760$b17.vhd:586$1123 ($add).
Removed top 1 bits (of 3) from port A of cell b17.$flatten\P2.$verific$equal_528$b17.vhd:462$1032 ($eq).
Removed top 1 bits (of 8) from port A of cell b17.$flatten\P2.$verific$equal_702$b17.vhd:348$1066 ($eq).
Removed top 5 bits (of 8) from port A of cell b17.$flatten\P2.$verific$equal_713$b17.vhd:525$1077 ($eq).
Removed top 5 bits (of 8) from port A of cell b17.$flatten\P2.$verific$equal_714$b17.vhd:530$1078 ($eq).
Removed top 1 bits (of 8) from port A of cell b17.$flatten\P2.$verific$equal_717$b17.vhd:545$1081 ($eq).
Removed top 1 bits (of 8) from port A of cell b17.$flatten\P2.$verific$equal_718$b17.vhd:551$1082 ($eq).
Removed top 1 bits (of 2) from port A of cell b17.$flatten\P2.$verific$equal_909$b17.vhd:634$1246 ($eq).
Removed top 3 bits (of 5) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3144 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3140 ($ne).
Removed top 1 bits (of 3) from mux cell b17.$flatten\P2.$verific$mux_127$b17.vhd:215$789 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$verific$mux_440$b17.vhd:399$984 ($mux).
Removed top 2 bits (of 4) from mux cell b17.$flatten\P2.$verific$mux_547$b17.vhd:473$1038 ($mux).
Removed top 2 bits (of 4) from mux cell b17.$flatten\P2.$verific$mux_558$b17.vhd:478$1041 ($mux).
Removed top 2 bits (of 4) from mux cell b17.$flatten\P2.$verific$mux_569$b17.vhd:479$1045 ($mux).
Removed top 2 bits (of 4) from mux cell b17.$flatten\P2.$verific$mux_582$b17.vhd:483$1053 ($mux).
Removed top 2 bits (of 4) from mux cell b17.$flatten\P2.$verific$mux_754$b17.vhd:572$1115 ($mux).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P2.$verific$mux_759$b17.vhd:585$1121 ($mux).
Removed top 1 bits (of 4) from mux cell b17.$flatten\P2.$verific$mux_764$b17.vhd:587$1125 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$verific$mux_765$b17.vhd:588$1126 ($mux).
Removed top 1 bits (of 64) from mux cell b17.$flatten\P2.$verific$mux_950$b17.vhd:479$1052 ($mux).
Removed top 1 bits (of 10) from mux cell b17.$flatten\P2.$verific$mux_958$b17.vhd:444$1022 ($mux).
Removed top 1 bits (of 4) from mux cell b17.$flatten\P2.$verific$select_741$b17.vhd:562$1104 ($pmux).
Removed top 2 bits (of 6) from port A of cell b17.$flatten\P2.$verific$sub_369$b17.vhd:355$947 ($sub).
Removed top 2 bits (of 6) from port B of cell b17.$flatten\P2.$verific$sub_369$b17.vhd:355$947 ($sub).
Removed top 1 bits (of 6) from port Y of cell b17.$flatten\P2.$verific$sub_369$b17.vhd:355$947 ($sub).
Removed top 1 bits (of 9) from port A of cell b17.$flatten\P2.$verific$sub_378$b17.vhd:357$951 ($sub).
Removed top 1 bits (of 9) from port B of cell b17.$flatten\P2.$verific$sub_378$b17.vhd:357$951 ($sub).
Removed top 1 bits (of 33) from port Y of cell b17.$flatten\P2.$verific$sub_379$b17.vhd:357$952 ($sub).
Removed top 1 bits (of 33) from port A of cell b17.$flatten\P2.$verific$sub_379$b17.vhd:357$952 ($sub).
Removed top 1 bits (of 33) from port B of cell b17.$flatten\P2.$verific$sub_379$b17.vhd:357$952 ($sub).
Removed top 2 bits (of 6) from port A of cell b17.$flatten\P2.$verific$sub_744$b17.vhd:563$1107 ($sub).
Removed top 1 bits (of 6) from port B of cell b17.$flatten\P2.$verific$sub_744$b17.vhd:563$1107 ($sub).
Removed top 2 bits (of 6) from port A of cell b17.$flatten\P2.$verific$sub_767$b17.vhd:589$1128 ($sub).
Removed top 2 bits (of 6) from port B of cell b17.$flatten\P2.$verific$sub_767$b17.vhd:589$1128 ($sub).
Removed top 1 bits (of 6) from port Y of cell b17.$flatten\P2.$verific$sub_767$b17.vhd:589$1128 ($sub).
Removed top 1 bits (of 33) from port Y of cell b17.$flatten\P2.$verific$unary_minus_287$b17.vhd:320$918 ($neg).
Removed top 1 bits (of 33) from port A of cell b17.$flatten\P2.$verific$unary_minus_287$b17.vhd:320$918 ($neg).
Removed top 1 bits (of 33) from port Y of cell b17.$flatten\P2.$verific$unary_minus_464$b17.vhd:414$989 ($neg).
Removed top 1 bits (of 33) from port A of cell b17.$flatten\P2.$verific$unary_minus_464$b17.vhd:414$989 ($neg).
Removed top 31 bits (of 33) from port Y of cell b17.$flatten\P2.$verific$unary_minus_756$b17.vhd:580$1117 ($neg).
Removed top 31 bits (of 33) from port A of cell b17.$flatten\P2.$verific$unary_minus_756$b17.vhd:580$1117 ($neg).
Removed top 1 bits (of 4) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2484 ($ne).
Removed top 1 bits (of 3) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2284 ($ne).
Removed top 2 bits (of 4) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2282 ($ne).
Removed top 3 bits (of 4) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2278 ($ne).
Removed top 1 bits (of 3) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3008 ($ne).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1266 ($mux).
Removed top 2 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1280 ($mux).
Removed top 1 bits (of 4) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3478 ($ne).
Removed top 1 bits (of 6) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3474 ($ne).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1395 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1414 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1813 ($mux).
Removed top 2 bits (of 4) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1815 ($mux).
Removed top 1 bits (of 4) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1816 ($mux).
Removed top 1 bits (of 4) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1824 ($mux).
Removed top 2 bits (of 12) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1872 ($mux).
Removed top 1 bits (of 9) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$2268 ($ne).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$2012 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$2013 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$2014 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$2017 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$2018 ($mux).
Removed top 31 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$2020 ($mux).
Removed top 15 bits (of 16) from port A of cell b17.$flatten\P1.$verific$Decoder_193$b17.vhd:305$824 ($shl).
Removed top 15 bits (of 16) from port A of cell b17.$flatten\P1.$verific$Decoder_213$b17.vhd:308$844 ($shl).
Removed top 15 bits (of 16) from port A of cell b17.$flatten\P1.$verific$Decoder_237$b17.vhd:311$870 ($shl).
Removed top 15 bits (of 16) from port A of cell b17.$flatten\P1.$verific$Decoder_261$b17.vhd:313$895 ($shl).
Removed top 1 bits (of 32) from port A of cell b17.$flatten\P1.$verific$LessThan_286$b17.vhd:319$917 ($lt).
Removed top 1 bits (of 6) from port B of cell b17.$flatten\P1.$verific$LessThan_370$b17.vhd:355$948 ($le).
Removed top 1 bits (of 8) from port A of cell b17.$flatten\P1.$verific$LessThan_373$b17.vhd:356$950 ($lt).
Removed top 1 bits (of 6) from port B of cell b17.$flatten\P1.$verific$LessThan_397$b17.vhd:370$962 ($le).
Removed top 1 bits (of 6) from port B of cell b17.$flatten\P1.$verific$LessThan_462$b17.vhd:412$987 ($le).
Removed top 1 bits (of 32) from port A of cell b17.$flatten\P1.$verific$LessThan_463$b17.vhd:413$988 ($lt).
Removed top 1 bits (of 5) from port B of cell b17.$flatten\P1.$verific$LessThan_742$b17.vhd:563$1105 ($lt).
Removed top 1 bits (of 6) from port A of cell b17.$flatten\P1.$verific$LessThan_745$b17.vhd:563$1108 ($lt).
Removed top 1 bits (of 32) from port A of cell b17.$flatten\P1.$verific$LessThan_755$b17.vhd:579$1116 ($lt).
Removed top 1 bits (of 6) from port A of cell b17.$flatten\P1.$verific$LessThan_768$b17.vhd:589$1129 ($lt).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P1.$verific$LessThan_771$b17.vhd:597$1131 ($le).
Removed top 1 bits (of 5) from port B of cell b17.$flatten\P1.$verific$LessThan_771$b17.vhd:597$1131 ($le).
Removed top 1 bits (of 31) from port Y of cell b17.$flatten\P1.$verific$add_113$b17.vhd:197$783 ($add).
Removed top 1 bits (of 31) from port A of cell b17.$flatten\P1.$verific$add_113$b17.vhd:197$783 ($add).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P1.$verific$add_210$b17.vhd:306$841 ($add).
Removed top 4 bits (of 5) from port B of cell b17.$flatten\P1.$verific$add_210$b17.vhd:306$841 ($add).
Removed top 1 bits (of 5) from port Y of cell b17.$flatten\P1.$verific$add_210$b17.vhd:306$841 ($add).
Removed top 3 bits (of 4) from port B of cell b17.$flatten\P1.$verific$add_230$b17.vhd:309$861 ($add).
Removed top 8 bits (of 16) from port Y of cell b17.$flatten\P1.$verific$add_235$b17.vhd:311$865 ($add).
Removed top 8 bits (of 16) from port A of cell b17.$flatten\P1.$verific$add_235$b17.vhd:311$865 ($add).
Removed top 3 bits (of 4) from port B of cell b17.$flatten\P1.$verific$add_254$b17.vhd:312$887 ($add).
Removed top 3 bits (of 4) from port B of cell b17.$flatten\P1.$verific$add_278$b17.vhd:314$912 ($add).
Removed top 29 bits (of 30) from port B of cell b17.$flatten\P1.$verific$add_281$b17.vhd:315$913 ($add).
Removed top 30 bits (of 31) from port B of cell b17.$flatten\P1.$verific$add_284$b17.vhd:318$915 ($add).
Removed top 31 bits (of 32) from port B of cell b17.$flatten\P1.$verific$add_360$b17.vhd:344$943 ($add).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P1.$verific$add_362$b17.vhd:345$945 ($add).
Removed top 4 bits (of 5) from port B of cell b17.$flatten\P1.$verific$add_362$b17.vhd:345$945 ($add).
Removed top 1 bits (of 6) from port Y of cell b17.$flatten\P1.$verific$add_362$b17.vhd:345$945 ($add).
Removed top 30 bits (of 31) from port B of cell b17.$flatten\P1.$verific$add_383$b17.vhd:360$954 ($add).
Removed top 24 bits (of 32) from port B of cell b17.$flatten\P1.$verific$add_387$b17.vhd:360$955 ($add).
Removed top 29 bits (of 32) from port B of cell b17.$flatten\P1.$verific$add_399$b17.vhd:371$963 ($add).
Removed top 24 bits (of 32) from port B of cell b17.$flatten\P1.$verific$add_403$b17.vhd:371$964 ($add).
Removed top 1 bits (of 3) from port A of cell b17.$flatten\P1.$verific$add_422$b17.vhd:391$969 ($add).
Removed top 2 bits (of 3) from port B of cell b17.$flatten\P1.$verific$add_422$b17.vhd:391$969 ($add).
Removed top 1 bits (of 3) from port Y of cell b17.$flatten\P1.$verific$add_422$b17.vhd:391$969 ($add).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P1.$verific$add_424$b17.vhd:391$972 ($add).
Removed top 3 bits (of 5) from port B of cell b17.$flatten\P1.$verific$add_424$b17.vhd:391$972 ($add).
Removed top 1 bits (of 5) from port Y of cell b17.$flatten\P1.$verific$add_424$b17.vhd:391$972 ($add).
Removed top 7 bits (of 8) from port B of cell b17.$flatten\P1.$verific$add_426$b17.vhd:391$975 ($add).
Removed top 1 bits (of 4) from port A of cell b17.$flatten\P1.$verific$add_427$b17.vhd:391$976 ($add).
Removed top 3 bits (of 4) from port B of cell b17.$flatten\P1.$verific$add_427$b17.vhd:391$976 ($add).
Removed top 1 bits (of 5) from port A of cell b17.$flatten\P1.$verific$add_435$b17.vhd:395$979 ($add).
Removed top 2 bits (of 5) from port B of cell b17.$flatten\P1.$verific$add_435$b17.vhd:395$979 ($add).
Removed top 1 bits (of 5) from port Y of cell b17.$flatten\P1.$verific$add_435$b17.vhd:395$979 ($add).
Removed top 30 bits (of 31) from port B of cell b17.$flatten\P1.$verific$add_477$b17.vhd:430$994 ($add).
Removed top 1 bits (of 16) from port Y of cell b17.$flatten\P1.$verific$add_522$b17.vhd:457$1027 ($add).
Removed top 1 bits (of 16) from port A of cell b17.$flatten\P1.$verific$add_522$b17.vhd:457$1027 ($add).
Removed top 31 bits (of 32) from port B of cell b17.$flatten\P1.$verific$add_681$b17.vhd:546$1061 ($add).
Removed top 31 bits (of 32) from port B of cell b17.$flatten\P1.$verific$add_689$b17.vhd:552$1063 ($add).
Removed top 1 bits (of 2) from port A of cell b17.$flatten\P1.$verific$add_760$b17.vhd:586$1123 ($add).
Removed top 1 bits (of 4) from port B of cell b17.$auto$opt_dff.cc:195:make_patterns_logic$3208 ($ne).
Removed top 1 bits (of 3) from port A of cell b17.$flatten\P1.$verific$equal_528$b17.vhd:462$1032 ($eq).
Removed top 1 bits (of 8) from port A of cell b17.$flatten\P1.$verific$equal_702$b17.vhd:348$1066 ($eq).
Removed top 5 bits (of 8) from port A of cell b17.$flatten\P1.$verific$equal_713$b17.vhd:525$1077 ($eq).
Removed top 5 bits (of 8) from port A of cell b17.$flatten\P1.$verific$equal_714$b17.vhd:530$1078 ($eq).
Removed top 1 bits (of 8) from port A of cell b17.$flatten\P1.$verific$equal_717$b17.vhd:545$1081 ($eq).
Removed top 1 bits (of 8) from port A of cell b17.$flatten\P1.$verific$equal_718$b17.vhd:551$1082 ($eq).
Removed top 1 bits (of 2) from port A of cell b17.$flatten\P1.$verific$equal_909$b17.vhd:634$1246 ($eq).
Removed top 1 bits (of 3) from mux cell b17.$flatten\P1.$verific$mux_127$b17.vhd:215$789 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$verific$mux_440$b17.vhd:399$984 ($mux).
Removed top 2 bits (of 4) from mux cell b17.$flatten\P1.$verific$mux_547$b17.vhd:473$1038 ($mux).
Removed top 2 bits (of 4) from mux cell b17.$flatten\P1.$verific$mux_558$b17.vhd:478$1041 ($mux).
Removed top 2 bits (of 4) from mux cell b17.$flatten\P1.$verific$mux_569$b17.vhd:479$1045 ($mux).
Removed top 2 bits (of 4) from mux cell b17.$flatten\P1.$verific$mux_582$b17.vhd:483$1053 ($mux).
Removed top 2 bits (of 4) from mux cell b17.$flatten\P1.$verific$mux_754$b17.vhd:572$1115 ($mux).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P1.$verific$mux_759$b17.vhd:585$1121 ($mux).
Removed top 1 bits (of 4) from mux cell b17.$flatten\P1.$verific$mux_764$b17.vhd:587$1125 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$verific$mux_765$b17.vhd:588$1126 ($mux).
Removed top 1 bits (of 64) from mux cell b17.$flatten\P1.$verific$mux_950$b17.vhd:479$1052 ($mux).
Removed top 1 bits (of 10) from mux cell b17.$flatten\P1.$verific$mux_958$b17.vhd:444$1022 ($mux).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P1.$verific$mux_98$b17.vhd:181$779 ($mux).
Removed top 1 bits (of 4) from mux cell b17.$flatten\P1.$verific$select_741$b17.vhd:562$1104 ($pmux).
Removed top 2 bits (of 6) from port A of cell b17.$flatten\P1.$verific$sub_369$b17.vhd:355$947 ($sub).
Removed top 2 bits (of 6) from port B of cell b17.$flatten\P1.$verific$sub_369$b17.vhd:355$947 ($sub).
Removed top 1 bits (of 6) from port Y of cell b17.$flatten\P1.$verific$sub_369$b17.vhd:355$947 ($sub).
Removed top 1 bits (of 9) from port A of cell b17.$flatten\P1.$verific$sub_378$b17.vhd:357$951 ($sub).
Removed top 1 bits (of 9) from port B of cell b17.$flatten\P1.$verific$sub_378$b17.vhd:357$951 ($sub).
Removed top 1 bits (of 33) from port Y of cell b17.$flatten\P1.$verific$sub_379$b17.vhd:357$952 ($sub).
Removed top 1 bits (of 33) from port A of cell b17.$flatten\P1.$verific$sub_379$b17.vhd:357$952 ($sub).
Removed top 1 bits (of 33) from port B of cell b17.$flatten\P1.$verific$sub_379$b17.vhd:357$952 ($sub).
Removed top 2 bits (of 6) from port A of cell b17.$flatten\P1.$verific$sub_744$b17.vhd:563$1107 ($sub).
Removed top 1 bits (of 6) from port B of cell b17.$flatten\P1.$verific$sub_744$b17.vhd:563$1107 ($sub).
Removed top 2 bits (of 6) from port A of cell b17.$flatten\P1.$verific$sub_767$b17.vhd:589$1128 ($sub).
Removed top 2 bits (of 6) from port B of cell b17.$flatten\P1.$verific$sub_767$b17.vhd:589$1128 ($sub).
Removed top 1 bits (of 6) from port Y of cell b17.$flatten\P1.$verific$sub_767$b17.vhd:589$1128 ($sub).
Removed top 1 bits (of 33) from port Y of cell b17.$flatten\P1.$verific$unary_minus_287$b17.vhd:320$918 ($neg).
Removed top 1 bits (of 33) from port A of cell b17.$flatten\P1.$verific$unary_minus_287$b17.vhd:320$918 ($neg).
Removed top 1 bits (of 33) from port Y of cell b17.$flatten\P1.$verific$unary_minus_464$b17.vhd:414$989 ($neg).
Removed top 1 bits (of 33) from port A of cell b17.$flatten\P1.$verific$unary_minus_464$b17.vhd:414$989 ($neg).
Removed top 31 bits (of 33) from port Y of cell b17.$flatten\P1.$verific$unary_minus_756$b17.vhd:580$1117 ($neg).
Removed top 31 bits (of 33) from port A of cell b17.$flatten\P1.$verific$unary_minus_756$b17.vhd:580$1117 ($neg).
Removed top 1 bits (of 32) from mux cell b17.$verific$mux_32$b17.vhd:737$88 ($mux).
Removed top 2 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1277 ($mux).
Removed top 2 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1278 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1392 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1393 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1411 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1412 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1810 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1811 ($mux).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$2017 ($mux).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$2018 ($mux).
Removed top 2 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1277 ($mux).
Removed top 2 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1278 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1392 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1393 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1411 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1412 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1810 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1811 ($mux).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$2017 ($mux).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$2018 ($mux).
Removed top 2 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1277 ($mux).
Removed top 2 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1278 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1392 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1393 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1411 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1412 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1810 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1811 ($mux).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$2017 ($mux).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$2018 ($mux).
Removed top 2 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1273 ($mux).
Removed cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1274 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1388 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1389 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1406 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1407 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1408 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1805 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1806 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1807 ($mux).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$2012 ($mux).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$2013 ($mux).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$2014 ($mux).
Removed top 2 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1273 ($mux).
Removed cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1274 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1388 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1389 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1406 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1407 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1408 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1805 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1806 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1807 ($mux).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$2012 ($mux).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$2013 ($mux).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$2014 ($mux).
Removed top 2 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1273 ($mux).
Removed cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1274 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1388 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1389 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1406 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1407 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1408 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1805 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1806 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1807 ($mux).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$2012 ($mux).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$2013 ($mux).
Removed top 30 bits (of 32) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$2014 ($mux).
Removed top 2 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1265 ($mux).
Removed top 1 bits (of 32) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1266 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1380 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1381 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1382 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1398 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1399 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1400 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1401 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1796 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1797 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1798 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P3.$auto$bmuxmap.cc:60:execute$1800 ($mux).
Removed top 2 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1265 ($mux).
Removed top 1 bits (of 32) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1266 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1380 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1381 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1382 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1398 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1399 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1400 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1401 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1796 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1797 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1798 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P2.$auto$bmuxmap.cc:60:execute$1800 ($mux).
Removed top 2 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1265 ($mux).
Removed top 1 bits (of 32) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1266 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1380 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1381 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1382 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1398 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1399 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1400 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1401 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1796 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1797 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1798 ($mux).
Removed top 1 bits (of 33) from mux cell b17.$flatten\P1.$auto$bmuxmap.cc:60:execute$1800 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$verific$mux_770$b17.vhd:594$1130 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$verific$mux_812$b17.vhd:605$1167 ($mux).
Removed top 1 bits (of 32) from mux cell b17.$flatten\P3.$verific$select_740$b17.vhd:562$1103 ($pmux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$verific$mux_770$b17.vhd:594$1130 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$verific$mux_812$b17.vhd:605$1167 ($mux).
Removed top 1 bits (of 32) from mux cell b17.$flatten\P2.$verific$select_740$b17.vhd:562$1103 ($pmux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$verific$mux_770$b17.vhd:594$1130 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$verific$mux_812$b17.vhd:605$1167 ($mux).
Removed top 1 bits (of 32) from mux cell b17.$flatten\P1.$verific$select_740$b17.vhd:562$1103 ($pmux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P3.$verific$mux_766$b17.vhd:588$1127 ($mux).
Removed top 1 bits (of 64) from mux cell b17.$flatten\P3.$verific$mux_949$b17.vhd:483$1060 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P2.$verific$mux_766$b17.vhd:588$1127 ($mux).
Removed top 1 bits (of 64) from mux cell b17.$flatten\P2.$verific$mux_949$b17.vhd:483$1060 ($mux).
Removed top 1 bits (of 5) from mux cell b17.$flatten\P1.$verific$mux_766$b17.vhd:588$1127 ($mux).
Removed top 1 bits (of 64) from mux cell b17.$flatten\P1.$verific$mux_949$b17.vhd:483$1060 ($mux).
Removed top 101 bits (of 264) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1262.
Removed top 68 bits (of 132) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1271.
Removed top 2 bits (of 66) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1276.
Removed top 24 bits (of 33) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1279.
Removed top 48 bits (of 128) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1281.
Removed top 32 bits (of 64) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1290.
Removed top 18 bits (of 32) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1295.
Removed top 45 bits (of 120) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1300.
Removed top 30 bits (of 60) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1309.
Removed top 15 bits (of 30) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1314.
Removed top 2 bits (of 15) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1317.
Removed top 96 bits (of 256) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1319.
Removed top 64 bits (of 128) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1328.
Removed top 32 bits (of 64) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1333.
Removed top 96 bits (of 256) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1338.
Removed top 64 bits (of 128) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1347.
Removed top 32 bits (of 64) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1352.
Removed top 16 bits (of 40) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1377.
Removed top 6 bits (of 20) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1386.
Removed top 16 bits (of 40) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1396.
Removed top 32 bits (of 64) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1415.
Removed top 32 bits (of 64) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1434.
Removed top 32 bits (of 64) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1453.
Removed top 32 bits (of 64) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1472.
Removed top 32 bits (of 64) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1491.
Removed top 24 bits (of 64) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1510.
Removed top 32 bits (of 64) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1529.
Removed top 32 bits (of 64) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1548.
Removed top 32 bits (of 64) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1567.
Removed top 32 bits (of 64) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1586.
Removed top 32 bits (of 64) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1605.
Removed top 32 bits (of 64) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1624.
Removed top 32 bits (of 64) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1643.
Removed top 32 bits (of 64) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1662.
Removed top 32 bits (of 64) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1681.
Removed top 32 bits (of 64) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1700.
Removed top 3 bits (of 8) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1719.
Removed top 3 bits (of 8) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1738.
Removed top 3 bits (of 8) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1757.
Removed top 3 bits (of 8) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1776.
Removed top 132 bits (of 264) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1795.
Removed top 96 bits (of 256) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1833.
Removed top 96 bits (of 256) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$1852.
Removed top 30 bits (of 120) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$2001.
Removed top 31 bits (of 132) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$2011.
Removed top 1 bits (of 4) from wire b17.$flatten\P1.$auto$bmuxmap.cc:58:execute$2061.
Removed top 1 bits (of 3) from wire b17.$flatten\P1.$verific$n1294$362.
Removed top 1 bits (of 5) from wire b17.$flatten\P1.$verific$n2071$395.
Removed top 8 bits (of 16) from wire b17.$flatten\P1.$verific$n2267$416.
Removed top 1 bits (of 33) from wire b17.$flatten\P1.$verific$n2793$462.
Removed top 1 bits (of 5) from wire b17.$flatten\P1.$verific$n3660$489.
Removed top 1 bits (of 33) from wire b17.$flatten\P1.$verific$n3837$496.
Removed top 1 bits (of 3) from wire b17.$flatten\P1.$verific$n4619$517.
Removed top 1 bits (of 5) from wire b17.$flatten\P1.$verific$n4633$519.
Removed top 1 bits (of 4) from wire b17.$flatten\P1.$verific$n4659$522.
Removed top 1 bits (of 5) from wire b17.$flatten\P1.$verific$n4791$526.
Removed top 1 bits (of 5) from wire b17.$flatten\P1.$verific$n4869$530.
Removed top 1 bits (of 33) from wire b17.$flatten\P1.$verific$n5140$533.
Removed top 1 bits (of 5) from wire b17.$flatten\P1.$verific$n5695$552.
Removed top 1 bits (of 16) from wire b17.$flatten\P1.$verific$n5974$563.
Removed top 2 bits (of 4) from wire b17.$flatten\P1.$verific$n6158$567.
Removed top 2 bits (of 4) from wire b17.$flatten\P1.$verific$n6278$569.
Removed top 1 bits (of 32) from wire b17.$flatten\P1.$verific$n6324$570.
Removed top 2 bits (of 4) from wire b17.$flatten\P1.$verific$n6394$572.
Removed top 1 bits (of 32) from wire b17.$flatten\P1.$verific$n6510$578.
Removed top 2 bits (of 4) from wire b17.$flatten\P1.$verific$n6543$579.
Removed top 1 bits (of 32) from wire b17.$flatten\P1.$verific$n8214$622.
Removed top 1 bits (of 4) from wire b17.$flatten\P1.$verific$n8247$623.
Removed top 30 bits (of 32) from wire b17.$flatten\P1.$verific$n8412$631.
Removed top 1 bits (of 4) from wire b17.$flatten\P1.$verific$n8452$633.
Removed top 1 bits (of 5) from wire b17.$flatten\P1.$verific$n8457$634.
Removed top 1 bits (of 5) from wire b17.$flatten\P1.$verific$n8463$635.
Removed top 3 bits (of 4) from wire b17.$flatten\P1.$verific$n8477$637.
Removed top 1 bits (of 5) from wire b17.$flatten\P1.$verific$n8482$638.
Removed top 1 bits (of 5) from wire b17.$flatten\P1.$verific$n8841$674.
Removed top 3 bits (of 4) from wire b17.$flatten\P1.$verific$n8847$675.
Removed top 123 bits (of 264) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1262.
Removed top 68 bits (of 132) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1271.
Removed top 2 bits (of 66) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1276.
Removed top 2 bits (of 33) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1279.
Removed top 48 bits (of 128) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1281.
Removed top 32 bits (of 64) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1290.
Removed top 16 bits (of 32) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1295.
Removed top 45 bits (of 120) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1300.
Removed top 30 bits (of 60) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1309.
Removed top 15 bits (of 30) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1314.
Removed top 160 bits (of 256) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1319.
Removed top 64 bits (of 128) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1328.
Removed top 32 bits (of 64) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1333.
Removed top 160 bits (of 256) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1338.
Removed top 64 bits (of 128) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1347.
Removed top 32 bits (of 64) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1352.
Removed top 16 bits (of 40) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1377.
Removed top 6 bits (of 20) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1386.
Removed top 16 bits (of 40) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1396.
Removed top 1 bits (of 5) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1413.
Removed top 32 bits (of 64) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1415.
Removed top 24 bits (of 64) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1434.
Removed top 8 bits (of 32) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1443.
Removed top 24 bits (of 64) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1453.
Removed top 8 bits (of 32) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1462.
Removed top 24 bits (of 64) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1472.
Removed top 32 bits (of 64) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1491.
Removed top 24 bits (of 64) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1510.
Removed top 8 bits (of 32) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1519.
Removed top 24 bits (of 64) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1529.
Removed top 8 bits (of 32) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1538.
Removed top 24 bits (of 64) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1548.
Removed top 8 bits (of 32) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1557.
Removed top 24 bits (of 64) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1567.
Removed top 8 bits (of 32) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1576.
Removed top 24 bits (of 64) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1586.
Removed top 8 bits (of 32) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1595.
Removed top 24 bits (of 64) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1605.
Removed top 32 bits (of 64) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1624.
Removed top 32 bits (of 64) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1643.
Removed top 24 bits (of 64) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1662.
Removed top 8 bits (of 32) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1671.
Removed top 24 bits (of 64) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1681.
Removed top 8 bits (of 32) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1690.
Removed top 24 bits (of 64) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1700.
Removed top 8 bits (of 32) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1709.
Removed top 3 bits (of 8) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1719.
Removed top 2 bits (of 4) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1728.
Removed top 3 bits (of 8) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1757.
Removed top 2 bits (of 4) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1766.
Removed top 5 bits (of 8) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1776.
Removed top 1 bits (of 2) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1790.
Removed top 100 bits (of 264) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1795.
Removed top 34 bits (of 132) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1804.
Removed top 1 bits (of 33) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1812.
Removed top 96 bits (of 256) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1833.
Removed top 96 bits (of 256) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$1852.
Removed top 31 bits (of 120) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$2001.
Removed top 64 bits (of 132) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$2011.
Removed top 31 bits (of 66) from wire b17.$flatten\P2.$auto$bmuxmap.cc:58:execute$2016.
Removed top 1 bits (of 31) from wire b17.$flatten\P2.$verific$n1151$357.
Removed top 1 bits (of 3) from wire b17.$flatten\P2.$verific$n1294$362.
Removed top 1 bits (of 5) from wire b17.$flatten\P2.$verific$n2071$395.
Removed top 8 bits (of 16) from wire b17.$flatten\P2.$verific$n2267$416.
Removed top 1 bits (of 33) from wire b17.$flatten\P2.$verific$n2793$462.
Removed top 1 bits (of 5) from wire b17.$flatten\P2.$verific$n3660$489.
Removed top 1 bits (of 33) from wire b17.$flatten\P2.$verific$n3837$496.
Removed top 1 bits (of 3) from wire b17.$flatten\P2.$verific$n4619$517.
Removed top 1 bits (of 5) from wire b17.$flatten\P2.$verific$n4633$519.
Removed top 1 bits (of 5) from wire b17.$flatten\P2.$verific$n4869$530.
Removed top 1 bits (of 33) from wire b17.$flatten\P2.$verific$n5140$533.
Removed top 1 bits (of 5) from wire b17.$flatten\P2.$verific$n5695$552.
Removed top 1 bits (of 16) from wire b17.$flatten\P2.$verific$n5974$563.
Removed top 2 bits (of 4) from wire b17.$flatten\P2.$verific$n6158$567.
Removed top 2 bits (of 4) from wire b17.$flatten\P2.$verific$n6278$569.
Removed top 1 bits (of 32) from wire b17.$flatten\P2.$verific$n6324$570.
Removed top 2 bits (of 4) from wire b17.$flatten\P2.$verific$n6394$572.
Removed top 1 bits (of 32) from wire b17.$flatten\P2.$verific$n6510$578.
Removed top 2 bits (of 4) from wire b17.$flatten\P2.$verific$n6543$579.
Removed top 1 bits (of 32) from wire b17.$flatten\P2.$verific$n8214$622.
Removed top 1 bits (of 4) from wire b17.$flatten\P2.$verific$n8247$623.
Removed top 3 bits (of 4) from wire b17.$flatten\P2.$verific$n8477$637.
Removed top 1 bits (of 5) from wire b17.$flatten\P2.$verific$n8482$638.
Removed top 1 bits (of 5) from wire b17.$flatten\P2.$verific$n8841$674.
Removed top 3 bits (of 4) from wire b17.$flatten\P2.$verific$n9780$719.
Removed top 101 bits (of 264) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1262.
Removed top 68 bits (of 132) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1271.
Removed top 2 bits (of 66) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1276.
Removed top 48 bits (of 128) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1281.
Removed top 45 bits (of 120) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1300.
Removed top 96 bits (of 256) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1319.
Removed top 96 bits (of 256) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1338.
Removed top 16 bits (of 40) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1377.
Removed top 6 bits (of 20) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1386.
Removed top 16 bits (of 40) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1396.
Removed top 1 bits (of 5) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1413.
Removed top 24 bits (of 64) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1434.
Removed top 8 bits (of 32) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1443.
Removed top 24 bits (of 64) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1453.
Removed top 8 bits (of 32) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1462.
Removed top 24 bits (of 64) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1472.
Removed top 32 bits (of 64) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1491.
Removed top 32 bits (of 64) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1510.
Removed top 32 bits (of 64) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1529.
Removed top 32 bits (of 64) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1548.
Removed top 32 bits (of 64) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1567.
Removed top 32 bits (of 64) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1586.
Removed top 32 bits (of 64) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1605.
Removed top 32 bits (of 64) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1624.
Removed top 24 bits (of 64) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1643.
Removed top 8 bits (of 32) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1652.
Removed top 24 bits (of 64) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1662.
Removed top 8 bits (of 32) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1671.
Removed top 24 bits (of 64) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1681.
Removed top 8 bits (of 32) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1690.
Removed top 24 bits (of 64) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1700.
Removed top 8 bits (of 32) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1709.
Removed top 3 bits (of 8) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1719.
Removed top 2 bits (of 4) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1728.
Removed top 5 bits (of 8) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1776.
Removed top 1 bits (of 2) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1790.
Removed top 100 bits (of 264) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1795.
Removed top 34 bits (of 132) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1804.
Removed top 12 bits (of 32) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1814.
Removed top 96 bits (of 256) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$1852.
Removed top 31 bits (of 132) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$2011.
Removed top 31 bits (of 66) from wire b17.$flatten\P3.$auto$bmuxmap.cc:58:execute$2016.
Removed top 1 bits (of 5) from wire b17.$flatten\P3.$verific$n2071$395.
Removed top 1 bits (of 33) from wire b17.$flatten\P3.$verific$n2793$462.
Removed top 1 bits (of 5) from wire b17.$flatten\P3.$verific$n3660$489.
Removed top 1 bits (of 33) from wire b17.$flatten\P3.$verific$n3837$496.
Removed top 1 bits (of 3) from wire b17.$flatten\P3.$verific$n4619$517.
Removed top 1 bits (of 5) from wire b17.$flatten\P3.$verific$n4633$519.
Removed top 1 bits (of 4) from wire b17.$flatten\P3.$verific$n4659$522.
Removed top 1 bits (of 5) from wire b17.$flatten\P3.$verific$n4791$526.
Removed top 1 bits (of 5) from wire b17.$flatten\P3.$verific$n4869$530.
Removed top 1 bits (of 33) from wire b17.$flatten\P3.$verific$n5140$533.
Removed top 1 bits (of 5) from wire b17.$flatten\P3.$verific$n5695$552.
Removed top 1 bits (of 16) from wire b17.$flatten\P3.$verific$n5974$563.
Removed top 2 bits (of 4) from wire b17.$flatten\P3.$verific$n6158$567.
Removed top 2 bits (of 4) from wire b17.$flatten\P3.$verific$n6278$569.
Removed top 1 bits (of 32) from wire b17.$flatten\P3.$verific$n6324$570.
Removed top 2 bits (of 4) from wire b17.$flatten\P3.$verific$n6394$572.
Removed top 1 bits (of 32) from wire b17.$flatten\P3.$verific$n6510$578.
Removed top 2 bits (of 4) from wire b17.$flatten\P3.$verific$n6543$579.
Removed top 1 bits (of 32) from wire b17.$flatten\P3.$verific$n8214$622.
Removed top 1 bits (of 4) from wire b17.$flatten\P3.$verific$n8247$623.
Removed top 2 bits (of 4) from wire b17.$flatten\P3.$verific$n8306$627.
Removed top 31 bits (of 33) from wire b17.$flatten\P3.$verific$n8312$628.
Removed top 30 bits (of 32) from wire b17.$flatten\P3.$verific$n8412$631.
Removed top 1 bits (of 4) from wire b17.$flatten\P3.$verific$n8452$633.
Removed top 1 bits (of 5) from wire b17.$flatten\P3.$verific$n8457$634.
Removed top 1 bits (of 5) from wire b17.$flatten\P3.$verific$n8463$635.
Removed top 3 bits (of 4) from wire b17.$flatten\P3.$verific$n8477$637.
Removed top 1 bits (of 5) from wire b17.$flatten\P3.$verific$n8482$638.
Removed top 1 bits (of 5) from wire b17.$flatten\P3.$verific$n8841$674.
Removed top 1 bits (of 32) from wire b17.$verific$n129$54.
Removed top 1 bits (of 32) from wire b17.$verific$n162$55.
Removed top 8 bits (of 30) from wire b17.addr2.
Removed top 1 bits (of 32) from wire b17.buf1.
Removed top 1 bits (of 32) from wire b17.buf2.
Removed top 9 bits (of 32) from wire b17.di2.
Removed top 1 bits (of 32) from wire b17.do1.
Removed top 23 bits (of 32) from wire b17.do2.
Removed top 1 bits (of 32) from wire b17.do3.

yosys> peepopt

3.19. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 0 unused cells and 279 unused wires.
<suppressed ~1 debug messages>

yosys> bmuxmap

3.21. Executing BMUXMAP pass.

yosys> demuxmap

3.22. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> alumacc

3.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module b17:
  creating $macc model for $flatten\P1.$verific$add_113$b17.vhd:197$783 ($add).
  creating $macc model for $flatten\P1.$verific$add_210$b17.vhd:306$841 ($add).
  creating $macc model for $flatten\P1.$verific$add_230$b17.vhd:309$861 ($add).
  creating $macc model for $flatten\P1.$verific$add_235$b17.vhd:311$865 ($add).
  creating $macc model for $flatten\P1.$verific$add_254$b17.vhd:312$887 ($add).
  creating $macc model for $flatten\P1.$verific$add_259$b17.vhd:313$891 ($add).
  creating $macc model for $flatten\P1.$verific$add_278$b17.vhd:314$912 ($add).
  creating $macc model for $flatten\P1.$verific$add_28$b17.vhd:125$733 ($add).
  creating $macc model for $flatten\P1.$verific$add_281$b17.vhd:315$913 ($add).
  creating $macc model for $flatten\P1.$verific$add_284$b17.vhd:318$915 ($add).
  creating $macc model for $flatten\P1.$verific$add_360$b17.vhd:344$943 ($add).
  creating $macc model for $flatten\P1.$verific$add_362$b17.vhd:345$945 ($add).
  creating $macc model for $flatten\P1.$verific$add_383$b17.vhd:360$954 ($add).
  creating $macc model for $flatten\P1.$verific$add_387$b17.vhd:360$955 ($add).
  creating $macc model for $flatten\P1.$verific$add_399$b17.vhd:371$963 ($add).
  creating $macc model for $flatten\P1.$verific$add_403$b17.vhd:371$964 ($add).
  creating $macc model for $flatten\P1.$verific$add_422$b17.vhd:391$969 ($add).
  creating $macc model for $flatten\P1.$verific$add_424$b17.vhd:391$972 ($add).
  creating $macc model for $flatten\P1.$verific$add_426$b17.vhd:391$975 ($add).
  creating $macc model for $flatten\P1.$verific$add_427$b17.vhd:391$976 ($add).
  creating $macc model for $flatten\P1.$verific$add_435$b17.vhd:395$979 ($add).
  creating $macc model for $flatten\P1.$verific$add_477$b17.vhd:430$994 ($add).
  creating $macc model for $flatten\P1.$verific$add_522$b17.vhd:457$1027 ($add).
  creating $macc model for $flatten\P1.$verific$add_681$b17.vhd:546$1061 ($add).
  creating $macc model for $flatten\P1.$verific$add_689$b17.vhd:552$1063 ($add).
  creating $macc model for $flatten\P1.$verific$add_760$b17.vhd:586$1123 ($add).
  creating $macc model for $flatten\P1.$verific$sub_369$b17.vhd:355$947 ($sub).
  creating $macc model for $flatten\P1.$verific$sub_378$b17.vhd:357$951 ($sub).
  creating $macc model for $flatten\P1.$verific$sub_379$b17.vhd:357$952 ($sub).
  creating $macc model for $flatten\P1.$verific$sub_744$b17.vhd:563$1107 ($sub).
  creating $macc model for $flatten\P1.$verific$sub_767$b17.vhd:589$1128 ($sub).
  creating $macc model for $flatten\P1.$verific$unary_minus_287$b17.vhd:320$918 ($neg).
  creating $macc model for $flatten\P1.$verific$unary_minus_464$b17.vhd:414$989 ($neg).
  creating $macc model for $flatten\P1.$verific$unary_minus_756$b17.vhd:580$1117 ($neg).
  creating $macc model for $flatten\P2.$verific$add_113$b17.vhd:197$783 ($add).
  creating $macc model for $flatten\P2.$verific$add_210$b17.vhd:306$841 ($add).
  creating $macc model for $flatten\P2.$verific$add_230$b17.vhd:309$861 ($add).
  creating $macc model for $flatten\P2.$verific$add_235$b17.vhd:311$865 ($add).
  creating $macc model for $flatten\P2.$verific$add_254$b17.vhd:312$887 ($add).
  creating $macc model for $flatten\P2.$verific$add_259$b17.vhd:313$891 ($add).
  creating $macc model for $flatten\P2.$verific$add_278$b17.vhd:314$912 ($add).
  creating $macc model for $flatten\P2.$verific$add_28$b17.vhd:125$733 ($add).
  creating $macc model for $flatten\P2.$verific$add_281$b17.vhd:315$913 ($add).
  creating $macc model for $flatten\P2.$verific$add_284$b17.vhd:318$915 ($add).
  creating $macc model for $flatten\P2.$verific$add_360$b17.vhd:344$943 ($add).
  creating $macc model for $flatten\P2.$verific$add_362$b17.vhd:345$945 ($add).
  creating $macc model for $flatten\P2.$verific$add_383$b17.vhd:360$954 ($add).
  creating $macc model for $flatten\P2.$verific$add_387$b17.vhd:360$955 ($add).
  creating $macc model for $flatten\P2.$verific$add_399$b17.vhd:371$963 ($add).
  creating $macc model for $flatten\P2.$verific$add_403$b17.vhd:371$964 ($add).
  creating $macc model for $flatten\P2.$verific$add_422$b17.vhd:391$969 ($add).
  creating $macc model for $flatten\P2.$verific$add_424$b17.vhd:391$972 ($add).
  creating $macc model for $flatten\P2.$verific$add_426$b17.vhd:391$975 ($add).
  creating $macc model for $flatten\P2.$verific$add_427$b17.vhd:391$976 ($add).
  creating $macc model for $flatten\P2.$verific$add_435$b17.vhd:395$979 ($add).
  creating $macc model for $flatten\P2.$verific$add_477$b17.vhd:430$994 ($add).
  creating $macc model for $flatten\P2.$verific$add_522$b17.vhd:457$1027 ($add).
  creating $macc model for $flatten\P2.$verific$add_681$b17.vhd:546$1061 ($add).
  creating $macc model for $flatten\P2.$verific$add_689$b17.vhd:552$1063 ($add).
  creating $macc model for $flatten\P2.$verific$add_760$b17.vhd:586$1123 ($add).
  creating $macc model for $flatten\P2.$verific$sub_369$b17.vhd:355$947 ($sub).
  creating $macc model for $flatten\P2.$verific$sub_378$b17.vhd:357$951 ($sub).
  creating $macc model for $flatten\P2.$verific$sub_379$b17.vhd:357$952 ($sub).
  creating $macc model for $flatten\P2.$verific$sub_744$b17.vhd:563$1107 ($sub).
  creating $macc model for $flatten\P2.$verific$sub_767$b17.vhd:589$1128 ($sub).
  creating $macc model for $flatten\P2.$verific$unary_minus_287$b17.vhd:320$918 ($neg).
  creating $macc model for $flatten\P2.$verific$unary_minus_464$b17.vhd:414$989 ($neg).
  creating $macc model for $flatten\P2.$verific$unary_minus_756$b17.vhd:580$1117 ($neg).
  creating $macc model for $flatten\P3.$verific$add_113$b17.vhd:197$783 ($add).
  creating $macc model for $flatten\P3.$verific$add_210$b17.vhd:306$841 ($add).
  creating $macc model for $flatten\P3.$verific$add_230$b17.vhd:309$861 ($add).
  creating $macc model for $flatten\P3.$verific$add_254$b17.vhd:312$887 ($add).
  creating $macc model for $flatten\P3.$verific$add_278$b17.vhd:314$912 ($add).
  creating $macc model for $flatten\P3.$verific$add_28$b17.vhd:125$733 ($add).
  creating $macc model for $flatten\P3.$verific$add_281$b17.vhd:315$913 ($add).
  creating $macc model for $flatten\P3.$verific$add_284$b17.vhd:318$915 ($add).
  creating $macc model for $flatten\P3.$verific$add_360$b17.vhd:344$943 ($add).
  creating $macc model for $flatten\P3.$verific$add_362$b17.vhd:345$945 ($add).
  creating $macc model for $flatten\P3.$verific$add_383$b17.vhd:360$954 ($add).
  creating $macc model for $flatten\P3.$verific$add_387$b17.vhd:360$955 ($add).
  creating $macc model for $flatten\P3.$verific$add_399$b17.vhd:371$963 ($add).
  creating $macc model for $flatten\P3.$verific$add_403$b17.vhd:371$964 ($add).
  creating $macc model for $flatten\P3.$verific$add_422$b17.vhd:391$969 ($add).
  creating $macc model for $flatten\P3.$verific$add_424$b17.vhd:391$972 ($add).
  creating $macc model for $flatten\P3.$verific$add_426$b17.vhd:391$975 ($add).
  creating $macc model for $flatten\P3.$verific$add_427$b17.vhd:391$976 ($add).
  creating $macc model for $flatten\P3.$verific$add_435$b17.vhd:395$979 ($add).
  creating $macc model for $flatten\P3.$verific$add_477$b17.vhd:430$994 ($add).
  creating $macc model for $flatten\P3.$verific$add_522$b17.vhd:457$1027 ($add).
  creating $macc model for $flatten\P3.$verific$add_681$b17.vhd:546$1061 ($add).
  creating $macc model for $flatten\P3.$verific$add_689$b17.vhd:552$1063 ($add).
  creating $macc model for $flatten\P3.$verific$add_760$b17.vhd:586$1123 ($add).
  creating $macc model for $flatten\P3.$verific$sub_369$b17.vhd:355$947 ($sub).
  creating $macc model for $flatten\P3.$verific$sub_378$b17.vhd:357$951 ($sub).
  creating $macc model for $flatten\P3.$verific$sub_379$b17.vhd:357$952 ($sub).
  creating $macc model for $flatten\P3.$verific$sub_744$b17.vhd:563$1107 ($sub).
  creating $macc model for $flatten\P3.$verific$sub_767$b17.vhd:589$1128 ($sub).
  creating $macc model for $flatten\P3.$verific$unary_minus_287$b17.vhd:320$918 ($neg).
  creating $macc model for $flatten\P3.$verific$unary_minus_464$b17.vhd:414$989 ($neg).
  creating $macc model for $flatten\P3.$verific$unary_minus_756$b17.vhd:580$1117 ($neg).
  creating $alu model for $macc $flatten\P3.$verific$unary_minus_756$b17.vhd:580$1117.
  creating $alu model for $macc $flatten\P3.$verific$unary_minus_464$b17.vhd:414$989.
  creating $alu model for $macc $flatten\P3.$verific$unary_minus_287$b17.vhd:320$918.
  creating $alu model for $macc $flatten\P3.$verific$sub_767$b17.vhd:589$1128.
  creating $alu model for $macc $flatten\P3.$verific$sub_744$b17.vhd:563$1107.
  creating $alu model for $macc $flatten\P3.$verific$sub_379$b17.vhd:357$952.
  creating $alu model for $macc $flatten\P3.$verific$sub_378$b17.vhd:357$951.
  creating $alu model for $macc $flatten\P3.$verific$sub_369$b17.vhd:355$947.
  creating $alu model for $macc $flatten\P3.$verific$add_760$b17.vhd:586$1123.
  creating $alu model for $macc $flatten\P3.$verific$add_689$b17.vhd:552$1063.
  creating $alu model for $macc $flatten\P3.$verific$add_681$b17.vhd:546$1061.
  creating $alu model for $macc $flatten\P3.$verific$add_522$b17.vhd:457$1027.
  creating $alu model for $macc $flatten\P3.$verific$add_477$b17.vhd:430$994.
  creating $alu model for $macc $flatten\P3.$verific$add_435$b17.vhd:395$979.
  creating $alu model for $macc $flatten\P3.$verific$add_427$b17.vhd:391$976.
  creating $alu model for $macc $flatten\P3.$verific$add_426$b17.vhd:391$975.
  creating $alu model for $macc $flatten\P3.$verific$add_424$b17.vhd:391$972.
  creating $alu model for $macc $flatten\P3.$verific$add_422$b17.vhd:391$969.
  creating $alu model for $macc $flatten\P3.$verific$add_403$b17.vhd:371$964.
  creating $alu model for $macc $flatten\P3.$verific$add_399$b17.vhd:371$963.
  creating $alu model for $macc $flatten\P3.$verific$add_387$b17.vhd:360$955.
  creating $alu model for $macc $flatten\P3.$verific$add_383$b17.vhd:360$954.
  creating $alu model for $macc $flatten\P3.$verific$add_362$b17.vhd:345$945.
  creating $alu model for $macc $flatten\P3.$verific$add_360$b17.vhd:344$943.
  creating $alu model for $macc $flatten\P3.$verific$add_284$b17.vhd:318$915.
  creating $alu model for $macc $flatten\P3.$verific$add_281$b17.vhd:315$913.
  creating $alu model for $macc $flatten\P3.$verific$add_28$b17.vhd:125$733.
  creating $alu model for $macc $flatten\P3.$verific$add_278$b17.vhd:314$912.
  creating $alu model for $macc $flatten\P3.$verific$add_254$b17.vhd:312$887.
  creating $alu model for $macc $flatten\P3.$verific$add_230$b17.vhd:309$861.
  creating $alu model for $macc $flatten\P3.$verific$add_210$b17.vhd:306$841.
  creating $alu model for $macc $flatten\P3.$verific$add_113$b17.vhd:197$783.
  creating $alu model for $macc $flatten\P2.$verific$unary_minus_756$b17.vhd:580$1117.
  creating $alu model for $macc $flatten\P2.$verific$unary_minus_464$b17.vhd:414$989.
  creating $alu model for $macc $flatten\P2.$verific$unary_minus_287$b17.vhd:320$918.
  creating $alu model for $macc $flatten\P2.$verific$sub_767$b17.vhd:589$1128.
  creating $alu model for $macc $flatten\P2.$verific$sub_744$b17.vhd:563$1107.
  creating $alu model for $macc $flatten\P2.$verific$sub_379$b17.vhd:357$952.
  creating $alu model for $macc $flatten\P2.$verific$sub_378$b17.vhd:357$951.
  creating $alu model for $macc $flatten\P2.$verific$sub_369$b17.vhd:355$947.
  creating $alu model for $macc $flatten\P2.$verific$add_760$b17.vhd:586$1123.
  creating $alu model for $macc $flatten\P2.$verific$add_689$b17.vhd:552$1063.
  creating $alu model for $macc $flatten\P2.$verific$add_681$b17.vhd:546$1061.
  creating $alu model for $macc $flatten\P2.$verific$add_522$b17.vhd:457$1027.
  creating $alu model for $macc $flatten\P2.$verific$add_477$b17.vhd:430$994.
  creating $alu model for $macc $flatten\P2.$verific$add_435$b17.vhd:395$979.
  creating $alu model for $macc $flatten\P2.$verific$add_427$b17.vhd:391$976.
  creating $alu model for $macc $flatten\P2.$verific$add_426$b17.vhd:391$975.
  creating $alu model for $macc $flatten\P2.$verific$add_424$b17.vhd:391$972.
  creating $alu model for $macc $flatten\P2.$verific$add_422$b17.vhd:391$969.
  creating $alu model for $macc $flatten\P2.$verific$add_403$b17.vhd:371$964.
  creating $alu model for $macc $flatten\P2.$verific$add_399$b17.vhd:371$963.
  creating $alu model for $macc $flatten\P2.$verific$add_387$b17.vhd:360$955.
  creating $alu model for $macc $flatten\P2.$verific$add_383$b17.vhd:360$954.
  creating $alu model for $macc $flatten\P2.$verific$add_362$b17.vhd:345$945.
  creating $alu model for $macc $flatten\P2.$verific$add_360$b17.vhd:344$943.
  creating $alu model for $macc $flatten\P2.$verific$add_284$b17.vhd:318$915.
  creating $alu model for $macc $flatten\P2.$verific$add_281$b17.vhd:315$913.
  creating $alu model for $macc $flatten\P2.$verific$add_28$b17.vhd:125$733.
  creating $alu model for $macc $flatten\P2.$verific$add_278$b17.vhd:314$912.
  creating $alu model for $macc $flatten\P2.$verific$add_259$b17.vhd:313$891.
  creating $alu model for $macc $flatten\P2.$verific$add_254$b17.vhd:312$887.
  creating $alu model for $macc $flatten\P2.$verific$add_235$b17.vhd:311$865.
  creating $alu model for $macc $flatten\P2.$verific$add_230$b17.vhd:309$861.
  creating $alu model for $macc $flatten\P2.$verific$add_210$b17.vhd:306$841.
  creating $alu model for $macc $flatten\P2.$verific$add_113$b17.vhd:197$783.
  creating $alu model for $macc $flatten\P1.$verific$unary_minus_756$b17.vhd:580$1117.
  creating $alu model for $macc $flatten\P1.$verific$unary_minus_464$b17.vhd:414$989.
  creating $alu model for $macc $flatten\P1.$verific$unary_minus_287$b17.vhd:320$918.
  creating $alu model for $macc $flatten\P1.$verific$sub_767$b17.vhd:589$1128.
  creating $alu model for $macc $flatten\P1.$verific$sub_744$b17.vhd:563$1107.
  creating $alu model for $macc $flatten\P1.$verific$sub_379$b17.vhd:357$952.
  creating $alu model for $macc $flatten\P1.$verific$sub_378$b17.vhd:357$951.
  creating $alu model for $macc $flatten\P1.$verific$sub_369$b17.vhd:355$947.
  creating $alu model for $macc $flatten\P1.$verific$add_760$b17.vhd:586$1123.
  creating $alu model for $macc $flatten\P1.$verific$add_689$b17.vhd:552$1063.
  creating $alu model for $macc $flatten\P1.$verific$add_681$b17.vhd:546$1061.
  creating $alu model for $macc $flatten\P1.$verific$add_522$b17.vhd:457$1027.
  creating $alu model for $macc $flatten\P1.$verific$add_477$b17.vhd:430$994.
  creating $alu model for $macc $flatten\P1.$verific$add_435$b17.vhd:395$979.
  creating $alu model for $macc $flatten\P1.$verific$add_427$b17.vhd:391$976.
  creating $alu model for $macc $flatten\P1.$verific$add_426$b17.vhd:391$975.
  creating $alu model for $macc $flatten\P1.$verific$add_424$b17.vhd:391$972.
  creating $alu model for $macc $flatten\P1.$verific$add_422$b17.vhd:391$969.
  creating $alu model for $macc $flatten\P1.$verific$add_403$b17.vhd:371$964.
  creating $alu model for $macc $flatten\P1.$verific$add_399$b17.vhd:371$963.
  creating $alu model for $macc $flatten\P1.$verific$add_387$b17.vhd:360$955.
  creating $alu model for $macc $flatten\P1.$verific$add_383$b17.vhd:360$954.
  creating $alu model for $macc $flatten\P1.$verific$add_362$b17.vhd:345$945.
  creating $alu model for $macc $flatten\P1.$verific$add_360$b17.vhd:344$943.
  creating $alu model for $macc $flatten\P1.$verific$add_284$b17.vhd:318$915.
  creating $alu model for $macc $flatten\P1.$verific$add_281$b17.vhd:315$913.
  creating $alu model for $macc $flatten\P1.$verific$add_28$b17.vhd:125$733.
  creating $alu model for $macc $flatten\P1.$verific$add_278$b17.vhd:314$912.
  creating $alu model for $macc $flatten\P1.$verific$add_259$b17.vhd:313$891.
  creating $alu model for $macc $flatten\P1.$verific$add_254$b17.vhd:312$887.
  creating $alu model for $macc $flatten\P1.$verific$add_235$b17.vhd:311$865.
  creating $alu model for $macc $flatten\P1.$verific$add_230$b17.vhd:309$861.
  creating $alu model for $macc $flatten\P1.$verific$add_210$b17.vhd:306$841.
  creating $alu model for $macc $flatten\P1.$verific$add_113$b17.vhd:197$783.
  creating $alu model for $flatten\P1.$verific$LessThan_286$b17.vhd:319$917 ($lt): new $alu
  creating $alu model for $flatten\P1.$verific$LessThan_370$b17.vhd:355$948 ($le): new $alu
  creating $alu model for $flatten\P1.$verific$LessThan_373$b17.vhd:356$950 ($lt): new $alu
  creating $alu model for $flatten\P1.$verific$LessThan_397$b17.vhd:370$962 ($le): new $alu
  creating $alu model for $flatten\P1.$verific$LessThan_462$b17.vhd:412$987 ($le): new $alu
  creating $alu model for $flatten\P1.$verific$LessThan_463$b17.vhd:413$988 ($lt): new $alu
  creating $alu model for $flatten\P1.$verific$LessThan_742$b17.vhd:563$1105 ($lt): new $alu
  creating $alu model for $flatten\P1.$verific$LessThan_745$b17.vhd:563$1108 ($lt): new $alu
  creating $alu model for $flatten\P1.$verific$LessThan_755$b17.vhd:579$1116 ($lt): new $alu
  creating $alu model for $flatten\P1.$verific$LessThan_768$b17.vhd:589$1129 ($lt): new $alu
  creating $alu model for $flatten\P1.$verific$LessThan_771$b17.vhd:597$1131 ($le): new $alu
  creating $alu model for $flatten\P2.$verific$LessThan_286$b17.vhd:319$917 ($lt): new $alu
  creating $alu model for $flatten\P2.$verific$LessThan_370$b17.vhd:355$948 ($le): new $alu
  creating $alu model for $flatten\P2.$verific$LessThan_373$b17.vhd:356$950 ($lt): new $alu
  creating $alu model for $flatten\P2.$verific$LessThan_397$b17.vhd:370$962 ($le): new $alu
  creating $alu model for $flatten\P2.$verific$LessThan_462$b17.vhd:412$987 ($le): new $alu
  creating $alu model for $flatten\P2.$verific$LessThan_463$b17.vhd:413$988 ($lt): new $alu
  creating $alu model for $flatten\P2.$verific$LessThan_742$b17.vhd:563$1105 ($lt): new $alu
  creating $alu model for $flatten\P2.$verific$LessThan_745$b17.vhd:563$1108 ($lt): new $alu
  creating $alu model for $flatten\P2.$verific$LessThan_755$b17.vhd:579$1116 ($lt): new $alu
  creating $alu model for $flatten\P2.$verific$LessThan_768$b17.vhd:589$1129 ($lt): new $alu
  creating $alu model for $flatten\P2.$verific$LessThan_771$b17.vhd:597$1131 ($le): new $alu
  creating $alu model for $flatten\P3.$verific$LessThan_286$b17.vhd:319$917 ($lt): new $alu
  creating $alu model for $flatten\P3.$verific$LessThan_370$b17.vhd:355$948 ($le): new $alu
  creating $alu model for $flatten\P3.$verific$LessThan_373$b17.vhd:356$950 ($lt): new $alu
  creating $alu model for $flatten\P3.$verific$LessThan_397$b17.vhd:370$962 ($le): new $alu
  creating $alu model for $flatten\P3.$verific$LessThan_462$b17.vhd:412$987 ($le): new $alu
  creating $alu model for $flatten\P3.$verific$LessThan_463$b17.vhd:413$988 ($lt): new $alu
  creating $alu model for $flatten\P3.$verific$LessThan_742$b17.vhd:563$1105 ($lt): new $alu
  creating $alu model for $flatten\P3.$verific$LessThan_745$b17.vhd:563$1108 ($lt): new $alu
  creating $alu model for $flatten\P3.$verific$LessThan_755$b17.vhd:579$1116 ($lt): new $alu
  creating $alu model for $flatten\P3.$verific$LessThan_768$b17.vhd:589$1129 ($lt): new $alu
  creating $alu model for $flatten\P3.$verific$LessThan_771$b17.vhd:597$1131 ($le): new $alu
  creating $alu model for $verific$LessThan_18$b17.vhd:730$78 ($lt): new $alu
  creating $alu model for $verific$LessThan_44$b17.vhd:748$96 ($lt): merged with $verific$LessThan_18$b17.vhd:730$78.
  creating $alu model for $verific$LessThan_6$b17.vhd:726$67 ($lt): new $alu
  creating $alu model for $verific$LessThan_84$b17.vhd:782$120 ($lt): new $alu
  creating $alu model for $verific$LessThan_85$b17.vhd:782$121 ($lt): new $alu
  creating $alu model for $verific$LessThan_86$b17.vhd:782$122 ($lt): new $alu
  creating $alu cell for $verific$LessThan_86$b17.vhd:782$122: $auto$alumacc.cc:485:replace_alu$4722
  creating $alu cell for $verific$LessThan_85$b17.vhd:782$121: $auto$alumacc.cc:485:replace_alu$4727
  creating $alu cell for $verific$LessThan_84$b17.vhd:782$120: $auto$alumacc.cc:485:replace_alu$4732
  creating $alu cell for $verific$LessThan_6$b17.vhd:726$67: $auto$alumacc.cc:485:replace_alu$4737
  creating $alu cell for $verific$LessThan_18$b17.vhd:730$78, $verific$LessThan_44$b17.vhd:748$96: $auto$alumacc.cc:485:replace_alu$4748
  creating $alu cell for $flatten\P3.$verific$LessThan_771$b17.vhd:597$1131: $auto$alumacc.cc:485:replace_alu$4759
  creating $alu cell for $flatten\P3.$verific$LessThan_768$b17.vhd:589$1129: $auto$alumacc.cc:485:replace_alu$4768
  creating $alu cell for $flatten\P3.$verific$LessThan_755$b17.vhd:579$1116: $auto$alumacc.cc:485:replace_alu$4773
  creating $alu cell for $flatten\P3.$verific$LessThan_745$b17.vhd:563$1108: $auto$alumacc.cc:485:replace_alu$4778
  creating $alu cell for $flatten\P3.$verific$LessThan_742$b17.vhd:563$1105: $auto$alumacc.cc:485:replace_alu$4783
  creating $alu cell for $flatten\P3.$verific$LessThan_463$b17.vhd:413$988: $auto$alumacc.cc:485:replace_alu$4794
  creating $alu cell for $flatten\P3.$verific$LessThan_462$b17.vhd:412$987: $auto$alumacc.cc:485:replace_alu$4799
  creating $alu cell for $flatten\P3.$verific$LessThan_397$b17.vhd:370$962: $auto$alumacc.cc:485:replace_alu$4812
  creating $alu cell for $flatten\P3.$verific$LessThan_373$b17.vhd:356$950: $auto$alumacc.cc:485:replace_alu$4825
  creating $alu cell for $flatten\P3.$verific$LessThan_370$b17.vhd:355$948: $auto$alumacc.cc:485:replace_alu$4830
  creating $alu cell for $flatten\P3.$verific$LessThan_286$b17.vhd:319$917: $auto$alumacc.cc:485:replace_alu$4843
  creating $alu cell for $flatten\P2.$verific$LessThan_771$b17.vhd:597$1131: $auto$alumacc.cc:485:replace_alu$4848
  creating $alu cell for $flatten\P2.$verific$LessThan_768$b17.vhd:589$1129: $auto$alumacc.cc:485:replace_alu$4857
  creating $alu cell for $flatten\P2.$verific$LessThan_755$b17.vhd:579$1116: $auto$alumacc.cc:485:replace_alu$4862
  creating $alu cell for $flatten\P2.$verific$LessThan_745$b17.vhd:563$1108: $auto$alumacc.cc:485:replace_alu$4867
  creating $alu cell for $flatten\P2.$verific$LessThan_742$b17.vhd:563$1105: $auto$alumacc.cc:485:replace_alu$4872
  creating $alu cell for $flatten\P2.$verific$LessThan_463$b17.vhd:413$988: $auto$alumacc.cc:485:replace_alu$4883
  creating $alu cell for $flatten\P2.$verific$LessThan_462$b17.vhd:412$987: $auto$alumacc.cc:485:replace_alu$4888
  creating $alu cell for $flatten\P2.$verific$LessThan_397$b17.vhd:370$962: $auto$alumacc.cc:485:replace_alu$4901
  creating $alu cell for $flatten\P2.$verific$LessThan_373$b17.vhd:356$950: $auto$alumacc.cc:485:replace_alu$4914
  creating $alu cell for $flatten\P2.$verific$LessThan_370$b17.vhd:355$948: $auto$alumacc.cc:485:replace_alu$4919
  creating $alu cell for $flatten\P2.$verific$LessThan_286$b17.vhd:319$917: $auto$alumacc.cc:485:replace_alu$4932
  creating $alu cell for $flatten\P1.$verific$LessThan_771$b17.vhd:597$1131: $auto$alumacc.cc:485:replace_alu$4937
  creating $alu cell for $flatten\P1.$verific$LessThan_768$b17.vhd:589$1129: $auto$alumacc.cc:485:replace_alu$4946
  creating $alu cell for $flatten\P1.$verific$LessThan_755$b17.vhd:579$1116: $auto$alumacc.cc:485:replace_alu$4951
  creating $alu cell for $flatten\P1.$verific$LessThan_745$b17.vhd:563$1108: $auto$alumacc.cc:485:replace_alu$4956
  creating $alu cell for $flatten\P1.$verific$LessThan_742$b17.vhd:563$1105: $auto$alumacc.cc:485:replace_alu$4961
  creating $alu cell for $flatten\P1.$verific$LessThan_463$b17.vhd:413$988: $auto$alumacc.cc:485:replace_alu$4972
  creating $alu cell for $flatten\P1.$verific$LessThan_462$b17.vhd:412$987: $auto$alumacc.cc:485:replace_alu$4977
  creating $alu cell for $flatten\P1.$verific$LessThan_397$b17.vhd:370$962: $auto$alumacc.cc:485:replace_alu$4990
  creating $alu cell for $flatten\P1.$verific$LessThan_373$b17.vhd:356$950: $auto$alumacc.cc:485:replace_alu$5003
  creating $alu cell for $flatten\P1.$verific$LessThan_370$b17.vhd:355$948: $auto$alumacc.cc:485:replace_alu$5008
  creating $alu cell for $flatten\P1.$verific$LessThan_286$b17.vhd:319$917: $auto$alumacc.cc:485:replace_alu$5021
  creating $alu cell for $flatten\P1.$verific$add_113$b17.vhd:197$783: $auto$alumacc.cc:485:replace_alu$5026
  creating $alu cell for $flatten\P1.$verific$add_210$b17.vhd:306$841: $auto$alumacc.cc:485:replace_alu$5029
  creating $alu cell for $flatten\P1.$verific$add_230$b17.vhd:309$861: $auto$alumacc.cc:485:replace_alu$5032
  creating $alu cell for $flatten\P1.$verific$add_235$b17.vhd:311$865: $auto$alumacc.cc:485:replace_alu$5035
  creating $alu cell for $flatten\P1.$verific$add_254$b17.vhd:312$887: $auto$alumacc.cc:485:replace_alu$5038
  creating $alu cell for $flatten\P1.$verific$add_259$b17.vhd:313$891: $auto$alumacc.cc:485:replace_alu$5041
  creating $alu cell for $flatten\P1.$verific$add_278$b17.vhd:314$912: $auto$alumacc.cc:485:replace_alu$5044
  creating $alu cell for $flatten\P1.$verific$add_28$b17.vhd:125$733: $auto$alumacc.cc:485:replace_alu$5047
  creating $alu cell for $flatten\P1.$verific$add_281$b17.vhd:315$913: $auto$alumacc.cc:485:replace_alu$5050
  creating $alu cell for $flatten\P1.$verific$add_284$b17.vhd:318$915: $auto$alumacc.cc:485:replace_alu$5053
  creating $alu cell for $flatten\P1.$verific$add_360$b17.vhd:344$943: $auto$alumacc.cc:485:replace_alu$5056
  creating $alu cell for $flatten\P1.$verific$add_362$b17.vhd:345$945: $auto$alumacc.cc:485:replace_alu$5059
  creating $alu cell for $flatten\P1.$verific$add_383$b17.vhd:360$954: $auto$alumacc.cc:485:replace_alu$5062
  creating $alu cell for $flatten\P1.$verific$add_387$b17.vhd:360$955: $auto$alumacc.cc:485:replace_alu$5065
  creating $alu cell for $flatten\P1.$verific$add_399$b17.vhd:371$963: $auto$alumacc.cc:485:replace_alu$5068
  creating $alu cell for $flatten\P1.$verific$add_403$b17.vhd:371$964: $auto$alumacc.cc:485:replace_alu$5071
  creating $alu cell for $flatten\P1.$verific$add_422$b17.vhd:391$969: $auto$alumacc.cc:485:replace_alu$5074
  creating $alu cell for $flatten\P1.$verific$add_424$b17.vhd:391$972: $auto$alumacc.cc:485:replace_alu$5077
  creating $alu cell for $flatten\P1.$verific$add_426$b17.vhd:391$975: $auto$alumacc.cc:485:replace_alu$5080
  creating $alu cell for $flatten\P1.$verific$add_427$b17.vhd:391$976: $auto$alumacc.cc:485:replace_alu$5083
  creating $alu cell for $flatten\P1.$verific$add_435$b17.vhd:395$979: $auto$alumacc.cc:485:replace_alu$5086
  creating $alu cell for $flatten\P1.$verific$add_477$b17.vhd:430$994: $auto$alumacc.cc:485:replace_alu$5089
  creating $alu cell for $flatten\P1.$verific$add_522$b17.vhd:457$1027: $auto$alumacc.cc:485:replace_alu$5092
  creating $alu cell for $flatten\P1.$verific$add_681$b17.vhd:546$1061: $auto$alumacc.cc:485:replace_alu$5095
  creating $alu cell for $flatten\P1.$verific$add_689$b17.vhd:552$1063: $auto$alumacc.cc:485:replace_alu$5098
  creating $alu cell for $flatten\P1.$verific$add_760$b17.vhd:586$1123: $auto$alumacc.cc:485:replace_alu$5101
  creating $alu cell for $flatten\P1.$verific$sub_369$b17.vhd:355$947: $auto$alumacc.cc:485:replace_alu$5104
  creating $alu cell for $flatten\P1.$verific$sub_378$b17.vhd:357$951: $auto$alumacc.cc:485:replace_alu$5107
  creating $alu cell for $flatten\P1.$verific$sub_379$b17.vhd:357$952: $auto$alumacc.cc:485:replace_alu$5110
  creating $alu cell for $flatten\P1.$verific$sub_744$b17.vhd:563$1107: $auto$alumacc.cc:485:replace_alu$5113
  creating $alu cell for $flatten\P1.$verific$sub_767$b17.vhd:589$1128: $auto$alumacc.cc:485:replace_alu$5116
  creating $alu cell for $flatten\P1.$verific$unary_minus_287$b17.vhd:320$918: $auto$alumacc.cc:485:replace_alu$5119
  creating $alu cell for $flatten\P1.$verific$unary_minus_464$b17.vhd:414$989: $auto$alumacc.cc:485:replace_alu$5122
  creating $alu cell for $flatten\P1.$verific$unary_minus_756$b17.vhd:580$1117: $auto$alumacc.cc:485:replace_alu$5125
  creating $alu cell for $flatten\P2.$verific$add_113$b17.vhd:197$783: $auto$alumacc.cc:485:replace_alu$5128
  creating $alu cell for $flatten\P2.$verific$add_210$b17.vhd:306$841: $auto$alumacc.cc:485:replace_alu$5131
  creating $alu cell for $flatten\P2.$verific$add_230$b17.vhd:309$861: $auto$alumacc.cc:485:replace_alu$5134
  creating $alu cell for $flatten\P2.$verific$add_235$b17.vhd:311$865: $auto$alumacc.cc:485:replace_alu$5137
  creating $alu cell for $flatten\P2.$verific$add_254$b17.vhd:312$887: $auto$alumacc.cc:485:replace_alu$5140
  creating $alu cell for $flatten\P2.$verific$add_259$b17.vhd:313$891: $auto$alumacc.cc:485:replace_alu$5143
  creating $alu cell for $flatten\P2.$verific$add_278$b17.vhd:314$912: $auto$alumacc.cc:485:replace_alu$5146
  creating $alu cell for $flatten\P2.$verific$add_28$b17.vhd:125$733: $auto$alumacc.cc:485:replace_alu$5149
  creating $alu cell for $flatten\P2.$verific$add_281$b17.vhd:315$913: $auto$alumacc.cc:485:replace_alu$5152
  creating $alu cell for $flatten\P2.$verific$add_284$b17.vhd:318$915: $auto$alumacc.cc:485:replace_alu$5155
  creating $alu cell for $flatten\P2.$verific$add_360$b17.vhd:344$943: $auto$alumacc.cc:485:replace_alu$5158
  creating $alu cell for $flatten\P2.$verific$add_362$b17.vhd:345$945: $auto$alumacc.cc:485:replace_alu$5161
  creating $alu cell for $flatten\P2.$verific$add_383$b17.vhd:360$954: $auto$alumacc.cc:485:replace_alu$5164
  creating $alu cell for $flatten\P2.$verific$add_387$b17.vhd:360$955: $auto$alumacc.cc:485:replace_alu$5167
  creating $alu cell for $flatten\P2.$verific$add_399$b17.vhd:371$963: $auto$alumacc.cc:485:replace_alu$5170
  creating $alu cell for $flatten\P2.$verific$add_403$b17.vhd:371$964: $auto$alumacc.cc:485:replace_alu$5173
  creating $alu cell for $flatten\P2.$verific$add_422$b17.vhd:391$969: $auto$alumacc.cc:485:replace_alu$5176
  creating $alu cell for $flatten\P2.$verific$add_424$b17.vhd:391$972: $auto$alumacc.cc:485:replace_alu$5179
  creating $alu cell for $flatten\P2.$verific$add_426$b17.vhd:391$975: $auto$alumacc.cc:485:replace_alu$5182
  creating $alu cell for $flatten\P2.$verific$add_427$b17.vhd:391$976: $auto$alumacc.cc:485:replace_alu$5185
  creating $alu cell for $flatten\P2.$verific$add_435$b17.vhd:395$979: $auto$alumacc.cc:485:replace_alu$5188
  creating $alu cell for $flatten\P2.$verific$add_477$b17.vhd:430$994: $auto$alumacc.cc:485:replace_alu$5191
  creating $alu cell for $flatten\P2.$verific$add_522$b17.vhd:457$1027: $auto$alumacc.cc:485:replace_alu$5194
  creating $alu cell for $flatten\P2.$verific$add_681$b17.vhd:546$1061: $auto$alumacc.cc:485:replace_alu$5197
  creating $alu cell for $flatten\P2.$verific$add_689$b17.vhd:552$1063: $auto$alumacc.cc:485:replace_alu$5200
  creating $alu cell for $flatten\P2.$verific$add_760$b17.vhd:586$1123: $auto$alumacc.cc:485:replace_alu$5203
  creating $alu cell for $flatten\P2.$verific$sub_369$b17.vhd:355$947: $auto$alumacc.cc:485:replace_alu$5206
  creating $alu cell for $flatten\P2.$verific$sub_378$b17.vhd:357$951: $auto$alumacc.cc:485:replace_alu$5209
  creating $alu cell for $flatten\P2.$verific$sub_379$b17.vhd:357$952: $auto$alumacc.cc:485:replace_alu$5212
  creating $alu cell for $flatten\P2.$verific$sub_744$b17.vhd:563$1107: $auto$alumacc.cc:485:replace_alu$5215
  creating $alu cell for $flatten\P2.$verific$sub_767$b17.vhd:589$1128: $auto$alumacc.cc:485:replace_alu$5218
  creating $alu cell for $flatten\P2.$verific$unary_minus_287$b17.vhd:320$918: $auto$alumacc.cc:485:replace_alu$5221
  creating $alu cell for $flatten\P2.$verific$unary_minus_464$b17.vhd:414$989: $auto$alumacc.cc:485:replace_alu$5224
  creating $alu cell for $flatten\P2.$verific$unary_minus_756$b17.vhd:580$1117: $auto$alumacc.cc:485:replace_alu$5227
  creating $alu cell for $flatten\P3.$verific$add_113$b17.vhd:197$783: $auto$alumacc.cc:485:replace_alu$5230
  creating $alu cell for $flatten\P3.$verific$add_210$b17.vhd:306$841: $auto$alumacc.cc:485:replace_alu$5233
  creating $alu cell for $flatten\P3.$verific$add_230$b17.vhd:309$861: $auto$alumacc.cc:485:replace_alu$5236
  creating $alu cell for $flatten\P3.$verific$add_254$b17.vhd:312$887: $auto$alumacc.cc:485:replace_alu$5239
  creating $alu cell for $flatten\P3.$verific$add_278$b17.vhd:314$912: $auto$alumacc.cc:485:replace_alu$5242
  creating $alu cell for $flatten\P3.$verific$add_28$b17.vhd:125$733: $auto$alumacc.cc:485:replace_alu$5245
  creating $alu cell for $flatten\P3.$verific$add_281$b17.vhd:315$913: $auto$alumacc.cc:485:replace_alu$5248
  creating $alu cell for $flatten\P3.$verific$add_284$b17.vhd:318$915: $auto$alumacc.cc:485:replace_alu$5251
  creating $alu cell for $flatten\P3.$verific$add_360$b17.vhd:344$943: $auto$alumacc.cc:485:replace_alu$5254
  creating $alu cell for $flatten\P3.$verific$add_362$b17.vhd:345$945: $auto$alumacc.cc:485:replace_alu$5257
  creating $alu cell for $flatten\P3.$verific$add_383$b17.vhd:360$954: $auto$alumacc.cc:485:replace_alu$5260
  creating $alu cell for $flatten\P3.$verific$add_387$b17.vhd:360$955: $auto$alumacc.cc:485:replace_alu$5263
  creating $alu cell for $flatten\P3.$verific$add_399$b17.vhd:371$963: $auto$alumacc.cc:485:replace_alu$5266
  creating $alu cell for $flatten\P3.$verific$add_403$b17.vhd:371$964: $auto$alumacc.cc:485:replace_alu$5269
  creating $alu cell for $flatten\P3.$verific$add_422$b17.vhd:391$969: $auto$alumacc.cc:485:replace_alu$5272
  creating $alu cell for $flatten\P3.$verific$add_424$b17.vhd:391$972: $auto$alumacc.cc:485:replace_alu$5275
  creating $alu cell for $flatten\P3.$verific$add_426$b17.vhd:391$975: $auto$alumacc.cc:485:replace_alu$5278
  creating $alu cell for $flatten\P3.$verific$add_427$b17.vhd:391$976: $auto$alumacc.cc:485:replace_alu$5281
  creating $alu cell for $flatten\P3.$verific$add_435$b17.vhd:395$979: $auto$alumacc.cc:485:replace_alu$5284
  creating $alu cell for $flatten\P3.$verific$add_477$b17.vhd:430$994: $auto$alumacc.cc:485:replace_alu$5287
  creating $alu cell for $flatten\P3.$verific$add_522$b17.vhd:457$1027: $auto$alumacc.cc:485:replace_alu$5290
  creating $alu cell for $flatten\P3.$verific$add_681$b17.vhd:546$1061: $auto$alumacc.cc:485:replace_alu$5293
  creating $alu cell for $flatten\P3.$verific$add_689$b17.vhd:552$1063: $auto$alumacc.cc:485:replace_alu$5296
  creating $alu cell for $flatten\P3.$verific$add_760$b17.vhd:586$1123: $auto$alumacc.cc:485:replace_alu$5299
  creating $alu cell for $flatten\P3.$verific$sub_369$b17.vhd:355$947: $auto$alumacc.cc:485:replace_alu$5302
  creating $alu cell for $flatten\P3.$verific$sub_378$b17.vhd:357$951: $auto$alumacc.cc:485:replace_alu$5305
  creating $alu cell for $flatten\P3.$verific$sub_379$b17.vhd:357$952: $auto$alumacc.cc:485:replace_alu$5308
  creating $alu cell for $flatten\P3.$verific$sub_744$b17.vhd:563$1107: $auto$alumacc.cc:485:replace_alu$5311
  creating $alu cell for $flatten\P3.$verific$sub_767$b17.vhd:589$1128: $auto$alumacc.cc:485:replace_alu$5314
  creating $alu cell for $flatten\P3.$verific$unary_minus_287$b17.vhd:320$918: $auto$alumacc.cc:485:replace_alu$5317
  creating $alu cell for $flatten\P3.$verific$unary_minus_464$b17.vhd:414$989: $auto$alumacc.cc:485:replace_alu$5320
  creating $alu cell for $flatten\P3.$verific$unary_minus_756$b17.vhd:580$1117: $auto$alumacc.cc:485:replace_alu$5323
  created 138 $alu and 0 $macc cells.

yosys> opt_expr

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~27 debug messages>

yosys> opt_merge -nomux

3.25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.26. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~284 debug messages>

yosys> opt_reduce

3.27. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.28. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_share

3.29. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe -nosdff

3.30. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.31. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 17 unused cells and 67 unused wires.
<suppressed ~20 debug messages>

yosys> opt_expr

3.32. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

yosys> opt_muxtree

3.33. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~284 debug messages>

yosys> opt_reduce

3.34. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.35. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_share

3.36. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe -nosdff

3.37. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..

yosys> opt_expr

3.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
MAX OPT ITERATION = 2

yosys> stat

3.40. Printing statistics.

=== b17 ===

   Number of wires:               2489
   Number of wire bits:          36752
   Number of public wires:         199
   Number of public wire bits:    1930
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2621
     $adff                          10
     $adffe                        140
     $alu                          136
     $and                           87
     $eq                            66
     $logic_not                      6
     $mux                         1586
     $ne                           201
     $not                           70
     $or                            32
     $pmux                          51
     $reduce_and                   134
     $reduce_bool                   13
     $reduce_or                     77
     $shl                           12


yosys> memory -nomap

3.41. Executing MEMORY pass.

yosys> opt_mem

3.41.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.41.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.41.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_bmux2rom

3.41.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.41.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.41.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..

yosys> memory_share

3.41.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.41.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.41.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..

yosys> memory_collect

3.41.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.42. Printing statistics.

=== b17 ===

   Number of wires:               2489
   Number of wire bits:          36752
   Number of public wires:         199
   Number of public wire bits:    1930
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2621
     $adff                          10
     $adffe                        140
     $alu                          136
     $and                           87
     $eq                            66
     $logic_not                      6
     $mux                         1586
     $ne                           201
     $not                           70
     $or                            32
     $pmux                          51
     $reduce_and                   134
     $reduce_bool                   13
     $reduce_or                     77
     $shl                           12


yosys> muxpack

3.43. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~1293 debug messages>

yosys> opt_clean

3.44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..

yosys> pmuxtree

3.45. Executing PMUXTREE pass.

yosys> muxpack

3.46. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5962 ... b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5964 to a pmux with 2 cases.
Converting b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5936 ... b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5938 to a pmux with 2 cases.
Converting b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5814 ... b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5816 to a pmux with 2 cases.
Converting b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5800 ... b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5802 to a pmux with 2 cases.
Converting b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5728 ... b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5730 to a pmux with 2 cases.
Converting b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5702 ... b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5704 to a pmux with 2 cases.
Converting b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5580 ... b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5582 to a pmux with 2 cases.
Converting b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5566 ... b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5568 to a pmux with 2 cases.
Converting b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5494 ... b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5496 to a pmux with 2 cases.
Converting b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5468 ... b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5470 to a pmux with 2 cases.
Converting b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5346 ... b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5348 to a pmux with 2 cases.
Converting b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5332 ... b17.$auto$pmuxtree.cc:65:recursive_mux_generator$5334 to a pmux with 2 cases.
Converted 24 (p)mux cells into 12 pmux cells.
<suppressed ~1461 debug messages>

yosys> memory_map

3.47. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> stat

3.48. Printing statistics.

=== b17 ===

   Number of wires:               2840
   Number of wire bits:          39812
   Number of public wires:         199
   Number of public wire bits:    1930
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2909
     $adff                          10
     $adffe                        140
     $alu                          136
     $and                           87
     $eq                            66
     $logic_not                      6
     $mux                         1754
     $ne                           201
     $not                          121
     $or                            80
     $pmux                          12
     $reduce_and                   134
     $reduce_bool                   13
     $reduce_or                    137
     $shl                           12


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.49. Executing TECHMAP pass (map to technology primitives).

3.49.1. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.49.2. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.49.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $or.
Using template $paramod$403d07c18de10cda2ac652a859c56aea81aaf9b5\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$ebf89ea36a793f0f77858f212141d47c833068ad\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$constmap:0c58e37f7f9ab9c08bb604a660a738f4cdfdf6a8$paramod$0c53878c2ab6a84f047b5c15f705bf752551700e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$788c3d57e5abb3a3f89aea6d4acd665be37f4e9b\_90_alu for cells of type $alu.
Using template $paramod$e891e6b399cf52748460a311fafe476815d24bd7\_90_alu for cells of type $alu.
Using template $paramod$b85fbb3374a1d9ba7ee4f4d6323c30f939df3ada\_90_alu for cells of type $alu.
Using template $paramod$e04283ca12514baf3d204c6994bec8f178dd89f8\_90_alu for cells of type $alu.
Using template $paramod$dfca81329cbbac01700318224209a5f2318c7128\_90_alu for cells of type $alu.
Using template $paramod$83dd457849c736323edf2edb15923eb27f99c683\_90_alu for cells of type $alu.
Using template $paramod$653d0dc5a667330298513325d0bd1def0e6c1128\_90_alu for cells of type $alu.
Using template $paramod$354e377aaa263356a1a43d04ca847f8b92483a2a\_80_rs_alu for cells of type $alu.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_90_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_90_alu for cells of type $alu.
Using template $paramod$943564b9366bbc392bf4bbc801aa0a2d7742a4e0\_90_alu for cells of type $alu.
Using template $paramod$2c4d537db249d5ee7774cabca037a7502075cb7a\_80_rs_alu for cells of type $alu.
Using template $paramod$076c9a7a3f037230073fe14dd4865d470cb48917\_90_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$f85408ed1aa3d09e465edae8a7bf590332ae9f7b\_90_alu for cells of type $alu.
Using template $paramod$a2af9b43308e3114c3b5dd3f4dc3329b2387395d\_90_alu for cells of type $alu.
Using template $paramod$bfceb922395790c0ce92e9f9b5b428d4fc72cc30\_90_alu for cells of type $alu.
Using template $paramod$1a3a0c35c4a4896fbfd612699525c057298e72d2\_90_alu for cells of type $alu.
Using template $paramod$3b7577489eb4433b1d5620cab7f3794743dee5ea\_90_alu for cells of type $alu.
Using template $paramod$b3c20b05d9b1fc2c940ef2f6c917486aead042e8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$4ccbe221165818e15f326ddee3d1183c7924e12f\_90_alu for cells of type $alu.
Using template $paramod$79fc87901d7fd8aaad689b5406671422f5fa25b9\_80_rs_alu for cells of type $alu.
Using template $paramod$63a3f1ffa662be02d3403b533885c56d18ebe02a\_80_rs_alu for cells of type $alu.
Using template $paramod$d1615bf4e5e328245ffd1550e5fe105901cda77b\_90_alu for cells of type $alu.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011110 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
No more expansions possible.
<suppressed ~14648 debug messages>

yosys> stat

3.50. Printing statistics.

=== b17 ===

   Number of wires:              13620
   Number of wire bits:         241617
   Number of public wires:         199
   Number of public wire bits:    1930
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              43246
     $_AND_                       6668
     $_DFFE_PP0P_                 1289
     $_DFF_PP0_                     25
     $_MUX_                      21491
     $_NOT_                       2492
     $_OR_                        5047
     $_XOR_                       5574
     adder_carry                   660


yosys> opt_expr

3.51. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~13610 debug messages>

yosys> opt_merge -nomux

3.52. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
<suppressed ~14064 debug messages>
Removed a total of 4688 cells.

yosys> opt_muxtree

3.53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.54. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_share

3.56. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe -nosdff

3.57. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 1967 unused cells and 9986 unused wires.
<suppressed ~1968 debug messages>

yosys> opt_expr

3.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~495 debug messages>

yosys> opt_muxtree

3.60. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.61. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_share

3.63. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe -nosdff

3.64. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 3 unused cells and 128 unused wires.
<suppressed ~4 debug messages>

yosys> opt_expr

3.66. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

yosys> opt_muxtree

3.67. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.68. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_share

3.70. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe -nosdff

3.71. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..

yosys> opt_expr

3.73. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
MAX OPT ITERATION = 3

yosys> opt -nodffe -fast -full -nosdff

3.74. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.74.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~9180 debug messages>

yosys> opt_merge

3.74.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
<suppressed ~108 debug messages>
Removed a total of 36 cells.

yosys> opt_dff -nodffe -nosdff

3.74.3. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.74.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 0 unused cells and 436 unused wires.
<suppressed ~1 debug messages>

3.74.5. Finished fast OPT passes.

yosys> techmap -map +/techmap.v

3.75. Executing TECHMAP pass (map to technology primitives).

3.75.1. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.75.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt -nodffe -sat -nosdff

3.76. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.76.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

yosys> opt_merge -nomux

3.76.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.76.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.76.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.76.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -sat -nosdff

3.76.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.76.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..

yosys> opt_expr

3.76.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

3.76.9. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.77. Executing ABC pass (technology mapping using ABC).

3.77.1. Summary of detected clock domains:
  79 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2763, arst=\reset, srst={ }
  606 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2826, arst=\reset, srst={ }
  79 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4211, arst=\reset, srst={ }
  608 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4274, arst=\reset, srst={ }
  54 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2285, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3803, arst=\reset, srst={ }
  11 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3820, arst=\reset, srst={ }
  154 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3839, arst=\reset, srst={ }
  132 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3881, arst=\reset, srst={ }
  38 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3939, arst=\reset, srst={ }
  23 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3956, arst=\reset, srst={ }
  37 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3973, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3990, arst=\reset, srst={ }
  37 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4007, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4024, arst=\reset, srst={ }
  37 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4041, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4058, arst=\reset, srst={ }
  37 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4075, arst=\reset, srst={ }
  37 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4092, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4109, arst=\reset, srst={ }
  37 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4126, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4143, arst=\reset, srst={ }
  37 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4160, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4177, arst=\reset, srst={ }
  39 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4194, arst=\reset, srst={ }
  357 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3498, arst=\reset, srst={ }
  31 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4249, arst=\reset, srst={ }
  46 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3922, arst=\reset, srst={ }
  14 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4296, arst=\reset, srst={ }
  547 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4316, arst=\reset, srst={ }
  440 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4339, arst=\reset, srst={ }
  184 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4360, arst=\reset, srst={ }
  3 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4391, arst=\reset, srst={ }
  12 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4408, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:194:make_patterns_logic$4411, arst=\reset, srst={ }
  15 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3775, arst=\reset, srst={ }
  90 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4427, arst=\reset, srst={ }
  4 cells in clk=\clock, en=$auto$opt_dff.cc:194:make_patterns_logic$4421, arst=\reset, srst={ }
  620 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3786, arst=\reset, srst={ }
  14 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2452, arst=\reset, srst={ }
  262 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2469, arst=\reset, srst={ }
  436 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3032, arst=\reset, srst={ }
  217 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2308, arst=\reset, srst={ }
  50 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2321, arst=\reset, srst={ }
  212 cells in clk=\clock, en=$auto$opt_dff.cc:194:make_patterns_logic$2258, arst=\reset, srst={ }
  63 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3045, arst=\reset, srst={ }
  13 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3176, arst=\reset, srst={ }
  231 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3193, arst=\reset, srst={ }
  557 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3062, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3079, arst=\reset, srst={ }
  13 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3096, arst=\reset, srst={ }
  157 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3115, arst=\reset, srst={ }
  131 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3157, arst=\reset, srst={ }
  22 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3215, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3232, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3249, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3266, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3283, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3300, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3317, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3334, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3351, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3368, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3385, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3402, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3419, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3436, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3453, arst=\reset, srst={ }
  36 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3470, arst=\reset, srst={ }
  353 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2774, arst=\reset, srst={ }
  33 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3525, arst=\reset, srst={ }
  40 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3198, arst=\reset, srst={ }
  5 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3572, arst=\reset, srst={ }
  552 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3592, arst=\reset, srst={ }
  430 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3615, arst=\reset, srst={ }
  152 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3636, arst=\reset, srst={ }
  3 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3667, arst=\reset, srst={ }
  12 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3684, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:194:make_patterns_logic$3687, arst=\reset, srst={ }
  19 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3051, arst=\reset, srst={ }
  125 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3703, arst=\reset, srst={ }
  4 cells in clk=\clock, en=$auto$opt_dff.cc:194:make_patterns_logic$3697, arst=\reset, srst={ }
  15 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3733, arst=\reset, srst={ }
  415 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3550, arst=\reset, srst={ }
  73 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3487, arst=\reset, srst={ }
  224 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$4222, arst=\reset, srst={ }
  267 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2338, arst=\reset, srst={ }
  23 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2355, arst=\reset, srst={ }
  10 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2372, arst=\reset, srst={ }
  141 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2391, arst=\reset, srst={ }
  96 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2433, arst=\reset, srst={ }
  4206 cells in clk=\clock, en={ }, arst=\reset, srst={ }
  22 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2491, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2508, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2525, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2542, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2559, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2576, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2593, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2610, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2627, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2644, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2661, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2678, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2695, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2712, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2729, arst=\reset, srst={ }
  39 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2746, arst=\reset, srst={ }
  552 cells in clk=\clock, en=$verific$n277$31, arst=\reset, srst={ }
  39 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2801, arst=\reset, srst={ }
  40 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2474, arst=\reset, srst={ }
  8 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2848, arst=\reset, srst={ }
  552 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2868, arst=\reset, srst={ }
  381 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2891, arst=\reset, srst={ }
  155 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2912, arst=\reset, srst={ }
  3 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2943, arst=\reset, srst={ }
  9 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2960, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$auto$opt_dff.cc:194:make_patterns_logic$2963, arst=\reset, srst={ }
  12 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2327, arst=\reset, srst={ }
  33 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$2979, arst=\reset, srst={ }
  4 cells in clk=\clock, en=$auto$opt_dff.cc:194:make_patterns_logic$2973, arst=\reset, srst={ }
  16 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3009, arst=\reset, srst={ }
  186 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3756, arst=\reset, srst={ }
  46 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3769, arst=\reset, srst={ }
  10 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3900, arst=\reset, srst={ }
  201 cells in clk=\clock, en=$auto$opt_dff.cc:219:make_patterns_logic$3917, arst=\reset, srst={ }

3.77.2. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2763, asynchronously reset by \reset
Extracted 79 gates and 106 wires to a netlist network with 26 inputs and 50 outputs.

3.77.2.1. Executing ABC.

3.77.3. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2826, asynchronously reset by \reset
Extracted 606 gates and 723 wires to a netlist network with 117 inputs and 99 outputs.

3.77.3.1. Executing ABC.

3.77.4. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4211, asynchronously reset by \reset
Extracted 79 gates and 106 wires to a netlist network with 26 inputs and 50 outputs.

3.77.4.1. Executing ABC.

3.77.5. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4274, asynchronously reset by \reset
Extracted 608 gates and 724 wires to a netlist network with 116 inputs and 99 outputs.

3.77.5.1. Executing ABC.

3.77.6. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2285, asynchronously reset by \reset
Extracted 48 gates and 84 wires to a netlist network with 34 inputs and 19 outputs.

3.77.6.1. Executing ABC.

3.77.7. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3803, asynchronously reset by \reset
Extracted 20 gates and 39 wires to a netlist network with 18 inputs and 12 outputs.

3.77.7.1. Executing ABC.

3.77.8. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3820, asynchronously reset by \reset
Extracted 11 gates and 23 wires to a netlist network with 10 inputs and 5 outputs.

3.77.8.1. Executing ABC.

3.77.9. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3839, asynchronously reset by \reset
Extracted 154 gates and 238 wires to a netlist network with 83 inputs and 38 outputs.

3.77.9.1. Executing ABC.

3.77.10. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3881, asynchronously reset by \reset
Extracted 126 gates and 220 wires to a netlist network with 93 inputs and 16 outputs.

3.77.10.1. Executing ABC.

3.77.11. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3939, asynchronously reset by \reset
Extracted 38 gates and 70 wires to a netlist network with 32 inputs and 25 outputs.

3.77.11.1. Executing ABC.

3.77.12. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3956, asynchronously reset by \reset
Extracted 23 gates and 47 wires to a netlist network with 24 inputs and 19 outputs.

3.77.12.1. Executing ABC.

3.77.13. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3973, asynchronously reset by \reset
Extracted 37 gates and 68 wires to a netlist network with 31 inputs and 25 outputs.

3.77.13.1. Executing ABC.

3.77.14. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3990, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.77.14.1. Executing ABC.

3.77.15. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4007, asynchronously reset by \reset
Extracted 37 gates and 68 wires to a netlist network with 31 inputs and 25 outputs.

3.77.15.1. Executing ABC.

3.77.16. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4024, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.77.16.1. Executing ABC.

3.77.17. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4041, asynchronously reset by \reset
Extracted 37 gates and 68 wires to a netlist network with 31 inputs and 25 outputs.

3.77.17.1. Executing ABC.

3.77.18. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4058, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.77.18.1. Executing ABC.

3.77.19. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4075, asynchronously reset by \reset
Extracted 37 gates and 68 wires to a netlist network with 31 inputs and 25 outputs.

3.77.19.1. Executing ABC.

3.77.20. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4092, asynchronously reset by \reset
Extracted 37 gates and 68 wires to a netlist network with 31 inputs and 25 outputs.

3.77.20.1. Executing ABC.

3.77.21. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4109, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.77.21.1. Executing ABC.

3.77.22. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4126, asynchronously reset by \reset
Extracted 37 gates and 68 wires to a netlist network with 31 inputs and 25 outputs.

3.77.22.1. Executing ABC.

3.77.23. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4143, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.77.23.1. Executing ABC.

3.77.24. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4160, asynchronously reset by \reset
Extracted 37 gates and 68 wires to a netlist network with 31 inputs and 25 outputs.

3.77.24.1. Executing ABC.

3.77.25. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4177, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.77.25.1. Executing ABC.

3.77.26. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4194, asynchronously reset by \reset
Extracted 39 gates and 69 wires to a netlist network with 29 inputs and 34 outputs.

3.77.26.1. Executing ABC.

3.77.27. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3498, asynchronously reset by \reset
Extracted 357 gates and 533 wires to a netlist network with 175 inputs and 185 outputs.

3.77.27.1. Executing ABC.

3.77.28. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4249, asynchronously reset by \reset
Extracted 31 gates and 61 wires to a netlist network with 29 inputs and 11 outputs.

3.77.28.1. Executing ABC.

3.77.29. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3922, asynchronously reset by \reset
Extracted 46 gates and 74 wires to a netlist network with 26 inputs and 12 outputs.

3.77.29.1. Executing ABC.

3.77.30. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4296, asynchronously reset by \reset
Extracted 14 gates and 25 wires to a netlist network with 11 inputs and 4 outputs.

3.77.30.1. Executing ABC.

3.77.31. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4316, asynchronously reset by \reset
Extracted 515 gates and 728 wires to a netlist network with 212 inputs and 155 outputs.

3.77.31.1. Executing ABC.

3.77.32. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4339, asynchronously reset by \reset
Extracted 440 gates and 545 wires to a netlist network with 104 inputs and 81 outputs.

3.77.32.1. Executing ABC.

3.77.33. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4360, asynchronously reset by \reset
Extracted 184 gates and 262 wires to a netlist network with 78 inputs and 34 outputs.

3.77.33.1. Executing ABC.

3.77.34. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4391, asynchronously reset by \reset
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs.

3.77.34.1. Executing ABC.

3.77.35. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4408, asynchronously reset by \reset
Extracted 12 gates and 23 wires to a netlist network with 11 inputs and 3 outputs.

3.77.35.1. Executing ABC.

3.77.36. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:194:make_patterns_logic$4411, asynchronously reset by \reset
Extracted 21 gates and 33 wires to a netlist network with 11 inputs and 5 outputs.

3.77.36.1. Executing ABC.

3.77.37. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3775, asynchronously reset by \reset
Extracted 15 gates and 26 wires to a netlist network with 11 inputs and 4 outputs.

3.77.37.1. Executing ABC.

3.77.38. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4427, asynchronously reset by \reset
Extracted 90 gates and 124 wires to a netlist network with 34 inputs and 74 outputs.

3.77.38.1. Executing ABC.

3.77.39. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:194:make_patterns_logic$4421, asynchronously reset by \reset
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 4 outputs.

3.77.39.1. Executing ABC.

3.77.40. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3786, asynchronously reset by \reset
Extracted 620 gates and 962 wires to a netlist network with 341 inputs and 236 outputs.

3.77.40.1. Executing ABC.

3.77.41. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2452, asynchronously reset by \reset
Extracted 13 gates and 27 wires to a netlist network with 14 inputs and 9 outputs.

3.77.41.1. Executing ABC.

3.77.42. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2469, asynchronously reset by \reset
Extracted 262 gates and 367 wires to a netlist network with 105 inputs and 96 outputs.

3.77.42.1. Executing ABC.

3.77.43. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3032, asynchronously reset by \reset
Extracted 380 gates and 682 wires to a netlist network with 300 inputs and 137 outputs.

3.77.43.1. Executing ABC.

3.77.44. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2308, asynchronously reset by \reset
Extracted 161 gates and 241 wires to a netlist network with 78 inputs and 104 outputs.

3.77.44.1. Executing ABC.

3.77.45. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2321, asynchronously reset by \reset
Extracted 50 gates and 96 wires to a netlist network with 45 inputs and 23 outputs.

3.77.45.1. Executing ABC.

3.77.46. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:194:make_patterns_logic$2258, asynchronously reset by \reset
Extracted 212 gates and 396 wires to a netlist network with 184 inputs and 68 outputs.

3.77.46.1. Executing ABC.

3.77.47. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3045, asynchronously reset by \reset
Extracted 63 gates and 119 wires to a netlist network with 55 inputs and 28 outputs.

3.77.47.1. Executing ABC.

3.77.48. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3176, asynchronously reset by \reset
Extracted 12 gates and 24 wires to a netlist network with 12 inputs and 7 outputs.

3.77.48.1. Executing ABC.

3.77.49. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3193, asynchronously reset by \reset
Extracted 231 gates and 304 wires to a netlist network with 73 inputs and 95 outputs.

3.77.49.1. Executing ABC.

3.77.50. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3062, asynchronously reset by \reset
Extracted 557 gates and 880 wires to a netlist network with 322 inputs and 235 outputs.

3.77.50.1. Executing ABC.

3.77.51. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3079, asynchronously reset by \reset
Extracted 21 gates and 41 wires to a netlist network with 19 inputs and 13 outputs.

3.77.51.1. Executing ABC.

3.77.52. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3096, asynchronously reset by \reset
Extracted 13 gates and 27 wires to a netlist network with 12 inputs and 6 outputs.

3.77.52.1. Executing ABC.

3.77.53. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3115, asynchronously reset by \reset
Extracted 157 gates and 242 wires to a netlist network with 84 inputs and 39 outputs.

3.77.53.1. Executing ABC.

3.77.54. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3157, asynchronously reset by \reset
Extracted 123 gates and 214 wires to a netlist network with 90 inputs and 16 outputs.

3.77.54.1. Executing ABC.

3.77.55. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3215, asynchronously reset by \reset
Extracted 22 gates and 45 wires to a netlist network with 23 inputs and 17 outputs.

3.77.55.1. Executing ABC.

3.77.56. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3232, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.77.56.1. Executing ABC.

3.77.57. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3249, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.77.57.1. Executing ABC.

3.77.58. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3266, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.77.58.1. Executing ABC.

3.77.59. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3283, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.77.59.1. Executing ABC.

3.77.60. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3300, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.77.60.1. Executing ABC.

3.77.61. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3317, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.77.61.1. Executing ABC.

3.77.62. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3334, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.77.62.1. Executing ABC.

3.77.63. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3351, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.77.63.1. Executing ABC.

3.77.64. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3368, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.77.64.1. Executing ABC.

3.77.65. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3385, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.77.65.1. Executing ABC.

3.77.66. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3402, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.77.66.1. Executing ABC.

3.77.67. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3419, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.77.67.1. Executing ABC.

3.77.68. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3436, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.77.68.1. Executing ABC.

3.77.69. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3453, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.77.69.1. Executing ABC.

3.77.70. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3470, asynchronously reset by \reset
Extracted 36 gates and 64 wires to a netlist network with 27 inputs and 31 outputs.

3.77.70.1. Executing ABC.

3.77.71. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2774, asynchronously reset by \reset
Extracted 353 gates and 520 wires to a netlist network with 166 inputs and 175 outputs.

3.77.71.1. Executing ABC.

3.77.72. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3525, asynchronously reset by \reset
Extracted 33 gates and 59 wires to a netlist network with 25 inputs and 15 outputs.

3.77.72.1. Executing ABC.

3.77.73. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3198, asynchronously reset by \reset
Extracted 40 gates and 60 wires to a netlist network with 19 inputs and 7 outputs.

3.77.73.1. Executing ABC.

3.77.74. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3572, asynchronously reset by \reset
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 2 outputs.

3.77.74.1. Executing ABC.

3.77.75. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3592, asynchronously reset by \reset
Extracted 520 gates and 734 wires to a netlist network with 213 inputs and 154 outputs.

3.77.75.1. Executing ABC.

3.77.76. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3615, asynchronously reset by \reset
Extracted 430 gates and 533 wires to a netlist network with 102 inputs and 73 outputs.

3.77.76.1. Executing ABC.

3.77.77. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3636, asynchronously reset by \reset
Extracted 152 gates and 195 wires to a netlist network with 43 inputs and 35 outputs.

3.77.77.1. Executing ABC.

3.77.78. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3667, asynchronously reset by \reset
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs.

3.77.78.1. Executing ABC.

3.77.79. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3684, asynchronously reset by \reset
Extracted 12 gates and 24 wires to a netlist network with 12 inputs and 6 outputs.

3.77.79.1. Executing ABC.

3.77.80. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:194:make_patterns_logic$3687, asynchronously reset by \reset
Extracted 20 gates and 31 wires to a netlist network with 10 inputs and 6 outputs.

3.77.80.1. Executing ABC.

3.77.81. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3051, asynchronously reset by \reset
Extracted 19 gates and 31 wires to a netlist network with 12 inputs and 5 outputs.

3.77.81.1. Executing ABC.

3.77.82. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3703, asynchronously reset by \reset
Extracted 125 gates and 192 wires to a netlist network with 67 inputs and 74 outputs.

3.77.82.1. Executing ABC.

3.77.83. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:194:make_patterns_logic$3697, asynchronously reset by \reset
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 4 outputs.

3.77.83.1. Executing ABC.

3.77.84. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3733, asynchronously reset by \reset
Extracted 15 gates and 28 wires to a netlist network with 12 inputs and 8 outputs.

3.77.84.1. Executing ABC.

3.77.85. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3550, asynchronously reset by \reset
Extracted 415 gates and 463 wires to a netlist network with 48 inputs and 128 outputs.

3.77.85.1. Executing ABC.

3.77.86. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3487, asynchronously reset by \reset
Extracted 73 gates and 94 wires to a netlist network with 20 inputs and 51 outputs.

3.77.86.1. Executing ABC.

3.77.87. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4222, asynchronously reset by \reset
Extracted 224 gates and 332 wires to a netlist network with 108 inputs and 117 outputs.

3.77.87.1. Executing ABC.

3.77.88. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2338, asynchronously reset by \reset
Extracted 267 gates and 717 wires to a netlist network with 449 inputs and 239 outputs.

3.77.88.1. Executing ABC.

3.77.89. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2355, asynchronously reset by \reset
Extracted 23 gates and 41 wires to a netlist network with 17 inputs and 15 outputs.

3.77.89.1. Executing ABC.

3.77.90. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2372, asynchronously reset by \reset
Extracted 10 gates and 23 wires to a netlist network with 11 inputs and 4 outputs.

3.77.90.1. Executing ABC.

3.77.91. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2391, asynchronously reset by \reset
Extracted 141 gates and 226 wires to a netlist network with 84 inputs and 38 outputs.

3.77.91.1. Executing ABC.

3.77.92. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2433, asynchronously reset by \reset
Extracted 94 gates and 163 wires to a netlist network with 69 inputs and 6 outputs.

3.77.92.1. Executing ABC.

3.77.93. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, asynchronously reset by \reset
Extracted 3841 gates and 6300 wires to a netlist network with 2457 inputs and 1488 outputs.

3.77.93.1. Executing ABC.

3.77.94. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2491, asynchronously reset by \reset
Extracted 22 gates and 45 wires to a netlist network with 23 inputs and 19 outputs.

3.77.94.1. Executing ABC.

3.77.95. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2508, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 17 outputs.

3.77.95.1. Executing ABC.

3.77.96. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2525, asynchronously reset by \reset
Extracted 20 gates and 41 wires to a netlist network with 21 inputs and 17 outputs.

3.77.96.1. Executing ABC.

3.77.97. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2542, asynchronously reset by \reset
Extracted 21 gates and 43 wires to a netlist network with 22 inputs and 18 outputs.

3.77.97.1. Executing ABC.

3.77.98. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2559, asynchronously reset by \reset
Extracted 20 gates and 41 wires to a netlist network with 21 inputs and 17 outputs.

3.77.98.1. Executing ABC.

3.77.99. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2576, asynchronously reset by \reset
Extracted 20 gates and 41 wires to a netlist network with 21 inputs and 17 outputs.

3.77.99.1. Executing ABC.

3.77.100. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2593, asynchronously reset by \reset
Extracted 20 gates and 41 wires to a netlist network with 21 inputs and 17 outputs.

3.77.100.1. Executing ABC.

3.77.101. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2610, asynchronously reset by \reset
Extracted 20 gates and 41 wires to a netlist network with 21 inputs and 17 outputs.

3.77.101.1. Executing ABC.

3.77.102. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2627, asynchronously reset by \reset
Extracted 20 gates and 41 wires to a netlist network with 21 inputs and 17 outputs.

3.77.102.1. Executing ABC.

3.77.103. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2644, asynchronously reset by \reset
Extracted 20 gates and 41 wires to a netlist network with 21 inputs and 17 outputs.

3.77.103.1. Executing ABC.

3.77.104. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2661, asynchronously reset by \reset
Extracted 20 gates and 41 wires to a netlist network with 21 inputs and 17 outputs.

3.77.104.1. Executing ABC.

3.77.105. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2678, asynchronously reset by \reset
Extracted 20 gates and 41 wires to a netlist network with 21 inputs and 17 outputs.

3.77.105.1. Executing ABC.

3.77.106. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2695, asynchronously reset by \reset
Extracted 20 gates and 41 wires to a netlist network with 21 inputs and 17 outputs.

3.77.106.1. Executing ABC.

3.77.107. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2712, asynchronously reset by \reset
Extracted 20 gates and 41 wires to a netlist network with 21 inputs and 17 outputs.

3.77.107.1. Executing ABC.

3.77.108. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2729, asynchronously reset by \reset
Extracted 20 gates and 41 wires to a netlist network with 21 inputs and 17 outputs.

3.77.108.1. Executing ABC.

3.77.109. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2746, asynchronously reset by \reset
Extracted 39 gates and 69 wires to a netlist network with 29 inputs and 34 outputs.

3.77.109.1. Executing ABC.

3.77.110. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $verific$n277$31, asynchronously reset by \reset
Extracted 552 gates and 775 wires to a netlist network with 222 inputs and 382 outputs.

3.77.110.1. Executing ABC.

3.77.111. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2801, asynchronously reset by \reset
Extracted 39 gates and 72 wires to a netlist network with 32 inputs and 15 outputs.

3.77.111.1. Executing ABC.

3.77.112. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2474, asynchronously reset by \reset
Extracted 40 gates and 60 wires to a netlist network with 19 inputs and 7 outputs.

3.77.112.1. Executing ABC.

3.77.113. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2848, asynchronously reset by \reset
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 5 outputs.

3.77.113.1. Executing ABC.

3.77.114. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2868, asynchronously reset by \reset
Extracted 520 gates and 734 wires to a netlist network with 213 inputs and 154 outputs.

3.77.114.1. Executing ABC.

3.77.115. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2891, asynchronously reset by \reset
Extracted 381 gates and 502 wires to a netlist network with 120 inputs and 99 outputs.

3.77.115.1. Executing ABC.

3.77.116. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2912, asynchronously reset by \reset
Extracted 155 gates and 202 wires to a netlist network with 47 inputs and 34 outputs.

3.77.116.1. Executing ABC.

3.77.117. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2943, asynchronously reset by \reset
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs.

3.77.117.1. Executing ABC.

3.77.118. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2960, asynchronously reset by \reset
Extracted 9 gates and 18 wires to a netlist network with 9 inputs and 3 outputs.

3.77.118.1. Executing ABC.

3.77.119. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:194:make_patterns_logic$2963, asynchronously reset by \reset
Extracted 20 gates and 31 wires to a netlist network with 10 inputs and 6 outputs.

3.77.119.1. Executing ABC.

3.77.120. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2327, asynchronously reset by \reset
Extracted 12 gates and 21 wires to a netlist network with 9 inputs and 7 outputs.

3.77.120.1. Executing ABC.

3.77.121. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$2979, asynchronously reset by \reset
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 31 outputs.

3.77.121.1. Executing ABC.

3.77.122. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:194:make_patterns_logic$2973, asynchronously reset by \reset
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 4 outputs.

3.77.122.1. Executing ABC.

3.77.123. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3009, asynchronously reset by \reset
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 4 outputs.

3.77.123.1. Executing ABC.

3.77.124. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3756, asynchronously reset by \reset
Extracted 126 gates and 171 wires to a netlist network with 43 inputs and 73 outputs.

3.77.124.1. Executing ABC.

3.77.125. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3769, asynchronously reset by \reset
Extracted 46 gates and 78 wires to a netlist network with 31 inputs and 21 outputs.

3.77.125.1. Executing ABC.

3.77.126. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3900, asynchronously reset by \reset
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 6 outputs.

3.77.126.1. Executing ABC.

3.77.127. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3917, asynchronously reset by \reset
Extracted 201 gates and 243 wires to a netlist network with 42 inputs and 96 outputs.

3.77.127.1. Executing ABC.

yosys> abc -dff

3.78. Executing ABC pass (technology mapping using ABC).

3.78.1. Summary of detected clock domains:
  51 cells in clk=\clock, en=$abc$74026$auto$opt_dff.cc:219:make_patterns_logic$3769, arst=\reset, srst={ }
  17 cells in clk=\clock, en=$abc$57041$auto$opt_dff.cc:219:make_patterns_logic$3820, arst=\reset, srst={ }
  38 cells in clk=\clock, en=$abc$57196$auto$opt_dff.cc:219:make_patterns_logic$3881, arst=\reset, srst={ }
  78 cells in clk=\clock, en=$abc$57479$auto$opt_dff.cc:219:make_patterns_logic$4007, arst=\reset, srst={ }
  65 cells in clk=\clock, en=$abc$57525$auto$opt_dff.cc:219:make_patterns_logic$4024, arst=\reset, srst={ }
  76 cells in clk=\clock, en=$abc$57563$auto$opt_dff.cc:219:make_patterns_logic$4041, arst=\reset, srst={ }
  12 cells in clk=\clock, en=$abc$59488$auto$opt_dff.cc:219:make_patterns_logic$4408, arst=\reset, srst={ }
  19 cells in clk=\clock, en=$abc$59501$auto$opt_dff.cc:194:make_patterns_logic$4411, arst=\reset, srst={ }
  95 cells in clk=\clock, en=$abc$56102$auto$opt_dff.cc:219:make_patterns_logic$4211, arst=\reset, srst={ }
  24 cells in clk=\clock, en=$abc$56971$auto$opt_dff.cc:219:make_patterns_logic$2285, arst=\reset, srst={ }
  32 cells in clk=\clock, en=$abc$57019$auto$opt_dff.cc:219:make_patterns_logic$3803, arst=\reset, srst={ }
  106 cells in clk=\clock, en=$abc$55239$auto$opt_dff.cc:219:make_patterns_logic$2763, arst=\reset, srst={ }
  563 cells in clk=\clock, en=$abc$55315$auto$opt_dff.cc:219:make_patterns_logic$2826, arst=\reset, srst={ }
  11 cells in clk=\clock, en=$abc$59524$auto$opt_dff.cc:219:make_patterns_logic$3775, arst=\reset, srst={ }
  18 cells in clk=\clock, en=$abc$58458$auto$opt_dff.cc:219:make_patterns_logic$4296, arst=\reset, srst={ }
  470 cells in clk=\clock, en=$abc$58472$auto$opt_dff.cc:219:make_patterns_logic$4316, arst=\reset, srst={ }
  43 cells in clk=\clock, en=$abc$58386$auto$opt_dff.cc:219:make_patterns_logic$4249, arst=\reset, srst={ }
  81 cells in clk=\clock, en=$abc$57907$auto$opt_dff.cc:219:make_patterns_logic$4177, arst=\reset, srst={ }
  62 cells in clk=\clock, en=$abc$57861$auto$opt_dff.cc:219:make_patterns_logic$4160, arst=\reset, srst={ }
  81 cells in clk=\clock, en=$abc$57823$auto$opt_dff.cc:219:make_patterns_logic$4143, arst=\reset, srst={ }
  62 cells in clk=\clock, en=$abc$57777$auto$opt_dff.cc:219:make_patterns_logic$4126, arst=\reset, srst={ }
  81 cells in clk=\clock, en=$abc$57739$auto$opt_dff.cc:219:make_patterns_logic$4109, arst=\reset, srst={ }
  62 cells in clk=\clock, en=$abc$57693$auto$opt_dff.cc:219:make_patterns_logic$4092, arst=\reset, srst={ }
  67 cells in clk=\clock, en=$abc$57609$auto$opt_dff.cc:219:make_patterns_logic$4058, arst=\reset, srst={ }
  67 cells in clk=\clock, en=$abc$57647$auto$opt_dff.cc:219:make_patterns_logic$4075, arst=\reset, srst={ }
  56 cells in clk=\clock, en=$abc$73840$auto$opt_dff.cc:219:make_patterns_logic$3009, arst=\reset, srst={ }
  68 cells in clk=\clock, en=$abc$57355$auto$opt_dff.cc:219:make_patterns_logic$3956, arst=\reset, srst={ }
  70 cells in clk=\clock, en=$abc$57395$auto$opt_dff.cc:219:make_patterns_logic$3973, arst=\reset, srst={ }
  39 cells in clk=\clock, en=$abc$71733$auto$opt_dff.cc:219:make_patterns_logic$2661, arst=\reset, srst={ }
  23 cells in clk=\clock, en=$abc$71696$auto$opt_dff.cc:219:make_patterns_logic$2644, arst=\reset, srst={ }
  37 cells in clk=\clock, en=$abc$71659$auto$opt_dff.cc:219:make_patterns_logic$2627, arst=\reset, srst={ }
  35 cells in clk=\clock, en=$abc$71622$auto$opt_dff.cc:219:make_patterns_logic$2610, arst=\reset, srst={ }
  6 cells in clk=\clock, en=$abc$73833$auto$opt_dff.cc:194:make_patterns_logic$2973, arst=\reset, srst={ }
  11 cells in clk=\clock, en=$abc$73723$auto$opt_dff.cc:219:make_patterns_logic$2327, arst=\reset, srst={ }
  39 cells in clk=\clock, en=$abc$71881$auto$opt_dff.cc:219:make_patterns_logic$2729, arst=\reset, srst={ }
  23 cells in clk=\clock, en=$abc$71844$auto$opt_dff.cc:219:make_patterns_logic$2712, arst=\reset, srst={ }
  5 cells in clk=\clock, en=$abc$59482$auto$opt_dff.cc:219:make_patterns_logic$4391, arst=\reset, srst={ }
  28 cells in clk=\clock, en=$abc$71585$auto$opt_dff.cc:219:make_patterns_logic$2593, arst=\reset, srst={ }
  23 cells in clk=\clock, en=$abc$73699$auto$opt_dff.cc:194:make_patterns_logic$2963, arst=\reset, srst={ }
  12 cells in clk=\clock, en=$abc$73688$auto$opt_dff.cc:219:make_patterns_logic$2960, arst=\reset, srst={ }
  6 cells in clk=\clock, en=$abc$73682$auto$opt_dff.cc:219:make_patterns_logic$2943, arst=\reset, srst={ }
  26 cells in clk=\clock, en=$abc$60676$auto$opt_dff.cc:219:make_patterns_logic$2452, arst=\reset, srst={ }
  504 cells in clk=\clock, en=$abc$72800$auto$opt_dff.cc:219:make_patterns_logic$2868, arst=\reset, srst={ }
  11 cells in clk=\clock, en=$abc$72789$auto$opt_dff.cc:219:make_patterns_logic$2848, arst=\reset, srst={ }
  22 cells in clk=\clock, en=$abc$74065$auto$opt_dff.cc:219:make_patterns_logic$3900, arst=\reset, srst={ }
  42 cells in clk=\clock, en=$abc$72717$auto$opt_dff.cc:219:make_patterns_logic$2801, arst=\reset, srst={ }
  94 cells in clk=\clock, en=$abc$57945$auto$opt_dff.cc:219:make_patterns_logic$4194, arst=\reset, srst={ }
  29 cells in clk=\clock, en=$abc$71807$auto$opt_dff.cc:219:make_patterns_logic$2695, arst=\reset, srst={ }
  77 cells in clk=\clock, en=$abc$57308$auto$opt_dff.cc:219:make_patterns_logic$3939, arst=\reset, srst={ }
  220 cells in clk=\clock, en=$abc$61674$auto$opt_dff.cc:194:make_patterns_logic$2258, arst=\reset, srst={ }
  77 cells in clk=\clock, en=$abc$57441$auto$opt_dff.cc:219:make_patterns_logic$3990, arst=\reset, srst={ }
  46 cells in clk=\clock, en=$abc$61918$auto$opt_dff.cc:219:make_patterns_logic$3045, arst=\reset, srst={ }
  49 cells in clk=\clock, en=$abc$61620$auto$opt_dff.cc:219:make_patterns_logic$2321, arst=\reset, srst={ }
  39 cells in clk=\clock, en=$abc$71918$auto$opt_dff.cc:219:make_patterns_logic$2746, arst=\reset, srst={ }
  32 cells in clk=\clock, en=$abc$71770$auto$opt_dff.cc:219:make_patterns_logic$2678, arst=\reset, srst={ }
  268 cells in clk=\clock, en=$abc$60691$auto$opt_dff.cc:219:make_patterns_logic$2469, arst=\reset, srst={ }
  7 cells in clk=\clock, en=$abc$59677$auto$opt_dff.cc:194:make_patterns_logic$4421, arst=\reset, srst={ }
  98 cells in clk=\clock, en=$abc$66511$auto$opt_dff.cc:219:make_patterns_logic$2433, arst=\reset, srst={ }
  33 cells in clk=\clock, en=$abc$71359$auto$opt_dff.cc:219:make_patterns_logic$2491, arst=\reset, srst={ }
  119 cells in clk=\clock, en=$abc$66383$auto$opt_dff.cc:219:make_patterns_logic$2391, arst=\reset, srst={ }
  13 cells in clk=\clock, en=$abc$66371$auto$opt_dff.cc:219:make_patterns_logic$2372, arst=\reset, srst={ }
  37 cells in clk=\clock, en=$abc$71548$auto$opt_dff.cc:219:make_patterns_logic$2576, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$abc$71511$auto$opt_dff.cc:219:make_patterns_logic$2559, arst=\reset, srst={ }
  39 cells in clk=\clock, en=$abc$71473$auto$opt_dff.cc:219:make_patterns_logic$2542, arst=\reset, srst={ }
  49 cells in clk=\clock, en=$abc$71436$auto$opt_dff.cc:219:make_patterns_logic$2525, arst=\reset, srst={ }
  62 cells in clk=\clock, en=$abc$71398$auto$opt_dff.cc:219:make_patterns_logic$2508, arst=\reset, srst={ }
  1020 cells in clk=\clock, en=$abc$59684$auto$opt_dff.cc:219:make_patterns_logic$3786, arst=\reset, srst={ }
  22 cells in clk=\clock, en=$abc$62876$auto$opt_dff.cc:219:make_patterns_logic$3079, arst=\reset, srst={ }
  129 cells in clk=\clock, en=$abc$62207$auto$opt_dff.cc:219:make_patterns_logic$3062, arst=\reset, srst={ }
  10 cells in clk=\clock, en=$abc$61976$auto$opt_dff.cc:219:make_patterns_logic$3176, arst=\reset, srst={ }
  120 cells in clk=\clock, en=$abc$63203$auto$opt_dff.cc:219:make_patterns_logic$3232, arst=\reset, srst={ }
  10 cells in clk=\clock, en=$abc$64217$auto$opt_dff.cc:219:make_patterns_logic$3572, arst=\reset, srst={ }
  84 cells in clk=\clock, en=$abc$63164$auto$opt_dff.cc:219:make_patterns_logic$3215, arst=\reset, srst={ }
  91 cells in clk=\clock, en=$abc$63056$auto$opt_dff.cc:219:make_patterns_logic$3157, arst=\reset, srst={ }
  132 cells in clk=\clock, en=$abc$62913$auto$opt_dff.cc:219:make_patterns_logic$3115, arst=\reset, srst={ }
  14 cells in clk=\clock, en=$abc$62899$auto$opt_dff.cc:219:make_patterns_logic$3096, arst=\reset, srst={ }
  597 cells in clk=\clock, en=$abc$61419$auto$opt_dff.cc:219:make_patterns_logic$2308, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$abc$66346$auto$opt_dff.cc:219:make_patterns_logic$2355, arst=\reset, srst={ }
  35 cells in clk=\clock, en=$abc$64183$auto$opt_dff.cc:219:make_patterns_logic$3198, arst=\reset, srst={ }
  25 cells in clk=\clock, en=$abc$64152$auto$opt_dff.cc:219:make_patterns_logic$3525, arst=\reset, srst={ }
  114 cells in clk=\clock, en=$abc$63789$auto$opt_dff.cc:219:make_patterns_logic$2774, arst=\reset, srst={ }
  481 cells in clk=\clock, en=$abc$64225$auto$opt_dff.cc:219:make_patterns_logic$3592, arst=\reset, srst={ }
  109 cells in clk=\clock, en=$abc$65747$auto$opt_dff.cc:219:make_patterns_logic$3487, arst=\reset, srst={ }
  556 cells in clk=\clock, en=$abc$65438$auto$opt_dff.cc:219:make_patterns_logic$3550, arst=\reset, srst={ }
  166 cells in clk=\clock, en=$abc$65822$auto$opt_dff.cc:219:make_patterns_logic$4222, arst=\reset, srst={ }
  17 cells in clk=\clock, en=$abc$65420$auto$opt_dff.cc:219:make_patterns_logic$3733, arst=\reset, srst={ }
  105 cells in clk=\clock, en=$abc$63697$auto$opt_dff.cc:219:make_patterns_logic$3453, arst=\reset, srst={ }
  83 cells in clk=\clock, en=$abc$63659$auto$opt_dff.cc:219:make_patterns_logic$3436, arst=\reset, srst={ }
  195 cells in clk=\clock, en=$abc$60910$auto$opt_dff.cc:219:make_patterns_logic$3032, arst=\reset, srst={ }
  115 cells in clk=\clock, en=$abc$63621$auto$opt_dff.cc:219:make_patterns_logic$3419, arst=\reset, srst={ }
  7 cells in clk=\clock, en=$abc$65413$auto$opt_dff.cc:194:make_patterns_logic$3697, arst=\reset, srst={ }
  83 cells in clk=\clock, en=$abc$63583$auto$opt_dff.cc:219:make_patterns_logic$3402, arst=\reset, srst={ }
  88 cells in clk=\clock, en=$abc$65274$auto$opt_dff.cc:219:make_patterns_logic$3703, arst=\reset, srst={ }
  9 cells in clk=\clock, en=$abc$65257$auto$opt_dff.cc:219:make_patterns_logic$3051, arst=\reset, srst={ }
  110 cells in clk=\clock, en=$abc$63545$auto$opt_dff.cc:219:make_patterns_logic$3385, arst=\reset, srst={ }
  84 cells in clk=\clock, en=$abc$63507$auto$opt_dff.cc:219:make_patterns_logic$3368, arst=\reset, srst={ }
  114 cells in clk=\clock, en=$abc$63469$auto$opt_dff.cc:219:make_patterns_logic$3351, arst=\reset, srst={ }
  105 cells in clk=\clock, en=$abc$63431$auto$opt_dff.cc:219:make_patterns_logic$3334, arst=\reset, srst={ }
  22 cells in clk=\clock, en=$abc$65233$auto$opt_dff.cc:194:make_patterns_logic$3687, arst=\reset, srst={ }
  11 cells in clk=\clock, en=$abc$65219$auto$opt_dff.cc:219:make_patterns_logic$3684, arst=\reset, srst={ }
  5 cells in clk=\clock, en=$abc$65213$auto$opt_dff.cc:219:make_patterns_logic$3667, arst=\reset, srst={ }
  81 cells in clk=\clock, en=$abc$63393$auto$opt_dff.cc:219:make_patterns_logic$3317, arst=\reset, srst={ }
  113 cells in clk=\clock, en=$abc$63355$auto$opt_dff.cc:219:make_patterns_logic$3300, arst=\reset, srst={ }
  81 cells in clk=\clock, en=$abc$63317$auto$opt_dff.cc:219:make_patterns_logic$3283, arst=\reset, srst={ }
  107 cells in clk=\clock, en=$abc$63279$auto$opt_dff.cc:219:make_patterns_logic$3266, arst=\reset, srst={ }
  82 cells in clk=\clock, en=$abc$63241$auto$opt_dff.cc:219:make_patterns_logic$3249, arst=\reset, srst={ }
  509 cells in clk=\clock, en=$abc$56178$auto$opt_dff.cc:219:make_patterns_logic$4274, arst=\reset, srst={ }
  93 cells in clk=\clock, en=$abc$73739$auto$opt_dff.cc:219:make_patterns_logic$2979, arst=\reset, srst={ }
  117 cells in clk=\clock, en=$abc$57054$auto$opt_dff.cc:219:make_patterns_logic$3839, arst=\reset, srst={ }
  59 cells in clk=\clock, en=$abc$65106$auto$opt_dff.cc:219:make_patterns_logic$3636, arst=\reset, srst={ }
  496 cells in clk=\clock, en=$abc$61990$auto$opt_dff.cc:219:make_patterns_logic$3193, arst=\reset, srst={ }
  2423 cells in clk=\clock, en={ }, arst=\reset, srst={ }
  362 cells in clk=\clock, en=$abc$66075$auto$opt_dff.cc:219:make_patterns_logic$2338, arst=\reset, srst={ }
  321 cells in clk=\clock, en=$abc$73230$auto$opt_dff.cc:219:make_patterns_logic$2891, arst=\reset, srst={ }
  723 cells in clk=\clock, en=$abc$73859$auto$opt_dff.cc:219:make_patterns_logic$3756, arst=\reset, srst={ }
  35 cells in clk=\clock, en=$abc$72755$auto$opt_dff.cc:219:make_patterns_logic$2474, arst=\reset, srst={ }
  60 cells in clk=\clock, en=$abc$73572$auto$opt_dff.cc:219:make_patterns_logic$2912, arst=\reset, srst={ }
  644 cells in clk=\clock, en=$abc$71977$verific$n277$31, arst=\reset, srst={ }
  100 cells in clk=\clock, en=$abc$63735$auto$opt_dff.cc:219:make_patterns_logic$3470, arst=\reset, srst={ }
  483 cells in clk=\clock, en=$abc$64655$auto$opt_dff.cc:219:make_patterns_logic$3615, arst=\reset, srst={ }
  76 cells in clk=\clock, en=$abc$59540$auto$opt_dff.cc:219:make_patterns_logic$4427, arst=\reset, srst={ }
  71 cells in clk=\clock, en=$abc$59373$auto$opt_dff.cc:219:make_patterns_logic$4360, arst=\reset, srst={ }
  514 cells in clk=\clock, en=$abc$58901$auto$opt_dff.cc:219:make_patterns_logic$4339, arst=\reset, srst={ }
  40 cells in clk=\clock, en=$abc$66603$auto$opt_dff.cc:219:make_patterns_logic$3922, arst=\reset, srst={ }
  233 cells in clk=\clock, en=$abc$58004$auto$opt_dff.cc:219:make_patterns_logic$3498, arst=\reset, srst={ }
  469 cells in clk=\clock, en=$abc$74075$auto$opt_dff.cc:219:make_patterns_logic$3917, arst=\reset, srst={ }

3.78.2. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$74026$auto$opt_dff.cc:219:make_patterns_logic$3769, asynchronously reset by \reset
Extracted 51 gates and 94 wires to a netlist network with 43 inputs and 24 outputs.

3.78.2.1. Executing ABC.

3.78.3. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$57041$auto$opt_dff.cc:219:make_patterns_logic$3820, asynchronously reset by \reset
Extracted 17 gates and 30 wires to a netlist network with 13 inputs and 10 outputs.

3.78.3.1. Executing ABC.

3.78.4. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$57196$auto$opt_dff.cc:219:make_patterns_logic$3881, asynchronously reset by \reset
Extracted 32 gates and 62 wires to a netlist network with 30 inputs and 14 outputs.

3.78.4.1. Executing ABC.

3.78.5. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$57479$auto$opt_dff.cc:219:make_patterns_logic$4007, asynchronously reset by \reset
Extracted 78 gates and 133 wires to a netlist network with 55 inputs and 25 outputs.

3.78.5.1. Executing ABC.

3.78.6. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$57525$auto$opt_dff.cc:219:make_patterns_logic$4024, asynchronously reset by \reset
Extracted 65 gates and 113 wires to a netlist network with 48 inputs and 17 outputs.

3.78.6.1. Executing ABC.

3.78.7. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$57563$auto$opt_dff.cc:219:make_patterns_logic$4041, asynchronously reset by \reset
Extracted 76 gates and 130 wires to a netlist network with 54 inputs and 24 outputs.

3.78.7.1. Executing ABC.

3.78.8. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$59488$auto$opt_dff.cc:219:make_patterns_logic$4408, asynchronously reset by \reset
Extracted 12 gates and 23 wires to a netlist network with 11 inputs and 4 outputs.

3.78.8.1. Executing ABC.

3.78.9. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$59501$auto$opt_dff.cc:194:make_patterns_logic$4411, asynchronously reset by \reset
Extracted 19 gates and 28 wires to a netlist network with 9 inputs and 4 outputs.

3.78.9.1. Executing ABC.

3.78.10. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$56102$auto$opt_dff.cc:219:make_patterns_logic$4211, asynchronously reset by \reset
Extracted 95 gates and 141 wires to a netlist network with 46 inputs and 54 outputs.

3.78.10.1. Executing ABC.

3.78.11. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$56971$auto$opt_dff.cc:219:make_patterns_logic$2285, asynchronously reset by \reset
Extracted 24 gates and 42 wires to a netlist network with 18 inputs and 11 outputs.

3.78.11.1. Executing ABC.

3.78.12. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$57019$auto$opt_dff.cc:219:make_patterns_logic$3803, asynchronously reset by \reset
Extracted 32 gates and 56 wires to a netlist network with 24 inputs and 14 outputs.

3.78.12.1. Executing ABC.

3.78.13. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$55239$auto$opt_dff.cc:219:make_patterns_logic$2763, asynchronously reset by \reset
Extracted 106 gates and 156 wires to a netlist network with 50 inputs and 52 outputs.

3.78.13.1. Executing ABC.

3.78.14. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$55315$auto$opt_dff.cc:219:make_patterns_logic$2826, asynchronously reset by \reset
Extracted 563 gates and 684 wires to a netlist network with 121 inputs and 120 outputs.

3.78.14.1. Executing ABC.

3.78.15. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$59524$auto$opt_dff.cc:219:make_patterns_logic$3775, asynchronously reset by \reset
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 2 outputs.

3.78.15.1. Executing ABC.

3.78.16. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$58458$auto$opt_dff.cc:219:make_patterns_logic$4296, asynchronously reset by \reset
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 11 outputs.

3.78.16.1. Executing ABC.

3.78.17. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$58472$auto$opt_dff.cc:219:make_patterns_logic$4316, asynchronously reset by \reset
Extracted 438 gates and 658 wires to a netlist network with 220 inputs and 123 outputs.

3.78.17.1. Executing ABC.

3.78.18. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$58386$auto$opt_dff.cc:219:make_patterns_logic$4249, asynchronously reset by \reset
Extracted 43 gates and 81 wires to a netlist network with 38 inputs and 23 outputs.

3.78.18.1. Executing ABC.

3.78.19. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$57907$auto$opt_dff.cc:219:make_patterns_logic$4177, asynchronously reset by \reset
Extracted 81 gates and 138 wires to a netlist network with 57 inputs and 25 outputs.

3.78.19.1. Executing ABC.

3.78.20. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$57861$auto$opt_dff.cc:219:make_patterns_logic$4160, asynchronously reset by \reset
Extracted 62 gates and 108 wires to a netlist network with 46 inputs and 17 outputs.

3.78.20.1. Executing ABC.

3.78.21. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$57823$auto$opt_dff.cc:219:make_patterns_logic$4143, asynchronously reset by \reset
Extracted 81 gates and 138 wires to a netlist network with 57 inputs and 25 outputs.

3.78.21.1. Executing ABC.

3.78.22. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$57777$auto$opt_dff.cc:219:make_patterns_logic$4126, asynchronously reset by \reset
Extracted 62 gates and 108 wires to a netlist network with 46 inputs and 17 outputs.

3.78.22.1. Executing ABC.

3.78.23. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$57739$auto$opt_dff.cc:219:make_patterns_logic$4109, asynchronously reset by \reset
Extracted 81 gates and 138 wires to a netlist network with 57 inputs and 25 outputs.

3.78.23.1. Executing ABC.

3.78.24. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$57693$auto$opt_dff.cc:219:make_patterns_logic$4092, asynchronously reset by \reset
Extracted 62 gates and 108 wires to a netlist network with 46 inputs and 17 outputs.

3.78.24.1. Executing ABC.

3.78.25. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$57609$auto$opt_dff.cc:219:make_patterns_logic$4058, asynchronously reset by \reset
Extracted 67 gates and 117 wires to a netlist network with 50 inputs and 18 outputs.

3.78.25.1. Executing ABC.

3.78.26. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$57647$auto$opt_dff.cc:219:make_patterns_logic$4075, asynchronously reset by \reset
Extracted 67 gates and 117 wires to a netlist network with 50 inputs and 18 outputs.

3.78.26.1. Executing ABC.

3.78.27. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$73840$auto$opt_dff.cc:219:make_patterns_logic$3009, asynchronously reset by \reset
Extracted 50 gates and 91 wires to a netlist network with 41 inputs and 16 outputs.

3.78.27.1. Executing ABC.

3.78.28. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$57355$auto$opt_dff.cc:219:make_patterns_logic$3956, asynchronously reset by \reset
Extracted 68 gates and 119 wires to a netlist network with 51 inputs and 19 outputs.

3.78.28.1. Executing ABC.

3.78.29. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$57395$auto$opt_dff.cc:219:make_patterns_logic$3973, asynchronously reset by \reset
Extracted 70 gates and 122 wires to a netlist network with 52 inputs and 21 outputs.

3.78.29.1. Executing ABC.

3.78.30. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$71733$auto$opt_dff.cc:219:make_patterns_logic$2661, asynchronously reset by \reset
Extracted 39 gates and 73 wires to a netlist network with 34 inputs and 25 outputs.

3.78.30.1. Executing ABC.

3.78.31. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$71696$auto$opt_dff.cc:219:make_patterns_logic$2644, asynchronously reset by \reset
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 12 outputs.

3.78.31.1. Executing ABC.

3.78.32. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$71659$auto$opt_dff.cc:219:make_patterns_logic$2627, asynchronously reset by \reset
Extracted 37 gates and 70 wires to a netlist network with 33 inputs and 24 outputs.

3.78.32.1. Executing ABC.

3.78.33. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$71622$auto$opt_dff.cc:219:make_patterns_logic$2610, asynchronously reset by \reset
Extracted 35 gates and 67 wires to a netlist network with 32 inputs and 22 outputs.

3.78.33.1. Executing ABC.

3.78.34. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$73833$auto$opt_dff.cc:194:make_patterns_logic$2973, asynchronously reset by \reset
Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 4 outputs.

3.78.34.1. Executing ABC.

3.78.35. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$73723$auto$opt_dff.cc:219:make_patterns_logic$2327, asynchronously reset by \reset
Extracted 11 gates and 19 wires to a netlist network with 8 inputs and 5 outputs.

3.78.35.1. Executing ABC.

3.78.36. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$71881$auto$opt_dff.cc:219:make_patterns_logic$2729, asynchronously reset by \reset
Extracted 39 gates and 73 wires to a netlist network with 34 inputs and 25 outputs.

3.78.36.1. Executing ABC.

3.78.37. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$71844$auto$opt_dff.cc:219:make_patterns_logic$2712, asynchronously reset by \reset
Extracted 23 gates and 48 wires to a netlist network with 25 inputs and 12 outputs.

3.78.37.1. Executing ABC.

3.78.38. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$59482$auto$opt_dff.cc:219:make_patterns_logic$4391, asynchronously reset by \reset
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 4 outputs.

3.78.38.1. Executing ABC.

3.78.39. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$71585$auto$opt_dff.cc:219:make_patterns_logic$2593, asynchronously reset by \reset
Extracted 28 gates and 57 wires to a netlist network with 29 inputs and 15 outputs.

3.78.39.1. Executing ABC.

3.78.40. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$73699$auto$opt_dff.cc:194:make_patterns_logic$2963, asynchronously reset by \reset
Extracted 23 gates and 32 wires to a netlist network with 9 inputs and 5 outputs.

3.78.40.1. Executing ABC.

3.78.41. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$73688$auto$opt_dff.cc:219:make_patterns_logic$2960, asynchronously reset by \reset
Extracted 12 gates and 23 wires to a netlist network with 11 inputs and 5 outputs.

3.78.41.1. Executing ABC.

3.78.42. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$73682$auto$opt_dff.cc:219:make_patterns_logic$2943, asynchronously reset by \reset
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs.

3.78.42.1. Executing ABC.

3.78.43. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$60676$auto$opt_dff.cc:219:make_patterns_logic$2452, asynchronously reset by \reset
Extracted 25 gates and 51 wires to a netlist network with 26 inputs and 10 outputs.

3.78.43.1. Executing ABC.

3.78.44. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$72800$auto$opt_dff.cc:219:make_patterns_logic$2868, asynchronously reset by \reset
Extracted 472 gates and 729 wires to a netlist network with 257 inputs and 125 outputs.

3.78.44.1. Executing ABC.

3.78.45. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$72789$auto$opt_dff.cc:219:make_patterns_logic$2848, asynchronously reset by \reset
Extracted 11 gates and 21 wires to a netlist network with 10 inputs and 6 outputs.

3.78.45.1. Executing ABC.

3.78.46. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$74065$auto$opt_dff.cc:219:make_patterns_logic$3900, asynchronously reset by \reset
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 11 outputs.

3.78.46.1. Executing ABC.

3.78.47. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$72717$auto$opt_dff.cc:219:make_patterns_logic$2801, asynchronously reset by \reset
Extracted 42 gates and 76 wires to a netlist network with 34 inputs and 20 outputs.

3.78.47.1. Executing ABC.

3.78.48. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$57945$auto$opt_dff.cc:219:make_patterns_logic$4194, asynchronously reset by \reset
Extracted 94 gates and 158 wires to a netlist network with 64 inputs and 38 outputs.

3.78.48.1. Executing ABC.

3.78.49. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$71807$auto$opt_dff.cc:219:make_patterns_logic$2695, asynchronously reset by \reset
Extracted 29 gates and 58 wires to a netlist network with 29 inputs and 16 outputs.

3.78.49.1. Executing ABC.

3.78.50. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$57308$auto$opt_dff.cc:219:make_patterns_logic$3939, asynchronously reset by \reset
Extracted 77 gates and 132 wires to a netlist network with 55 inputs and 24 outputs.

3.78.50.1. Executing ABC.

3.78.51. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$61674$auto$opt_dff.cc:194:make_patterns_logic$2258, asynchronously reset by \reset
Extracted 220 gates and 413 wires to a netlist network with 193 inputs and 67 outputs.

3.78.51.1. Executing ABC.

3.78.52. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$57441$auto$opt_dff.cc:219:make_patterns_logic$3990, asynchronously reset by \reset
Extracted 77 gates and 132 wires to a netlist network with 55 inputs and 24 outputs.

3.78.52.1. Executing ABC.

3.78.53. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$61918$auto$opt_dff.cc:219:make_patterns_logic$3045, asynchronously reset by \reset
Extracted 44 gates and 81 wires to a netlist network with 37 inputs and 26 outputs.

3.78.53.1. Executing ABC.

3.78.54. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$61620$auto$opt_dff.cc:219:make_patterns_logic$2321, asynchronously reset by \reset
Extracted 47 gates and 93 wires to a netlist network with 46 inputs and 26 outputs.

3.78.54.1. Executing ABC.

3.78.55. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$71918$auto$opt_dff.cc:219:make_patterns_logic$2746, asynchronously reset by \reset
Extracted 39 gates and 69 wires to a netlist network with 30 inputs and 25 outputs.

3.78.55.1. Executing ABC.

3.78.56. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$71770$auto$opt_dff.cc:219:make_patterns_logic$2678, asynchronously reset by \reset
Extracted 32 gates and 62 wires to a netlist network with 30 inputs and 20 outputs.

3.78.56.1. Executing ABC.

3.78.57. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$60691$auto$opt_dff.cc:219:make_patterns_logic$2469, asynchronously reset by \reset
Extracted 263 gates and 379 wires to a netlist network with 116 inputs and 99 outputs.

3.78.57.1. Executing ABC.

3.78.58. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$59677$auto$opt_dff.cc:194:make_patterns_logic$4421, asynchronously reset by \reset
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 5 outputs.

3.78.58.1. Executing ABC.

3.78.59. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$66511$auto$opt_dff.cc:219:make_patterns_logic$2433, asynchronously reset by \reset
Extracted 96 gates and 171 wires to a netlist network with 75 inputs and 8 outputs.

3.78.59.1. Executing ABC.

3.78.60. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$71359$auto$opt_dff.cc:219:make_patterns_logic$2491, asynchronously reset by \reset
Extracted 33 gates and 63 wires to a netlist network with 30 inputs and 20 outputs.

3.78.60.1. Executing ABC.

3.78.61. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$66383$auto$opt_dff.cc:219:make_patterns_logic$2391, asynchronously reset by \reset
Extracted 119 gates and 198 wires to a netlist network with 79 inputs and 41 outputs.

3.78.61.1. Executing ABC.

3.78.62. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$66371$auto$opt_dff.cc:219:make_patterns_logic$2372, asynchronously reset by \reset
Extracted 13 gates and 24 wires to a netlist network with 11 inputs and 7 outputs.

3.78.62.1. Executing ABC.

3.78.63. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$71548$auto$opt_dff.cc:219:make_patterns_logic$2576, asynchronously reset by \reset
Extracted 37 gates and 69 wires to a netlist network with 32 inputs and 25 outputs.

3.78.63.1. Executing ABC.

3.78.64. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$71511$auto$opt_dff.cc:219:make_patterns_logic$2559, asynchronously reset by \reset
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 10 outputs.

3.78.64.1. Executing ABC.

3.78.65. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$71473$auto$opt_dff.cc:219:make_patterns_logic$2542, asynchronously reset by \reset
Extracted 39 gates and 73 wires to a netlist network with 34 inputs and 27 outputs.

3.78.65.1. Executing ABC.

3.78.66. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$71436$auto$opt_dff.cc:219:make_patterns_logic$2525, asynchronously reset by \reset
Extracted 49 gates and 88 wires to a netlist network with 39 inputs and 14 outputs.

3.78.66.1. Executing ABC.

3.78.67. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$71398$auto$opt_dff.cc:219:make_patterns_logic$2508, asynchronously reset by \reset
Extracted 62 gates and 110 wires to a netlist network with 48 inputs and 23 outputs.

3.78.67.1. Executing ABC.

3.78.68. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$59684$auto$opt_dff.cc:219:make_patterns_logic$3786, asynchronously reset by \reset
Extracted 1020 gates and 1357 wires to a netlist network with 337 inputs and 415 outputs.

3.78.68.1. Executing ABC.

3.78.69. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$62876$auto$opt_dff.cc:219:make_patterns_logic$3079, asynchronously reset by \reset
Extracted 22 gates and 37 wires to a netlist network with 15 inputs and 15 outputs.

3.78.69.1. Executing ABC.

3.78.70. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$62207$auto$opt_dff.cc:219:make_patterns_logic$3062, asynchronously reset by \reset
Extracted 129 gates and 297 wires to a netlist network with 168 inputs and 117 outputs.

3.78.70.1. Executing ABC.

3.78.71. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$61976$auto$opt_dff.cc:219:make_patterns_logic$3176, asynchronously reset by \reset
Extracted 9 gates and 18 wires to a netlist network with 9 inputs and 5 outputs.

3.78.71.1. Executing ABC.

3.78.72. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$63203$auto$opt_dff.cc:219:make_patterns_logic$3232, asynchronously reset by \reset
Extracted 120 gates and 172 wires to a netlist network with 52 inputs and 14 outputs.

3.78.72.1. Executing ABC.

3.78.73. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$64217$auto$opt_dff.cc:219:make_patterns_logic$3572, asynchronously reset by \reset
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 5 outputs.

3.78.73.1. Executing ABC.

3.78.74. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$63164$auto$opt_dff.cc:219:make_patterns_logic$3215, asynchronously reset by \reset
Extracted 84 gates and 133 wires to a netlist network with 49 inputs and 12 outputs.

3.78.74.1. Executing ABC.

3.78.75. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$63056$auto$opt_dff.cc:219:make_patterns_logic$3157, asynchronously reset by \reset
Extracted 89 gates and 159 wires to a netlist network with 70 inputs and 8 outputs.

3.78.75.1. Executing ABC.

3.78.76. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$62913$auto$opt_dff.cc:219:make_patterns_logic$3115, asynchronously reset by \reset
Extracted 132 gates and 210 wires to a netlist network with 78 inputs and 44 outputs.

3.78.76.1. Executing ABC.

3.78.77. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$62899$auto$opt_dff.cc:219:make_patterns_logic$3096, asynchronously reset by \reset
Extracted 14 gates and 25 wires to a netlist network with 11 inputs and 8 outputs.

3.78.77.1. Executing ABC.

3.78.78. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$61419$auto$opt_dff.cc:219:make_patterns_logic$2308, asynchronously reset by \reset
Extracted 518 gates and 754 wires to a netlist network with 236 inputs and 150 outputs.

3.78.78.1. Executing ABC.

3.78.79. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$66346$auto$opt_dff.cc:219:make_patterns_logic$2355, asynchronously reset by \reset
Extracted 21 gates and 37 wires to a netlist network with 16 inputs and 12 outputs.

3.78.79.1. Executing ABC.

3.78.80. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$64183$auto$opt_dff.cc:219:make_patterns_logic$3198, asynchronously reset by \reset
Extracted 35 gates and 59 wires to a netlist network with 24 inputs and 12 outputs.

3.78.80.1. Executing ABC.

3.78.81. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$64152$auto$opt_dff.cc:219:make_patterns_logic$3525, asynchronously reset by \reset
Extracted 25 gates and 43 wires to a netlist network with 18 inputs and 13 outputs.

3.78.81.1. Executing ABC.

3.78.82. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$63789$auto$opt_dff.cc:219:make_patterns_logic$2774, asynchronously reset by \reset
Extracted 114 gates and 209 wires to a netlist network with 95 inputs and 87 outputs.

3.78.82.1. Executing ABC.

3.78.83. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$64225$auto$opt_dff.cc:219:make_patterns_logic$3592, asynchronously reset by \reset
Extracted 449 gates and 708 wires to a netlist network with 259 inputs and 158 outputs.

3.78.83.1. Executing ABC.

3.78.84. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$65747$auto$opt_dff.cc:219:make_patterns_logic$3487, asynchronously reset by \reset
Extracted 109 gates and 162 wires to a netlist network with 53 inputs and 52 outputs.

3.78.84.1. Executing ABC.

3.78.85. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$65438$auto$opt_dff.cc:219:make_patterns_logic$3550, asynchronously reset by \reset
Extracted 556 gates and 672 wires to a netlist network with 116 inputs and 103 outputs.

3.78.85.1. Executing ABC.

3.78.86. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$65822$auto$opt_dff.cc:219:make_patterns_logic$4222, asynchronously reset by \reset
Extracted 166 gates and 277 wires to a netlist network with 111 inputs and 129 outputs.

3.78.86.1. Executing ABC.

3.78.87. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$65420$auto$opt_dff.cc:219:make_patterns_logic$3733, asynchronously reset by \reset
Extracted 17 gates and 32 wires to a netlist network with 15 inputs and 5 outputs.

3.78.87.1. Executing ABC.

3.78.88. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$63697$auto$opt_dff.cc:219:make_patterns_logic$3453, asynchronously reset by \reset
Extracted 105 gates and 151 wires to a netlist network with 46 inputs and 9 outputs.

3.78.88.1. Executing ABC.

3.78.89. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$63659$auto$opt_dff.cc:219:make_patterns_logic$3436, asynchronously reset by \reset
Extracted 83 gates and 130 wires to a netlist network with 47 inputs and 12 outputs.

3.78.89.1. Executing ABC.

3.78.90. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$60910$auto$opt_dff.cc:219:make_patterns_logic$3032, asynchronously reset by \reset
Extracted 133 gates and 201 wires to a netlist network with 68 inputs and 76 outputs.

3.78.90.1. Executing ABC.

3.78.91. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$63621$auto$opt_dff.cc:219:make_patterns_logic$3419, asynchronously reset by \reset
Extracted 115 gates and 164 wires to a netlist network with 49 inputs and 12 outputs.

3.78.91.1. Executing ABC.

3.78.92. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$65413$auto$opt_dff.cc:194:make_patterns_logic$3697, asynchronously reset by \reset
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 4 outputs.

3.78.92.1. Executing ABC.

3.78.93. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$63583$auto$opt_dff.cc:219:make_patterns_logic$3402, asynchronously reset by \reset
Extracted 83 gates and 131 wires to a netlist network with 48 inputs and 12 outputs.

3.78.93.1. Executing ABC.

3.78.94. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$65274$auto$opt_dff.cc:219:make_patterns_logic$3703, asynchronously reset by \reset
Extracted 88 gates and 136 wires to a netlist network with 48 inputs and 74 outputs.

3.78.94.1. Executing ABC.

3.78.95. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$65257$auto$opt_dff.cc:219:make_patterns_logic$3051, asynchronously reset by \reset
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 3 outputs.

3.78.95.1. Executing ABC.

3.78.96. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$63545$auto$opt_dff.cc:219:make_patterns_logic$3385, asynchronously reset by \reset
Extracted 110 gates and 157 wires to a netlist network with 47 inputs and 11 outputs.

3.78.96.1. Executing ABC.

3.78.97. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$63507$auto$opt_dff.cc:219:make_patterns_logic$3368, asynchronously reset by \reset
Extracted 84 gates and 133 wires to a netlist network with 49 inputs and 13 outputs.

3.78.97.1. Executing ABC.

3.78.98. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$63469$auto$opt_dff.cc:219:make_patterns_logic$3351, asynchronously reset by \reset
Extracted 114 gates and 162 wires to a netlist network with 48 inputs and 11 outputs.

3.78.98.1. Executing ABC.

3.78.99. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$63431$auto$opt_dff.cc:219:make_patterns_logic$3334, asynchronously reset by \reset
Extracted 105 gates and 151 wires to a netlist network with 46 inputs and 9 outputs.

3.78.99.1. Executing ABC.

3.78.100. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$65233$auto$opt_dff.cc:194:make_patterns_logic$3687, asynchronously reset by \reset
Extracted 22 gates and 32 wires to a netlist network with 10 inputs and 5 outputs.

3.78.100.1. Executing ABC.

3.78.101. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$65219$auto$opt_dff.cc:219:make_patterns_logic$3684, asynchronously reset by \reset
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 5 outputs.

3.78.101.1. Executing ABC.

3.78.102. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$65213$auto$opt_dff.cc:219:make_patterns_logic$3667, asynchronously reset by \reset
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 4 outputs.

3.78.102.1. Executing ABC.

3.78.103. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$63393$auto$opt_dff.cc:219:make_patterns_logic$3317, asynchronously reset by \reset
Extracted 81 gates and 127 wires to a netlist network with 46 inputs and 10 outputs.

3.78.103.1. Executing ABC.

3.78.104. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$63355$auto$opt_dff.cc:219:make_patterns_logic$3300, asynchronously reset by \reset
Extracted 113 gates and 160 wires to a netlist network with 47 inputs and 10 outputs.

3.78.104.1. Executing ABC.

3.78.105. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$63317$auto$opt_dff.cc:219:make_patterns_logic$3283, asynchronously reset by \reset
Extracted 81 gates and 127 wires to a netlist network with 46 inputs and 10 outputs.

3.78.105.1. Executing ABC.

3.78.106. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$63279$auto$opt_dff.cc:219:make_patterns_logic$3266, asynchronously reset by \reset
Extracted 107 gates and 152 wires to a netlist network with 45 inputs and 9 outputs.

3.78.106.1. Executing ABC.

3.78.107. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$63241$auto$opt_dff.cc:219:make_patterns_logic$3249, asynchronously reset by \reset
Extracted 82 gates and 129 wires to a netlist network with 47 inputs and 10 outputs.

3.78.107.1. Executing ABC.

3.78.108. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$56178$auto$opt_dff.cc:219:make_patterns_logic$4274, asynchronously reset by \reset
Extracted 505 gates and 613 wires to a netlist network with 108 inputs and 138 outputs.

3.78.108.1. Executing ABC.

3.78.109. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$73739$auto$opt_dff.cc:219:make_patterns_logic$2979, asynchronously reset by \reset
Extracted 89 gates and 181 wires to a netlist network with 92 inputs and 31 outputs.

3.78.109.1. Executing ABC.

3.78.110. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$57054$auto$opt_dff.cc:219:make_patterns_logic$3839, asynchronously reset by \reset
Extracted 117 gates and 190 wires to a netlist network with 73 inputs and 38 outputs.

3.78.110.1. Executing ABC.

3.78.111. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$65106$auto$opt_dff.cc:219:make_patterns_logic$3636, asynchronously reset by \reset
Extracted 59 gates and 117 wires to a netlist network with 58 inputs and 45 outputs.

3.78.111.1. Executing ABC.

3.78.112. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$61990$auto$opt_dff.cc:219:make_patterns_logic$3193, asynchronously reset by \reset
Extracted 472 gates and 660 wires to a netlist network with 188 inputs and 119 outputs.

3.78.112.1. Executing ABC.

3.78.113. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, asynchronously reset by \reset
Extracted 2191 gates and 3655 wires to a netlist network with 1464 inputs and 926 outputs.

3.78.113.1. Executing ABC.

3.78.114. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$66075$auto$opt_dff.cc:219:make_patterns_logic$2338, asynchronously reset by \reset
Extracted 362 gates and 806 wires to a netlist network with 444 inputs and 214 outputs.

3.78.114.1. Executing ABC.

3.78.115. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$73230$auto$opt_dff.cc:219:make_patterns_logic$2891, asynchronously reset by \reset
Extracted 321 gates and 446 wires to a netlist network with 125 inputs and 96 outputs.

3.78.115.1. Executing ABC.

3.78.116. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$73859$auto$opt_dff.cc:219:make_patterns_logic$3756, asynchronously reset by \reset
Extracted 652 gates and 933 wires to a netlist network with 281 inputs and 153 outputs.

3.78.116.1. Executing ABC.

3.78.117. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$72755$auto$opt_dff.cc:219:make_patterns_logic$2474, asynchronously reset by \reset
Extracted 35 gates and 57 wires to a netlist network with 22 inputs and 12 outputs.

3.78.117.1. Executing ABC.

3.78.118. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$73572$auto$opt_dff.cc:219:make_patterns_logic$2912, asynchronously reset by \reset
Extracted 60 gates and 118 wires to a netlist network with 58 inputs and 37 outputs.

3.78.118.1. Executing ABC.

3.78.119. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$71977$verific$n277$31, asynchronously reset by \reset
Extracted 644 gates and 888 wires to a netlist network with 244 inputs and 409 outputs.

3.78.119.1. Executing ABC.

3.78.120. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$63735$auto$opt_dff.cc:219:make_patterns_logic$3470, asynchronously reset by \reset
Extracted 100 gates and 156 wires to a netlist network with 56 inputs and 26 outputs.

3.78.120.1. Executing ABC.

3.78.121. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$64655$auto$opt_dff.cc:219:make_patterns_logic$3615, asynchronously reset by \reset
Extracted 483 gates and 647 wires to a netlist network with 164 inputs and 73 outputs.

3.78.121.1. Executing ABC.

3.78.122. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$59540$auto$opt_dff.cc:219:make_patterns_logic$4427, asynchronously reset by \reset
Extracted 76 gates and 110 wires to a netlist network with 34 inputs and 74 outputs.

3.78.122.1. Executing ABC.

3.78.123. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$59373$auto$opt_dff.cc:219:make_patterns_logic$4360, asynchronously reset by \reset
Extracted 71 gates and 139 wires to a netlist network with 68 inputs and 35 outputs.

3.78.123.1. Executing ABC.

3.78.124. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$58901$auto$opt_dff.cc:219:make_patterns_logic$4339, asynchronously reset by \reset
Extracted 514 gates and 678 wires to a netlist network with 164 inputs and 89 outputs.

3.78.124.1. Executing ABC.

3.78.125. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$66603$auto$opt_dff.cc:219:make_patterns_logic$3922, asynchronously reset by \reset
Extracted 40 gates and 68 wires to a netlist network with 28 inputs and 15 outputs.

3.78.125.1. Executing ABC.

3.78.126. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$58004$auto$opt_dff.cc:219:make_patterns_logic$3498, asynchronously reset by \reset
Extracted 233 gates and 386 wires to a netlist network with 153 inputs and 210 outputs.

3.78.126.1. Executing ABC.

3.78.127. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$74075$auto$opt_dff.cc:219:make_patterns_logic$3917, asynchronously reset by \reset
Extracted 414 gates and 632 wires to a netlist network with 218 inputs and 139 outputs.

3.78.127.1. Executing ABC.

yosys> abc -dff

3.79. Executing ABC pass (technology mapping using ABC).

3.79.1. Summary of detected clock domains:
  64 cells in clk=\clock, en=$abc$74293$abc$74026$auto$opt_dff.cc:219:make_patterns_logic$3769, arst=\reset, srst={ }
  12 cells in clk=\clock, en=$abc$74345$abc$57041$auto$opt_dff.cc:219:make_patterns_logic$3820, arst=\reset, srst={ }
  94 cells in clk=\clock, en=$abc$74363$abc$57196$auto$opt_dff.cc:219:make_patterns_logic$3881, arst=\reset, srst={ }
  87 cells in clk=\clock, en=$abc$74394$abc$57479$auto$opt_dff.cc:219:make_patterns_logic$4007, arst=\reset, srst={ }
  78 cells in clk=\clock, en=$abc$74473$abc$57525$auto$opt_dff.cc:219:make_patterns_logic$4024, arst=\reset, srst={ }
  12 cells in clk=\clock, en=$abc$74625$abc$59488$auto$opt_dff.cc:219:make_patterns_logic$4408, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$abc$74639$abc$59501$auto$opt_dff.cc:194:make_patterns_logic$4411, arst=\reset, srst={ }
  15 cells in clk=\clock, en=$abc$74765$abc$56971$auto$opt_dff.cc:219:make_patterns_logic$2285, arst=\reset, srst={ }
  33 cells in clk=\clock, en=$abc$74787$abc$57019$auto$opt_dff.cc:219:make_patterns_logic$3803, arst=\reset, srst={ }
  117 cells in clk=\clock, en=$abc$74658$abc$56102$auto$opt_dff.cc:219:make_patterns_logic$4211, arst=\reset, srst={ }
  105 cells in clk=\clock, en=$abc$74822$abc$55239$auto$opt_dff.cc:219:make_patterns_logic$2763, arst=\reset, srst={ }
  11 cells in clk=\clock, en=$abc$75560$abc$58458$auto$opt_dff.cc:219:make_patterns_logic$4296, arst=\reset, srst={ }
  49 cells in clk=\clock, en=$abc$75986$abc$58386$auto$opt_dff.cc:219:make_patterns_logic$4249, arst=\reset, srst={ }
  94 cells in clk=\clock, en=$abc$76037$abc$57907$auto$opt_dff.cc:219:make_patterns_logic$4177, arst=\reset, srst={ }
  70 cells in clk=\clock, en=$abc$76119$abc$57861$auto$opt_dff.cc:219:make_patterns_logic$4160, arst=\reset, srst={ }
  95 cells in clk=\clock, en=$abc$76190$abc$57823$auto$opt_dff.cc:219:make_patterns_logic$4143, arst=\reset, srst={ }
  73 cells in clk=\clock, en=$abc$76272$abc$57777$auto$opt_dff.cc:219:make_patterns_logic$4126, arst=\reset, srst={ }
  82 cells in clk=\clock, en=$abc$76343$abc$57739$auto$opt_dff.cc:219:make_patterns_logic$4109, arst=\reset, srst={ }
  85 cells in clk=\clock, en=$abc$76425$abc$57693$auto$opt_dff.cc:219:make_patterns_logic$4092, arst=\reset, srst={ }
  83 cells in clk=\clock, en=$abc$76496$abc$57609$auto$opt_dff.cc:219:make_patterns_logic$4058, arst=\reset, srst={ }
  23 cells in clk=\clock, en=$abc$76646$abc$73840$auto$opt_dff.cc:219:make_patterns_logic$3009, arst=\reset, srst={ }
  96 cells in clk=\clock, en=$abc$76702$abc$57355$auto$opt_dff.cc:219:make_patterns_logic$3956, arst=\reset, srst={ }
  73 cells in clk=\clock, en=$abc$76778$abc$57395$auto$opt_dff.cc:219:make_patterns_logic$3973, arst=\reset, srst={ }
  41 cells in clk=\clock, en=$abc$76854$abc$71733$auto$opt_dff.cc:219:make_patterns_logic$2661, arst=\reset, srst={ }
  25 cells in clk=\clock, en=$abc$76899$abc$71696$auto$opt_dff.cc:219:make_patterns_logic$2644, arst=\reset, srst={ }
  31 cells in clk=\clock, en=$abc$76931$abc$71659$auto$opt_dff.cc:219:make_patterns_logic$2627, arst=\reset, srst={ }
  5 cells in clk=\clock, en=$abc$77017$abc$73833$auto$opt_dff.cc:194:make_patterns_logic$2973, arst=\reset, srst={ }
  10 cells in clk=\clock, en=$abc$86544$abc$73723$auto$opt_dff.cc:219:make_patterns_logic$2327, arst=\reset, srst={ }
  33 cells in clk=\clock, en=$abc$77040$abc$71881$auto$opt_dff.cc:219:make_patterns_logic$2729, arst=\reset, srst={ }
  5 cells in clk=\clock, en=$abc$77117$abc$59482$auto$opt_dff.cc:219:make_patterns_logic$4391, arst=\reset, srst={ }
  13 cells in clk=\clock, en=$abc$77187$abc$73688$auto$opt_dff.cc:219:make_patterns_logic$2960, arst=\reset, srst={ }
  6 cells in clk=\clock, en=$abc$77201$abc$73682$auto$opt_dff.cc:219:make_patterns_logic$2943, arst=\reset, srst={ }
  13 cells in clk=\clock, en=$abc$77209$abc$60676$auto$opt_dff.cc:219:make_patterns_logic$2452, arst=\reset, srst={ }
  8 cells in clk=\clock, en=$abc$77682$abc$72789$auto$opt_dff.cc:219:make_patterns_logic$2848, arst=\reset, srst={ }
  23 cells in clk=\clock, en=$abc$77695$abc$74065$auto$opt_dff.cc:219:make_patterns_logic$3900, arst=\reset, srst={ }
  38 cells in clk=\clock, en=$abc$77715$abc$72717$auto$opt_dff.cc:219:make_patterns_logic$2801, arst=\reset, srst={ }
  94 cells in clk=\clock, en=$abc$77757$abc$57945$auto$opt_dff.cc:219:make_patterns_logic$4194, arst=\reset, srst={ }
  42 cells in clk=\clock, en=$abc$77853$abc$71807$auto$opt_dff.cc:219:make_patterns_logic$2695, arst=\reset, srst={ }
  70 cells in clk=\clock, en=$abc$77889$abc$57308$auto$opt_dff.cc:219:make_patterns_logic$3939, arst=\reset, srst={ }
  94 cells in clk=\clock, en=$abc$78208$abc$57441$auto$opt_dff.cc:219:make_patterns_logic$3990, arst=\reset, srst={ }
  30 cells in clk=\clock, en=$abc$78289$abc$61918$auto$opt_dff.cc:219:make_patterns_logic$3045, arst=\reset, srst={ }
  29 cells in clk=\clock, en=$abc$78333$abc$61620$auto$opt_dff.cc:219:make_patterns_logic$2321, arst=\reset, srst={ }
  51 cells in clk=\clock, en=$abc$78384$abc$71918$auto$opt_dff.cc:219:make_patterns_logic$2746, arst=\reset, srst={ }
  25 cells in clk=\clock, en=$abc$78431$abc$71770$auto$opt_dff.cc:219:make_patterns_logic$2678, arst=\reset, srst={ }
  23 cells in clk=\clock, en=$abc$77159$abc$73699$auto$opt_dff.cc:194:make_patterns_logic$2963, arst=\reset, srst={ }
  85 cells in clk=\clock, en=$abc$74547$abc$57563$auto$opt_dff.cc:219:make_patterns_logic$4041, arst=\reset, srst={ }
  238 cells in clk=\clock, en=$abc$92474$abc$58004$auto$opt_dff.cc:219:make_patterns_logic$3498, arst=\reset, srst={ }
  6 cells in clk=\clock, en=$abc$78779$abc$59677$auto$opt_dff.cc:194:make_patterns_logic$4421, arst=\reset, srst={ }
  102 cells in clk=\clock, en=$abc$78788$abc$66511$auto$opt_dff.cc:219:make_patterns_logic$2433, arst=\reset, srst={ }
  35 cells in clk=\clock, en=$abc$78883$abc$71359$auto$opt_dff.cc:219:make_patterns_logic$2491, arst=\reset, srst={ }
  10 cells in clk=\clock, en=$abc$79052$abc$66371$auto$opt_dff.cc:219:make_patterns_logic$2372, arst=\reset, srst={ }
  41 cells in clk=\clock, en=$abc$79067$abc$71548$auto$opt_dff.cc:219:make_patterns_logic$2576, arst=\reset, srst={ }
  25 cells in clk=\clock, en=$abc$79112$abc$71511$auto$opt_dff.cc:219:make_patterns_logic$2559, arst=\reset, srst={ }
  42 cells in clk=\clock, en=$abc$79142$abc$71473$auto$opt_dff.cc:219:make_patterns_logic$2542, arst=\reset, srst={ }
  50 cells in clk=\clock, en=$abc$79189$abc$71436$auto$opt_dff.cc:219:make_patterns_logic$2525, arst=\reset, srst={ }
  35 cells in clk=\clock, en=$abc$79247$abc$71398$auto$opt_dff.cc:219:make_patterns_logic$2508, arst=\reset, srst={ }
  95 cells in clk=\clock, en=$abc$76571$abc$57647$auto$opt_dff.cc:219:make_patterns_logic$4075, arst=\reset, srst={ }
  884 cells in clk=\clock, en=$abc$79315$abc$59684$auto$opt_dff.cc:219:make_patterns_logic$3786, arst=\reset, srst={ }
  28 cells in clk=\clock, en=$abc$80465$abc$62876$auto$opt_dff.cc:219:make_patterns_logic$3079, arst=\reset, srst={ }
  111 cells in clk=\clock, en=$abc$80490$abc$62207$auto$opt_dff.cc:219:make_patterns_logic$3062, arst=\reset, srst={ }
  45 cells in clk=\clock, en=$abc$80624$abc$61976$auto$opt_dff.cc:219:make_patterns_logic$3176, arst=\reset, srst={ }
  442 cells in clk=\clock, en=$abc$75580$abc$58472$auto$opt_dff.cc:219:make_patterns_logic$4316, arst=\reset, srst={ }
  9 cells in clk=\clock, en=$abc$80750$abc$64217$auto$opt_dff.cc:219:make_patterns_logic$3572, arst=\reset, srst={ }
  92 cells in clk=\clock, en=$abc$80763$abc$63164$auto$opt_dff.cc:219:make_patterns_logic$3215, arst=\reset, srst={ }
  101 cells in clk=\clock, en=$abc$80865$abc$63056$auto$opt_dff.cc:219:make_patterns_logic$3157, arst=\reset, srst={ }
  13 cells in clk=\clock, en=$abc$81105$abc$62899$auto$opt_dff.cc:219:make_patterns_logic$3096, arst=\reset, srst={ }
  221 cells in clk=\clock, en=$abc$78471$abc$60691$auto$opt_dff.cc:219:make_patterns_logic$2469, arst=\reset, srst={ }
  26 cells in clk=\clock, en=$abc$81659$abc$66346$auto$opt_dff.cc:219:make_patterns_logic$2355, arst=\reset, srst={ }
  31 cells in clk=\clock, en=$abc$81681$abc$64183$auto$opt_dff.cc:219:make_patterns_logic$3198, arst=\reset, srst={ }
  22 cells in clk=\clock, en=$abc$81716$abc$64152$auto$opt_dff.cc:219:make_patterns_logic$3525, arst=\reset, srst={ }
  109 cells in clk=\clock, en=$abc$81741$abc$63789$auto$opt_dff.cc:219:make_patterns_logic$2774, arst=\reset, srst={ }
  41 cells in clk=\clock, en=$abc$77124$abc$71585$auto$opt_dff.cc:219:make_patterns_logic$2593, arst=\reset, srst={ }
  126 cells in clk=\clock, en=$abc$82321$abc$65747$auto$opt_dff.cc:219:make_patterns_logic$3487, arst=\reset, srst={ }
  27 cells in clk=\clock, en=$abc$83360$abc$65420$auto$opt_dff.cc:219:make_patterns_logic$3733, arst=\reset, srst={ }
  159 cells in clk=\clock, en=$abc$83194$abc$65822$auto$opt_dff.cc:219:make_patterns_logic$4222, arst=\reset, srst={ }
  98 cells in clk=\clock, en=$abc$83378$abc$63697$auto$opt_dff.cc:219:make_patterns_logic$3453, arst=\reset, srst={ }
  76 cells in clk=\clock, en=$abc$83485$abc$63659$auto$opt_dff.cc:219:make_patterns_logic$3436, arst=\reset, srst={ }
  6 cells in clk=\clock, en=$abc$83876$abc$65413$auto$opt_dff.cc:194:make_patterns_logic$3697, arst=\reset, srst={ }
  85 cells in clk=\clock, en=$abc$83884$abc$63583$auto$opt_dff.cc:219:make_patterns_logic$3402, arst=\reset, srst={ }
  7 cells in clk=\clock, en=$abc$86544$abc$65257$auto$opt_dff.cc:219:make_patterns_logic$3051, arst=\reset, srst={ }
  92 cells in clk=\clock, en=$abc$84128$abc$63545$auto$opt_dff.cc:219:make_patterns_logic$3385, arst=\reset, srst={ }
  90 cells in clk=\clock, en=$abc$84228$abc$63507$auto$opt_dff.cc:219:make_patterns_logic$3368, arst=\reset, srst={ }
  107 cells in clk=\clock, en=$abc$84330$abc$63469$auto$opt_dff.cc:219:make_patterns_logic$3351, arst=\reset, srst={ }
  22 cells in clk=\clock, en=$abc$84553$abc$65233$auto$opt_dff.cc:194:make_patterns_logic$3687, arst=\reset, srst={ }
  12 cells in clk=\clock, en=$abc$84578$abc$65219$auto$opt_dff.cc:219:make_patterns_logic$3684, arst=\reset, srst={ }
  5 cells in clk=\clock, en=$abc$84591$abc$65213$auto$opt_dff.cc:219:make_patterns_logic$3667, arst=\reset, srst={ }
  93 cells in clk=\clock, en=$abc$84598$abc$63393$auto$opt_dff.cc:219:make_patterns_logic$3317, arst=\reset, srst={ }
  106 cells in clk=\clock, en=$abc$84697$abc$63355$auto$opt_dff.cc:219:make_patterns_logic$3300, arst=\reset, srst={ }
  91 cells in clk=\clock, en=$abc$84812$abc$63317$auto$opt_dff.cc:219:make_patterns_logic$3283, arst=\reset, srst={ }
  96 cells in clk=\clock, en=$abc$84911$abc$63279$auto$opt_dff.cc:219:make_patterns_logic$3266, arst=\reset, srst={ }
  91 cells in clk=\clock, en=$abc$85011$abc$63241$auto$opt_dff.cc:219:make_patterns_logic$3249, arst=\reset, srst={ }
  544 cells in clk=\clock, en=$abc$85110$abc$56178$auto$opt_dff.cc:219:make_patterns_logic$4274, arst=\reset, srst={ }
  91 cells in clk=\clock, en=$abc$85647$abc$73739$auto$opt_dff.cc:219:make_patterns_logic$2979, arst=\reset, srst={ }
  119 cells in clk=\clock, en=$abc$85741$abc$57054$auto$opt_dff.cc:219:make_patterns_logic$3839, arst=\reset, srst={ }
  100 cells in clk=\clock, en=$abc$84446$abc$63431$auto$opt_dff.cc:219:make_patterns_logic$3334, arst=\reset, srst={ }
  56 cells in clk=\clock, en=$abc$85898$abc$65106$auto$opt_dff.cc:219:make_patterns_logic$3636, arst=\reset, srst={ }
  3777 cells in clk=\clock, en={ }, arst=\reset, srst={ }
  298 cells in clk=\clock, en=$abc$88816$abc$66075$auto$opt_dff.cc:219:make_patterns_logic$2338, arst=\reset, srst={ }
  516 cells in clk=\clock, en=$abc$89220$abc$73230$auto$opt_dff.cc:219:make_patterns_logic$2891, arst=\reset, srst={ }
  34 cells in clk=\clock, en=$abc$90246$abc$72755$auto$opt_dff.cc:219:make_patterns_logic$2474, arst=\reset, srst={ }
  48 cells in clk=\clock, en=$abc$90280$abc$73572$auto$opt_dff.cc:219:make_patterns_logic$2912, arst=\reset, srst={ }
  105 cells in clk=\clock, en=$abc$91032$abc$63735$auto$opt_dff.cc:219:make_patterns_logic$3470, arst=\reset, srst={ }
  193 cells in clk=\clock, en=$abc$77968$abc$61674$auto$opt_dff.cc:194:make_patterns_logic$2258, arst=\reset, srst={ }
  514 cells in clk=\clock, en=$abc$91148$abc$64655$auto$opt_dff.cc:219:make_patterns_logic$3615, arst=\reset, srst={ }
  41 cells in clk=\clock, en=$abc$77085$abc$71844$auto$opt_dff.cc:219:make_patterns_logic$2712, arst=\reset, srst={ }
  82 cells in clk=\clock, en=$abc$91655$abc$59540$auto$opt_dff.cc:219:make_patterns_logic$4427, arst=\reset, srst={ }
  60 cells in clk=\clock, en=$abc$91792$abc$59373$auto$opt_dff.cc:219:make_patterns_logic$4360, arst=\reset, srst={ }
  555 cells in clk=\clock, en=$abc$74939$abc$55315$auto$opt_dff.cc:219:make_patterns_logic$2826, arst=\reset, srst={ }
  37 cells in clk=\clock, en=$abc$92434$abc$66603$auto$opt_dff.cc:219:make_patterns_logic$3922, arst=\reset, srst={ }
  206 cells in clk=\clock, en=$abc$86016$abc$61990$auto$opt_dff.cc:219:make_patterns_logic$3193, arst=\reset, srst={ }
  103 cells in clk=\clock, en=$abc$83765$abc$63621$auto$opt_dff.cc:219:make_patterns_logic$3419, arst=\reset, srst={ }
  502 cells in clk=\clock, en=$abc$91912$abc$58901$auto$opt_dff.cc:219:make_patterns_logic$4339, arst=\reset, srst={ }
  452 cells in clk=\clock, en=$abc$82441$abc$65438$auto$opt_dff.cc:219:make_patterns_logic$3550, arst=\reset, srst={ }
  8 cells in clk=\clock, en=$abc$86544$abc$59524$auto$opt_dff.cc:219:make_patterns_logic$3775, arst=\reset, srst={ }
  599 cells in clk=\clock, en=$abc$89557$abc$73859$auto$opt_dff.cc:219:make_patterns_logic$3756, arst=\reset, srst={ }
  347 cells in clk=\clock, en=$abc$77240$abc$72800$auto$opt_dff.cc:219:make_patterns_logic$2868, arst=\reset, srst={ }
  75 cells in clk=\clock, en=$abc$78923$abc$66383$auto$opt_dff.cc:219:make_patterns_logic$2391, arst=\reset, srst={ }
  54 cells in clk=\clock, en=$abc$76975$abc$71622$auto$opt_dff.cc:219:make_patterns_logic$2610, arst=\reset, srst={ }
  102 cells in clk=\clock, en=$abc$80636$abc$63203$auto$opt_dff.cc:219:make_patterns_logic$3232, arst=\reset, srst={ }
  255 cells in clk=\clock, en=$abc$81120$abc$61419$auto$opt_dff.cc:219:make_patterns_logic$2308, arst=\reset, srst={ }
  102 cells in clk=\clock, en=$abc$80956$abc$62913$auto$opt_dff.cc:219:make_patterns_logic$3115, arst=\reset, srst={ }
  493 cells in clk=\clock, en=$abc$81854$abc$64225$auto$opt_dff.cc:219:make_patterns_logic$3592, arst=\reset, srst={ }
  568 cells in clk=\clock, en=$abc$90394$abc$71977$verific$n277$31, arst=\reset, srst={ }
  81 cells in clk=\clock, en=$abc$83979$abc$65274$auto$opt_dff.cc:219:make_patterns_logic$3703, arst=\reset, srst={ }
  300 cells in clk=\clock, en=$abc$83573$abc$60910$auto$opt_dff.cc:219:make_patterns_logic$3032, arst=\reset, srst={ }
  459 cells in clk=\clock, en=$abc$92708$abc$74075$auto$opt_dff.cc:219:make_patterns_logic$3917, arst=\reset, srst={ }

3.79.2. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$74293$abc$74026$auto$opt_dff.cc:219:make_patterns_logic$3769, asynchronously reset by \reset
Extracted 64 gates and 117 wires to a netlist network with 53 inputs and 27 outputs.

3.79.2.1. Executing ABC.

3.79.3. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$74345$abc$57041$auto$opt_dff.cc:219:make_patterns_logic$3820, asynchronously reset by \reset
Extracted 12 gates and 23 wires to a netlist network with 11 inputs and 7 outputs.

3.79.3.1. Executing ABC.

3.79.4. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$74363$abc$57196$auto$opt_dff.cc:219:make_patterns_logic$3881, asynchronously reset by \reset
Extracted 94 gates and 166 wires to a netlist network with 72 inputs and 5 outputs.

3.79.4.1. Executing ABC.

3.79.5. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$74394$abc$57479$auto$opt_dff.cc:219:make_patterns_logic$4007, asynchronously reset by \reset
Extracted 87 gates and 145 wires to a netlist network with 58 inputs and 23 outputs.

3.79.5.1. Executing ABC.

3.79.6. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$74473$abc$57525$auto$opt_dff.cc:219:make_patterns_logic$4024, asynchronously reset by \reset
Extracted 78 gates and 129 wires to a netlist network with 51 inputs and 14 outputs.

3.79.6.1. Executing ABC.

3.79.7. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$74625$abc$59488$auto$opt_dff.cc:219:make_patterns_logic$4408, asynchronously reset by \reset
Extracted 12 gates and 23 wires to a netlist network with 11 inputs and 4 outputs.

3.79.7.1. Executing ABC.

3.79.8. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$74639$abc$59501$auto$opt_dff.cc:194:make_patterns_logic$4411, asynchronously reset by \reset
Extracted 21 gates and 30 wires to a netlist network with 9 inputs and 3 outputs.

3.79.8.1. Executing ABC.

3.79.9. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$74765$abc$56971$auto$opt_dff.cc:219:make_patterns_logic$2285, asynchronously reset by \reset
Extracted 15 gates and 28 wires to a netlist network with 13 inputs and 8 outputs.

3.79.9.1. Executing ABC.

3.79.10. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$74787$abc$57019$auto$opt_dff.cc:219:make_patterns_logic$3803, asynchronously reset by \reset
Extracted 33 gates and 56 wires to a netlist network with 23 inputs and 14 outputs.

3.79.10.1. Executing ABC.

3.79.11. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$74658$abc$56102$auto$opt_dff.cc:219:make_patterns_logic$4211, asynchronously reset by \reset
Extracted 117 gates and 170 wires to a netlist network with 53 inputs and 55 outputs.

3.79.11.1. Executing ABC.

3.79.12. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$74822$abc$55239$auto$opt_dff.cc:219:make_patterns_logic$2763, asynchronously reset by \reset
Extracted 105 gates and 151 wires to a netlist network with 46 inputs and 52 outputs.

3.79.12.1. Executing ABC.

3.79.13. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$75560$abc$58458$auto$opt_dff.cc:219:make_patterns_logic$4296, asynchronously reset by \reset
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 5 outputs.

3.79.13.1. Executing ABC.

3.79.14. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$75986$abc$58386$auto$opt_dff.cc:219:make_patterns_logic$4249, asynchronously reset by \reset
Extracted 49 gates and 91 wires to a netlist network with 42 inputs and 28 outputs.

3.79.14.1. Executing ABC.

3.79.15. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$76037$abc$57907$auto$opt_dff.cc:219:make_patterns_logic$4177, asynchronously reset by \reset
Extracted 94 gates and 153 wires to a netlist network with 59 inputs and 22 outputs.

3.79.15.1. Executing ABC.

3.79.16. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$76119$abc$57861$auto$opt_dff.cc:219:make_patterns_logic$4160, asynchronously reset by \reset
Extracted 70 gates and 119 wires to a netlist network with 49 inputs and 15 outputs.

3.79.16.1. Executing ABC.

3.79.17. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$76190$abc$57823$auto$opt_dff.cc:219:make_patterns_logic$4143, asynchronously reset by \reset
Extracted 95 gates and 156 wires to a netlist network with 61 inputs and 22 outputs.

3.79.17.1. Executing ABC.

3.79.18. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$76272$abc$57777$auto$opt_dff.cc:219:make_patterns_logic$4126, asynchronously reset by \reset
Extracted 73 gates and 125 wires to a netlist network with 52 inputs and 17 outputs.

3.79.18.1. Executing ABC.

3.79.19. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$76343$abc$57739$auto$opt_dff.cc:219:make_patterns_logic$4109, asynchronously reset by \reset
Extracted 82 gates and 137 wires to a netlist network with 55 inputs and 15 outputs.

3.79.19.1. Executing ABC.

3.79.20. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$76425$abc$57693$auto$opt_dff.cc:219:make_patterns_logic$4092, asynchronously reset by \reset
Extracted 85 gates and 142 wires to a netlist network with 57 inputs and 22 outputs.

3.79.20.1. Executing ABC.

3.79.21. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$76496$abc$57609$auto$opt_dff.cc:219:make_patterns_logic$4058, asynchronously reset by \reset
Extracted 83 gates and 137 wires to a netlist network with 54 inputs and 16 outputs.

3.79.21.1. Executing ABC.

3.79.22. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$76646$abc$73840$auto$opt_dff.cc:219:make_patterns_logic$3009, asynchronously reset by \reset
Extracted 23 gates and 44 wires to a netlist network with 21 inputs and 8 outputs.

3.79.22.1. Executing ABC.

3.79.23. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$76702$abc$57355$auto$opt_dff.cc:219:make_patterns_logic$3956, asynchronously reset by \reset
Extracted 96 gates and 158 wires to a netlist network with 62 inputs and 23 outputs.

3.79.23.1. Executing ABC.

3.79.24. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$76778$abc$57395$auto$opt_dff.cc:219:make_patterns_logic$3973, asynchronously reset by \reset
Extracted 73 gates and 124 wires to a netlist network with 51 inputs and 16 outputs.

3.79.24.1. Executing ABC.

3.79.25. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$76854$abc$71733$auto$opt_dff.cc:219:make_patterns_logic$2661, asynchronously reset by \reset
Extracted 41 gates and 77 wires to a netlist network with 36 inputs and 26 outputs.

3.79.25.1. Executing ABC.

3.79.26. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$76899$abc$71696$auto$opt_dff.cc:219:make_patterns_logic$2644, asynchronously reset by \reset
Extracted 25 gates and 52 wires to a netlist network with 27 inputs and 14 outputs.

3.79.26.1. Executing ABC.

3.79.27. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$76931$abc$71659$auto$opt_dff.cc:219:make_patterns_logic$2627, asynchronously reset by \reset
Extracted 31 gates and 62 wires to a netlist network with 31 inputs and 19 outputs.

3.79.27.1. Executing ABC.

3.79.28. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$77017$abc$73833$auto$opt_dff.cc:194:make_patterns_logic$2973, asynchronously reset by \reset
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.79.28.1. Executing ABC.

3.79.29. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$86544$abc$73723$auto$opt_dff.cc:219:make_patterns_logic$2327, asynchronously reset by \reset
Extracted 10 gates and 17 wires to a netlist network with 7 inputs and 5 outputs.

3.79.29.1. Executing ABC.

3.79.30. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$77040$abc$71881$auto$opt_dff.cc:219:make_patterns_logic$2729, asynchronously reset by \reset
Extracted 33 gates and 65 wires to a netlist network with 32 inputs and 20 outputs.

3.79.30.1. Executing ABC.

3.79.31. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$77117$abc$59482$auto$opt_dff.cc:219:make_patterns_logic$4391, asynchronously reset by \reset
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 4 outputs.

3.79.31.1. Executing ABC.

3.79.32. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$77187$abc$73688$auto$opt_dff.cc:219:make_patterns_logic$2960, asynchronously reset by \reset
Extracted 13 gates and 24 wires to a netlist network with 11 inputs and 6 outputs.

3.79.32.1. Executing ABC.

3.79.33. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$77201$abc$73682$auto$opt_dff.cc:219:make_patterns_logic$2943, asynchronously reset by \reset
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs.

3.79.33.1. Executing ABC.

3.79.34. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$77209$abc$60676$auto$opt_dff.cc:219:make_patterns_logic$2452, asynchronously reset by \reset
Extracted 12 gates and 23 wires to a netlist network with 11 inputs and 9 outputs.

3.79.34.1. Executing ABC.

3.79.35. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$77682$abc$72789$auto$opt_dff.cc:219:make_patterns_logic$2848, asynchronously reset by \reset
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 4 outputs.

3.79.35.1. Executing ABC.

3.79.36. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$77695$abc$74065$auto$opt_dff.cc:219:make_patterns_logic$3900, asynchronously reset by \reset
Extracted 17 gates and 33 wires to a netlist network with 16 inputs and 10 outputs.

3.79.36.1. Executing ABC.

3.79.37. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$77715$abc$72717$auto$opt_dff.cc:219:make_patterns_logic$2801, asynchronously reset by \reset
Extracted 38 gates and 71 wires to a netlist network with 33 inputs and 16 outputs.

3.79.37.1. Executing ABC.

3.79.38. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$77757$abc$57945$auto$opt_dff.cc:219:make_patterns_logic$4194, asynchronously reset by \reset
Extracted 94 gates and 156 wires to a netlist network with 62 inputs and 31 outputs.

3.79.38.1. Executing ABC.

3.79.39. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$77853$abc$71807$auto$opt_dff.cc:219:make_patterns_logic$2695, asynchronously reset by \reset
Extracted 42 gates and 79 wires to a netlist network with 37 inputs and 26 outputs.

3.79.39.1. Executing ABC.

3.79.40. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$77889$abc$57308$auto$opt_dff.cc:219:make_patterns_logic$3939, asynchronously reset by \reset
Extracted 70 gates and 122 wires to a netlist network with 52 inputs and 18 outputs.

3.79.40.1. Executing ABC.

3.79.41. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$78208$abc$57441$auto$opt_dff.cc:219:make_patterns_logic$3990, asynchronously reset by \reset
Extracted 94 gates and 154 wires to a netlist network with 60 inputs and 23 outputs.

3.79.41.1. Executing ABC.

3.79.42. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$78289$abc$61918$auto$opt_dff.cc:219:make_patterns_logic$3045, asynchronously reset by \reset
Extracted 28 gates and 56 wires to a netlist network with 28 inputs and 19 outputs.

3.79.42.1. Executing ABC.

3.79.43. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$78333$abc$61620$auto$opt_dff.cc:219:make_patterns_logic$2321, asynchronously reset by \reset
Extracted 29 gates and 58 wires to a netlist network with 29 inputs and 20 outputs.

3.79.43.1. Executing ABC.

3.79.44. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$78384$abc$71918$auto$opt_dff.cc:219:make_patterns_logic$2746, asynchronously reset by \reset
Extracted 51 gates and 87 wires to a netlist network with 36 inputs and 35 outputs.

3.79.44.1. Executing ABC.

3.79.45. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$78431$abc$71770$auto$opt_dff.cc:219:make_patterns_logic$2678, asynchronously reset by \reset
Extracted 25 gates and 52 wires to a netlist network with 27 inputs and 14 outputs.

3.79.45.1. Executing ABC.

3.79.46. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$77159$abc$73699$auto$opt_dff.cc:194:make_patterns_logic$2963, asynchronously reset by \reset
Extracted 23 gates and 32 wires to a netlist network with 9 inputs and 4 outputs.

3.79.46.1. Executing ABC.

3.79.47. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$74547$abc$57563$auto$opt_dff.cc:219:make_patterns_logic$4041, asynchronously reset by \reset
Extracted 85 gates and 144 wires to a netlist network with 59 inputs and 23 outputs.

3.79.47.1. Executing ABC.

3.79.48. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$92474$abc$58004$auto$opt_dff.cc:219:make_patterns_logic$3498, asynchronously reset by \reset
Extracted 238 gates and 397 wires to a netlist network with 159 inputs and 217 outputs.

3.79.48.1. Executing ABC.

3.79.49. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$78779$abc$59677$auto$opt_dff.cc:194:make_patterns_logic$4421, asynchronously reset by \reset
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 4 outputs.

3.79.49.1. Executing ABC.

3.79.50. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$78788$abc$66511$auto$opt_dff.cc:219:make_patterns_logic$2433, asynchronously reset by \reset
Extracted 96 gates and 170 wires to a netlist network with 74 inputs and 10 outputs.

3.79.50.1. Executing ABC.

3.79.51. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$78883$abc$71359$auto$opt_dff.cc:219:make_patterns_logic$2491, asynchronously reset by \reset
Extracted 35 gates and 68 wires to a netlist network with 33 inputs and 22 outputs.

3.79.51.1. Executing ABC.

3.79.52. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$79052$abc$66371$auto$opt_dff.cc:219:make_patterns_logic$2372, asynchronously reset by \reset
Extracted 10 gates and 20 wires to a netlist network with 10 inputs and 6 outputs.

3.79.52.1. Executing ABC.

3.79.53. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$79067$abc$71548$auto$opt_dff.cc:219:make_patterns_logic$2576, asynchronously reset by \reset
Extracted 41 gates and 77 wires to a netlist network with 36 inputs and 26 outputs.

3.79.53.1. Executing ABC.

3.79.54. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$79112$abc$71511$auto$opt_dff.cc:219:make_patterns_logic$2559, asynchronously reset by \reset
Extracted 25 gates and 52 wires to a netlist network with 27 inputs and 14 outputs.

3.79.54.1. Executing ABC.

3.79.55. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$79142$abc$71473$auto$opt_dff.cc:219:make_patterns_logic$2542, asynchronously reset by \reset
Extracted 42 gates and 83 wires to a netlist network with 41 inputs and 23 outputs.

3.79.55.1. Executing ABC.

3.79.56. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$79189$abc$71436$auto$opt_dff.cc:219:make_patterns_logic$2525, asynchronously reset by \reset
Extracted 50 gates and 95 wires to a netlist network with 45 inputs and 23 outputs.

3.79.56.1. Executing ABC.

3.79.57. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$79247$abc$71398$auto$opt_dff.cc:219:make_patterns_logic$2508, asynchronously reset by \reset
Extracted 35 gates and 69 wires to a netlist network with 34 inputs and 20 outputs.

3.79.57.1. Executing ABC.

3.79.58. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$76571$abc$57647$auto$opt_dff.cc:219:make_patterns_logic$4075, asynchronously reset by \reset
Extracted 95 gates and 157 wires to a netlist network with 62 inputs and 22 outputs.

3.79.58.1. Executing ABC.

3.79.59. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$79315$abc$59684$auto$opt_dff.cc:219:make_patterns_logic$3786, asynchronously reset by \reset
Extracted 884 gates and 1156 wires to a netlist network with 272 inputs and 416 outputs.

3.79.59.1. Executing ABC.

3.79.60. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$80465$abc$62876$auto$opt_dff.cc:219:make_patterns_logic$3079, asynchronously reset by \reset
Extracted 28 gates and 48 wires to a netlist network with 20 inputs and 11 outputs.

3.79.60.1. Executing ABC.

3.79.61. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$80490$abc$62207$auto$opt_dff.cc:219:make_patterns_logic$3062, asynchronously reset by \reset
Extracted 111 gates and 261 wires to a netlist network with 150 inputs and 104 outputs.

3.79.61.1. Executing ABC.

3.79.62. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$80624$abc$61976$auto$opt_dff.cc:219:make_patterns_logic$3176, asynchronously reset by \reset
Extracted 41 gates and 86 wires to a netlist network with 45 inputs and 28 outputs.

3.79.62.1. Executing ABC.

3.79.63. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$75580$abc$58472$auto$opt_dff.cc:219:make_patterns_logic$4316, asynchronously reset by \reset
Extracted 410 gates and 634 wires to a netlist network with 224 inputs and 127 outputs.

3.79.63.1. Executing ABC.

3.79.64. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$80750$abc$64217$auto$opt_dff.cc:219:make_patterns_logic$3572, asynchronously reset by \reset
Extracted 9 gates and 18 wires to a netlist network with 9 inputs and 4 outputs.

3.79.64.1. Executing ABC.

3.79.65. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$80763$abc$63164$auto$opt_dff.cc:219:make_patterns_logic$3215, asynchronously reset by \reset
Extracted 92 gates and 140 wires to a netlist network with 48 inputs and 11 outputs.

3.79.65.1. Executing ABC.

3.79.66. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$80865$abc$63056$auto$opt_dff.cc:219:make_patterns_logic$3157, asynchronously reset by \reset
Extracted 97 gates and 171 wires to a netlist network with 74 inputs and 13 outputs.

3.79.66.1. Executing ABC.

3.79.67. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$81105$abc$62899$auto$opt_dff.cc:219:make_patterns_logic$3096, asynchronously reset by \reset
Extracted 13 gates and 24 wires to a netlist network with 11 inputs and 8 outputs.

3.79.67.1. Executing ABC.

3.79.68. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$78471$abc$60691$auto$opt_dff.cc:219:make_patterns_logic$2469, asynchronously reset by \reset
Extracted 217 gates and 300 wires to a netlist network with 83 inputs and 99 outputs.

3.79.68.1. Executing ABC.

3.79.69. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$81659$abc$66346$auto$opt_dff.cc:219:make_patterns_logic$2355, asynchronously reset by \reset
Extracted 26 gates and 45 wires to a netlist network with 19 inputs and 9 outputs.

3.79.69.1. Executing ABC.

3.79.70. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$81681$abc$64183$auto$opt_dff.cc:219:make_patterns_logic$3198, asynchronously reset by \reset
Extracted 31 gates and 53 wires to a netlist network with 22 inputs and 9 outputs.

3.79.70.1. Executing ABC.

3.79.71. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$81716$abc$64152$auto$opt_dff.cc:219:make_patterns_logic$3525, asynchronously reset by \reset
Extracted 22 gates and 41 wires to a netlist network with 19 inputs and 7 outputs.

3.79.71.1. Executing ABC.

3.79.72. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$81741$abc$63789$auto$opt_dff.cc:219:make_patterns_logic$2774, asynchronously reset by \reset
Extracted 109 gates and 207 wires to a netlist network with 98 inputs and 87 outputs.

3.79.72.1. Executing ABC.

3.79.73. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$77124$abc$71585$auto$opt_dff.cc:219:make_patterns_logic$2593, asynchronously reset by \reset
Extracted 41 gates and 81 wires to a netlist network with 40 inputs and 22 outputs.

3.79.73.1. Executing ABC.

3.79.74. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$82321$abc$65747$auto$opt_dff.cc:219:make_patterns_logic$3487, asynchronously reset by \reset
Extracted 126 gates and 185 wires to a netlist network with 59 inputs and 53 outputs.

3.79.74.1. Executing ABC.

3.79.75. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$83360$abc$65420$auto$opt_dff.cc:219:make_patterns_logic$3733, asynchronously reset by \reset
Extracted 27 gates and 52 wires to a netlist network with 25 inputs and 8 outputs.

3.79.75.1. Executing ABC.

3.79.76. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$83194$abc$65822$auto$opt_dff.cc:219:make_patterns_logic$4222, asynchronously reset by \reset
Extracted 159 gates and 264 wires to a netlist network with 105 inputs and 131 outputs.

3.79.76.1. Executing ABC.

3.79.77. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$83378$abc$63697$auto$opt_dff.cc:219:make_patterns_logic$3453, asynchronously reset by \reset
Extracted 98 gates and 144 wires to a netlist network with 46 inputs and 9 outputs.

3.79.77.1. Executing ABC.

3.79.78. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$83485$abc$63659$auto$opt_dff.cc:219:make_patterns_logic$3436, asynchronously reset by \reset
Extracted 76 gates and 121 wires to a netlist network with 45 inputs and 9 outputs.

3.79.78.1. Executing ABC.

3.79.79. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$83876$abc$65413$auto$opt_dff.cc:194:make_patterns_logic$3697, asynchronously reset by \reset
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 3 outputs.

3.79.79.1. Executing ABC.

3.79.80. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$83884$abc$63583$auto$opt_dff.cc:219:make_patterns_logic$3402, asynchronously reset by \reset
Extracted 85 gates and 132 wires to a netlist network with 47 inputs and 11 outputs.

3.79.80.1. Executing ABC.

3.79.81. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$86544$abc$65257$auto$opt_dff.cc:219:make_patterns_logic$3051, asynchronously reset by \reset
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 3 outputs.

3.79.81.1. Executing ABC.

3.79.82. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$84128$abc$63545$auto$opt_dff.cc:219:make_patterns_logic$3385, asynchronously reset by \reset
Extracted 92 gates and 139 wires to a netlist network with 47 inputs and 10 outputs.

3.79.82.1. Executing ABC.

3.79.83. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$84228$abc$63507$auto$opt_dff.cc:219:make_patterns_logic$3368, asynchronously reset by \reset
Extracted 90 gates and 136 wires to a netlist network with 46 inputs and 10 outputs.

3.79.83.1. Executing ABC.

3.79.84. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$84330$abc$63469$auto$opt_dff.cc:219:make_patterns_logic$3351, asynchronously reset by \reset
Extracted 107 gates and 155 wires to a netlist network with 48 inputs and 11 outputs.

3.79.84.1. Executing ABC.

3.79.85. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$84553$abc$65233$auto$opt_dff.cc:194:make_patterns_logic$3687, asynchronously reset by \reset
Extracted 22 gates and 33 wires to a netlist network with 11 inputs and 4 outputs.

3.79.85.1. Executing ABC.

3.79.86. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$84578$abc$65219$auto$opt_dff.cc:219:make_patterns_logic$3684, asynchronously reset by \reset
Extracted 12 gates and 23 wires to a netlist network with 11 inputs and 6 outputs.

3.79.86.1. Executing ABC.

3.79.87. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$84591$abc$65213$auto$opt_dff.cc:219:make_patterns_logic$3667, asynchronously reset by \reset
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 4 outputs.

3.79.87.1. Executing ABC.

3.79.88. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$84598$abc$63393$auto$opt_dff.cc:219:make_patterns_logic$3317, asynchronously reset by \reset
Extracted 93 gates and 142 wires to a netlist network with 49 inputs and 13 outputs.

3.79.88.1. Executing ABC.

3.79.89. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$84697$abc$63355$auto$opt_dff.cc:219:make_patterns_logic$3300, asynchronously reset by \reset
Extracted 106 gates and 153 wires to a netlist network with 47 inputs and 10 outputs.

3.79.89.1. Executing ABC.

3.79.90. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$84812$abc$63317$auto$opt_dff.cc:219:make_patterns_logic$3283, asynchronously reset by \reset
Extracted 91 gates and 138 wires to a netlist network with 47 inputs and 11 outputs.

3.79.90.1. Executing ABC.

3.79.91. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$84911$abc$63279$auto$opt_dff.cc:219:make_patterns_logic$3266, asynchronously reset by \reset
Extracted 96 gates and 144 wires to a netlist network with 48 inputs and 11 outputs.

3.79.91.1. Executing ABC.

3.79.92. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$85011$abc$63241$auto$opt_dff.cc:219:make_patterns_logic$3249, asynchronously reset by \reset
Extracted 91 gates and 138 wires to a netlist network with 47 inputs and 11 outputs.

3.79.92.1. Executing ABC.

3.79.93. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$85110$abc$56178$auto$opt_dff.cc:219:make_patterns_logic$4274, asynchronously reset by \reset
Extracted 542 gates and 654 wires to a netlist network with 112 inputs and 132 outputs.

3.79.93.1. Executing ABC.

3.79.94. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$85647$abc$73739$auto$opt_dff.cc:219:make_patterns_logic$2979, asynchronously reset by \reset
Extracted 91 gates and 185 wires to a netlist network with 94 inputs and 31 outputs.

3.79.94.1. Executing ABC.

3.79.95. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$85741$abc$57054$auto$opt_dff.cc:219:make_patterns_logic$3839, asynchronously reset by \reset
Extracted 119 gates and 185 wires to a netlist network with 66 inputs and 37 outputs.

3.79.95.1. Executing ABC.

3.79.96. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$84446$abc$63431$auto$opt_dff.cc:219:make_patterns_logic$3334, asynchronously reset by \reset
Extracted 100 gates and 148 wires to a netlist network with 48 inputs and 10 outputs.

3.79.96.1. Executing ABC.

3.79.97. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$85898$abc$65106$auto$opt_dff.cc:219:make_patterns_logic$3636, asynchronously reset by \reset
Extracted 56 gates and 113 wires to a netlist network with 57 inputs and 40 outputs.

3.79.97.1. Executing ABC.

3.79.98. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, asynchronously reset by \reset
Extracted 3500 gates and 5454 wires to a netlist network with 1953 inputs and 1173 outputs.

3.79.98.1. Executing ABC.

3.79.99. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$88816$abc$66075$auto$opt_dff.cc:219:make_patterns_logic$2338, asynchronously reset by \reset
Extracted 297 gates and 689 wires to a netlist network with 392 inputs and 240 outputs.

3.79.99.1. Executing ABC.

3.79.100. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$89220$abc$73230$auto$opt_dff.cc:219:make_patterns_logic$2891, asynchronously reset by \reset
Extracted 516 gates and 780 wires to a netlist network with 264 inputs and 127 outputs.

3.79.100.1. Executing ABC.

3.79.101. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$90246$abc$72755$auto$opt_dff.cc:219:make_patterns_logic$2474, asynchronously reset by \reset
Extracted 34 gates and 56 wires to a netlist network with 22 inputs and 12 outputs.

3.79.101.1. Executing ABC.

3.79.102. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$90280$abc$73572$auto$opt_dff.cc:219:make_patterns_logic$2912, asynchronously reset by \reset
Extracted 48 gates and 97 wires to a netlist network with 49 inputs and 34 outputs.

3.79.102.1. Executing ABC.

3.79.103. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$91032$abc$63735$auto$opt_dff.cc:219:make_patterns_logic$3470, asynchronously reset by \reset
Extracted 105 gates and 158 wires to a netlist network with 53 inputs and 24 outputs.

3.79.103.1. Executing ABC.

3.79.104. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$77968$abc$61674$auto$opt_dff.cc:194:make_patterns_logic$2258, asynchronously reset by \reset
Extracted 193 gates and 374 wires to a netlist network with 181 inputs and 79 outputs.

3.79.104.1. Executing ABC.

3.79.105. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$91148$abc$64655$auto$opt_dff.cc:219:make_patterns_logic$3615, asynchronously reset by \reset
Extracted 514 gates and 678 wires to a netlist network with 164 inputs and 80 outputs.

3.79.105.1. Executing ABC.

3.79.106. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$77085$abc$71844$auto$opt_dff.cc:219:make_patterns_logic$2712, asynchronously reset by \reset
Extracted 41 gates and 81 wires to a netlist network with 40 inputs and 21 outputs.

3.79.106.1. Executing ABC.

3.79.107. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$91655$abc$59540$auto$opt_dff.cc:219:make_patterns_logic$4427, asynchronously reset by \reset
Extracted 80 gates and 118 wires to a netlist network with 38 inputs and 74 outputs.

3.79.107.1. Executing ABC.

3.79.108. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$91792$abc$59373$auto$opt_dff.cc:219:make_patterns_logic$4360, asynchronously reset by \reset
Extracted 60 gates and 119 wires to a netlist network with 59 inputs and 35 outputs.

3.79.108.1. Executing ABC.

3.79.109. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$74939$abc$55315$auto$opt_dff.cc:219:make_patterns_logic$2826, asynchronously reset by \reset
Extracted 555 gates and 671 wires to a netlist network with 116 inputs and 124 outputs.

3.79.109.1. Executing ABC.

3.79.110. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$92434$abc$66603$auto$opt_dff.cc:219:make_patterns_logic$3922, asynchronously reset by \reset
Extracted 37 gates and 63 wires to a netlist network with 26 inputs and 13 outputs.

3.79.110.1. Executing ABC.

3.79.111. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$86016$abc$61990$auto$opt_dff.cc:219:make_patterns_logic$3193, asynchronously reset by \reset
Extracted 202 gates and 308 wires to a netlist network with 106 inputs and 116 outputs.

3.79.111.1. Executing ABC.

3.79.112. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$83765$abc$63621$auto$opt_dff.cc:219:make_patterns_logic$3419, asynchronously reset by \reset
Extracted 103 gates and 152 wires to a netlist network with 49 inputs and 13 outputs.

3.79.112.1. Executing ABC.

3.79.113. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$91912$abc$58901$auto$opt_dff.cc:219:make_patterns_logic$4339, asynchronously reset by \reset
Extracted 502 gates and 661 wires to a netlist network with 159 inputs and 72 outputs.

3.79.113.1. Executing ABC.

3.79.114. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$82441$abc$65438$auto$opt_dff.cc:219:make_patterns_logic$3550, asynchronously reset by \reset
Extracted 450 gates and 568 wires to a netlist network with 118 inputs and 134 outputs.

3.79.114.1. Executing ABC.

3.79.115. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$101156$abc$86544$abc$59524$auto$opt_dff.cc:219:make_patterns_logic$3775, asynchronously reset by \reset
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 3 outputs.

3.79.115.1. Executing ABC.

3.79.116. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$89557$abc$73859$auto$opt_dff.cc:219:make_patterns_logic$3756, asynchronously reset by \reset
Extracted 530 gates and 742 wires to a netlist network with 212 inputs and 115 outputs.

3.79.116.1. Executing ABC.

3.79.117. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$77240$abc$72800$auto$opt_dff.cc:219:make_patterns_logic$2868, asynchronously reset by \reset
Extracted 315 gates and 456 wires to a netlist network with 141 inputs and 109 outputs.

3.79.117.1. Executing ABC.

3.79.118. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$78923$abc$66383$auto$opt_dff.cc:219:make_patterns_logic$2391, asynchronously reset by \reset
Extracted 75 gates and 147 wires to a netlist network with 72 inputs and 43 outputs.

3.79.118.1. Executing ABC.

3.79.119. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$76975$abc$71622$auto$opt_dff.cc:219:make_patterns_logic$2610, asynchronously reset by \reset
Extracted 54 gates and 99 wires to a netlist network with 45 inputs and 22 outputs.

3.79.119.1. Executing ABC.

3.79.120. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$80636$abc$63203$auto$opt_dff.cc:219:make_patterns_logic$3232, asynchronously reset by \reset
Extracted 102 gates and 150 wires to a netlist network with 48 inputs and 11 outputs.

3.79.120.1. Executing ABC.

3.79.121. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$81120$abc$61419$auto$opt_dff.cc:219:make_patterns_logic$2308, asynchronously reset by \reset
Extracted 189 gates and 283 wires to a netlist network with 94 inputs and 86 outputs.

3.79.121.1. Executing ABC.

3.79.122. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$80956$abc$62913$auto$opt_dff.cc:219:make_patterns_logic$3115, asynchronously reset by \reset
Extracted 102 gates and 174 wires to a netlist network with 72 inputs and 46 outputs.

3.79.122.1. Executing ABC.

3.79.123. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$81854$abc$64225$auto$opt_dff.cc:219:make_patterns_logic$3592, asynchronously reset by \reset
Extracted 461 gates and 720 wires to a netlist network with 259 inputs and 140 outputs.

3.79.123.1. Executing ABC.

3.79.124. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$90394$abc$71977$verific$n277$31, asynchronously reset by \reset
Extracted 568 gates and 847 wires to a netlist network with 279 inputs and 393 outputs.

3.79.124.1. Executing ABC.

3.79.125. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$83979$abc$65274$auto$opt_dff.cc:219:make_patterns_logic$3703, asynchronously reset by \reset
Extracted 81 gates and 122 wires to a netlist network with 41 inputs and 74 outputs.

3.79.125.1. Executing ABC.

3.79.126. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$83573$abc$60910$auto$opt_dff.cc:219:make_patterns_logic$3032, asynchronously reset by \reset
Extracted 227 gates and 332 wires to a netlist network with 105 inputs and 88 outputs.

3.79.126.1. Executing ABC.

3.79.127. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$92708$abc$74075$auto$opt_dff.cc:219:make_patterns_logic$3917, asynchronously reset by \reset
Extracted 418 gates and 625 wires to a netlist network with 207 inputs and 130 outputs.

3.79.127.1. Executing ABC.

yosys> abc -dff

3.80. Executing ABC pass (technology mapping using ABC).

3.80.1. Summary of detected clock domains:
  61 cells in clk=\clock, en=$abc$93181$abc$74293$abc$74026$auto$opt_dff.cc:219:make_patterns_logic$3769, arst=\reset, srst={ }
  11 cells in clk=\clock, en=$abc$93245$abc$74345$abc$57041$auto$opt_dff.cc:219:make_patterns_logic$3820, arst=\reset, srst={ }
  93 cells in clk=\clock, en=$abc$93259$abc$74363$abc$57196$auto$opt_dff.cc:219:make_patterns_logic$3881, arst=\reset, srst={ }
  101 cells in clk=\clock, en=$abc$93354$abc$74394$abc$57479$auto$opt_dff.cc:219:make_patterns_logic$4007, arst=\reset, srst={ }
  12 cells in clk=\clock, en=$abc$93529$abc$74625$abc$59488$auto$opt_dff.cc:219:make_patterns_logic$4408, arst=\reset, srst={ }
  19 cells in clk=\clock, en=$abc$93543$abc$74639$abc$59501$auto$opt_dff.cc:194:make_patterns_logic$4411, arst=\reset, srst={ }
  19 cells in clk=\clock, en=$abc$93565$abc$74765$abc$56971$auto$opt_dff.cc:219:make_patterns_logic$2285, arst=\reset, srst={ }
  37 cells in clk=\clock, en=$abc$93583$abc$74787$abc$57019$auto$opt_dff.cc:219:make_patterns_logic$3803, arst=\reset, srst={ }
  121 cells in clk=\clock, en=$abc$93617$abc$74658$abc$56102$auto$opt_dff.cc:219:make_patterns_logic$4211, arst=\reset, srst={ }
  126 cells in clk=\clock, en=$abc$93742$abc$74822$abc$55239$auto$opt_dff.cc:219:make_patterns_logic$2763, arst=\reset, srst={ }
  10 cells in clk=\clock, en=$abc$93851$abc$75560$abc$58458$auto$opt_dff.cc:219:make_patterns_logic$4296, arst=\reset, srst={ }
  50 cells in clk=\clock, en=$abc$93865$abc$75986$abc$58386$auto$opt_dff.cc:219:make_patterns_logic$4249, arst=\reset, srst={ }
  101 cells in clk=\clock, en=$abc$93915$abc$76037$abc$57907$auto$opt_dff.cc:219:make_patterns_logic$4177, arst=\reset, srst={ }
  76 cells in clk=\clock, en=$abc$94008$abc$76119$abc$57861$auto$opt_dff.cc:219:make_patterns_logic$4160, arst=\reset, srst={ }
  101 cells in clk=\clock, en=$abc$94088$abc$76190$abc$57823$auto$opt_dff.cc:219:make_patterns_logic$4143, arst=\reset, srst={ }
  78 cells in clk=\clock, en=$abc$94186$abc$76272$abc$57777$auto$opt_dff.cc:219:make_patterns_logic$4126, arst=\reset, srst={ }
  106 cells in clk=\clock, en=$abc$94268$abc$76343$abc$57739$auto$opt_dff.cc:219:make_patterns_logic$4109, arst=\reset, srst={ }
  77 cells in clk=\clock, en=$abc$94364$abc$76425$abc$57693$auto$opt_dff.cc:219:make_patterns_logic$4092, arst=\reset, srst={ }
  28 cells in clk=\clock, en=$abc$94539$abc$76646$abc$73840$auto$opt_dff.cc:219:make_patterns_logic$3009, arst=\reset, srst={ }
  88 cells in clk=\clock, en=$abc$94453$abc$76496$abc$57609$auto$opt_dff.cc:219:make_patterns_logic$4058, arst=\reset, srst={ }
  88 cells in clk=\clock, en=$abc$94565$abc$76702$abc$57355$auto$opt_dff.cc:219:make_patterns_logic$3956, arst=\reset, srst={ }
  93 cells in clk=\clock, en=$abc$94658$abc$76778$abc$57395$auto$opt_dff.cc:219:make_patterns_logic$3973, arst=\reset, srst={ }
  37 cells in clk=\clock, en=$abc$94741$abc$76854$abc$71733$auto$opt_dff.cc:219:make_patterns_logic$2661, arst=\reset, srst={ }
  21 cells in clk=\clock, en=$abc$94788$abc$76899$abc$71696$auto$opt_dff.cc:219:make_patterns_logic$2644, arst=\reset, srst={ }
  61 cells in clk=\clock, en=$abc$94823$abc$76931$abc$71659$auto$opt_dff.cc:219:make_patterns_logic$2627, arst=\reset, srst={ }
  5 cells in clk=\clock, en=$abc$94863$abc$77017$abc$73833$auto$opt_dff.cc:194:make_patterns_logic$2973, arst=\reset, srst={ }
  10 cells in clk=\clock, en=$abc$101156$abc$86544$abc$73723$auto$opt_dff.cc:219:make_patterns_logic$2327, arst=\reset, srst={ }
  5 cells in clk=\clock, en=$abc$94926$abc$77117$abc$59482$auto$opt_dff.cc:219:make_patterns_logic$4391, arst=\reset, srst={ }
  39 cells in clk=\clock, en=$abc$94885$abc$77040$abc$71881$auto$opt_dff.cc:219:make_patterns_logic$2729, arst=\reset, srst={ }
  11 cells in clk=\clock, en=$abc$94933$abc$77187$abc$73688$auto$opt_dff.cc:219:make_patterns_logic$2960, arst=\reset, srst={ }
  6 cells in clk=\clock, en=$abc$94948$abc$77201$abc$73682$auto$opt_dff.cc:219:make_patterns_logic$2943, arst=\reset, srst={ }
  18 cells in clk=\clock, en=$abc$94956$abc$77209$abc$60676$auto$opt_dff.cc:219:make_patterns_logic$2452, arst=\reset, srst={ }
  8 cells in clk=\clock, en=$abc$94971$abc$77682$abc$72789$auto$opt_dff.cc:219:make_patterns_logic$2848, arst=\reset, srst={ }
  23 cells in clk=\clock, en=$abc$94982$abc$77695$abc$74065$auto$opt_dff.cc:219:make_patterns_logic$3900, arst=\reset, srst={ }
  39 cells in clk=\clock, en=$abc$95001$abc$77715$abc$72717$auto$opt_dff.cc:219:make_patterns_logic$2801, arst=\reset, srst={ }
  124 cells in clk=\clock, en=$abc$95041$abc$77757$abc$57945$auto$opt_dff.cc:219:make_patterns_logic$4194, arst=\reset, srst={ }
  62 cells in clk=\clock, en=$abc$95146$abc$77853$abc$71807$auto$opt_dff.cc:219:make_patterns_logic$2695, arst=\reset, srst={ }
  85 cells in clk=\clock, en=$abc$95193$abc$77889$abc$57308$auto$opt_dff.cc:219:make_patterns_logic$3939, arst=\reset, srst={ }
  16 cells in clk=\clock, en=$abc$95368$abc$78289$abc$61918$auto$opt_dff.cc:219:make_patterns_logic$3045, arst=\reset, srst={ }
  28 cells in clk=\clock, en=$abc$95399$abc$78333$abc$61620$auto$opt_dff.cc:219:make_patterns_logic$2321, arst=\reset, srst={ }
  38 cells in clk=\clock, en=$abc$95431$abc$78384$abc$71918$auto$opt_dff.cc:219:make_patterns_logic$2746, arst=\reset, srst={ }
  18 cells in clk=\clock, en=$abc$95524$abc$77159$abc$73699$auto$opt_dff.cc:194:make_patterns_logic$2963, arst=\reset, srst={ }
  7 cells in clk=\clock, en=$abc$95876$abc$78779$abc$59677$auto$opt_dff.cc:194:make_patterns_logic$4421, arst=\reset, srst={ }
  181 cells in clk=\clock, en=$abc$95635$abc$92474$abc$58004$auto$opt_dff.cc:219:make_patterns_logic$3498, arst=\reset, srst={ }
  22 cells in clk=\clock, en=$abc$95884$abc$78788$abc$66511$auto$opt_dff.cc:219:make_patterns_logic$2433, arst=\reset, srst={ }
  9 cells in clk=\clock, en=$abc$96023$abc$79052$abc$66371$auto$opt_dff.cc:219:make_patterns_logic$2372, arst=\reset, srst={ }
  66 cells in clk=\clock, en=$abc$96036$abc$79067$abc$71548$auto$opt_dff.cc:219:make_patterns_logic$2576, arst=\reset, srst={ }
  22 cells in clk=\clock, en=$abc$96083$abc$79112$abc$71511$auto$opt_dff.cc:219:make_patterns_logic$2559, arst=\reset, srst={ }
  36 cells in clk=\clock, en=$abc$96118$abc$79142$abc$71473$auto$opt_dff.cc:219:make_patterns_logic$2542, arst=\reset, srst={ }
  32 cells in clk=\clock, en=$abc$96168$abc$79189$abc$71436$auto$opt_dff.cc:219:make_patterns_logic$2525, arst=\reset, srst={ }
  67 cells in clk=\clock, en=$abc$96224$abc$79247$abc$71398$auto$opt_dff.cc:219:make_patterns_logic$2508, arst=\reset, srst={ }
  780 cells in clk=\clock, en=$abc$96369$abc$79315$abc$59684$auto$opt_dff.cc:219:make_patterns_logic$3786, arst=\reset, srst={ }
  28 cells in clk=\clock, en=$abc$97269$abc$80465$abc$62876$auto$opt_dff.cc:219:make_patterns_logic$3079, arst=\reset, srst={ }
  100 cells in clk=\clock, en=$abc$97298$abc$80490$abc$62207$auto$opt_dff.cc:219:make_patterns_logic$3062, arst=\reset, srst={ }
  45 cells in clk=\clock, en=$abc$97412$abc$80624$abc$61976$auto$opt_dff.cc:219:make_patterns_logic$3176, arst=\reset, srst={ }
  33 cells in clk=\clock, en=$abc$109952$abc$76975$abc$71622$auto$opt_dff.cc:219:make_patterns_logic$2610, arst=\reset, srst={ }
  449 cells in clk=\clock, en=$abc$97457$abc$75580$abc$58472$auto$opt_dff.cc:219:make_patterns_logic$4316, arst=\reset, srst={ }
  10 cells in clk=\clock, en=$abc$97868$abc$80750$abc$64217$auto$opt_dff.cc:219:make_patterns_logic$3572, arst=\reset, srst={ }
  116 cells in clk=\clock, en=$abc$97880$abc$80763$abc$63164$auto$opt_dff.cc:219:make_patterns_logic$3215, arst=\reset, srst={ }
  95 cells in clk=\clock, en=$abc$97993$abc$80865$abc$63056$auto$opt_dff.cc:219:make_patterns_logic$3157, arst=\reset, srst={ }
  94 cells in clk=\clock, en=$abc$95272$abc$78208$abc$57441$auto$opt_dff.cc:219:make_patterns_logic$3990, arst=\reset, srst={ }
  12 cells in clk=\clock, en=$abc$98088$abc$81105$abc$62899$auto$opt_dff.cc:219:make_patterns_logic$3096, arst=\reset, srst={ }
  29 cells in clk=\clock, en=$abc$98382$abc$81659$abc$66346$auto$opt_dff.cc:219:make_patterns_logic$2355, arst=\reset, srst={ }
  34 cells in clk=\clock, en=$abc$98411$abc$81681$abc$64183$auto$opt_dff.cc:219:make_patterns_logic$3198, arst=\reset, srst={ }
  42 cells in clk=\clock, en=$abc$98443$abc$81716$abc$64152$auto$opt_dff.cc:219:make_patterns_logic$3525, arst=\reset, srst={ }
  113 cells in clk=\clock, en=$abc$98469$abc$81741$abc$63789$auto$opt_dff.cc:219:make_patterns_logic$2774, arst=\reset, srst={ }
  29 cells in clk=\clock, en=$abc$98582$abc$77124$abc$71585$auto$opt_dff.cc:219:make_patterns_logic$2593, arst=\reset, srst={ }
  124 cells in clk=\clock, en=$abc$98630$abc$82321$abc$65747$auto$opt_dff.cc:219:make_patterns_logic$3487, arst=\reset, srst={ }
  31 cells in clk=\clock, en=$abc$98756$abc$83360$abc$65420$auto$opt_dff.cc:219:make_patterns_logic$3733, arst=\reset, srst={ }
  155 cells in clk=\clock, en=$abc$98785$abc$83194$abc$65822$auto$opt_dff.cc:219:make_patterns_logic$4222, arst=\reset, srst={ }
  102 cells in clk=\clock, en=$abc$98946$abc$83378$abc$63697$auto$opt_dff.cc:219:make_patterns_logic$3453, arst=\reset, srst={ }
  76 cells in clk=\clock, en=$abc$99053$abc$83485$abc$63659$auto$opt_dff.cc:219:make_patterns_logic$3436, arst=\reset, srst={ }
  7 cells in clk=\clock, en=$abc$99138$abc$83876$abc$65413$auto$opt_dff.cc:194:make_patterns_logic$3697, arst=\reset, srst={ }
  87 cells in clk=\clock, en=$abc$99145$abc$83884$abc$63583$auto$opt_dff.cc:219:make_patterns_logic$3402, arst=\reset, srst={ }
  7 cells in clk=\clock, en=$abc$101156$abc$86544$abc$65257$auto$opt_dff.cc:219:make_patterns_logic$3051, arst=\reset, srst={ }
  93 cells in clk=\clock, en=$abc$99249$abc$84128$abc$63545$auto$opt_dff.cc:219:make_patterns_logic$3385, arst=\reset, srst={ }
  79 cells in clk=\clock, en=$abc$99350$abc$84228$abc$63507$auto$opt_dff.cc:219:make_patterns_logic$3368, arst=\reset, srst={ }
  508 cells in clk=\clock, en=$abc$110124$abc$81120$abc$61419$auto$opt_dff.cc:219:make_patterns_logic$2308, arst=\reset, srst={ }
  20 cells in clk=\clock, en=$abc$99553$abc$84553$abc$65233$auto$opt_dff.cc:194:make_patterns_logic$3687, arst=\reset, srst={ }
  10 cells in clk=\clock, en=$abc$99575$abc$84578$abc$65219$auto$opt_dff.cc:219:make_patterns_logic$3684, arst=\reset, srst={ }
  89 cells in clk=\clock, en=$abc$110362$abc$80956$abc$62913$auto$opt_dff.cc:219:make_patterns_logic$3115, arst=\reset, srst={ }
  5 cells in clk=\clock, en=$abc$99589$abc$84591$abc$65213$auto$opt_dff.cc:219:make_patterns_logic$3667, arst=\reset, srst={ }
  95 cells in clk=\clock, en=$abc$99596$abc$84598$abc$63393$auto$opt_dff.cc:219:make_patterns_logic$3317, arst=\reset, srst={ }
  106 cells in clk=\clock, en=$abc$99700$abc$84697$abc$63355$auto$opt_dff.cc:219:make_patterns_logic$3300, arst=\reset, srst={ }
  81 cells in clk=\clock, en=$abc$99815$abc$84812$abc$63317$auto$opt_dff.cc:219:make_patterns_logic$3283, arst=\reset, srst={ }
  94 cells in clk=\clock, en=$abc$99903$abc$84911$abc$63279$auto$opt_dff.cc:219:make_patterns_logic$3266, arst=\reset, srst={ }
  115 cells in clk=\clock, en=$abc$100007$abc$85011$abc$63241$auto$opt_dff.cc:219:make_patterns_logic$3249, arst=\reset, srst={ }
  574 cells in clk=\clock, en=$abc$100118$abc$85110$abc$56178$auto$opt_dff.cc:219:make_patterns_logic$4274, arst=\reset, srst={ }
  62 cells in clk=\clock, en=$abc$100686$abc$85647$abc$73739$auto$opt_dff.cc:219:make_patterns_logic$2979, arst=\reset, srst={ }
  89 cells in clk=\clock, en=$abc$93442$abc$74473$abc$57525$auto$opt_dff.cc:219:make_patterns_logic$4024, arst=\reset, srst={ }
  108 cells in clk=\clock, en=$abc$100933$abc$84446$abc$63431$auto$opt_dff.cc:219:make_patterns_logic$3334, arst=\reset, srst={ }
  3269 cells in clk=\clock, en={ }, arst=\reset, srst={ }
  374 cells in clk=\clock, en=$abc$104887$abc$88816$abc$66075$auto$opt_dff.cc:219:make_patterns_logic$2338, arst=\reset, srst={ }
  461 cells in clk=\clock, en=$abc$105189$abc$89220$abc$73230$auto$opt_dff.cc:219:make_patterns_logic$2891, arst=\reset, srst={ }
  101 cells in clk=\clock, en=$abc$110013$abc$80636$abc$63203$auto$opt_dff.cc:219:make_patterns_logic$3232, arst=\reset, srst={ }
  34 cells in clk=\clock, en=$abc$105734$abc$90246$abc$72755$auto$opt_dff.cc:219:make_patterns_logic$2474, arst=\reset, srst={ }
  476 cells in clk=\clock, en=$abc$110493$abc$81854$abc$64225$auto$opt_dff.cc:219:make_patterns_logic$3592, arst=\reset, srst={ }
  61 cells in clk=\clock, en=$abc$105769$abc$90280$abc$73572$auto$opt_dff.cc:219:make_patterns_logic$2912, arst=\reset, srst={ }
  127 cells in clk=\clock, en=$abc$105879$abc$91032$abc$63735$auto$opt_dff.cc:219:make_patterns_logic$3470, arst=\reset, srst={ }
  526 cells in clk=\clock, en=$abc$111700$abc$83573$abc$60910$auto$opt_dff.cc:219:make_patterns_logic$3032, arst=\reset, srst={ }
  145 cells in clk=\clock, en=$abc$106005$abc$77968$abc$61674$auto$opt_dff.cc:194:make_patterns_logic$2258, arst=\reset, srst={ }
  63 cells in clk=\clock, en=$abc$106708$abc$77085$abc$71844$auto$opt_dff.cc:219:make_patterns_logic$2712, arst=\reset, srst={ }
  76 cells in clk=\clock, en=$abc$106756$abc$91655$abc$59540$auto$opt_dff.cc:219:make_patterns_logic$4427, arst=\reset, srst={ }
  79 cells in clk=\clock, en=$abc$106893$abc$91792$abc$59373$auto$opt_dff.cc:219:make_patterns_logic$4360, arst=\reset, srst={ }
  268 cells in clk=\clock, en=$abc$98103$abc$78471$abc$60691$auto$opt_dff.cc:219:make_patterns_logic$2469, arst=\reset, srst={ }
  584 cells in clk=\clock, en=$abc$107009$abc$74939$abc$55315$auto$opt_dff.cc:219:make_patterns_logic$2826, arst=\reset, srst={ }
  87 cells in clk=\clock, en=$abc$95547$abc$74547$abc$57563$auto$opt_dff.cc:219:make_patterns_logic$4041, arst=\reset, srst={ }
  96 cells in clk=\clock, en=$abc$111563$abc$83979$abc$65274$auto$opt_dff.cc:219:make_patterns_logic$3703, arst=\reset, srst={ }
  33 cells in clk=\clock, en=$abc$107573$abc$92434$abc$66603$auto$opt_dff.cc:219:make_patterns_logic$3922, arst=\reset, srst={ }
  100 cells in clk=\clock, en=$abc$96266$abc$76571$abc$57647$auto$opt_dff.cc:219:make_patterns_logic$4075, arst=\reset, srst={ }
  118 cells in clk=\clock, en=$abc$99437$abc$84330$abc$63469$auto$opt_dff.cc:219:make_patterns_logic$3351, arst=\reset, srst={ }
  107 cells in clk=\clock, en=$abc$100781$abc$85741$abc$57054$auto$opt_dff.cc:219:make_patterns_logic$3839, arst=\reset, srst={ }
  228 cells in clk=\clock, en=$abc$107611$abc$86016$abc$61990$auto$opt_dff.cc:219:make_patterns_logic$3193, arst=\reset, srst={ }
  102 cells in clk=\clock, en=$abc$107857$abc$83765$abc$63621$auto$opt_dff.cc:219:make_patterns_logic$3419, arst=\reset, srst={ }
  470 cells in clk=\clock, en=$abc$107969$abc$91912$abc$58901$auto$opt_dff.cc:219:make_patterns_logic$4339, arst=\reset, srst={ }
  78 cells in clk=\clock, en=$abc$101041$abc$85898$abc$65106$auto$opt_dff.cc:219:make_patterns_logic$3636, arst=\reset, srst={ }
  483 cells in clk=\clock, en=$abc$108443$abc$82441$abc$65438$auto$opt_dff.cc:219:make_patterns_logic$3550, arst=\reset, srst={ }
  33 cells in clk=\clock, en=$abc$95489$abc$78431$abc$71770$auto$opt_dff.cc:219:make_patterns_logic$2678, arst=\reset, srst={ }
  434 cells in clk=\clock, en=$abc$109508$abc$77240$abc$72800$auto$opt_dff.cc:219:make_patterns_logic$2868, arst=\reset, srst={ }
  8 cells in clk=\clock, en=$abc$101156$abc$86544$abc$59524$auto$opt_dff.cc:219:make_patterns_logic$3775, arst=\reset, srst={ }
  600 cells in clk=\clock, en=$abc$108947$abc$89557$abc$73859$auto$opt_dff.cc:219:make_patterns_logic$3756, arst=\reset, srst={ }
  653 cells in clk=\clock, en=$abc$110944$abc$90394$abc$71977$verific$n277$31, arst=\reset, srst={ }
  464 cells in clk=\clock, en=$abc$106218$abc$91148$abc$64655$auto$opt_dff.cc:219:make_patterns_logic$3615, arst=\reset, srst={ }
  90 cells in clk=\clock, en=$abc$109833$abc$78923$abc$66383$auto$opt_dff.cc:219:make_patterns_logic$2391, arst=\reset, srst={ }
  35 cells in clk=\clock, en=$abc$95980$abc$78883$abc$71359$auto$opt_dff.cc:219:make_patterns_logic$2491, arst=\reset, srst={ }
  431 cells in clk=\clock, en=$abc$111956$abc$92708$abc$74075$auto$opt_dff.cc:219:make_patterns_logic$3917, arst=\reset, srst={ }

3.80.2. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$93181$abc$74293$abc$74026$auto$opt_dff.cc:219:make_patterns_logic$3769, asynchronously reset by \reset
Extracted 61 gates and 113 wires to a netlist network with 52 inputs and 25 outputs.

3.80.2.1. Executing ABC.

3.80.3. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$93245$abc$74345$abc$57041$auto$opt_dff.cc:219:make_patterns_logic$3820, asynchronously reset by \reset
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 6 outputs.

3.80.3.1. Executing ABC.

3.80.4. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$93259$abc$74363$abc$57196$auto$opt_dff.cc:219:make_patterns_logic$3881, asynchronously reset by \reset
Extracted 93 gates and 167 wires to a netlist network with 74 inputs and 6 outputs.

3.80.4.1. Executing ABC.

3.80.5. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$93354$abc$74394$abc$57479$auto$opt_dff.cc:219:make_patterns_logic$4007, asynchronously reset by \reset
Extracted 101 gates and 160 wires to a netlist network with 59 inputs and 21 outputs.

3.80.5.1. Executing ABC.

3.80.6. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$93529$abc$74625$abc$59488$auto$opt_dff.cc:219:make_patterns_logic$4408, asynchronously reset by \reset
Extracted 12 gates and 23 wires to a netlist network with 11 inputs and 4 outputs.

3.80.6.1. Executing ABC.

3.80.7. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$93543$abc$74639$abc$59501$auto$opt_dff.cc:194:make_patterns_logic$4411, asynchronously reset by \reset
Extracted 19 gates and 28 wires to a netlist network with 9 inputs and 3 outputs.

3.80.7.1. Executing ABC.

3.80.8. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$93565$abc$74765$abc$56971$auto$opt_dff.cc:219:make_patterns_logic$2285, asynchronously reset by \reset
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 8 outputs.

3.80.8.1. Executing ABC.

3.80.9. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$93583$abc$74787$abc$57019$auto$opt_dff.cc:219:make_patterns_logic$3803, asynchronously reset by \reset
Extracted 37 gates and 59 wires to a netlist network with 22 inputs and 16 outputs.

3.80.9.1. Executing ABC.

3.80.10. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$93617$abc$74658$abc$56102$auto$opt_dff.cc:219:make_patterns_logic$4211, asynchronously reset by \reset
Extracted 121 gates and 171 wires to a netlist network with 50 inputs and 52 outputs.

3.80.10.1. Executing ABC.

3.80.11. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$93742$abc$74822$abc$55239$auto$opt_dff.cc:219:make_patterns_logic$2763, asynchronously reset by \reset
Extracted 126 gates and 181 wires to a netlist network with 55 inputs and 54 outputs.

3.80.11.1. Executing ABC.

3.80.12. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$93851$abc$75560$abc$58458$auto$opt_dff.cc:219:make_patterns_logic$4296, asynchronously reset by \reset
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 4 outputs.

3.80.12.1. Executing ABC.

3.80.13. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$93865$abc$75986$abc$58386$auto$opt_dff.cc:219:make_patterns_logic$4249, asynchronously reset by \reset
Extracted 48 gates and 90 wires to a netlist network with 42 inputs and 27 outputs.

3.80.13.1. Executing ABC.

3.80.14. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$93915$abc$76037$abc$57907$auto$opt_dff.cc:219:make_patterns_logic$4177, asynchronously reset by \reset
Extracted 101 gates and 162 wires to a netlist network with 61 inputs and 22 outputs.

3.80.14.1. Executing ABC.

3.80.15. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$94008$abc$76119$abc$57861$auto$opt_dff.cc:219:make_patterns_logic$4160, asynchronously reset by \reset
Extracted 76 gates and 126 wires to a netlist network with 50 inputs and 16 outputs.

3.80.15.1. Executing ABC.

3.80.16. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$94088$abc$76190$abc$57823$auto$opt_dff.cc:219:make_patterns_logic$4143, asynchronously reset by \reset
Extracted 101 gates and 162 wires to a netlist network with 61 inputs and 22 outputs.

3.80.16.1. Executing ABC.

3.80.17. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$94186$abc$76272$abc$57777$auto$opt_dff.cc:219:make_patterns_logic$4126, asynchronously reset by \reset
Extracted 78 gates and 134 wires to a netlist network with 56 inputs and 19 outputs.

3.80.17.1. Executing ABC.

3.80.18. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$94268$abc$76343$abc$57739$auto$opt_dff.cc:219:make_patterns_logic$4109, asynchronously reset by \reset
Extracted 106 gates and 167 wires to a netlist network with 61 inputs and 22 outputs.

3.80.18.1. Executing ABC.

3.80.19. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$94364$abc$76425$abc$57693$auto$opt_dff.cc:219:make_patterns_logic$4092, asynchronously reset by \reset
Extracted 77 gates and 126 wires to a netlist network with 49 inputs and 15 outputs.

3.80.19.1. Executing ABC.

3.80.20. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$94539$abc$76646$abc$73840$auto$opt_dff.cc:219:make_patterns_logic$3009, asynchronously reset by \reset
Extracted 28 gates and 53 wires to a netlist network with 25 inputs and 9 outputs.

3.80.20.1. Executing ABC.

3.80.21. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$94453$abc$76496$abc$57609$auto$opt_dff.cc:219:make_patterns_logic$4058, asynchronously reset by \reset
Extracted 88 gates and 142 wires to a netlist network with 54 inputs and 16 outputs.

3.80.21.1. Executing ABC.

3.80.22. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$94565$abc$76702$abc$57355$auto$opt_dff.cc:219:make_patterns_logic$3956, asynchronously reset by \reset
Extracted 88 gates and 148 wires to a netlist network with 60 inputs and 17 outputs.

3.80.22.1. Executing ABC.

3.80.23. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$94658$abc$76778$abc$57395$auto$opt_dff.cc:219:make_patterns_logic$3973, asynchronously reset by \reset
Extracted 93 gates and 152 wires to a netlist network with 59 inputs and 21 outputs.

3.80.23.1. Executing ABC.

3.80.24. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$94741$abc$76854$abc$71733$auto$opt_dff.cc:219:make_patterns_logic$2661, asynchronously reset by \reset
Extracted 37 gates and 69 wires to a netlist network with 32 inputs and 25 outputs.

3.80.24.1. Executing ABC.

3.80.25. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$94788$abc$76899$abc$71696$auto$opt_dff.cc:219:make_patterns_logic$2644, asynchronously reset by \reset
Extracted 21 gates and 44 wires to a netlist network with 23 inputs and 10 outputs.

3.80.25.1. Executing ABC.

3.80.26. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$94823$abc$76931$abc$71659$auto$opt_dff.cc:219:make_patterns_logic$2627, asynchronously reset by \reset
Extracted 61 gates and 112 wires to a netlist network with 51 inputs and 25 outputs.

3.80.26.1. Executing ABC.

3.80.27. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$94863$abc$77017$abc$73833$auto$opt_dff.cc:194:make_patterns_logic$2973, asynchronously reset by \reset
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.80.27.1. Executing ABC.

3.80.28. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$101156$abc$86544$abc$73723$auto$opt_dff.cc:219:make_patterns_logic$2327, asynchronously reset by \reset
Extracted 10 gates and 17 wires to a netlist network with 7 inputs and 5 outputs.

3.80.28.1. Executing ABC.

3.80.29. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$94926$abc$77117$abc$59482$auto$opt_dff.cc:219:make_patterns_logic$4391, asynchronously reset by \reset
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 4 outputs.

3.80.29.1. Executing ABC.

3.80.30. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$94885$abc$77040$abc$71881$auto$opt_dff.cc:219:make_patterns_logic$2729, asynchronously reset by \reset
Extracted 39 gates and 73 wires to a netlist network with 34 inputs and 25 outputs.

3.80.30.1. Executing ABC.

3.80.31. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$94933$abc$77187$abc$73688$auto$opt_dff.cc:219:make_patterns_logic$2960, asynchronously reset by \reset
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 4 outputs.

3.80.31.1. Executing ABC.

3.80.32. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$94948$abc$77201$abc$73682$auto$opt_dff.cc:219:make_patterns_logic$2943, asynchronously reset by \reset
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs.

3.80.32.1. Executing ABC.

3.80.33. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$94956$abc$77209$abc$60676$auto$opt_dff.cc:219:make_patterns_logic$2452, asynchronously reset by \reset
Extracted 17 gates and 31 wires to a netlist network with 14 inputs and 11 outputs.

3.80.33.1. Executing ABC.

3.80.34. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$94971$abc$77682$abc$72789$auto$opt_dff.cc:219:make_patterns_logic$2848, asynchronously reset by \reset
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 4 outputs.

3.80.34.1. Executing ABC.

3.80.35. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$94982$abc$77695$abc$74065$auto$opt_dff.cc:219:make_patterns_logic$3900, asynchronously reset by \reset
Extracted 17 gates and 33 wires to a netlist network with 16 inputs and 10 outputs.

3.80.35.1. Executing ABC.

3.80.36. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$95001$abc$77715$abc$72717$auto$opt_dff.cc:219:make_patterns_logic$2801, asynchronously reset by \reset
Extracted 39 gates and 69 wires to a netlist network with 30 inputs and 15 outputs.

3.80.36.1. Executing ABC.

3.80.37. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$95041$abc$77757$abc$57945$auto$opt_dff.cc:219:make_patterns_logic$4194, asynchronously reset by \reset
Extracted 124 gates and 195 wires to a netlist network with 71 inputs and 36 outputs.

3.80.37.1. Executing ABC.

3.80.38. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$95146$abc$77853$abc$71807$auto$opt_dff.cc:219:make_patterns_logic$2695, asynchronously reset by \reset
Extracted 62 gates and 115 wires to a netlist network with 53 inputs and 22 outputs.

3.80.38.1. Executing ABC.

3.80.39. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$95193$abc$77889$abc$57308$auto$opt_dff.cc:219:make_patterns_logic$3939, asynchronously reset by \reset
Extracted 85 gates and 145 wires to a netlist network with 60 inputs and 26 outputs.

3.80.39.1. Executing ABC.

3.80.40. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$95368$abc$78289$abc$61918$auto$opt_dff.cc:219:make_patterns_logic$3045, asynchronously reset by \reset
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 13 outputs.

3.80.40.1. Executing ABC.

3.80.41. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$95399$abc$78333$abc$61620$auto$opt_dff.cc:219:make_patterns_logic$2321, asynchronously reset by \reset
Extracted 28 gates and 57 wires to a netlist network with 29 inputs and 20 outputs.

3.80.41.1. Executing ABC.

3.80.42. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$95431$abc$78384$abc$71918$auto$opt_dff.cc:219:make_patterns_logic$2746, asynchronously reset by \reset
Extracted 38 gates and 64 wires to a netlist network with 26 inputs and 25 outputs.

3.80.42.1. Executing ABC.

3.80.43. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$95524$abc$77159$abc$73699$auto$opt_dff.cc:194:make_patterns_logic$2963, asynchronously reset by \reset
Extracted 18 gates and 27 wires to a netlist network with 9 inputs and 4 outputs.

3.80.43.1. Executing ABC.

3.80.44. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$95876$abc$78779$abc$59677$auto$opt_dff.cc:194:make_patterns_logic$4421, asynchronously reset by \reset
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 4 outputs.

3.80.44.1. Executing ABC.

3.80.45. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$95635$abc$92474$abc$58004$auto$opt_dff.cc:219:make_patterns_logic$3498, asynchronously reset by \reset
Extracted 181 gates and 306 wires to a netlist network with 125 inputs and 160 outputs.

3.80.45.1. Executing ABC.

3.80.46. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$95884$abc$78788$abc$66511$auto$opt_dff.cc:219:make_patterns_logic$2433, asynchronously reset by \reset
Extracted 16 gates and 34 wires to a netlist network with 18 inputs and 7 outputs.

3.80.46.1. Executing ABC.

3.80.47. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$96023$abc$79052$abc$66371$auto$opt_dff.cc:219:make_patterns_logic$2372, asynchronously reset by \reset
Extracted 9 gates and 18 wires to a netlist network with 9 inputs and 5 outputs.

3.80.47.1. Executing ABC.

3.80.48. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$96036$abc$79067$abc$71548$auto$opt_dff.cc:219:make_patterns_logic$2576, asynchronously reset by \reset
Extracted 66 gates and 121 wires to a netlist network with 55 inputs and 26 outputs.

3.80.48.1. Executing ABC.

3.80.49. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$96083$abc$79112$abc$71511$auto$opt_dff.cc:219:make_patterns_logic$2559, asynchronously reset by \reset
Extracted 22 gates and 46 wires to a netlist network with 24 inputs and 11 outputs.

3.80.49.1. Executing ABC.

3.80.50. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$96118$abc$79142$abc$71473$auto$opt_dff.cc:219:make_patterns_logic$2542, asynchronously reset by \reset
Extracted 36 gates and 71 wires to a netlist network with 35 inputs and 22 outputs.

3.80.50.1. Executing ABC.

3.80.51. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$96168$abc$79189$abc$71436$auto$opt_dff.cc:219:make_patterns_logic$2525, asynchronously reset by \reset
Extracted 32 gates and 63 wires to a netlist network with 31 inputs and 20 outputs.

3.80.51.1. Executing ABC.

3.80.52. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$96224$abc$79247$abc$71398$auto$opt_dff.cc:219:make_patterns_logic$2508, asynchronously reset by \reset
Extracted 67 gates and 123 wires to a netlist network with 56 inputs and 20 outputs.

3.80.52.1. Executing ABC.

3.80.53. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$96369$abc$79315$abc$59684$auto$opt_dff.cc:219:make_patterns_logic$3786, asynchronously reset by \reset
Extracted 780 gates and 1050 wires to a netlist network with 270 inputs and 401 outputs.

3.80.53.1. Executing ABC.

3.80.54. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$97269$abc$80465$abc$62876$auto$opt_dff.cc:219:make_patterns_logic$3079, asynchronously reset by \reset
Extracted 28 gates and 48 wires to a netlist network with 20 inputs and 10 outputs.

3.80.54.1. Executing ABC.

3.80.55. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$97298$abc$80490$abc$62207$auto$opt_dff.cc:219:make_patterns_logic$3062, asynchronously reset by \reset
Extracted 98 gates and 230 wires to a netlist network with 132 inputs and 86 outputs.

3.80.55.1. Executing ABC.

3.80.56. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$97412$abc$80624$abc$61976$auto$opt_dff.cc:219:make_patterns_logic$3176, asynchronously reset by \reset
Extracted 42 gates and 86 wires to a netlist network with 44 inputs and 27 outputs.

3.80.56.1. Executing ABC.

3.80.57. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$109952$abc$76975$abc$71622$auto$opt_dff.cc:219:make_patterns_logic$2610, asynchronously reset by \reset
Extracted 33 gates and 64 wires to a netlist network with 31 inputs and 21 outputs.

3.80.57.1. Executing ABC.

3.80.58. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$97457$abc$75580$abc$58472$auto$opt_dff.cc:219:make_patterns_logic$4316, asynchronously reset by \reset
Extracted 417 gates and 646 wires to a netlist network with 229 inputs and 130 outputs.

3.80.58.1. Executing ABC.

3.80.59. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$97868$abc$80750$abc$64217$auto$opt_dff.cc:219:make_patterns_logic$3572, asynchronously reset by \reset
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 5 outputs.

3.80.59.1. Executing ABC.

3.80.60. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$97880$abc$80763$abc$63164$auto$opt_dff.cc:219:make_patterns_logic$3215, asynchronously reset by \reset
Extracted 116 gates and 170 wires to a netlist network with 54 inputs and 16 outputs.

3.80.60.1. Executing ABC.

3.80.61. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$97993$abc$80865$abc$63056$auto$opt_dff.cc:219:make_patterns_logic$3157, asynchronously reset by \reset
Extracted 91 gates and 165 wires to a netlist network with 74 inputs and 10 outputs.

3.80.61.1. Executing ABC.

3.80.62. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$95272$abc$78208$abc$57441$auto$opt_dff.cc:219:make_patterns_logic$3990, asynchronously reset by \reset
Extracted 94 gates and 152 wires to a netlist network with 58 inputs and 17 outputs.

3.80.62.1. Executing ABC.

3.80.63. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$98088$abc$81105$abc$62899$auto$opt_dff.cc:219:make_patterns_logic$3096, asynchronously reset by \reset
Extracted 12 gates and 23 wires to a netlist network with 11 inputs and 7 outputs.

3.80.63.1. Executing ABC.

3.80.64. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$98382$abc$81659$abc$66346$auto$opt_dff.cc:219:make_patterns_logic$2355, asynchronously reset by \reset
Extracted 29 gates and 49 wires to a netlist network with 20 inputs and 10 outputs.

3.80.64.1. Executing ABC.

3.80.65. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$98411$abc$81681$abc$64183$auto$opt_dff.cc:219:make_patterns_logic$3198, asynchronously reset by \reset
Extracted 34 gates and 59 wires to a netlist network with 25 inputs and 11 outputs.

3.80.65.1. Executing ABC.

3.80.66. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$98443$abc$81716$abc$64152$auto$opt_dff.cc:219:make_patterns_logic$3525, asynchronously reset by \reset
Extracted 42 gates and 77 wires to a netlist network with 35 inputs and 24 outputs.

3.80.66.1. Executing ABC.

3.80.67. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$98469$abc$81741$abc$63789$auto$opt_dff.cc:219:make_patterns_logic$2774, asynchronously reset by \reset
Extracted 113 gates and 210 wires to a netlist network with 97 inputs and 88 outputs.

3.80.67.1. Executing ABC.

3.80.68. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$98582$abc$77124$abc$71585$auto$opt_dff.cc:219:make_patterns_logic$2593, asynchronously reset by \reset
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 15 outputs.

3.80.68.1. Executing ABC.

3.80.69. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$98630$abc$82321$abc$65747$auto$opt_dff.cc:219:make_patterns_logic$3487, asynchronously reset by \reset
Extracted 124 gates and 180 wires to a netlist network with 56 inputs and 54 outputs.

3.80.69.1. Executing ABC.

3.80.70. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$98756$abc$83360$abc$65420$auto$opt_dff.cc:219:make_patterns_logic$3733, asynchronously reset by \reset
Extracted 31 gates and 59 wires to a netlist network with 28 inputs and 9 outputs.

3.80.70.1. Executing ABC.

3.80.71. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$98785$abc$83194$abc$65822$auto$opt_dff.cc:219:make_patterns_logic$4222, asynchronously reset by \reset
Extracted 155 gates and 260 wires to a netlist network with 105 inputs and 125 outputs.

3.80.71.1. Executing ABC.

3.80.72. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$98946$abc$83378$abc$63697$auto$opt_dff.cc:219:make_patterns_logic$3453, asynchronously reset by \reset
Extracted 102 gates and 151 wires to a netlist network with 49 inputs and 11 outputs.

3.80.72.1. Executing ABC.

3.80.73. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$99053$abc$83485$abc$63659$auto$opt_dff.cc:219:make_patterns_logic$3436, asynchronously reset by \reset
Extracted 76 gates and 121 wires to a netlist network with 45 inputs and 9 outputs.

3.80.73.1. Executing ABC.

3.80.74. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$99138$abc$83876$abc$65413$auto$opt_dff.cc:194:make_patterns_logic$3697, asynchronously reset by \reset
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 4 outputs.

3.80.74.1. Executing ABC.

3.80.75. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$99145$abc$83884$abc$63583$auto$opt_dff.cc:219:make_patterns_logic$3402, asynchronously reset by \reset
Extracted 87 gates and 136 wires to a netlist network with 49 inputs and 12 outputs.

3.80.75.1. Executing ABC.

3.80.76. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$101156$abc$86544$abc$65257$auto$opt_dff.cc:219:make_patterns_logic$3051, asynchronously reset by \reset
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 3 outputs.

3.80.76.1. Executing ABC.

3.80.77. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$99249$abc$84128$abc$63545$auto$opt_dff.cc:219:make_patterns_logic$3385, asynchronously reset by \reset
Extracted 93 gates and 141 wires to a netlist network with 48 inputs and 11 outputs.

3.80.77.1. Executing ABC.

3.80.78. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$99350$abc$84228$abc$63507$auto$opt_dff.cc:219:make_patterns_logic$3368, asynchronously reset by \reset
Extracted 79 gates and 126 wires to a netlist network with 47 inputs and 11 outputs.

3.80.78.1. Executing ABC.

3.80.79. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$110124$abc$81120$abc$61419$auto$opt_dff.cc:219:make_patterns_logic$2308, asynchronously reset by \reset
Extracted 443 gates and 627 wires to a netlist network with 184 inputs and 102 outputs.

3.80.79.1. Executing ABC.

3.80.80. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$99553$abc$84553$abc$65233$auto$opt_dff.cc:194:make_patterns_logic$3687, asynchronously reset by \reset
Extracted 20 gates and 30 wires to a netlist network with 10 inputs and 3 outputs.

3.80.80.1. Executing ABC.

3.80.81. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$99575$abc$84578$abc$65219$auto$opt_dff.cc:219:make_patterns_logic$3684, asynchronously reset by \reset
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 4 outputs.

3.80.81.1. Executing ABC.

3.80.82. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$110362$abc$80956$abc$62913$auto$opt_dff.cc:219:make_patterns_logic$3115, asynchronously reset by \reset
Extracted 89 gates and 156 wires to a netlist network with 67 inputs and 48 outputs.

3.80.82.1. Executing ABC.

3.80.83. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$99589$abc$84591$abc$65213$auto$opt_dff.cc:219:make_patterns_logic$3667, asynchronously reset by \reset
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 4 outputs.

3.80.83.1. Executing ABC.

3.80.84. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$99596$abc$84598$abc$63393$auto$opt_dff.cc:219:make_patterns_logic$3317, asynchronously reset by \reset
Extracted 95 gates and 144 wires to a netlist network with 49 inputs and 13 outputs.

3.80.84.1. Executing ABC.

3.80.85. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$99700$abc$84697$abc$63355$auto$opt_dff.cc:219:make_patterns_logic$3300, asynchronously reset by \reset
Extracted 106 gates and 153 wires to a netlist network with 47 inputs and 10 outputs.

3.80.85.1. Executing ABC.

3.80.86. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$99815$abc$84812$abc$63317$auto$opt_dff.cc:219:make_patterns_logic$3283, asynchronously reset by \reset
Extracted 81 gates and 130 wires to a netlist network with 49 inputs and 12 outputs.

3.80.86.1. Executing ABC.

3.80.87. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$99903$abc$84911$abc$63279$auto$opt_dff.cc:219:make_patterns_logic$3266, asynchronously reset by \reset
Extracted 94 gates and 141 wires to a netlist network with 47 inputs and 10 outputs.

3.80.87.1. Executing ABC.

3.80.88. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$100007$abc$85011$abc$63241$auto$opt_dff.cc:219:make_patterns_logic$3249, asynchronously reset by \reset
Extracted 115 gates and 169 wires to a netlist network with 54 inputs and 17 outputs.

3.80.88.1. Executing ABC.

3.80.89. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$100118$abc$85110$abc$56178$auto$opt_dff.cc:219:make_patterns_logic$4274, asynchronously reset by \reset
Extracted 568 gates and 690 wires to a netlist network with 122 inputs and 140 outputs.

3.80.89.1. Executing ABC.

3.80.90. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$100686$abc$85647$abc$73739$auto$opt_dff.cc:219:make_patterns_logic$2979, asynchronously reset by \reset
Extracted 62 gates and 127 wires to a netlist network with 65 inputs and 31 outputs.

3.80.90.1. Executing ABC.

3.80.91. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$93442$abc$74473$abc$57525$auto$opt_dff.cc:219:make_patterns_logic$4024, asynchronously reset by \reset
Extracted 89 gates and 144 wires to a netlist network with 55 inputs and 18 outputs.

3.80.91.1. Executing ABC.

3.80.92. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$100933$abc$84446$abc$63431$auto$opt_dff.cc:219:make_patterns_logic$3334, asynchronously reset by \reset
Extracted 108 gates and 160 wires to a netlist network with 52 inputs and 14 outputs.

3.80.92.1. Executing ABC.

3.80.93. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, asynchronously reset by \reset
Extracted 2993 gates and 4830 wires to a netlist network with 1836 inputs and 1285 outputs.

3.80.93.1. Executing ABC.

3.80.94. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$104887$abc$88816$abc$66075$auto$opt_dff.cc:219:make_patterns_logic$2338, asynchronously reset by \reset
Extracted 374 gates and 785 wires to a netlist network with 411 inputs and 245 outputs.

3.80.94.1. Executing ABC.

3.80.95. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$105189$abc$89220$abc$73230$auto$opt_dff.cc:219:make_patterns_logic$2891, asynchronously reset by \reset
Extracted 461 gates and 679 wires to a netlist network with 218 inputs and 110 outputs.

3.80.95.1. Executing ABC.

3.80.96. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$110013$abc$80636$abc$63203$auto$opt_dff.cc:219:make_patterns_logic$3232, asynchronously reset by \reset
Extracted 101 gates and 148 wires to a netlist network with 47 inputs and 10 outputs.

3.80.96.1. Executing ABC.

3.80.97. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$105734$abc$90246$abc$72755$auto$opt_dff.cc:219:make_patterns_logic$2474, asynchronously reset by \reset
Extracted 34 gates and 56 wires to a netlist network with 22 inputs and 12 outputs.

3.80.97.1. Executing ABC.

3.80.98. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$110493$abc$81854$abc$64225$auto$opt_dff.cc:219:make_patterns_logic$3592, asynchronously reset by \reset
Extracted 444 gates and 706 wires to a netlist network with 262 inputs and 135 outputs.

3.80.98.1. Executing ABC.

3.80.99. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$105769$abc$90280$abc$73572$auto$opt_dff.cc:219:make_patterns_logic$2912, asynchronously reset by \reset
Extracted 61 gates and 117 wires to a netlist network with 56 inputs and 34 outputs.

3.80.99.1. Executing ABC.

3.80.100. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$105879$abc$91032$abc$63735$auto$opt_dff.cc:219:make_patterns_logic$3470, asynchronously reset by \reset
Extracted 127 gates and 187 wires to a netlist network with 60 inputs and 30 outputs.

3.80.100.1. Executing ABC.

3.80.101. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$111700$abc$83573$abc$60910$auto$opt_dff.cc:219:make_patterns_logic$3032, asynchronously reset by \reset
Extracted 445 gates and 640 wires to a netlist network with 195 inputs and 107 outputs.

3.80.101.1. Executing ABC.

3.80.102. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$106005$abc$77968$abc$61674$auto$opt_dff.cc:194:make_patterns_logic$2258, asynchronously reset by \reset
Extracted 145 gates and 278 wires to a netlist network with 133 inputs and 66 outputs.

3.80.102.1. Executing ABC.

3.80.103. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$106708$abc$77085$abc$71844$auto$opt_dff.cc:219:make_patterns_logic$2712, asynchronously reset by \reset
Extracted 63 gates and 108 wires to a netlist network with 45 inputs and 16 outputs.

3.80.103.1. Executing ABC.

3.80.104. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$106756$abc$91655$abc$59540$auto$opt_dff.cc:219:make_patterns_logic$4427, asynchronously reset by \reset
Extracted 76 gates and 110 wires to a netlist network with 34 inputs and 74 outputs.

3.80.104.1. Executing ABC.

3.80.105. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$106893$abc$91792$abc$59373$auto$opt_dff.cc:219:make_patterns_logic$4360, asynchronously reset by \reset
Extracted 79 gates and 146 wires to a netlist network with 67 inputs and 34 outputs.

3.80.105.1. Executing ABC.

3.80.106. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$98103$abc$78471$abc$60691$auto$opt_dff.cc:219:make_patterns_logic$2469, asynchronously reset by \reset
Extracted 266 gates and 386 wires to a netlist network with 120 inputs and 95 outputs.

3.80.106.1. Executing ABC.

3.80.107. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$107009$abc$74939$abc$55315$auto$opt_dff.cc:219:make_patterns_logic$2826, asynchronously reset by \reset
Extracted 584 gates and 708 wires to a netlist network with 124 inputs and 119 outputs.

3.80.107.1. Executing ABC.

3.80.108. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$95547$abc$74547$abc$57563$auto$opt_dff.cc:219:make_patterns_logic$4041, asynchronously reset by \reset
Extracted 87 gates and 147 wires to a netlist network with 60 inputs and 25 outputs.

3.80.108.1. Executing ABC.

3.80.109. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$111563$abc$83979$abc$65274$auto$opt_dff.cc:219:make_patterns_logic$3703, asynchronously reset by \reset
Extracted 96 gates and 152 wires to a netlist network with 56 inputs and 74 outputs.

3.80.109.1. Executing ABC.

3.80.110. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$107573$abc$92434$abc$66603$auto$opt_dff.cc:219:make_patterns_logic$3922, asynchronously reset by \reset
Extracted 33 gates and 57 wires to a netlist network with 24 inputs and 11 outputs.

3.80.110.1. Executing ABC.

3.80.111. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$96266$abc$76571$abc$57647$auto$opt_dff.cc:219:make_patterns_logic$4075, asynchronously reset by \reset
Extracted 100 gates and 160 wires to a netlist network with 60 inputs and 16 outputs.

3.80.111.1. Executing ABC.

3.80.112. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$99437$abc$84330$abc$63469$auto$opt_dff.cc:219:make_patterns_logic$3351, asynchronously reset by \reset
Extracted 118 gates and 173 wires to a netlist network with 55 inputs and 18 outputs.

3.80.112.1. Executing ABC.

3.80.113. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$100781$abc$85741$abc$57054$auto$opt_dff.cc:219:make_patterns_logic$3839, asynchronously reset by \reset
Extracted 107 gates and 170 wires to a netlist network with 63 inputs and 39 outputs.

3.80.113.1. Executing ABC.

3.80.114. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$107611$abc$86016$abc$61990$auto$opt_dff.cc:219:make_patterns_logic$3193, asynchronously reset by \reset
Extracted 228 gates and 348 wires to a netlist network with 120 inputs and 109 outputs.

3.80.114.1. Executing ABC.

3.80.115. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$107857$abc$83765$abc$63621$auto$opt_dff.cc:219:make_patterns_logic$3419, asynchronously reset by \reset
Extracted 102 gates and 150 wires to a netlist network with 48 inputs and 12 outputs.

3.80.115.1. Executing ABC.

3.80.116. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$107969$abc$91912$abc$58901$auto$opt_dff.cc:219:make_patterns_logic$4339, asynchronously reset by \reset
Extracted 470 gates and 631 wires to a netlist network with 161 inputs and 72 outputs.

3.80.116.1. Executing ABC.

3.80.117. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$101041$abc$85898$abc$65106$auto$opt_dff.cc:219:make_patterns_logic$3636, asynchronously reset by \reset
Extracted 78 gates and 156 wires to a netlist network with 78 inputs and 61 outputs.

3.80.117.1. Executing ABC.

3.80.118. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$108443$abc$82441$abc$65438$auto$opt_dff.cc:219:make_patterns_logic$3550, asynchronously reset by \reset
Extracted 481 gates and 614 wires to a netlist network with 133 inputs and 141 outputs.

3.80.118.1. Executing ABC.

3.80.119. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$95489$abc$78431$abc$71770$auto$opt_dff.cc:219:make_patterns_logic$2678, asynchronously reset by \reset
Extracted 33 gates and 68 wires to a netlist network with 35 inputs and 14 outputs.

3.80.119.1. Executing ABC.

3.80.120. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$109508$abc$77240$abc$72800$auto$opt_dff.cc:219:make_patterns_logic$2868, asynchronously reset by \reset
Extracted 402 gates and 617 wires to a netlist network with 215 inputs and 124 outputs.

3.80.120.1. Executing ABC.

3.80.121. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$120047$abc$101156$abc$86544$abc$59524$auto$opt_dff.cc:219:make_patterns_logic$3775, asynchronously reset by \reset
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 3 outputs.

3.80.121.1. Executing ABC.

3.80.122. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$108947$abc$89557$abc$73859$auto$opt_dff.cc:219:make_patterns_logic$3756, asynchronously reset by \reset
Extracted 529 gates and 740 wires to a netlist network with 211 inputs and 114 outputs.

3.80.122.1. Executing ABC.

3.80.123. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$110944$abc$90394$abc$71977$verific$n277$31, asynchronously reset by \reset
Extracted 653 gates and 949 wires to a netlist network with 296 inputs and 412 outputs.

3.80.123.1. Executing ABC.

3.80.124. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$106218$abc$91148$abc$64655$auto$opt_dff.cc:219:make_patterns_logic$3615, asynchronously reset by \reset
Extracted 464 gates and 619 wires to a netlist network with 155 inputs and 74 outputs.

3.80.124.1. Executing ABC.

3.80.125. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$109833$abc$78923$abc$66383$auto$opt_dff.cc:219:make_patterns_logic$2391, asynchronously reset by \reset
Extracted 90 gates and 160 wires to a netlist network with 70 inputs and 41 outputs.

3.80.125.1. Executing ABC.

3.80.126. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$95980$abc$78883$abc$71359$auto$opt_dff.cc:219:make_patterns_logic$2491, asynchronously reset by \reset
Extracted 35 gates and 71 wires to a netlist network with 36 inputs and 17 outputs.

3.80.126.1. Executing ABC.

3.80.127. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock, enabled by $abc$111956$abc$92708$abc$74075$auto$opt_dff.cc:219:make_patterns_logic$3917, asynchronously reset by \reset
Extracted 394 gates and 597 wires to a netlist network with 202 inputs and 122 outputs.

3.80.127.1. Executing ABC.

yosys> opt_ffinv

3.81. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 2 inverters.

yosys> opt -sat -nosdff

3.82. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.82.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~413 debug messages>

yosys> opt_merge -nomux

3.82.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
<suppressed ~480 debug messages>
Removed a total of 160 cells.

yosys> opt_muxtree

3.82.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.82.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.82.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_dff -sat -nosdff

3.82.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$120047$auto$blifparse.cc:362:parse_blif$120055 ($_DFF_PP0_) from module b17 (D = $abc$120047$abc$101156$abc$86544$abc$66603$new_n7464_, Q = $abc$120047$lo07).
Adding EN signal on $abc$120047$auto$blifparse.cc:362:parse_blif$120062 ($_DFF_PP0_) from module b17 (D = $abc$120047$abc$101156$abc$86544$abc$66603$new_n6545_, Q = $abc$120047$lo14).
Adding EN signal on $abc$120047$auto$blifparse.cc:362:parse_blif$120067 ($_DFF_PP0_) from module b17 (D = $abc$120047$abc$101156$abc$86544$abc$66603$new_n5379_, Q = $abc$120047$lo19).
Adding EN signal on $abc$117208$auto$blifparse.cc:362:parse_blif$117212 ($_DFFE_PP0P_) from module b17 (D = $abc$117208$li3_li3, Q = $abc$117208$lo3).
Adding EN signal on $abc$117366$auto$blifparse.cc:362:parse_blif$117368 ($_DFFE_PP0P_) from module b17 (D = $abc$117366$li1_li1, Q = $abc$117366$lo1).

yosys> opt_clean

3.82.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 5 unused cells and 102319 unused wires.
<suppressed ~67 debug messages>

yosys> opt_expr

3.82.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~5 debug messages>

3.82.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.82.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.82.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.82.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_dff -sat -nosdff

3.82.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$112873$auto$blifparse.cc:362:parse_blif$112874 ($_DFFE_PP0P_) from module b17 (D = $abc$101156$abc$74822$li0_li0, Q = $abc$112873$lo0).
Adding EN signal on $abc$112751$auto$blifparse.cc:362:parse_blif$112754 ($_DFFE_PP0P_) from module b17 (D = $abc$101156$abc$86544$abc$56102$li0_li0, Q = $abc$112751$lo2).

yosys> opt_clean

3.82.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.82.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~4 debug messages>

3.82.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.82.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.82.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.82.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_dff -sat -nosdff

3.82.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.82.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.82.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

3.82.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.82.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.82.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.82.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_dff -sat -nosdff

3.82.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.82.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..

yosys> opt_expr

3.82.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

3.82.30. Finished OPT passes. (There is nothing left to do.)

yosys> bmuxmap

3.83. Executing BMUXMAP pass.

yosys> demuxmap

3.84. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /home/users/temp_dir/yosys_UEvJtd/abc_tmp_1.scr

3.85. Executing ABC pass (technology mapping using ABC).

3.85.1. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Extracted 16434 gates and 18374 wires to a netlist network with 1938 inputs and 1985 outputs.

3.85.1.1. Executing ABC.
DE:   #PIs = 1938  #Luts =  5667  Max Lvl =  32  Avg Lvl =   9.23  [   0.50 sec. at Pass 0]
DE:   #PIs = 1938  #Luts =  4912  Max Lvl =  17  Avg Lvl =   6.28  [  26.46 sec. at Pass 1]
DE:   #PIs = 1938  #Luts =  4843  Max Lvl =  16  Avg Lvl =   5.92  [   5.04 sec. at Pass 2]
DE:   #PIs = 1938  #Luts =  4755  Max Lvl =  15  Avg Lvl =   5.94  [   8.67 sec. at Pass 3]
DE:   #PIs = 1938  #Luts =  4722  Max Lvl =  15  Avg Lvl =   5.81  [   5.68 sec. at Pass 4]
DE:   #PIs = 1938  #Luts =  4696  Max Lvl =  15  Avg Lvl =   5.85  [   8.55 sec. at Pass 5]
DE:   #PIs = 1938  #Luts =  4683  Max Lvl =  15  Avg Lvl =   5.70  [   5.19 sec. at Pass 6]
DE:   #PIs = 1938  #Luts =  4661  Max Lvl =  16  Avg Lvl =   5.99  [   9.32 sec. at Pass 7]
DE:   #PIs = 1938  #Luts =  4639  Max Lvl =  16  Avg Lvl =   5.99  [   6.62 sec. at Pass 8]
DE:   #PIs = 1938  #Luts =  4610  Max Lvl =  15  Avg Lvl =   5.86  [  10.37 sec. at Pass 9]
DE:   #PIs = 1938  #Luts =  4592  Max Lvl =  16  Avg Lvl =   5.95  [   7.59 sec. at Pass 10]
DE:   #PIs = 1938  #Luts =  4584  Max Lvl =  16  Avg Lvl =   6.11  [  10.05 sec. at Pass 11]
DE:   #PIs = 1938  #Luts =  4563  Max Lvl =  16  Avg Lvl =   5.94  [   6.62 sec. at Pass 12]
DE:   #PIs = 1938  #Luts =  4548  Max Lvl =  15  Avg Lvl =   5.89  [   9.18 sec. at Pass 13]
DE:   #PIs = 1938  #Luts =  4543  Max Lvl =  15  Avg Lvl =   5.89  [   1.29 sec. at Pass 14]

yosys> opt_expr

3.86. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

yosys> opt_merge -nomux

3.87. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_muxtree

3.88. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.89. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.90. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_share

3.91. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe -nosdff

3.92. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $abc$114668$auto$blifparse.cc:362:parse_blif$114671 ($_DFFE_PP0P_) from module b17.
Removing always-active EN on $abc$114668$auto$blifparse.cc:362:parse_blif$114670 ($_DFFE_PP0P_) from module b17.
Removing always-active EN on $abc$114668$auto$blifparse.cc:362:parse_blif$114669 ($_DFFE_PP0P_) from module b17.

yosys> opt_clean

3.93. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 0 unused cells and 17606 unused wires.
<suppressed ~12 debug messages>

yosys> opt_expr

3.94. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
MAX OPT ITERATION = 1

yosys> opt_ffinv

3.95. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 7 inverters.

yosys> stat

3.96. Printing statistics.

=== b17 ===

   Number of wires:               5023
   Number of wire bits:           8551
   Number of public wires:         127
   Number of public wire bits:    1327
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6489
     $_DFFE_PP0P_                 1265
     $_DFFE_PP1P_                    9
     $_DFF_PP0_                     24
     $lut                         4531
     adder_carry                   660


yosys> shregmap -minlen 8 -maxlen 20

3.97. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.98. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.99. Printing statistics.

=== b17 ===

   Number of wires:               5023
   Number of wire bits:           8551
   Number of public wires:         127
   Number of public wire bits:    1327
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6489
     $_DFFE_PP0P_                 1265
     $_DFFE_PP1P_                    9
     $_DFF_PP0_                     24
     $lut                         4531
     adder_carry                   660


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.100. Executing TECHMAP pass (map to technology primitives).

3.100.1. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.100.2. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.100.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~7263 debug messages>

yosys> opt_expr -mux_undef

3.101. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~108983 debug messages>

yosys> simplemap

3.102. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.103. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

yosys> opt_merge

3.104. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
<suppressed ~49242 debug messages>
Removed a total of 16414 cells.

yosys> opt_dff -nodffe -nosdff

3.105. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.106. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 3 unused cells and 17532 unused wires.
<suppressed ~5 debug messages>

yosys> opt -nodffe -nosdff

3.107. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.107.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
<suppressed ~4082 debug messages>

yosys> opt_merge -nomux

3.107.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
<suppressed ~111 debug messages>
Removed a total of 37 cells.

yosys> opt_muxtree

3.107.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.107.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.107.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.107.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.107.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 0 unused cells and 1144 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.107.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

3.107.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.107.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.107.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.107.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.107.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.107.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..

yosys> opt_expr

3.107.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

3.107.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /home/users/temp_dir/yosys_UEvJtd/abc_tmp_2.scr

3.108. Executing ABC pass (technology mapping using ABC).

3.108.1. Extracting gate netlist of module `\b17' to `<abc-temp-dir>/input.blif'..
Extracted 16640 gates and 18578 wires to a netlist network with 1936 inputs and 1972 outputs.

3.108.1.1. Executing ABC.
DE:   #PIs = 1936  #Luts =  4554  Max Lvl =  15  Avg Lvl =   5.97  [   0.46 sec. at Pass 0]
DE:   #PIs = 1936  #Luts =  4554  Max Lvl =  15  Avg Lvl =   5.97  [  25.13 sec. at Pass 1]
DE:   #PIs = 1936  #Luts =  4522  Max Lvl =  15  Avg Lvl =   5.90  [   6.97 sec. at Pass 2]
DE:   #PIs = 1936  #Luts =  4496  Max Lvl =  15  Avg Lvl =   6.08  [  10.23 sec. at Pass 3]
DE:   #PIs = 1936  #Luts =  4493  Max Lvl =  16  Avg Lvl =   5.89  [   6.73 sec. at Pass 4]
DE:   #PIs = 1936  #Luts =  4481  Max Lvl =  16  Avg Lvl =   6.12  [  10.42 sec. at Pass 5]
DE:   #PIs = 1936  #Luts =  4462  Max Lvl =  16  Avg Lvl =   5.85  [   6.25 sec. at Pass 6]
DE:   #PIs = 1936  #Luts =  4462  Max Lvl =  16  Avg Lvl =   5.85  [   9.66 sec. at Pass 7]
DE:   #PIs = 1936  #Luts =  4461  Max Lvl =  16  Avg Lvl =   6.02  [   6.25 sec. at Pass 8]
DE:   #PIs = 1936  #Luts =  4442  Max Lvl =  16  Avg Lvl =   6.17  [   9.27 sec. at Pass 9]
DE:   #PIs = 1936  #Luts =  4442  Max Lvl =  16  Avg Lvl =   6.17  [   5.90 sec. at Pass 10]
DE:   #PIs = 1936  #Luts =  4439  Max Lvl =  15  Avg Lvl =   5.95  [  10.05 sec. at Pass 11]
DE:   #PIs = 1936  #Luts =  4439  Max Lvl =  15  Avg Lvl =   5.95  [   5.71 sec. at Pass 12]
DE:   #PIs = 1936  #Luts =  4425  Max Lvl =  15  Avg Lvl =   6.01  [   9.77 sec. at Pass 13]
DE:   #PIs = 1936  #Luts =  4420  Max Lvl =  15  Avg Lvl =   6.00  [   1.47 sec. at Pass 14]

yosys> opt_expr

3.109. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.

yosys> opt_merge -nomux

3.110. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_muxtree

3.111. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \b17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.112. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \b17.
Performed a total of 0 changes.

yosys> opt_merge

3.113. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\b17'.
Removed a total of 0 cells.

yosys> opt_share

3.114. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe -nosdff

3.115. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.116. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 0 unused cells and 15606 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.117. Executing OPT_EXPR pass (perform const folding).
Optimizing module b17.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.118. Executing HIERARCHY pass (managing design hierarchy).

3.118.1. Analyzing design hierarchy..
Top module:  \b17

3.118.2. Analyzing design hierarchy..
Top module:  \b17
Removed 0 unused modules.

yosys> stat

3.119. Printing statistics.

=== b17 ===

   Number of wires:               4907
   Number of wire bits:           8435
   Number of public wires:         126
   Number of public wire bits:    1326
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6376
     $lut                         4418
     adder_carry                   660
     dffsre                       1298


yosys> opt_clean -purge

3.120. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \b17..
Removed 0 unused cells and 47 unused wires.
<suppressed ~47 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.121. Executing Verilog backend.
Dumping module `\b17'.

End of script. Logfile hash: c1af814d71, CPU: user 146.13s system 7.08s, MEM: 314.20 MB peak
Yosys 0.18+10 (git sha1 7a7a25778, gcc 9.1.0 -fPIC -Os)
Time spent: 96% 6x abc (2579 sec), 1% 34x opt_dff (49 sec), ...
real 446.86
user 2521.64
sys 163.94
