{"vcs1":{"timestamp_begin":1700207879.784275375, "rt":9.87, "ut":8.90, "st":0.61}}
{"vcselab":{"timestamp_begin":1700207889.752389117, "rt":1.20, "ut":0.37, "st":0.23}}
{"link":{"timestamp_begin":1700207891.035126991, "rt":0.49, "ut":0.19, "st":0.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700207878.927845674}
{"VCS_COMP_START_TIME": 1700207878.927845674}
{"VCS_COMP_END_TIME": 1700207900.124291380}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 370320}}
{"stitch_vcselab": {"peak_mem": 240012}}
