Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat Apr  2 11:35:00 2022
| Host         : DESKTOP-3PPTJFT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_top_timing_summary_routed.rpt -pb uart_top_timing_summary_routed.pb -rpx uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.233      -32.284                      4                  107        0.155        0.000                      0                  107        9.500        0.000                       0                    48  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
clk_pin        {0.000 10.000}     20.000          50.000          
virtual_clock  {0.000 6.000}      12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            15.116        0.000                      0                  101        0.155        0.000                      0                  101        9.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
virtual_clock  clk_pin              0.919        0.000                      0                    2        0.306        0.000                      0                    2  
clk_pin        virtual_clock       -8.233      -32.284                      4                    4        3.510        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       15.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.116ns  (required time - arrival time)
  Source:                 U0/meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/led_ctl_i0/led_pipeline_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 0.667ns (16.278%)  route 3.430ns (83.722%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 25.451 - 20.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          2.039     6.113    clk_pin_IBUF_BUFG
    SLICE_X112Y126       FDRE                                         r  U0/meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.518     6.631 f  U0/meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=42, routed)          3.083     9.713    U0/rst_clk_rx
    SLICE_X113Y99        LUT1 (Prop_lut1_I0_O)        0.149     9.862 r  led_pipeline_reg[3]_i_1/O
                         net (fo=4, routed)           0.348    10.210    led_pipeline_reg[3]_i_1_n_0
    SLICE_X113Y97        FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    H16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.687    25.451    clk_pin_IBUF_BUFG
    SLICE_X113Y97        FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[0]/C
                         clock pessimism              0.323    25.774    
                         clock uncertainty           -0.035    25.739    
    SLICE_X113Y97        FDRE (Setup_fdre_C_CE)      -0.413    25.326    U0/led_ctl_i0/led_pipeline_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.326    
                         arrival time                         -10.210    
  -------------------------------------------------------------------
                         slack                                 15.116    

Slack (MET) :             15.116ns  (required time - arrival time)
  Source:                 U0/meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/led_ctl_i0/led_pipeline_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 0.667ns (16.278%)  route 3.430ns (83.722%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 25.451 - 20.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          2.039     6.113    clk_pin_IBUF_BUFG
    SLICE_X112Y126       FDRE                                         r  U0/meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.518     6.631 f  U0/meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=42, routed)          3.083     9.713    U0/rst_clk_rx
    SLICE_X113Y99        LUT1 (Prop_lut1_I0_O)        0.149     9.862 r  led_pipeline_reg[3]_i_1/O
                         net (fo=4, routed)           0.348    10.210    led_pipeline_reg[3]_i_1_n_0
    SLICE_X113Y97        FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    H16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.687    25.451    clk_pin_IBUF_BUFG
    SLICE_X113Y97        FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[3]/C
                         clock pessimism              0.323    25.774    
                         clock uncertainty           -0.035    25.739    
    SLICE_X113Y97        FDRE (Setup_fdre_C_CE)      -0.413    25.326    U0/led_ctl_i0/led_pipeline_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.326    
                         arrival time                         -10.210    
  -------------------------------------------------------------------
                         slack                                 15.116    

Slack (MET) :             15.124ns  (required time - arrival time)
  Source:                 U0/meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/led_ctl_i0/led_pipeline_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 0.667ns (15.223%)  route 3.715ns (84.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 25.626 - 20.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          2.039     6.113    clk_pin_IBUF_BUFG
    SLICE_X112Y126       FDRE                                         r  U0/meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.518     6.631 f  U0/meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=42, routed)          3.083     9.713    U0/rst_clk_rx
    SLICE_X113Y99        LUT1 (Prop_lut1_I0_O)        0.149     9.862 r  led_pipeline_reg[3]_i_1/O
                         net (fo=4, routed)           0.632    10.494    led_pipeline_reg[3]_i_1_n_0
    SLICE_X113Y100       FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    H16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.861    25.626    clk_pin_IBUF_BUFG
    SLICE_X113Y100       FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[1]/C
                         clock pessimism              0.441    26.067    
                         clock uncertainty           -0.035    26.031    
    SLICE_X113Y100       FDRE (Setup_fdre_C_CE)      -0.413    25.618    U0/led_ctl_i0/led_pipeline_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.618    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                 15.124    

Slack (MET) :             15.124ns  (required time - arrival time)
  Source:                 U0/meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/led_ctl_i0/led_pipeline_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 0.667ns (15.223%)  route 3.715ns (84.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 25.626 - 20.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          2.039     6.113    clk_pin_IBUF_BUFG
    SLICE_X112Y126       FDRE                                         r  U0/meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.518     6.631 f  U0/meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=42, routed)          3.083     9.713    U0/rst_clk_rx
    SLICE_X113Y99        LUT1 (Prop_lut1_I0_O)        0.149     9.862 r  led_pipeline_reg[3]_i_1/O
                         net (fo=4, routed)           0.632    10.494    led_pipeline_reg[3]_i_1_n_0
    SLICE_X113Y100       FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    H16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.861    25.626    clk_pin_IBUF_BUFG
    SLICE_X113Y100       FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[2]/C
                         clock pessimism              0.441    26.067    
                         clock uncertainty           -0.035    26.031    
    SLICE_X113Y100       FDRE (Setup_fdre_C_CE)      -0.413    25.618    U0/led_ctl_i0/led_pipeline_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.618    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                 15.124    

Slack (MET) :             15.325ns  (required time - arrival time)
  Source:                 U0/meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 0.642ns (14.663%)  route 3.736ns (85.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 25.451 - 20.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          2.039     6.113    clk_pin_IBUF_BUFG
    SLICE_X112Y126       FDRE                                         r  U0/meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.518     6.631 f  U0/meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=42, routed)          3.736    10.367    U0/rst_clk_rx
    SLICE_X112Y98        LUT6 (Prop_lut6_I5_O)        0.124    10.491 r  U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    10.491    U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt[0]_i_1_n_0
    SLICE_X112Y98        FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    H16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.687    25.451    clk_pin_IBUF_BUFG
    SLICE_X112Y98        FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
                         clock pessimism              0.323    25.774    
                         clock uncertainty           -0.035    25.739    
    SLICE_X112Y98        FDRE (Setup_fdre_C_D)        0.077    25.816    U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         25.816    
                         arrival time                         -10.491    
  -------------------------------------------------------------------
                         slack                                 15.325    

Slack (MET) :             15.448ns  (required time - arrival time)
  Source:                 U0/meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/led_ctl_i0/char_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.518ns (14.175%)  route 3.136ns (85.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 25.451 - 20.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          2.039     6.113    clk_pin_IBUF_BUFG
    SLICE_X112Y126       FDRE                                         r  U0/meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.518     6.631 r  U0/meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=42, routed)          3.136     9.767    U0/rst_clk_rx
    SLICE_X112Y97        FDRE                                         r  U0/led_ctl_i0/char_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    H16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.687    25.451    clk_pin_IBUF_BUFG
    SLICE_X112Y97        FDRE                                         r  U0/led_ctl_i0/char_data_reg[0]/C
                         clock pessimism              0.323    25.774    
                         clock uncertainty           -0.035    25.739    
    SLICE_X112Y97        FDRE (Setup_fdre_C_R)       -0.524    25.215    U0/led_ctl_i0/char_data_reg[0]
  -------------------------------------------------------------------
                         required time                         25.215    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                 15.448    

Slack (MET) :             15.448ns  (required time - arrival time)
  Source:                 U0/meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/led_ctl_i0/char_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.518ns (14.175%)  route 3.136ns (85.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 25.451 - 20.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          2.039     6.113    clk_pin_IBUF_BUFG
    SLICE_X112Y126       FDRE                                         r  U0/meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.518     6.631 r  U0/meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=42, routed)          3.136     9.767    U0/rst_clk_rx
    SLICE_X112Y97        FDRE                                         r  U0/led_ctl_i0/char_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    H16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.687    25.451    clk_pin_IBUF_BUFG
    SLICE_X112Y97        FDRE                                         r  U0/led_ctl_i0/char_data_reg[3]/C
                         clock pessimism              0.323    25.774    
                         clock uncertainty           -0.035    25.739    
    SLICE_X112Y97        FDRE (Setup_fdre_C_R)       -0.524    25.215    U0/led_ctl_i0/char_data_reg[3]
  -------------------------------------------------------------------
                         required time                         25.215    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                 15.448    

Slack (MET) :             15.448ns  (required time - arrival time)
  Source:                 U0/meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/led_ctl_i0/char_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.518ns (14.175%)  route 3.136ns (85.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 25.451 - 20.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          2.039     6.113    clk_pin_IBUF_BUFG
    SLICE_X112Y126       FDRE                                         r  U0/meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.518     6.631 r  U0/meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=42, routed)          3.136     9.767    U0/rst_clk_rx
    SLICE_X112Y97        FDRE                                         r  U0/led_ctl_i0/char_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    H16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.687    25.451    clk_pin_IBUF_BUFG
    SLICE_X112Y97        FDRE                                         r  U0/led_ctl_i0/char_data_reg[4]/C
                         clock pessimism              0.323    25.774    
                         clock uncertainty           -0.035    25.739    
    SLICE_X112Y97        FDRE (Setup_fdre_C_R)       -0.524    25.215    U0/led_ctl_i0/char_data_reg[4]
  -------------------------------------------------------------------
                         required time                         25.215    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                 15.448    

Slack (MET) :             15.448ns  (required time - arrival time)
  Source:                 U0/meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/led_ctl_i0/char_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.518ns (14.175%)  route 3.136ns (85.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.451ns = ( 25.451 - 20.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          2.039     6.113    clk_pin_IBUF_BUFG
    SLICE_X112Y126       FDRE                                         r  U0/meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.518     6.631 r  U0/meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=42, routed)          3.136     9.767    U0/rst_clk_rx
    SLICE_X112Y97        FDRE                                         r  U0/led_ctl_i0/char_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    H16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.687    25.451    clk_pin_IBUF_BUFG
    SLICE_X112Y97        FDRE                                         r  U0/led_ctl_i0/char_data_reg[7]/C
                         clock pessimism              0.323    25.774    
                         clock uncertainty           -0.035    25.739    
    SLICE_X112Y97        FDRE (Setup_fdre_C_R)       -0.524    25.215    U0/led_ctl_i0/char_data_reg[7]
  -------------------------------------------------------------------
                         required time                         25.215    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                 15.448    

Slack (MET) :             15.595ns  (required time - arrival time)
  Source:                 U0/meta_harden_rst_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.518ns (14.774%)  route 2.988ns (85.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 25.450 - 20.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          2.039     6.113    clk_pin_IBUF_BUFG
    SLICE_X112Y126       FDRE                                         r  U0/meta_harden_rst_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.518     6.631 r  U0/meta_harden_rst_i0/signal_dst_reg/Q
                         net (fo=42, routed)          2.988     9.619    U0/rst_clk_rx
    SLICE_X112Y96        FDRE                                         r  U0/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    H16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.293    23.673    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.764 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.686    25.450    clk_pin_IBUF_BUFG
    SLICE_X112Y96        FDRE                                         r  U0/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
                         clock pessimism              0.323    25.773    
                         clock uncertainty           -0.035    25.738    
    SLICE_X112Y96        FDRE (Setup_fdre_C_R)       -0.524    25.214    U0/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                         25.214    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                 15.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.231ns (38.492%)  route 0.369ns (61.508%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.637     1.723    clk_pin_IBUF_BUFG
    SLICE_X110Y98        FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/Q
                         net (fo=15, routed)          0.157     2.021    U0/uart_rx_i0/uart_rx_ctl_i0/state__0[1]
    SLICE_X111Y99        LUT6 (Prop_lut6_I4_O)        0.045     2.066 f  bit_cnt[2]_i_4/O
                         net (fo=2, routed)           0.212     2.278    bit_cnt[2]_i_4_n_0
    SLICE_X111Y100       LUT6 (Prop_lut6_I4_O)        0.045     2.323 r  U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.323    U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt[2]_i_1_n_0
    SLICE_X111Y100       FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.995     2.337    clk_pin_IBUF_BUFG
    SLICE_X111Y100       FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.092     2.168    U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.058%)  route 0.087ns (31.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.637     1.723    clk_pin_IBUF_BUFG
    SLICE_X110Y98        FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.141     1.864 f  U0/uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/Q
                         net (fo=7, routed)           0.087     1.951    U0/uart_rx_i0/uart_rx_ctl_i0/state_reg_n_0_[0]
    SLICE_X111Y98        LUT6 (Prop_lut6_I1_O)        0.045     1.996 r  over_sample_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.996    p_0_in[1]
    SLICE_X111Y98        FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.909     2.251    clk_pin_IBUF_BUFG
    SLICE_X111Y98        FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                         clock pessimism             -0.515     1.736    
    SLICE_X111Y98        FDRE (Hold_fdre_C_D)         0.092     1.828    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U0/led_ctl_i0/char_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/led_ctl_i0/led_pipeline_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.209ns (33.148%)  route 0.422ns (66.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.637     1.723    clk_pin_IBUF_BUFG
    SLICE_X112Y99        FDRE                                         r  U0/led_ctl_i0/char_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.164     1.887 r  U0/led_ctl_i0/char_data_reg[1]/Q
                         net (fo=1, routed)           0.422     2.309    U0/led_ctl_i0/char_data[1]
    SLICE_X113Y100       LUT3 (Prop_lut3_I0_O)        0.045     2.354 r  U0/led_ctl_i0/led_pipeline_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.354    U0/led_ctl_i0/led_pipeline_reg[1]_i_1_n_0
    SLICE_X113Y100       FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.995     2.337    clk_pin_IBUF_BUFG
    SLICE_X113Y100       FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[1]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X113Y100       FDRE (Hold_fdre_C_D)         0.091     2.167    U0/led_ctl_i0/led_pipeline_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U0/led_ctl_i0/char_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/led_ctl_i0/led_pipeline_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.637     1.723    clk_pin_IBUF_BUFG
    SLICE_X112Y97        FDRE                                         r  U0/led_ctl_i0/char_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y97        FDRE (Prop_fdre_C_Q)         0.164     1.887 r  U0/led_ctl_i0/char_data_reg[0]/Q
                         net (fo=1, routed)           0.082     1.969    U0/led_ctl_i0/char_data[0]
    SLICE_X113Y97        LUT3 (Prop_lut3_I0_O)        0.045     2.014 r  U0/led_ctl_i0/led_pipeline_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.014    U0/led_ctl_i0/led_pipeline_reg[0]_i_1_n_0
    SLICE_X113Y97        FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.909     2.251    clk_pin_IBUF_BUFG
    SLICE_X113Y97        FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[0]/C
                         clock pessimism             -0.515     1.736    
    SLICE_X113Y97        FDRE (Hold_fdre_C_D)         0.091     1.827    U0/led_ctl_i0/led_pipeline_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U0/led_ctl_i0/char_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/led_ctl_i0/led_pipeline_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.210ns (31.729%)  route 0.452ns (68.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.637     1.723    clk_pin_IBUF_BUFG
    SLICE_X112Y99        FDRE                                         r  U0/led_ctl_i0/char_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y99        FDRE (Prop_fdre_C_Q)         0.164     1.887 r  U0/led_ctl_i0/char_data_reg[6]/Q
                         net (fo=1, routed)           0.452     2.339    U0/led_ctl_i0/char_data[6]
    SLICE_X113Y100       LUT3 (Prop_lut3_I2_O)        0.046     2.385 r  U0/led_ctl_i0/led_pipeline_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.385    U0/led_ctl_i0/led_pipeline_reg[2]_i_1_n_0
    SLICE_X113Y100       FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.995     2.337    clk_pin_IBUF_BUFG
    SLICE_X113Y100       FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[2]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X113Y100       FDRE (Hold_fdre_C_D)         0.107     2.183    U0/led_ctl_i0/led_pipeline_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.231ns (35.422%)  route 0.421ns (64.578%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.637     1.723    clk_pin_IBUF_BUFG
    SLICE_X110Y98        FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y98        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/Q
                         net (fo=15, routed)          0.157     2.021    U0/uart_rx_i0/uart_rx_ctl_i0/state__0[1]
    SLICE_X111Y99        LUT6 (Prop_lut6_I4_O)        0.045     2.066 f  bit_cnt[2]_i_4/O
                         net (fo=2, routed)           0.264     2.330    bit_cnt[2]_i_4_n_0
    SLICE_X111Y100       LUT6 (Prop_lut6_I4_O)        0.045     2.375 r  U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.375    U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt[1]_i_1_n_0
    SLICE_X111Y100       FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.995     2.337    clk_pin_IBUF_BUFG
    SLICE_X111Y100       FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[1]/C
                         clock pessimism             -0.261     2.076    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.091     2.167    U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U0/uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.261%)  route 0.133ns (41.739%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.637     1.723    clk_pin_IBUF_BUFG
    SLICE_X110Y99        FDRE                                         r  U0/uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  U0/uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/Q
                         net (fo=14, routed)          0.133     1.997    U0/uart_rx_i0/baud_x16_en
    SLICE_X111Y99        LUT5 (Prop_lut5_I2_O)        0.045     2.042 r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data[5]_i_1/O
                         net (fo=1, routed)           0.000     2.042    U0/uart_rx_i0/uart_rx_ctl_i0/rx_data[5]_i_1_n_0
    SLICE_X111Y99        FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.909     2.251    clk_pin_IBUF_BUFG
    SLICE_X111Y99        FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
                         clock pessimism             -0.515     1.736    
    SLICE_X111Y99        FDRE (Hold_fdre_C_D)         0.091     1.827    U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U0/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.636     1.722    clk_pin_IBUF_BUFG
    SLICE_X108Y99        FDSE                                         r  U0/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDSE (Prop_fdse_C_Q)         0.164     1.886 r  U0/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[6]/Q
                         net (fo=5, routed)           0.116     2.003    internal_count[6]
    SLICE_X109Y99        LUT5 (Prop_lut5_I1_O)        0.045     2.048 r  internal_count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.048    U0/uart_rx_i0/uart_baud_gen_rx_i0/internal_count[3]
    SLICE_X109Y99        FDRE                                         r  U0/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.906     2.248    clk_pin_IBUF_BUFG
    SLICE_X109Y99        FDRE                                         r  U0/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[3]/C
                         clock pessimism             -0.513     1.735    
    SLICE_X109Y99        FDRE (Hold_fdre_C_D)         0.091     1.826    U0/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U0/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.520%)  route 0.103ns (29.480%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.636     1.722    clk_pin_IBUF_BUFG
    SLICE_X112Y96        FDRE                                         r  U0/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDRE (Prop_fdre_C_Q)         0.148     1.870 r  U0/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/Q
                         net (fo=16, routed)          0.103     1.973    U0/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg_n_0
    SLICE_X112Y96        LUT5 (Prop_lut5_I0_O)        0.098     2.071 r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data[4]_i_1/O
                         net (fo=1, routed)           0.000     2.071    U0/uart_rx_i0/uart_rx_ctl_i0/rx_data[4]_i_1_n_0
    SLICE_X112Y96        FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.908     2.250    clk_pin_IBUF_BUFG
    SLICE_X112Y96        FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/C
                         clock pessimism             -0.528     1.722    
    SLICE_X112Y96        FDRE (Hold_fdre_C_D)         0.121     1.843    U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/led_ctl_i0/char_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.931%)  route 0.166ns (54.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.637     1.723    clk_pin_IBUF_BUFG
    SLICE_X111Y97        FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y97        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[7]/Q
                         net (fo=2, routed)           0.166     2.030    rx_data[7]
    SLICE_X112Y97        FDRE                                         r  U0/led_ctl_i0/char_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.909     2.251    clk_pin_IBUF_BUFG
    SLICE_X112Y97        FDRE                                         r  U0/led_ctl_i0/char_data_reg[7]/C
                         clock pessimism             -0.512     1.739    
    SLICE_X112Y97        FDRE (Hold_fdre_C_D)         0.063     1.802    U0/led_ctl_i0/char_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pin }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_pin_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X112Y97   U0/led_ctl_i0/char_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X112Y99   U0/led_ctl_i0/char_data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X112Y99   U0/led_ctl_i0/char_data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X112Y97   U0/led_ctl_i0/char_data_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X112Y97   U0/led_ctl_i0/char_data_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X112Y99   U0/led_ctl_i0/char_data_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X112Y99   U0/led_ctl_i0/char_data_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X112Y97   U0/led_ctl_i0/char_data_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X113Y97   U0/led_ctl_i0/led_pipeline_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y100  U0/led_ctl_i0/led_pipeline_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y100  U0/led_ctl_i0/led_pipeline_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X111Y100  U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X111Y100  U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y100  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y97   U0/led_ctl_i0/char_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y97   U0/led_ctl_i0/char_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y99   U0/led_ctl_i0/char_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y99   U0/led_ctl_i0/char_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y99   U0/led_ctl_i0/char_data_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y100  U0/led_ctl_i0/led_pipeline_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X113Y100  U0/led_ctl_i0/led_pipeline_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y103  U0/meta_harden_btn_i0/signal_dst_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y106  U0/meta_harden_btn_i0/signal_meta_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y126  U0/meta_harden_rst_i0/signal_dst_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X111Y100  U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X111Y100  U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y100  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y97   U0/led_ctl_i0/char_data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X112Y99   U0/led_ctl_i0/char_data_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 rst_pin
                            (input port clocked by virtual_clock  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            U0/meta_harden_rst_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pin rise@40.000ns - virtual_clock rise@36.000ns)
  Data Path Delay:        8.638ns  (logic 1.508ns (17.452%)  route 7.131ns (82.548%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 45.614 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 36.000 - 36.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                     36.000    36.000 r  
                         ideal clock network latency
                                                      0.000    36.000    
                         input delay                  0.000    36.000    
    L19                                               0.000    36.000 r  rst_pin (IN)
                         net (fo=0)                   0.000    36.000    rst_pin
    L19                  IBUF (Prop_ibuf_I_O)         1.508    37.508 r  rst_pin_IBUF_inst/O
                         net (fo=1, routed)           7.131    44.638    rst_pin_IBUF
    SLICE_X112Y129       FDRE                                         r  U0/meta_harden_rst_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    40.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.293    43.673    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.764 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.849    45.614    clk_pin_IBUF_BUFG
    SLICE_X112Y129       FDRE                                         r  U0/meta_harden_rst_i0/signal_meta_reg/C
                         clock pessimism              0.000    45.614    
                         clock uncertainty           -0.025    45.589    
    SLICE_X112Y129       FDRE (Setup_fdre_C_D)       -0.031    45.558    U0/meta_harden_rst_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         45.558    
                         arrival time                         -44.638    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             1.256ns  (required time - arrival time)
  Source:                 btn_pin
                            (input port clocked by virtual_clock  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            U0/meta_harden_btn_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pin rise@40.000ns - virtual_clock rise@36.000ns)
  Data Path Delay:        8.313ns  (logic 1.463ns (17.605%)  route 6.849ns (82.395%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 45.625 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 36.000 - 36.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                     36.000    36.000 r  
                         ideal clock network latency
                                                      0.000    36.000    
                         input delay                  0.000    36.000    
    D19                                               0.000    36.000 r  btn_pin (IN)
                         net (fo=0)                   0.000    36.000    btn_pin
    D19                  IBUF (Prop_ibuf_I_O)         1.463    37.463 r  btn_pin_IBUF_inst/O
                         net (fo=1, routed)           6.849    44.313    btn_pin_IBUF
    SLICE_X112Y106       FDRE                                         r  U0/meta_harden_btn_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    40.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.293    43.673    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.764 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.860    45.625    clk_pin_IBUF_BUFG
    SLICE_X112Y106       FDRE                                         r  U0/meta_harden_btn_i0/signal_meta_reg/C
                         clock pessimism              0.000    45.625    
                         clock uncertainty           -0.025    45.600    
    SLICE_X112Y106       FDRE (Setup_fdre_C_D)       -0.031    45.569    U0/meta_harden_btn_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         45.569    
                         arrival time                         -44.313    
  -------------------------------------------------------------------
                         slack                                  1.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 btn_pin
                            (input port clocked by virtual_clock  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            U0/meta_harden_btn_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.231ns (7.172%)  route 2.995ns (92.828%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        2.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -0.500    -0.500    
    D19                                               0.000    -0.500 r  btn_pin (IN)
                         net (fo=0)                   0.000    -0.500    btn_pin
    D19                  IBUF (Prop_ibuf_I_O)         0.231    -0.269 r  btn_pin_IBUF_inst/O
                         net (fo=1, routed)           2.995     2.727    btn_pin_IBUF
    SLICE_X112Y106       FDRE                                         r  U0/meta_harden_btn_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.994     2.336    clk_pin_IBUF_BUFG
    SLICE_X112Y106       FDRE                                         r  U0/meta_harden_btn_i0/signal_meta_reg/C
                         clock pessimism              0.000     2.336    
                         clock uncertainty            0.025     2.361    
    SLICE_X112Y106       FDRE (Hold_fdre_C_D)         0.059     2.420    U0/meta_harden_btn_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           2.727    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 rst_pin
                            (input port clocked by virtual_clock  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            U0/meta_harden_rst_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        7.546ns  (logic 1.437ns (19.041%)  route 6.109ns (80.959%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        6.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.118ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -0.500    -0.500    
    L19                                               0.000    -0.500 r  rst_pin (IN)
                         net (fo=0)                   0.000    -0.500    rst_pin
    L19                  IBUF (Prop_ibuf_I_O)         1.437     0.937 r  rst_pin_IBUF_inst/O
                         net (fo=1, routed)           6.109     7.046    rst_pin_IBUF
    SLICE_X112Y129       FDRE                                         r  U0/meta_harden_rst_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          2.044     6.118    clk_pin_IBUF_BUFG
    SLICE_X112Y129       FDRE                                         r  U0/meta_harden_rst_i0/signal_meta_reg/C
                         clock pessimism              0.000     6.118    
                         clock uncertainty            0.025     6.143    
    SLICE_X112Y129       FDRE (Hold_fdre_C_D)         0.243     6.386    U0/meta_harden_rst_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         -6.386    
                         arrival time                           7.046    
  -------------------------------------------------------------------
                         slack                                  0.660    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  virtual_clock

Setup :            4  Failing Endpoints,  Worst Slack       -8.233ns,  Total Violation      -32.284ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.510ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.233ns  (required time - arrival time)
  Source:                 U0/led_ctl_i0/led_pipeline_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (virtual_clock rise@24.000ns - clk_pin rise@20.000ns)
  Data Path Delay:        6.077ns  (logic 4.013ns (66.046%)  route 2.063ns (33.954%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -6.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 24.000 - 24.000 ) 
    Source Clock Delay      (SCD):    6.132ns = ( 26.132 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   20.000    20.000 r  
    H16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522    23.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    24.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          2.058    26.132    clk_pin_IBUF_BUFG
    SLICE_X113Y100       FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDRE (Prop_fdre_C_Q)         0.456    26.588 r  U0/led_ctl_i0/led_pipeline_reg_reg[1]/Q
                         net (fo=1, routed)           2.063    28.651    led_pins_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557    32.208 r  led_pins_OBUF[1]_inst/O
                         net (fo=0)                   0.000    32.208    led_pins[1]
    P14                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     24.000    24.000 r  
                         ideal clock network latency
                                                      0.000    24.000    
                         clock pessimism              0.000    24.000    
                         clock uncertainty           -0.025    23.975    
                         output delay                -0.000    23.975    
  -------------------------------------------------------------------
                         required time                         23.975    
                         arrival time                         -32.208    
  -------------------------------------------------------------------
                         slack                                 -8.233    

Slack (VIOLATED) :        -8.182ns  (required time - arrival time)
  Source:                 U0/led_ctl_i0/led_pipeline_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (virtual_clock rise@24.000ns - clk_pin rise@20.000ns)
  Data Path Delay:        6.025ns  (logic 4.166ns (69.147%)  route 1.859ns (30.853%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -6.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 24.000 - 24.000 ) 
    Source Clock Delay      (SCD):    6.132ns = ( 26.132 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   20.000    20.000 r  
    H16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522    23.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    24.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          2.058    26.132    clk_pin_IBUF_BUFG
    SLICE_X113Y100       FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDRE (Prop_fdre_C_Q)         0.419    26.551 r  U0/led_ctl_i0/led_pipeline_reg_reg[2]/Q
                         net (fo=1, routed)           1.859    28.410    led_pins_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.747    32.157 r  led_pins_OBUF[2]_inst/O
                         net (fo=0)                   0.000    32.157    led_pins[2]
    N16                                                               r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     24.000    24.000 r  
                         ideal clock network latency
                                                      0.000    24.000    
                         clock pessimism              0.000    24.000    
                         clock uncertainty           -0.025    23.975    
                         output delay                -0.000    23.975    
  -------------------------------------------------------------------
                         required time                         23.975    
                         arrival time                         -32.157    
  -------------------------------------------------------------------
                         slack                                 -8.182    

Slack (VIOLATED) :        -8.001ns  (required time - arrival time)
  Source:                 U0/led_ctl_i0/led_pipeline_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (virtual_clock rise@24.000ns - clk_pin rise@20.000ns)
  Data Path Delay:        6.036ns  (logic 4.175ns (69.167%)  route 1.861ns (30.833%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 24.000 - 24.000 ) 
    Source Clock Delay      (SCD):    5.940ns = ( 25.940 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   20.000    20.000 r  
    H16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522    23.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    24.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.866    25.940    clk_pin_IBUF_BUFG
    SLICE_X113Y97        FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDRE (Prop_fdre_C_Q)         0.419    26.359 r  U0/led_ctl_i0/led_pipeline_reg_reg[3]/Q
                         net (fo=1, routed)           1.861    28.220    led_pins_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.756    31.976 r  led_pins_OBUF[3]_inst/O
                         net (fo=0)                   0.000    31.976    led_pins[3]
    M14                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     24.000    24.000 r  
                         ideal clock network latency
                                                      0.000    24.000    
                         clock pessimism              0.000    24.000    
                         clock uncertainty           -0.025    23.975    
                         output delay                -0.000    23.975    
  -------------------------------------------------------------------
                         required time                         23.975    
                         arrival time                         -31.976    
  -------------------------------------------------------------------
                         slack                                 -8.001    

Slack (VIOLATED) :        -7.868ns  (required time - arrival time)
  Source:                 U0/led_ctl_i0/led_pipeline_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (virtual_clock rise@24.000ns - clk_pin rise@20.000ns)
  Data Path Delay:        5.903ns  (logic 3.986ns (67.523%)  route 1.917ns (32.477%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 24.000 - 24.000 ) 
    Source Clock Delay      (SCD):    5.940ns = ( 25.940 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   20.000    20.000 r  
    H16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           2.522    23.973    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    24.074 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.866    25.940    clk_pin_IBUF_BUFG
    SLICE_X113Y97        FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDRE (Prop_fdre_C_Q)         0.456    26.396 r  U0/led_ctl_i0/led_pipeline_reg_reg[0]/Q
                         net (fo=1, routed)           1.917    28.313    led_pins_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530    31.843 r  led_pins_OBUF[0]_inst/O
                         net (fo=0)                   0.000    31.843    led_pins[0]
    R14                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     24.000    24.000 r  
                         ideal clock network latency
                                                      0.000    24.000    
                         clock pessimism              0.000    24.000    
                         clock uncertainty           -0.025    23.975    
                         output delay                -0.000    23.975    
  -------------------------------------------------------------------
                         required time                         23.975    
                         arrival time                         -31.843    
  -------------------------------------------------------------------
                         slack                                 -7.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.510ns  (arrival time - required time)
  Source:                 U0/led_ctl_i0/led_pipeline_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 1.372ns (75.709%)  route 0.440ns (24.291%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.637     1.723    clk_pin_IBUF_BUFG
    SLICE_X113Y97        FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  U0/led_ctl_i0/led_pipeline_reg_reg[0]/Q
                         net (fo=1, routed)           0.440     2.304    led_pins_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     3.535 r  led_pins_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.535    led_pins[0]
    R14                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.535    
  -------------------------------------------------------------------
                         slack                                  3.510    

Slack (MET) :             3.585ns  (arrival time - required time)
  Source:                 U0/led_ctl_i0/led_pipeline_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 1.463ns (77.571%)  route 0.423ns (22.429%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.637     1.723    clk_pin_IBUF_BUFG
    SLICE_X113Y97        FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y97        FDRE (Prop_fdre_C_Q)         0.128     1.851 r  U0/led_ctl_i0/led_pipeline_reg_reg[3]/Q
                         net (fo=1, routed)           0.423     2.274    led_pins_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.335     3.610 r  led_pins_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.610    led_pins[3]
    M14                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.610    
  -------------------------------------------------------------------
                         slack                                  3.585    

Slack (MET) :             3.656ns  (arrival time - required time)
  Source:                 U0/led_ctl_i0/led_pipeline_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.876ns  (logic 1.455ns (77.557%)  route 0.421ns (22.443%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.719     1.806    clk_pin_IBUF_BUFG
    SLICE_X113Y100       FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDRE (Prop_fdre_C_Q)         0.128     1.934 r  U0/led_ctl_i0/led_pipeline_reg_reg[2]/Q
                         net (fo=1, routed)           0.421     2.355    led_pins_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.327     3.681 r  led_pins_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.681    led_pins[2]
    N16                                                               r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.681    
  -------------------------------------------------------------------
                         slack                                  3.656    

Slack (MET) :             3.681ns  (arrival time - required time)
  Source:                 U0/led_ctl_i0/led_pipeline_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 1.399ns (73.622%)  route 0.501ns (26.378%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_pin
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_pin_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_pin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_pin_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.719     1.806    clk_pin_IBUF_BUFG
    SLICE_X113Y100       FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDRE (Prop_fdre_C_Q)         0.141     1.947 r  U0/led_ctl_i0/led_pipeline_reg_reg[1]/Q
                         net (fo=1, routed)           0.501     2.448    led_pins_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     3.706 r  led_pins_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.706    led_pins[1]
    P14                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.706    
  -------------------------------------------------------------------
                         slack                                  3.681    





