* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Dec 4 2021 00:32:29

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : demux.N_419_i_0_a3Z0Z_7
T_7_12_wire_logic_cluster/lc_7/out
T_8_12_lc_trk_g0_7
T_8_12_wire_logic_cluster/lc_6/in_3

End 

Net : demux_data_in_29
T_3_1_wire_bram/ram/RDATA_10
T_3_0_span4_vert_42
T_3_4_sp4_v_t_47
T_4_8_sp4_h_l_10
T_7_8_sp4_v_t_38
T_7_12_lc_trk_g1_3
T_7_12_wire_logic_cluster/lc_7/in_3

End 

Net : demux.N_419_i_0_o2Z0Z_8
T_8_12_wire_logic_cluster/lc_6/out
T_8_11_lc_trk_g1_6
T_8_11_wire_logic_cluster/lc_6/in_3

End 

Net : demux.N_419_i_0_o2Z0Z_10
T_8_11_wire_logic_cluster/lc_6/out
T_8_11_sp4_h_l_1
T_12_11_sp4_h_l_4
T_11_11_lc_trk_g0_4
T_11_11_wire_logic_cluster/lc_1/in_3

T_8_11_wire_logic_cluster/lc_6/out
T_9_11_lc_trk_g1_6
T_9_11_wire_logic_cluster/lc_2/in_3

T_8_11_wire_logic_cluster/lc_6/out
T_7_10_lc_trk_g2_6
T_7_10_wire_logic_cluster/lc_1/in_3

T_8_11_wire_logic_cluster/lc_6/out
T_9_10_lc_trk_g3_6
T_9_10_wire_logic_cluster/lc_2/in_3

End 

Net : demux.N_419_i_0_o2Z0Z_4
T_9_12_wire_logic_cluster/lc_5/out
T_8_12_lc_trk_g2_5
T_8_12_wire_logic_cluster/lc_6/in_1

End 

Net : demux_data_in_101
T_10_7_wire_bram/ram/RDATA_10
T_10_6_sp4_v_t_42
T_10_10_sp4_v_t_38
T_9_12_lc_trk_g1_3
T_9_12_wire_logic_cluster/lc_5/in_1

End 

Net : demux.N_420_i_0_a3Z0Z_7
T_7_11_wire_logic_cluster/lc_6/out
T_8_8_sp4_v_t_37
T_9_12_sp4_h_l_0
T_9_12_lc_trk_g1_5
T_9_12_wire_logic_cluster/lc_7/in_3

End 

Net : demux_data_in_28
T_3_1_wire_bram/ram/RDATA_8
T_3_0_span4_vert_30
T_3_3_sp4_v_t_44
T_4_7_sp4_h_l_9
T_7_7_sp4_v_t_44
T_7_11_lc_trk_g0_1
T_7_11_wire_logic_cluster/lc_6/in_1

End 

Net : demux.N_420_i_0_o2Z0Z_8
T_9_12_wire_logic_cluster/lc_7/out
T_10_9_sp4_v_t_39
T_7_9_sp4_h_l_2
T_8_9_lc_trk_g2_2
T_8_9_wire_logic_cluster/lc_2/in_0

T_9_12_wire_logic_cluster/lc_7/out
T_10_11_sp4_v_t_47
T_11_11_sp4_h_l_10
T_11_11_lc_trk_g0_7
T_11_11_wire_logic_cluster/lc_3/in_0

T_9_12_wire_logic_cluster/lc_7/out
T_10_10_sp4_v_t_42
T_11_10_sp4_h_l_7
T_11_10_lc_trk_g0_2
T_11_10_wire_logic_cluster/lc_6/in_0

T_9_12_wire_logic_cluster/lc_7/out
T_9_11_lc_trk_g0_7
T_9_11_wire_logic_cluster/lc_5/in_0

End 

Net : demux_data_in_98
T_10_8_wire_bram/ram/RDATA_4
T_10_0_span12_vert_21
T_10_8_sp4_v_t_36
T_9_12_lc_trk_g1_1
T_9_12_input_2_4
T_9_12_wire_logic_cluster/lc_4/in_2

End 

Net : demux.N_422_i_0_o2Z0Z_8
T_8_7_wire_logic_cluster/lc_1/out
T_9_5_sp4_v_t_46
T_6_9_sp4_h_l_4
T_6_9_lc_trk_g1_1
T_6_9_wire_logic_cluster/lc_0/in_0

T_8_7_wire_logic_cluster/lc_1/out
T_9_5_sp4_v_t_46
T_8_9_lc_trk_g2_3
T_8_9_wire_logic_cluster/lc_3/in_0

T_8_7_wire_logic_cluster/lc_1/out
T_7_7_sp4_h_l_10
T_6_7_lc_trk_g0_2
T_6_7_wire_logic_cluster/lc_0/in_0

T_8_7_wire_logic_cluster/lc_1/out
T_7_7_lc_trk_g3_1
T_7_7_wire_logic_cluster/lc_0/in_0

End 

Net : demux.N_422_i_0_o2Z0Z_4
T_9_12_wire_logic_cluster/lc_4/out
T_9_10_sp4_v_t_37
T_9_6_sp4_v_t_37
T_8_7_lc_trk_g2_5
T_8_7_wire_logic_cluster/lc_1/in_0

End 

Net : demux.N_421_i_0_o2Z0Z_2
T_7_8_wire_logic_cluster/lc_2/out
T_8_8_lc_trk_g1_2
T_8_8_wire_logic_cluster/lc_6/in_3

End 

Net : demux.N_837
T_7_9_wire_logic_cluster/lc_2/out
T_7_8_lc_trk_g1_2
T_7_8_wire_logic_cluster/lc_2/in_3

End 

Net : demux_data_in_43
T_3_6_wire_bram/ram/RDATA_6
T_4_6_sp4_h_l_2
T_7_6_sp4_v_t_42
T_7_9_lc_trk_g1_2
T_7_9_wire_logic_cluster/lc_2/in_3

End 

Net : demux.N_421_i_0_o2Z0Z_10
T_8_8_wire_logic_cluster/lc_6/out
T_9_7_sp4_v_t_45
T_9_11_lc_trk_g1_0
T_9_11_input_2_3
T_9_11_wire_logic_cluster/lc_3/in_2

T_8_8_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_44
T_7_10_lc_trk_g3_4
T_7_10_wire_logic_cluster/lc_2/in_3

T_8_8_wire_logic_cluster/lc_6/out
T_9_7_sp4_v_t_45
T_9_10_lc_trk_g1_5
T_9_10_wire_logic_cluster/lc_3/in_3

T_8_8_wire_logic_cluster/lc_6/out
T_9_9_lc_trk_g2_6
T_9_9_wire_logic_cluster/lc_3/in_3

End 

Net : demux.N_422_i_0_a3Z0Z_7
T_8_10_wire_logic_cluster/lc_0/out
T_8_6_sp4_v_t_37
T_8_7_lc_trk_g3_5
T_8_7_wire_logic_cluster/lc_1/in_3

End 

Net : demux_data_in_26
T_3_2_wire_bram/ram/RDATA_4
T_0_2_sp12_h_l_6
T_8_2_sp12_v_t_22
T_8_10_lc_trk_g3_1
T_8_10_input_2_0
T_8_10_wire_logic_cluster/lc_0/in_2

End 

Net : sb_translator_1.un1_num_leds_n_2
T_4_3_wire_logic_cluster/lc_1/out
T_0_3_sp12_h_l_1
T_1_3_lc_trk_g0_5
T_1_3_wire_logic_cluster/lc_2/in_1

End 

Net : sb_translator_1.un1_num_leds_0_cry_1
T_4_3_wire_logic_cluster/lc_0/cout
T_4_3_wire_logic_cluster/lc_1/in_3

Net : sb_translator_1.un1_num_leds_n_10
T_4_4_wire_logic_cluster/lc_1/out
T_0_4_sp12_h_l_1
T_1_4_lc_trk_g0_5
T_1_4_wire_logic_cluster/lc_2/in_1

End 

Net : sb_translator_1.state_RNIEL0N9_0Z0Z_6
T_6_7_wire_logic_cluster/lc_4/out
T_6_7_lc_trk_g0_4
T_6_7_wire_logic_cluster/lc_7/in_3

End 

Net : sb_translator_1.cnt19_cry_18
T_1_5_wire_logic_cluster/lc_1/cout
T_1_5_wire_logic_cluster/lc_2/in_3

Net : sb_translator_1.state_RNI88IGAZ0Z_0
T_6_7_wire_logic_cluster/lc_7/out
T_6_6_sp4_v_t_46
T_6_10_sp4_v_t_46
T_6_12_lc_trk_g3_3
T_6_12_wire_logic_cluster/lc_1/cen

T_6_7_wire_logic_cluster/lc_7/out
T_6_2_sp12_v_t_22
T_6_5_lc_trk_g2_2
T_6_5_wire_logic_cluster/lc_7/cen

T_6_7_wire_logic_cluster/lc_7/out
T_6_2_sp12_v_t_22
T_6_5_lc_trk_g2_2
T_6_5_wire_logic_cluster/lc_7/cen

T_6_7_wire_logic_cluster/lc_7/out
T_6_2_sp12_v_t_22
T_6_5_lc_trk_g2_2
T_6_5_wire_logic_cluster/lc_7/cen

T_6_7_wire_logic_cluster/lc_7/out
T_6_2_sp12_v_t_22
T_6_5_lc_trk_g2_2
T_6_5_wire_logic_cluster/lc_7/cen

T_6_7_wire_logic_cluster/lc_7/out
T_6_2_sp12_v_t_22
T_6_5_lc_trk_g2_2
T_6_5_wire_logic_cluster/lc_7/cen

T_6_7_wire_logic_cluster/lc_7/out
T_6_2_sp12_v_t_22
T_6_5_lc_trk_g2_2
T_6_5_wire_logic_cluster/lc_7/cen

T_6_7_wire_logic_cluster/lc_7/out
T_6_2_sp12_v_t_22
T_6_5_lc_trk_g2_2
T_6_5_wire_logic_cluster/lc_7/cen

T_6_7_wire_logic_cluster/lc_7/out
T_6_2_sp12_v_t_22
T_6_5_lc_trk_g2_2
T_6_5_wire_logic_cluster/lc_7/cen

End 

Net : sb_translator_1.un1_num_leds_0_cry_9
T_4_4_wire_logic_cluster/lc_0/cout
T_4_4_wire_logic_cluster/lc_1/in_3

Net : sb_translator_1.un1_num_leds_n_9
T_4_4_wire_logic_cluster/lc_0/out
T_1_4_sp12_h_l_0
T_1_4_lc_trk_g1_3
T_1_4_wire_logic_cluster/lc_1/in_1

End 

Net : sb_translator_1.cnt19_cry_18_THRU_CO
T_1_5_wire_logic_cluster/lc_2/out
T_0_5_sp4_h_l_12
T_3_5_sp4_h_l_4
T_6_5_sp4_v_t_44
T_6_7_lc_trk_g2_1
T_6_7_wire_logic_cluster/lc_4/in_3

T_1_5_wire_logic_cluster/lc_2/out
T_2_6_lc_trk_g2_2
T_2_6_wire_logic_cluster/lc_1/in_3

End 

Net : bfn_4_4_0_
T_4_4_wire_logic_cluster/carry_in_mux/cout
T_4_4_wire_logic_cluster/lc_0/in_3

Net : sb_translator_1.cnt19
T_6_3_wire_logic_cluster/lc_1/out
T_5_3_sp4_h_l_10
T_4_3_lc_trk_g1_2
T_4_3_wire_logic_cluster/lc_0/in_1

T_6_3_wire_logic_cluster/lc_1/out
T_5_3_sp4_h_l_10
T_1_3_sp4_h_l_10
T_1_3_lc_trk_g0_7
T_1_3_wire_logic_cluster/lc_0/in_1

T_6_3_wire_logic_cluster/lc_1/out
T_6_3_lc_trk_g3_1
T_6_3_wire_logic_cluster/lc_0/in_0

T_6_3_wire_logic_cluster/lc_1/out
T_7_3_lc_trk_g1_1
T_7_3_wire_logic_cluster/lc_6/in_0

T_6_3_wire_logic_cluster/lc_1/out
T_7_3_lc_trk_g1_1
T_7_3_wire_logic_cluster/lc_0/in_0

End 

Net : sb_translator_1.num_ledsZ0Z_1
T_6_3_wire_logic_cluster/lc_2/out
T_4_3_sp4_h_l_1
T_4_3_lc_trk_g0_4
T_4_3_input_2_0
T_4_3_wire_logic_cluster/lc_0/in_2

T_6_3_wire_logic_cluster/lc_2/out
T_4_3_sp4_h_l_1
T_4_3_lc_trk_g0_4
T_4_3_wire_logic_cluster/lc_1/in_1

T_6_3_wire_logic_cluster/lc_2/out
T_6_3_lc_trk_g0_2
T_6_3_input_2_0
T_6_3_wire_logic_cluster/lc_0/in_2

T_6_3_wire_logic_cluster/lc_2/out
T_7_3_lc_trk_g0_2
T_7_3_input_2_6
T_7_3_wire_logic_cluster/lc_6/in_2

T_6_3_wire_logic_cluster/lc_2/out
T_7_3_lc_trk_g0_2
T_7_3_wire_logic_cluster/lc_1/in_3

T_6_3_wire_logic_cluster/lc_2/out
T_7_3_lc_trk_g0_2
T_7_3_wire_logic_cluster/lc_7/in_3

T_6_3_wire_logic_cluster/lc_2/out
T_7_3_lc_trk_g0_2
T_7_3_input_2_0
T_7_3_wire_logic_cluster/lc_0/in_2

End 

Net : demux.N_424_i_0_o2_0Z0Z_0
T_8_7_wire_logic_cluster/lc_6/out
T_7_7_lc_trk_g2_6
T_7_7_wire_logic_cluster/lc_3/in_3

End 

Net : demux_data_in_32
T_3_4_wire_bram/ram/RDATA_0
T_3_3_sp4_v_t_46
T_4_7_sp4_h_l_11
T_8_7_sp4_h_l_7
T_8_7_lc_trk_g1_2
T_8_7_wire_logic_cluster/lc_6/in_1

End 

Net : demux.N_424_i_0_o2Z0Z_1_cascade_
T_7_7_wire_logic_cluster/lc_3/ltout
T_7_7_wire_logic_cluster/lc_4/in_2

End 

Net : demux.N_424_i_0_o2Z0Z_7
T_7_7_wire_logic_cluster/lc_4/out
T_7_6_sp4_v_t_40
T_7_10_sp4_v_t_40
T_7_11_lc_trk_g3_0
T_7_11_wire_logic_cluster/lc_2/in_3

T_7_7_wire_logic_cluster/lc_4/out
T_7_6_sp4_v_t_40
T_6_9_lc_trk_g3_0
T_6_9_input_2_3
T_6_9_wire_logic_cluster/lc_3/in_2

T_7_7_wire_logic_cluster/lc_4/out
T_7_7_lc_trk_g1_4
T_7_7_wire_logic_cluster/lc_6/in_3

T_7_7_wire_logic_cluster/lc_4/out
T_6_7_lc_trk_g2_4
T_6_7_wire_logic_cluster/lc_1/in_3

End 

Net : demux.N_423_i_0_o2Z0Z_0
T_7_9_wire_logic_cluster/lc_5/out
T_7_9_lc_trk_g1_5
T_7_9_wire_logic_cluster/lc_1/in_3

End 

Net : demux.N_423_i_0_o2Z0Z_10
T_8_10_wire_logic_cluster/lc_6/out
T_9_10_lc_trk_g0_6
T_9_10_wire_logic_cluster/lc_5/in_3

T_8_10_wire_logic_cluster/lc_6/out
T_7_10_lc_trk_g3_6
T_7_10_wire_logic_cluster/lc_6/in_3

T_8_10_wire_logic_cluster/lc_6/out
T_9_11_lc_trk_g3_6
T_9_11_wire_logic_cluster/lc_4/in_3

T_8_10_wire_logic_cluster/lc_6/out
T_9_9_lc_trk_g3_6
T_9_9_wire_logic_cluster/lc_4/in_3

End 

Net : demux.N_423_i_0_o2Z0Z_2
T_7_9_wire_logic_cluster/lc_1/out
T_8_10_lc_trk_g2_1
T_8_10_wire_logic_cluster/lc_6/in_3

End 

Net : demux_data_in_33
T_3_4_wire_bram/ram/RDATA_2
T_3_3_sp4_v_t_42
T_4_7_sp4_h_l_1
T_7_7_sp4_v_t_43
T_7_9_lc_trk_g2_6
T_7_9_wire_logic_cluster/lc_5/in_3

End 

Net : demux.N_424_i_0_o2Z0Z_8
T_7_11_wire_logic_cluster/lc_1/out
T_7_7_sp4_v_t_39
T_8_7_sp4_h_l_2
T_7_7_lc_trk_g0_2
T_7_7_wire_logic_cluster/lc_6/in_0

T_7_11_wire_logic_cluster/lc_1/out
T_7_7_sp4_v_t_39
T_4_7_sp4_h_l_2
T_6_7_lc_trk_g2_7
T_6_7_wire_logic_cluster/lc_1/in_0

T_7_11_wire_logic_cluster/lc_1/out
T_7_7_sp4_v_t_39
T_6_9_lc_trk_g0_2
T_6_9_wire_logic_cluster/lc_3/in_1

End 

Net : demux.N_424_i_0_a3Z0Z_7
T_7_11_wire_logic_cluster/lc_3/out
T_7_11_lc_trk_g1_3
T_7_11_wire_logic_cluster/lc_1/in_3

End 

Net : demux_data_in_24
T_3_2_wire_bram/ram/RDATA_0
T_3_1_sp4_v_t_46
T_3_5_sp4_v_t_39
T_4_9_sp4_h_l_8
T_7_9_sp4_v_t_45
T_7_11_lc_trk_g2_0
T_7_11_wire_logic_cluster/lc_3/in_3

End 

Net : sb_translator_1.un1_num_leds_0_cry_6
T_4_3_wire_logic_cluster/lc_5/cout
T_4_3_wire_logic_cluster/lc_6/in_3

Net : sb_translator_1.un1_num_leds_0_cry_4
T_4_3_wire_logic_cluster/lc_3/cout
T_4_3_wire_logic_cluster/lc_4/in_3

Net : sb_translator_1.un1_num_leds_n_5
T_4_3_wire_logic_cluster/lc_4/out
T_2_3_sp4_h_l_5
T_1_3_lc_trk_g1_5
T_1_3_wire_logic_cluster/lc_5/in_1

End 

Net : sb_translator_1.un1_num_leds_n_4
T_4_3_wire_logic_cluster/lc_3/out
T_2_3_sp4_h_l_3
T_1_3_lc_trk_g0_3
T_1_3_wire_logic_cluster/lc_4/in_1

End 

Net : sb_translator_1.un1_num_leds_0_cry_3
T_4_3_wire_logic_cluster/lc_2/cout
T_4_3_wire_logic_cluster/lc_3/in_3

Net : sb_translator_1.un1_num_leds_0_cry_12
T_4_4_wire_logic_cluster/lc_3/cout
T_4_4_wire_logic_cluster/lc_4/in_3

Net : sb_translator_1.un1_num_leds_n_13
T_4_4_wire_logic_cluster/lc_4/out
T_2_4_sp4_h_l_5
T_1_4_lc_trk_g1_5
T_1_4_wire_logic_cluster/lc_5/in_1

End 

Net : sb_translator_1.un1_num_leds_n_12
T_4_4_wire_logic_cluster/lc_3/out
T_2_4_sp4_h_l_3
T_1_4_lc_trk_g0_3
T_1_4_wire_logic_cluster/lc_4/in_1

End 

Net : sb_translator_1.un1_num_leds_n_14
T_4_4_wire_logic_cluster/lc_5/out
T_2_4_sp4_h_l_7
T_1_4_lc_trk_g0_7
T_1_4_wire_logic_cluster/lc_6/in_1

End 

Net : sb_translator_1.un1_num_leds_0_cry_13
T_4_4_wire_logic_cluster/lc_4/cout
T_4_4_wire_logic_cluster/lc_5/in_3

Net : sb_translator_1.un1_num_leds_0_cry_11
T_4_4_wire_logic_cluster/lc_2/cout
T_4_4_wire_logic_cluster/lc_3/in_3

Net : sb_translator_1.un1_num_leds_n_7
T_4_3_wire_logic_cluster/lc_6/out
T_2_3_sp4_h_l_9
T_1_3_lc_trk_g1_1
T_1_3_wire_logic_cluster/lc_7/in_1

End 

Net : sb_translator_1.un1_num_leds_0_cry_14
T_4_4_wire_logic_cluster/lc_5/cout
T_4_4_wire_logic_cluster/lc_6/in_3

Net : sb_translator_1.un1_num_leds_n_15
T_4_4_wire_logic_cluster/lc_6/out
T_2_4_sp4_h_l_9
T_1_4_lc_trk_g1_1
T_1_4_wire_logic_cluster/lc_7/in_1

End 

Net : demux_data_in_18
T_10_14_wire_bram/ram/RDATA_4
T_10_10_sp4_v_t_43
T_9_12_lc_trk_g0_6
T_9_12_wire_logic_cluster/lc_4/in_0

End 

Net : sb_translator_1.un1_num_leds_n_16
T_4_4_wire_logic_cluster/lc_7/out
T_4_1_sp4_v_t_38
T_1_5_sp4_h_l_3
T_1_5_lc_trk_g1_6
T_1_5_wire_logic_cluster/lc_0/in_1

End 

Net : sb_translator_1.un1_num_leds_n_8
T_4_3_wire_logic_cluster/lc_7/out
T_4_0_span4_vert_38
T_1_4_sp4_h_l_3
T_1_4_lc_trk_g1_6
T_1_4_wire_logic_cluster/lc_0/in_1

End 

Net : sb_translator_1.un1_num_leds_0_cry_15
T_4_4_wire_logic_cluster/lc_6/cout
T_4_4_wire_logic_cluster/lc_7/in_3

End 

Net : sb_translator_1.un1_num_leds_0_cry_7
T_4_3_wire_logic_cluster/lc_6/cout
T_4_3_wire_logic_cluster/lc_7/in_3

Net : sb_translator_1.un1_num_leds_n_11
T_4_4_wire_logic_cluster/lc_2/out
T_2_4_sp4_h_l_1
T_1_4_lc_trk_g0_1
T_1_4_input_2_3
T_1_4_wire_logic_cluster/lc_3/in_2

End 

Net : sb_translator_1.un1_num_leds_n_6
T_4_3_wire_logic_cluster/lc_5/out
T_2_3_sp4_h_l_7
T_1_3_lc_trk_g1_7
T_1_3_input_2_6
T_1_3_wire_logic_cluster/lc_6/in_2

End 

Net : sb_translator_1.un1_num_leds_0_cry_5
T_4_3_wire_logic_cluster/lc_4/cout
T_4_3_wire_logic_cluster/lc_5/in_3

Net : sb_translator_1.un1_num_leds_0_cry_10
T_4_4_wire_logic_cluster/lc_1/cout
T_4_4_wire_logic_cluster/lc_2/in_3

Net : sb_translator_1.un1_num_leds_0_cry_2
T_4_3_wire_logic_cluster/lc_1/cout
T_4_3_wire_logic_cluster/lc_2/in_3

Net : sb_translator_1.un1_num_leds_n_3
T_4_3_wire_logic_cluster/lc_2/out
T_2_3_sp4_h_l_1
T_1_3_lc_trk_g0_1
T_1_3_input_2_3
T_1_3_wire_logic_cluster/lc_3/in_2

End 

Net : demux_data_in_105
T_10_10_wire_bram/ram/RDATA_2
T_10_9_sp4_v_t_42
T_7_9_sp4_h_l_7
T_7_9_lc_trk_g0_2
T_7_9_wire_logic_cluster/lc_5/in_1

End 

Net : sb_translator_1.un1_num_leds_n_1
T_4_3_wire_logic_cluster/lc_0/out
T_1_3_sp12_h_l_0
T_1_3_lc_trk_g1_3
T_1_3_wire_logic_cluster/lc_1/in_1

End 

Net : demux.N_420_i_0_o2Z0Z_9
T_4_10_wire_logic_cluster/lc_7/out
T_2_10_sp12_h_l_1
T_8_10_sp4_h_l_6
T_11_10_sp4_v_t_46
T_11_11_lc_trk_g2_6
T_11_11_wire_logic_cluster/lc_3/in_1

T_4_10_wire_logic_cluster/lc_7/out
T_5_9_sp4_v_t_47
T_6_9_sp4_h_l_3
T_9_9_sp4_v_t_38
T_9_11_lc_trk_g3_3
T_9_11_wire_logic_cluster/lc_5/in_1

T_4_10_wire_logic_cluster/lc_7/out
T_5_9_sp4_v_t_47
T_6_9_sp4_h_l_3
T_8_9_lc_trk_g3_6
T_8_9_wire_logic_cluster/lc_2/in_1

T_4_10_wire_logic_cluster/lc_7/out
T_2_10_sp12_h_l_1
T_11_10_lc_trk_g0_5
T_11_10_wire_logic_cluster/lc_6/in_1

End 

Net : demux.N_420_i_0_a3Z0Z_1
T_4_10_wire_logic_cluster/lc_5/out
T_4_10_lc_trk_g1_5
T_4_10_wire_logic_cluster/lc_7/in_3

End 

Net : demux.N_241
T_5_11_wire_logic_cluster/lc_1/out
T_6_10_lc_trk_g2_1
T_6_10_wire_logic_cluster/lc_2/in_3

T_5_11_wire_logic_cluster/lc_1/out
T_6_11_lc_trk_g1_1
T_6_11_wire_logic_cluster/lc_5/in_3

T_5_11_wire_logic_cluster/lc_1/out
T_6_10_lc_trk_g2_1
T_6_10_wire_logic_cluster/lc_5/in_0

End 

Net : demux.N_236_cascade_
T_5_11_wire_logic_cluster/lc_0/ltout
T_5_11_wire_logic_cluster/lc_1/in_2

End 

Net : demux.N_424_i_0_a2Z0Z_34
T_6_10_wire_logic_cluster/lc_2/out
T_7_9_lc_trk_g2_2
T_7_9_wire_logic_cluster/lc_3/in_3

T_6_10_wire_logic_cluster/lc_2/out
T_6_10_lc_trk_g0_2
T_6_10_wire_logic_cluster/lc_7/in_3

End 

Net : demux.N_918
T_7_9_wire_logic_cluster/lc_3/out
T_7_9_lc_trk_g0_3
T_7_9_wire_logic_cluster/lc_6/in_3

T_7_9_wire_logic_cluster/lc_3/out
T_6_10_lc_trk_g0_3
T_6_10_wire_logic_cluster/lc_4/in_3

End 

Net : demux.N_424_i_0_a2Z0Z_7
T_7_9_wire_logic_cluster/lc_6/out
T_5_9_sp4_h_l_9
T_4_9_sp4_v_t_38
T_4_10_lc_trk_g3_6
T_4_10_wire_logic_cluster/lc_5/in_0

T_7_9_wire_logic_cluster/lc_6/out
T_5_9_sp4_h_l_9
T_4_9_sp4_v_t_38
T_4_10_lc_trk_g3_6
T_4_10_wire_logic_cluster/lc_2/in_3

T_7_9_wire_logic_cluster/lc_6/out
T_5_9_sp4_h_l_9
T_4_9_lc_trk_g1_1
T_4_9_wire_logic_cluster/lc_2/in_0

T_7_9_wire_logic_cluster/lc_6/out
T_5_9_sp4_h_l_9
T_4_9_lc_trk_g1_1
T_4_9_wire_logic_cluster/lc_7/in_3

T_7_9_wire_logic_cluster/lc_6/out
T_5_9_sp4_h_l_9
T_4_9_lc_trk_g1_1
T_4_9_wire_logic_cluster/lc_6/in_0

T_7_9_wire_logic_cluster/lc_6/out
T_5_9_sp4_h_l_9
T_4_9_lc_trk_g1_1
T_4_9_wire_logic_cluster/lc_5/in_3

T_7_9_wire_logic_cluster/lc_6/out
T_5_9_sp4_h_l_9
T_5_9_lc_trk_g1_4
T_5_9_wire_logic_cluster/lc_4/in_3

T_7_9_wire_logic_cluster/lc_6/out
T_5_9_sp4_h_l_9
T_5_9_lc_trk_g1_4
T_5_9_wire_logic_cluster/lc_7/in_0

End 

Net : ram_sel_1
T_5_10_wire_logic_cluster/lc_2/out
T_5_11_lc_trk_g1_2
T_5_11_wire_logic_cluster/lc_0/in_1

T_5_10_wire_logic_cluster/lc_2/out
T_5_11_lc_trk_g1_2
T_5_11_wire_logic_cluster/lc_7/in_0

T_5_10_wire_logic_cluster/lc_2/out
T_6_11_lc_trk_g3_2
T_6_11_wire_logic_cluster/lc_2/in_3

T_5_10_wire_logic_cluster/lc_2/out
T_5_11_lc_trk_g0_2
T_5_11_wire_logic_cluster/lc_4/in_0

End 

Net : ram_sel_5
T_5_10_wire_logic_cluster/lc_4/out
T_5_11_lc_trk_g1_4
T_5_11_wire_logic_cluster/lc_0/in_3

T_5_10_wire_logic_cluster/lc_4/out
T_5_11_lc_trk_g1_4
T_5_11_input_2_7
T_5_11_wire_logic_cluster/lc_7/in_2

T_5_10_wire_logic_cluster/lc_4/out
T_6_11_lc_trk_g3_4
T_6_11_wire_logic_cluster/lc_2/in_1

T_5_10_wire_logic_cluster/lc_4/out
T_5_11_lc_trk_g1_4
T_5_11_wire_logic_cluster/lc_4/in_1

End 

Net : demux_data_in_30
T_3_1_wire_bram/ram/RDATA_12
T_4_0_span4_vert_39
T_5_4_sp4_h_l_2
T_8_4_sp4_v_t_42
T_8_7_lc_trk_g0_2
T_8_7_wire_logic_cluster/lc_4/in_0

End 

Net : demux.N_418_i_0_o2Z0Z_4
T_8_7_wire_logic_cluster/lc_4/out
T_8_8_lc_trk_g1_4
T_8_8_wire_logic_cluster/lc_1/in_0

End 

Net : demux.N_418_i_0_o2Z0Z_8
T_8_8_wire_logic_cluster/lc_1/out
T_9_6_sp4_v_t_46
T_9_10_sp4_v_t_39
T_9_11_lc_trk_g3_7
T_9_11_wire_logic_cluster/lc_1/in_1

T_8_8_wire_logic_cluster/lc_1/out
T_9_6_sp4_v_t_46
T_9_10_lc_trk_g0_3
T_9_10_wire_logic_cluster/lc_1/in_0

T_8_8_wire_logic_cluster/lc_1/out
T_8_9_lc_trk_g0_1
T_8_9_wire_logic_cluster/lc_1/in_0

T_8_8_wire_logic_cluster/lc_1/out
T_9_9_lc_trk_g3_1
T_9_9_wire_logic_cluster/lc_6/in_0

End 

Net : sb_translator_1.num_ledsZ0Z_2
T_5_3_wire_logic_cluster/lc_4/out
T_4_3_lc_trk_g3_4
T_4_3_input_2_1
T_4_3_wire_logic_cluster/lc_1/in_2

T_5_3_wire_logic_cluster/lc_4/out
T_4_3_lc_trk_g3_4
T_4_3_wire_logic_cluster/lc_2/in_1

T_5_3_wire_logic_cluster/lc_4/out
T_6_3_sp4_h_l_8
T_7_3_lc_trk_g2_0
T_7_3_wire_logic_cluster/lc_7/in_1

T_5_3_wire_logic_cluster/lc_4/out
T_6_3_sp4_h_l_8
T_7_3_lc_trk_g2_0
T_7_3_wire_logic_cluster/lc_1/in_1

T_5_3_wire_logic_cluster/lc_4/out
T_6_3_sp4_h_l_8
T_7_3_lc_trk_g2_0
T_7_3_wire_logic_cluster/lc_3/in_3

T_5_3_wire_logic_cluster/lc_4/out
T_6_3_sp4_h_l_8
T_7_3_lc_trk_g2_0
T_7_3_wire_logic_cluster/lc_2/in_0

End 

Net : ram_sel_6
T_4_8_wire_logic_cluster/lc_2/out
T_5_7_sp4_v_t_37
T_5_11_lc_trk_g0_0
T_5_11_wire_logic_cluster/lc_1/in_1

T_4_8_wire_logic_cluster/lc_2/out
T_5_7_sp4_v_t_37
T_5_11_lc_trk_g0_0
T_5_11_wire_logic_cluster/lc_3/in_1

T_4_8_wire_logic_cluster/lc_2/out
T_5_7_sp4_v_t_37
T_5_11_lc_trk_g0_0
T_5_11_wire_logic_cluster/lc_7/in_1

T_4_8_wire_logic_cluster/lc_2/out
T_5_7_sp4_v_t_37
T_5_11_lc_trk_g0_0
T_5_11_wire_logic_cluster/lc_5/in_1

T_4_8_wire_logic_cluster/lc_2/out
T_5_7_sp4_v_t_37
T_5_11_lc_trk_g0_0
T_5_11_input_2_6
T_5_11_wire_logic_cluster/lc_6/in_2

End 

Net : ram_sel_9
T_5_8_wire_logic_cluster/lc_5/out
T_5_7_sp4_v_t_42
T_5_11_lc_trk_g1_7
T_5_11_wire_logic_cluster/lc_1/in_3

T_5_8_wire_logic_cluster/lc_5/out
T_5_7_sp4_v_t_42
T_5_11_lc_trk_g1_7
T_5_11_wire_logic_cluster/lc_3/in_3

T_5_8_wire_logic_cluster/lc_5/out
T_5_7_sp4_v_t_42
T_5_11_lc_trk_g1_7
T_5_11_wire_logic_cluster/lc_7/in_3

T_5_8_wire_logic_cluster/lc_5/out
T_5_7_sp4_v_t_42
T_5_11_lc_trk_g1_7
T_5_11_wire_logic_cluster/lc_6/in_0

T_5_8_wire_logic_cluster/lc_5/out
T_5_7_sp4_v_t_42
T_5_11_lc_trk_g1_7
T_5_11_wire_logic_cluster/lc_5/in_3

End 

Net : demux_data_in_21
T_10_13_wire_bram/ram/RDATA_10
T_9_12_lc_trk_g3_5
T_9_12_wire_logic_cluster/lc_5/in_3

End 

Net : demux_data_in_104
T_10_10_wire_bram/ram/RDATA_0
T_10_7_sp4_v_t_38
T_7_7_sp4_h_l_9
T_8_7_lc_trk_g3_1
T_8_7_input_2_6
T_8_7_wire_logic_cluster/lc_6/in_2

End 

Net : sb_translator_1.num_ledsZ0Z_3
T_5_3_wire_logic_cluster/lc_5/out
T_4_3_lc_trk_g3_5
T_4_3_input_2_2
T_4_3_wire_logic_cluster/lc_2/in_2

T_5_3_wire_logic_cluster/lc_5/out
T_4_3_lc_trk_g3_5
T_4_3_wire_logic_cluster/lc_3/in_1

T_5_3_wire_logic_cluster/lc_5/out
T_6_3_sp4_h_l_10
T_7_3_lc_trk_g3_2
T_7_3_wire_logic_cluster/lc_3/in_0

T_5_3_wire_logic_cluster/lc_5/out
T_6_3_sp4_h_l_10
T_7_3_lc_trk_g3_2
T_7_3_wire_logic_cluster/lc_2/in_3

T_5_3_wire_logic_cluster/lc_5/out
T_6_3_sp4_h_l_10
T_7_3_lc_trk_g3_2
T_7_3_wire_logic_cluster/lc_5/in_0

T_5_3_wire_logic_cluster/lc_5/out
T_6_3_sp4_h_l_10
T_7_3_lc_trk_g3_2
T_7_3_wire_logic_cluster/lc_4/in_3

End 

Net : demux.N_421_i_0_a3Z0Z_7
T_8_8_wire_logic_cluster/lc_3/out
T_8_8_lc_trk_g1_3
T_8_8_wire_logic_cluster/lc_5/in_3

End 

Net : demux.N_421_i_0_o2Z0Z_8_cascade_
T_8_8_wire_logic_cluster/lc_5/ltout
T_8_8_wire_logic_cluster/lc_6/in_2

End 

Net : demux_data_in_27
T_3_2_wire_bram/ram/RDATA_6
T_4_0_span4_vert_46
T_5_4_sp4_h_l_11
T_8_4_sp4_v_t_41
T_8_8_lc_trk_g0_4
T_8_8_wire_logic_cluster/lc_3/in_3

End 

Net : demux.N_419_i_0_o2Z0Z_9
T_4_10_wire_logic_cluster/lc_4/out
T_3_10_sp4_h_l_0
T_7_10_sp4_h_l_0
T_10_10_sp4_v_t_37
T_9_11_lc_trk_g2_5
T_9_11_wire_logic_cluster/lc_2/in_1

T_4_10_wire_logic_cluster/lc_4/out
T_5_10_sp4_h_l_8
T_9_10_sp4_h_l_4
T_12_10_sp4_v_t_41
T_11_11_lc_trk_g3_1
T_11_11_wire_logic_cluster/lc_1/in_1

T_4_10_wire_logic_cluster/lc_4/out
T_5_10_sp4_h_l_8
T_9_10_sp4_h_l_4
T_9_10_lc_trk_g0_1
T_9_10_wire_logic_cluster/lc_2/in_1

T_4_10_wire_logic_cluster/lc_4/out
T_5_10_sp4_h_l_8
T_7_10_lc_trk_g3_5
T_7_10_wire_logic_cluster/lc_1/in_1

End 

Net : demux.N_419_i_0_a3Z0Z_1
T_4_10_wire_logic_cluster/lc_2/out
T_4_10_lc_trk_g3_2
T_4_10_wire_logic_cluster/lc_4/in_3

End 

Net : demux.N_418_i_0_o2Z0Z_6
T_4_9_wire_logic_cluster/lc_2/out
T_4_9_lc_trk_g0_2
T_4_9_wire_logic_cluster/lc_1/in_3

End 

Net : demux.N_418_i_0_o2Z0Z_9
T_4_9_wire_logic_cluster/lc_1/out
T_0_9_sp12_h_l_1
T_6_9_sp4_h_l_6
T_9_9_sp4_v_t_46
T_9_10_lc_trk_g2_6
T_9_10_wire_logic_cluster/lc_1/in_1

T_4_9_wire_logic_cluster/lc_1/out
T_0_9_sp12_h_l_1
T_6_9_sp4_h_l_6
T_9_9_sp4_v_t_46
T_9_11_lc_trk_g2_3
T_9_11_input_2_1
T_9_11_wire_logic_cluster/lc_1/in_2

T_4_9_wire_logic_cluster/lc_1/out
T_0_9_sp12_h_l_1
T_9_9_lc_trk_g0_5
T_9_9_wire_logic_cluster/lc_6/in_1

T_4_9_wire_logic_cluster/lc_1/out
T_0_9_sp12_h_l_1
T_8_9_lc_trk_g1_2
T_8_9_input_2_1
T_8_9_wire_logic_cluster/lc_1/in_2

End 

Net : sb_translator_1.cntZ0Z_1
T_2_6_wire_logic_cluster/lc_7/out
T_2_3_sp4_v_t_38
T_0_3_sp4_h_l_14
T_1_3_lc_trk_g2_6
T_1_3_wire_logic_cluster/lc_1/in_3

T_2_6_wire_logic_cluster/lc_7/out
T_1_5_lc_trk_g3_7
T_1_5_wire_logic_cluster/lc_3/in_1

T_2_6_wire_logic_cluster/lc_7/out
T_2_4_sp4_v_t_43
T_3_4_sp4_h_l_11
T_5_4_lc_trk_g2_6
T_5_4_wire_logic_cluster/lc_5/in_3

End 

Net : sb_translator_1.cnt_i_1
T_1_3_wire_logic_cluster/lc_1/out
T_1_3_lc_trk_g2_1
T_1_3_input_2_1
T_1_3_wire_logic_cluster/lc_1/in_2

End 

Net : sb_translator_1.num_ledsZ0Z_4
T_5_3_wire_logic_cluster/lc_6/out
T_4_3_lc_trk_g3_6
T_4_3_input_2_3
T_4_3_wire_logic_cluster/lc_3/in_2

T_5_3_wire_logic_cluster/lc_6/out
T_4_3_lc_trk_g3_6
T_4_3_wire_logic_cluster/lc_4/in_1

T_5_3_wire_logic_cluster/lc_6/out
T_5_3_sp4_h_l_1
T_8_0_span4_vert_25
T_7_2_lc_trk_g2_4
T_7_2_input_2_0
T_7_2_wire_logic_cluster/lc_0/in_2

T_5_3_wire_logic_cluster/lc_6/out
T_5_3_sp4_h_l_1
T_8_0_span4_vert_25
T_7_2_lc_trk_g2_4
T_7_2_wire_logic_cluster/lc_1/in_1

T_5_3_wire_logic_cluster/lc_6/out
T_5_3_sp4_h_l_1
T_7_3_lc_trk_g2_4
T_7_3_wire_logic_cluster/lc_5/in_3

T_5_3_wire_logic_cluster/lc_6/out
T_5_3_sp4_h_l_1
T_7_3_lc_trk_g2_4
T_7_3_wire_logic_cluster/lc_4/in_0

End 

Net : sb_translator_1.cnt_i_0
T_1_3_wire_logic_cluster/lc_0/out
T_1_3_lc_trk_g0_0
T_1_3_input_2_0
T_1_3_wire_logic_cluster/lc_0/in_2

End 

Net : sb_translator_1.cntZ0Z_0
T_2_6_wire_logic_cluster/lc_2/out
T_2_2_sp4_v_t_41
T_1_3_lc_trk_g3_1
T_1_3_wire_logic_cluster/lc_0/in_0

T_2_6_wire_logic_cluster/lc_2/out
T_1_5_lc_trk_g3_2
T_1_5_wire_logic_cluster/lc_2/in_1

T_2_6_wire_logic_cluster/lc_2/out
T_2_6_sp4_h_l_9
T_5_2_sp4_v_t_44
T_5_4_lc_trk_g2_1
T_5_4_wire_logic_cluster/lc_4/in_3

T_2_6_wire_logic_cluster/lc_2/out
T_2_6_lc_trk_g0_2
T_2_6_wire_logic_cluster/lc_1/in_1

End 

Net : demux.N_423_i_0_a3Z0Z_7
T_8_10_wire_logic_cluster/lc_3/out
T_8_10_lc_trk_g1_3
T_8_10_wire_logic_cluster/lc_5/in_3

End 

Net : demux.N_423_i_0_o2Z0Z_8_cascade_
T_8_10_wire_logic_cluster/lc_5/ltout
T_8_10_wire_logic_cluster/lc_6/in_2

End 

Net : demux_data_in_25
T_3_2_wire_bram/ram/RDATA_2
T_4_2_sp4_h_l_10
T_7_2_sp4_v_t_38
T_7_6_sp4_v_t_38
T_8_10_sp4_h_l_9
T_8_10_lc_trk_g0_4
T_8_10_wire_logic_cluster/lc_3/in_3

End 

Net : demux.N_420_i_0_a3Z0Z_4
T_8_7_wire_logic_cluster/lc_7/out
T_9_6_sp4_v_t_47
T_9_8_lc_trk_g3_2
T_9_8_wire_logic_cluster/lc_6/in_3

End 

Net : demux.N_420_i_0_o2Z0Z_7
T_9_8_wire_logic_cluster/lc_6/out
T_10_6_sp4_v_t_40
T_11_10_sp4_h_l_11
T_11_10_lc_trk_g1_6
T_11_10_wire_logic_cluster/lc_6/in_3

T_9_8_wire_logic_cluster/lc_6/out
T_10_7_sp4_v_t_45
T_11_11_sp4_h_l_8
T_11_11_lc_trk_g1_5
T_11_11_wire_logic_cluster/lc_3/in_3

T_9_8_wire_logic_cluster/lc_6/out
T_10_7_sp4_v_t_45
T_9_11_lc_trk_g2_0
T_9_11_wire_logic_cluster/lc_5/in_3

T_9_8_wire_logic_cluster/lc_6/out
T_8_9_lc_trk_g1_6
T_8_9_wire_logic_cluster/lc_2/in_3

End 

Net : demux_data_in_44
T_3_5_wire_bram/ram/RDATA_8
T_3_3_sp4_v_t_43
T_4_7_sp4_h_l_6
T_8_7_sp4_h_l_6
T_8_7_lc_trk_g1_3
T_8_7_wire_logic_cluster/lc_7/in_1

End 

Net : sb_translator_1.num_ledsZ0Z_5
T_4_2_wire_logic_cluster/lc_1/out
T_4_3_lc_trk_g1_1
T_4_3_input_2_4
T_4_3_wire_logic_cluster/lc_4/in_2

T_4_2_wire_logic_cluster/lc_1/out
T_4_3_lc_trk_g1_1
T_4_3_wire_logic_cluster/lc_5/in_1

T_4_2_wire_logic_cluster/lc_1/out
T_5_2_sp4_h_l_2
T_7_2_lc_trk_g3_7
T_7_2_wire_logic_cluster/lc_1/in_3

T_4_2_wire_logic_cluster/lc_1/out
T_5_2_sp4_h_l_2
T_7_2_lc_trk_g3_7
T_7_2_wire_logic_cluster/lc_2/in_0

T_4_2_wire_logic_cluster/lc_1/out
T_5_2_sp4_h_l_2
T_7_2_lc_trk_g3_7
T_7_2_wire_logic_cluster/lc_0/in_0

T_4_2_wire_logic_cluster/lc_1/out
T_5_2_sp4_h_l_2
T_7_2_lc_trk_g3_7
T_7_2_wire_logic_cluster/lc_3/in_3

End 

Net : demux_data_in_70
T_3_11_wire_bram/ram/RDATA_12
T_4_8_sp4_v_t_47
T_4_9_lc_trk_g2_7
T_4_9_wire_logic_cluster/lc_2/in_1

End 

Net : demux.N_417_i_0_o2Z0Z_0_cascade_
T_8_11_wire_logic_cluster/lc_0/ltout
T_8_11_wire_logic_cluster/lc_1/in_2

End 

Net : demux.N_417_i_0_o2Z0Z_7
T_8_10_wire_logic_cluster/lc_1/out
T_8_9_lc_trk_g1_1
T_8_9_input_2_0
T_8_9_wire_logic_cluster/lc_0/in_2

T_8_10_wire_logic_cluster/lc_1/out
T_9_10_lc_trk_g1_1
T_9_10_input_2_0
T_9_10_wire_logic_cluster/lc_0/in_2

T_8_10_wire_logic_cluster/lc_1/out
T_9_11_lc_trk_g2_1
T_9_11_wire_logic_cluster/lc_0/in_3

T_8_10_wire_logic_cluster/lc_1/out
T_9_9_lc_trk_g2_1
T_9_9_wire_logic_cluster/lc_2/in_3

End 

Net : demux.N_417_i_0_o2Z0Z_1
T_8_11_wire_logic_cluster/lc_1/out
T_8_10_lc_trk_g1_1
T_8_10_wire_logic_cluster/lc_1/in_3

End 

Net : demux_data_in_39
T_3_3_wire_bram/ram/RDATA_14
T_3_3_sp4_h_l_7
T_6_3_sp4_v_t_42
T_6_7_sp4_v_t_42
T_7_11_sp4_h_l_1
T_8_11_lc_trk_g2_1
T_8_11_wire_logic_cluster/lc_0/in_3

End 

Net : demux_data_in_86
T_10_3_wire_bram/ram/RDATA_12
T_10_3_sp4_h_l_11
T_6_3_sp4_h_l_11
T_5_3_sp4_v_t_46
T_5_7_sp4_v_t_39
T_4_9_lc_trk_g1_2
T_4_9_wire_logic_cluster/lc_0/in_3

End 

Net : demux.N_877_cascade_
T_4_9_wire_logic_cluster/lc_0/ltout
T_4_9_wire_logic_cluster/lc_1/in_2

End 

Net : demux.N_423_i_0_o2Z0Z_9
T_5_9_wire_logic_cluster/lc_3/out
T_5_6_sp4_v_t_46
T_6_10_sp4_h_l_5
T_9_6_sp4_v_t_40
T_9_9_lc_trk_g1_0
T_9_9_wire_logic_cluster/lc_4/in_1

T_5_9_wire_logic_cluster/lc_3/out
T_5_6_sp4_v_t_46
T_6_10_sp4_h_l_5
T_9_10_sp4_v_t_47
T_9_11_lc_trk_g2_7
T_9_11_wire_logic_cluster/lc_4/in_1

T_5_9_wire_logic_cluster/lc_3/out
T_5_6_sp4_v_t_46
T_6_10_sp4_h_l_5
T_9_6_sp4_v_t_40
T_9_10_lc_trk_g0_5
T_9_10_input_2_5
T_9_10_wire_logic_cluster/lc_5/in_2

T_5_9_wire_logic_cluster/lc_3/out
T_5_6_sp4_v_t_46
T_6_10_sp4_h_l_5
T_7_10_lc_trk_g2_5
T_7_10_wire_logic_cluster/lc_6/in_1

End 

Net : demux.N_417_i_0_o2Z0Z_9
T_4_10_wire_logic_cluster/lc_1/out
T_3_10_sp4_h_l_10
T_7_10_sp4_h_l_6
T_10_6_sp4_v_t_37
T_9_9_lc_trk_g2_5
T_9_9_wire_logic_cluster/lc_2/in_1

T_4_10_wire_logic_cluster/lc_1/out
T_4_7_sp4_v_t_42
T_5_11_sp4_h_l_7
T_9_11_sp4_h_l_7
T_9_11_lc_trk_g1_2
T_9_11_wire_logic_cluster/lc_0/in_1

T_4_10_wire_logic_cluster/lc_1/out
T_5_10_sp4_h_l_2
T_8_6_sp4_v_t_39
T_8_9_lc_trk_g0_7
T_8_9_wire_logic_cluster/lc_0/in_3

T_4_10_wire_logic_cluster/lc_1/out
T_4_10_sp4_h_l_7
T_8_10_sp4_h_l_7
T_9_10_lc_trk_g2_7
T_9_10_wire_logic_cluster/lc_0/in_3

End 

Net : demux.N_423_i_0_a3Z0Z_1
T_4_9_wire_logic_cluster/lc_7/out
T_5_9_lc_trk_g1_7
T_5_9_wire_logic_cluster/lc_3/in_3

End 

Net : demux.N_890
T_4_9_wire_logic_cluster/lc_6/out
T_4_10_lc_trk_g0_6
T_4_10_wire_logic_cluster/lc_1/in_3

End 

Net : demux.N_915
T_6_11_wire_logic_cluster/lc_5/out
T_6_11_lc_trk_g1_5
T_6_11_wire_logic_cluster/lc_3/in_1

T_6_11_wire_logic_cluster/lc_5/out
T_6_11_lc_trk_g2_5
T_6_11_wire_logic_cluster/lc_4/in_3

T_6_11_wire_logic_cluster/lc_5/out
T_6_11_lc_trk_g2_5
T_6_11_wire_logic_cluster/lc_0/in_3

End 

Net : demux.N_240
T_7_11_wire_logic_cluster/lc_7/out
T_6_11_lc_trk_g2_7
T_6_11_wire_logic_cluster/lc_5/in_0

T_7_11_wire_logic_cluster/lc_7/out
T_6_11_lc_trk_g2_7
T_6_11_input_2_1
T_6_11_wire_logic_cluster/lc_1/in_2

T_7_11_wire_logic_cluster/lc_7/out
T_6_10_lc_trk_g3_7
T_6_10_wire_logic_cluster/lc_3/in_1

T_7_11_wire_logic_cluster/lc_7/out
T_6_10_lc_trk_g2_7
T_6_10_input_2_5
T_6_10_wire_logic_cluster/lc_5/in_2

T_7_11_wire_logic_cluster/lc_7/out
T_6_10_lc_trk_g2_7
T_6_10_wire_logic_cluster/lc_7/in_0

End 

Net : ram_sel_7
T_5_8_wire_logic_cluster/lc_7/out
T_5_7_sp4_v_t_46
T_6_11_sp4_h_l_11
T_7_11_lc_trk_g3_3
T_7_11_wire_logic_cluster/lc_7/in_3

T_5_8_wire_logic_cluster/lc_7/out
T_5_7_sp4_v_t_46
T_6_11_sp4_h_l_11
T_7_11_lc_trk_g3_3
T_7_11_wire_logic_cluster/lc_4/in_0

T_5_8_wire_logic_cluster/lc_7/out
T_5_5_sp4_v_t_38
T_6_9_sp4_h_l_9
T_7_9_lc_trk_g3_1
T_7_9_input_2_6
T_7_9_wire_logic_cluster/lc_6/in_2

T_5_8_wire_logic_cluster/lc_7/out
T_5_5_sp4_v_t_38
T_6_9_sp4_h_l_9
T_7_9_lc_trk_g3_1
T_7_9_wire_logic_cluster/lc_7/in_1

T_5_8_wire_logic_cluster/lc_7/out
T_5_5_sp4_v_t_38
T_6_9_sp4_h_l_9
T_7_9_lc_trk_g2_1
T_7_9_wire_logic_cluster/lc_4/in_3

T_5_8_wire_logic_cluster/lc_7/out
T_6_7_sp4_v_t_47
T_6_10_lc_trk_g0_7
T_6_10_wire_logic_cluster/lc_4/in_1

End 

Net : demux.N_424_i_0_a2Z0Z_10
T_6_11_wire_logic_cluster/lc_3/out
T_6_8_sp4_v_t_46
T_7_12_sp4_h_l_11
T_9_12_lc_trk_g3_6
T_9_12_wire_logic_cluster/lc_5/in_0

T_6_11_wire_logic_cluster/lc_3/out
T_6_8_sp4_v_t_46
T_7_12_sp4_h_l_11
T_9_12_lc_trk_g3_6
T_9_12_wire_logic_cluster/lc_4/in_3

T_6_11_wire_logic_cluster/lc_3/out
T_6_7_sp4_v_t_43
T_7_7_sp4_h_l_6
T_8_7_lc_trk_g3_6
T_8_7_wire_logic_cluster/lc_4/in_1

T_6_11_wire_logic_cluster/lc_3/out
T_6_8_sp4_v_t_46
T_7_12_sp4_h_l_11
T_9_12_lc_trk_g3_6
T_9_12_wire_logic_cluster/lc_3/in_0

T_6_11_wire_logic_cluster/lc_3/out
T_6_8_sp4_v_t_46
T_7_8_sp4_h_l_4
T_8_8_lc_trk_g3_4
T_8_8_wire_logic_cluster/lc_4/in_3

T_6_11_wire_logic_cluster/lc_3/out
T_6_8_sp4_v_t_46
T_7_12_sp4_h_l_11
T_9_12_lc_trk_g3_6
T_9_12_wire_logic_cluster/lc_6/in_3

T_6_11_wire_logic_cluster/lc_3/out
T_6_10_sp4_v_t_38
T_7_10_sp4_h_l_8
T_8_10_lc_trk_g3_0
T_8_10_wire_logic_cluster/lc_4/in_3

T_6_11_wire_logic_cluster/lc_3/out
T_7_11_lc_trk_g0_3
T_7_11_wire_logic_cluster/lc_0/in_3

End 

Net : ram_sel_13
T_5_8_wire_logic_cluster/lc_2/out
T_5_7_sp4_v_t_36
T_6_11_sp4_h_l_1
T_7_11_lc_trk_g2_1
T_7_11_wire_logic_cluster/lc_7/in_0

T_5_8_wire_logic_cluster/lc_2/out
T_5_8_sp4_h_l_9
T_8_8_sp4_v_t_44
T_7_9_lc_trk_g3_4
T_7_9_wire_logic_cluster/lc_6/in_1

T_5_8_wire_logic_cluster/lc_2/out
T_5_8_sp4_h_l_9
T_8_8_sp4_v_t_44
T_7_9_lc_trk_g3_4
T_7_9_wire_logic_cluster/lc_7/in_0

T_5_8_wire_logic_cluster/lc_2/out
T_5_8_sp4_h_l_9
T_8_8_sp4_v_t_44
T_7_9_lc_trk_g3_4
T_7_9_wire_logic_cluster/lc_4/in_1

T_5_8_wire_logic_cluster/lc_2/out
T_6_4_sp4_v_t_40
T_6_8_sp4_v_t_45
T_6_10_lc_trk_g2_0
T_6_10_input_2_4
T_6_10_wire_logic_cluster/lc_4/in_2

End 

Net : ram_sel_10
T_5_8_wire_logic_cluster/lc_4/out
T_5_7_sp4_v_t_40
T_6_11_sp4_h_l_5
T_7_11_lc_trk_g3_5
T_7_11_wire_logic_cluster/lc_7/in_1

T_5_8_wire_logic_cluster/lc_4/out
T_5_7_sp4_v_t_40
T_6_11_sp4_h_l_5
T_7_11_lc_trk_g3_5
T_7_11_input_2_4
T_7_11_wire_logic_cluster/lc_4/in_2

T_5_8_wire_logic_cluster/lc_4/out
T_4_8_sp4_h_l_0
T_7_8_sp4_v_t_40
T_7_9_lc_trk_g2_0
T_7_9_wire_logic_cluster/lc_6/in_0

T_5_8_wire_logic_cluster/lc_4/out
T_4_8_sp4_h_l_0
T_7_8_sp4_v_t_40
T_7_9_lc_trk_g2_0
T_7_9_wire_logic_cluster/lc_7/in_3

T_5_8_wire_logic_cluster/lc_4/out
T_4_8_sp4_h_l_0
T_7_8_sp4_v_t_40
T_7_9_lc_trk_g2_0
T_7_9_wire_logic_cluster/lc_4/in_0

T_5_8_wire_logic_cluster/lc_4/out
T_4_8_sp4_h_l_0
T_7_8_sp4_v_t_37
T_6_10_lc_trk_g0_0
T_6_10_wire_logic_cluster/lc_4/in_0

End 

Net : demux_data_in_84
T_10_3_wire_bram/ram/RDATA_8
T_11_2_sp4_v_t_47
T_11_6_sp4_v_t_36
T_8_10_sp4_h_l_1
T_4_10_sp4_h_l_1
T_4_10_lc_trk_g1_4
T_4_10_wire_logic_cluster/lc_6/in_1

End 

Net : demux.N_420_i_0_o2Z0Z_6_cascade_
T_4_10_wire_logic_cluster/lc_6/ltout
T_4_10_wire_logic_cluster/lc_7/in_2

End 

Net : sb_translator_1.num_ledsZ0Z_6
T_4_2_wire_logic_cluster/lc_0/out
T_4_3_lc_trk_g1_0
T_4_3_input_2_5
T_4_3_wire_logic_cluster/lc_5/in_2

T_4_2_wire_logic_cluster/lc_0/out
T_4_3_lc_trk_g1_0
T_4_3_wire_logic_cluster/lc_6/in_1

T_4_2_wire_logic_cluster/lc_0/out
T_5_2_sp4_h_l_0
T_7_2_lc_trk_g2_5
T_7_2_wire_logic_cluster/lc_4/in_1

T_4_2_wire_logic_cluster/lc_0/out
T_5_2_sp4_h_l_0
T_7_2_lc_trk_g2_5
T_7_2_input_2_3
T_7_2_wire_logic_cluster/lc_3/in_2

T_4_2_wire_logic_cluster/lc_0/out
T_5_2_sp4_h_l_0
T_7_2_lc_trk_g2_5
T_7_2_wire_logic_cluster/lc_2/in_3

T_4_2_wire_logic_cluster/lc_0/out
T_5_2_sp4_h_l_0
T_7_2_lc_trk_g2_5
T_7_2_input_2_5
T_7_2_wire_logic_cluster/lc_5/in_2

End 

Net : sb_translator_1.state_RNIEL0N9_0Z0Z_6_cascade_
T_6_7_wire_logic_cluster/lc_4/ltout
T_6_7_wire_logic_cluster/lc_5/in_2

End 

Net : sb_translator_1.cntZ0Z_2
T_2_5_wire_logic_cluster/lc_1/out
T_2_2_sp4_v_t_42
T_1_3_lc_trk_g3_2
T_1_3_wire_logic_cluster/lc_2/in_3

T_2_5_wire_logic_cluster/lc_1/out
T_1_5_lc_trk_g2_1
T_1_5_wire_logic_cluster/lc_4/in_1

T_2_5_wire_logic_cluster/lc_1/out
T_2_5_sp4_h_l_7
T_5_1_sp4_v_t_36
T_5_4_lc_trk_g1_4
T_5_4_wire_logic_cluster/lc_6/in_3

End 

Net : sb_translator_1.cnt_RNIOI3OZ0Z_2
T_1_3_wire_logic_cluster/lc_2/out
T_1_3_lc_trk_g0_2
T_1_3_input_2_2
T_1_3_wire_logic_cluster/lc_2/in_2

End 

Net : sb_translator_1.state_RNIOH7V9Z0Z_0
T_6_7_wire_logic_cluster/lc_5/out
T_6_6_sp4_v_t_42
T_3_6_sp4_h_l_7
T_5_6_lc_trk_g2_2
T_5_6_wire_logic_cluster/lc_0/cen

T_6_7_wire_logic_cluster/lc_5/out
T_6_6_sp4_v_t_42
T_3_6_sp4_h_l_7
T_5_6_lc_trk_g2_2
T_5_6_wire_logic_cluster/lc_0/cen

T_6_7_wire_logic_cluster/lc_5/out
T_6_6_sp4_v_t_42
T_3_6_sp4_h_l_7
T_5_6_lc_trk_g2_2
T_5_6_wire_logic_cluster/lc_0/cen

T_6_7_wire_logic_cluster/lc_5/out
T_6_6_sp4_v_t_42
T_3_6_sp4_h_l_7
T_5_6_lc_trk_g2_2
T_5_6_wire_logic_cluster/lc_0/cen

T_6_7_wire_logic_cluster/lc_5/out
T_6_6_sp4_v_t_42
T_3_6_sp4_h_l_7
T_5_6_lc_trk_g2_2
T_5_6_wire_logic_cluster/lc_0/cen

T_6_7_wire_logic_cluster/lc_5/out
T_6_6_sp4_v_t_42
T_3_6_sp4_h_l_7
T_5_6_lc_trk_g2_2
T_5_6_wire_logic_cluster/lc_0/cen

T_6_7_wire_logic_cluster/lc_5/out
T_6_6_sp4_v_t_42
T_3_6_sp4_h_l_7
T_5_6_lc_trk_g2_2
T_5_6_wire_logic_cluster/lc_0/cen

T_6_7_wire_logic_cluster/lc_5/out
T_6_6_sp4_v_t_42
T_3_6_sp4_h_l_7
T_5_6_lc_trk_g2_2
T_5_6_wire_logic_cluster/lc_0/cen

T_6_7_wire_logic_cluster/lc_5/out
T_6_5_sp4_v_t_39
T_5_7_lc_trk_g0_2
T_5_7_wire_logic_cluster/lc_0/cen

T_6_7_wire_logic_cluster/lc_5/out
T_6_5_sp4_v_t_39
T_5_7_lc_trk_g0_2
T_5_7_wire_logic_cluster/lc_0/cen

T_6_7_wire_logic_cluster/lc_5/out
T_6_5_sp4_v_t_39
T_5_7_lc_trk_g0_2
T_5_7_wire_logic_cluster/lc_0/cen

T_6_7_wire_logic_cluster/lc_5/out
T_6_5_sp4_v_t_39
T_5_7_lc_trk_g0_2
T_5_7_wire_logic_cluster/lc_0/cen

T_6_7_wire_logic_cluster/lc_5/out
T_6_5_sp4_v_t_39
T_5_7_lc_trk_g0_2
T_5_7_wire_logic_cluster/lc_0/cen

T_6_7_wire_logic_cluster/lc_5/out
T_6_5_sp4_v_t_39
T_5_7_lc_trk_g0_2
T_5_7_wire_logic_cluster/lc_0/cen

T_6_7_wire_logic_cluster/lc_5/out
T_6_5_sp4_v_t_39
T_5_7_lc_trk_g0_2
T_5_7_wire_logic_cluster/lc_0/cen

T_6_7_wire_logic_cluster/lc_5/out
T_6_5_sp4_v_t_39
T_5_7_lc_trk_g0_2
T_5_7_wire_logic_cluster/lc_0/cen

T_6_7_wire_logic_cluster/lc_5/out
T_5_7_sp4_h_l_2
T_4_7_lc_trk_g0_2
T_4_7_wire_logic_cluster/lc_1/cen

T_6_7_wire_logic_cluster/lc_5/out
T_5_7_sp4_h_l_2
T_4_7_lc_trk_g0_2
T_4_7_wire_logic_cluster/lc_1/cen

T_6_7_wire_logic_cluster/lc_5/out
T_5_7_sp4_h_l_2
T_4_7_lc_trk_g0_2
T_4_7_wire_logic_cluster/lc_1/cen

T_6_7_wire_logic_cluster/lc_5/out
T_5_7_sp4_h_l_2
T_4_7_lc_trk_g0_2
T_4_7_wire_logic_cluster/lc_1/cen

T_6_7_wire_logic_cluster/lc_5/out
T_5_7_sp4_h_l_2
T_4_7_lc_trk_g0_2
T_4_7_wire_logic_cluster/lc_1/cen

T_6_7_wire_logic_cluster/lc_5/out
T_5_7_sp4_h_l_2
T_4_7_lc_trk_g0_2
T_4_7_wire_logic_cluster/lc_1/cen

End 

Net : demux.N_239
T_5_11_wire_logic_cluster/lc_2/out
T_6_11_lc_trk_g0_2
T_6_11_wire_logic_cluster/lc_5/in_1

T_5_11_wire_logic_cluster/lc_2/out
T_6_11_lc_trk_g0_2
T_6_11_wire_logic_cluster/lc_1/in_3

T_5_11_wire_logic_cluster/lc_2/out
T_6_10_lc_trk_g2_2
T_6_10_wire_logic_cluster/lc_5/in_1

End 

Net : ram_sel_11
T_5_8_wire_logic_cluster/lc_0/out
T_5_4_sp12_v_t_23
T_5_11_lc_trk_g2_3
T_5_11_wire_logic_cluster/lc_2/in_1

T_5_8_wire_logic_cluster/lc_0/out
T_6_5_sp4_v_t_41
T_7_9_sp4_h_l_10
T_7_9_lc_trk_g0_7
T_7_9_wire_logic_cluster/lc_3/in_0

T_5_8_wire_logic_cluster/lc_0/out
T_4_8_sp4_h_l_8
T_7_8_sp4_v_t_36
T_7_11_lc_trk_g0_4
T_7_11_wire_logic_cluster/lc_5/in_1

T_5_8_wire_logic_cluster/lc_0/out
T_6_6_sp4_v_t_44
T_6_10_lc_trk_g0_1
T_6_10_wire_logic_cluster/lc_3/in_0

T_5_8_wire_logic_cluster/lc_0/out
T_6_6_sp4_v_t_44
T_6_10_lc_trk_g0_1
T_6_10_input_2_7
T_6_10_wire_logic_cluster/lc_7/in_2

End 

Net : demux.N_421_i_0_o2Z0Z_9
T_4_9_wire_logic_cluster/lc_4/out
T_3_9_sp4_h_l_0
T_7_9_sp4_h_l_8
T_10_9_sp4_v_t_36
T_9_11_lc_trk_g0_1
T_9_11_wire_logic_cluster/lc_3/in_0

T_4_9_wire_logic_cluster/lc_4/out
T_3_9_sp4_h_l_0
T_7_9_sp4_h_l_8
T_10_9_sp4_v_t_36
T_9_10_lc_trk_g2_4
T_9_10_wire_logic_cluster/lc_3/in_1

T_4_9_wire_logic_cluster/lc_4/out
T_5_9_sp4_h_l_8
T_8_9_sp4_v_t_36
T_7_10_lc_trk_g2_4
T_7_10_input_2_2
T_7_10_wire_logic_cluster/lc_2/in_2

T_4_9_wire_logic_cluster/lc_4/out
T_5_9_sp4_h_l_8
T_9_9_sp4_h_l_4
T_9_9_lc_trk_g1_1
T_9_9_wire_logic_cluster/lc_3/in_1

End 

Net : demux.N_421_i_0_o2Z0Z_6
T_4_9_wire_logic_cluster/lc_5/out
T_4_9_lc_trk_g2_5
T_4_9_wire_logic_cluster/lc_4/in_3

End 

Net : sb_translator_1.cnt19_cry_35
T_1_7_wire_logic_cluster/lc_1/cout
T_1_7_wire_logic_cluster/lc_2/in_3

End 

Net : sb_translator_1.cnt_RNO_0Z0Z_16
T_1_7_wire_logic_cluster/lc_2/out
T_2_6_lc_trk_g3_2
T_2_6_wire_logic_cluster/lc_6/in_3

End 

Net : sb_translator_1.cnt_RNISN4OZ0Z_3
T_1_3_wire_logic_cluster/lc_3/out
T_1_3_lc_trk_g3_3
T_1_3_wire_logic_cluster/lc_3/in_1

End 

Net : sb_translator_1.cntZ0Z_3
T_2_5_wire_logic_cluster/lc_2/out
T_2_1_sp4_v_t_41
T_1_3_lc_trk_g0_4
T_1_3_wire_logic_cluster/lc_3/in_3

T_2_5_wire_logic_cluster/lc_2/out
T_1_5_lc_trk_g2_2
T_1_5_wire_logic_cluster/lc_5/in_1

T_2_5_wire_logic_cluster/lc_2/out
T_3_2_sp4_v_t_45
T_4_2_sp4_h_l_8
T_6_2_lc_trk_g2_5
T_6_2_wire_logic_cluster/lc_0/in_3

End 

Net : sb_translator_1.num_ledsZ0Z_7
T_5_3_wire_logic_cluster/lc_7/out
T_4_3_lc_trk_g3_7
T_4_3_input_2_6
T_4_3_wire_logic_cluster/lc_6/in_2

T_5_3_wire_logic_cluster/lc_7/out
T_4_3_lc_trk_g3_7
T_4_3_wire_logic_cluster/lc_7/in_1

T_5_3_wire_logic_cluster/lc_7/out
T_5_3_sp4_h_l_3
T_8_0_span4_vert_27
T_7_2_lc_trk_g2_6
T_7_2_wire_logic_cluster/lc_5/in_3

T_5_3_wire_logic_cluster/lc_7/out
T_5_3_sp4_h_l_3
T_8_0_span4_vert_27
T_7_2_lc_trk_g2_6
T_7_2_wire_logic_cluster/lc_6/in_0

T_5_3_wire_logic_cluster/lc_7/out
T_5_3_sp4_h_l_3
T_8_0_span4_vert_27
T_7_2_lc_trk_g2_6
T_7_2_wire_logic_cluster/lc_4/in_0

T_5_3_wire_logic_cluster/lc_7/out
T_5_3_sp4_h_l_3
T_8_0_span4_vert_27
T_7_2_lc_trk_g2_6
T_7_2_wire_logic_cluster/lc_7/in_1

End 

Net : demux_data_in_35
T_3_4_wire_bram/ram/RDATA_6
T_4_4_sp4_h_l_2
T_7_4_sp4_v_t_42
T_7_8_lc_trk_g1_7
T_7_8_wire_logic_cluster/lc_1/in_1

End 

Net : demux.N_421_i_0_o2Z0Z_0_cascade_
T_7_8_wire_logic_cluster/lc_1/ltout
T_7_8_wire_logic_cluster/lc_2/in_2

End 

Net : sb_translator_1.cnt_RNO_0Z0Z_15
T_1_7_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g3_1
T_2_6_wire_logic_cluster/lc_5/in_3

End 

Net : sb_translator_1.cnt19_cry_34
T_1_7_wire_logic_cluster/lc_0/cout
T_1_7_wire_logic_cluster/lc_1/in_3

Net : demux.N_424_i_0_a3Z0Z_1
T_5_9_wire_logic_cluster/lc_7/out
T_5_9_lc_trk_g2_7
T_5_9_wire_logic_cluster/lc_6/in_3

End 

Net : demux.N_422_i_0_a3Z0Z_1
T_5_9_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g0_4
T_5_9_wire_logic_cluster/lc_1/in_3

End 

Net : demux.N_422_i_0_o2Z0Z_9
T_5_9_wire_logic_cluster/lc_1/out
T_5_7_sp4_v_t_47
T_6_7_sp4_h_l_10
T_7_7_lc_trk_g3_2
T_7_7_wire_logic_cluster/lc_0/in_1

T_5_9_wire_logic_cluster/lc_1/out
T_6_9_sp4_h_l_2
T_8_9_lc_trk_g3_7
T_8_9_wire_logic_cluster/lc_3/in_1

T_5_9_wire_logic_cluster/lc_1/out
T_6_6_sp4_v_t_43
T_6_7_lc_trk_g2_3
T_6_7_wire_logic_cluster/lc_0/in_1

T_5_9_wire_logic_cluster/lc_1/out
T_6_9_lc_trk_g0_1
T_6_9_wire_logic_cluster/lc_0/in_1

End 

Net : demux.N_424_i_0_o2_9
T_5_9_wire_logic_cluster/lc_6/out
T_5_7_sp4_v_t_41
T_6_7_sp4_h_l_9
T_7_7_lc_trk_g2_1
T_7_7_wire_logic_cluster/lc_6/in_1

T_5_9_wire_logic_cluster/lc_6/out
T_5_7_sp4_v_t_41
T_6_11_sp4_h_l_4
T_7_11_lc_trk_g3_4
T_7_11_wire_logic_cluster/lc_2/in_1

T_5_9_wire_logic_cluster/lc_6/out
T_6_6_sp4_v_t_37
T_6_7_lc_trk_g3_5
T_6_7_wire_logic_cluster/lc_1/in_1

T_5_9_wire_logic_cluster/lc_6/out
T_6_9_lc_trk_g0_6
T_6_9_wire_logic_cluster/lc_3/in_3

End 

Net : demux_data_in_67
T_3_12_wire_bram/ram/RDATA_6
T_4_8_sp4_v_t_38
T_4_9_lc_trk_g3_6
T_4_9_input_2_5
T_4_9_wire_logic_cluster/lc_5/in_2

End 

Net : sb_translator_1.num_ledsZ0Z_8
T_5_4_wire_logic_cluster/lc_2/out
T_4_3_lc_trk_g3_2
T_4_3_input_2_7
T_4_3_wire_logic_cluster/lc_7/in_2

T_5_4_wire_logic_cluster/lc_2/out
T_4_4_lc_trk_g3_2
T_4_4_wire_logic_cluster/lc_0/in_1

T_5_4_wire_logic_cluster/lc_2/out
T_5_4_sp4_h_l_9
T_8_0_span4_vert_38
T_7_2_lc_trk_g0_3
T_7_2_wire_logic_cluster/lc_6/in_1

T_5_4_wire_logic_cluster/lc_2/out
T_5_4_sp4_h_l_9
T_8_0_span4_vert_38
T_7_2_lc_trk_g0_3
T_7_2_input_2_7
T_7_2_wire_logic_cluster/lc_7/in_2

T_5_4_wire_logic_cluster/lc_2/out
T_5_4_lc_trk_g3_2
T_5_4_wire_logic_cluster/lc_1/in_0

T_5_4_wire_logic_cluster/lc_2/out
T_5_4_lc_trk_g3_2
T_5_4_wire_logic_cluster/lc_0/in_3

End 

Net : demux.N_424_i_0_aZ0Z2
T_6_10_wire_logic_cluster/lc_4/out
T_6_9_sp4_v_t_40
T_3_9_sp4_h_l_11
T_4_9_lc_trk_g3_3
T_4_9_wire_logic_cluster/lc_0/in_0

T_6_10_wire_logic_cluster/lc_4/out
T_6_9_sp4_v_t_40
T_3_9_sp4_h_l_11
T_4_9_lc_trk_g3_3
T_4_9_wire_logic_cluster/lc_3/in_3

T_6_10_wire_logic_cluster/lc_4/out
T_5_10_sp4_h_l_0
T_4_10_lc_trk_g0_0
T_4_10_wire_logic_cluster/lc_6/in_0

T_6_10_wire_logic_cluster/lc_4/out
T_5_10_sp4_h_l_0
T_4_10_lc_trk_g0_0
T_4_10_wire_logic_cluster/lc_0/in_0

T_6_10_wire_logic_cluster/lc_4/out
T_5_10_sp4_h_l_0
T_4_10_lc_trk_g0_0
T_4_10_wire_logic_cluster/lc_3/in_1

T_6_10_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g3_4
T_5_9_wire_logic_cluster/lc_2/in_3

T_6_10_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g3_4
T_5_9_wire_logic_cluster/lc_5/in_0

T_6_10_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g3_4
T_5_9_wire_logic_cluster/lc_0/in_3

End 

Net : sb_translator_1.cntZ0Z_4
T_2_5_wire_logic_cluster/lc_3/out
T_2_2_sp4_v_t_46
T_1_3_lc_trk_g3_6
T_1_3_wire_logic_cluster/lc_4/in_3

T_2_5_wire_logic_cluster/lc_3/out
T_1_5_lc_trk_g2_3
T_1_5_wire_logic_cluster/lc_6/in_1

T_2_5_wire_logic_cluster/lc_3/out
T_3_5_sp4_h_l_6
T_7_5_sp4_h_l_9
T_9_5_lc_trk_g3_4
T_9_5_wire_logic_cluster/lc_4/in_3

End 

Net : sb_translator_1.cnt_RNI0T5OZ0Z_4
T_1_3_wire_logic_cluster/lc_4/out
T_1_3_lc_trk_g2_4
T_1_3_input_2_4
T_1_3_wire_logic_cluster/lc_4/in_2

End 

Net : demux_data_in_107
T_10_10_wire_bram/ram/RDATA_6
T_10_8_sp4_v_t_47
T_7_8_sp4_h_l_10
T_7_8_lc_trk_g0_7
T_7_8_input_2_1
T_7_8_wire_logic_cluster/lc_1/in_2

End 

Net : bfn_1_7_0_
T_1_7_wire_logic_cluster/carry_in_mux/cout
T_1_7_wire_logic_cluster/lc_0/in_3

Net : sb_translator_1.cnt_RNO_0Z0Z_14
T_1_7_wire_logic_cluster/lc_0/out
T_2_6_lc_trk_g3_0
T_2_6_wire_logic_cluster/lc_4/in_3

End 

Net : demux_data_in_83
T_10_4_wire_bram/ram/RDATA_6
T_11_1_sp4_v_t_43
T_11_5_sp4_v_t_43
T_8_9_sp4_h_l_6
T_4_9_sp4_h_l_9
T_4_9_lc_trk_g0_4
T_4_9_wire_logic_cluster/lc_3/in_1

End 

Net : demux.N_835_cascade_
T_4_9_wire_logic_cluster/lc_3/ltout
T_4_9_wire_logic_cluster/lc_4/in_2

End 

Net : demux_data_in_40
T_3_6_wire_bram/ram/RDATA_0
T_4_3_sp4_v_t_39
T_5_7_sp4_h_l_8
T_7_7_lc_trk_g2_5
T_7_7_wire_logic_cluster/lc_2/in_1

End 

Net : demux.N_424_i_0_a3Z0Z_4
T_7_7_wire_logic_cluster/lc_2/out
T_7_7_lc_trk_g2_2
T_7_7_wire_logic_cluster/lc_4/in_0

End 

Net : sb_translator_1.cntZ0Z_5
T_2_5_wire_logic_cluster/lc_4/out
T_2_1_sp4_v_t_45
T_1_3_lc_trk_g2_0
T_1_3_wire_logic_cluster/lc_5/in_3

T_2_5_wire_logic_cluster/lc_4/out
T_1_5_lc_trk_g2_4
T_1_5_wire_logic_cluster/lc_7/in_1

T_2_5_wire_logic_cluster/lc_4/out
T_3_5_sp4_h_l_8
T_6_1_sp4_v_t_39
T_6_2_lc_trk_g3_7
T_6_2_wire_logic_cluster/lc_1/in_3

End 

Net : sb_translator_1.cnt_RNI427OZ0Z_5
T_1_3_wire_logic_cluster/lc_5/out
T_1_3_lc_trk_g2_5
T_1_3_input_2_5
T_1_3_wire_logic_cluster/lc_5/in_2

End 

Net : demux.N_238_cascade_
T_6_10_wire_logic_cluster/lc_0/ltout
T_6_10_wire_logic_cluster/lc_1/in_2

End 

Net : demux.N_417_i_0_o2Z0Z_8
T_9_12_wire_logic_cluster/lc_1/out
T_9_8_sp4_v_t_39
T_9_11_lc_trk_g1_7
T_9_11_wire_logic_cluster/lc_0/in_0

T_9_12_wire_logic_cluster/lc_1/out
T_9_8_sp4_v_t_39
T_9_9_lc_trk_g3_7
T_9_9_wire_logic_cluster/lc_2/in_0

T_9_12_wire_logic_cluster/lc_1/out
T_9_8_sp4_v_t_39
T_9_10_lc_trk_g3_2
T_9_10_wire_logic_cluster/lc_0/in_1

T_9_12_wire_logic_cluster/lc_1/out
T_9_8_sp4_v_t_39
T_8_9_lc_trk_g2_7
T_8_9_wire_logic_cluster/lc_0/in_1

End 

Net : demux_data_in_87
T_10_3_wire_bram/ram/RDATA_14
T_10_3_sp4_h_l_7
T_6_3_sp4_h_l_3
T_5_3_sp4_v_t_44
T_5_7_sp4_v_t_44
T_4_10_lc_trk_g3_4
T_4_10_wire_logic_cluster/lc_0/in_1

End 

Net : demux.N_417_i_0_o2Z0Z_4
T_9_12_wire_logic_cluster/lc_3/out
T_9_12_lc_trk_g3_3
T_9_12_wire_logic_cluster/lc_1/in_1

End 

Net : ram_sel_2
T_5_10_wire_logic_cluster/lc_1/out
T_6_10_lc_trk_g1_1
T_6_10_wire_logic_cluster/lc_0/in_0

T_5_10_wire_logic_cluster/lc_1/out
T_6_11_lc_trk_g2_1
T_6_11_wire_logic_cluster/lc_3/in_0

T_5_10_wire_logic_cluster/lc_1/out
T_6_11_lc_trk_g2_1
T_6_11_wire_logic_cluster/lc_6/in_3

T_5_10_wire_logic_cluster/lc_1/out
T_6_10_lc_trk_g1_1
T_6_10_wire_logic_cluster/lc_6/in_0

End 

Net : demux.N_417_i_0_o2Z0Z_6_cascade_
T_4_10_wire_logic_cluster/lc_0/ltout
T_4_10_wire_logic_cluster/lc_1/in_2

End 

Net : demux_data_in_103
T_10_7_wire_bram/ram/RDATA_14
T_10_5_sp4_v_t_47
T_10_9_sp4_v_t_47
T_9_12_lc_trk_g3_7
T_9_12_wire_logic_cluster/lc_3/in_1

End 

Net : demux.N_242_cascade_
T_6_10_wire_logic_cluster/lc_1/ltout
T_6_10_wire_logic_cluster/lc_2/in_2

End 

Net : ram_sel_12
T_5_10_wire_logic_cluster/lc_6/out
T_6_10_lc_trk_g1_6
T_6_10_wire_logic_cluster/lc_0/in_3

T_5_10_wire_logic_cluster/lc_6/out
T_6_11_lc_trk_g3_6
T_6_11_input_2_3
T_6_11_wire_logic_cluster/lc_3/in_2

T_5_10_wire_logic_cluster/lc_6/out
T_6_11_lc_trk_g3_6
T_6_11_wire_logic_cluster/lc_6/in_1

T_5_10_wire_logic_cluster/lc_6/out
T_6_10_lc_trk_g1_6
T_6_10_wire_logic_cluster/lc_6/in_3

End 

Net : demux_data_in_60
T_3_9_wire_bram/ram/RDATA_8
T_4_10_lc_trk_g3_7
T_4_10_wire_logic_cluster/lc_5/in_3

End 

Net : demux_data_in_69
T_3_11_wire_bram/ram/RDATA_10
T_2_11_sp4_h_l_2
T_6_11_sp4_h_l_10
T_9_11_sp4_v_t_47
T_8_12_lc_trk_g3_7
T_8_12_input_2_6
T_8_12_wire_logic_cluster/lc_6/in_2

End 

Net : demux_data_in_56
T_3_10_wire_bram/ram/RDATA_0
T_3_9_sp4_v_t_46
T_4_9_sp4_h_l_11
T_5_9_lc_trk_g3_3
T_5_9_wire_logic_cluster/lc_7/in_3

End 

Net : demux_data_in_58
T_3_10_wire_bram/ram/RDATA_4
T_3_9_sp4_v_t_38
T_4_9_sp4_h_l_3
T_5_9_lc_trk_g2_3
T_5_9_wire_logic_cluster/lc_4/in_1

End 

Net : ram_sel_4
T_5_10_wire_logic_cluster/lc_5/out
T_5_11_lc_trk_g0_5
T_5_11_wire_logic_cluster/lc_2/in_3

T_5_10_wire_logic_cluster/lc_5/out
T_6_9_sp4_v_t_43
T_7_9_sp4_h_l_11
T_7_9_lc_trk_g0_6
T_7_9_wire_logic_cluster/lc_3/in_1

T_5_10_wire_logic_cluster/lc_5/out
T_4_10_sp4_h_l_2
T_7_10_sp4_v_t_39
T_7_11_lc_trk_g3_7
T_7_11_wire_logic_cluster/lc_5/in_3

T_5_10_wire_logic_cluster/lc_5/out
T_6_10_lc_trk_g1_5
T_6_10_wire_logic_cluster/lc_3/in_3

T_5_10_wire_logic_cluster/lc_5/out
T_6_10_lc_trk_g1_5
T_6_10_wire_logic_cluster/lc_7/in_1

End 

Net : sb_translator_1.cntZ0Z_7
T_2_5_wire_logic_cluster/lc_6/out
T_2_3_sp4_v_t_41
T_0_3_sp4_h_l_23
T_1_3_lc_trk_g3_7
T_1_3_wire_logic_cluster/lc_7/in_3

T_2_5_wire_logic_cluster/lc_6/out
T_1_6_lc_trk_g0_6
T_1_6_wire_logic_cluster/lc_1/in_1

T_2_5_wire_logic_cluster/lc_6/out
T_1_5_sp12_h_l_0
T_9_5_lc_trk_g1_3
T_9_5_wire_logic_cluster/lc_7/in_3

End 

Net : sb_translator_1.cnt_RNICC9OZ0Z_7
T_1_3_wire_logic_cluster/lc_7/out
T_1_3_lc_trk_g2_7
T_1_3_input_2_7
T_1_3_wire_logic_cluster/lc_7/in_2

End 

Net : sb_translator_1.cnt_RNI878OZ0Z_6
T_1_3_wire_logic_cluster/lc_6/out
T_1_3_lc_trk_g1_6
T_1_3_wire_logic_cluster/lc_6/in_1

End 

Net : sb_translator_1.cntZ0Z_6
T_2_5_wire_logic_cluster/lc_5/out
T_2_1_sp4_v_t_47
T_1_3_lc_trk_g2_2
T_1_3_wire_logic_cluster/lc_6/in_0

T_2_5_wire_logic_cluster/lc_5/out
T_1_6_lc_trk_g0_5
T_1_6_wire_logic_cluster/lc_0/in_1

T_2_5_wire_logic_cluster/lc_5/out
T_2_5_sp12_h_l_1
T_9_5_lc_trk_g0_1
T_9_5_wire_logic_cluster/lc_6/in_1

End 

Net : demux_data_in_102
T_10_7_wire_bram/ram/RDATA_12
T_8_7_sp4_h_l_3
T_8_7_lc_trk_g0_6
T_8_7_input_2_4
T_8_7_wire_logic_cluster/lc_4/in_2

End 

Net : demux.N_419_i_0_a3Z0Z_5
T_8_11_wire_logic_cluster/lc_7/out
T_8_11_lc_trk_g1_7
T_8_11_wire_logic_cluster/lc_5/in_3

End 

Net : demux.N_419_i_0_o2Z0Z_2_cascade_
T_8_11_wire_logic_cluster/lc_5/ltout
T_8_11_wire_logic_cluster/lc_6/in_2

End 

Net : demux_data_in_13
T_10_11_wire_bram/ram/RDATA_10
T_9_11_sp4_h_l_2
T_8_11_lc_trk_g0_2
T_8_11_wire_logic_cluster/lc_7/in_3

End 

Net : rgb_data_out_18
T_9_7_wire_logic_cluster/lc_4/out
T_10_5_sp4_v_t_36
T_11_9_sp4_h_l_1
T_12_9_lc_trk_g2_1
T_12_9_wire_logic_cluster/lc_6/in_1

End 

Net : ws2812.rgb_data_pmux_6_i_m2_ns_1
T_12_9_wire_logic_cluster/lc_6/out
T_13_8_lc_trk_g3_6
T_13_8_wire_logic_cluster/lc_0/in_3

End 

Net : ws2812.rgb_data_pmux_15_i_m2_ns_1_cascade_
T_12_7_wire_logic_cluster/lc_2/ltout
T_12_7_wire_logic_cluster/lc_3/in_2

End 

Net : ws2812.N_124
T_13_8_wire_logic_cluster/lc_0/out
T_12_7_lc_trk_g2_0
T_12_7_input_2_2
T_12_7_wire_logic_cluster/lc_2/in_2

End 

Net : ws2812.N_115
T_12_7_wire_logic_cluster/lc_3/out
T_11_8_lc_trk_g1_3
T_11_8_wire_logic_cluster/lc_5/in_3

End 

Net : ws2812.N_107
T_11_8_wire_logic_cluster/lc_5/out
T_11_7_lc_trk_g1_5
T_11_7_wire_logic_cluster/lc_7/in_3

T_11_8_wire_logic_cluster/lc_5/out
T_11_7_lc_trk_g1_5
T_11_7_wire_logic_cluster/lc_5/in_1

End 

Net : ws2812.N_135
T_11_7_wire_logic_cluster/lc_7/out
T_12_7_lc_trk_g1_7
T_12_7_wire_logic_cluster/lc_1/in_3

End 

Net : ws2812.data_RNOZ0Z_2
T_12_7_wire_logic_cluster/lc_1/out
T_11_7_lc_trk_g3_1
T_11_7_wire_logic_cluster/lc_5/in_3

End 

Net : demux.N_419_i_0_o2Z0Z_6_cascade_
T_4_10_wire_logic_cluster/lc_3/ltout
T_4_10_wire_logic_cluster/lc_4/in_2

End 

Net : demux_data_in_85
T_10_3_wire_bram/ram/RDATA_10
T_10_2_sp4_v_t_42
T_10_6_sp4_v_t_47
T_7_10_sp4_h_l_3
T_3_10_sp4_h_l_11
T_4_10_lc_trk_g2_3
T_4_10_input_2_3
T_4_10_wire_logic_cluster/lc_3/in_2

End 

Net : ws2812.N_52_cascade_
T_11_7_wire_logic_cluster/lc_5/ltout
T_11_7_wire_logic_cluster/lc_6/in_2

End 

Net : sb_translator_1.num_ledsZ0Z_9
T_5_4_wire_logic_cluster/lc_3/out
T_4_4_lc_trk_g3_3
T_4_4_input_2_0
T_4_4_wire_logic_cluster/lc_0/in_2

T_5_4_wire_logic_cluster/lc_3/out
T_4_4_lc_trk_g3_3
T_4_4_wire_logic_cluster/lc_1/in_1

T_5_4_wire_logic_cluster/lc_3/out
T_5_4_lc_trk_g3_3
T_5_4_input_2_0
T_5_4_wire_logic_cluster/lc_0/in_2

T_5_4_wire_logic_cluster/lc_3/out
T_6_4_lc_trk_g0_3
T_6_4_wire_logic_cluster/lc_4/in_1

T_5_4_wire_logic_cluster/lc_3/out
T_6_4_lc_trk_g0_3
T_6_4_wire_logic_cluster/lc_0/in_1

T_5_4_wire_logic_cluster/lc_3/out
T_5_4_lc_trk_g3_3
T_5_4_wire_logic_cluster/lc_1/in_3

End 

Net : sb_translator_1.cnt_RNO_0Z0Z_13
T_1_6_wire_logic_cluster/lc_7/out
T_2_6_lc_trk_g1_7
T_2_6_wire_logic_cluster/lc_3/in_3

End 

Net : sb_translator_1.cnt19_cry_32
T_1_6_wire_logic_cluster/lc_6/cout
T_1_6_wire_logic_cluster/lc_7/in_3

Net : demux.N_424_i_0_a2Z0Z_9
T_6_11_wire_logic_cluster/lc_4/out
T_6_9_sp4_v_t_37
T_3_9_sp4_h_l_6
T_4_9_lc_trk_g2_6
T_4_9_input_2_2
T_4_9_wire_logic_cluster/lc_2/in_2

T_6_11_wire_logic_cluster/lc_4/out
T_6_9_sp4_v_t_37
T_3_9_sp4_h_l_6
T_4_9_lc_trk_g2_6
T_4_9_wire_logic_cluster/lc_5/in_1

T_6_11_wire_logic_cluster/lc_4/out
T_5_11_sp4_h_l_0
T_8_11_sp4_v_t_37
T_8_12_lc_trk_g3_5
T_8_12_wire_logic_cluster/lc_6/in_0

T_6_11_wire_logic_cluster/lc_4/out
T_5_11_sp4_h_l_0
T_8_7_sp4_v_t_37
T_9_7_sp4_h_l_5
T_8_7_lc_trk_g1_5
T_8_7_wire_logic_cluster/lc_1/in_1

T_6_11_wire_logic_cluster/lc_4/out
T_7_11_sp4_h_l_8
T_10_11_sp4_v_t_36
T_9_12_lc_trk_g2_4
T_9_12_wire_logic_cluster/lc_7/in_1

T_6_11_wire_logic_cluster/lc_4/out
T_5_11_sp4_h_l_0
T_8_7_sp4_v_t_37
T_8_10_lc_trk_g1_5
T_8_10_wire_logic_cluster/lc_5/in_1

T_6_11_wire_logic_cluster/lc_4/out
T_7_11_sp4_h_l_8
T_10_11_sp4_v_t_36
T_9_12_lc_trk_g2_4
T_9_12_wire_logic_cluster/lc_1/in_3

T_6_11_wire_logic_cluster/lc_4/out
T_7_11_lc_trk_g1_4
T_7_11_wire_logic_cluster/lc_1/in_0

End 

Net : demux_data_in_59
T_3_10_wire_bram/ram/RDATA_6
T_4_9_lc_trk_g2_1
T_4_9_wire_logic_cluster/lc_5/in_0

End 

Net : demux_data_in_47
T_3_5_wire_bram/ram/RDATA_14
T_4_3_sp4_v_t_46
T_5_7_sp4_h_l_5
T_8_7_sp4_v_t_40
T_8_11_lc_trk_g1_5
T_8_11_wire_logic_cluster/lc_3/in_1

End 

Net : demux.N_417_i_0_a3Z0Z_4
T_8_11_wire_logic_cluster/lc_3/out
T_8_10_lc_trk_g0_3
T_8_10_input_2_1
T_8_10_wire_logic_cluster/lc_1/in_2

End 

Net : demux_data_in_62
T_3_9_wire_bram/ram/RDATA_12
T_4_9_lc_trk_g0_3
T_4_9_wire_logic_cluster/lc_2/in_3

End 

Net : demux.N_420_i_0_o2Z0Z_1_cascade_
T_9_8_wire_logic_cluster/lc_5/ltout
T_9_8_wire_logic_cluster/lc_6/in_2

End 

Net : demux_data_in_36
T_3_3_wire_bram/ram/RDATA_8
T_3_0_span4_vert_38
T_3_4_sp4_v_t_38
T_4_8_sp4_h_l_3
T_8_8_sp4_h_l_11
T_9_8_lc_trk_g3_3
T_9_8_wire_logic_cluster/lc_4/in_0

End 

Net : demux.N_420_i_0_o2Z0Z_0_cascade_
T_9_8_wire_logic_cluster/lc_4/ltout
T_9_8_wire_logic_cluster/lc_5/in_2

End 

Net : demux_data_in_111
T_10_9_wire_bram/ram/RDATA_14
T_10_7_sp4_v_t_47
T_7_11_sp4_h_l_3
T_8_11_lc_trk_g2_3
T_8_11_wire_logic_cluster/lc_0/in_1

End 

Net : demux.N_424_i_0_a2Z0Z_5
T_7_9_wire_logic_cluster/lc_4/out
T_8_5_sp4_v_t_44
T_8_7_lc_trk_g2_1
T_8_7_wire_logic_cluster/lc_6/in_3

T_7_9_wire_logic_cluster/lc_4/out
T_8_8_sp4_v_t_41
T_8_11_lc_trk_g1_1
T_8_11_input_2_0
T_8_11_wire_logic_cluster/lc_0/in_2

T_7_9_wire_logic_cluster/lc_4/out
T_7_8_lc_trk_g0_4
T_7_8_wire_logic_cluster/lc_1/in_3

T_7_9_wire_logic_cluster/lc_4/out
T_8_8_sp4_v_t_41
T_9_8_sp4_h_l_9
T_9_8_lc_trk_g0_4
T_9_8_input_2_4
T_9_8_wire_logic_cluster/lc_4/in_2

T_7_9_wire_logic_cluster/lc_4/out
T_8_8_sp4_v_t_41
T_9_8_sp4_h_l_9
T_9_8_lc_trk_g0_4
T_9_8_input_2_0
T_9_8_wire_logic_cluster/lc_0/in_2

T_7_9_wire_logic_cluster/lc_4/out
T_8_8_sp4_v_t_41
T_8_11_lc_trk_g1_1
T_8_11_input_2_4
T_8_11_wire_logic_cluster/lc_4/in_2

T_7_9_wire_logic_cluster/lc_4/out
T_7_8_lc_trk_g0_4
T_7_8_input_2_4
T_7_8_wire_logic_cluster/lc_4/in_2

End 

Net : demux.N_918_cascade_
T_7_9_wire_logic_cluster/lc_3/ltout
T_7_9_wire_logic_cluster/lc_4/in_2

End 

Net : demux.N_424_i_0_a2Z0Z_1
T_6_11_wire_logic_cluster/lc_0/out
T_7_12_lc_trk_g2_0
T_7_12_wire_logic_cluster/lc_7/in_1

T_6_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_8
T_8_7_sp4_v_t_39
T_8_10_lc_trk_g1_7
T_8_10_wire_logic_cluster/lc_0/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_8
T_8_7_sp4_v_t_39
T_9_7_sp4_h_l_7
T_8_7_lc_trk_g0_7
T_8_7_wire_logic_cluster/lc_4/in_3

T_6_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_8
T_8_7_sp4_v_t_39
T_8_8_lc_trk_g3_7
T_8_8_wire_logic_cluster/lc_3/in_1

T_6_11_wire_logic_cluster/lc_0/out
T_7_11_lc_trk_g1_0
T_7_11_wire_logic_cluster/lc_6/in_3

T_6_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_8
T_8_7_sp4_v_t_39
T_8_10_lc_trk_g1_7
T_8_10_wire_logic_cluster/lc_3/in_1

T_6_11_wire_logic_cluster/lc_0/out
T_7_11_lc_trk_g1_0
T_7_11_wire_logic_cluster/lc_3/in_0

T_6_11_wire_logic_cluster/lc_0/out
T_6_8_sp4_v_t_40
T_7_12_sp4_h_l_5
T_9_12_lc_trk_g3_0
T_9_12_wire_logic_cluster/lc_0/in_3

End 

Net : ram_sel_3
T_5_10_wire_logic_cluster/lc_3/out
T_6_10_lc_trk_g1_3
T_6_10_wire_logic_cluster/lc_1/in_1

T_5_10_wire_logic_cluster/lc_3/out
T_6_11_lc_trk_g3_3
T_6_11_wire_logic_cluster/lc_7/in_1

T_5_10_wire_logic_cluster/lc_3/out
T_5_10_sp4_h_l_11
T_6_10_lc_trk_g2_3
T_6_10_wire_logic_cluster/lc_6/in_1

T_5_10_wire_logic_cluster/lc_3/out
T_6_11_lc_trk_g3_3
T_6_11_input_2_4
T_6_11_wire_logic_cluster/lc_4/in_2

T_5_10_wire_logic_cluster/lc_3/out
T_6_11_lc_trk_g3_3
T_6_11_input_2_0
T_6_11_wire_logic_cluster/lc_0/in_2

End 

Net : ram_sel_8
T_5_10_wire_logic_cluster/lc_7/out
T_6_10_lc_trk_g1_7
T_6_10_wire_logic_cluster/lc_1/in_3

T_5_10_wire_logic_cluster/lc_7/out
T_6_11_lc_trk_g3_7
T_6_11_wire_logic_cluster/lc_7/in_3

T_5_10_wire_logic_cluster/lc_7/out
T_6_10_lc_trk_g1_7
T_6_10_input_2_6
T_6_10_wire_logic_cluster/lc_6/in_2

T_5_10_wire_logic_cluster/lc_7/out
T_6_11_lc_trk_g3_7
T_6_11_wire_logic_cluster/lc_4/in_0

T_5_10_wire_logic_cluster/lc_7/out
T_6_11_lc_trk_g3_7
T_6_11_wire_logic_cluster/lc_0/in_0

End 

Net : demux.N_423_i_0_o2Z0Z_6_cascade_
T_5_9_wire_logic_cluster/lc_2/ltout
T_5_9_wire_logic_cluster/lc_3/in_2

End 

Net : demux_data_in_81
T_10_4_wire_bram/ram/RDATA_2
T_10_0_span12_vert_17
T_0_9_sp12_h_l_2
T_5_9_lc_trk_g0_6
T_5_9_input_2_2
T_5_9_wire_logic_cluster/lc_2/in_2

End 

Net : sb_translator_1.cnt19_cry_31
T_1_6_wire_logic_cluster/lc_5/cout
T_1_6_wire_logic_cluster/lc_6/in_3

Net : sb_translator_1.cnt_RNO_0Z0Z_12
T_1_6_wire_logic_cluster/lc_6/out
T_2_7_lc_trk_g2_6
T_2_7_wire_logic_cluster/lc_1/in_3

End 

Net : sb_translator_1.num_ledsZ0Z_15
T_8_5_wire_logic_cluster/lc_1/out
T_9_5_sp4_h_l_2
T_5_5_sp4_h_l_10
T_4_1_sp4_v_t_47
T_4_4_lc_trk_g1_7
T_4_4_input_2_6
T_4_4_wire_logic_cluster/lc_6/in_2

T_8_5_wire_logic_cluster/lc_1/out
T_9_5_sp4_h_l_2
T_5_5_sp4_h_l_10
T_4_1_sp4_v_t_47
T_4_4_lc_trk_g1_7
T_4_4_wire_logic_cluster/lc_7/in_1

T_8_5_wire_logic_cluster/lc_1/out
T_8_6_lc_trk_g0_1
T_8_6_wire_logic_cluster/lc_4/in_1

T_8_5_wire_logic_cluster/lc_1/out
T_8_6_lc_trk_g0_1
T_8_6_wire_logic_cluster/lc_1/in_0

T_8_5_wire_logic_cluster/lc_1/out
T_8_6_lc_trk_g1_1
T_8_6_wire_logic_cluster/lc_5/in_1

T_8_5_wire_logic_cluster/lc_1/out
T_8_5_lc_trk_g2_1
T_8_5_wire_logic_cluster/lc_0/in_1

End 

Net : demux_data_in_91
T_10_6_wire_bram/ram/RDATA_6
T_9_6_sp4_h_l_10
T_8_6_sp4_v_t_47
T_7_8_lc_trk_g2_2
T_7_8_wire_logic_cluster/lc_2/in_0

End 

Net : demux.N_423_i_0_a3Z0Z_5_cascade_
T_7_9_wire_logic_cluster/lc_0/ltout
T_7_9_wire_logic_cluster/lc_1/in_2

End 

Net : demux_data_in_9
T_10_12_wire_bram/ram/RDATA_2
T_9_12_sp4_h_l_2
T_8_8_sp4_v_t_39
T_7_9_lc_trk_g2_7
T_7_9_wire_logic_cluster/lc_0/in_3

End 

Net : sb_translator_1.state56_a_5_16
T_8_4_wire_logic_cluster/lc_7/out
T_9_4_lc_trk_g1_7
T_9_4_wire_logic_cluster/lc_1/in_3

End 

Net : sb_translator_1.state56_a_5_ac0_1
T_6_3_wire_logic_cluster/lc_0/out
T_6_3_sp4_h_l_5
T_9_0_span4_vert_29
T_8_3_lc_trk_g1_5
T_8_3_input_2_0
T_8_3_wire_logic_cluster/lc_0/in_2

T_6_3_wire_logic_cluster/lc_0/out
T_6_3_sp4_h_l_5
T_8_3_lc_trk_g3_0
T_8_3_wire_logic_cluster/lc_0/in_1

End 

Net : sb_translator_1.state56_a_5_cry_13
T_8_4_wire_logic_cluster/lc_6/cout
T_8_4_wire_logic_cluster/lc_7/in_3

Net : sb_translator_1.N_318_i_i_o2_11_cascade_
T_9_4_wire_logic_cluster/lc_1/ltout
T_9_4_wire_logic_cluster/lc_2/in_2

End 

Net : sb_translator_1.N_712
T_9_3_wire_logic_cluster/lc_2/out
T_9_3_lc_trk_g0_2
T_9_3_wire_logic_cluster/lc_5/in_3

End 

Net : sb_translator_1.N_318_i_i_o2_14
T_9_4_wire_logic_cluster/lc_2/out
T_9_3_lc_trk_g1_2
T_9_3_wire_logic_cluster/lc_2/in_3

End 

Net : demux_data_in_57
T_3_10_wire_bram/ram/RDATA_2
T_4_9_lc_trk_g3_5
T_4_9_wire_logic_cluster/lc_7/in_1

End 

Net : demux_data_in_61
T_3_9_wire_bram/ram/RDATA_10
T_4_10_lc_trk_g2_5
T_4_10_wire_logic_cluster/lc_2/in_1

End 

Net : demux_data_in_63
T_3_9_wire_bram/ram/RDATA_14
T_4_9_lc_trk_g0_1
T_4_9_wire_logic_cluster/lc_6/in_1

End 

Net : demux.N_424_i_0_a2Z0Z_3
T_6_11_wire_logic_cluster/lc_6/out
T_6_8_sp4_v_t_36
T_7_12_sp4_h_l_7
T_9_12_lc_trk_g3_2
T_9_12_input_2_5
T_9_12_wire_logic_cluster/lc_5/in_2

T_6_11_wire_logic_cluster/lc_6/out
T_6_8_sp4_v_t_36
T_7_12_sp4_h_l_7
T_9_12_lc_trk_g3_2
T_9_12_wire_logic_cluster/lc_4/in_1

T_6_11_wire_logic_cluster/lc_6/out
T_6_8_sp4_v_t_36
T_7_12_sp4_h_l_7
T_9_12_lc_trk_g3_2
T_9_12_input_2_3
T_9_12_wire_logic_cluster/lc_3/in_2

T_6_11_wire_logic_cluster/lc_6/out
T_6_8_sp4_v_t_36
T_7_8_sp4_h_l_1
T_8_8_lc_trk_g2_1
T_8_8_wire_logic_cluster/lc_4/in_1

T_6_11_wire_logic_cluster/lc_6/out
T_6_8_sp4_v_t_36
T_7_12_sp4_h_l_7
T_9_12_lc_trk_g3_2
T_9_12_wire_logic_cluster/lc_6/in_1

T_6_11_wire_logic_cluster/lc_6/out
T_6_8_sp4_v_t_36
T_7_8_sp4_h_l_1
T_8_8_lc_trk_g2_1
T_8_8_wire_logic_cluster/lc_0/in_3

T_6_11_wire_logic_cluster/lc_6/out
T_6_10_sp4_v_t_44
T_7_10_sp4_h_l_2
T_8_10_lc_trk_g3_2
T_8_10_wire_logic_cluster/lc_4/in_1

T_6_11_wire_logic_cluster/lc_6/out
T_7_11_lc_trk_g1_6
T_7_11_wire_logic_cluster/lc_0/in_1

End 

Net : demux.N_915_cascade_
T_6_11_wire_logic_cluster/lc_5/ltout
T_6_11_wire_logic_cluster/lc_6/in_2

End 

Net : demux.N_417_i_0_a3Z0Z_7_cascade_
T_9_12_wire_logic_cluster/lc_0/ltout
T_9_12_wire_logic_cluster/lc_1/in_2

End 

Net : demux_data_in_31
T_3_1_wire_bram/ram/RDATA_14
T_0_1_sp12_h_l_2
T_10_1_sp12_v_t_22
T_10_10_sp4_v_t_36
T_9_12_lc_trk_g0_1
T_9_12_wire_logic_cluster/lc_0/in_1

End 

Net : demux_data_in_73
T_3_14_wire_bram/ram/RDATA_2
T_3_13_sp4_v_t_42
T_3_9_sp4_v_t_42
T_4_9_sp4_h_l_7
T_5_9_lc_trk_g3_7
T_5_9_wire_logic_cluster/lc_2/in_0

End 

Net : demux.N_418_i_0_o2Z0Z_7
T_9_8_wire_logic_cluster/lc_2/out
T_9_7_sp4_v_t_36
T_9_10_lc_trk_g0_4
T_9_10_wire_logic_cluster/lc_1/in_3

T_9_8_wire_logic_cluster/lc_2/out
T_9_7_sp4_v_t_36
T_9_11_lc_trk_g1_1
T_9_11_wire_logic_cluster/lc_1/in_3

T_9_8_wire_logic_cluster/lc_2/out
T_9_9_lc_trk_g1_2
T_9_9_wire_logic_cluster/lc_6/in_3

T_9_8_wire_logic_cluster/lc_2/out
T_8_9_lc_trk_g0_2
T_8_9_wire_logic_cluster/lc_1/in_3

End 

Net : demux.N_880
T_9_8_wire_logic_cluster/lc_3/out
T_9_8_lc_trk_g0_3
T_9_8_wire_logic_cluster/lc_2/in_1

End 

Net : demux_data_in_14
T_10_11_wire_bram/ram/RDATA_12
T_10_8_sp4_v_t_46
T_7_8_sp4_h_l_5
T_9_8_lc_trk_g2_0
T_9_8_wire_logic_cluster/lc_3/in_1

End 

Net : sb_translator_1.cnt19_cry_30
T_1_6_wire_logic_cluster/lc_4/cout
T_1_6_wire_logic_cluster/lc_5/in_3

Net : sb_translator_1.cnt_RNO_0Z0Z_11
T_1_6_wire_logic_cluster/lc_5/out
T_2_7_lc_trk_g2_5
T_2_7_wire_logic_cluster/lc_0/in_3

End 

Net : sb_translator_1.cnt_ledsZ0Z_1
T_7_4_wire_logic_cluster/lc_1/out
T_6_3_lc_trk_g2_1
T_6_3_wire_logic_cluster/lc_0/in_1

T_7_4_wire_logic_cluster/lc_1/out
T_7_3_lc_trk_g0_1
T_7_3_wire_logic_cluster/lc_6/in_1

T_7_4_wire_logic_cluster/lc_1/out
T_7_3_lc_trk_g0_1
T_7_3_wire_logic_cluster/lc_0/in_1

T_7_4_wire_logic_cluster/lc_1/out
T_7_4_lc_trk_g3_1
T_7_4_wire_logic_cluster/lc_1/in_1

T_7_4_wire_logic_cluster/lc_1/out
T_6_5_lc_trk_g1_1
T_6_5_wire_logic_cluster/lc_1/in_3

End 

Net : demux_data_in_37
T_3_3_wire_bram/ram/RDATA_10
T_4_3_sp4_h_l_10
T_7_3_sp4_v_t_47
T_7_7_sp4_v_t_36
T_8_11_sp4_h_l_7
T_8_11_lc_trk_g1_2
T_8_11_wire_logic_cluster/lc_4/in_3

End 

Net : demux.N_419_i_0_o2Z0Z_0_cascade_
T_8_11_wire_logic_cluster/lc_4/ltout
T_8_11_wire_logic_cluster/lc_5/in_2

End 

Net : sb_translator_1.num_ledsZ0Z_10
T_5_4_wire_logic_cluster/lc_7/out
T_4_4_lc_trk_g2_7
T_4_4_input_2_1
T_4_4_wire_logic_cluster/lc_1/in_2

T_5_4_wire_logic_cluster/lc_7/out
T_4_4_lc_trk_g2_7
T_4_4_wire_logic_cluster/lc_2/in_1

T_5_4_wire_logic_cluster/lc_7/out
T_6_4_lc_trk_g1_7
T_6_4_wire_logic_cluster/lc_4/in_0

T_5_4_wire_logic_cluster/lc_7/out
T_6_4_lc_trk_g1_7
T_6_4_input_2_0
T_6_4_wire_logic_cluster/lc_0/in_2

T_5_4_wire_logic_cluster/lc_7/out
T_6_4_lc_trk_g1_7
T_6_4_wire_logic_cluster/lc_1/in_1

T_5_4_wire_logic_cluster/lc_7/out
T_6_4_lc_trk_g1_7
T_6_4_wire_logic_cluster/lc_5/in_1

End 

Net : sb_translator_1.cnt_RNIKMBOZ0Z_9
T_1_4_wire_logic_cluster/lc_1/out
T_1_4_lc_trk_g2_1
T_1_4_input_2_1
T_1_4_wire_logic_cluster/lc_1/in_2

End 

Net : sb_translator_1.cntZ0Z_9
T_2_7_wire_logic_cluster/lc_2/out
T_2_4_sp4_v_t_44
T_0_4_sp4_h_l_14
T_1_4_lc_trk_g2_6
T_1_4_wire_logic_cluster/lc_1/in_3

T_2_7_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g2_2
T_1_6_wire_logic_cluster/lc_3/in_1

T_2_7_wire_logic_cluster/lc_2/out
T_2_7_lc_trk_g0_2
T_2_7_wire_logic_cluster/lc_4/in_0

T_2_7_wire_logic_cluster/lc_2/out
T_2_7_lc_trk_g0_2
T_2_7_wire_logic_cluster/lc_3/in_3

T_2_7_wire_logic_cluster/lc_2/out
T_2_7_lc_trk_g0_2
T_2_7_wire_logic_cluster/lc_5/in_3

T_2_7_wire_logic_cluster/lc_2/out
T_2_7_lc_trk_g0_2
T_2_7_wire_logic_cluster/lc_6/in_0

End 

Net : demux_data_in_95
T_10_5_wire_bram/ram/RDATA_14
T_10_3_sp4_v_t_47
T_10_7_sp4_v_t_36
T_7_11_sp4_h_l_6
T_8_11_lc_trk_g2_6
T_8_11_wire_logic_cluster/lc_1/in_1

End 

Net : rgb_data_out_2
T_12_9_wire_logic_cluster/lc_7/out
T_12_9_lc_trk_g3_7
T_12_9_wire_logic_cluster/lc_6/in_0

End 

Net : ws2812.rgb_counterZ0Z_2
T_12_8_wire_logic_cluster/lc_2/out
T_12_9_lc_trk_g0_2
T_12_9_input_2_6
T_12_9_wire_logic_cluster/lc_6/in_2

T_12_8_wire_logic_cluster/lc_2/out
T_12_7_lc_trk_g1_2
T_12_7_wire_logic_cluster/lc_4/in_1

T_12_8_wire_logic_cluster/lc_2/out
T_12_9_lc_trk_g1_2
T_12_9_wire_logic_cluster/lc_0/in_3

T_12_8_wire_logic_cluster/lc_2/out
T_13_8_lc_trk_g1_2
T_13_8_wire_logic_cluster/lc_0/in_1

T_12_8_wire_logic_cluster/lc_2/out
T_12_7_lc_trk_g1_2
T_12_7_wire_logic_cluster/lc_5/in_0

T_12_8_wire_logic_cluster/lc_2/out
T_12_9_lc_trk_g1_2
T_12_9_wire_logic_cluster/lc_1/in_0

T_12_8_wire_logic_cluster/lc_2/out
T_13_7_lc_trk_g3_2
T_13_7_wire_logic_cluster/lc_0/in_3

T_12_8_wire_logic_cluster/lc_2/out
T_13_7_lc_trk_g3_2
T_13_7_wire_logic_cluster/lc_1/in_0

T_12_8_wire_logic_cluster/lc_2/out
T_11_8_lc_trk_g3_2
T_11_8_wire_logic_cluster/lc_0/in_3

T_12_8_wire_logic_cluster/lc_2/out
T_11_8_lc_trk_g3_2
T_11_8_wire_logic_cluster/lc_1/in_0

T_12_8_wire_logic_cluster/lc_2/out
T_11_8_lc_trk_g3_2
T_11_8_wire_logic_cluster/lc_6/in_3

T_12_8_wire_logic_cluster/lc_2/out
T_11_8_lc_trk_g3_2
T_11_8_wire_logic_cluster/lc_2/in_3

T_12_8_wire_logic_cluster/lc_2/out
T_13_8_lc_trk_g1_2
T_13_8_wire_logic_cluster/lc_2/in_3

T_12_8_wire_logic_cluster/lc_2/out
T_12_8_lc_trk_g3_2
T_12_8_wire_logic_cluster/lc_2/in_1

T_12_8_wire_logic_cluster/lc_2/out
T_12_8_sp4_h_l_9
T_13_8_lc_trk_g3_1
T_13_8_wire_logic_cluster/lc_3/in_3

End 

Net : sb_translator_1.state56_a_5_cry_9
T_8_4_wire_logic_cluster/lc_2/cout
T_8_4_wire_logic_cluster/lc_3/in_3

Net : sb_translator_1.N_318_i_i_o2_15_cascade_
T_9_3_wire_logic_cluster/lc_1/ltout
T_9_3_wire_logic_cluster/lc_2/in_2

End 

Net : sb_translator_1.N_318_i_i_o2_12_cascade_
T_9_3_wire_logic_cluster/lc_0/ltout
T_9_3_wire_logic_cluster/lc_1/in_2

End 

Net : sb_translator_1.state56_a_5_12
T_8_4_wire_logic_cluster/lc_3/out
T_9_3_lc_trk_g2_3
T_9_3_wire_logic_cluster/lc_4/in_3

End 

Net : sb_translator_1.N_318_i_i_o2_8
T_9_3_wire_logic_cluster/lc_4/out
T_9_3_lc_trk_g1_4
T_9_3_wire_logic_cluster/lc_0/in_3

End 

Net : sb_translator_1.cnt_RNO_0Z0Z_10
T_1_6_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g3_4
T_2_5_wire_logic_cluster/lc_0/in_3

End 

Net : sb_translator_1.cnt19_cry_29
T_1_6_wire_logic_cluster/lc_3/cout
T_1_6_wire_logic_cluster/lc_4/in_3

Net : sb_translator_1.num_ledsZ0Z_11
T_5_3_wire_logic_cluster/lc_0/out
T_4_4_lc_trk_g0_0
T_4_4_input_2_2
T_4_4_wire_logic_cluster/lc_2/in_2

T_5_3_wire_logic_cluster/lc_0/out
T_4_4_lc_trk_g0_0
T_4_4_wire_logic_cluster/lc_3/in_1

T_5_3_wire_logic_cluster/lc_0/out
T_6_4_lc_trk_g3_0
T_6_4_wire_logic_cluster/lc_1/in_0

T_5_3_wire_logic_cluster/lc_0/out
T_6_4_lc_trk_g3_0
T_6_4_wire_logic_cluster/lc_5/in_0

T_5_3_wire_logic_cluster/lc_0/out
T_6_4_lc_trk_g3_0
T_6_4_wire_logic_cluster/lc_3/in_0

T_5_3_wire_logic_cluster/lc_0/out
T_6_4_lc_trk_g3_0
T_6_4_wire_logic_cluster/lc_2/in_3

End 

Net : sb_translator_1.cnt_ledsZ0Z_0
T_7_4_wire_logic_cluster/lc_0/out
T_6_3_lc_trk_g3_0
T_6_3_wire_logic_cluster/lc_0/in_3

T_7_4_wire_logic_cluster/lc_0/out
T_7_3_lc_trk_g1_0
T_7_3_wire_logic_cluster/lc_0/in_3

T_7_4_wire_logic_cluster/lc_0/out
T_7_4_lc_trk_g3_0
T_7_4_wire_logic_cluster/lc_0/in_1

T_7_4_wire_logic_cluster/lc_0/out
T_6_5_lc_trk_g1_0
T_6_5_wire_logic_cluster/lc_0/in_3

End 

Net : ram_sel_0
T_5_10_wire_logic_cluster/lc_0/out
T_6_10_lc_trk_g1_0
T_6_10_wire_logic_cluster/lc_2/in_1

T_5_10_wire_logic_cluster/lc_0/out
T_6_11_lc_trk_g3_0
T_6_11_input_2_5
T_6_11_wire_logic_cluster/lc_5/in_2

T_5_10_wire_logic_cluster/lc_0/out
T_6_11_lc_trk_g2_0
T_6_11_wire_logic_cluster/lc_1/in_1

T_5_10_wire_logic_cluster/lc_0/out
T_4_10_sp4_h_l_8
T_7_10_sp4_v_t_45
T_7_11_lc_trk_g2_5
T_7_11_wire_logic_cluster/lc_5/in_0

End 

Net : ws2812.rgb_counter_4
T_12_8_wire_logic_cluster/lc_4/out
T_12_9_lc_trk_g1_4
T_12_9_wire_logic_cluster/lc_6/in_3

T_12_8_wire_logic_cluster/lc_4/out
T_13_6_sp4_v_t_36
T_12_7_lc_trk_g2_4
T_12_7_wire_logic_cluster/lc_4/in_0

T_12_8_wire_logic_cluster/lc_4/out
T_12_9_lc_trk_g1_4
T_12_9_wire_logic_cluster/lc_0/in_1

T_12_8_wire_logic_cluster/lc_4/out
T_13_7_lc_trk_g3_4
T_13_7_wire_logic_cluster/lc_0/in_1

T_12_8_wire_logic_cluster/lc_4/out
T_13_7_lc_trk_g3_4
T_13_7_wire_logic_cluster/lc_7/in_0

T_12_8_wire_logic_cluster/lc_4/out
T_12_8_lc_trk_g0_4
T_12_8_input_2_4
T_12_8_wire_logic_cluster/lc_4/in_2

End 

Net : ws2812.bit_counterZ0Z_4
T_11_5_wire_logic_cluster/lc_4/out
T_11_4_sp4_v_t_40
T_11_7_lc_trk_g0_0
T_11_7_wire_logic_cluster/lc_0/in_0

T_11_5_wire_logic_cluster/lc_4/out
T_11_4_sp4_v_t_40
T_11_7_lc_trk_g0_0
T_11_7_wire_logic_cluster/lc_1/in_1

T_11_5_wire_logic_cluster/lc_4/out
T_11_5_lc_trk_g3_4
T_11_5_wire_logic_cluster/lc_4/in_1

T_11_5_wire_logic_cluster/lc_4/out
T_11_0_span12_vert_16
T_11_3_lc_trk_g2_4
T_11_3_wire_logic_cluster/lc_1/in_1

End 

Net : ws2812.bit_counter_RNI5NQB3Z0Z_1
T_11_3_wire_logic_cluster/lc_6/out
T_11_2_sp4_v_t_44
T_11_5_lc_trk_g1_4
T_11_5_input_2_1
T_11_5_wire_logic_cluster/lc_1/in_2

End 

Net : ws2812.state_ns_0_i_o2_7_0
T_11_7_wire_logic_cluster/lc_0/out
T_11_3_sp4_v_t_37
T_11_4_lc_trk_g2_5
T_11_4_wire_logic_cluster/lc_4/in_3

T_11_7_wire_logic_cluster/lc_0/out
T_11_3_sp4_v_t_37
T_11_4_lc_trk_g2_5
T_11_4_wire_logic_cluster/lc_6/in_3

End 

Net : ws2812.N_105
T_11_4_wire_logic_cluster/lc_4/out
T_11_3_lc_trk_g1_4
T_11_3_wire_logic_cluster/lc_6/in_1

T_11_4_wire_logic_cluster/lc_4/out
T_11_3_lc_trk_g1_4
T_11_3_wire_logic_cluster/lc_4/in_3

T_11_4_wire_logic_cluster/lc_4/out
T_11_2_sp4_v_t_37
T_8_6_sp4_h_l_0
T_9_6_lc_trk_g3_0
T_9_6_wire_logic_cluster/lc_2/in_3

T_11_4_wire_logic_cluster/lc_4/out
T_11_2_sp4_v_t_37
T_8_6_sp4_h_l_0
T_9_6_lc_trk_g3_0
T_9_6_wire_logic_cluster/lc_3/in_0

T_11_4_wire_logic_cluster/lc_4/out
T_11_3_lc_trk_g1_4
T_11_3_wire_logic_cluster/lc_0/in_1

T_11_4_wire_logic_cluster/lc_4/out
T_11_3_lc_trk_g1_4
T_11_3_wire_logic_cluster/lc_1/in_0

T_11_4_wire_logic_cluster/lc_4/out
T_11_3_lc_trk_g1_4
T_11_3_wire_logic_cluster/lc_2/in_3

T_11_4_wire_logic_cluster/lc_4/out
T_11_2_sp4_v_t_37
T_8_6_sp4_h_l_0
T_9_6_lc_trk_g3_0
T_9_6_wire_logic_cluster/lc_5/in_0

T_11_4_wire_logic_cluster/lc_4/out
T_11_2_sp4_v_t_37
T_8_6_sp4_h_l_0
T_9_6_lc_trk_g3_0
T_9_6_wire_logic_cluster/lc_4/in_3

T_11_4_wire_logic_cluster/lc_4/out
T_11_2_sp4_v_t_37
T_8_6_sp4_h_l_0
T_9_6_lc_trk_g3_0
T_9_6_wire_logic_cluster/lc_0/in_3

T_11_4_wire_logic_cluster/lc_4/out
T_11_2_sp4_v_t_37
T_8_6_sp4_h_l_0
T_7_6_sp4_v_t_37
T_6_8_lc_trk_g1_0
T_6_8_wire_logic_cluster/lc_4/in_3

T_11_4_wire_logic_cluster/lc_4/out
T_11_2_sp4_v_t_37
T_8_6_sp4_h_l_0
T_9_6_lc_trk_g3_0
T_9_6_wire_logic_cluster/lc_1/in_0

T_11_4_wire_logic_cluster/lc_4/out
T_11_2_sp4_v_t_37
T_8_6_sp4_h_l_0
T_9_6_lc_trk_g3_0
T_9_6_wire_logic_cluster/lc_6/in_3

T_11_4_wire_logic_cluster/lc_4/out
T_11_2_sp4_v_t_37
T_12_6_sp4_h_l_6
T_13_6_lc_trk_g3_6
T_13_6_wire_logic_cluster/lc_0/in_3

T_11_4_wire_logic_cluster/lc_4/out
T_11_3_lc_trk_g1_4
T_11_3_wire_logic_cluster/lc_3/in_0

T_11_4_wire_logic_cluster/lc_4/out
T_12_3_lc_trk_g2_4
T_12_3_wire_logic_cluster/lc_7/in_1

End 

Net : ws2812.bit_counter_0_RNO_0Z0Z_4
T_11_6_wire_logic_cluster/lc_2/out
T_12_3_sp4_v_t_45
T_12_4_lc_trk_g2_5
T_12_4_wire_logic_cluster/lc_6/in_3

End 

Net : ws2812.un1_bit_counter_12_cry_9
T_11_6_wire_logic_cluster/lc_1/cout
T_11_6_wire_logic_cluster/lc_2/in_3

Net : sb_translator_1.cnt19_cry_28
T_1_6_wire_logic_cluster/lc_2/cout
T_1_6_wire_logic_cluster/lc_3/in_3

Net : sb_translator_1.cnt_RNO_0Z0Z_9
T_1_6_wire_logic_cluster/lc_3/out
T_2_7_lc_trk_g2_3
T_2_7_wire_logic_cluster/lc_2/in_3

End 

Net : ws2812.un1_bit_counter_12_cry_0_c_RNOZ0
T_11_3_wire_logic_cluster/lc_4/out
T_11_2_sp4_v_t_40
T_11_5_lc_trk_g0_0
T_11_5_input_2_0
T_11_5_wire_logic_cluster/lc_0/in_2

End 

Net : sb_translator_1.num_ledsZ0Z_12
T_5_3_wire_logic_cluster/lc_1/out
T_4_4_lc_trk_g0_1
T_4_4_input_2_3
T_4_4_wire_logic_cluster/lc_3/in_2

T_5_3_wire_logic_cluster/lc_1/out
T_4_4_lc_trk_g0_1
T_4_4_wire_logic_cluster/lc_4/in_1

T_5_3_wire_logic_cluster/lc_1/out
T_5_3_sp4_h_l_7
T_8_3_sp4_v_t_37
T_8_6_lc_trk_g0_5
T_8_6_wire_logic_cluster/lc_6/in_1

T_5_3_wire_logic_cluster/lc_1/out
T_5_3_sp4_h_l_7
T_8_3_sp4_v_t_37
T_8_6_lc_trk_g0_5
T_8_6_wire_logic_cluster/lc_2/in_1

T_5_3_wire_logic_cluster/lc_1/out
T_6_4_lc_trk_g3_1
T_6_4_wire_logic_cluster/lc_2/in_0

T_5_3_wire_logic_cluster/lc_1/out
T_6_4_lc_trk_g3_1
T_6_4_wire_logic_cluster/lc_3/in_3

End 

Net : ws2812.bit_counter_9
T_11_6_wire_logic_cluster/lc_1/out
T_11_3_sp4_v_t_42
T_11_7_lc_trk_g1_7
T_11_7_input_2_0
T_11_7_wire_logic_cluster/lc_0/in_2

T_11_6_wire_logic_cluster/lc_1/out
T_12_6_lc_trk_g0_1
T_12_6_wire_logic_cluster/lc_6/in_1

T_11_6_wire_logic_cluster/lc_1/out
T_11_6_lc_trk_g3_1
T_11_6_wire_logic_cluster/lc_1/in_1

T_11_6_wire_logic_cluster/lc_1/out
T_11_6_sp4_h_l_7
T_7_6_sp4_h_l_3
T_9_6_lc_trk_g3_6
T_9_6_input_2_5
T_9_6_wire_logic_cluster/lc_5/in_2

End 

Net : ws2812.bit_counter_RNI6OQB3Z0Z_2
T_9_6_wire_logic_cluster/lc_2/out
T_9_5_sp4_v_t_36
T_10_5_sp4_h_l_6
T_11_5_lc_trk_g2_6
T_11_5_input_2_6
T_11_5_wire_logic_cluster/lc_6/in_2

End 

Net : sb_translator_1.cnt_leds_RNIJDTTZ0Z_2
T_7_3_wire_logic_cluster/lc_7/out
T_8_3_lc_trk_g1_7
T_8_3_wire_logic_cluster/lc_1/in_1

End 

Net : demux_data_in_76
T_3_13_wire_bram/ram/RDATA_8
T_3_10_sp4_v_t_38
T_4_10_sp4_h_l_3
T_4_10_lc_trk_g1_6
T_4_10_wire_logic_cluster/lc_6/in_3

End 

Net : ws2812.bit_counter_RNI7PQB3Z0Z_3
T_9_6_wire_logic_cluster/lc_3/out
T_10_5_sp4_v_t_39
T_11_5_sp4_h_l_7
T_11_5_lc_trk_g1_2
T_11_5_input_2_7
T_11_5_wire_logic_cluster/lc_7/in_2

End 

Net : demux.N_424_i_0_o2_6_cascade_
T_5_9_wire_logic_cluster/lc_5/ltout
T_5_9_wire_logic_cluster/lc_6/in_2

End 

Net : sb_translator_1.cnt_RNIGHAOZ0Z_8
T_1_4_wire_logic_cluster/lc_0/out
T_1_4_lc_trk_g0_0
T_1_4_input_2_0
T_1_4_wire_logic_cluster/lc_0/in_2

End 

Net : sb_translator_1.cntZ0Z_8
T_2_5_wire_logic_cluster/lc_7/out
T_1_4_lc_trk_g2_7
T_1_4_wire_logic_cluster/lc_0/in_3

T_2_5_wire_logic_cluster/lc_7/out
T_1_6_lc_trk_g0_7
T_1_6_wire_logic_cluster/lc_2/in_1

T_2_5_wire_logic_cluster/lc_7/out
T_2_5_sp4_h_l_3
T_5_5_sp4_v_t_45
T_6_9_sp4_h_l_8
T_8_9_lc_trk_g2_5
T_8_9_wire_logic_cluster/lc_4/in_3

End 

Net : demux.N_424_i_0_a2Z0Z_2
T_5_11_wire_logic_cluster/lc_4/out
T_6_11_sp4_h_l_8
T_8_11_lc_trk_g3_5
T_8_11_wire_logic_cluster/lc_7/in_1

T_5_11_wire_logic_cluster/lc_4/out
T_6_11_sp4_h_l_8
T_9_7_sp4_v_t_39
T_9_8_lc_trk_g3_7
T_9_8_wire_logic_cluster/lc_3/in_3

T_5_11_wire_logic_cluster/lc_4/out
T_5_9_sp4_v_t_37
T_6_9_sp4_h_l_0
T_7_9_lc_trk_g3_0
T_7_9_wire_logic_cluster/lc_0/in_1

T_5_11_wire_logic_cluster/lc_4/out
T_4_11_sp4_h_l_0
T_7_7_sp4_v_t_37
T_8_7_sp4_h_l_5
T_7_7_lc_trk_g0_5
T_7_7_wire_logic_cluster/lc_4/in_3

T_5_11_wire_logic_cluster/lc_4/out
T_6_11_sp4_h_l_8
T_9_7_sp4_v_t_39
T_9_8_lc_trk_g3_7
T_9_8_wire_logic_cluster/lc_6/in_0

T_5_11_wire_logic_cluster/lc_4/out
T_6_11_sp4_h_l_8
T_9_7_sp4_v_t_39
T_8_8_lc_trk_g2_7
T_8_8_wire_logic_cluster/lc_6/in_1

T_5_11_wire_logic_cluster/lc_4/out
T_6_11_sp4_h_l_8
T_9_7_sp4_v_t_39
T_8_10_lc_trk_g2_7
T_8_10_wire_logic_cluster/lc_1/in_0

T_5_11_wire_logic_cluster/lc_4/out
T_4_11_sp4_h_l_0
T_7_7_sp4_v_t_37
T_7_8_lc_trk_g2_5
T_7_8_wire_logic_cluster/lc_6/in_3

End 

Net : demux.N_916
T_6_11_wire_logic_cluster/lc_1/out
T_5_11_lc_trk_g2_1
T_5_11_wire_logic_cluster/lc_4/in_3

T_6_11_wire_logic_cluster/lc_1/out
T_5_11_lc_trk_g2_1
T_5_11_wire_logic_cluster/lc_5/in_0

T_6_11_wire_logic_cluster/lc_1/out
T_5_11_lc_trk_g2_1
T_5_11_wire_logic_cluster/lc_6/in_3

End 

Net : demux_data_in_19
T_10_14_wire_bram/ram/RDATA_6
T_10_12_sp4_v_t_47
T_10_8_sp4_v_t_43
T_7_8_sp4_h_l_6
T_8_8_lc_trk_g2_6
T_8_8_wire_logic_cluster/lc_4/in_0

End 

Net : demux.N_421_i_0_o2Z0Z_4_cascade_
T_8_8_wire_logic_cluster/lc_4/ltout
T_8_8_wire_logic_cluster/lc_5/in_2

End 

Net : sb_translator_1.cnt_RNO_0Z0Z_8
T_1_6_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g2_2
T_2_5_wire_logic_cluster/lc_7/in_3

End 

Net : sb_translator_1.cnt19_cry_27
T_1_6_wire_logic_cluster/lc_1/cout
T_1_6_wire_logic_cluster/lc_2/in_3

Net : sb_translator_1.num_ledsZ0Z_13
T_5_3_wire_logic_cluster/lc_2/out
T_4_4_lc_trk_g0_2
T_4_4_input_2_4
T_4_4_wire_logic_cluster/lc_4/in_2

T_5_3_wire_logic_cluster/lc_2/out
T_4_4_lc_trk_g0_2
T_4_4_wire_logic_cluster/lc_5/in_1

T_5_3_wire_logic_cluster/lc_2/out
T_5_2_sp4_v_t_36
T_6_6_sp4_h_l_1
T_8_6_lc_trk_g2_4
T_8_6_wire_logic_cluster/lc_6/in_0

T_5_3_wire_logic_cluster/lc_2/out
T_5_2_sp4_v_t_36
T_6_6_sp4_h_l_1
T_8_6_lc_trk_g2_4
T_8_6_input_2_2
T_8_6_wire_logic_cluster/lc_2/in_2

T_5_3_wire_logic_cluster/lc_2/out
T_5_2_sp4_v_t_36
T_6_6_sp4_h_l_1
T_8_6_lc_trk_g2_4
T_8_6_wire_logic_cluster/lc_7/in_1

T_5_3_wire_logic_cluster/lc_2/out
T_5_2_sp4_v_t_36
T_6_6_sp4_h_l_1
T_8_6_lc_trk_g2_4
T_8_6_wire_logic_cluster/lc_3/in_1

End 

Net : demux_data_in_42
T_3_6_wire_bram/ram/RDATA_4
T_3_6_sp4_h_l_11
T_6_6_sp4_v_t_41
T_6_8_lc_trk_g3_4
T_6_8_wire_logic_cluster/lc_6/in_1

End 

Net : demux.N_422_i_0_o2Z0Z_7
T_7_8_wire_logic_cluster/lc_6/out
T_7_7_lc_trk_g1_6
T_7_7_wire_logic_cluster/lc_0/in_3

T_7_8_wire_logic_cluster/lc_6/out
T_6_9_lc_trk_g1_6
T_6_9_wire_logic_cluster/lc_0/in_3

T_7_8_wire_logic_cluster/lc_6/out
T_8_9_lc_trk_g2_6
T_8_9_wire_logic_cluster/lc_3/in_3

T_7_8_wire_logic_cluster/lc_6/out
T_6_7_lc_trk_g3_6
T_6_7_wire_logic_cluster/lc_0/in_3

End 

Net : demux.N_422_i_0_a3Z0Z_4
T_6_8_wire_logic_cluster/lc_6/out
T_7_8_lc_trk_g0_6
T_7_8_wire_logic_cluster/lc_6/in_0

End 

Net : ws2812.bit_counterZ0Z_5
T_11_5_wire_logic_cluster/lc_5/out
T_11_4_sp4_v_t_42
T_11_7_lc_trk_g1_2
T_11_7_wire_logic_cluster/lc_0/in_3

T_11_5_wire_logic_cluster/lc_5/out
T_11_4_sp4_v_t_42
T_11_7_lc_trk_g1_2
T_11_7_wire_logic_cluster/lc_2/in_3

T_11_5_wire_logic_cluster/lc_5/out
T_11_5_lc_trk_g3_5
T_11_5_wire_logic_cluster/lc_5/in_1

T_11_5_wire_logic_cluster/lc_5/out
T_12_1_sp4_v_t_46
T_11_3_lc_trk_g0_0
T_11_3_input_2_2
T_11_3_wire_logic_cluster/lc_2/in_2

End 

Net : sb_translator_1.cnt_RNISAVPZ0Z_12
T_1_4_wire_logic_cluster/lc_4/out
T_1_4_lc_trk_g2_4
T_1_4_input_2_4
T_1_4_wire_logic_cluster/lc_4/in_2

End 

Net : sb_translator_1.cnt_leds_RNIBOUEZ0Z_2
T_7_3_wire_logic_cluster/lc_1/out
T_8_3_lc_trk_g0_1
T_8_3_wire_logic_cluster/lc_2/in_1

End 

Net : sb_translator_1.cntZ0Z_11
T_2_7_wire_logic_cluster/lc_0/out
T_2_3_sp4_v_t_37
T_1_4_lc_trk_g2_5
T_1_4_wire_logic_cluster/lc_3/in_0

T_2_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_0
T_6_7_sp4_v_t_40
T_6_8_lc_trk_g2_0
T_6_8_wire_logic_cluster/lc_7/in_1

T_2_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_0
T_6_3_sp4_v_t_37
T_6_6_lc_trk_g0_5
T_6_6_wire_logic_cluster/lc_0/in_1

T_2_7_wire_logic_cluster/lc_0/out
T_1_6_lc_trk_g2_0
T_1_6_wire_logic_cluster/lc_5/in_1

T_2_7_wire_logic_cluster/lc_0/out
T_2_7_sp4_h_l_5
T_4_7_lc_trk_g2_0
T_4_7_wire_logic_cluster/lc_2/in_0

T_2_7_wire_logic_cluster/lc_0/out
T_2_7_sp4_h_l_5
T_4_7_lc_trk_g2_0
T_4_7_wire_logic_cluster/lc_6/in_0

End 

Net : sb_translator_1.cnt_RNIO5UPZ0Z_11
T_1_4_wire_logic_cluster/lc_3/out
T_1_4_lc_trk_g3_3
T_1_4_wire_logic_cluster/lc_3/in_1

End 

Net : sb_translator_1.cntZ0Z_12
T_2_7_wire_logic_cluster/lc_1/out
T_2_4_sp4_v_t_42
T_0_4_sp4_h_l_12
T_1_4_lc_trk_g3_4
T_1_4_wire_logic_cluster/lc_4/in_3

T_2_7_wire_logic_cluster/lc_1/out
T_1_6_lc_trk_g2_1
T_1_6_wire_logic_cluster/lc_6/in_1

T_2_7_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g3_1
T_2_7_input_2_4
T_2_7_wire_logic_cluster/lc_4/in_2

T_2_7_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g3_1
T_2_7_wire_logic_cluster/lc_3/in_1

T_2_7_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g3_1
T_2_7_wire_logic_cluster/lc_5/in_1

T_2_7_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g3_1
T_2_7_input_2_6
T_2_7_wire_logic_cluster/lc_6/in_2

End 

Net : sb_translator_1.cntZ0Z_13
T_2_6_wire_logic_cluster/lc_3/out
T_2_2_sp4_v_t_43
T_1_4_lc_trk_g0_6
T_1_4_wire_logic_cluster/lc_5/in_3

T_2_6_wire_logic_cluster/lc_3/out
T_1_6_lc_trk_g3_3
T_1_6_wire_logic_cluster/lc_7/in_1

End 

Net : sb_translator_1.cnt_RNI0G0QZ0Z_13
T_1_4_wire_logic_cluster/lc_5/out
T_0_4_sp4_h_l_2
T_1_4_lc_trk_g3_2
T_1_4_input_2_5
T_1_4_wire_logic_cluster/lc_5/in_2

End 

Net : demux.N_242
T_6_10_wire_logic_cluster/lc_1/out
T_6_11_lc_trk_g0_1
T_6_11_wire_logic_cluster/lc_1/in_0

T_6_10_wire_logic_cluster/lc_1/out
T_6_10_lc_trk_g3_1
T_6_10_wire_logic_cluster/lc_5/in_3

End 

Net : demux.N_424_i_0_a2Z0Z_8
T_6_11_wire_logic_cluster/lc_2/out
T_7_8_sp4_v_t_45
T_7_9_lc_trk_g2_5
T_7_9_wire_logic_cluster/lc_2/in_1

T_6_11_wire_logic_cluster/lc_2/out
T_7_7_sp4_v_t_40
T_8_7_sp4_h_l_10
T_8_7_lc_trk_g1_7
T_8_7_wire_logic_cluster/lc_7/in_3

T_6_11_wire_logic_cluster/lc_2/out
T_7_7_sp4_v_t_40
T_8_7_sp4_h_l_10
T_7_7_lc_trk_g1_2
T_7_7_wire_logic_cluster/lc_2/in_3

T_6_11_wire_logic_cluster/lc_2/out
T_6_11_sp4_h_l_9
T_8_11_lc_trk_g2_4
T_8_11_wire_logic_cluster/lc_3/in_3

T_6_11_wire_logic_cluster/lc_2/out
T_6_7_sp4_v_t_41
T_6_8_lc_trk_g2_1
T_6_8_wire_logic_cluster/lc_6/in_3

T_6_11_wire_logic_cluster/lc_2/out
T_6_11_sp4_h_l_9
T_8_11_lc_trk_g2_4
T_8_11_wire_logic_cluster/lc_6/in_0

T_6_11_wire_logic_cluster/lc_2/out
T_6_11_sp4_h_l_9
T_9_7_sp4_v_t_44
T_9_8_lc_trk_g3_4
T_9_8_wire_logic_cluster/lc_2/in_3

T_6_11_wire_logic_cluster/lc_2/out
T_6_11_sp4_h_l_9
T_9_7_sp4_v_t_44
T_8_10_lc_trk_g3_4
T_8_10_wire_logic_cluster/lc_6/in_1

End 

Net : demux_data_in_77
T_3_13_wire_bram/ram/RDATA_10
T_2_13_sp4_h_l_2
T_5_9_sp4_v_t_39
T_4_10_lc_trk_g2_7
T_4_10_wire_logic_cluster/lc_3/in_0

End 

Net : demux.N_916_cascade_
T_6_11_wire_logic_cluster/lc_1/ltout
T_6_11_wire_logic_cluster/lc_2/in_2

End 

Net : demux.N_422_i_0_o2Z0Z_6_cascade_
T_5_9_wire_logic_cluster/lc_0/ltout
T_5_9_wire_logic_cluster/lc_1/in_2

End 

Net : demux_data_in_22
T_10_13_wire_bram/ram/RDATA_12
T_10_12_sp4_v_t_38
T_10_8_sp4_v_t_38
T_7_8_sp4_h_l_3
T_8_8_lc_trk_g2_3
T_8_8_wire_logic_cluster/lc_0/in_1

End 

Net : demux.N_884_cascade_
T_8_8_wire_logic_cluster/lc_0/ltout
T_8_8_wire_logic_cluster/lc_1/in_2

End 

Net : ws2812.bit_counter_0_RNIKD643Z0Z_1
T_11_3_wire_logic_cluster/lc_0/out
T_11_1_sp4_v_t_45
T_11_5_lc_trk_g1_0
T_11_5_input_2_3
T_11_5_wire_logic_cluster/lc_3/in_2

End 

Net : sb_translator_1.cnt19_cry_26
T_1_6_wire_logic_cluster/lc_0/cout
T_1_6_wire_logic_cluster/lc_1/in_3

Net : sb_translator_1.cnt_RNO_0Z0Z_7
T_1_6_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g2_1
T_2_5_wire_logic_cluster/lc_6/in_3

End 

Net : sb_translator_1.cnt_leds_RNI50UTZ0Z_5
T_7_2_wire_logic_cluster/lc_0/out
T_8_3_lc_trk_g2_0
T_8_3_input_2_4
T_8_3_wire_logic_cluster/lc_4/in_2

End 

Net : ws2812.rgb_data_pmux_3_i_m2_ns_1_cascade_
T_12_7_wire_logic_cluster/lc_4/ltout
T_12_7_wire_logic_cluster/lc_5/in_2

End 

Net : rgb_data_out_16
T_9_7_wire_logic_cluster/lc_7/out
T_7_7_sp12_h_l_1
T_12_7_lc_trk_g1_5
T_12_7_input_2_4
T_12_7_wire_logic_cluster/lc_4/in_2

End 

Net : ws2812.N_127
T_12_7_wire_logic_cluster/lc_5/out
T_12_7_lc_trk_g0_5
T_12_7_wire_logic_cluster/lc_2/in_3

End 

Net : sb_translator_1.state56_17
T_8_5_wire_logic_cluster/lc_0/out
T_9_2_sp4_v_t_41
T_9_3_lc_trk_g3_1
T_9_3_wire_logic_cluster/lc_1/in_3

End 

Net : bfn_8_5_0_
T_8_5_wire_logic_cluster/carry_in_mux/cout
T_8_5_wire_logic_cluster/lc_0/in_3

End 

Net : sb_translator_1.cnt_leds_RNIERUEZ0Z_3
T_7_3_wire_logic_cluster/lc_3/out
T_8_3_lc_trk_g1_3
T_8_3_wire_logic_cluster/lc_3/in_1

End 

Net : sb_translator_1.state56_a_5_cry_12
T_8_4_wire_logic_cluster/lc_5/cout
T_8_4_wire_logic_cluster/lc_6/in_3

Net : sb_translator_1.state56_a_5_15
T_8_4_wire_logic_cluster/lc_6/out
T_9_4_lc_trk_g1_6
T_9_4_wire_logic_cluster/lc_2/in_3

End 

Net : sb_translator_1.num_ledsZ0Z_14
T_5_3_wire_logic_cluster/lc_3/out
T_4_4_lc_trk_g0_3
T_4_4_input_2_5
T_4_4_wire_logic_cluster/lc_5/in_2

T_5_3_wire_logic_cluster/lc_3/out
T_4_4_lc_trk_g0_3
T_4_4_wire_logic_cluster/lc_6/in_1

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_6_6_sp4_h_l_9
T_8_6_lc_trk_g3_4
T_8_6_wire_logic_cluster/lc_3/in_0

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_6_6_sp4_h_l_9
T_8_6_lc_trk_g3_4
T_8_6_wire_logic_cluster/lc_7/in_0

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_6_6_sp4_h_l_9
T_8_6_lc_trk_g3_4
T_8_6_wire_logic_cluster/lc_4/in_3

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_6_6_sp4_h_l_9
T_8_6_lc_trk_g3_4
T_8_6_wire_logic_cluster/lc_5/in_0

End 

Net : demux_data_in_72
T_3_14_wire_bram/ram/RDATA_0
T_3_9_sp12_v_t_22
T_4_9_sp12_h_l_1
T_5_9_lc_trk_g1_5
T_5_9_wire_logic_cluster/lc_5/in_3

End 

Net : demux_data_in_74
T_3_14_wire_bram/ram/RDATA_4
T_4_13_sp4_v_t_39
T_4_9_sp4_v_t_40
T_5_9_sp4_h_l_5
T_5_9_lc_trk_g0_0
T_5_9_wire_logic_cluster/lc_0/in_0

End 

Net : ws2812.state_ns_0_i_o2_8_0
T_12_4_wire_logic_cluster/lc_0/out
T_11_4_lc_trk_g3_0
T_11_4_wire_logic_cluster/lc_4/in_1

T_12_4_wire_logic_cluster/lc_0/out
T_11_4_lc_trk_g3_0
T_11_4_wire_logic_cluster/lc_6/in_1

End 

Net : demux_data_in_80
T_10_4_wire_bram/ram/RDATA_0
T_10_1_sp4_v_t_38
T_7_5_sp4_h_l_3
T_6_5_sp4_v_t_38
T_5_9_lc_trk_g1_3
T_5_9_wire_logic_cluster/lc_5/in_1

End 

Net : ws2812.bit_counter_11
T_11_6_wire_logic_cluster/lc_3/out
T_12_3_sp4_v_t_47
T_12_4_lc_trk_g3_7
T_12_4_input_2_0
T_12_4_wire_logic_cluster/lc_0/in_2

T_11_6_wire_logic_cluster/lc_3/out
T_12_3_sp4_v_t_47
T_12_4_lc_trk_g3_7
T_12_4_wire_logic_cluster/lc_5/in_3

T_11_6_wire_logic_cluster/lc_3/out
T_9_6_sp4_h_l_3
T_9_6_lc_trk_g1_6
T_9_6_input_2_1
T_9_6_wire_logic_cluster/lc_1/in_2

End 

Net : ws2812.bit_counter_8
T_11_6_wire_logic_cluster/lc_0/out
T_11_7_lc_trk_g1_0
T_11_7_wire_logic_cluster/lc_0/in_1

T_11_6_wire_logic_cluster/lc_0/out
T_11_7_lc_trk_g1_0
T_11_7_wire_logic_cluster/lc_3/in_0

T_11_6_wire_logic_cluster/lc_0/out
T_11_6_lc_trk_g1_0
T_11_6_wire_logic_cluster/lc_0/in_1

T_11_6_wire_logic_cluster/lc_0/out
T_8_6_sp12_h_l_0
T_9_6_lc_trk_g1_4
T_9_6_wire_logic_cluster/lc_4/in_1

End 

Net : sb_translator_1.cntZ0Z_14
T_2_6_wire_logic_cluster/lc_4/out
T_2_2_sp4_v_t_45
T_1_4_lc_trk_g2_0
T_1_4_wire_logic_cluster/lc_6/in_0

T_2_6_wire_logic_cluster/lc_4/out
T_1_7_lc_trk_g1_4
T_1_7_wire_logic_cluster/lc_0/in_1

End 

Net : sb_translator_1.cnt_RNI4L1QZ0Z_14
T_1_4_wire_logic_cluster/lc_6/out
T_1_4_sp4_h_l_1
T_1_4_lc_trk_g0_4
T_1_4_input_2_6
T_1_4_wire_logic_cluster/lc_6/in_2

End 

Net : sb_translator_1.state56_a_5_44
T_7_3_wire_logic_cluster/lc_6/out
T_8_3_lc_trk_g1_6
T_8_3_input_2_1
T_8_3_wire_logic_cluster/lc_1/in_2

End 

Net : sb_translator_1.cnt_ledsZ0Z_2
T_7_4_wire_logic_cluster/lc_2/out
T_7_3_lc_trk_g1_2
T_7_3_wire_logic_cluster/lc_7/in_0

T_7_4_wire_logic_cluster/lc_2/out
T_7_3_lc_trk_g1_2
T_7_3_wire_logic_cluster/lc_1/in_0

T_7_4_wire_logic_cluster/lc_2/out
T_7_4_lc_trk_g1_2
T_7_4_wire_logic_cluster/lc_2/in_1

T_7_4_wire_logic_cluster/lc_2/out
T_6_5_lc_trk_g0_2
T_6_5_wire_logic_cluster/lc_2/in_0

End 

Net : sb_translator_1.cnt_leds_RNIPJTTZ0Z_3
T_7_3_wire_logic_cluster/lc_2/out
T_8_3_lc_trk_g0_2
T_8_3_input_2_2
T_8_3_wire_logic_cluster/lc_2/in_2

End 

Net : sb_translator_1.cnt_RNI6O3VZ0Z_10
T_1_4_wire_logic_cluster/lc_2/out
T_1_4_lc_trk_g0_2
T_1_4_input_2_2
T_1_4_wire_logic_cluster/lc_2/in_2

End 

Net : sb_translator_1.cntZ0Z_10
T_2_5_wire_logic_cluster/lc_0/out
T_1_4_lc_trk_g3_0
T_1_4_wire_logic_cluster/lc_2/in_3

T_2_5_wire_logic_cluster/lc_0/out
T_2_3_sp4_v_t_45
T_3_7_sp4_h_l_8
T_6_7_sp4_v_t_36
T_6_8_lc_trk_g2_4
T_6_8_wire_logic_cluster/lc_7/in_3

T_2_5_wire_logic_cluster/lc_0/out
T_2_3_sp4_v_t_45
T_3_7_sp4_h_l_8
T_6_3_sp4_v_t_39
T_6_6_lc_trk_g0_7
T_6_6_wire_logic_cluster/lc_0/in_3

T_2_5_wire_logic_cluster/lc_0/out
T_1_6_lc_trk_g1_0
T_1_6_wire_logic_cluster/lc_4/in_1

T_2_5_wire_logic_cluster/lc_0/out
T_2_3_sp4_v_t_45
T_3_7_sp4_h_l_8
T_4_7_lc_trk_g3_0
T_4_7_wire_logic_cluster/lc_2/in_3

T_2_5_wire_logic_cluster/lc_0/out
T_2_3_sp4_v_t_45
T_3_7_sp4_h_l_8
T_4_7_lc_trk_g3_0
T_4_7_wire_logic_cluster/lc_6/in_3

End 

Net : sb_translator_1.cnt_leds_RNIK1VEZ0Z_5
T_7_2_wire_logic_cluster/lc_1/out
T_8_3_lc_trk_g3_1
T_8_3_wire_logic_cluster/lc_5/in_1

End 

Net : sb_translator_1.state56_a_5_cry_7
T_8_4_wire_logic_cluster/lc_0/cout
T_8_4_wire_logic_cluster/lc_1/in_3

Net : sb_translator_1.state56_a_5_10
T_8_4_wire_logic_cluster/lc_1/out
T_9_4_lc_trk_g1_1
T_9_4_wire_logic_cluster/lc_1/in_1

End 

Net : ws2812.bit_counter_0_RNILE643Z0Z_2
T_11_3_wire_logic_cluster/lc_1/out
T_11_1_sp4_v_t_47
T_11_5_lc_trk_g0_2
T_11_5_input_2_4
T_11_5_wire_logic_cluster/lc_4/in_2

End 

Net : bfn_1_6_0_
T_1_6_wire_logic_cluster/carry_in_mux/cout
T_1_6_wire_logic_cluster/lc_0/in_3

Net : sb_translator_1.cnt_RNO_0Z0Z_6
T_1_6_wire_logic_cluster/lc_0/out
T_2_5_lc_trk_g2_0
T_2_5_wire_logic_cluster/lc_5/in_3

End 

Net : demux_data_in_82
T_10_4_wire_bram/ram/RDATA_4
T_10_3_sp4_v_t_38
T_7_7_sp4_h_l_3
T_6_7_sp4_v_t_44
T_5_9_lc_trk_g0_2
T_5_9_input_2_0
T_5_9_wire_logic_cluster/lc_0/in_2

End 

Net : sb_translator_1.cnt_leds_RNIHUUEZ0Z_4
T_7_3_wire_logic_cluster/lc_5/out
T_8_3_lc_trk_g0_5
T_8_3_wire_logic_cluster/lc_4/in_1

T_7_3_wire_logic_cluster/lc_5/out
T_7_2_lc_trk_g0_5
T_7_2_wire_logic_cluster/lc_0/in_3

End 

Net : demux.N_424_i_0_a2Z0Z_11
T_6_10_wire_logic_cluster/lc_7/out
T_6_8_sp4_v_t_43
T_7_8_sp4_h_l_11
T_7_8_lc_trk_g1_6
T_7_8_wire_logic_cluster/lc_2/in_1

T_6_10_wire_logic_cluster/lc_7/out
T_6_7_sp4_v_t_38
T_7_11_sp4_h_l_9
T_8_11_lc_trk_g3_1
T_8_11_wire_logic_cluster/lc_1/in_3

T_6_10_wire_logic_cluster/lc_7/out
T_6_8_sp4_v_t_43
T_7_8_sp4_h_l_11
T_9_8_lc_trk_g3_6
T_9_8_wire_logic_cluster/lc_0/in_1

T_6_10_wire_logic_cluster/lc_7/out
T_6_7_sp4_v_t_38
T_7_7_sp4_h_l_8
T_7_7_lc_trk_g1_5
T_7_7_wire_logic_cluster/lc_3/in_1

T_6_10_wire_logic_cluster/lc_7/out
T_6_8_sp4_v_t_43
T_7_8_sp4_h_l_11
T_9_8_lc_trk_g3_6
T_9_8_wire_logic_cluster/lc_5/in_0

T_6_10_wire_logic_cluster/lc_7/out
T_6_7_sp4_v_t_38
T_7_11_sp4_h_l_9
T_8_11_lc_trk_g3_1
T_8_11_wire_logic_cluster/lc_5/in_1

T_6_10_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g3_7
T_7_9_wire_logic_cluster/lc_1/in_1

T_6_10_wire_logic_cluster/lc_7/out
T_6_8_sp4_v_t_43
T_7_8_sp4_h_l_11
T_7_8_lc_trk_g1_6
T_7_8_wire_logic_cluster/lc_5/in_0

End 

Net : sb_translator_1.cntZ0Z_15
T_2_6_wire_logic_cluster/lc_5/out
T_2_2_sp4_v_t_47
T_1_4_lc_trk_g2_2
T_1_4_wire_logic_cluster/lc_7/in_3

T_2_6_wire_logic_cluster/lc_5/out
T_1_7_lc_trk_g1_5
T_1_7_wire_logic_cluster/lc_1/in_1

End 

Net : sb_translator_1.cnt_RNI8Q2QZ0Z_15
T_1_4_wire_logic_cluster/lc_7/out
T_0_4_sp4_h_l_6
T_1_4_lc_trk_g3_6
T_1_4_input_2_7
T_1_4_wire_logic_cluster/lc_7/in_2

End 

Net : demux_data_in_89
T_10_6_wire_bram/ram/RDATA_2
T_8_6_sp4_h_l_7
T_7_6_sp4_v_t_36
T_7_9_lc_trk_g1_4
T_7_9_wire_logic_cluster/lc_1/in_0

End 

Net : sb_translator_1.cnt_ledsZ0Z_5
T_7_4_wire_logic_cluster/lc_5/out
T_8_0_span4_vert_46
T_7_2_lc_trk_g2_3
T_7_2_wire_logic_cluster/lc_0/in_1

T_7_4_wire_logic_cluster/lc_5/out
T_8_0_span4_vert_46
T_7_2_lc_trk_g2_3
T_7_2_input_2_1
T_7_2_wire_logic_cluster/lc_1/in_2

T_7_4_wire_logic_cluster/lc_5/out
T_7_4_lc_trk_g1_5
T_7_4_wire_logic_cluster/lc_5/in_1

T_7_4_wire_logic_cluster/lc_5/out
T_6_5_lc_trk_g1_5
T_6_5_wire_logic_cluster/lc_5/in_3

End 

Net : sb_translator_1.cnt_leds_RNIVPTTZ0Z_4
T_7_3_wire_logic_cluster/lc_4/out
T_8_3_lc_trk_g1_4
T_8_3_input_2_3
T_8_3_wire_logic_cluster/lc_3/in_2

End 

Net : sb_translator_1.cnt_ledsZ0Z_3
T_7_4_wire_logic_cluster/lc_3/out
T_7_3_lc_trk_g0_3
T_7_3_wire_logic_cluster/lc_2/in_1

T_7_4_wire_logic_cluster/lc_3/out
T_7_3_lc_trk_g0_3
T_7_3_input_2_3
T_7_3_wire_logic_cluster/lc_3/in_2

T_7_4_wire_logic_cluster/lc_3/out
T_7_4_lc_trk_g1_3
T_7_4_wire_logic_cluster/lc_3/in_1

T_7_4_wire_logic_cluster/lc_3/out
T_6_5_lc_trk_g1_3
T_6_5_wire_logic_cluster/lc_3/in_3

End 

Net : demux.N_418_i_0_o2Z0Z_1_cascade_
T_9_8_wire_logic_cluster/lc_1/ltout
T_9_8_wire_logic_cluster/lc_2/in_2

End 

Net : demux.N_418_i_0_o2Z0Z_0_cascade_
T_9_8_wire_logic_cluster/lc_0/ltout
T_9_8_wire_logic_cluster/lc_1/in_2

End 

Net : ws2812.state_ns_0_i_o2_6_0
T_11_4_wire_logic_cluster/lc_3/out
T_11_4_lc_trk_g1_3
T_11_4_wire_logic_cluster/lc_6/in_0

End 

Net : ws2812.bit_counterZ0Z_3
T_9_5_wire_logic_cluster/lc_2/out
T_9_4_sp4_v_t_36
T_10_4_sp4_h_l_1
T_11_4_lc_trk_g2_1
T_11_4_wire_logic_cluster/lc_3/in_0

T_9_5_wire_logic_cluster/lc_2/out
T_9_4_sp4_v_t_36
T_10_4_sp4_h_l_1
T_11_4_lc_trk_g2_1
T_11_4_wire_logic_cluster/lc_2/in_3

T_9_5_wire_logic_cluster/lc_2/out
T_9_5_sp4_h_l_9
T_11_5_lc_trk_g2_4
T_11_5_wire_logic_cluster/lc_3/in_1

T_9_5_wire_logic_cluster/lc_2/out
T_9_5_sp4_h_l_9
T_12_1_sp4_v_t_44
T_11_3_lc_trk_g0_2
T_11_3_input_2_0
T_11_3_wire_logic_cluster/lc_0/in_2

End 

Net : ws2812.un1_rgb_counter_cry_0_c_RNOZ0
T_13_8_wire_logic_cluster/lc_6/out
T_12_8_lc_trk_g2_6
T_12_8_input_2_0
T_12_8_wire_logic_cluster/lc_0/in_2

End 

Net : ws2812.N_106
T_11_4_wire_logic_cluster/lc_6/out
T_10_4_sp4_h_l_4
T_13_4_sp4_v_t_41
T_13_8_lc_trk_g1_4
T_13_8_wire_logic_cluster/lc_6/in_1

T_11_4_wire_logic_cluster/lc_6/out
T_10_4_sp4_h_l_4
T_13_4_sp4_v_t_41
T_13_8_lc_trk_g1_4
T_13_8_wire_logic_cluster/lc_4/in_3

T_11_4_wire_logic_cluster/lc_6/out
T_10_4_sp4_h_l_4
T_13_4_sp4_v_t_41
T_13_8_lc_trk_g1_4
T_13_8_wire_logic_cluster/lc_3/in_0

T_11_4_wire_logic_cluster/lc_6/out
T_10_4_sp4_h_l_4
T_13_4_sp4_v_t_41
T_13_8_lc_trk_g1_4
T_13_8_wire_logic_cluster/lc_5/in_0

T_11_4_wire_logic_cluster/lc_6/out
T_10_4_sp4_h_l_4
T_13_4_sp4_v_t_41
T_13_8_lc_trk_g1_4
T_13_8_wire_logic_cluster/lc_7/in_0

T_11_4_wire_logic_cluster/lc_6/out
T_10_4_sp4_h_l_4
T_9_4_sp4_v_t_41
T_9_5_lc_trk_g2_1
T_9_5_wire_logic_cluster/lc_1/in_0

T_11_4_wire_logic_cluster/lc_6/out
T_11_0_span12_vert_19
T_11_5_lc_trk_g2_3
T_11_5_wire_logic_cluster/lc_5/in_0

T_11_4_wire_logic_cluster/lc_6/out
T_10_4_sp4_h_l_4
T_9_4_sp4_v_t_41
T_9_5_lc_trk_g2_1
T_9_5_wire_logic_cluster/lc_2/in_1

T_11_4_wire_logic_cluster/lc_6/out
T_10_4_sp4_h_l_4
T_9_4_sp4_v_t_41
T_9_5_lc_trk_g2_1
T_9_5_wire_logic_cluster/lc_0/in_1

T_11_4_wire_logic_cluster/lc_6/out
T_10_4_sp4_h_l_4
T_13_4_sp4_v_t_41
T_12_8_lc_trk_g1_4
T_12_8_wire_logic_cluster/lc_4/in_1

T_11_4_wire_logic_cluster/lc_6/out
T_11_0_span12_vert_19
T_11_6_lc_trk_g3_0
T_11_6_input_2_3
T_11_6_wire_logic_cluster/lc_3/in_2

T_11_4_wire_logic_cluster/lc_6/out
T_11_5_lc_trk_g0_6
T_11_5_wire_logic_cluster/lc_4/in_0

T_11_4_wire_logic_cluster/lc_6/out
T_12_4_lc_trk_g0_6
T_12_4_wire_logic_cluster/lc_6/in_0

T_11_4_wire_logic_cluster/lc_6/out
T_12_4_lc_trk_g0_6
T_12_4_wire_logic_cluster/lc_7/in_3

End 

Net : ws2812.rgb_counter_RNO_0Z0Z_3
T_12_8_wire_logic_cluster/lc_3/out
T_13_5_sp4_v_t_47
T_10_5_sp4_h_l_10
T_9_5_lc_trk_g1_2
T_9_5_wire_logic_cluster/lc_0/in_3

End 

Net : ws2812.un1_rgb_counter_cry_2
T_12_8_wire_logic_cluster/lc_2/cout
T_12_8_wire_logic_cluster/lc_3/in_3

Net : demux.N_424_i_0_a2Z0Z_34_cascade_
T_6_10_wire_logic_cluster/lc_2/ltout
T_6_10_wire_logic_cluster/lc_3/in_2

End 

Net : demux.N_424_i_0_a2Z0Z_4
T_6_10_wire_logic_cluster/lc_3/out
T_6_7_sp4_v_t_46
T_7_7_sp4_h_l_4
T_8_7_lc_trk_g2_4
T_8_7_wire_logic_cluster/lc_6/in_0

T_6_10_wire_logic_cluster/lc_3/out
T_7_9_lc_trk_g2_3
T_7_9_wire_logic_cluster/lc_5/in_0

T_6_10_wire_logic_cluster/lc_3/out
T_7_7_sp4_v_t_47
T_7_8_lc_trk_g2_7
T_7_8_wire_logic_cluster/lc_1/in_0

T_6_10_wire_logic_cluster/lc_3/out
T_6_7_sp4_v_t_46
T_7_11_sp4_h_l_11
T_8_11_lc_trk_g3_3
T_8_11_wire_logic_cluster/lc_0/in_0

T_6_10_wire_logic_cluster/lc_3/out
T_6_7_sp4_v_t_46
T_7_11_sp4_h_l_11
T_10_7_sp4_v_t_40
T_9_8_lc_trk_g3_0
T_9_8_wire_logic_cluster/lc_4/in_1

T_6_10_wire_logic_cluster/lc_3/out
T_6_7_sp4_v_t_46
T_7_11_sp4_h_l_11
T_8_11_lc_trk_g3_3
T_8_11_wire_logic_cluster/lc_4/in_0

T_6_10_wire_logic_cluster/lc_3/out
T_6_7_sp4_v_t_46
T_7_11_sp4_h_l_11
T_10_7_sp4_v_t_40
T_9_8_lc_trk_g3_0
T_9_8_wire_logic_cluster/lc_1/in_0

T_6_10_wire_logic_cluster/lc_3/out
T_7_7_sp4_v_t_47
T_7_8_lc_trk_g2_7
T_7_8_wire_logic_cluster/lc_4/in_3

End 

Net : demux.N_424_i_0_a2Z0Z_6
T_5_11_wire_logic_cluster/lc_5/out
T_6_9_sp4_v_t_38
T_3_9_sp4_h_l_3
T_4_9_lc_trk_g2_3
T_4_9_wire_logic_cluster/lc_1/in_0

T_5_11_wire_logic_cluster/lc_5/out
T_6_9_sp4_v_t_38
T_3_9_sp4_h_l_3
T_4_9_lc_trk_g2_3
T_4_9_wire_logic_cluster/lc_4/in_1

T_5_11_wire_logic_cluster/lc_5/out
T_5_4_sp12_v_t_22
T_5_9_lc_trk_g2_6
T_5_9_wire_logic_cluster/lc_3/in_1

T_5_11_wire_logic_cluster/lc_5/out
T_4_10_lc_trk_g3_5
T_4_10_wire_logic_cluster/lc_7/in_1

T_5_11_wire_logic_cluster/lc_5/out
T_5_4_sp12_v_t_22
T_5_9_lc_trk_g2_6
T_5_9_wire_logic_cluster/lc_6/in_0

T_5_11_wire_logic_cluster/lc_5/out
T_5_4_sp12_v_t_22
T_5_9_lc_trk_g2_6
T_5_9_wire_logic_cluster/lc_1/in_1

T_5_11_wire_logic_cluster/lc_5/out
T_4_10_lc_trk_g3_5
T_4_10_wire_logic_cluster/lc_4/in_0

T_5_11_wire_logic_cluster/lc_5/out
T_4_10_lc_trk_g3_5
T_4_10_wire_logic_cluster/lc_1/in_1

End 

Net : sb_translator_1.N_712_cascade_
T_9_3_wire_logic_cluster/lc_2/ltout
T_9_3_wire_logic_cluster/lc_3/in_2

End 

Net : ws2812.bit_counterZ0Z_1
T_11_5_wire_logic_cluster/lc_1/out
T_12_4_lc_trk_g3_1
T_12_4_wire_logic_cluster/lc_0/in_0

T_11_5_wire_logic_cluster/lc_1/out
T_12_4_lc_trk_g3_1
T_12_4_wire_logic_cluster/lc_1/in_3

T_11_5_wire_logic_cluster/lc_1/out
T_11_5_lc_trk_g3_1
T_11_5_wire_logic_cluster/lc_1/in_1

T_11_5_wire_logic_cluster/lc_1/out
T_11_2_sp12_v_t_22
T_11_3_lc_trk_g2_6
T_11_3_input_2_6
T_11_3_wire_logic_cluster/lc_6/in_2

End 

Net : demux_data_in_79
T_3_13_wire_bram/ram/RDATA_14
T_3_10_sp4_v_t_42
T_4_10_sp4_h_l_0
T_4_10_lc_trk_g0_5
T_4_10_wire_logic_cluster/lc_0/in_3

End 

Net : rgb_data_out_0
T_9_7_wire_logic_cluster/lc_0/out
T_10_7_sp4_h_l_0
T_12_7_lc_trk_g2_5
T_12_7_wire_logic_cluster/lc_4/in_3

End 

Net : sb_translator_1.cnt_leds_RNINIUTZ0Z_8
T_7_2_wire_logic_cluster/lc_6/out
T_8_3_lc_trk_g2_6
T_8_3_wire_logic_cluster/lc_7/in_1

End 

Net : demux.N_424_i_0_a2Z0Z_5_cascade_
T_7_9_wire_logic_cluster/lc_4/ltout
T_7_9_wire_logic_cluster/lc_5/in_2

End 

Net : demux.N_420_i_0_aZ0Z3
T_9_9_wire_logic_cluster/lc_7/out
T_9_6_sp4_v_t_38
T_10_10_sp4_h_l_9
T_9_10_sp4_v_t_44
T_9_11_lc_trk_g3_4
T_9_11_input_2_5
T_9_11_wire_logic_cluster/lc_5/in_2

T_9_9_wire_logic_cluster/lc_7/out
T_9_9_sp4_h_l_3
T_12_9_sp4_v_t_45
T_11_11_lc_trk_g0_3
T_11_11_input_2_3
T_11_11_wire_logic_cluster/lc_3/in_2

T_9_9_wire_logic_cluster/lc_7/out
T_9_9_sp4_h_l_3
T_8_5_sp4_v_t_45
T_8_9_lc_trk_g0_0
T_8_9_input_2_2
T_8_9_wire_logic_cluster/lc_2/in_2

T_9_9_wire_logic_cluster/lc_7/out
T_9_6_sp4_v_t_38
T_10_10_sp4_h_l_9
T_11_10_lc_trk_g3_1
T_11_10_input_2_6
T_11_10_wire_logic_cluster/lc_6/in_2

End 

Net : demux_data_in_4
T_10_1_wire_bram/ram/RDATA_8
T_10_1_sp4_h_l_3
T_9_1_sp4_v_t_44
T_9_5_sp4_v_t_37
T_9_9_lc_trk_g0_0
T_9_9_wire_logic_cluster/lc_7/in_1

End 

Net : ws2812.bit_counter_10
T_12_4_wire_logic_cluster/lc_6/out
T_12_4_lc_trk_g3_6
T_12_4_wire_logic_cluster/lc_0/in_1

T_12_4_wire_logic_cluster/lc_6/out
T_12_3_sp4_v_t_44
T_12_6_lc_trk_g0_4
T_12_6_wire_logic_cluster/lc_5/in_3

T_12_4_wire_logic_cluster/lc_6/out
T_12_3_sp4_v_t_44
T_11_6_lc_trk_g3_4
T_11_6_wire_logic_cluster/lc_2/in_1

T_12_4_wire_logic_cluster/lc_6/out
T_10_4_sp4_h_l_9
T_9_4_sp4_v_t_44
T_9_6_lc_trk_g2_1
T_9_6_wire_logic_cluster/lc_0/in_1

End 

Net : sb_translator_1.cnt_leds_RNIB6UTZ0Z_6
T_7_2_wire_logic_cluster/lc_2/out
T_8_3_lc_trk_g3_2
T_8_3_input_2_5
T_8_3_wire_logic_cluster/lc_5/in_2

End 

Net : sb_translator_1.cnt_ledsZ0Z_6
T_7_4_wire_logic_cluster/lc_6/out
T_7_1_sp4_v_t_36
T_7_2_lc_trk_g3_4
T_7_2_wire_logic_cluster/lc_2/in_1

T_7_4_wire_logic_cluster/lc_6/out
T_7_1_sp4_v_t_36
T_7_2_lc_trk_g3_4
T_7_2_wire_logic_cluster/lc_3/in_0

T_7_4_wire_logic_cluster/lc_6/out
T_7_4_lc_trk_g1_6
T_7_4_wire_logic_cluster/lc_6/in_1

T_7_4_wire_logic_cluster/lc_6/out
T_6_5_lc_trk_g1_6
T_6_5_wire_logic_cluster/lc_6/in_3

End 

Net : demux_data_in_109
T_10_9_wire_bram/ram/RDATA_10
T_10_7_sp4_v_t_39
T_7_11_sp4_h_l_7
T_8_11_lc_trk_g2_7
T_8_11_wire_logic_cluster/lc_4/in_1

End 

Net : demux_data_in_23
T_10_13_wire_bram/ram/RDATA_14
T_9_12_lc_trk_g3_1
T_9_12_wire_logic_cluster/lc_3/in_3

End 

Net : sb_translator_1.state_RNIOCIR9Z0Z_5
T_1_5_wire_logic_cluster/lc_1/out
T_2_5_sp4_h_l_2
T_6_5_sp4_h_l_10
T_9_1_sp4_v_t_47
T_9_3_lc_trk_g2_2
T_9_3_wire_logic_cluster/lc_5/in_1

T_1_5_wire_logic_cluster/lc_1/out
T_2_5_sp4_h_l_2
T_6_5_sp4_h_l_10
T_9_1_sp4_v_t_47
T_9_4_lc_trk_g0_7
T_9_4_wire_logic_cluster/lc_0/in_3

End 

Net : sb_translator_1.cnt19_cry_16
T_1_5_wire_logic_cluster/lc_0/cout
T_1_5_wire_logic_cluster/lc_1/in_3

Net : demux_data_in_100
T_10_7_wire_bram/ram/RDATA_8
T_10_6_sp4_v_t_46
T_10_10_sp4_v_t_39
T_9_12_lc_trk_g0_2
T_9_12_wire_logic_cluster/lc_6/in_0

End 

Net : sb_translator_1.cnt_ledsZ0Z_4
T_7_4_wire_logic_cluster/lc_4/out
T_7_3_lc_trk_g1_4
T_7_3_wire_logic_cluster/lc_4/in_1

T_7_4_wire_logic_cluster/lc_4/out
T_7_3_lc_trk_g1_4
T_7_3_input_2_5
T_7_3_wire_logic_cluster/lc_5/in_2

T_7_4_wire_logic_cluster/lc_4/out
T_7_4_lc_trk_g3_4
T_7_4_wire_logic_cluster/lc_4/in_1

T_7_4_wire_logic_cluster/lc_4/out
T_6_5_lc_trk_g1_4
T_6_5_wire_logic_cluster/lc_4/in_3

End 

Net : demux.N_420_i_0_o2Z0Z_4_cascade_
T_9_12_wire_logic_cluster/lc_6/ltout
T_9_12_wire_logic_cluster/lc_7/in_2

End 

Net : sb_translator_1.cnt_leds_RNIQ7VEZ0Z_7
T_7_2_wire_logic_cluster/lc_5/out
T_8_3_lc_trk_g2_5
T_8_3_input_2_7
T_8_3_wire_logic_cluster/lc_7/in_2

End 

Net : sb_translator_1.state56_a_5_7
T_8_3_wire_logic_cluster/lc_6/out
T_9_3_lc_trk_g1_6
T_9_3_wire_logic_cluster/lc_4/in_1

End 

Net : sb_translator_1.state56_a_5_cry_4
T_8_3_wire_logic_cluster/lc_5/cout
T_8_3_wire_logic_cluster/lc_6/in_3

Net : sb_translator_1.cnt_leds_RNIHCUTZ0Z_7
T_7_2_wire_logic_cluster/lc_4/out
T_8_3_lc_trk_g3_4
T_8_3_wire_logic_cluster/lc_6/in_1

End 

Net : ws2812.rgb_counter_RNI19OD3Z0Z_1
T_13_8_wire_logic_cluster/lc_4/out
T_12_8_lc_trk_g3_4
T_12_8_input_2_1
T_12_8_wire_logic_cluster/lc_1/in_2

End 

Net : sb_translator_1.num_leds_RNITOUTZ0Z_8
T_5_4_wire_logic_cluster/lc_0/out
T_6_4_sp4_h_l_0
T_8_4_lc_trk_g2_5
T_8_4_wire_logic_cluster/lc_0/in_1

End 

Net : sb_translator_1.cnt_ledsZ0Z_9
T_7_5_wire_logic_cluster/lc_1/out
T_7_5_sp4_h_l_7
T_6_1_sp4_v_t_37
T_5_4_lc_trk_g2_5
T_5_4_wire_logic_cluster/lc_0/in_1

T_7_5_wire_logic_cluster/lc_1/out
T_7_5_sp4_h_l_7
T_6_1_sp4_v_t_37
T_5_4_lc_trk_g2_5
T_5_4_input_2_1
T_5_4_wire_logic_cluster/lc_1/in_2

T_7_5_wire_logic_cluster/lc_1/out
T_8_2_sp4_v_t_43
T_8_6_sp4_v_t_44
T_8_9_lc_trk_g0_4
T_8_9_wire_logic_cluster/lc_5/in_3

T_7_5_wire_logic_cluster/lc_1/out
T_7_5_sp4_h_l_7
T_6_5_sp4_v_t_42
T_5_8_lc_trk_g3_2
T_5_8_wire_logic_cluster/lc_6/in_3

T_7_5_wire_logic_cluster/lc_1/out
T_7_5_sp4_h_l_7
T_6_5_sp4_v_t_42
T_5_8_lc_trk_g3_2
T_5_8_wire_logic_cluster/lc_3/in_0

T_7_5_wire_logic_cluster/lc_1/out
T_7_5_sp4_h_l_7
T_6_5_sp4_v_t_42
T_5_8_lc_trk_g3_2
T_5_8_wire_logic_cluster/lc_1/in_0

T_7_5_wire_logic_cluster/lc_1/out
T_7_5_sp4_h_l_7
T_7_5_lc_trk_g0_2
T_7_5_wire_logic_cluster/lc_1/in_1

End 

Net : ws2812.bit_counter_0_RNIMF643Z0Z_3
T_11_3_wire_logic_cluster/lc_2/out
T_12_2_sp4_v_t_37
T_11_5_lc_trk_g2_5
T_11_5_input_2_5
T_11_5_wire_logic_cluster/lc_5/in_2

End 

Net : demux.N_237
T_6_11_wire_logic_cluster/lc_7/out
T_6_11_lc_trk_g1_7
T_6_11_wire_logic_cluster/lc_6/in_0

T_6_11_wire_logic_cluster/lc_7/out
T_6_11_lc_trk_g1_7
T_6_11_wire_logic_cluster/lc_3/in_3

T_6_11_wire_logic_cluster/lc_7/out
T_7_10_lc_trk_g2_7
T_7_10_wire_logic_cluster/lc_4/in_1

End 

Net : demux.N_424_i_0_o2Z0Z_4_cascade_
T_7_11_wire_logic_cluster/lc_0/ltout
T_7_11_wire_logic_cluster/lc_1/in_2

End 

Net : demux_data_in_16
T_10_14_wire_bram/ram/RDATA_0
T_11_11_sp4_v_t_39
T_8_11_sp4_h_l_8
T_7_11_lc_trk_g0_0
T_7_11_wire_logic_cluster/lc_0/in_0

End 

Net : sb_translator_1.cnt_leds_RNIN4VEZ0Z_6
T_7_2_wire_logic_cluster/lc_3/out
T_8_3_lc_trk_g3_3
T_8_3_input_2_6
T_8_3_wire_logic_cluster/lc_6/in_2

End 

Net : sb_translator_1.cnt_leds_RNITAVEZ0Z_8
T_7_2_wire_logic_cluster/lc_7/out
T_8_1_sp4_v_t_47
T_8_4_lc_trk_g1_7
T_8_4_input_2_0
T_8_4_wire_logic_cluster/lc_0/in_2

T_7_2_wire_logic_cluster/lc_7/out
T_7_2_sp4_h_l_3
T_6_2_sp4_v_t_44
T_5_4_lc_trk_g0_2
T_5_4_wire_logic_cluster/lc_0/in_0

End 

Net : sb_translator_1.cnt_ledsZ0Z_8
T_7_5_wire_logic_cluster/lc_0/out
T_7_1_sp12_v_t_23
T_7_2_lc_trk_g2_7
T_7_2_wire_logic_cluster/lc_7/in_0

T_7_5_wire_logic_cluster/lc_0/out
T_7_1_sp12_v_t_23
T_7_2_lc_trk_g2_7
T_7_2_wire_logic_cluster/lc_6/in_3

T_7_5_wire_logic_cluster/lc_0/out
T_7_5_lc_trk_g3_0
T_7_5_wire_logic_cluster/lc_0/in_1

T_7_5_wire_logic_cluster/lc_0/out
T_7_1_sp12_v_t_23
T_7_9_sp4_v_t_37
T_6_12_lc_trk_g2_5
T_6_12_wire_logic_cluster/lc_0/in_3

End 

Net : demux_data_in_38
T_3_3_wire_bram/ram/RDATA_12
T_3_0_span4_vert_46
T_3_4_sp4_v_t_39
T_4_8_sp4_h_l_2
T_8_8_sp4_h_l_5
T_9_8_lc_trk_g3_5
T_9_8_wire_logic_cluster/lc_1/in_3

End 

Net : ws2812.N_120
T_12_9_wire_logic_cluster/lc_1/out
T_12_6_sp4_v_t_42
T_12_7_lc_trk_g2_2
T_12_7_wire_logic_cluster/lc_3/in_1

End 

Net : ws2812.rgb_data_pmux_10_i_m2_ns_1_cascade_
T_12_9_wire_logic_cluster/lc_0/ltout
T_12_9_wire_logic_cluster/lc_1/in_2

End 

Net : rgb_data_out_1
T_11_9_wire_logic_cluster/lc_6/out
T_12_9_lc_trk_g0_6
T_12_9_wire_logic_cluster/lc_0/in_0

End 

Net : ws2812.bit_counterZ0Z_0
T_12_3_wire_logic_cluster/lc_7/out
T_12_4_lc_trk_g0_7
T_12_4_wire_logic_cluster/lc_0/in_3

T_12_3_wire_logic_cluster/lc_7/out
T_12_4_lc_trk_g0_7
T_12_4_wire_logic_cluster/lc_4/in_1

T_12_3_wire_logic_cluster/lc_7/out
T_12_2_sp4_v_t_46
T_11_5_lc_trk_g3_6
T_11_5_wire_logic_cluster/lc_0/in_1

T_12_3_wire_logic_cluster/lc_7/out
T_12_3_sp4_h_l_3
T_11_3_sp4_v_t_44
T_11_7_lc_trk_g1_1
T_11_7_wire_logic_cluster/lc_7/in_1

T_12_3_wire_logic_cluster/lc_7/out
T_12_3_sp4_h_l_3
T_12_3_lc_trk_g0_6
T_12_3_wire_logic_cluster/lc_7/in_3

T_12_3_wire_logic_cluster/lc_7/out
T_11_3_lc_trk_g3_7
T_11_3_input_2_4
T_11_3_wire_logic_cluster/lc_4/in_2

End 

Net : demux_data_in_93
T_10_5_wire_bram/ram/RDATA_10
T_11_3_sp4_v_t_38
T_11_7_sp4_v_t_43
T_8_11_sp4_h_l_6
T_8_11_lc_trk_g0_3
T_8_11_wire_logic_cluster/lc_5/in_0

End 

Net : demux_data_in_53
T_3_7_wire_bram/ram/RDATA_10
T_3_6_sp4_v_t_42
T_0_10_sp4_h_l_7
T_4_10_sp4_h_l_10
T_4_10_lc_trk_g0_7
T_4_10_wire_logic_cluster/lc_4/in_1

End 

Net : rgb_data_out_22
T_12_10_wire_logic_cluster/lc_7/out
T_13_7_sp4_v_t_39
T_13_8_lc_trk_g3_7
T_13_8_input_2_0
T_13_8_wire_logic_cluster/lc_0/in_2

End 

Net : rgb_data_out_17
T_12_10_wire_logic_cluster/lc_1/out
T_12_9_lc_trk_g1_1
T_12_9_input_2_0
T_12_9_wire_logic_cluster/lc_0/in_2

End 

Net : ws2812.bit_counter_RNI9RQB3Z0Z_5
T_9_6_wire_logic_cluster/lc_5/out
T_10_6_sp4_h_l_10
T_11_6_lc_trk_g3_2
T_11_6_input_2_1
T_11_6_wire_logic_cluster/lc_1/in_2

End 

Net : sb_translator_1.cnt19_cry_24
T_1_5_wire_logic_cluster/lc_6/cout
T_1_5_wire_logic_cluster/lc_7/in_3

Net : sb_translator_1.cnt_RNO_0Z0Z_5
T_1_5_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g0_7
T_2_5_wire_logic_cluster/lc_4/in_3

End 

Net : ws2812.rgb_counter_RNI2AOD3Z0Z_2
T_13_8_wire_logic_cluster/lc_3/out
T_12_8_lc_trk_g3_3
T_12_8_input_2_2
T_12_8_wire_logic_cluster/lc_2/in_2

End 

Net : ws2812.bit_counter_RNI8QQB3Z0Z_4
T_9_6_wire_logic_cluster/lc_4/out
T_10_6_sp4_h_l_8
T_11_6_lc_trk_g2_0
T_11_6_input_2_0
T_11_6_wire_logic_cluster/lc_0/in_2

End 

Net : demux_data_in_96
T_10_8_wire_bram/ram/RDATA_0
T_10_7_sp4_v_t_46
T_7_11_sp4_h_l_4
T_7_11_lc_trk_g1_1
T_7_11_input_2_0
T_7_11_wire_logic_cluster/lc_0/in_2

End 

Net : demux_data_in_20
T_10_13_wire_bram/ram/RDATA_8
T_11_12_sp4_v_t_47
T_8_12_sp4_h_l_10
T_9_12_lc_trk_g2_2
T_9_12_input_2_6
T_9_12_wire_logic_cluster/lc_6/in_2

End 

Net : demux_data_in_66
T_3_12_wire_bram/ram/RDATA_4
T_0_12_sp12_h_l_6
T_8_0_span12_vert_22
T_8_7_lc_trk_g3_2
T_8_7_input_2_1
T_8_7_wire_logic_cluster/lc_1/in_2

End 

Net : sb_translator_1.num_leds_RNI0EVEZ0Z_8
T_5_4_wire_logic_cluster/lc_1/out
T_6_4_sp4_h_l_2
T_8_4_lc_trk_g2_7
T_8_4_input_2_1
T_8_4_wire_logic_cluster/lc_1/in_2

T_5_4_wire_logic_cluster/lc_1/out
T_6_4_lc_trk_g1_1
T_6_4_wire_logic_cluster/lc_0/in_0

End 

Net : sb_translator_1.cnt_ledsZ0Z_7
T_7_4_wire_logic_cluster/lc_7/out
T_7_1_sp4_v_t_38
T_7_2_lc_trk_g3_6
T_7_2_wire_logic_cluster/lc_5/in_0

T_7_4_wire_logic_cluster/lc_7/out
T_7_1_sp4_v_t_38
T_7_2_lc_trk_g3_6
T_7_2_wire_logic_cluster/lc_4/in_3

T_7_4_wire_logic_cluster/lc_7/out
T_7_4_lc_trk_g3_7
T_7_4_wire_logic_cluster/lc_7/in_1

T_7_4_wire_logic_cluster/lc_7/out
T_6_5_lc_trk_g1_7
T_6_5_wire_logic_cluster/lc_7/in_3

End 

Net : demux.N_235
T_5_11_wire_logic_cluster/lc_3/out
T_6_11_lc_trk_g1_3
T_6_11_wire_logic_cluster/lc_2/in_0

T_5_11_wire_logic_cluster/lc_3/out
T_5_10_sp4_v_t_38
T_6_10_sp4_h_l_3
T_7_10_lc_trk_g3_3
T_7_10_wire_logic_cluster/lc_3/in_3

End 

Net : demux.N_424_i_0_a2Z0Z_0
T_5_11_wire_logic_cluster/lc_6/out
T_6_8_sp4_v_t_37
T_5_9_lc_trk_g2_5
T_5_9_wire_logic_cluster/lc_2/in_1

T_5_11_wire_logic_cluster/lc_6/out
T_4_10_lc_trk_g2_6
T_4_10_input_2_6
T_4_10_wire_logic_cluster/lc_6/in_2

T_5_11_wire_logic_cluster/lc_6/out
T_6_8_sp4_v_t_37
T_5_9_lc_trk_g2_5
T_5_9_wire_logic_cluster/lc_0/in_1

T_5_11_wire_logic_cluster/lc_6/out
T_6_8_sp4_v_t_37
T_7_8_sp4_h_l_0
T_8_8_lc_trk_g2_0
T_8_8_wire_logic_cluster/lc_5/in_1

T_5_11_wire_logic_cluster/lc_6/out
T_6_8_sp4_v_t_37
T_5_9_lc_trk_g2_5
T_5_9_input_2_5
T_5_9_wire_logic_cluster/lc_5/in_2

T_5_11_wire_logic_cluster/lc_6/out
T_4_10_lc_trk_g2_6
T_4_10_input_2_0
T_4_10_wire_logic_cluster/lc_0/in_2

T_5_11_wire_logic_cluster/lc_6/out
T_4_10_lc_trk_g2_6
T_4_10_wire_logic_cluster/lc_3/in_3

T_5_11_wire_logic_cluster/lc_6/out
T_6_8_sp4_v_t_37
T_7_8_sp4_h_l_0
T_8_8_lc_trk_g2_0
T_8_8_wire_logic_cluster/lc_1/in_3

End 

Net : demux_data_in_75
T_3_14_wire_bram/ram/RDATA_6
T_4_11_sp4_v_t_43
T_5_11_sp4_h_l_11
T_8_7_sp4_v_t_46
T_8_8_lc_trk_g3_6
T_8_8_wire_logic_cluster/lc_5/in_0

End 

Net : rgb_data_out_20
T_11_9_wire_logic_cluster/lc_5/out
T_12_5_sp4_v_t_46
T_12_7_lc_trk_g3_3
T_12_7_wire_logic_cluster/lc_5/in_1

End 

Net : demux.N_424_i_0_aZ0Z3
T_7_7_wire_logic_cluster/lc_5/out
T_7_5_sp4_v_t_39
T_7_9_sp4_v_t_47
T_7_11_lc_trk_g2_2
T_7_11_wire_logic_cluster/lc_2/in_0

T_7_7_wire_logic_cluster/lc_5/out
T_7_5_sp4_v_t_39
T_6_9_lc_trk_g1_2
T_6_9_wire_logic_cluster/lc_3/in_0

T_7_7_wire_logic_cluster/lc_5/out
T_6_7_lc_trk_g2_5
T_6_7_input_2_1
T_6_7_wire_logic_cluster/lc_1/in_2

End 

Net : demux_data_in_0
T_10_2_wire_bram/ram/RDATA_0
T_10_0_span4_vert_27
T_10_3_sp4_v_t_43
T_7_7_sp4_h_l_11
T_7_7_lc_trk_g0_6
T_7_7_wire_logic_cluster/lc_5/in_1

End 

Net : bfn_8_4_0_
T_8_4_wire_logic_cluster/carry_in_mux/cout
T_8_4_wire_logic_cluster/lc_0/in_3

Net : sb_translator_1.state56_a_5_9
T_8_4_wire_logic_cluster/lc_0/out
T_9_4_lc_trk_g1_0
T_9_4_wire_logic_cluster/lc_2/in_1

End 

Net : sb_translator_1.cnt_RNO_0Z0Z_4
T_1_5_wire_logic_cluster/lc_6/out
T_2_5_lc_trk_g0_6
T_2_5_wire_logic_cluster/lc_3/in_3

End 

Net : sb_translator_1.cnt19_cry_23
T_1_5_wire_logic_cluster/lc_5/cout
T_1_5_wire_logic_cluster/lc_6/in_3

Net : demux.N_874
T_9_9_wire_logic_cluster/lc_5/out
T_10_9_sp4_h_l_10
T_9_9_sp4_v_t_47
T_9_11_lc_trk_g3_2
T_9_11_wire_logic_cluster/lc_1/in_0

T_9_9_wire_logic_cluster/lc_5/out
T_9_2_sp12_v_t_22
T_9_10_lc_trk_g2_1
T_9_10_input_2_1
T_9_10_wire_logic_cluster/lc_1/in_2

T_9_9_wire_logic_cluster/lc_5/out
T_8_9_lc_trk_g3_5
T_8_9_wire_logic_cluster/lc_1/in_1

End 

Net : demux_data_in_6
T_10_1_wire_bram/ram/RDATA_12
T_10_0_span12_vert_22
T_10_5_sp4_v_t_40
T_9_9_lc_trk_g1_5
T_9_9_wire_logic_cluster/lc_5/in_1

End 

Net : demux_data_in_68
T_3_11_wire_bram/ram/RDATA_8
T_3_8_sp4_v_t_38
T_4_12_sp4_h_l_9
T_8_12_sp4_h_l_5
T_9_12_lc_trk_g2_5
T_9_12_wire_logic_cluster/lc_7/in_0

End 

Net : demux_data_in_55
T_3_7_wire_bram/ram/RDATA_14
T_4_3_sp4_v_t_38
T_4_7_sp4_v_t_43
T_4_10_lc_trk_g0_3
T_4_10_wire_logic_cluster/lc_1/in_0

End 

Net : demux_data_in_49
T_3_8_wire_bram/ram/RDATA_2
T_2_8_sp4_h_l_2
T_5_8_sp4_v_t_42
T_5_9_lc_trk_g3_2
T_5_9_wire_logic_cluster/lc_3/in_0

End 

Net : rgb_data_out_4
T_11_9_wire_logic_cluster/lc_2/out
T_12_6_sp4_v_t_45
T_12_7_lc_trk_g3_5
T_12_7_wire_logic_cluster/lc_5/in_3

End 

Net : demux_data_in_88
T_10_6_wire_bram/ram/RDATA_0
T_8_6_sp4_h_l_11
T_7_6_sp4_v_t_46
T_7_7_lc_trk_g3_6
T_7_7_wire_logic_cluster/lc_3/in_0

End 

Net : ws2812.state_ns_0_i_o2_6_0_cascade_
T_11_4_wire_logic_cluster/lc_3/ltout
T_11_4_wire_logic_cluster/lc_4/in_2

End 

Net : demux.N_424_i_0_o2_0_10
T_6_10_wire_logic_cluster/lc_5/out
T_7_10_lc_trk_g1_5
T_7_10_wire_logic_cluster/lc_5/in_3

End 

Net : demux.N_424_i_0_o2Z0Z_0
T_7_10_wire_logic_cluster/lc_5/out
T_7_9_sp4_v_t_42
T_8_9_sp4_h_l_0
T_9_9_lc_trk_g2_0
T_9_9_wire_logic_cluster/lc_7/in_3

T_7_10_wire_logic_cluster/lc_5/out
T_7_9_sp4_v_t_42
T_8_9_sp4_h_l_0
T_9_9_lc_trk_g2_0
T_9_9_wire_logic_cluster/lc_5/in_3

T_7_10_wire_logic_cluster/lc_5/out
T_7_6_sp4_v_t_47
T_7_7_lc_trk_g3_7
T_7_7_wire_logic_cluster/lc_5/in_3

T_7_10_wire_logic_cluster/lc_5/out
T_7_9_sp4_v_t_42
T_8_9_sp4_h_l_0
T_9_9_lc_trk_g2_0
T_9_9_wire_logic_cluster/lc_1/in_3

T_7_10_wire_logic_cluster/lc_5/out
T_7_6_sp4_v_t_47
T_7_8_lc_trk_g3_2
T_7_8_wire_logic_cluster/lc_3/in_0

T_7_10_wire_logic_cluster/lc_5/out
T_7_9_sp4_v_t_42
T_8_9_sp4_h_l_0
T_11_9_sp4_v_t_37
T_11_11_lc_trk_g3_0
T_11_11_wire_logic_cluster/lc_1/in_0

T_7_10_wire_logic_cluster/lc_5/out
T_6_10_sp4_h_l_2
T_9_10_sp4_v_t_42
T_9_11_lc_trk_g2_2
T_9_11_wire_logic_cluster/lc_4/in_0

T_7_10_wire_logic_cluster/lc_5/out
T_6_10_sp4_h_l_2
T_9_10_sp4_v_t_42
T_9_11_lc_trk_g2_2
T_9_11_wire_logic_cluster/lc_2/in_0

T_7_10_wire_logic_cluster/lc_5/out
T_7_9_sp4_v_t_42
T_8_9_sp4_h_l_0
T_9_9_lc_trk_g2_0
T_9_9_wire_logic_cluster/lc_4/in_0

T_7_10_wire_logic_cluster/lc_5/out
T_7_9_sp4_v_t_42
T_8_9_sp4_h_l_0
T_9_9_lc_trk_g3_0
T_9_9_wire_logic_cluster/lc_3/in_0

T_7_10_wire_logic_cluster/lc_5/out
T_6_10_sp4_h_l_2
T_9_6_sp4_v_t_39
T_9_10_lc_trk_g1_2
T_9_10_input_2_3
T_9_10_wire_logic_cluster/lc_3/in_2

T_7_10_wire_logic_cluster/lc_5/out
T_6_10_sp4_h_l_2
T_9_10_sp4_v_t_42
T_9_11_lc_trk_g2_2
T_9_11_wire_logic_cluster/lc_3/in_3

T_7_10_wire_logic_cluster/lc_5/out
T_8_10_sp4_h_l_10
T_9_10_lc_trk_g2_2
T_9_10_wire_logic_cluster/lc_2/in_0

T_7_10_wire_logic_cluster/lc_5/out
T_6_10_sp4_h_l_2
T_7_10_lc_trk_g3_2
T_7_10_wire_logic_cluster/lc_1/in_0

T_7_10_wire_logic_cluster/lc_5/out
T_8_10_sp4_h_l_10
T_9_10_lc_trk_g2_2
T_9_10_wire_logic_cluster/lc_5/in_1

T_7_10_wire_logic_cluster/lc_5/out
T_6_10_sp4_h_l_2
T_7_10_lc_trk_g3_2
T_7_10_wire_logic_cluster/lc_2/in_1

End 

Net : rgb_data_out_6
T_13_9_wire_logic_cluster/lc_5/out
T_13_8_lc_trk_g1_5
T_13_8_wire_logic_cluster/lc_0/in_0

End 

Net : demux_data_in_52
T_3_7_wire_bram/ram/RDATA_8
T_4_6_sp4_v_t_47
T_4_10_lc_trk_g1_2
T_4_10_wire_logic_cluster/lc_7/in_0

End 

Net : sb_translator_1.cnt_RNO_0Z0Z_3
T_1_5_wire_logic_cluster/lc_5/out
T_2_5_lc_trk_g0_5
T_2_5_wire_logic_cluster/lc_2/in_3

End 

Net : sb_translator_1.cnt19_cry_22
T_1_5_wire_logic_cluster/lc_4/cout
T_1_5_wire_logic_cluster/lc_5/in_3

Net : sb_translator_1.cnt_RNO_0Z0Z_0_cascade_
T_2_6_wire_logic_cluster/lc_1/ltout
T_2_6_wire_logic_cluster/lc_2/in_2

End 

Net : sb_translator_1.cnt_leds_RNI15HTZ0Z_13
T_8_6_wire_logic_cluster/lc_6/out
T_9_4_sp4_v_t_40
T_9_0_span4_vert_40
T_8_4_lc_trk_g1_5
T_8_4_wire_logic_cluster/lc_5/in_1

End 

Net : demux_data_in_78
T_3_13_wire_bram/ram/RDATA_12
T_4_10_sp4_v_t_47
T_5_10_sp4_h_l_10
T_8_6_sp4_v_t_41
T_8_8_lc_trk_g2_4
T_8_8_wire_logic_cluster/lc_1/in_1

End 

Net : sb_translator_1.state56_a_5_14
T_8_4_wire_logic_cluster/lc_5/out
T_9_3_lc_trk_g3_5
T_9_3_wire_logic_cluster/lc_1/in_1

End 

Net : sb_translator_1.state56_a_5_cry_11
T_8_4_wire_logic_cluster/lc_4/cout
T_8_4_wire_logic_cluster/lc_5/in_3

Net : ws2812.bit_counter_7
T_11_5_wire_logic_cluster/lc_7/out
T_11_4_lc_trk_g0_7
T_11_4_input_2_3
T_11_4_wire_logic_cluster/lc_3/in_2

T_11_5_wire_logic_cluster/lc_7/out
T_11_4_lc_trk_g0_7
T_11_4_wire_logic_cluster/lc_0/in_3

T_11_5_wire_logic_cluster/lc_7/out
T_11_5_lc_trk_g1_7
T_11_5_wire_logic_cluster/lc_7/in_1

T_11_5_wire_logic_cluster/lc_7/out
T_11_5_sp4_h_l_3
T_10_5_sp4_v_t_44
T_9_6_lc_trk_g3_4
T_9_6_input_2_3
T_9_6_wire_logic_cluster/lc_3/in_2

End 

Net : ws2812.bit_counter_6
T_11_5_wire_logic_cluster/lc_6/out
T_11_4_lc_trk_g0_6
T_11_4_wire_logic_cluster/lc_3/in_1

T_11_5_wire_logic_cluster/lc_6/out
T_11_4_lc_trk_g0_6
T_11_4_wire_logic_cluster/lc_7/in_3

T_11_5_wire_logic_cluster/lc_6/out
T_11_5_lc_trk_g1_6
T_11_5_wire_logic_cluster/lc_6/in_1

T_11_5_wire_logic_cluster/lc_6/out
T_10_5_sp12_h_l_0
T_9_5_sp12_v_t_23
T_9_6_lc_trk_g2_7
T_9_6_wire_logic_cluster/lc_2/in_1

End 

Net : sb_translator_1.state56_a_5_11
T_8_4_wire_logic_cluster/lc_2/out
T_9_3_lc_trk_g3_2
T_9_3_wire_logic_cluster/lc_0/in_1

End 

Net : sb_translator_1.state56_a_5_cry_8
T_8_4_wire_logic_cluster/lc_1/cout
T_8_4_wire_logic_cluster/lc_2/in_3

Net : demux_data_in_54
T_3_7_wire_bram/ram/RDATA_12
T_4_6_sp4_v_t_39
T_4_9_lc_trk_g1_7
T_4_9_wire_logic_cluster/lc_1/in_1

End 

Net : ws2812.data_RNOZ0Z_13
T_12_6_wire_logic_cluster/lc_1/out
T_12_6_lc_trk_g3_1
T_12_6_input_2_4
T_12_6_wire_logic_cluster/lc_4/in_2

End 

Net : ws2812.data_5_iv_0_47_a2_0_a2_6
T_12_6_wire_logic_cluster/lc_7/out
T_11_7_lc_trk_g0_7
T_11_7_wire_logic_cluster/lc_6/in_3

End 

Net : ws2812.un6_data_cry_8
T_12_6_wire_logic_cluster/lc_0/cout
T_12_6_wire_logic_cluster/lc_1/in_3

Net : ws2812.data_5_iv_0_47_a2_0_a2_6_1
T_12_6_wire_logic_cluster/lc_4/out
T_12_6_lc_trk_g2_4
T_12_6_wire_logic_cluster/lc_7/in_3

End 

Net : ws2812.bit_counter_0_RNIRBT2Z0Z_1
T_11_4_wire_logic_cluster/lc_2/out
T_12_5_lc_trk_g2_2
T_12_5_wire_logic_cluster/lc_3/in_1

End 

Net : demux_data_in_71
T_3_11_wire_bram/ram/RDATA_14
T_3_0_span12_vert_22
T_4_12_sp12_h_l_1
T_9_12_lc_trk_g0_5
T_9_12_wire_logic_cluster/lc_1/in_0

End 

Net : demux.N_423_i_0_o2Z0Z_4_cascade_
T_8_10_wire_logic_cluster/lc_4/ltout
T_8_10_wire_logic_cluster/lc_5/in_2

End 

Net : rgb_data_out_21
T_11_9_wire_logic_cluster/lc_7/out
T_12_9_lc_trk_g1_7
T_12_9_wire_logic_cluster/lc_1/in_1

End 

Net : demux.N_424_i_0_o2Z0Z_8_cascade_
T_7_11_wire_logic_cluster/lc_1/ltout
T_7_11_wire_logic_cluster/lc_2/in_2

End 

Net : rgb_data_out_3
T_13_7_wire_logic_cluster/lc_2/out
T_13_7_lc_trk_g0_2
T_13_7_wire_logic_cluster/lc_0/in_0

End 

Net : ws2812.N_117
T_13_7_wire_logic_cluster/lc_1/out
T_12_7_lc_trk_g3_1
T_12_7_wire_logic_cluster/lc_3/in_3

End 

Net : ws2812.rgb_data_pmux_13_i_m2_ns_1_cascade_
T_13_7_wire_logic_cluster/lc_0/ltout
T_13_7_wire_logic_cluster/lc_1/in_2

End 

Net : ws2812.bit_counter_0_RNING643Z0Z_4
T_9_6_wire_logic_cluster/lc_0/out
T_6_6_sp12_h_l_0
T_11_6_lc_trk_g0_4
T_11_6_input_2_2
T_11_6_wire_logic_cluster/lc_2/in_2

End 

Net : ws2812.bit_counter_0_RNO_0Z0Z_1
T_11_5_wire_logic_cluster/lc_3/out
T_9_5_sp4_h_l_3
T_9_5_lc_trk_g1_6
T_9_5_wire_logic_cluster/lc_2/in_3

End 

Net : ws2812.un1_bit_counter_12_cry_2
T_11_5_wire_logic_cluster/lc_2/cout
T_11_5_wire_logic_cluster/lc_3/in_3

Net : sb_translator_1.cnt19_cry_21
T_1_5_wire_logic_cluster/lc_3/cout
T_1_5_wire_logic_cluster/lc_4/in_3

Net : sb_translator_1.cnt_RNO_0Z0Z_2
T_1_5_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g0_4
T_2_5_wire_logic_cluster/lc_1/in_3

End 

Net : sb_translator_1.cnt_leds_RNIV62R1Z0Z_13
T_8_6_wire_logic_cluster/lc_2/out
T_8_3_sp4_v_t_44
T_8_4_lc_trk_g3_4
T_8_4_wire_logic_cluster/lc_4/in_1

End 

Net : ws2812.bit_counter_0_RNISCT2Z0Z_2
T_11_7_wire_logic_cluster/lc_1/out
T_12_4_sp4_v_t_43
T_12_5_lc_trk_g2_3
T_12_5_wire_logic_cluster/lc_4/in_1

End 

Net : sb_translator_1.state56_a_5_13
T_8_4_wire_logic_cluster/lc_4/out
T_9_3_lc_trk_g3_4
T_9_3_wire_logic_cluster/lc_1/in_0

End 

Net : sb_translator_1.state56_a_5_cry_10
T_8_4_wire_logic_cluster/lc_3/cout
T_8_4_wire_logic_cluster/lc_4/in_3

Net : rgb_data_out_19
T_13_7_wire_logic_cluster/lc_3/out
T_13_7_lc_trk_g1_3
T_13_7_input_2_0
T_13_7_wire_logic_cluster/lc_0/in_2

End 

Net : demux_data_in_2
T_10_2_wire_bram/ram/RDATA_4
T_11_1_sp4_v_t_39
T_8_5_sp4_h_l_7
T_7_5_sp4_v_t_42
T_7_8_lc_trk_g0_2
T_7_8_wire_logic_cluster/lc_3/in_3

End 

Net : ws2812.un6_data_cry_4_c_RNIMQGBZ0
T_12_5_wire_logic_cluster/lc_5/out
T_12_4_sp4_v_t_42
T_11_7_lc_trk_g3_2
T_11_7_input_2_7
T_11_7_wire_logic_cluster/lc_7/in_2

T_12_5_wire_logic_cluster/lc_5/out
T_12_4_sp4_v_t_42
T_11_7_lc_trk_g3_2
T_11_7_input_2_5
T_11_7_wire_logic_cluster/lc_5/in_2

End 

Net : ws2812.un6_data_cry_4
T_12_5_wire_logic_cluster/lc_4/cout
T_12_5_wire_logic_cluster/lc_5/in_3

Net : demux.N_424_i_0_o2_0_1
T_5_11_wire_logic_cluster/lc_7/out
T_5_10_sp4_v_t_46
T_6_10_sp4_h_l_11
T_7_10_lc_trk_g2_3
T_7_10_wire_logic_cluster/lc_3/in_0

End 

Net : demux.N_424_i_0_o2_0_8Z0Z_1_cascade_
T_7_10_wire_logic_cluster/lc_3/ltout
T_7_10_wire_logic_cluster/lc_4/in_2

End 

Net : demux.N_424_i_0_o2_0_7_cascade_
T_7_10_wire_logic_cluster/lc_4/ltout
T_7_10_wire_logic_cluster/lc_5/in_2

End 

Net : demux.N_422_i_0_aZ0Z3
T_7_8_wire_logic_cluster/lc_3/out
T_7_5_sp4_v_t_46
T_8_9_sp4_h_l_5
T_8_9_lc_trk_g1_0
T_8_9_input_2_3
T_8_9_wire_logic_cluster/lc_3/in_2

T_7_8_wire_logic_cluster/lc_3/out
T_7_7_lc_trk_g1_3
T_7_7_input_2_0
T_7_7_wire_logic_cluster/lc_0/in_2

T_7_8_wire_logic_cluster/lc_3/out
T_6_9_lc_trk_g1_3
T_6_9_input_2_0
T_6_9_wire_logic_cluster/lc_0/in_2

T_7_8_wire_logic_cluster/lc_3/out
T_6_7_lc_trk_g3_3
T_6_7_input_2_0
T_6_7_wire_logic_cluster/lc_0/in_2

End 

Net : demux.N_236
T_5_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_5
T_9_11_sp4_h_l_5
T_8_7_sp4_v_t_47
T_7_10_lc_trk_g3_7
T_7_10_wire_logic_cluster/lc_3/in_1

T_5_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_5
T_5_11_lc_trk_g1_0
T_5_11_input_2_5
T_5_11_wire_logic_cluster/lc_5/in_2

T_5_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_5
T_5_11_lc_trk_g1_0
T_5_11_wire_logic_cluster/lc_6/in_1

End 

Net : ws2812.bit_counterZ0Z_2
T_12_4_wire_logic_cluster/lc_7/out
T_11_4_lc_trk_g3_7
T_11_4_wire_logic_cluster/lc_3/in_3

T_12_4_wire_logic_cluster/lc_7/out
T_11_4_lc_trk_g3_7
T_11_4_wire_logic_cluster/lc_1/in_3

T_12_4_wire_logic_cluster/lc_7/out
T_12_2_sp4_v_t_43
T_11_5_lc_trk_g3_3
T_11_5_input_2_2
T_11_5_wire_logic_cluster/lc_2/in_2

T_12_4_wire_logic_cluster/lc_7/out
T_11_4_lc_trk_g3_7
T_11_4_wire_logic_cluster/lc_5/in_3

End 

Net : ws2812.data_RNOZ0Z_12
T_12_6_wire_logic_cluster/lc_0/out
T_12_6_lc_trk_g1_0
T_12_6_wire_logic_cluster/lc_4/in_1

End 

Net : bfn_12_6_0_
T_12_6_wire_logic_cluster/carry_in_mux/cout
T_12_6_wire_logic_cluster/lc_0/in_3

Net : ws2812.bit_counter_i_0
T_12_4_wire_logic_cluster/lc_4/out
T_12_5_lc_trk_g1_4
T_12_5_wire_logic_cluster/lc_0/in_1

T_12_4_wire_logic_cluster/lc_4/out
T_12_4_lc_trk_g1_4
T_12_4_wire_logic_cluster/lc_4/in_3

End 

Net : ws2812.rgb_counter_RNI3BOD3Z0Z_3
T_13_8_wire_logic_cluster/lc_5/out
T_12_8_lc_trk_g2_5
T_12_8_input_2_3
T_12_8_wire_logic_cluster/lc_3/in_2

End 

Net : sb_translator_1.state56_a_5_cry_0_c_THRU_CO
T_8_3_wire_logic_cluster/lc_0/cout
T_8_3_wire_logic_cluster/lc_1/in_3

Net : sb_translator_1.state56_a_5_2
T_8_3_wire_logic_cluster/lc_1/out
T_9_3_lc_trk_g1_1
T_9_3_wire_logic_cluster/lc_4/in_0

End 

Net : sb_translator_1.num_leds_RNIHKEQZ0Z_9
T_6_4_wire_logic_cluster/lc_4/out
T_7_4_sp12_h_l_0
T_8_4_lc_trk_g0_4
T_8_4_input_2_2
T_8_4_wire_logic_cluster/lc_2/in_2

End 

Net : sb_translator_1.cnt_ledsZ0Z_10
T_7_5_wire_logic_cluster/lc_2/out
T_6_4_lc_trk_g3_2
T_6_4_wire_logic_cluster/lc_4/in_3

T_7_5_wire_logic_cluster/lc_2/out
T_6_4_lc_trk_g3_2
T_6_4_wire_logic_cluster/lc_0/in_3

T_7_5_wire_logic_cluster/lc_2/out
T_6_4_lc_trk_g3_2
T_6_4_wire_logic_cluster/lc_7/in_0

T_7_5_wire_logic_cluster/lc_2/out
T_6_4_lc_trk_g3_2
T_6_4_wire_logic_cluster/lc_6/in_3

T_7_5_wire_logic_cluster/lc_2/out
T_6_6_lc_trk_g1_2
T_6_6_wire_logic_cluster/lc_2/in_1

T_7_5_wire_logic_cluster/lc_2/out
T_6_6_lc_trk_g1_2
T_6_6_wire_logic_cluster/lc_1/in_0

T_7_5_wire_logic_cluster/lc_2/out
T_7_5_lc_trk_g1_2
T_7_5_wire_logic_cluster/lc_2/in_1

End 

Net : sb_translator_1.state56_a_5_cry_5
T_8_3_wire_logic_cluster/lc_6/cout
T_8_3_wire_logic_cluster/lc_7/in_3

Net : sb_translator_1.state56_a_5_8
T_8_3_wire_logic_cluster/lc_7/out
T_9_4_lc_trk_g3_7
T_9_4_wire_logic_cluster/lc_2/in_0

End 

Net : demux.N_238
T_6_10_wire_logic_cluster/lc_0/out
T_6_11_lc_trk_g1_0
T_6_11_wire_logic_cluster/lc_4/in_1

T_6_10_wire_logic_cluster/lc_0/out
T_6_11_lc_trk_g1_0
T_6_11_wire_logic_cluster/lc_0/in_1

T_6_10_wire_logic_cluster/lc_0/out
T_7_10_lc_trk_g1_0
T_7_10_wire_logic_cluster/lc_4/in_3

End 

Net : demux_data_in_99
T_10_8_wire_bram/ram/RDATA_6
T_9_8_sp4_h_l_10
T_8_8_lc_trk_g0_2
T_8_8_input_2_4
T_8_8_wire_logic_cluster/lc_4/in_2

End 

Net : demux.N_422_i_0_o2Z0Z_0_cascade_
T_7_8_wire_logic_cluster/lc_4/ltout
T_7_8_wire_logic_cluster/lc_5/in_2

End 

Net : demux.N_422_i_0_o2Z0Z_1_cascade_
T_7_8_wire_logic_cluster/lc_5/ltout
T_7_8_wire_logic_cluster/lc_6/in_2

End 

Net : rgb_data_out_23
T_12_10_wire_logic_cluster/lc_2/out
T_13_6_sp4_v_t_40
T_13_7_lc_trk_g2_0
T_13_7_wire_logic_cluster/lc_1/in_1

End 

Net : rgb_data_out_5
T_11_9_wire_logic_cluster/lc_4/out
T_12_9_lc_trk_g0_4
T_12_9_wire_logic_cluster/lc_1/in_3

End 

Net : sb_translator_1.cnt19_cry_20
T_1_5_wire_logic_cluster/lc_2/cout
T_1_5_wire_logic_cluster/lc_3/in_3

Net : sb_translator_1.cnt_RNO_0Z0Z_1
T_1_5_wire_logic_cluster/lc_3/out
T_2_6_lc_trk_g3_3
T_2_6_wire_logic_cluster/lc_7/in_3

End 

Net : ws2812.un6_data_cry_3
T_12_5_wire_logic_cluster/lc_3/cout
T_12_5_wire_logic_cluster/lc_4/in_3

Net : ws2812.un6_data_cry_3_c_RNIKNFBZ0
T_12_5_wire_logic_cluster/lc_4/out
T_12_4_sp4_v_t_40
T_11_7_lc_trk_g3_0
T_11_7_wire_logic_cluster/lc_7/in_0

T_12_5_wire_logic_cluster/lc_4/out
T_12_4_sp4_v_t_40
T_11_7_lc_trk_g3_0
T_11_7_wire_logic_cluster/lc_5/in_0

End 

Net : ws2812.bit_counter_0_RNITDT2Z0Z_3
T_11_7_wire_logic_cluster/lc_2/out
T_12_4_sp4_v_t_45
T_12_5_lc_trk_g3_5
T_12_5_wire_logic_cluster/lc_5/in_1

End 

Net : demux_data_in_48
T_3_8_wire_bram/ram/RDATA_0
T_3_5_sp4_v_t_38
T_0_9_sp4_h_l_3
T_4_9_sp4_h_l_6
T_5_9_lc_trk_g3_6
T_5_9_wire_logic_cluster/lc_6/in_1

End 

Net : ws2812.bit_counter_0_RNIJC643Z0Z_0
T_11_4_wire_logic_cluster/lc_5/out
T_11_5_lc_trk_g0_5
T_11_5_wire_logic_cluster/lc_2/in_1

End 

Net : ws2812.N_105_cascade_
T_11_4_wire_logic_cluster/lc_4/ltout
T_11_4_wire_logic_cluster/lc_5/in_2

End 

Net : sb_translator_1.num_leds_RNIH2E91Z0Z_9
T_6_4_wire_logic_cluster/lc_0/out
T_6_4_sp4_h_l_5
T_8_4_lc_trk_g2_0
T_8_4_wire_logic_cluster/lc_1/in_1

End 

Net : ws2812.un6_data_axb_1
T_12_4_wire_logic_cluster/lc_1/out
T_12_5_lc_trk_g1_1
T_12_5_wire_logic_cluster/lc_1/in_1

End 

Net : ws2812.un1_bit_counter_12_cry_10
T_11_6_wire_logic_cluster/lc_2/cout
T_11_6_wire_logic_cluster/lc_3/in_3

End 

Net : demux_data_in_8
T_10_12_wire_bram/ram/RDATA_0
T_11_11_sp4_v_t_47
T_11_7_sp4_v_t_36
T_8_7_sp4_h_l_1
T_7_7_lc_trk_g0_1
T_7_7_wire_logic_cluster/lc_4/in_1

End 

Net : sb_translator_1.cnt_leds_RNI5D2R1Z0Z_14
T_8_6_wire_logic_cluster/lc_7/out
T_8_3_sp4_v_t_38
T_8_4_lc_trk_g3_6
T_8_4_input_2_5
T_8_4_wire_logic_cluster/lc_5/in_2

End 

Net : demux_data_in_92
T_10_5_wire_bram/ram/RDATA_8
T_11_4_sp4_v_t_47
T_8_8_sp4_h_l_10
T_9_8_lc_trk_g2_2
T_9_8_wire_logic_cluster/lc_5/in_3

End 

Net : sb_translator_1.num_leds_RNIRUGTZ0Z_10
T_6_4_wire_logic_cluster/lc_1/out
T_2_4_sp12_h_l_1
T_8_4_lc_trk_g1_6
T_8_4_input_2_3
T_8_4_wire_logic_cluster/lc_3/in_2

End 

Net : sb_translator_1.cnt_ledsZ0Z_11
T_7_5_wire_logic_cluster/lc_3/out
T_6_4_lc_trk_g3_3
T_6_4_wire_logic_cluster/lc_1/in_3

T_7_5_wire_logic_cluster/lc_3/out
T_6_4_lc_trk_g3_3
T_6_4_wire_logic_cluster/lc_5/in_3

T_7_5_wire_logic_cluster/lc_3/out
T_6_4_lc_trk_g3_3
T_6_4_wire_logic_cluster/lc_7/in_3

T_7_5_wire_logic_cluster/lc_3/out
T_6_4_lc_trk_g3_3
T_6_4_wire_logic_cluster/lc_6/in_0

T_7_5_wire_logic_cluster/lc_3/out
T_6_6_lc_trk_g0_3
T_6_6_wire_logic_cluster/lc_2/in_3

T_7_5_wire_logic_cluster/lc_3/out
T_6_6_lc_trk_g1_3
T_6_6_wire_logic_cluster/lc_1/in_1

T_7_5_wire_logic_cluster/lc_3/out
T_7_5_lc_trk_g1_3
T_7_5_wire_logic_cluster/lc_3/in_1

End 

Net : demux_data_in_106
T_10_10_wire_bram/ram/RDATA_4
T_8_10_sp4_h_l_3
T_7_6_sp4_v_t_45
T_7_8_lc_trk_g2_0
T_7_8_wire_logic_cluster/lc_4/in_0

End 

Net : sb_translator_1.cnt_i_16
T_1_5_wire_logic_cluster/lc_0/out
T_1_5_lc_trk_g0_0
T_1_5_input_2_0
T_1_5_wire_logic_cluster/lc_0/in_2

End 

Net : demux_data_in_94
T_10_5_wire_bram/ram/RDATA_12
T_10_4_sp4_v_t_38
T_9_8_lc_trk_g1_3
T_9_8_wire_logic_cluster/lc_0/in_0

End 

Net : sb_translator_1.state56_a_5_4
T_8_3_wire_logic_cluster/lc_3/out
T_9_4_lc_trk_g2_3
T_9_4_wire_logic_cluster/lc_1/in_0

End 

Net : sb_translator_1.state56_a_5_cry_1
T_8_3_wire_logic_cluster/lc_2/cout
T_8_3_wire_logic_cluster/lc_3/in_3

Net : sb_translator_1.cntZ0Z_16
T_2_6_wire_logic_cluster/lc_6/out
T_1_5_lc_trk_g3_6
T_1_5_wire_logic_cluster/lc_0/in_3

T_2_6_wire_logic_cluster/lc_6/out
T_1_7_lc_trk_g1_6
T_1_7_wire_logic_cluster/lc_2/in_1

End 

Net : demux_data_in_34
T_3_4_wire_bram/ram/RDATA_4
T_4_4_sp4_h_l_6
T_7_4_sp4_v_t_46
T_7_8_lc_trk_g0_3
T_7_8_wire_logic_cluster/lc_4/in_1

End 

Net : demux.N_888
T_9_9_wire_logic_cluster/lc_1/out
T_9_7_sp4_v_t_47
T_9_10_lc_trk_g1_7
T_9_10_wire_logic_cluster/lc_0/in_0

T_9_9_wire_logic_cluster/lc_1/out
T_9_7_sp4_v_t_47
T_9_11_lc_trk_g0_2
T_9_11_input_2_0
T_9_11_wire_logic_cluster/lc_0/in_2

T_9_9_wire_logic_cluster/lc_1/out
T_8_9_lc_trk_g3_1
T_8_9_wire_logic_cluster/lc_0/in_0

End 

Net : ws2812.bit_counter_0_RNO_0Z0Z_0
T_11_5_wire_logic_cluster/lc_2/out
T_12_4_lc_trk_g2_2
T_12_4_wire_logic_cluster/lc_7/in_1

End 

Net : ws2812.un1_bit_counter_12_cry_1
T_11_5_wire_logic_cluster/lc_1/cout
T_11_5_wire_logic_cluster/lc_2/in_3

Net : sb_translator_1.state_leds_RNIGMAHZ0
T_6_12_wire_logic_cluster/lc_2/out
T_6_8_sp4_v_t_41
T_3_8_sp4_h_l_4
T_4_8_lc_trk_g2_4
T_4_8_wire_logic_cluster/lc_3/in_3

T_6_12_wire_logic_cluster/lc_2/out
T_6_2_sp12_v_t_23
T_6_3_lc_trk_g2_7
T_6_3_wire_logic_cluster/lc_4/in_3

T_6_12_wire_logic_cluster/lc_2/out
T_6_2_sp12_v_t_23
T_6_3_lc_trk_g2_7
T_6_3_wire_logic_cluster/lc_7/in_0

T_6_12_wire_logic_cluster/lc_2/out
T_6_2_sp12_v_t_23
T_6_3_lc_trk_g2_7
T_6_3_wire_logic_cluster/lc_6/in_3

T_6_12_wire_logic_cluster/lc_2/out
T_6_2_sp12_v_t_23
T_6_3_lc_trk_g2_7
T_6_3_wire_logic_cluster/lc_5/in_0

T_6_12_wire_logic_cluster/lc_2/out
T_6_8_sp4_v_t_41
T_7_8_sp4_h_l_9
T_10_4_sp4_v_t_44
T_10_0_span4_vert_37
T_9_3_lc_trk_g2_5
T_9_3_wire_logic_cluster/lc_2/in_1

T_6_12_wire_logic_cluster/lc_2/out
T_6_2_sp12_v_t_23
T_6_3_lc_trk_g2_7
T_6_3_wire_logic_cluster/lc_3/in_0

T_6_12_wire_logic_cluster/lc_2/out
T_6_8_sp4_v_t_41
T_7_8_sp4_h_l_9
T_6_8_lc_trk_g0_1
T_6_8_wire_logic_cluster/lc_1/in_0

T_6_12_wire_logic_cluster/lc_2/out
T_6_8_sp4_v_t_41
T_7_8_sp4_h_l_9
T_6_8_lc_trk_g0_1
T_6_8_wire_logic_cluster/lc_0/in_1

End 

Net : sb_translator_1.stateZ0Z_7
T_9_3_wire_logic_cluster/lc_3/out
T_10_2_sp4_v_t_39
T_7_6_sp4_h_l_2
T_6_6_sp4_v_t_39
T_6_10_sp4_v_t_47
T_6_12_lc_trk_g3_2
T_6_12_wire_logic_cluster/lc_2/in_3

T_9_3_wire_logic_cluster/lc_3/out
T_10_2_sp4_v_t_39
T_7_6_sp4_h_l_2
T_6_6_sp4_v_t_39
T_6_10_sp4_v_t_47
T_6_12_lc_trk_g3_2
T_6_12_wire_logic_cluster/lc_1/in_0

T_9_3_wire_logic_cluster/lc_3/out
T_9_3_lc_trk_g1_3
T_9_3_wire_logic_cluster/lc_2/in_0

T_9_3_wire_logic_cluster/lc_3/out
T_10_2_sp4_v_t_39
T_7_6_sp4_h_l_2
T_6_6_sp4_v_t_39
T_6_2_sp4_v_t_47
T_6_5_lc_trk_g0_7
T_6_5_wire_logic_cluster/lc_1/in_0

T_9_3_wire_logic_cluster/lc_3/out
T_10_2_sp4_v_t_39
T_7_6_sp4_h_l_2
T_6_6_sp4_v_t_39
T_6_2_sp4_v_t_47
T_6_5_lc_trk_g0_7
T_6_5_wire_logic_cluster/lc_3/in_0

T_9_3_wire_logic_cluster/lc_3/out
T_10_2_sp4_v_t_39
T_7_6_sp4_h_l_2
T_6_6_sp4_v_t_39
T_6_2_sp4_v_t_47
T_6_5_lc_trk_g0_7
T_6_5_wire_logic_cluster/lc_5/in_0

T_9_3_wire_logic_cluster/lc_3/out
T_10_2_sp4_v_t_39
T_7_6_sp4_h_l_2
T_6_6_sp4_v_t_39
T_6_2_sp4_v_t_47
T_6_5_lc_trk_g0_7
T_6_5_wire_logic_cluster/lc_7/in_0

T_9_3_wire_logic_cluster/lc_3/out
T_10_2_sp4_v_t_39
T_7_6_sp4_h_l_2
T_6_6_sp4_v_t_39
T_6_10_sp4_v_t_47
T_6_12_lc_trk_g3_2
T_6_12_wire_logic_cluster/lc_0/in_1

T_9_3_wire_logic_cluster/lc_3/out
T_10_2_sp4_v_t_39
T_7_6_sp4_h_l_2
T_6_6_sp4_v_t_39
T_6_2_sp4_v_t_47
T_6_5_lc_trk_g0_7
T_6_5_wire_logic_cluster/lc_0/in_1

T_9_3_wire_logic_cluster/lc_3/out
T_10_2_sp4_v_t_39
T_7_6_sp4_h_l_2
T_6_6_sp4_v_t_39
T_6_2_sp4_v_t_47
T_6_5_lc_trk_g0_7
T_6_5_wire_logic_cluster/lc_2/in_1

T_9_3_wire_logic_cluster/lc_3/out
T_10_2_sp4_v_t_39
T_7_6_sp4_h_l_2
T_6_6_sp4_v_t_39
T_6_2_sp4_v_t_47
T_6_5_lc_trk_g0_7
T_6_5_wire_logic_cluster/lc_4/in_1

T_9_3_wire_logic_cluster/lc_3/out
T_10_2_sp4_v_t_39
T_7_6_sp4_h_l_2
T_6_6_sp4_v_t_39
T_6_2_sp4_v_t_47
T_6_5_lc_trk_g0_7
T_6_5_wire_logic_cluster/lc_6/in_1

T_9_3_wire_logic_cluster/lc_3/out
T_10_2_sp4_v_t_39
T_7_6_sp4_h_l_2
T_3_6_sp4_h_l_5
T_6_6_sp4_v_t_40
T_6_8_lc_trk_g2_5
T_6_8_input_2_3
T_6_8_wire_logic_cluster/lc_3/in_2

End 

Net : sb_translator_1.N_58
T_4_8_wire_logic_cluster/lc_3/out
T_4_7_sp12_v_t_22
T_5_7_sp12_h_l_1
T_6_7_lc_trk_g1_5
T_6_7_wire_logic_cluster/lc_7/in_1

T_4_8_wire_logic_cluster/lc_3/out
T_2_8_sp4_h_l_3
T_5_8_sp4_v_t_38
T_5_10_lc_trk_g3_3
T_5_10_wire_logic_cluster/lc_0/cen

T_4_8_wire_logic_cluster/lc_3/out
T_2_8_sp4_h_l_3
T_5_8_sp4_v_t_38
T_5_10_lc_trk_g3_3
T_5_10_wire_logic_cluster/lc_0/cen

T_4_8_wire_logic_cluster/lc_3/out
T_2_8_sp4_h_l_3
T_5_8_sp4_v_t_38
T_5_10_lc_trk_g3_3
T_5_10_wire_logic_cluster/lc_0/cen

T_4_8_wire_logic_cluster/lc_3/out
T_2_8_sp4_h_l_3
T_5_8_sp4_v_t_38
T_5_10_lc_trk_g3_3
T_5_10_wire_logic_cluster/lc_0/cen

T_4_8_wire_logic_cluster/lc_3/out
T_2_8_sp4_h_l_3
T_5_8_sp4_v_t_38
T_5_10_lc_trk_g3_3
T_5_10_wire_logic_cluster/lc_0/cen

T_4_8_wire_logic_cluster/lc_3/out
T_2_8_sp4_h_l_3
T_5_8_sp4_v_t_38
T_5_10_lc_trk_g3_3
T_5_10_wire_logic_cluster/lc_0/cen

T_4_8_wire_logic_cluster/lc_3/out
T_2_8_sp4_h_l_3
T_5_8_sp4_v_t_38
T_5_10_lc_trk_g3_3
T_5_10_wire_logic_cluster/lc_0/cen

T_4_8_wire_logic_cluster/lc_3/out
T_2_8_sp4_h_l_3
T_5_8_sp4_v_t_38
T_5_10_lc_trk_g3_3
T_5_10_wire_logic_cluster/lc_0/cen

T_4_8_wire_logic_cluster/lc_3/out
T_4_8_lc_trk_g1_3
T_4_8_wire_logic_cluster/lc_0/cen

T_4_8_wire_logic_cluster/lc_3/out
T_5_8_lc_trk_g1_3
T_5_8_wire_logic_cluster/lc_0/cen

T_4_8_wire_logic_cluster/lc_3/out
T_5_8_lc_trk_g1_3
T_5_8_wire_logic_cluster/lc_0/cen

T_4_8_wire_logic_cluster/lc_3/out
T_5_8_lc_trk_g1_3
T_5_8_wire_logic_cluster/lc_0/cen

T_4_8_wire_logic_cluster/lc_3/out
T_5_8_lc_trk_g1_3
T_5_8_wire_logic_cluster/lc_0/cen

T_4_8_wire_logic_cluster/lc_3/out
T_5_8_lc_trk_g1_3
T_5_8_wire_logic_cluster/lc_0/cen

End 

Net : demux_data_in_17
T_10_14_wire_bram/ram/RDATA_2
T_10_10_sp4_v_t_47
T_7_10_sp4_h_l_4
T_8_10_lc_trk_g2_4
T_8_10_wire_logic_cluster/lc_4/in_0

End 

Net : sb_translator_1.cnt_leds_RNI48HTZ0Z_14
T_8_6_wire_logic_cluster/lc_3/out
T_9_3_sp4_v_t_47
T_8_4_lc_trk_g3_7
T_8_4_input_2_6
T_8_4_wire_logic_cluster/lc_6/in_2

End 

Net : sb_translator_1.num_leds_RNICJVN1Z0Z_10
T_6_4_wire_logic_cluster/lc_5/out
T_7_4_sp4_h_l_10
T_8_4_lc_trk_g3_2
T_8_4_wire_logic_cluster/lc_2/in_1

End 

Net : ws2812.bit_counter_0_RNIQAT2Z0Z_0
T_11_4_wire_logic_cluster/lc_1/out
T_12_5_lc_trk_g2_1
T_12_5_wire_logic_cluster/lc_2/in_1

End 

Net : demux_data_in_7
T_10_1_wire_bram/ram/RDATA_14
T_10_0_span12_vert_18
T_10_5_sp4_v_t_38
T_9_9_lc_trk_g1_3
T_9_9_wire_logic_cluster/lc_1/in_1

End 

Net : demux_data_in_64
T_3_12_wire_bram/ram/RDATA_0
T_4_11_sp4_v_t_47
T_5_11_sp4_h_l_3
T_7_11_lc_trk_g2_6
T_7_11_wire_logic_cluster/lc_1/in_1

End 

Net : demux_data_in_46
T_3_5_wire_bram/ram/RDATA_12
T_3_0_span12_vert_14
T_4_8_sp12_h_l_1
T_9_8_lc_trk_g1_5
T_9_8_wire_logic_cluster/lc_2/in_0

End 

Net : sb_translator_1.cnt_ledsZ0Z_13
T_7_5_wire_logic_cluster/lc_5/out
T_8_6_lc_trk_g2_5
T_8_6_wire_logic_cluster/lc_6/in_3

T_7_5_wire_logic_cluster/lc_5/out
T_8_6_lc_trk_g2_5
T_8_6_wire_logic_cluster/lc_2/in_3

T_7_5_wire_logic_cluster/lc_5/out
T_7_5_lc_trk_g1_5
T_7_5_wire_logic_cluster/lc_5/in_1

End 

Net : demux_data_in_97
T_10_8_wire_bram/ram/RDATA_2
T_10_6_sp4_v_t_39
T_7_10_sp4_h_l_7
T_8_10_lc_trk_g3_7
T_8_10_input_2_4
T_8_10_wire_logic_cluster/lc_4/in_2

End 

Net : sb_translator_1.state56_a_5_3
T_8_3_wire_logic_cluster/lc_2/out
T_9_4_lc_trk_g3_2
T_9_4_input_2_1
T_9_4_wire_logic_cluster/lc_1/in_2

End 

Net : sb_translator_1.state56_a_5_cry_0
T_8_3_wire_logic_cluster/lc_1/cout
T_8_3_wire_logic_cluster/lc_2/in_3

Net : ws2812.data_RNOZ0Z_11
T_12_5_wire_logic_cluster/lc_7/out
T_12_6_lc_trk_g1_7
T_12_6_wire_logic_cluster/lc_4/in_0

End 

Net : ws2812.un6_data_cry_6
T_12_5_wire_logic_cluster/lc_6/cout
T_12_5_wire_logic_cluster/lc_7/in_3

Net : demux_data_in_45
T_3_5_wire_bram/ram/RDATA_10
T_4_4_sp4_v_t_43
T_5_8_sp4_h_l_0
T_8_8_sp4_v_t_40
T_8_11_lc_trk_g1_0
T_8_11_wire_logic_cluster/lc_6/in_1

End 

Net : sb_translator_1.cnt_ledsZ0Z_12
T_7_5_wire_logic_cluster/lc_4/out
T_6_4_lc_trk_g3_4
T_6_4_wire_logic_cluster/lc_2/in_1

T_7_5_wire_logic_cluster/lc_4/out
T_6_4_lc_trk_g3_4
T_6_4_input_2_3
T_6_4_wire_logic_cluster/lc_3/in_2

T_7_5_wire_logic_cluster/lc_4/out
T_6_5_sp4_h_l_0
T_9_5_sp4_v_t_40
T_8_9_lc_trk_g1_5
T_8_9_wire_logic_cluster/lc_5/in_1

T_7_5_wire_logic_cluster/lc_4/out
T_7_4_sp4_v_t_40
T_4_8_sp4_h_l_5
T_5_8_lc_trk_g2_5
T_5_8_wire_logic_cluster/lc_6/in_1

T_7_5_wire_logic_cluster/lc_4/out
T_7_4_sp4_v_t_40
T_4_8_sp4_h_l_5
T_5_8_lc_trk_g2_5
T_5_8_input_2_3
T_5_8_wire_logic_cluster/lc_3/in_2

T_7_5_wire_logic_cluster/lc_4/out
T_7_4_sp4_v_t_40
T_4_8_sp4_h_l_5
T_5_8_lc_trk_g2_5
T_5_8_input_2_1
T_5_8_wire_logic_cluster/lc_1/in_2

T_7_5_wire_logic_cluster/lc_4/out
T_7_5_lc_trk_g3_4
T_7_5_wire_logic_cluster/lc_4/in_1

End 

Net : sb_translator_1.num_leds_RNIP02R1Z0Z_11
T_6_4_wire_logic_cluster/lc_2/out
T_6_4_sp4_h_l_9
T_8_4_lc_trk_g2_4
T_8_4_wire_logic_cluster/lc_3/in_1

End 

Net : sb_translator_1.cnt_leds_RNIBJ2R1Z0Z_15
T_8_6_wire_logic_cluster/lc_4/out
T_9_2_sp4_v_t_44
T_8_4_lc_trk_g2_1
T_8_4_wire_logic_cluster/lc_6/in_1

End 

Net : ws2812.un1_bit_counter_12_cry_8
T_11_6_wire_logic_cluster/lc_0/cout
T_11_6_wire_logic_cluster/lc_1/in_3

Net : demux_data_in_50
T_3_8_wire_bram/ram/RDATA_4
T_4_5_sp4_v_t_47
T_5_9_sp4_h_l_10
T_5_9_lc_trk_g0_7
T_5_9_wire_logic_cluster/lc_1/in_0

End 

Net : rgb_data_out_12
T_9_7_wire_logic_cluster/lc_3/out
T_10_4_sp4_v_t_47
T_11_8_sp4_h_l_4
T_11_8_lc_trk_g1_1
T_11_8_wire_logic_cluster/lc_0/in_0

End 

Net : ws2812.N_108_cascade_
T_11_8_wire_logic_cluster/lc_4/ltout
T_11_8_wire_logic_cluster/lc_5/in_2

End 

Net : ws2812.rgb_data_pmux_22_i_m2_ns_1_cascade_
T_11_8_wire_logic_cluster/lc_3/ltout
T_11_8_wire_logic_cluster/lc_4/in_2

End 

Net : ws2812.rgb_counter_RNI2H7OZ0Z_2
T_11_8_wire_logic_cluster/lc_0/out
T_11_8_lc_trk_g2_0
T_11_8_wire_logic_cluster/lc_3/in_3

End 

Net : demux_data_in_12
T_10_11_wire_bram/ram/RDATA_8
T_10_10_sp4_v_t_46
T_11_10_sp4_h_l_4
T_10_6_sp4_v_t_44
T_9_8_lc_trk_g2_1
T_9_8_wire_logic_cluster/lc_6/in_1

End 

Net : demux_data_in_65
T_3_12_wire_bram/ram/RDATA_2
T_4_10_sp4_v_t_38
T_5_10_sp4_h_l_3
T_9_10_sp4_h_l_6
T_8_10_lc_trk_g1_6
T_8_10_wire_logic_cluster/lc_5/in_0

End 

Net : rgb_data_out_7
T_13_7_wire_logic_cluster/lc_4/out
T_13_7_lc_trk_g0_4
T_13_7_wire_logic_cluster/lc_1/in_3

End 

Net : sb_translator_1.num_leds_RNIU1HTZ0Z_11
T_6_4_wire_logic_cluster/lc_3/out
T_6_4_sp4_h_l_11
T_8_4_lc_trk_g2_6
T_8_4_input_2_4
T_8_4_wire_logic_cluster/lc_4/in_2

T_6_4_wire_logic_cluster/lc_3/out
T_6_4_sp4_h_l_11
T_9_4_sp4_v_t_46
T_8_6_lc_trk_g0_0
T_8_6_wire_logic_cluster/lc_2/in_0

End 

Net : bfn_11_6_0_
T_11_6_wire_logic_cluster/carry_in_mux/cout
T_11_6_wire_logic_cluster/lc_0/in_3

Net : demux.N_906_cascade_
T_7_11_wire_logic_cluster/lc_4/ltout
T_7_11_wire_logic_cluster/lc_5/in_2

End 

Net : demux.N_424_i_0_o2_0Z0Z_3
T_7_11_wire_logic_cluster/lc_5/out
T_7_10_lc_trk_g0_5
T_7_10_wire_logic_cluster/lc_5/in_0

End 

Net : demux_data_in_108
T_10_9_wire_bram/ram/RDATA_8
T_9_8_lc_trk_g2_7
T_9_8_wire_logic_cluster/lc_4/in_3

End 

Net : ws2812.rgb_counterZ0Z_0
T_9_5_wire_logic_cluster/lc_1/out
T_10_3_sp4_v_t_46
T_11_7_sp4_h_l_11
T_12_7_lc_trk_g2_3
T_12_7_wire_logic_cluster/lc_2/in_1

T_9_5_wire_logic_cluster/lc_1/out
T_10_3_sp4_v_t_46
T_11_7_sp4_h_l_11
T_12_7_lc_trk_g2_3
T_12_7_wire_logic_cluster/lc_3/in_0

T_9_5_wire_logic_cluster/lc_1/out
T_8_5_sp4_h_l_10
T_11_5_sp4_v_t_47
T_11_8_lc_trk_g1_7
T_11_8_wire_logic_cluster/lc_3/in_1

T_9_5_wire_logic_cluster/lc_1/out
T_10_5_sp4_h_l_2
T_13_5_sp4_v_t_39
T_13_8_lc_trk_g0_7
T_13_8_wire_logic_cluster/lc_2/in_1

T_9_5_wire_logic_cluster/lc_1/out
T_8_5_sp4_h_l_10
T_11_5_sp4_v_t_47
T_11_8_lc_trk_g1_7
T_11_8_wire_logic_cluster/lc_4/in_0

T_9_5_wire_logic_cluster/lc_1/out
T_10_5_sp4_h_l_2
T_13_5_sp4_v_t_39
T_12_8_lc_trk_g2_7
T_12_8_wire_logic_cluster/lc_0/in_1

T_9_5_wire_logic_cluster/lc_1/out
T_9_5_lc_trk_g3_1
T_9_5_wire_logic_cluster/lc_1/in_3

T_9_5_wire_logic_cluster/lc_1/out
T_10_5_sp4_h_l_2
T_13_5_sp4_h_r_10
T_13_5_sp4_v_t_41
T_13_8_lc_trk_g1_1
T_13_8_wire_logic_cluster/lc_6/in_0

End 

Net : rgb_data_out_15
T_9_7_wire_logic_cluster/lc_6/out
T_10_4_sp4_v_t_37
T_11_8_sp4_h_l_0
T_11_8_lc_trk_g1_5
T_11_8_wire_logic_cluster/lc_1/in_1

End 

Net : ws2812.rgb_counter_RNIFI3MZ0Z_2
T_11_8_wire_logic_cluster/lc_1/out
T_11_8_lc_trk_g0_1
T_11_8_wire_logic_cluster/lc_4/in_1

End 

Net : sb_translator_1.cnt_leds_RNIE5NC1Z0Z_15
T_8_6_wire_logic_cluster/lc_5/out
T_9_2_sp4_v_t_46
T_8_4_lc_trk_g2_3
T_8_4_input_2_7
T_8_4_wire_logic_cluster/lc_7/in_2

End 

Net : demux_data_in_51
T_3_8_wire_bram/ram/RDATA_6
T_4_9_lc_trk_g3_1
T_4_9_wire_logic_cluster/lc_4/in_0

End 

Net : sb_translator_1.cnt_ledsZ0Z_14
T_7_5_wire_logic_cluster/lc_6/out
T_8_6_lc_trk_g2_6
T_8_6_wire_logic_cluster/lc_3/in_3

T_7_5_wire_logic_cluster/lc_6/out
T_8_6_lc_trk_g2_6
T_8_6_wire_logic_cluster/lc_7/in_3

T_7_5_wire_logic_cluster/lc_6/out
T_7_5_lc_trk_g1_6
T_7_5_wire_logic_cluster/lc_6/in_1

End 

Net : sb_translator_1.state56_a_5_cry_3
T_8_3_wire_logic_cluster/lc_4/cout
T_8_3_wire_logic_cluster/lc_5/in_3

Net : sb_translator_1.state56_a_5_6
T_8_3_wire_logic_cluster/lc_5/out
T_9_3_lc_trk_g1_5
T_9_3_wire_logic_cluster/lc_0/in_0

End 

Net : ws2812.un6_data_axb_6
T_11_4_wire_logic_cluster/lc_7/out
T_12_5_lc_trk_g2_7
T_12_5_wire_logic_cluster/lc_6/in_1

End 

Net : sb_translator_1.cnt_ledsZ0Z_16
T_7_6_wire_logic_cluster/lc_0/out
T_8_6_lc_trk_g1_0
T_8_6_wire_logic_cluster/lc_0/in_3

T_7_6_wire_logic_cluster/lc_0/out
T_7_6_lc_trk_g0_0
T_7_6_wire_logic_cluster/lc_0/in_0

End 

Net : sb_translator_1.num_leds_RNIOJBMZ0Z_15
T_8_6_wire_logic_cluster/lc_1/out
T_8_3_sp4_v_t_42
T_8_4_lc_trk_g2_2
T_8_4_wire_logic_cluster/lc_7/in_1

End 

Net : sb_translator_1.cnt_leds_i_16_cascade_
T_8_6_wire_logic_cluster/lc_0/ltout
T_8_6_wire_logic_cluster/lc_1/in_2

End 

Net : ws2812.un6_data_cry_10
T_12_6_wire_logic_cluster/lc_2/cout
T_12_6_wire_logic_cluster/lc_3/in_3

Net : ws2812.data_RNOZ0Z_6
T_12_6_wire_logic_cluster/lc_3/out
T_12_6_lc_trk_g0_3
T_12_6_wire_logic_cluster/lc_7/in_0

End 

Net : ws2812.new_data_req_e_1
T_6_8_wire_logic_cluster/lc_4/out
T_7_8_sp4_h_l_8
T_10_4_sp4_v_t_45
T_9_6_lc_trk_g0_3
T_9_6_wire_logic_cluster/lc_7/in_0

End 

Net : sb_translator_1.N_59
T_6_9_wire_logic_cluster/lc_2/out
T_6_8_lc_trk_g0_2
T_6_8_wire_logic_cluster/lc_1/in_3

End 

Net : sb_translator_1.send_leds_n_1_sqmuxa
T_6_3_wire_logic_cluster/lc_4/out
T_6_2_sp4_v_t_40
T_6_6_sp4_v_t_45
T_6_9_lc_trk_g0_5
T_6_9_wire_logic_cluster/lc_2/in_3

T_6_3_wire_logic_cluster/lc_4/out
T_6_2_sp4_v_t_40
T_6_6_sp4_v_t_45
T_6_8_lc_trk_g3_0
T_6_8_wire_logic_cluster/lc_3/in_0

T_6_3_wire_logic_cluster/lc_4/out
T_6_2_sp4_v_t_40
T_6_6_sp4_v_t_45
T_6_8_lc_trk_g3_0
T_6_8_wire_logic_cluster/lc_2/in_3

End 

Net : rgb_data_out_11
T_11_9_wire_logic_cluster/lc_1/out
T_11_7_sp4_v_t_47
T_11_8_lc_trk_g3_7
T_11_8_wire_logic_cluster/lc_1/in_3

End 

Net : sb_translator_1.cnt_ram_read_RNIPFJ32Z0Z_1
T_6_3_wire_logic_cluster/lc_3/out
T_4_3_sp4_h_l_3
T_7_3_sp4_v_t_38
T_7_5_lc_trk_g3_3
T_7_5_wire_logic_cluster/lc_0/cen

T_6_3_wire_logic_cluster/lc_3/out
T_4_3_sp4_h_l_3
T_7_3_sp4_v_t_38
T_7_5_lc_trk_g3_3
T_7_5_wire_logic_cluster/lc_0/cen

T_6_3_wire_logic_cluster/lc_3/out
T_4_3_sp4_h_l_3
T_7_3_sp4_v_t_38
T_7_5_lc_trk_g3_3
T_7_5_wire_logic_cluster/lc_0/cen

T_6_3_wire_logic_cluster/lc_3/out
T_4_3_sp4_h_l_3
T_7_3_sp4_v_t_38
T_7_5_lc_trk_g3_3
T_7_5_wire_logic_cluster/lc_0/cen

T_6_3_wire_logic_cluster/lc_3/out
T_4_3_sp4_h_l_3
T_7_3_sp4_v_t_38
T_7_5_lc_trk_g3_3
T_7_5_wire_logic_cluster/lc_0/cen

T_6_3_wire_logic_cluster/lc_3/out
T_4_3_sp4_h_l_3
T_7_3_sp4_v_t_38
T_7_5_lc_trk_g3_3
T_7_5_wire_logic_cluster/lc_0/cen

T_6_3_wire_logic_cluster/lc_3/out
T_4_3_sp4_h_l_3
T_7_3_sp4_v_t_38
T_7_5_lc_trk_g3_3
T_7_5_wire_logic_cluster/lc_0/cen

T_6_3_wire_logic_cluster/lc_3/out
T_4_3_sp4_h_l_3
T_7_3_sp4_v_t_38
T_7_5_lc_trk_g3_3
T_7_5_wire_logic_cluster/lc_0/cen

T_6_3_wire_logic_cluster/lc_3/out
T_7_2_sp4_v_t_39
T_7_6_lc_trk_g0_2
T_7_6_wire_logic_cluster/lc_3/cen

T_6_3_wire_logic_cluster/lc_3/out
T_7_4_lc_trk_g3_3
T_7_4_wire_logic_cluster/lc_0/cen

T_6_3_wire_logic_cluster/lc_3/out
T_7_4_lc_trk_g3_3
T_7_4_wire_logic_cluster/lc_0/cen

T_6_3_wire_logic_cluster/lc_3/out
T_7_4_lc_trk_g3_3
T_7_4_wire_logic_cluster/lc_0/cen

T_6_3_wire_logic_cluster/lc_3/out
T_7_4_lc_trk_g3_3
T_7_4_wire_logic_cluster/lc_0/cen

T_6_3_wire_logic_cluster/lc_3/out
T_7_4_lc_trk_g3_3
T_7_4_wire_logic_cluster/lc_0/cen

T_6_3_wire_logic_cluster/lc_3/out
T_7_4_lc_trk_g3_3
T_7_4_wire_logic_cluster/lc_0/cen

T_6_3_wire_logic_cluster/lc_3/out
T_7_4_lc_trk_g3_3
T_7_4_wire_logic_cluster/lc_0/cen

T_6_3_wire_logic_cluster/lc_3/out
T_7_4_lc_trk_g3_3
T_7_4_wire_logic_cluster/lc_0/cen

End 

Net : sb_translator_1.state_ledsZ0
T_6_8_wire_logic_cluster/lc_2/out
T_6_6_sp12_v_t_23
T_6_12_lc_trk_g3_4
T_6_12_wire_logic_cluster/lc_2/in_1

T_6_8_wire_logic_cluster/lc_2/out
T_6_6_sp12_v_t_23
T_6_12_lc_trk_g3_4
T_6_12_input_2_1
T_6_12_wire_logic_cluster/lc_1/in_2

T_6_8_wire_logic_cluster/lc_2/out
T_6_8_lc_trk_g2_2
T_6_8_input_2_2
T_6_8_wire_logic_cluster/lc_2/in_2

End 

Net : sb_translator_1.num_leds_1_sqmuxa
T_6_9_wire_logic_cluster/lc_1/out
T_6_0_span12_vert_18
T_6_3_lc_trk_g2_6
T_6_3_wire_logic_cluster/lc_3/in_3

T_6_9_wire_logic_cluster/lc_1/out
T_6_9_sp4_h_l_7
T_5_5_sp4_v_t_42
T_5_1_sp4_v_t_38
T_5_0_span4_vert_3
T_5_1_sp4_v_t_43
T_4_2_lc_trk_g3_3
T_4_2_wire_logic_cluster/lc_3/cen

T_6_9_wire_logic_cluster/lc_1/out
T_6_9_sp4_h_l_7
T_5_5_sp4_v_t_42
T_5_1_sp4_v_t_38
T_5_0_span4_vert_3
T_5_1_sp4_v_t_43
T_4_2_lc_trk_g3_3
T_4_2_wire_logic_cluster/lc_3/cen

T_6_9_wire_logic_cluster/lc_1/out
T_6_9_sp4_h_l_7
T_5_5_sp4_v_t_42
T_5_1_sp4_v_t_38
T_5_0_span4_vert_3
T_5_1_sp4_v_t_43
T_5_4_lc_trk_g1_3
T_5_4_wire_logic_cluster/lc_0/cen

T_6_9_wire_logic_cluster/lc_1/out
T_6_9_sp4_h_l_7
T_5_5_sp4_v_t_42
T_5_1_sp4_v_t_38
T_5_0_span4_vert_3
T_5_1_sp4_v_t_43
T_5_4_lc_trk_g1_3
T_5_4_wire_logic_cluster/lc_0/cen

T_6_9_wire_logic_cluster/lc_1/out
T_6_9_sp4_h_l_7
T_5_5_sp4_v_t_42
T_5_1_sp4_v_t_38
T_5_0_span4_vert_3
T_5_1_sp4_v_t_43
T_5_4_lc_trk_g1_3
T_5_4_wire_logic_cluster/lc_0/cen

T_6_9_wire_logic_cluster/lc_1/out
T_7_7_sp4_v_t_46
T_7_3_sp4_v_t_42
T_8_3_sp4_h_l_7
T_9_3_lc_trk_g3_7
T_9_3_wire_logic_cluster/lc_3/in_3

T_6_9_wire_logic_cluster/lc_1/out
T_7_7_sp4_v_t_46
T_7_3_sp4_v_t_42
T_7_5_lc_trk_g2_7
T_7_5_wire_logic_cluster/lc_3/in_0

T_6_9_wire_logic_cluster/lc_1/out
T_7_7_sp4_v_t_46
T_7_3_sp4_v_t_42
T_7_5_lc_trk_g2_7
T_7_5_wire_logic_cluster/lc_5/in_0

T_6_9_wire_logic_cluster/lc_1/out
T_7_7_sp4_v_t_46
T_7_3_sp4_v_t_42
T_7_5_lc_trk_g2_7
T_7_5_wire_logic_cluster/lc_7/in_0

T_6_9_wire_logic_cluster/lc_1/out
T_7_7_sp4_v_t_46
T_7_3_sp4_v_t_42
T_7_5_lc_trk_g2_7
T_7_5_wire_logic_cluster/lc_1/in_0

T_6_9_wire_logic_cluster/lc_1/out
T_7_7_sp4_v_t_46
T_7_3_sp4_v_t_39
T_7_5_lc_trk_g2_2
T_7_5_wire_logic_cluster/lc_2/in_0

T_6_9_wire_logic_cluster/lc_1/out
T_7_7_sp4_v_t_46
T_7_3_sp4_v_t_39
T_7_5_lc_trk_g2_2
T_7_5_wire_logic_cluster/lc_4/in_0

T_6_9_wire_logic_cluster/lc_1/out
T_7_7_sp4_v_t_46
T_7_3_sp4_v_t_39
T_7_5_lc_trk_g2_2
T_7_5_wire_logic_cluster/lc_6/in_0

T_6_9_wire_logic_cluster/lc_1/out
T_7_7_sp4_v_t_46
T_7_3_sp4_v_t_39
T_7_5_lc_trk_g2_2
T_7_5_wire_logic_cluster/lc_0/in_0

T_6_9_wire_logic_cluster/lc_1/out
T_7_7_sp4_v_t_46
T_7_3_sp4_v_t_39
T_7_4_lc_trk_g2_7
T_7_4_wire_logic_cluster/lc_1/in_0

T_6_9_wire_logic_cluster/lc_1/out
T_7_7_sp4_v_t_46
T_7_3_sp4_v_t_39
T_7_4_lc_trk_g2_7
T_7_4_wire_logic_cluster/lc_3/in_0

T_6_9_wire_logic_cluster/lc_1/out
T_7_7_sp4_v_t_46
T_7_3_sp4_v_t_39
T_7_4_lc_trk_g2_7
T_7_4_wire_logic_cluster/lc_5/in_0

T_6_9_wire_logic_cluster/lc_1/out
T_7_7_sp4_v_t_46
T_7_3_sp4_v_t_39
T_7_4_lc_trk_g2_7
T_7_4_wire_logic_cluster/lc_7/in_0

T_6_9_wire_logic_cluster/lc_1/out
T_7_7_sp4_v_t_46
T_7_3_sp4_v_t_42
T_7_4_lc_trk_g2_2
T_7_4_wire_logic_cluster/lc_0/in_0

T_6_9_wire_logic_cluster/lc_1/out
T_7_7_sp4_v_t_46
T_7_3_sp4_v_t_42
T_7_4_lc_trk_g2_2
T_7_4_wire_logic_cluster/lc_2/in_0

T_6_9_wire_logic_cluster/lc_1/out
T_7_7_sp4_v_t_46
T_7_3_sp4_v_t_42
T_7_4_lc_trk_g2_2
T_7_4_wire_logic_cluster/lc_4/in_0

T_6_9_wire_logic_cluster/lc_1/out
T_7_7_sp4_v_t_46
T_7_3_sp4_v_t_42
T_7_4_lc_trk_g2_2
T_7_4_wire_logic_cluster/lc_6/in_0

T_6_9_wire_logic_cluster/lc_1/out
T_7_7_sp4_v_t_46
T_7_3_sp4_v_t_42
T_7_6_lc_trk_g1_2
T_7_6_wire_logic_cluster/lc_0/in_1

T_6_9_wire_logic_cluster/lc_1/out
T_6_9_sp4_h_l_7
T_5_5_sp4_v_t_42
T_5_1_sp4_v_t_38
T_5_3_lc_trk_g3_3
T_5_3_wire_logic_cluster/lc_1/cen

T_6_9_wire_logic_cluster/lc_1/out
T_6_9_sp4_h_l_7
T_5_5_sp4_v_t_42
T_5_1_sp4_v_t_38
T_5_3_lc_trk_g3_3
T_5_3_wire_logic_cluster/lc_1/cen

T_6_9_wire_logic_cluster/lc_1/out
T_6_9_sp4_h_l_7
T_5_5_sp4_v_t_42
T_5_1_sp4_v_t_38
T_5_3_lc_trk_g3_3
T_5_3_wire_logic_cluster/lc_1/cen

T_6_9_wire_logic_cluster/lc_1/out
T_6_9_sp4_h_l_7
T_5_5_sp4_v_t_42
T_5_1_sp4_v_t_38
T_5_3_lc_trk_g3_3
T_5_3_wire_logic_cluster/lc_1/cen

T_6_9_wire_logic_cluster/lc_1/out
T_6_9_sp4_h_l_7
T_5_5_sp4_v_t_42
T_5_1_sp4_v_t_38
T_5_3_lc_trk_g3_3
T_5_3_wire_logic_cluster/lc_1/cen

T_6_9_wire_logic_cluster/lc_1/out
T_6_9_sp4_h_l_7
T_5_5_sp4_v_t_42
T_5_1_sp4_v_t_38
T_5_3_lc_trk_g3_3
T_5_3_wire_logic_cluster/lc_1/cen

T_6_9_wire_logic_cluster/lc_1/out
T_6_9_sp4_h_l_7
T_5_5_sp4_v_t_42
T_5_1_sp4_v_t_38
T_5_3_lc_trk_g3_3
T_5_3_wire_logic_cluster/lc_1/cen

T_6_9_wire_logic_cluster/lc_1/out
T_6_9_sp4_h_l_7
T_5_5_sp4_v_t_42
T_5_1_sp4_v_t_38
T_5_3_lc_trk_g3_3
T_5_3_wire_logic_cluster/lc_1/cen

T_6_9_wire_logic_cluster/lc_1/out
T_6_9_sp4_h_l_7
T_5_5_sp4_v_t_42
T_6_5_sp4_h_l_7
T_8_5_lc_trk_g2_2
T_8_5_wire_logic_cluster/lc_3/cen

T_6_9_wire_logic_cluster/lc_1/out
T_7_7_sp4_v_t_46
T_7_3_sp4_v_t_42
T_7_0_span4_vert_27
T_6_3_lc_trk_g1_3
T_6_3_wire_logic_cluster/lc_0/cen

T_6_9_wire_logic_cluster/lc_1/out
T_7_7_sp4_v_t_46
T_7_3_sp4_v_t_42
T_7_0_span4_vert_27
T_6_3_lc_trk_g1_3
T_6_3_wire_logic_cluster/lc_0/cen

T_6_9_wire_logic_cluster/lc_1/out
T_7_7_sp4_v_t_46
T_6_8_lc_trk_g3_6
T_6_8_wire_logic_cluster/lc_2/in_1

T_6_9_wire_logic_cluster/lc_1/out
T_7_7_sp4_v_t_46
T_6_8_lc_trk_g3_6
T_6_8_wire_logic_cluster/lc_0/in_3

End 

Net : sb_translator_1.stateZ0Z_0
T_9_3_wire_logic_cluster/lc_5/out
T_9_2_sp4_v_t_42
T_6_6_sp4_h_l_0
T_2_6_sp4_h_l_8
T_1_6_sp4_v_t_39
T_1_9_lc_trk_g1_7
T_1_9_wire_logic_cluster/lc_6/in_0

T_9_3_wire_logic_cluster/lc_5/out
T_9_2_sp4_v_t_42
T_6_6_sp4_h_l_0
T_5_6_sp4_v_t_37
T_4_8_lc_trk_g1_0
T_4_8_wire_logic_cluster/lc_3/in_0

T_9_3_wire_logic_cluster/lc_5/out
T_9_2_sp4_v_t_42
T_6_6_sp4_h_l_0
T_5_6_sp4_v_t_37
T_4_8_lc_trk_g1_0
T_4_8_wire_logic_cluster/lc_4/in_3

T_9_3_wire_logic_cluster/lc_5/out
T_9_2_sp4_v_t_42
T_6_6_sp4_h_l_0
T_5_6_sp4_v_t_37
T_4_8_lc_trk_g1_0
T_4_8_wire_logic_cluster/lc_7/in_0

T_9_3_wire_logic_cluster/lc_5/out
T_9_2_sp4_v_t_42
T_6_6_sp4_h_l_0
T_5_6_sp4_v_t_37
T_4_8_lc_trk_g1_0
T_4_8_wire_logic_cluster/lc_1/in_0

T_9_3_wire_logic_cluster/lc_5/out
T_9_2_sp4_v_t_42
T_9_6_sp4_v_t_42
T_8_9_lc_trk_g3_2
T_8_9_wire_logic_cluster/lc_5/in_0

T_9_3_wire_logic_cluster/lc_5/out
T_9_2_sp4_v_t_42
T_6_6_sp4_h_l_0
T_2_6_sp4_h_l_8
T_1_6_sp4_v_t_39
T_1_7_lc_trk_g2_7
T_1_7_wire_logic_cluster/lc_4/in_1

T_9_3_wire_logic_cluster/lc_5/out
T_8_3_sp4_h_l_2
T_4_3_sp4_h_l_2
T_3_3_sp4_v_t_39
T_2_7_lc_trk_g1_2
T_2_7_wire_logic_cluster/lc_3/in_0

T_9_3_wire_logic_cluster/lc_5/out
T_8_3_sp4_h_l_2
T_4_3_sp4_h_l_2
T_3_3_sp4_v_t_39
T_2_7_lc_trk_g1_2
T_2_7_wire_logic_cluster/lc_5/in_0

T_9_3_wire_logic_cluster/lc_5/out
T_8_3_sp4_h_l_2
T_4_3_sp4_h_l_2
T_3_3_sp4_v_t_39
T_2_7_lc_trk_g1_2
T_2_7_wire_logic_cluster/lc_4/in_3

T_9_3_wire_logic_cluster/lc_5/out
T_9_2_sp4_v_t_42
T_6_6_sp4_h_l_0
T_5_6_sp4_v_t_37
T_5_8_lc_trk_g2_0
T_5_8_wire_logic_cluster/lc_6/in_0

T_9_3_wire_logic_cluster/lc_5/out
T_9_2_sp4_v_t_42
T_6_6_sp4_h_l_0
T_5_6_sp4_v_t_37
T_4_8_lc_trk_g1_0
T_4_8_wire_logic_cluster/lc_0/in_3

T_9_3_wire_logic_cluster/lc_5/out
T_8_3_sp4_h_l_2
T_4_3_sp4_h_l_2
T_3_3_sp4_v_t_39
T_2_7_lc_trk_g1_2
T_2_7_wire_logic_cluster/lc_6/in_3

T_9_3_wire_logic_cluster/lc_5/out
T_9_2_sp4_v_t_42
T_6_6_sp4_h_l_0
T_5_6_sp4_v_t_37
T_5_8_lc_trk_g2_0
T_5_8_wire_logic_cluster/lc_3/in_3

T_9_3_wire_logic_cluster/lc_5/out
T_9_2_sp4_v_t_42
T_6_6_sp4_h_l_0
T_5_6_sp4_v_t_37
T_4_8_lc_trk_g0_0
T_4_8_wire_logic_cluster/lc_5/in_1

T_9_3_wire_logic_cluster/lc_5/out
T_9_2_sp4_v_t_42
T_6_6_sp4_h_l_0
T_5_6_sp4_v_t_37
T_4_8_lc_trk_g0_0
T_4_8_input_2_6
T_4_8_wire_logic_cluster/lc_6/in_2

T_9_3_wire_logic_cluster/lc_5/out
T_9_2_sp4_v_t_42
T_6_6_sp4_h_l_0
T_5_6_sp4_v_t_37
T_5_8_lc_trk_g2_0
T_5_8_wire_logic_cluster/lc_1/in_3

T_9_3_wire_logic_cluster/lc_5/out
T_8_3_sp4_h_l_2
T_7_3_sp4_v_t_45
T_6_7_lc_trk_g2_0
T_6_7_wire_logic_cluster/lc_5/in_1

T_9_3_wire_logic_cluster/lc_5/out
T_9_2_sp4_v_t_42
T_6_6_sp4_h_l_0
T_2_6_sp4_h_l_8
T_1_6_sp4_v_t_39
T_1_10_sp4_v_t_47
T_1_11_lc_trk_g2_7
T_1_11_wire_logic_cluster/lc_6/in_1

T_9_3_wire_logic_cluster/lc_5/out
T_9_2_sp4_v_t_42
T_6_6_sp4_h_l_0
T_2_6_sp4_h_l_8
T_1_6_sp4_v_t_39
T_1_9_lc_trk_g1_7
T_1_9_wire_logic_cluster/lc_4/in_0

T_9_3_wire_logic_cluster/lc_5/out
T_9_2_sp4_v_t_42
T_6_6_sp4_h_l_0
T_2_6_sp4_h_l_8
T_1_6_sp4_v_t_45
T_1_8_lc_trk_g2_0
T_1_8_wire_logic_cluster/lc_5/in_1

T_9_3_wire_logic_cluster/lc_5/out
T_9_2_sp4_v_t_42
T_6_6_sp4_h_l_0
T_2_6_sp4_h_l_8
T_1_6_sp4_v_t_39
T_1_8_lc_trk_g3_2
T_1_8_wire_logic_cluster/lc_4/in_1

T_9_3_wire_logic_cluster/lc_5/out
T_9_2_sp4_v_t_42
T_6_6_sp4_h_l_0
T_2_6_sp4_h_l_8
T_1_6_sp4_v_t_39
T_0_10_lc_trk_g1_2
T_0_10_wire_logic_cluster/lc_4/in_3

T_9_3_wire_logic_cluster/lc_5/out
T_9_2_sp4_v_t_42
T_6_6_sp4_h_l_0
T_2_6_sp4_h_l_8
T_1_6_sp4_v_t_39
T_1_8_lc_trk_g3_2
T_1_8_wire_logic_cluster/lc_2/in_3

T_9_3_wire_logic_cluster/lc_5/out
T_9_2_sp4_v_t_42
T_6_6_sp4_h_l_0
T_2_6_sp4_h_l_8
T_1_6_sp4_v_t_39
T_1_9_lc_trk_g1_7
T_1_9_wire_logic_cluster/lc_5/in_3

T_9_3_wire_logic_cluster/lc_5/out
T_8_3_sp4_h_l_2
T_4_3_sp4_h_l_2
T_3_3_sp4_v_t_39
T_2_7_lc_trk_g1_2
T_2_7_wire_logic_cluster/lc_7/in_0

T_9_3_wire_logic_cluster/lc_5/out
T_9_2_sp4_v_t_42
T_6_6_sp4_h_l_0
T_2_6_sp4_h_l_8
T_4_6_lc_trk_g3_5
T_4_6_wire_logic_cluster/lc_0/in_0

T_9_3_wire_logic_cluster/lc_5/out
T_9_2_sp4_v_t_42
T_6_6_sp4_h_l_0
T_2_6_sp4_h_l_8
T_4_6_lc_trk_g3_5
T_4_6_wire_logic_cluster/lc_2/in_0

T_9_3_wire_logic_cluster/lc_5/out
T_8_3_sp4_h_l_2
T_7_3_sp4_v_t_45
T_7_7_sp4_v_t_45
T_6_8_lc_trk_g3_5
T_6_8_wire_logic_cluster/lc_3/in_1

T_9_3_wire_logic_cluster/lc_5/out
T_9_2_sp4_v_t_42
T_6_6_sp4_h_l_0
T_2_6_sp4_h_l_8
T_4_6_lc_trk_g3_5
T_4_6_wire_logic_cluster/lc_1/in_1

T_9_3_wire_logic_cluster/lc_5/out
T_8_3_sp4_h_l_2
T_7_3_sp4_v_t_45
T_6_6_lc_trk_g3_5
T_6_6_wire_logic_cluster/lc_4/in_0

T_9_3_wire_logic_cluster/lc_5/out
T_8_3_sp4_h_l_2
T_7_3_sp4_v_t_45
T_6_6_lc_trk_g3_5
T_6_6_wire_logic_cluster/lc_6/in_0

T_9_3_wire_logic_cluster/lc_5/out
T_9_2_sp4_v_t_42
T_6_6_sp4_h_l_0
T_5_6_lc_trk_g1_0
T_5_6_wire_logic_cluster/lc_1/in_0

T_9_3_wire_logic_cluster/lc_5/out
T_9_2_sp4_v_t_42
T_6_6_sp4_h_l_0
T_5_6_lc_trk_g1_0
T_5_6_wire_logic_cluster/lc_3/in_0

T_9_3_wire_logic_cluster/lc_5/out
T_9_2_sp4_v_t_42
T_6_6_sp4_h_l_0
T_5_6_lc_trk_g1_0
T_5_6_wire_logic_cluster/lc_5/in_0

T_9_3_wire_logic_cluster/lc_5/out
T_9_2_sp4_v_t_42
T_6_6_sp4_h_l_0
T_5_6_lc_trk_g1_0
T_5_6_wire_logic_cluster/lc_7/in_0

T_9_3_wire_logic_cluster/lc_5/out
T_9_2_sp4_v_t_42
T_6_6_sp4_h_l_0
T_5_6_lc_trk_g1_0
T_5_6_wire_logic_cluster/lc_0/in_1

T_9_3_wire_logic_cluster/lc_5/out
T_9_2_sp4_v_t_42
T_6_6_sp4_h_l_0
T_5_6_lc_trk_g1_0
T_5_6_wire_logic_cluster/lc_4/in_1

T_9_3_wire_logic_cluster/lc_5/out
T_8_3_sp4_h_l_2
T_7_3_sp4_v_t_45
T_6_6_lc_trk_g3_5
T_6_6_wire_logic_cluster/lc_3/in_3

T_9_3_wire_logic_cluster/lc_5/out
T_8_3_sp4_h_l_2
T_7_3_sp4_v_t_45
T_6_6_lc_trk_g3_5
T_6_6_wire_logic_cluster/lc_5/in_3

T_9_3_wire_logic_cluster/lc_5/out
T_8_3_sp4_h_l_2
T_7_3_sp4_v_t_45
T_6_6_lc_trk_g3_5
T_6_6_wire_logic_cluster/lc_7/in_3

T_9_3_wire_logic_cluster/lc_5/out
T_9_2_sp4_v_t_42
T_6_6_sp4_h_l_0
T_5_6_lc_trk_g1_0
T_5_6_wire_logic_cluster/lc_2/in_3

T_9_3_wire_logic_cluster/lc_5/out
T_9_2_sp4_v_t_42
T_6_6_sp4_h_l_0
T_5_6_lc_trk_g1_0
T_5_6_wire_logic_cluster/lc_6/in_3

End 

Net : sb_translator_1.N_1087
T_1_9_wire_logic_cluster/lc_6/out
T_0_9_sp12_h_l_0
T_6_9_lc_trk_g1_7
T_6_9_wire_logic_cluster/lc_1/in_3

T_1_9_wire_logic_cluster/lc_6/out
T_2_7_sp4_v_t_40
T_2_3_sp4_v_t_40
T_2_5_lc_trk_g2_5
T_2_5_wire_logic_cluster/lc_1/in_0

T_1_9_wire_logic_cluster/lc_6/out
T_2_7_sp4_v_t_40
T_2_3_sp4_v_t_40
T_2_5_lc_trk_g2_5
T_2_5_wire_logic_cluster/lc_3/in_0

T_1_9_wire_logic_cluster/lc_6/out
T_2_7_sp4_v_t_40
T_2_3_sp4_v_t_40
T_2_5_lc_trk_g2_5
T_2_5_wire_logic_cluster/lc_5/in_0

T_1_9_wire_logic_cluster/lc_6/out
T_2_7_sp4_v_t_40
T_2_3_sp4_v_t_40
T_2_5_lc_trk_g2_5
T_2_5_wire_logic_cluster/lc_7/in_0

T_1_9_wire_logic_cluster/lc_6/out
T_2_7_sp4_v_t_40
T_2_3_sp4_v_t_40
T_2_6_lc_trk_g1_0
T_2_6_wire_logic_cluster/lc_3/in_0

T_1_9_wire_logic_cluster/lc_6/out
T_2_7_sp4_v_t_40
T_2_3_sp4_v_t_40
T_2_6_lc_trk_g1_0
T_2_6_wire_logic_cluster/lc_5/in_0

T_1_9_wire_logic_cluster/lc_6/out
T_2_7_sp4_v_t_40
T_2_3_sp4_v_t_40
T_2_6_lc_trk_g1_0
T_2_6_wire_logic_cluster/lc_7/in_0

T_1_9_wire_logic_cluster/lc_6/out
T_2_7_sp4_v_t_40
T_2_3_sp4_v_t_40
T_2_7_lc_trk_g1_5
T_2_7_wire_logic_cluster/lc_0/in_0

T_1_9_wire_logic_cluster/lc_6/out
T_2_7_sp4_v_t_40
T_2_3_sp4_v_t_40
T_2_7_lc_trk_g1_5
T_2_7_wire_logic_cluster/lc_2/in_0

T_1_9_wire_logic_cluster/lc_6/out
T_2_7_sp4_v_t_40
T_2_3_sp4_v_t_40
T_2_5_lc_trk_g2_5
T_2_5_wire_logic_cluster/lc_0/in_1

T_1_9_wire_logic_cluster/lc_6/out
T_2_7_sp4_v_t_40
T_2_3_sp4_v_t_40
T_2_5_lc_trk_g2_5
T_2_5_wire_logic_cluster/lc_2/in_1

T_1_9_wire_logic_cluster/lc_6/out
T_2_7_sp4_v_t_40
T_2_3_sp4_v_t_40
T_2_5_lc_trk_g2_5
T_2_5_wire_logic_cluster/lc_4/in_1

T_1_9_wire_logic_cluster/lc_6/out
T_2_7_sp4_v_t_40
T_2_3_sp4_v_t_40
T_2_5_lc_trk_g2_5
T_2_5_wire_logic_cluster/lc_6/in_1

T_1_9_wire_logic_cluster/lc_6/out
T_2_7_sp4_v_t_40
T_2_3_sp4_v_t_40
T_2_6_lc_trk_g1_0
T_2_6_wire_logic_cluster/lc_4/in_1

T_1_9_wire_logic_cluster/lc_6/out
T_2_7_sp4_v_t_40
T_2_3_sp4_v_t_40
T_2_6_lc_trk_g1_0
T_2_6_wire_logic_cluster/lc_6/in_1

T_1_9_wire_logic_cluster/lc_6/out
T_2_7_sp4_v_t_40
T_2_3_sp4_v_t_40
T_2_7_lc_trk_g1_5
T_2_7_wire_logic_cluster/lc_1/in_1

T_1_9_wire_logic_cluster/lc_6/out
T_2_7_sp4_v_t_40
T_2_3_sp4_v_t_40
T_2_6_lc_trk_g1_0
T_2_6_wire_logic_cluster/lc_2/in_3

T_1_9_wire_logic_cluster/lc_6/out
T_2_7_sp4_v_t_40
T_2_3_sp4_v_t_40
T_2_6_lc_trk_g1_0
T_2_6_wire_logic_cluster/lc_0/in_3

End 

Net : ws2812.un6_data_cry_11
T_12_6_wire_logic_cluster/lc_3/cout
T_12_6_wire_logic_cluster/lc_4/in_3

End 

Net : demux.N_424_i_0_o2_0Z0Z_2
T_6_10_wire_logic_cluster/lc_6/out
T_7_10_lc_trk_g0_6
T_7_10_wire_logic_cluster/lc_4/in_0

End 

Net : sb_translator_1.stateZ0Z_6
T_9_4_wire_logic_cluster/lc_0/out
T_9_1_sp4_v_t_40
T_6_5_sp4_h_l_5
T_2_5_sp4_h_l_1
T_1_5_lc_trk_g1_1
T_1_5_wire_logic_cluster/lc_1/in_1

T_9_4_wire_logic_cluster/lc_0/out
T_9_1_sp4_v_t_40
T_9_5_sp4_v_t_45
T_8_9_lc_trk_g2_0
T_8_9_wire_logic_cluster/lc_4/in_0

T_9_4_wire_logic_cluster/lc_0/out
T_9_2_sp4_v_t_45
T_6_2_sp4_h_l_2
T_6_2_lc_trk_g0_7
T_6_2_wire_logic_cluster/lc_1/in_0

T_9_4_wire_logic_cluster/lc_0/out
T_9_2_sp4_v_t_45
T_6_2_sp4_h_l_2
T_6_2_lc_trk_g0_7
T_6_2_wire_logic_cluster/lc_0/in_1

T_9_4_wire_logic_cluster/lc_0/out
T_9_5_lc_trk_g1_0
T_9_5_wire_logic_cluster/lc_4/in_1

T_9_4_wire_logic_cluster/lc_0/out
T_9_5_lc_trk_g1_0
T_9_5_wire_logic_cluster/lc_6/in_3

T_9_4_wire_logic_cluster/lc_0/out
T_6_4_sp12_h_l_0
T_5_4_lc_trk_g1_0
T_5_4_wire_logic_cluster/lc_4/in_1

T_9_4_wire_logic_cluster/lc_0/out
T_6_4_sp12_h_l_0
T_5_4_lc_trk_g1_0
T_5_4_wire_logic_cluster/lc_5/in_0

T_9_4_wire_logic_cluster/lc_0/out
T_6_4_sp12_h_l_0
T_5_4_lc_trk_g1_0
T_5_4_wire_logic_cluster/lc_6/in_1

T_9_4_wire_logic_cluster/lc_0/out
T_9_5_lc_trk_g1_0
T_9_5_wire_logic_cluster/lc_7/in_0

End 

Net : ws2812.un6_data_axb_7
T_11_4_wire_logic_cluster/lc_0/out
T_12_5_lc_trk_g2_0
T_12_5_wire_logic_cluster/lc_7/in_1

End 

Net : ws2812.un1_rgb_counter_cry_3
T_12_8_wire_logic_cluster/lc_3/cout
T_12_8_wire_logic_cluster/lc_4/in_3

End 

Net : rgb_data_out_8
T_11_8_wire_logic_cluster/lc_7/out
T_11_8_lc_trk_g2_7
T_11_8_wire_logic_cluster/lc_0/in_1

End 

Net : sb_translator_1.cnt_ledsZ0Z_15
T_7_5_wire_logic_cluster/lc_7/out
T_8_6_lc_trk_g3_7
T_8_6_wire_logic_cluster/lc_4/in_0

T_7_5_wire_logic_cluster/lc_7/out
T_8_6_lc_trk_g3_7
T_8_6_wire_logic_cluster/lc_5/in_3

T_7_5_wire_logic_cluster/lc_7/out
T_7_5_lc_trk_g3_7
T_7_5_wire_logic_cluster/lc_7/in_1

End 

Net : ws2812.un1_bit_counter_12_cry_6
T_11_5_wire_logic_cluster/lc_6/cout
T_11_5_wire_logic_cluster/lc_7/in_3

Net : sb_translator_1.state56_a_5_5
T_8_3_wire_logic_cluster/lc_4/out
T_9_3_lc_trk_g0_4
T_9_3_input_2_0
T_9_3_wire_logic_cluster/lc_0/in_2

End 

Net : sb_translator_1.state56_a_5_cry_2
T_8_3_wire_logic_cluster/lc_3/cout
T_8_3_wire_logic_cluster/lc_4/in_3

Net : demux_data_in_11
T_10_12_wire_bram/ram/RDATA_6
T_10_8_sp4_v_t_39
T_7_8_sp4_h_l_2
T_8_8_lc_trk_g2_2
T_8_8_wire_logic_cluster/lc_6/in_0

End 

Net : ws2812.un6_data_cry_9
T_12_6_wire_logic_cluster/lc_1/cout
T_12_6_wire_logic_cluster/lc_2/in_3

Net : ws2812.data_RNOZ0Z_5
T_12_6_wire_logic_cluster/lc_2/out
T_12_6_lc_trk_g2_2
T_12_6_wire_logic_cluster/lc_7/in_1

End 

Net : ws2812.stateZ0Z_1
T_11_3_wire_logic_cluster/lc_3/out
T_11_2_sp4_v_t_38
T_11_4_lc_trk_g3_3
T_11_4_input_2_6
T_11_4_wire_logic_cluster/lc_6/in_2

T_11_3_wire_logic_cluster/lc_3/out
T_11_3_lc_trk_g0_3
T_11_3_wire_logic_cluster/lc_4/in_1

T_11_3_wire_logic_cluster/lc_3/out
T_11_2_sp4_v_t_38
T_8_6_sp4_h_l_8
T_9_6_lc_trk_g2_0
T_9_6_wire_logic_cluster/lc_2/in_0

T_11_3_wire_logic_cluster/lc_3/out
T_11_2_sp4_v_t_38
T_11_4_lc_trk_g3_3
T_11_4_wire_logic_cluster/lc_5/in_1

T_11_3_wire_logic_cluster/lc_3/out
T_11_3_lc_trk_g0_3
T_11_3_wire_logic_cluster/lc_6/in_3

T_11_3_wire_logic_cluster/lc_3/out
T_11_2_sp4_v_t_38
T_8_6_sp4_h_l_8
T_9_6_lc_trk_g2_0
T_9_6_wire_logic_cluster/lc_3/in_3

T_11_3_wire_logic_cluster/lc_3/out
T_11_3_lc_trk_g0_3
T_11_3_input_2_1
T_11_3_wire_logic_cluster/lc_1/in_2

T_11_3_wire_logic_cluster/lc_3/out
T_11_3_lc_trk_g0_3
T_11_3_wire_logic_cluster/lc_0/in_3

T_11_3_wire_logic_cluster/lc_3/out
T_11_3_lc_trk_g0_3
T_11_3_wire_logic_cluster/lc_2/in_1

T_11_3_wire_logic_cluster/lc_3/out
T_11_2_sp4_v_t_38
T_8_6_sp4_h_l_8
T_9_6_lc_trk_g2_0
T_9_6_wire_logic_cluster/lc_4/in_0

T_11_3_wire_logic_cluster/lc_3/out
T_11_2_sp4_v_t_38
T_8_6_sp4_h_l_8
T_9_6_lc_trk_g2_0
T_9_6_wire_logic_cluster/lc_5/in_3

T_11_3_wire_logic_cluster/lc_3/out
T_11_2_sp4_v_t_38
T_8_6_sp4_h_l_8
T_9_6_lc_trk_g2_0
T_9_6_wire_logic_cluster/lc_0/in_0

T_11_3_wire_logic_cluster/lc_3/out
T_11_2_sp4_v_t_38
T_8_6_sp4_h_l_8
T_7_6_sp4_v_t_39
T_6_8_lc_trk_g1_2
T_6_8_wire_logic_cluster/lc_4/in_1

T_11_3_wire_logic_cluster/lc_3/out
T_11_2_sp4_v_t_38
T_8_6_sp4_h_l_8
T_9_6_lc_trk_g2_0
T_9_6_wire_logic_cluster/lc_1/in_3

T_11_3_wire_logic_cluster/lc_3/out
T_11_2_sp4_v_t_38
T_8_6_sp4_h_l_8
T_9_6_lc_trk_g2_0
T_9_6_wire_logic_cluster/lc_6/in_0

T_11_3_wire_logic_cluster/lc_3/out
T_11_2_sp4_v_t_38
T_11_6_sp4_v_t_43
T_11_7_lc_trk_g2_3
T_11_7_wire_logic_cluster/lc_6/in_1

T_11_3_wire_logic_cluster/lc_3/out
T_11_2_sp4_v_t_38
T_8_6_sp4_h_l_8
T_9_6_lc_trk_g2_0
T_9_6_wire_logic_cluster/lc_7/in_3

T_11_3_wire_logic_cluster/lc_3/out
T_12_3_lc_trk_g0_3
T_12_3_wire_logic_cluster/lc_7/in_0

T_11_3_wire_logic_cluster/lc_3/out
T_11_3_lc_trk_g0_3
T_11_3_input_2_3
T_11_3_wire_logic_cluster/lc_3/in_2

End 

Net : spi_slave_1.N_28_0
T_4_12_wire_logic_cluster/lc_7/out
T_3_12_sp4_h_l_6
T_2_12_lc_trk_g1_6
T_2_12_wire_logic_cluster/lc_2/in_3

End 

Net : spi_slave_1.N_91
T_2_12_wire_logic_cluster/lc_3/out
T_2_13_lc_trk_g1_3
T_2_13_wire_logic_cluster/lc_1/in_3

End 

Net : spi_slave_1.N_25_0_cascade_
T_2_12_wire_logic_cluster/lc_2/ltout
T_2_12_wire_logic_cluster/lc_3/in_2

End 

Net : spi_slave_1.bitcnt_txZ0Z_0
T_2_11_wire_logic_cluster/lc_2/out
T_2_8_sp4_v_t_44
T_3_12_sp4_h_l_9
T_7_12_sp4_h_l_9
T_6_12_lc_trk_g1_1
T_6_12_wire_logic_cluster/lc_3/in_3

T_2_11_wire_logic_cluster/lc_2/out
T_2_8_sp4_v_t_44
T_3_12_sp4_h_l_9
T_4_12_lc_trk_g2_1
T_4_12_wire_logic_cluster/lc_0/in_3

T_2_11_wire_logic_cluster/lc_2/out
T_2_8_sp4_v_t_44
T_3_12_sp4_h_l_9
T_7_12_sp4_h_l_9
T_6_12_lc_trk_g1_1
T_6_12_wire_logic_cluster/lc_4/in_0

T_2_11_wire_logic_cluster/lc_2/out
T_2_11_lc_trk_g2_2
T_2_11_wire_logic_cluster/lc_4/in_0

T_2_11_wire_logic_cluster/lc_2/out
T_2_12_lc_trk_g1_2
T_2_12_wire_logic_cluster/lc_6/in_3

T_2_11_wire_logic_cluster/lc_2/out
T_2_8_sp4_v_t_44
T_3_12_sp4_h_l_9
T_7_12_sp4_h_l_9
T_6_12_lc_trk_g1_1
T_6_12_wire_logic_cluster/lc_6/in_0

T_2_11_wire_logic_cluster/lc_2/out
T_2_8_sp4_v_t_44
T_3_12_sp4_h_l_9
T_4_12_lc_trk_g2_1
T_4_12_wire_logic_cluster/lc_5/in_0

T_2_11_wire_logic_cluster/lc_2/out
T_2_10_lc_trk_g0_2
T_2_10_wire_logic_cluster/lc_1/in_3

T_2_11_wire_logic_cluster/lc_2/out
T_2_10_lc_trk_g0_2
T_2_10_wire_logic_cluster/lc_2/in_0

T_2_11_wire_logic_cluster/lc_2/out
T_2_10_lc_trk_g0_2
T_2_10_wire_logic_cluster/lc_3/in_3

T_2_11_wire_logic_cluster/lc_2/out
T_2_10_lc_trk_g0_2
T_2_10_wire_logic_cluster/lc_4/in_0

T_2_11_wire_logic_cluster/lc_2/out
T_2_11_lc_trk_g2_2
T_2_11_wire_logic_cluster/lc_7/in_1

T_2_11_wire_logic_cluster/lc_2/out
T_1_12_lc_trk_g1_2
T_1_12_wire_logic_cluster/lc_0/in_1

T_2_11_wire_logic_cluster/lc_2/out
T_2_11_lc_trk_g2_2
T_2_11_wire_logic_cluster/lc_2/in_0

End 

Net : spi_slave_1.miso_RNOZ0Z_13
T_6_12_wire_logic_cluster/lc_3/out
T_4_12_sp4_h_l_3
T_4_12_lc_trk_g1_6
T_4_12_wire_logic_cluster/lc_6/in_3

End 

Net : demux.N_917
T_7_9_wire_logic_cluster/lc_7/out
T_7_10_lc_trk_g1_7
T_7_10_wire_logic_cluster/lc_5/in_1

End 

Net : spi_slave_1.m27_ns_1_cascade_
T_4_12_wire_logic_cluster/lc_6/ltout
T_4_12_wire_logic_cluster/lc_7/in_2

End 

Net : demux_data_in_110
T_10_9_wire_bram/ram/RDATA_12
T_9_8_lc_trk_g2_3
T_9_8_wire_logic_cluster/lc_0/in_3

End 

Net : ws2812.rgb_counter_RNI4J7OZ0Z_2
T_11_8_wire_logic_cluster/lc_6/out
T_11_8_lc_trk_g3_6
T_11_8_wire_logic_cluster/lc_4/in_3

End 

Net : rgb_data_out_9
T_11_9_wire_logic_cluster/lc_3/out
T_11_6_sp4_v_t_46
T_11_8_lc_trk_g2_3
T_11_8_wire_logic_cluster/lc_6/in_1

End 

Net : demux_data_in_90
T_10_6_wire_bram/ram/RDATA_4
T_8_6_sp4_h_l_3
T_7_6_sp4_v_t_44
T_7_8_lc_trk_g3_1
T_7_8_wire_logic_cluster/lc_5/in_3

End 

Net : ws2812.un1_bit_counter_12_cry_5
T_11_5_wire_logic_cluster/lc_5/cout
T_11_5_wire_logic_cluster/lc_6/in_3

Net : ws2812.state_RNIELS35Z0Z_0
T_13_8_wire_logic_cluster/lc_7/out
T_13_6_sp4_v_t_43
T_13_2_sp4_v_t_44
T_12_4_lc_trk_g2_1
T_12_4_wire_logic_cluster/lc_7/in_0

T_13_8_wire_logic_cluster/lc_7/out
T_13_6_sp4_v_t_43
T_10_6_sp4_h_l_6
T_11_6_lc_trk_g3_6
T_11_6_wire_logic_cluster/lc_3/in_0

T_13_8_wire_logic_cluster/lc_7/out
T_13_5_sp4_v_t_38
T_10_5_sp4_h_l_9
T_9_5_lc_trk_g1_1
T_9_5_wire_logic_cluster/lc_2/in_0

T_13_8_wire_logic_cluster/lc_7/out
T_13_6_sp4_v_t_43
T_13_2_sp4_v_t_44
T_12_4_lc_trk_g2_1
T_12_4_wire_logic_cluster/lc_6/in_1

T_13_8_wire_logic_cluster/lc_7/out
T_13_5_sp4_v_t_38
T_13_6_lc_trk_g2_6
T_13_6_wire_logic_cluster/lc_0/in_0

End 

Net : ws2812.rgb_counterZ0Z_1
T_12_8_wire_logic_cluster/lc_1/out
T_12_7_lc_trk_g1_1
T_12_7_wire_logic_cluster/lc_2/in_0

T_12_8_wire_logic_cluster/lc_1/out
T_11_8_lc_trk_g2_1
T_11_8_wire_logic_cluster/lc_3/in_0

T_12_8_wire_logic_cluster/lc_1/out
T_13_7_lc_trk_g3_1
T_13_7_wire_logic_cluster/lc_7/in_3

T_12_8_wire_logic_cluster/lc_1/out
T_12_8_lc_trk_g3_1
T_12_8_wire_logic_cluster/lc_1/in_1

T_12_8_wire_logic_cluster/lc_1/out
T_13_5_sp4_v_t_43
T_13_8_lc_trk_g1_3
T_13_8_wire_logic_cluster/lc_4/in_0

End 

Net : ws2812.un1_rgb_counter_cry_1
T_12_8_wire_logic_cluster/lc_1/cout
T_12_8_wire_logic_cluster/lc_2/in_3

Net : ws2812.un1_bit_counter_12_cry_4
T_11_5_wire_logic_cluster/lc_4/cout
T_11_5_wire_logic_cluster/lc_5/in_3

Net : demux_data_in_41
T_3_6_wire_bram/ram/RDATA_2
T_2_6_sp4_h_l_2
T_5_6_sp4_v_t_42
T_6_10_sp4_h_l_7
T_8_10_lc_trk_g2_2
T_8_10_wire_logic_cluster/lc_6/in_0

End 

Net : spi_slave_1.m48_ns_1_cascade_
T_2_12_wire_logic_cluster/lc_0/ltout
T_2_12_wire_logic_cluster/lc_1/in_2

End 

Net : spi_slave_1.miso_RNOZ0Z_17
T_2_11_wire_logic_cluster/lc_7/out
T_2_12_lc_trk_g0_7
T_2_12_wire_logic_cluster/lc_0/in_3

End 

Net : spi_slave_1.N_49_0_cascade_
T_2_12_wire_logic_cluster/lc_1/ltout
T_2_12_wire_logic_cluster/lc_2/in_2

End 

Net : spi_slave_1.m72_ns_1
T_4_12_wire_logic_cluster/lc_0/out
T_4_12_sp4_h_l_5
T_3_8_sp4_v_t_47
T_2_11_lc_trk_g3_7
T_2_11_wire_logic_cluster/lc_7/in_3

End 

Net : rgb_data_out_13
T_11_9_wire_logic_cluster/lc_0/out
T_11_8_lc_trk_g0_0
T_11_8_wire_logic_cluster/lc_6/in_0

End 

Net : spi_slave_1.miso_RNOZ0Z_6
T_6_12_wire_logic_cluster/lc_4/out
T_5_12_sp4_h_l_0
T_4_12_lc_trk_g0_0
T_4_12_wire_logic_cluster/lc_7/in_1

End 

Net : sb_translator_1.state_leds_2_sqmuxa_g
T_7_15_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_6_9_glb2local_3
T_6_9_lc_trk_g0_7
T_6_9_wire_logic_cluster/lc_2/in_1

T_7_15_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_6_8_glb2local_0
T_6_8_lc_trk_g0_4
T_6_8_wire_logic_cluster/lc_2/in_0

T_7_15_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_6_8_glb2local_0
T_6_8_lc_trk_g0_4
T_6_8_wire_logic_cluster/lc_0/in_0

T_7_15_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_11_9_wire_logic_cluster/lc_0/cen

T_7_15_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_11_9_wire_logic_cluster/lc_0/cen

T_7_15_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_11_9_wire_logic_cluster/lc_0/cen

T_7_15_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_11_9_wire_logic_cluster/lc_0/cen

T_7_15_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_11_9_wire_logic_cluster/lc_0/cen

T_7_15_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_11_9_wire_logic_cluster/lc_0/cen

T_7_15_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_11_9_wire_logic_cluster/lc_0/cen

T_7_15_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_11_9_wire_logic_cluster/lc_0/cen

T_7_15_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_12_10_wire_logic_cluster/lc_0/cen

T_7_15_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_12_10_wire_logic_cluster/lc_0/cen

T_7_15_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_12_10_wire_logic_cluster/lc_0/cen

T_7_15_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_12_10_wire_logic_cluster/lc_0/cen

T_7_15_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_7_wire_logic_cluster/lc_7/cen

T_7_15_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_7_wire_logic_cluster/lc_7/cen

T_7_15_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_7_wire_logic_cluster/lc_7/cen

T_7_15_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_7_wire_logic_cluster/lc_7/cen

T_7_15_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_7_wire_logic_cluster/lc_7/cen

T_7_15_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_7_wire_logic_cluster/lc_7/cen

T_7_15_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_11_8_wire_logic_cluster/lc_3/cen

T_7_15_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_12_9_wire_logic_cluster/lc_7/cen

T_7_15_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_9_wire_logic_cluster/lc_0/cen

T_7_15_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_7_wire_logic_cluster/lc_3/cen

T_7_15_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_7_wire_logic_cluster/lc_3/cen

T_7_15_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_7_wire_logic_cluster/lc_3/cen

End 

Net : sb_translator_1.state_leds_2_sqmuxa
T_6_12_wire_logic_cluster/lc_1/out
T_7_10_sp4_v_t_46
T_7_14_sp4_v_t_46
T_7_15_lc_trk_g1_6
T_7_15_wire_gbuf/in

End 

Net : addr_out_7
T_6_5_wire_logic_cluster/lc_7/out
T_5_5_sp4_h_l_6
T_4_5_sp4_v_t_37
T_4_9_sp4_v_t_45
T_5_13_sp4_h_l_8
T_9_13_sp4_h_l_8
T_10_13_lc_trk_g2_0
T_10_13_input0_0
T_10_13_wire_bram/ram/RADDR_7
T_10_11_upADDR_7
T_10_11_wire_bram/ram/RADDR_7
T_10_9_upADDR_7
T_10_9_wire_bram/ram/RADDR_7
T_10_7_upADDR_7
T_10_7_wire_bram/ram/RADDR_7
T_10_5_upADDR_7
T_10_5_wire_bram/ram/RADDR_7
T_10_3_upADDR_7
T_10_3_wire_bram/ram/RADDR_7
T_10_1_upADDR_7
T_10_1_wire_bram/ram/RADDR_7

T_6_5_wire_logic_cluster/lc_7/out
T_5_5_sp4_h_l_6
T_4_5_sp4_v_t_37
T_4_9_sp4_v_t_45
T_5_13_sp4_h_l_8
T_9_13_sp4_h_l_8
T_10_13_lc_trk_g2_0
T_10_13_input0_0
T_10_13_wire_bram/ram/RADDR_7
T_10_11_upADDR_7
T_10_11_wire_bram/ram/RADDR_7
T_10_9_upADDR_7
T_10_9_wire_bram/ram/RADDR_7
T_10_7_upADDR_7
T_10_7_wire_bram/ram/RADDR_7
T_10_5_upADDR_7
T_10_5_wire_bram/ram/RADDR_7
T_10_3_upADDR_7
T_10_3_wire_bram/ram/RADDR_7

T_6_5_wire_logic_cluster/lc_7/out
T_5_5_sp4_h_l_6
T_4_5_sp4_v_t_37
T_4_9_sp4_v_t_45
T_5_13_sp4_h_l_8
T_9_13_sp4_h_l_8
T_10_13_lc_trk_g2_0
T_10_13_input0_0
T_10_13_wire_bram/ram/RADDR_7
T_10_11_upADDR_7
T_10_11_wire_bram/ram/RADDR_7
T_10_9_upADDR_7
T_10_9_wire_bram/ram/RADDR_7
T_10_7_upADDR_7
T_10_7_wire_bram/ram/RADDR_7
T_10_5_upADDR_7
T_10_5_wire_bram/ram/RADDR_7

T_6_5_wire_logic_cluster/lc_7/out
T_5_5_sp4_h_l_6
T_4_5_sp4_v_t_37
T_4_9_sp4_v_t_45
T_5_13_sp4_h_l_8
T_9_13_sp4_h_l_8
T_10_13_lc_trk_g2_0
T_10_13_input0_0
T_10_13_wire_bram/ram/RADDR_7
T_10_11_upADDR_7
T_10_11_wire_bram/ram/RADDR_7
T_10_9_upADDR_7
T_10_9_wire_bram/ram/RADDR_7
T_10_7_upADDR_7
T_10_7_wire_bram/ram/RADDR_7

T_6_5_wire_logic_cluster/lc_7/out
T_5_5_sp4_h_l_6
T_4_5_sp4_v_t_37
T_4_9_sp4_v_t_45
T_3_13_lc_trk_g2_0
T_3_13_input0_0
T_3_13_wire_bram/ram/RADDR_7
T_3_11_upADDR_7
T_3_11_wire_bram/ram/RADDR_7
T_3_9_upADDR_7
T_3_9_wire_bram/ram/RADDR_7
T_3_7_upADDR_7
T_3_7_wire_bram/ram/RADDR_7
T_3_5_upADDR_7
T_3_5_wire_bram/ram/RADDR_7
T_3_3_upADDR_7
T_3_3_wire_bram/ram/RADDR_7
T_3_1_upADDR_7
T_3_1_wire_bram/ram/RADDR_7

T_6_5_wire_logic_cluster/lc_7/out
T_5_5_sp4_h_l_6
T_4_5_sp4_v_t_37
T_4_9_sp4_v_t_45
T_5_13_sp4_h_l_8
T_9_13_sp4_h_l_8
T_10_13_lc_trk_g2_0
T_10_13_input0_0
T_10_13_wire_bram/ram/RADDR_7
T_10_11_upADDR_7
T_10_11_wire_bram/ram/RADDR_7
T_10_9_upADDR_7
T_10_9_wire_bram/ram/RADDR_7

T_6_5_wire_logic_cluster/lc_7/out
T_5_5_sp4_h_l_6
T_4_5_sp4_v_t_37
T_4_9_sp4_v_t_45
T_3_13_lc_trk_g2_0
T_3_13_input0_0
T_3_13_wire_bram/ram/RADDR_7
T_3_11_upADDR_7
T_3_11_wire_bram/ram/RADDR_7
T_3_9_upADDR_7
T_3_9_wire_bram/ram/RADDR_7
T_3_7_upADDR_7
T_3_7_wire_bram/ram/RADDR_7
T_3_5_upADDR_7
T_3_5_wire_bram/ram/RADDR_7
T_3_3_upADDR_7
T_3_3_wire_bram/ram/RADDR_7

T_6_5_wire_logic_cluster/lc_7/out
T_5_5_sp4_h_l_6
T_4_5_sp4_v_t_37
T_4_9_sp4_v_t_45
T_5_13_sp4_h_l_8
T_9_13_sp4_h_l_8
T_10_13_lc_trk_g2_0
T_10_13_input0_0
T_10_13_wire_bram/ram/RADDR_7
T_10_11_upADDR_7
T_10_11_wire_bram/ram/RADDR_7

T_6_5_wire_logic_cluster/lc_7/out
T_5_5_sp4_h_l_6
T_4_5_sp4_v_t_37
T_4_9_sp4_v_t_45
T_3_13_lc_trk_g2_0
T_3_13_input0_0
T_3_13_wire_bram/ram/RADDR_7
T_3_11_upADDR_7
T_3_11_wire_bram/ram/RADDR_7
T_3_9_upADDR_7
T_3_9_wire_bram/ram/RADDR_7
T_3_7_upADDR_7
T_3_7_wire_bram/ram/RADDR_7
T_3_5_upADDR_7
T_3_5_wire_bram/ram/RADDR_7

T_6_5_wire_logic_cluster/lc_7/out
T_5_5_sp4_h_l_6
T_4_5_sp4_v_t_37
T_4_9_sp4_v_t_45
T_5_13_sp4_h_l_8
T_9_13_sp4_h_l_8
T_10_13_lc_trk_g2_0
T_10_13_input0_0
T_10_13_wire_bram/ram/RADDR_7

T_6_5_wire_logic_cluster/lc_7/out
T_5_5_sp4_h_l_6
T_4_5_sp4_v_t_37
T_4_9_sp4_v_t_45
T_3_13_lc_trk_g2_0
T_3_13_input0_0
T_3_13_wire_bram/ram/RADDR_7
T_3_11_upADDR_7
T_3_11_wire_bram/ram/RADDR_7
T_3_9_upADDR_7
T_3_9_wire_bram/ram/RADDR_7
T_3_7_upADDR_7
T_3_7_wire_bram/ram/RADDR_7

T_6_5_wire_logic_cluster/lc_7/out
T_5_5_sp4_h_l_6
T_4_5_sp4_v_t_37
T_4_9_sp4_v_t_45
T_3_13_lc_trk_g2_0
T_3_13_input0_0
T_3_13_wire_bram/ram/RADDR_7
T_3_11_upADDR_7
T_3_11_wire_bram/ram/RADDR_7
T_3_9_upADDR_7
T_3_9_wire_bram/ram/RADDR_7

T_6_5_wire_logic_cluster/lc_7/out
T_5_5_sp4_h_l_6
T_4_5_sp4_v_t_37
T_4_9_sp4_v_t_45
T_3_13_lc_trk_g2_0
T_3_13_input0_0
T_3_13_wire_bram/ram/RADDR_7
T_3_11_upADDR_7
T_3_11_wire_bram/ram/RADDR_7

T_6_5_wire_logic_cluster/lc_7/out
T_5_5_sp4_h_l_6
T_4_5_sp4_v_t_37
T_4_9_sp4_v_t_45
T_3_13_lc_trk_g2_0
T_3_13_input0_0
T_3_13_wire_bram/ram/RADDR_7

T_6_5_wire_logic_cluster/lc_7/out
T_5_5_sp4_h_l_6
T_4_5_sp4_v_t_37
T_4_9_sp4_v_t_45
T_4_13_sp4_v_t_45
T_3_14_lc_trk_g3_5
T_3_14_input0_0
T_3_14_wire_bram/ram/WADDR_7
T_3_12_upADDR_7
T_3_12_wire_bram/ram/WADDR_7
T_3_10_upADDR_7
T_3_10_wire_bram/ram/WADDR_7
T_3_8_upADDR_7
T_3_8_wire_bram/ram/WADDR_7
T_3_6_upADDR_7
T_3_6_wire_bram/ram/WADDR_7
T_3_4_upADDR_7
T_3_4_wire_bram/ram/WADDR_7
T_3_2_upADDR_7
T_3_2_wire_bram/ram/WADDR_7

T_6_5_wire_logic_cluster/lc_7/out
T_7_4_sp4_v_t_47
T_7_8_sp4_v_t_47
T_8_12_sp4_h_l_4
T_11_12_sp4_v_t_44
T_10_14_lc_trk_g0_2
T_10_14_input0_0
T_10_14_wire_bram/ram/WADDR_7
T_10_12_upADDR_7
T_10_12_wire_bram/ram/WADDR_7
T_10_10_upADDR_7
T_10_10_wire_bram/ram/WADDR_7
T_10_8_upADDR_7
T_10_8_wire_bram/ram/WADDR_7
T_10_6_upADDR_7
T_10_6_wire_bram/ram/WADDR_7
T_10_4_upADDR_7
T_10_4_wire_bram/ram/WADDR_7
T_10_2_upADDR_7
T_10_2_wire_bram/ram/WADDR_7

T_6_5_wire_logic_cluster/lc_7/out
T_7_4_sp4_v_t_47
T_7_8_sp4_v_t_47
T_8_12_sp4_h_l_4
T_11_12_sp4_v_t_44
T_10_14_lc_trk_g0_2
T_10_14_input0_0
T_10_14_wire_bram/ram/WADDR_7
T_10_12_upADDR_7
T_10_12_wire_bram/ram/WADDR_7
T_10_10_upADDR_7
T_10_10_wire_bram/ram/WADDR_7
T_10_8_upADDR_7
T_10_8_wire_bram/ram/WADDR_7
T_10_6_upADDR_7
T_10_6_wire_bram/ram/WADDR_7
T_10_4_upADDR_7
T_10_4_wire_bram/ram/WADDR_7

T_6_5_wire_logic_cluster/lc_7/out
T_5_5_sp4_h_l_6
T_4_5_sp4_v_t_37
T_4_9_sp4_v_t_45
T_4_13_sp4_v_t_45
T_3_14_lc_trk_g3_5
T_3_14_input0_0
T_3_14_wire_bram/ram/WADDR_7
T_3_12_upADDR_7
T_3_12_wire_bram/ram/WADDR_7
T_3_10_upADDR_7
T_3_10_wire_bram/ram/WADDR_7
T_3_8_upADDR_7
T_3_8_wire_bram/ram/WADDR_7
T_3_6_upADDR_7
T_3_6_wire_bram/ram/WADDR_7
T_3_4_upADDR_7
T_3_4_wire_bram/ram/WADDR_7

T_6_5_wire_logic_cluster/lc_7/out
T_7_4_sp4_v_t_47
T_7_8_sp4_v_t_47
T_8_12_sp4_h_l_4
T_11_12_sp4_v_t_44
T_10_14_lc_trk_g0_2
T_10_14_input0_0
T_10_14_wire_bram/ram/WADDR_7
T_10_12_upADDR_7
T_10_12_wire_bram/ram/WADDR_7
T_10_10_upADDR_7
T_10_10_wire_bram/ram/WADDR_7
T_10_8_upADDR_7
T_10_8_wire_bram/ram/WADDR_7
T_10_6_upADDR_7
T_10_6_wire_bram/ram/WADDR_7

T_6_5_wire_logic_cluster/lc_7/out
T_5_5_sp4_h_l_6
T_4_5_sp4_v_t_37
T_4_9_sp4_v_t_45
T_4_13_sp4_v_t_45
T_3_14_lc_trk_g3_5
T_3_14_input0_0
T_3_14_wire_bram/ram/WADDR_7
T_3_12_upADDR_7
T_3_12_wire_bram/ram/WADDR_7
T_3_10_upADDR_7
T_3_10_wire_bram/ram/WADDR_7
T_3_8_upADDR_7
T_3_8_wire_bram/ram/WADDR_7
T_3_6_upADDR_7
T_3_6_wire_bram/ram/WADDR_7

T_6_5_wire_logic_cluster/lc_7/out
T_7_4_sp4_v_t_47
T_7_8_sp4_v_t_47
T_8_12_sp4_h_l_4
T_11_12_sp4_v_t_44
T_10_14_lc_trk_g0_2
T_10_14_input0_0
T_10_14_wire_bram/ram/WADDR_7
T_10_12_upADDR_7
T_10_12_wire_bram/ram/WADDR_7
T_10_10_upADDR_7
T_10_10_wire_bram/ram/WADDR_7
T_10_8_upADDR_7
T_10_8_wire_bram/ram/WADDR_7

T_6_5_wire_logic_cluster/lc_7/out
T_5_5_sp4_h_l_6
T_4_5_sp4_v_t_37
T_4_9_sp4_v_t_45
T_4_13_sp4_v_t_45
T_3_14_lc_trk_g3_5
T_3_14_input0_0
T_3_14_wire_bram/ram/WADDR_7
T_3_12_upADDR_7
T_3_12_wire_bram/ram/WADDR_7
T_3_10_upADDR_7
T_3_10_wire_bram/ram/WADDR_7
T_3_8_upADDR_7
T_3_8_wire_bram/ram/WADDR_7

T_6_5_wire_logic_cluster/lc_7/out
T_7_4_sp4_v_t_47
T_7_8_sp4_v_t_47
T_8_12_sp4_h_l_4
T_11_12_sp4_v_t_44
T_10_14_lc_trk_g0_2
T_10_14_input0_0
T_10_14_wire_bram/ram/WADDR_7
T_10_12_upADDR_7
T_10_12_wire_bram/ram/WADDR_7
T_10_10_upADDR_7
T_10_10_wire_bram/ram/WADDR_7

T_6_5_wire_logic_cluster/lc_7/out
T_5_5_sp4_h_l_6
T_4_5_sp4_v_t_37
T_4_9_sp4_v_t_45
T_4_13_sp4_v_t_45
T_3_14_lc_trk_g3_5
T_3_14_input0_0
T_3_14_wire_bram/ram/WADDR_7
T_3_12_upADDR_7
T_3_12_wire_bram/ram/WADDR_7
T_3_10_upADDR_7
T_3_10_wire_bram/ram/WADDR_7

T_6_5_wire_logic_cluster/lc_7/out
T_5_5_sp4_h_l_6
T_4_5_sp4_v_t_37
T_4_9_sp4_v_t_45
T_5_13_sp4_h_l_8
T_5_13_lc_trk_g1_5
T_5_13_wire_logic_cluster/lc_5/in_3

T_6_5_wire_logic_cluster/lc_7/out
T_7_4_sp4_v_t_47
T_7_8_sp4_v_t_47
T_8_12_sp4_h_l_4
T_11_12_sp4_v_t_44
T_10_14_lc_trk_g0_2
T_10_14_input0_0
T_10_14_wire_bram/ram/WADDR_7
T_10_12_upADDR_7
T_10_12_wire_bram/ram/WADDR_7

T_6_5_wire_logic_cluster/lc_7/out
T_5_5_sp4_h_l_6
T_4_5_sp4_v_t_37
T_4_9_sp4_v_t_45
T_4_13_sp4_v_t_45
T_3_14_lc_trk_g3_5
T_3_14_input0_0
T_3_14_wire_bram/ram/WADDR_7
T_3_12_upADDR_7
T_3_12_wire_bram/ram/WADDR_7

T_6_5_wire_logic_cluster/lc_7/out
T_7_4_sp4_v_t_47
T_7_8_sp4_v_t_47
T_8_12_sp4_h_l_4
T_11_12_sp4_v_t_44
T_10_14_lc_trk_g0_2
T_10_14_input0_0
T_10_14_wire_bram/ram/WADDR_7

T_6_5_wire_logic_cluster/lc_7/out
T_5_5_sp4_h_l_6
T_4_5_sp4_v_t_37
T_4_9_sp4_v_t_45
T_4_13_sp4_v_t_45
T_3_14_lc_trk_g3_5
T_3_14_input0_0
T_3_14_wire_bram/ram/WADDR_7

End 

Net : addr_out_2
T_6_5_wire_logic_cluster/lc_2/out
T_4_5_sp4_h_l_1
T_3_5_sp4_v_t_42
T_3_9_sp4_v_t_47
T_4_13_sp4_h_l_10
T_8_13_sp4_h_l_1
T_10_13_lc_trk_g3_4
T_10_13_input0_5
T_10_13_wire_bram/ram/RADDR_2
T_10_11_upADDR_2
T_10_11_wire_bram/ram/RADDR_2
T_10_9_upADDR_2
T_10_9_wire_bram/ram/RADDR_2
T_10_7_upADDR_2
T_10_7_wire_bram/ram/RADDR_2
T_10_5_upADDR_2
T_10_5_wire_bram/ram/RADDR_2
T_10_3_upADDR_2
T_10_3_wire_bram/ram/RADDR_2
T_10_1_upADDR_2
T_10_1_wire_bram/ram/RADDR_2

T_6_5_wire_logic_cluster/lc_2/out
T_4_5_sp4_h_l_1
T_3_5_sp4_v_t_42
T_3_9_sp4_v_t_47
T_4_13_sp4_h_l_10
T_8_13_sp4_h_l_1
T_10_13_lc_trk_g3_4
T_10_13_input0_5
T_10_13_wire_bram/ram/RADDR_2
T_10_11_upADDR_2
T_10_11_wire_bram/ram/RADDR_2
T_10_9_upADDR_2
T_10_9_wire_bram/ram/RADDR_2
T_10_7_upADDR_2
T_10_7_wire_bram/ram/RADDR_2
T_10_5_upADDR_2
T_10_5_wire_bram/ram/RADDR_2
T_10_3_upADDR_2
T_10_3_wire_bram/ram/RADDR_2

T_6_5_wire_logic_cluster/lc_2/out
T_4_5_sp4_h_l_1
T_3_5_sp4_v_t_42
T_3_9_sp4_v_t_47
T_4_13_sp4_h_l_10
T_8_13_sp4_h_l_1
T_10_13_lc_trk_g3_4
T_10_13_input0_5
T_10_13_wire_bram/ram/RADDR_2
T_10_11_upADDR_2
T_10_11_wire_bram/ram/RADDR_2
T_10_9_upADDR_2
T_10_9_wire_bram/ram/RADDR_2
T_10_7_upADDR_2
T_10_7_wire_bram/ram/RADDR_2
T_10_5_upADDR_2
T_10_5_wire_bram/ram/RADDR_2

T_6_5_wire_logic_cluster/lc_2/out
T_4_5_sp4_h_l_1
T_3_5_sp4_v_t_42
T_3_9_sp4_v_t_47
T_4_13_sp4_h_l_10
T_8_13_sp4_h_l_1
T_10_13_lc_trk_g3_4
T_10_13_input0_5
T_10_13_wire_bram/ram/RADDR_2
T_10_11_upADDR_2
T_10_11_wire_bram/ram/RADDR_2
T_10_9_upADDR_2
T_10_9_wire_bram/ram/RADDR_2
T_10_7_upADDR_2
T_10_7_wire_bram/ram/RADDR_2

T_6_5_wire_logic_cluster/lc_2/out
T_4_5_sp4_h_l_1
T_3_5_sp4_v_t_42
T_3_9_sp4_v_t_47
T_3_13_lc_trk_g1_2
T_3_13_input0_5
T_3_13_wire_bram/ram/RADDR_2
T_3_11_upADDR_2
T_3_11_wire_bram/ram/RADDR_2
T_3_9_upADDR_2
T_3_9_wire_bram/ram/RADDR_2
T_3_7_upADDR_2
T_3_7_wire_bram/ram/RADDR_2
T_3_5_upADDR_2
T_3_5_wire_bram/ram/RADDR_2
T_3_3_upADDR_2
T_3_3_wire_bram/ram/RADDR_2
T_3_1_upADDR_2
T_3_1_wire_bram/ram/RADDR_2

T_6_5_wire_logic_cluster/lc_2/out
T_4_5_sp4_h_l_1
T_3_5_sp4_v_t_42
T_3_9_sp4_v_t_47
T_4_13_sp4_h_l_10
T_8_13_sp4_h_l_1
T_10_13_lc_trk_g3_4
T_10_13_input0_5
T_10_13_wire_bram/ram/RADDR_2
T_10_11_upADDR_2
T_10_11_wire_bram/ram/RADDR_2
T_10_9_upADDR_2
T_10_9_wire_bram/ram/RADDR_2

T_6_5_wire_logic_cluster/lc_2/out
T_4_5_sp4_h_l_1
T_3_5_sp4_v_t_42
T_3_9_sp4_v_t_47
T_3_13_lc_trk_g1_2
T_3_13_input0_5
T_3_13_wire_bram/ram/RADDR_2
T_3_11_upADDR_2
T_3_11_wire_bram/ram/RADDR_2
T_3_9_upADDR_2
T_3_9_wire_bram/ram/RADDR_2
T_3_7_upADDR_2
T_3_7_wire_bram/ram/RADDR_2
T_3_5_upADDR_2
T_3_5_wire_bram/ram/RADDR_2
T_3_3_upADDR_2
T_3_3_wire_bram/ram/RADDR_2

T_6_5_wire_logic_cluster/lc_2/out
T_4_5_sp4_h_l_1
T_3_5_sp4_v_t_42
T_3_9_sp4_v_t_47
T_4_13_sp4_h_l_10
T_8_13_sp4_h_l_1
T_10_13_lc_trk_g3_4
T_10_13_input0_5
T_10_13_wire_bram/ram/RADDR_2
T_10_11_upADDR_2
T_10_11_wire_bram/ram/RADDR_2

T_6_5_wire_logic_cluster/lc_2/out
T_4_5_sp4_h_l_1
T_3_5_sp4_v_t_42
T_3_9_sp4_v_t_47
T_3_13_lc_trk_g1_2
T_3_13_input0_5
T_3_13_wire_bram/ram/RADDR_2
T_3_11_upADDR_2
T_3_11_wire_bram/ram/RADDR_2
T_3_9_upADDR_2
T_3_9_wire_bram/ram/RADDR_2
T_3_7_upADDR_2
T_3_7_wire_bram/ram/RADDR_2
T_3_5_upADDR_2
T_3_5_wire_bram/ram/RADDR_2

T_6_5_wire_logic_cluster/lc_2/out
T_4_5_sp4_h_l_1
T_3_5_sp4_v_t_42
T_3_9_sp4_v_t_47
T_4_13_sp4_h_l_10
T_8_13_sp4_h_l_1
T_10_13_lc_trk_g3_4
T_10_13_input0_5
T_10_13_wire_bram/ram/RADDR_2

T_6_5_wire_logic_cluster/lc_2/out
T_4_5_sp4_h_l_1
T_3_5_sp4_v_t_42
T_3_9_sp4_v_t_47
T_3_13_lc_trk_g1_2
T_3_13_input0_5
T_3_13_wire_bram/ram/RADDR_2
T_3_11_upADDR_2
T_3_11_wire_bram/ram/RADDR_2
T_3_9_upADDR_2
T_3_9_wire_bram/ram/RADDR_2
T_3_7_upADDR_2
T_3_7_wire_bram/ram/RADDR_2

T_6_5_wire_logic_cluster/lc_2/out
T_4_5_sp4_h_l_1
T_3_5_sp4_v_t_42
T_3_9_sp4_v_t_47
T_3_13_lc_trk_g1_2
T_3_13_input0_5
T_3_13_wire_bram/ram/RADDR_2
T_3_11_upADDR_2
T_3_11_wire_bram/ram/RADDR_2
T_3_9_upADDR_2
T_3_9_wire_bram/ram/RADDR_2

T_6_5_wire_logic_cluster/lc_2/out
T_4_5_sp4_h_l_1
T_3_5_sp4_v_t_42
T_3_9_sp4_v_t_47
T_3_13_lc_trk_g1_2
T_3_13_input0_5
T_3_13_wire_bram/ram/RADDR_2
T_3_11_upADDR_2
T_3_11_wire_bram/ram/RADDR_2

T_6_5_wire_logic_cluster/lc_2/out
T_4_5_sp4_h_l_1
T_3_5_sp4_v_t_42
T_3_9_sp4_v_t_47
T_3_13_lc_trk_g1_2
T_3_13_input0_5
T_3_13_wire_bram/ram/RADDR_2

T_6_5_wire_logic_cluster/lc_2/out
T_4_5_sp4_h_l_1
T_3_5_sp4_v_t_42
T_3_9_sp4_v_t_47
T_4_13_sp4_h_l_10
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_9
T_11_13_sp4_v_t_44
T_10_14_lc_trk_g3_4
T_10_14_input0_5
T_10_14_wire_bram/ram/WADDR_2
T_10_12_upADDR_2
T_10_12_wire_bram/ram/WADDR_2
T_10_10_upADDR_2
T_10_10_wire_bram/ram/WADDR_2
T_10_8_upADDR_2
T_10_8_wire_bram/ram/WADDR_2
T_10_6_upADDR_2
T_10_6_wire_bram/ram/WADDR_2
T_10_4_upADDR_2
T_10_4_wire_bram/ram/WADDR_2
T_10_2_upADDR_2
T_10_2_wire_bram/ram/WADDR_2

T_6_5_wire_logic_cluster/lc_2/out
T_4_5_sp4_h_l_1
T_3_5_sp4_v_t_42
T_3_9_sp4_v_t_47
T_4_13_sp4_h_l_10
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_9
T_11_13_sp4_v_t_44
T_10_14_lc_trk_g3_4
T_10_14_input0_5
T_10_14_wire_bram/ram/WADDR_2
T_10_12_upADDR_2
T_10_12_wire_bram/ram/WADDR_2
T_10_10_upADDR_2
T_10_10_wire_bram/ram/WADDR_2
T_10_8_upADDR_2
T_10_8_wire_bram/ram/WADDR_2
T_10_6_upADDR_2
T_10_6_wire_bram/ram/WADDR_2
T_10_4_upADDR_2
T_10_4_wire_bram/ram/WADDR_2

T_6_5_wire_logic_cluster/lc_2/out
T_4_5_sp4_h_l_1
T_3_5_sp4_v_t_42
T_3_9_sp4_v_t_47
T_4_13_sp4_h_l_10
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_9
T_11_13_sp4_v_t_44
T_10_14_lc_trk_g3_4
T_10_14_input0_5
T_10_14_wire_bram/ram/WADDR_2
T_10_12_upADDR_2
T_10_12_wire_bram/ram/WADDR_2
T_10_10_upADDR_2
T_10_10_wire_bram/ram/WADDR_2
T_10_8_upADDR_2
T_10_8_wire_bram/ram/WADDR_2
T_10_6_upADDR_2
T_10_6_wire_bram/ram/WADDR_2

T_6_5_wire_logic_cluster/lc_2/out
T_4_5_sp4_h_l_1
T_3_5_sp4_v_t_42
T_3_9_sp4_v_t_47
T_4_13_sp4_h_l_10
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_9
T_11_13_sp4_v_t_44
T_10_14_lc_trk_g3_4
T_10_14_input0_5
T_10_14_wire_bram/ram/WADDR_2
T_10_12_upADDR_2
T_10_12_wire_bram/ram/WADDR_2
T_10_10_upADDR_2
T_10_10_wire_bram/ram/WADDR_2
T_10_8_upADDR_2
T_10_8_wire_bram/ram/WADDR_2

T_6_5_wire_logic_cluster/lc_2/out
T_4_5_sp4_h_l_1
T_3_5_sp4_v_t_42
T_3_9_sp4_v_t_47
T_4_13_sp4_h_l_10
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_9
T_11_13_sp4_v_t_44
T_10_14_lc_trk_g3_4
T_10_14_input0_5
T_10_14_wire_bram/ram/WADDR_2
T_10_12_upADDR_2
T_10_12_wire_bram/ram/WADDR_2
T_10_10_upADDR_2
T_10_10_wire_bram/ram/WADDR_2

T_6_5_wire_logic_cluster/lc_2/out
T_4_5_sp4_h_l_1
T_3_5_sp4_v_t_42
T_3_9_sp4_v_t_47
T_3_13_sp4_v_t_36
T_3_14_lc_trk_g3_4
T_3_14_input0_5
T_3_14_wire_bram/ram/WADDR_2
T_3_12_upADDR_2
T_3_12_wire_bram/ram/WADDR_2
T_3_10_upADDR_2
T_3_10_wire_bram/ram/WADDR_2
T_3_8_upADDR_2
T_3_8_wire_bram/ram/WADDR_2
T_3_6_upADDR_2
T_3_6_wire_bram/ram/WADDR_2
T_3_4_upADDR_2
T_3_4_wire_bram/ram/WADDR_2
T_3_2_upADDR_2
T_3_2_wire_bram/ram/WADDR_2

T_6_5_wire_logic_cluster/lc_2/out
T_4_5_sp4_h_l_1
T_3_5_sp4_v_t_42
T_3_9_sp4_v_t_47
T_4_13_sp4_h_l_10
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_9
T_11_13_sp4_v_t_44
T_10_14_lc_trk_g3_4
T_10_14_input0_5
T_10_14_wire_bram/ram/WADDR_2
T_10_12_upADDR_2
T_10_12_wire_bram/ram/WADDR_2

T_6_5_wire_logic_cluster/lc_2/out
T_4_5_sp4_h_l_1
T_3_5_sp4_v_t_42
T_3_9_sp4_v_t_47
T_3_13_sp4_v_t_36
T_3_14_lc_trk_g3_4
T_3_14_input0_5
T_3_14_wire_bram/ram/WADDR_2
T_3_12_upADDR_2
T_3_12_wire_bram/ram/WADDR_2
T_3_10_upADDR_2
T_3_10_wire_bram/ram/WADDR_2
T_3_8_upADDR_2
T_3_8_wire_bram/ram/WADDR_2
T_3_6_upADDR_2
T_3_6_wire_bram/ram/WADDR_2
T_3_4_upADDR_2
T_3_4_wire_bram/ram/WADDR_2

T_6_5_wire_logic_cluster/lc_2/out
T_4_5_sp4_h_l_1
T_3_5_sp4_v_t_42
T_3_9_sp4_v_t_47
T_4_13_sp4_h_l_10
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_9
T_11_13_sp4_v_t_44
T_10_14_lc_trk_g3_4
T_10_14_input0_5
T_10_14_wire_bram/ram/WADDR_2

T_6_5_wire_logic_cluster/lc_2/out
T_4_5_sp4_h_l_1
T_3_5_sp4_v_t_42
T_3_9_sp4_v_t_47
T_3_13_sp4_v_t_36
T_3_14_lc_trk_g3_4
T_3_14_input0_5
T_3_14_wire_bram/ram/WADDR_2
T_3_12_upADDR_2
T_3_12_wire_bram/ram/WADDR_2
T_3_10_upADDR_2
T_3_10_wire_bram/ram/WADDR_2
T_3_8_upADDR_2
T_3_8_wire_bram/ram/WADDR_2
T_3_6_upADDR_2
T_3_6_wire_bram/ram/WADDR_2

T_6_5_wire_logic_cluster/lc_2/out
T_4_5_sp4_h_l_1
T_3_5_sp4_v_t_42
T_3_9_sp4_v_t_47
T_3_13_sp4_v_t_36
T_3_14_lc_trk_g3_4
T_3_14_input0_5
T_3_14_wire_bram/ram/WADDR_2
T_3_12_upADDR_2
T_3_12_wire_bram/ram/WADDR_2
T_3_10_upADDR_2
T_3_10_wire_bram/ram/WADDR_2
T_3_8_upADDR_2
T_3_8_wire_bram/ram/WADDR_2

T_6_5_wire_logic_cluster/lc_2/out
T_4_5_sp4_h_l_1
T_3_5_sp4_v_t_42
T_3_9_sp4_v_t_47
T_3_13_sp4_v_t_36
T_3_14_lc_trk_g3_4
T_3_14_input0_5
T_3_14_wire_bram/ram/WADDR_2
T_3_12_upADDR_2
T_3_12_wire_bram/ram/WADDR_2
T_3_10_upADDR_2
T_3_10_wire_bram/ram/WADDR_2

T_6_5_wire_logic_cluster/lc_2/out
T_4_5_sp4_h_l_1
T_3_5_sp4_v_t_42
T_3_9_sp4_v_t_47
T_4_13_sp4_h_l_10
T_5_13_lc_trk_g3_2
T_5_13_wire_logic_cluster/lc_0/in_3

T_6_5_wire_logic_cluster/lc_2/out
T_4_5_sp4_h_l_1
T_3_5_sp4_v_t_42
T_3_9_sp4_v_t_47
T_3_13_sp4_v_t_36
T_3_14_lc_trk_g3_4
T_3_14_input0_5
T_3_14_wire_bram/ram/WADDR_2
T_3_12_upADDR_2
T_3_12_wire_bram/ram/WADDR_2

T_6_5_wire_logic_cluster/lc_2/out
T_4_5_sp4_h_l_1
T_3_5_sp4_v_t_42
T_3_9_sp4_v_t_47
T_3_13_sp4_v_t_36
T_3_14_lc_trk_g3_4
T_3_14_input0_5
T_3_14_wire_bram/ram/WADDR_2

End 

Net : addr_out_6
T_6_5_wire_logic_cluster/lc_6/out
T_5_5_sp4_h_l_4
T_4_5_sp4_v_t_41
T_4_9_sp4_v_t_41
T_5_13_sp4_h_l_4
T_9_13_sp4_h_l_7
T_10_13_lc_trk_g2_7
T_10_13_input0_1
T_10_13_wire_bram/ram/RADDR_6
T_10_11_upADDR_6
T_10_11_wire_bram/ram/RADDR_6
T_10_9_upADDR_6
T_10_9_wire_bram/ram/RADDR_6
T_10_7_upADDR_6
T_10_7_wire_bram/ram/RADDR_6
T_10_5_upADDR_6
T_10_5_wire_bram/ram/RADDR_6
T_10_3_upADDR_6
T_10_3_wire_bram/ram/RADDR_6
T_10_1_upADDR_6
T_10_1_wire_bram/ram/RADDR_6

T_6_5_wire_logic_cluster/lc_6/out
T_5_5_sp4_h_l_4
T_4_5_sp4_v_t_41
T_4_9_sp4_v_t_41
T_5_13_sp4_h_l_4
T_9_13_sp4_h_l_7
T_10_13_lc_trk_g2_7
T_10_13_input0_1
T_10_13_wire_bram/ram/RADDR_6
T_10_11_upADDR_6
T_10_11_wire_bram/ram/RADDR_6
T_10_9_upADDR_6
T_10_9_wire_bram/ram/RADDR_6
T_10_7_upADDR_6
T_10_7_wire_bram/ram/RADDR_6
T_10_5_upADDR_6
T_10_5_wire_bram/ram/RADDR_6
T_10_3_upADDR_6
T_10_3_wire_bram/ram/RADDR_6

T_6_5_wire_logic_cluster/lc_6/out
T_5_5_sp4_h_l_4
T_4_5_sp4_v_t_41
T_4_9_sp4_v_t_41
T_5_13_sp4_h_l_4
T_9_13_sp4_h_l_7
T_10_13_lc_trk_g2_7
T_10_13_input0_1
T_10_13_wire_bram/ram/RADDR_6
T_10_11_upADDR_6
T_10_11_wire_bram/ram/RADDR_6
T_10_9_upADDR_6
T_10_9_wire_bram/ram/RADDR_6
T_10_7_upADDR_6
T_10_7_wire_bram/ram/RADDR_6
T_10_5_upADDR_6
T_10_5_wire_bram/ram/RADDR_6

T_6_5_wire_logic_cluster/lc_6/out
T_5_5_sp4_h_l_4
T_4_5_sp4_v_t_41
T_4_9_sp4_v_t_41
T_5_13_sp4_h_l_4
T_9_13_sp4_h_l_7
T_10_13_lc_trk_g2_7
T_10_13_input0_1
T_10_13_wire_bram/ram/RADDR_6
T_10_11_upADDR_6
T_10_11_wire_bram/ram/RADDR_6
T_10_9_upADDR_6
T_10_9_wire_bram/ram/RADDR_6
T_10_7_upADDR_6
T_10_7_wire_bram/ram/RADDR_6

T_6_5_wire_logic_cluster/lc_6/out
T_5_5_sp4_h_l_4
T_4_5_sp4_v_t_41
T_4_9_sp4_v_t_41
T_3_13_lc_trk_g1_4
T_3_13_input0_1
T_3_13_wire_bram/ram/RADDR_6
T_3_11_upADDR_6
T_3_11_wire_bram/ram/RADDR_6
T_3_9_upADDR_6
T_3_9_wire_bram/ram/RADDR_6
T_3_7_upADDR_6
T_3_7_wire_bram/ram/RADDR_6
T_3_5_upADDR_6
T_3_5_wire_bram/ram/RADDR_6
T_3_3_upADDR_6
T_3_3_wire_bram/ram/RADDR_6
T_3_1_upADDR_6
T_3_1_wire_bram/ram/RADDR_6

T_6_5_wire_logic_cluster/lc_6/out
T_5_5_sp4_h_l_4
T_4_5_sp4_v_t_41
T_4_9_sp4_v_t_41
T_5_13_sp4_h_l_4
T_9_13_sp4_h_l_7
T_10_13_lc_trk_g2_7
T_10_13_input0_1
T_10_13_wire_bram/ram/RADDR_6
T_10_11_upADDR_6
T_10_11_wire_bram/ram/RADDR_6
T_10_9_upADDR_6
T_10_9_wire_bram/ram/RADDR_6

T_6_5_wire_logic_cluster/lc_6/out
T_5_5_sp4_h_l_4
T_4_5_sp4_v_t_41
T_4_9_sp4_v_t_41
T_3_13_lc_trk_g1_4
T_3_13_input0_1
T_3_13_wire_bram/ram/RADDR_6
T_3_11_upADDR_6
T_3_11_wire_bram/ram/RADDR_6
T_3_9_upADDR_6
T_3_9_wire_bram/ram/RADDR_6
T_3_7_upADDR_6
T_3_7_wire_bram/ram/RADDR_6
T_3_5_upADDR_6
T_3_5_wire_bram/ram/RADDR_6
T_3_3_upADDR_6
T_3_3_wire_bram/ram/RADDR_6

T_6_5_wire_logic_cluster/lc_6/out
T_5_5_sp4_h_l_4
T_4_5_sp4_v_t_41
T_4_9_sp4_v_t_41
T_5_13_sp4_h_l_4
T_9_13_sp4_h_l_7
T_10_13_lc_trk_g2_7
T_10_13_input0_1
T_10_13_wire_bram/ram/RADDR_6
T_10_11_upADDR_6
T_10_11_wire_bram/ram/RADDR_6

T_6_5_wire_logic_cluster/lc_6/out
T_5_5_sp4_h_l_4
T_4_5_sp4_v_t_41
T_4_9_sp4_v_t_41
T_3_13_lc_trk_g1_4
T_3_13_input0_1
T_3_13_wire_bram/ram/RADDR_6
T_3_11_upADDR_6
T_3_11_wire_bram/ram/RADDR_6
T_3_9_upADDR_6
T_3_9_wire_bram/ram/RADDR_6
T_3_7_upADDR_6
T_3_7_wire_bram/ram/RADDR_6
T_3_5_upADDR_6
T_3_5_wire_bram/ram/RADDR_6

T_6_5_wire_logic_cluster/lc_6/out
T_5_5_sp4_h_l_4
T_4_5_sp4_v_t_41
T_4_9_sp4_v_t_41
T_5_13_sp4_h_l_4
T_9_13_sp4_h_l_7
T_10_13_lc_trk_g2_7
T_10_13_input0_1
T_10_13_wire_bram/ram/RADDR_6

T_6_5_wire_logic_cluster/lc_6/out
T_5_5_sp4_h_l_4
T_4_5_sp4_v_t_41
T_4_9_sp4_v_t_41
T_3_13_lc_trk_g1_4
T_3_13_input0_1
T_3_13_wire_bram/ram/RADDR_6
T_3_11_upADDR_6
T_3_11_wire_bram/ram/RADDR_6
T_3_9_upADDR_6
T_3_9_wire_bram/ram/RADDR_6
T_3_7_upADDR_6
T_3_7_wire_bram/ram/RADDR_6

T_6_5_wire_logic_cluster/lc_6/out
T_5_5_sp4_h_l_4
T_4_5_sp4_v_t_41
T_4_9_sp4_v_t_41
T_3_13_lc_trk_g1_4
T_3_13_input0_1
T_3_13_wire_bram/ram/RADDR_6
T_3_11_upADDR_6
T_3_11_wire_bram/ram/RADDR_6
T_3_9_upADDR_6
T_3_9_wire_bram/ram/RADDR_6

T_6_5_wire_logic_cluster/lc_6/out
T_5_5_sp4_h_l_4
T_4_5_sp4_v_t_41
T_4_9_sp4_v_t_41
T_3_13_lc_trk_g1_4
T_3_13_input0_1
T_3_13_wire_bram/ram/RADDR_6
T_3_11_upADDR_6
T_3_11_wire_bram/ram/RADDR_6

T_6_5_wire_logic_cluster/lc_6/out
T_5_5_sp4_h_l_4
T_4_5_sp4_v_t_41
T_4_9_sp4_v_t_41
T_3_13_lc_trk_g1_4
T_3_13_input0_1
T_3_13_wire_bram/ram/RADDR_6

T_6_5_wire_logic_cluster/lc_6/out
T_7_3_sp4_v_t_40
T_8_7_sp4_h_l_11
T_11_7_sp4_v_t_41
T_11_11_sp4_v_t_42
T_10_14_lc_trk_g3_2
T_10_14_input0_1
T_10_14_wire_bram/ram/WADDR_6
T_10_12_upADDR_6
T_10_12_wire_bram/ram/WADDR_6
T_10_10_upADDR_6
T_10_10_wire_bram/ram/WADDR_6
T_10_8_upADDR_6
T_10_8_wire_bram/ram/WADDR_6
T_10_6_upADDR_6
T_10_6_wire_bram/ram/WADDR_6
T_10_4_upADDR_6
T_10_4_wire_bram/ram/WADDR_6
T_10_2_upADDR_6
T_10_2_wire_bram/ram/WADDR_6

T_6_5_wire_logic_cluster/lc_6/out
T_5_5_sp4_h_l_4
T_4_5_sp4_v_t_41
T_4_9_sp4_v_t_41
T_4_13_sp4_v_t_42
T_3_14_lc_trk_g3_2
T_3_14_input0_1
T_3_14_wire_bram/ram/WADDR_6
T_3_12_upADDR_6
T_3_12_wire_bram/ram/WADDR_6
T_3_10_upADDR_6
T_3_10_wire_bram/ram/WADDR_6
T_3_8_upADDR_6
T_3_8_wire_bram/ram/WADDR_6
T_3_6_upADDR_6
T_3_6_wire_bram/ram/WADDR_6
T_3_4_upADDR_6
T_3_4_wire_bram/ram/WADDR_6
T_3_2_upADDR_6
T_3_2_wire_bram/ram/WADDR_6

T_6_5_wire_logic_cluster/lc_6/out
T_7_3_sp4_v_t_40
T_8_7_sp4_h_l_11
T_11_7_sp4_v_t_41
T_11_11_sp4_v_t_42
T_10_14_lc_trk_g3_2
T_10_14_input0_1
T_10_14_wire_bram/ram/WADDR_6
T_10_12_upADDR_6
T_10_12_wire_bram/ram/WADDR_6
T_10_10_upADDR_6
T_10_10_wire_bram/ram/WADDR_6
T_10_8_upADDR_6
T_10_8_wire_bram/ram/WADDR_6
T_10_6_upADDR_6
T_10_6_wire_bram/ram/WADDR_6
T_10_4_upADDR_6
T_10_4_wire_bram/ram/WADDR_6

T_6_5_wire_logic_cluster/lc_6/out
T_5_5_sp4_h_l_4
T_4_5_sp4_v_t_41
T_4_9_sp4_v_t_41
T_4_13_sp4_v_t_42
T_3_14_lc_trk_g3_2
T_3_14_input0_1
T_3_14_wire_bram/ram/WADDR_6
T_3_12_upADDR_6
T_3_12_wire_bram/ram/WADDR_6
T_3_10_upADDR_6
T_3_10_wire_bram/ram/WADDR_6
T_3_8_upADDR_6
T_3_8_wire_bram/ram/WADDR_6
T_3_6_upADDR_6
T_3_6_wire_bram/ram/WADDR_6
T_3_4_upADDR_6
T_3_4_wire_bram/ram/WADDR_6

T_6_5_wire_logic_cluster/lc_6/out
T_7_3_sp4_v_t_40
T_8_7_sp4_h_l_11
T_11_7_sp4_v_t_41
T_11_11_sp4_v_t_42
T_10_14_lc_trk_g3_2
T_10_14_input0_1
T_10_14_wire_bram/ram/WADDR_6
T_10_12_upADDR_6
T_10_12_wire_bram/ram/WADDR_6
T_10_10_upADDR_6
T_10_10_wire_bram/ram/WADDR_6
T_10_8_upADDR_6
T_10_8_wire_bram/ram/WADDR_6
T_10_6_upADDR_6
T_10_6_wire_bram/ram/WADDR_6

T_6_5_wire_logic_cluster/lc_6/out
T_5_5_sp4_h_l_4
T_4_5_sp4_v_t_41
T_4_9_sp4_v_t_41
T_4_13_sp4_v_t_42
T_3_14_lc_trk_g3_2
T_3_14_input0_1
T_3_14_wire_bram/ram/WADDR_6
T_3_12_upADDR_6
T_3_12_wire_bram/ram/WADDR_6
T_3_10_upADDR_6
T_3_10_wire_bram/ram/WADDR_6
T_3_8_upADDR_6
T_3_8_wire_bram/ram/WADDR_6
T_3_6_upADDR_6
T_3_6_wire_bram/ram/WADDR_6

T_6_5_wire_logic_cluster/lc_6/out
T_7_3_sp4_v_t_40
T_8_7_sp4_h_l_11
T_11_7_sp4_v_t_41
T_11_11_sp4_v_t_42
T_10_14_lc_trk_g3_2
T_10_14_input0_1
T_10_14_wire_bram/ram/WADDR_6
T_10_12_upADDR_6
T_10_12_wire_bram/ram/WADDR_6
T_10_10_upADDR_6
T_10_10_wire_bram/ram/WADDR_6
T_10_8_upADDR_6
T_10_8_wire_bram/ram/WADDR_6

T_6_5_wire_logic_cluster/lc_6/out
T_5_5_sp4_h_l_4
T_4_5_sp4_v_t_41
T_4_9_sp4_v_t_41
T_4_13_sp4_v_t_42
T_3_14_lc_trk_g3_2
T_3_14_input0_1
T_3_14_wire_bram/ram/WADDR_6
T_3_12_upADDR_6
T_3_12_wire_bram/ram/WADDR_6
T_3_10_upADDR_6
T_3_10_wire_bram/ram/WADDR_6
T_3_8_upADDR_6
T_3_8_wire_bram/ram/WADDR_6

T_6_5_wire_logic_cluster/lc_6/out
T_5_5_sp4_h_l_4
T_4_5_sp4_v_t_41
T_4_9_sp4_v_t_41
T_5_13_sp4_h_l_4
T_5_13_lc_trk_g0_1
T_5_13_wire_logic_cluster/lc_4/in_1

T_6_5_wire_logic_cluster/lc_6/out
T_7_3_sp4_v_t_40
T_8_7_sp4_h_l_11
T_11_7_sp4_v_t_41
T_11_11_sp4_v_t_42
T_10_14_lc_trk_g3_2
T_10_14_input0_1
T_10_14_wire_bram/ram/WADDR_6
T_10_12_upADDR_6
T_10_12_wire_bram/ram/WADDR_6
T_10_10_upADDR_6
T_10_10_wire_bram/ram/WADDR_6

T_6_5_wire_logic_cluster/lc_6/out
T_5_5_sp4_h_l_4
T_4_5_sp4_v_t_41
T_4_9_sp4_v_t_41
T_4_13_sp4_v_t_42
T_3_14_lc_trk_g3_2
T_3_14_input0_1
T_3_14_wire_bram/ram/WADDR_6
T_3_12_upADDR_6
T_3_12_wire_bram/ram/WADDR_6
T_3_10_upADDR_6
T_3_10_wire_bram/ram/WADDR_6

T_6_5_wire_logic_cluster/lc_6/out
T_7_3_sp4_v_t_40
T_8_7_sp4_h_l_11
T_11_7_sp4_v_t_41
T_11_11_sp4_v_t_42
T_10_14_lc_trk_g3_2
T_10_14_input0_1
T_10_14_wire_bram/ram/WADDR_6
T_10_12_upADDR_6
T_10_12_wire_bram/ram/WADDR_6

T_6_5_wire_logic_cluster/lc_6/out
T_5_5_sp4_h_l_4
T_4_5_sp4_v_t_41
T_4_9_sp4_v_t_41
T_4_13_sp4_v_t_42
T_3_14_lc_trk_g3_2
T_3_14_input0_1
T_3_14_wire_bram/ram/WADDR_6
T_3_12_upADDR_6
T_3_12_wire_bram/ram/WADDR_6

T_6_5_wire_logic_cluster/lc_6/out
T_7_3_sp4_v_t_40
T_8_7_sp4_h_l_11
T_11_7_sp4_v_t_41
T_11_11_sp4_v_t_42
T_10_14_lc_trk_g3_2
T_10_14_input0_1
T_10_14_wire_bram/ram/WADDR_6

T_6_5_wire_logic_cluster/lc_6/out
T_5_5_sp4_h_l_4
T_4_5_sp4_v_t_41
T_4_9_sp4_v_t_41
T_4_13_sp4_v_t_42
T_3_14_lc_trk_g3_2
T_3_14_input0_1
T_3_14_wire_bram/ram/WADDR_6

End 

Net : addr_out_5
T_6_5_wire_logic_cluster/lc_5/out
T_4_5_sp4_h_l_7
T_3_5_sp4_v_t_36
T_3_9_sp4_v_t_41
T_4_13_sp4_h_l_4
T_8_13_sp4_h_l_7
T_10_13_lc_trk_g2_2
T_10_13_input0_2
T_10_13_wire_bram/ram/RADDR_5
T_10_11_upADDR_5
T_10_11_wire_bram/ram/RADDR_5
T_10_9_upADDR_5
T_10_9_wire_bram/ram/RADDR_5
T_10_7_upADDR_5
T_10_7_wire_bram/ram/RADDR_5
T_10_5_upADDR_5
T_10_5_wire_bram/ram/RADDR_5
T_10_3_upADDR_5
T_10_3_wire_bram/ram/RADDR_5
T_10_1_upADDR_5
T_10_1_wire_bram/ram/RADDR_5

T_6_5_wire_logic_cluster/lc_5/out
T_4_5_sp4_h_l_7
T_3_5_sp4_v_t_36
T_3_9_sp4_v_t_41
T_4_13_sp4_h_l_4
T_8_13_sp4_h_l_7
T_10_13_lc_trk_g2_2
T_10_13_input0_2
T_10_13_wire_bram/ram/RADDR_5
T_10_11_upADDR_5
T_10_11_wire_bram/ram/RADDR_5
T_10_9_upADDR_5
T_10_9_wire_bram/ram/RADDR_5
T_10_7_upADDR_5
T_10_7_wire_bram/ram/RADDR_5
T_10_5_upADDR_5
T_10_5_wire_bram/ram/RADDR_5
T_10_3_upADDR_5
T_10_3_wire_bram/ram/RADDR_5

T_6_5_wire_logic_cluster/lc_5/out
T_4_5_sp4_h_l_7
T_3_5_sp4_v_t_36
T_3_9_sp4_v_t_41
T_4_13_sp4_h_l_4
T_8_13_sp4_h_l_7
T_10_13_lc_trk_g2_2
T_10_13_input0_2
T_10_13_wire_bram/ram/RADDR_5
T_10_11_upADDR_5
T_10_11_wire_bram/ram/RADDR_5
T_10_9_upADDR_5
T_10_9_wire_bram/ram/RADDR_5
T_10_7_upADDR_5
T_10_7_wire_bram/ram/RADDR_5
T_10_5_upADDR_5
T_10_5_wire_bram/ram/RADDR_5

T_6_5_wire_logic_cluster/lc_5/out
T_4_5_sp4_h_l_7
T_3_5_sp4_v_t_36
T_3_9_sp4_v_t_41
T_4_13_sp4_h_l_4
T_8_13_sp4_h_l_7
T_10_13_lc_trk_g2_2
T_10_13_input0_2
T_10_13_wire_bram/ram/RADDR_5
T_10_11_upADDR_5
T_10_11_wire_bram/ram/RADDR_5
T_10_9_upADDR_5
T_10_9_wire_bram/ram/RADDR_5
T_10_7_upADDR_5
T_10_7_wire_bram/ram/RADDR_5

T_6_5_wire_logic_cluster/lc_5/out
T_4_5_sp4_h_l_7
T_3_5_sp4_v_t_36
T_3_9_sp4_v_t_41
T_3_13_lc_trk_g0_4
T_3_13_input0_2
T_3_13_wire_bram/ram/RADDR_5
T_3_11_upADDR_5
T_3_11_wire_bram/ram/RADDR_5
T_3_9_upADDR_5
T_3_9_wire_bram/ram/RADDR_5
T_3_7_upADDR_5
T_3_7_wire_bram/ram/RADDR_5
T_3_5_upADDR_5
T_3_5_wire_bram/ram/RADDR_5
T_3_3_upADDR_5
T_3_3_wire_bram/ram/RADDR_5
T_3_1_upADDR_5
T_3_1_wire_bram/ram/RADDR_5

T_6_5_wire_logic_cluster/lc_5/out
T_4_5_sp4_h_l_7
T_3_5_sp4_v_t_36
T_3_9_sp4_v_t_41
T_4_13_sp4_h_l_4
T_8_13_sp4_h_l_7
T_10_13_lc_trk_g2_2
T_10_13_input0_2
T_10_13_wire_bram/ram/RADDR_5
T_10_11_upADDR_5
T_10_11_wire_bram/ram/RADDR_5
T_10_9_upADDR_5
T_10_9_wire_bram/ram/RADDR_5

T_6_5_wire_logic_cluster/lc_5/out
T_4_5_sp4_h_l_7
T_3_5_sp4_v_t_36
T_3_9_sp4_v_t_41
T_3_13_lc_trk_g0_4
T_3_13_input0_2
T_3_13_wire_bram/ram/RADDR_5
T_3_11_upADDR_5
T_3_11_wire_bram/ram/RADDR_5
T_3_9_upADDR_5
T_3_9_wire_bram/ram/RADDR_5
T_3_7_upADDR_5
T_3_7_wire_bram/ram/RADDR_5
T_3_5_upADDR_5
T_3_5_wire_bram/ram/RADDR_5
T_3_3_upADDR_5
T_3_3_wire_bram/ram/RADDR_5

T_6_5_wire_logic_cluster/lc_5/out
T_4_5_sp4_h_l_7
T_3_5_sp4_v_t_36
T_3_9_sp4_v_t_41
T_4_13_sp4_h_l_4
T_8_13_sp4_h_l_7
T_10_13_lc_trk_g2_2
T_10_13_input0_2
T_10_13_wire_bram/ram/RADDR_5
T_10_11_upADDR_5
T_10_11_wire_bram/ram/RADDR_5

T_6_5_wire_logic_cluster/lc_5/out
T_4_5_sp4_h_l_7
T_3_5_sp4_v_t_36
T_3_9_sp4_v_t_41
T_3_13_lc_trk_g0_4
T_3_13_input0_2
T_3_13_wire_bram/ram/RADDR_5
T_3_11_upADDR_5
T_3_11_wire_bram/ram/RADDR_5
T_3_9_upADDR_5
T_3_9_wire_bram/ram/RADDR_5
T_3_7_upADDR_5
T_3_7_wire_bram/ram/RADDR_5
T_3_5_upADDR_5
T_3_5_wire_bram/ram/RADDR_5

T_6_5_wire_logic_cluster/lc_5/out
T_4_5_sp4_h_l_7
T_3_5_sp4_v_t_36
T_3_9_sp4_v_t_41
T_4_13_sp4_h_l_4
T_8_13_sp4_h_l_7
T_10_13_lc_trk_g2_2
T_10_13_input0_2
T_10_13_wire_bram/ram/RADDR_5

T_6_5_wire_logic_cluster/lc_5/out
T_4_5_sp4_h_l_7
T_3_5_sp4_v_t_36
T_3_9_sp4_v_t_41
T_3_13_lc_trk_g0_4
T_3_13_input0_2
T_3_13_wire_bram/ram/RADDR_5
T_3_11_upADDR_5
T_3_11_wire_bram/ram/RADDR_5
T_3_9_upADDR_5
T_3_9_wire_bram/ram/RADDR_5
T_3_7_upADDR_5
T_3_7_wire_bram/ram/RADDR_5

T_6_5_wire_logic_cluster/lc_5/out
T_4_5_sp4_h_l_7
T_3_5_sp4_v_t_36
T_3_9_sp4_v_t_41
T_3_13_lc_trk_g0_4
T_3_13_input0_2
T_3_13_wire_bram/ram/RADDR_5
T_3_11_upADDR_5
T_3_11_wire_bram/ram/RADDR_5
T_3_9_upADDR_5
T_3_9_wire_bram/ram/RADDR_5

T_6_5_wire_logic_cluster/lc_5/out
T_4_5_sp4_h_l_7
T_3_5_sp4_v_t_36
T_3_9_sp4_v_t_41
T_3_13_lc_trk_g0_4
T_3_13_input0_2
T_3_13_wire_bram/ram/RADDR_5
T_3_11_upADDR_5
T_3_11_wire_bram/ram/RADDR_5

T_6_5_wire_logic_cluster/lc_5/out
T_4_5_sp4_h_l_7
T_3_5_sp4_v_t_36
T_3_9_sp4_v_t_41
T_3_13_lc_trk_g0_4
T_3_13_input0_2
T_3_13_wire_bram/ram/RADDR_5

T_6_5_wire_logic_cluster/lc_5/out
T_4_5_sp4_h_l_7
T_3_5_sp4_v_t_36
T_3_9_sp4_v_t_41
T_4_13_sp4_h_l_4
T_8_13_sp4_h_l_7
T_12_13_sp4_h_l_10
T_11_13_sp4_v_t_41
T_10_14_lc_trk_g3_1
T_10_14_input0_2
T_10_14_wire_bram/ram/WADDR_5
T_10_12_upADDR_5
T_10_12_wire_bram/ram/WADDR_5
T_10_10_upADDR_5
T_10_10_wire_bram/ram/WADDR_5
T_10_8_upADDR_5
T_10_8_wire_bram/ram/WADDR_5
T_10_6_upADDR_5
T_10_6_wire_bram/ram/WADDR_5
T_10_4_upADDR_5
T_10_4_wire_bram/ram/WADDR_5
T_10_2_upADDR_5
T_10_2_wire_bram/ram/WADDR_5

T_6_5_wire_logic_cluster/lc_5/out
T_4_5_sp4_h_l_7
T_3_5_sp4_v_t_36
T_3_9_sp4_v_t_41
T_4_13_sp4_h_l_4
T_8_13_sp4_h_l_7
T_12_13_sp4_h_l_10
T_11_13_sp4_v_t_41
T_10_14_lc_trk_g3_1
T_10_14_input0_2
T_10_14_wire_bram/ram/WADDR_5
T_10_12_upADDR_5
T_10_12_wire_bram/ram/WADDR_5
T_10_10_upADDR_5
T_10_10_wire_bram/ram/WADDR_5
T_10_8_upADDR_5
T_10_8_wire_bram/ram/WADDR_5
T_10_6_upADDR_5
T_10_6_wire_bram/ram/WADDR_5
T_10_4_upADDR_5
T_10_4_wire_bram/ram/WADDR_5

T_6_5_wire_logic_cluster/lc_5/out
T_4_5_sp4_h_l_7
T_3_5_sp4_v_t_36
T_3_9_sp4_v_t_41
T_4_13_sp4_h_l_4
T_8_13_sp4_h_l_7
T_12_13_sp4_h_l_10
T_11_13_sp4_v_t_41
T_10_14_lc_trk_g3_1
T_10_14_input0_2
T_10_14_wire_bram/ram/WADDR_5
T_10_12_upADDR_5
T_10_12_wire_bram/ram/WADDR_5
T_10_10_upADDR_5
T_10_10_wire_bram/ram/WADDR_5
T_10_8_upADDR_5
T_10_8_wire_bram/ram/WADDR_5
T_10_6_upADDR_5
T_10_6_wire_bram/ram/WADDR_5

T_6_5_wire_logic_cluster/lc_5/out
T_4_5_sp4_h_l_7
T_3_5_sp4_v_t_36
T_3_9_sp4_v_t_41
T_4_13_sp4_h_l_4
T_8_13_sp4_h_l_7
T_12_13_sp4_h_l_10
T_11_13_sp4_v_t_41
T_10_14_lc_trk_g3_1
T_10_14_input0_2
T_10_14_wire_bram/ram/WADDR_5
T_10_12_upADDR_5
T_10_12_wire_bram/ram/WADDR_5
T_10_10_upADDR_5
T_10_10_wire_bram/ram/WADDR_5
T_10_8_upADDR_5
T_10_8_wire_bram/ram/WADDR_5

T_6_5_wire_logic_cluster/lc_5/out
T_4_5_sp4_h_l_7
T_3_5_sp4_v_t_36
T_3_9_sp4_v_t_41
T_4_13_sp4_h_l_4
T_8_13_sp4_h_l_7
T_12_13_sp4_h_l_10
T_11_13_sp4_v_t_41
T_10_14_lc_trk_g3_1
T_10_14_input0_2
T_10_14_wire_bram/ram/WADDR_5
T_10_12_upADDR_5
T_10_12_wire_bram/ram/WADDR_5
T_10_10_upADDR_5
T_10_10_wire_bram/ram/WADDR_5

T_6_5_wire_logic_cluster/lc_5/out
T_4_5_sp4_h_l_7
T_3_5_sp4_v_t_36
T_3_9_sp4_v_t_41
T_3_13_sp4_v_t_41
T_3_14_lc_trk_g3_1
T_3_14_input0_2
T_3_14_wire_bram/ram/WADDR_5
T_3_12_upADDR_5
T_3_12_wire_bram/ram/WADDR_5
T_3_10_upADDR_5
T_3_10_wire_bram/ram/WADDR_5
T_3_8_upADDR_5
T_3_8_wire_bram/ram/WADDR_5
T_3_6_upADDR_5
T_3_6_wire_bram/ram/WADDR_5
T_3_4_upADDR_5
T_3_4_wire_bram/ram/WADDR_5
T_3_2_upADDR_5
T_3_2_wire_bram/ram/WADDR_5

T_6_5_wire_logic_cluster/lc_5/out
T_4_5_sp4_h_l_7
T_3_5_sp4_v_t_36
T_3_9_sp4_v_t_41
T_4_13_sp4_h_l_4
T_8_13_sp4_h_l_7
T_12_13_sp4_h_l_10
T_11_13_sp4_v_t_41
T_10_14_lc_trk_g3_1
T_10_14_input0_2
T_10_14_wire_bram/ram/WADDR_5
T_10_12_upADDR_5
T_10_12_wire_bram/ram/WADDR_5

T_6_5_wire_logic_cluster/lc_5/out
T_4_5_sp4_h_l_7
T_3_5_sp4_v_t_36
T_3_9_sp4_v_t_41
T_3_13_sp4_v_t_41
T_3_14_lc_trk_g3_1
T_3_14_input0_2
T_3_14_wire_bram/ram/WADDR_5
T_3_12_upADDR_5
T_3_12_wire_bram/ram/WADDR_5
T_3_10_upADDR_5
T_3_10_wire_bram/ram/WADDR_5
T_3_8_upADDR_5
T_3_8_wire_bram/ram/WADDR_5
T_3_6_upADDR_5
T_3_6_wire_bram/ram/WADDR_5
T_3_4_upADDR_5
T_3_4_wire_bram/ram/WADDR_5

T_6_5_wire_logic_cluster/lc_5/out
T_4_5_sp4_h_l_7
T_3_5_sp4_v_t_36
T_3_9_sp4_v_t_41
T_4_13_sp4_h_l_4
T_8_13_sp4_h_l_7
T_12_13_sp4_h_l_10
T_11_13_sp4_v_t_41
T_10_14_lc_trk_g3_1
T_10_14_input0_2
T_10_14_wire_bram/ram/WADDR_5

T_6_5_wire_logic_cluster/lc_5/out
T_4_5_sp4_h_l_7
T_3_5_sp4_v_t_36
T_3_9_sp4_v_t_41
T_3_13_sp4_v_t_41
T_3_14_lc_trk_g3_1
T_3_14_input0_2
T_3_14_wire_bram/ram/WADDR_5
T_3_12_upADDR_5
T_3_12_wire_bram/ram/WADDR_5
T_3_10_upADDR_5
T_3_10_wire_bram/ram/WADDR_5
T_3_8_upADDR_5
T_3_8_wire_bram/ram/WADDR_5
T_3_6_upADDR_5
T_3_6_wire_bram/ram/WADDR_5

T_6_5_wire_logic_cluster/lc_5/out
T_4_5_sp4_h_l_7
T_3_5_sp4_v_t_36
T_3_9_sp4_v_t_41
T_3_13_sp4_v_t_41
T_3_14_lc_trk_g3_1
T_3_14_input0_2
T_3_14_wire_bram/ram/WADDR_5
T_3_12_upADDR_5
T_3_12_wire_bram/ram/WADDR_5
T_3_10_upADDR_5
T_3_10_wire_bram/ram/WADDR_5
T_3_8_upADDR_5
T_3_8_wire_bram/ram/WADDR_5

T_6_5_wire_logic_cluster/lc_5/out
T_4_5_sp4_h_l_7
T_3_5_sp4_v_t_36
T_3_9_sp4_v_t_41
T_3_13_sp4_v_t_41
T_3_14_lc_trk_g3_1
T_3_14_input0_2
T_3_14_wire_bram/ram/WADDR_5
T_3_12_upADDR_5
T_3_12_wire_bram/ram/WADDR_5
T_3_10_upADDR_5
T_3_10_wire_bram/ram/WADDR_5

T_6_5_wire_logic_cluster/lc_5/out
T_4_5_sp4_h_l_7
T_3_5_sp4_v_t_36
T_3_9_sp4_v_t_41
T_4_13_sp4_h_l_4
T_5_13_lc_trk_g2_4
T_5_13_wire_logic_cluster/lc_3/in_3

T_6_5_wire_logic_cluster/lc_5/out
T_4_5_sp4_h_l_7
T_3_5_sp4_v_t_36
T_3_9_sp4_v_t_41
T_3_13_sp4_v_t_41
T_3_14_lc_trk_g3_1
T_3_14_input0_2
T_3_14_wire_bram/ram/WADDR_5
T_3_12_upADDR_5
T_3_12_wire_bram/ram/WADDR_5

T_6_5_wire_logic_cluster/lc_5/out
T_4_5_sp4_h_l_7
T_3_5_sp4_v_t_36
T_3_9_sp4_v_t_41
T_3_13_sp4_v_t_41
T_3_14_lc_trk_g3_1
T_3_14_input0_2
T_3_14_wire_bram/ram/WADDR_5

End 

Net : addr_out_3
T_6_5_wire_logic_cluster/lc_3/out
T_6_5_sp4_h_l_11
T_9_5_sp4_v_t_41
T_9_9_sp4_v_t_41
T_6_13_sp4_h_l_4
T_2_13_sp4_h_l_4
T_3_13_lc_trk_g2_4
T_3_13_input0_4
T_3_13_wire_bram/ram/RADDR_3
T_3_11_upADDR_3
T_3_11_wire_bram/ram/RADDR_3
T_3_9_upADDR_3
T_3_9_wire_bram/ram/RADDR_3
T_3_7_upADDR_3
T_3_7_wire_bram/ram/RADDR_3
T_3_5_upADDR_3
T_3_5_wire_bram/ram/RADDR_3
T_3_3_upADDR_3
T_3_3_wire_bram/ram/RADDR_3
T_3_1_upADDR_3
T_3_1_wire_bram/ram/RADDR_3

T_6_5_wire_logic_cluster/lc_3/out
T_6_5_sp4_h_l_11
T_9_5_sp4_v_t_41
T_9_9_sp4_v_t_41
T_6_13_sp4_h_l_4
T_2_13_sp4_h_l_4
T_3_13_lc_trk_g2_4
T_3_13_input0_4
T_3_13_wire_bram/ram/RADDR_3
T_3_11_upADDR_3
T_3_11_wire_bram/ram/RADDR_3
T_3_9_upADDR_3
T_3_9_wire_bram/ram/RADDR_3
T_3_7_upADDR_3
T_3_7_wire_bram/ram/RADDR_3
T_3_5_upADDR_3
T_3_5_wire_bram/ram/RADDR_3
T_3_3_upADDR_3
T_3_3_wire_bram/ram/RADDR_3

T_6_5_wire_logic_cluster/lc_3/out
T_6_5_sp4_h_l_11
T_9_5_sp4_v_t_41
T_9_9_sp4_v_t_41
T_10_13_sp4_h_l_4
T_10_13_lc_trk_g1_1
T_10_13_input0_4
T_10_13_wire_bram/ram/RADDR_3
T_10_11_upADDR_3
T_10_11_wire_bram/ram/RADDR_3
T_10_9_upADDR_3
T_10_9_wire_bram/ram/RADDR_3
T_10_7_upADDR_3
T_10_7_wire_bram/ram/RADDR_3
T_10_5_upADDR_3
T_10_5_wire_bram/ram/RADDR_3
T_10_3_upADDR_3
T_10_3_wire_bram/ram/RADDR_3
T_10_1_upADDR_3
T_10_1_wire_bram/ram/RADDR_3

T_6_5_wire_logic_cluster/lc_3/out
T_6_5_sp4_h_l_11
T_9_5_sp4_v_t_41
T_9_9_sp4_v_t_41
T_6_13_sp4_h_l_4
T_2_13_sp4_h_l_4
T_3_13_lc_trk_g2_4
T_3_13_input0_4
T_3_13_wire_bram/ram/RADDR_3
T_3_11_upADDR_3
T_3_11_wire_bram/ram/RADDR_3
T_3_9_upADDR_3
T_3_9_wire_bram/ram/RADDR_3
T_3_7_upADDR_3
T_3_7_wire_bram/ram/RADDR_3
T_3_5_upADDR_3
T_3_5_wire_bram/ram/RADDR_3

T_6_5_wire_logic_cluster/lc_3/out
T_6_5_sp4_h_l_11
T_9_5_sp4_v_t_41
T_9_9_sp4_v_t_41
T_10_13_sp4_h_l_4
T_10_13_lc_trk_g1_1
T_10_13_input0_4
T_10_13_wire_bram/ram/RADDR_3
T_10_11_upADDR_3
T_10_11_wire_bram/ram/RADDR_3
T_10_9_upADDR_3
T_10_9_wire_bram/ram/RADDR_3
T_10_7_upADDR_3
T_10_7_wire_bram/ram/RADDR_3
T_10_5_upADDR_3
T_10_5_wire_bram/ram/RADDR_3
T_10_3_upADDR_3
T_10_3_wire_bram/ram/RADDR_3

T_6_5_wire_logic_cluster/lc_3/out
T_6_5_sp4_h_l_11
T_9_5_sp4_v_t_41
T_9_9_sp4_v_t_41
T_6_13_sp4_h_l_4
T_2_13_sp4_h_l_4
T_3_13_lc_trk_g2_4
T_3_13_input0_4
T_3_13_wire_bram/ram/RADDR_3
T_3_11_upADDR_3
T_3_11_wire_bram/ram/RADDR_3
T_3_9_upADDR_3
T_3_9_wire_bram/ram/RADDR_3
T_3_7_upADDR_3
T_3_7_wire_bram/ram/RADDR_3

T_6_5_wire_logic_cluster/lc_3/out
T_6_5_sp4_h_l_11
T_9_5_sp4_v_t_41
T_9_9_sp4_v_t_41
T_10_13_sp4_h_l_4
T_10_13_lc_trk_g1_1
T_10_13_input0_4
T_10_13_wire_bram/ram/RADDR_3
T_10_11_upADDR_3
T_10_11_wire_bram/ram/RADDR_3
T_10_9_upADDR_3
T_10_9_wire_bram/ram/RADDR_3
T_10_7_upADDR_3
T_10_7_wire_bram/ram/RADDR_3
T_10_5_upADDR_3
T_10_5_wire_bram/ram/RADDR_3

T_6_5_wire_logic_cluster/lc_3/out
T_6_5_sp4_h_l_11
T_9_5_sp4_v_t_41
T_9_9_sp4_v_t_41
T_6_13_sp4_h_l_4
T_2_13_sp4_h_l_4
T_3_13_lc_trk_g2_4
T_3_13_input0_4
T_3_13_wire_bram/ram/RADDR_3
T_3_11_upADDR_3
T_3_11_wire_bram/ram/RADDR_3
T_3_9_upADDR_3
T_3_9_wire_bram/ram/RADDR_3

T_6_5_wire_logic_cluster/lc_3/out
T_6_5_sp4_h_l_11
T_9_5_sp4_v_t_41
T_9_9_sp4_v_t_41
T_10_13_sp4_h_l_4
T_10_13_lc_trk_g1_1
T_10_13_input0_4
T_10_13_wire_bram/ram/RADDR_3
T_10_11_upADDR_3
T_10_11_wire_bram/ram/RADDR_3
T_10_9_upADDR_3
T_10_9_wire_bram/ram/RADDR_3
T_10_7_upADDR_3
T_10_7_wire_bram/ram/RADDR_3

T_6_5_wire_logic_cluster/lc_3/out
T_6_5_sp4_h_l_11
T_9_5_sp4_v_t_41
T_9_9_sp4_v_t_41
T_6_13_sp4_h_l_4
T_2_13_sp4_h_l_4
T_3_13_lc_trk_g2_4
T_3_13_input0_4
T_3_13_wire_bram/ram/RADDR_3
T_3_11_upADDR_3
T_3_11_wire_bram/ram/RADDR_3

T_6_5_wire_logic_cluster/lc_3/out
T_6_5_sp4_h_l_11
T_9_5_sp4_v_t_41
T_9_9_sp4_v_t_41
T_10_13_sp4_h_l_4
T_10_13_lc_trk_g1_1
T_10_13_input0_4
T_10_13_wire_bram/ram/RADDR_3
T_10_11_upADDR_3
T_10_11_wire_bram/ram/RADDR_3
T_10_9_upADDR_3
T_10_9_wire_bram/ram/RADDR_3

T_6_5_wire_logic_cluster/lc_3/out
T_6_5_sp4_h_l_11
T_9_5_sp4_v_t_41
T_9_9_sp4_v_t_41
T_6_13_sp4_h_l_4
T_2_13_sp4_h_l_4
T_3_13_lc_trk_g2_4
T_3_13_input0_4
T_3_13_wire_bram/ram/RADDR_3

T_6_5_wire_logic_cluster/lc_3/out
T_6_5_sp4_h_l_11
T_9_5_sp4_v_t_41
T_9_9_sp4_v_t_41
T_10_13_sp4_h_l_4
T_10_13_lc_trk_g1_1
T_10_13_input0_4
T_10_13_wire_bram/ram/RADDR_3
T_10_11_upADDR_3
T_10_11_wire_bram/ram/RADDR_3

T_6_5_wire_logic_cluster/lc_3/out
T_6_5_sp4_h_l_11
T_9_5_sp4_v_t_41
T_9_9_sp4_v_t_41
T_10_13_sp4_h_l_4
T_10_13_lc_trk_g1_1
T_10_13_input0_4
T_10_13_wire_bram/ram/RADDR_3

T_6_5_wire_logic_cluster/lc_3/out
T_7_2_sp4_v_t_47
T_7_6_sp4_v_t_43
T_7_10_sp4_v_t_43
T_4_14_sp4_h_l_6
T_3_14_lc_trk_g0_6
T_3_14_input0_4
T_3_14_wire_bram/ram/WADDR_3
T_3_12_upADDR_3
T_3_12_wire_bram/ram/WADDR_3
T_3_10_upADDR_3
T_3_10_wire_bram/ram/WADDR_3
T_3_8_upADDR_3
T_3_8_wire_bram/ram/WADDR_3
T_3_6_upADDR_3
T_3_6_wire_bram/ram/WADDR_3
T_3_4_upADDR_3
T_3_4_wire_bram/ram/WADDR_3
T_3_2_upADDR_3
T_3_2_wire_bram/ram/WADDR_3

T_6_5_wire_logic_cluster/lc_3/out
T_7_2_sp4_v_t_47
T_7_6_sp4_v_t_43
T_7_10_sp4_v_t_43
T_8_14_sp4_h_l_6
T_10_14_lc_trk_g3_3
T_10_14_input0_4
T_10_14_wire_bram/ram/WADDR_3
T_10_12_upADDR_3
T_10_12_wire_bram/ram/WADDR_3
T_10_10_upADDR_3
T_10_10_wire_bram/ram/WADDR_3
T_10_8_upADDR_3
T_10_8_wire_bram/ram/WADDR_3
T_10_6_upADDR_3
T_10_6_wire_bram/ram/WADDR_3
T_10_4_upADDR_3
T_10_4_wire_bram/ram/WADDR_3
T_10_2_upADDR_3
T_10_2_wire_bram/ram/WADDR_3

T_6_5_wire_logic_cluster/lc_3/out
T_7_2_sp4_v_t_47
T_7_6_sp4_v_t_43
T_7_10_sp4_v_t_43
T_4_14_sp4_h_l_6
T_3_14_lc_trk_g0_6
T_3_14_input0_4
T_3_14_wire_bram/ram/WADDR_3
T_3_12_upADDR_3
T_3_12_wire_bram/ram/WADDR_3
T_3_10_upADDR_3
T_3_10_wire_bram/ram/WADDR_3
T_3_8_upADDR_3
T_3_8_wire_bram/ram/WADDR_3
T_3_6_upADDR_3
T_3_6_wire_bram/ram/WADDR_3
T_3_4_upADDR_3
T_3_4_wire_bram/ram/WADDR_3

T_6_5_wire_logic_cluster/lc_3/out
T_7_2_sp4_v_t_47
T_7_6_sp4_v_t_43
T_7_10_sp4_v_t_43
T_8_14_sp4_h_l_6
T_10_14_lc_trk_g3_3
T_10_14_input0_4
T_10_14_wire_bram/ram/WADDR_3
T_10_12_upADDR_3
T_10_12_wire_bram/ram/WADDR_3
T_10_10_upADDR_3
T_10_10_wire_bram/ram/WADDR_3
T_10_8_upADDR_3
T_10_8_wire_bram/ram/WADDR_3
T_10_6_upADDR_3
T_10_6_wire_bram/ram/WADDR_3
T_10_4_upADDR_3
T_10_4_wire_bram/ram/WADDR_3

T_6_5_wire_logic_cluster/lc_3/out
T_7_2_sp4_v_t_47
T_7_6_sp4_v_t_43
T_7_10_sp4_v_t_43
T_4_14_sp4_h_l_6
T_3_14_lc_trk_g0_6
T_3_14_input0_4
T_3_14_wire_bram/ram/WADDR_3
T_3_12_upADDR_3
T_3_12_wire_bram/ram/WADDR_3
T_3_10_upADDR_3
T_3_10_wire_bram/ram/WADDR_3
T_3_8_upADDR_3
T_3_8_wire_bram/ram/WADDR_3
T_3_6_upADDR_3
T_3_6_wire_bram/ram/WADDR_3

T_6_5_wire_logic_cluster/lc_3/out
T_7_2_sp4_v_t_47
T_7_6_sp4_v_t_43
T_7_10_sp4_v_t_43
T_8_14_sp4_h_l_6
T_10_14_lc_trk_g3_3
T_10_14_input0_4
T_10_14_wire_bram/ram/WADDR_3
T_10_12_upADDR_3
T_10_12_wire_bram/ram/WADDR_3
T_10_10_upADDR_3
T_10_10_wire_bram/ram/WADDR_3
T_10_8_upADDR_3
T_10_8_wire_bram/ram/WADDR_3
T_10_6_upADDR_3
T_10_6_wire_bram/ram/WADDR_3

T_6_5_wire_logic_cluster/lc_3/out
T_7_2_sp4_v_t_47
T_7_6_sp4_v_t_43
T_7_10_sp4_v_t_43
T_4_14_sp4_h_l_6
T_3_14_lc_trk_g0_6
T_3_14_input0_4
T_3_14_wire_bram/ram/WADDR_3
T_3_12_upADDR_3
T_3_12_wire_bram/ram/WADDR_3
T_3_10_upADDR_3
T_3_10_wire_bram/ram/WADDR_3
T_3_8_upADDR_3
T_3_8_wire_bram/ram/WADDR_3

T_6_5_wire_logic_cluster/lc_3/out
T_7_2_sp4_v_t_47
T_7_6_sp4_v_t_43
T_7_10_sp4_v_t_43
T_8_14_sp4_h_l_6
T_10_14_lc_trk_g3_3
T_10_14_input0_4
T_10_14_wire_bram/ram/WADDR_3
T_10_12_upADDR_3
T_10_12_wire_bram/ram/WADDR_3
T_10_10_upADDR_3
T_10_10_wire_bram/ram/WADDR_3
T_10_8_upADDR_3
T_10_8_wire_bram/ram/WADDR_3

T_6_5_wire_logic_cluster/lc_3/out
T_7_2_sp4_v_t_47
T_7_6_sp4_v_t_43
T_7_10_sp4_v_t_43
T_4_14_sp4_h_l_6
T_3_14_lc_trk_g0_6
T_3_14_input0_4
T_3_14_wire_bram/ram/WADDR_3
T_3_12_upADDR_3
T_3_12_wire_bram/ram/WADDR_3
T_3_10_upADDR_3
T_3_10_wire_bram/ram/WADDR_3

T_6_5_wire_logic_cluster/lc_3/out
T_7_2_sp4_v_t_47
T_7_6_sp4_v_t_43
T_7_10_sp4_v_t_43
T_8_14_sp4_h_l_6
T_10_14_lc_trk_g3_3
T_10_14_input0_4
T_10_14_wire_bram/ram/WADDR_3
T_10_12_upADDR_3
T_10_12_wire_bram/ram/WADDR_3
T_10_10_upADDR_3
T_10_10_wire_bram/ram/WADDR_3

T_6_5_wire_logic_cluster/lc_3/out
T_6_5_sp4_h_l_11
T_9_5_sp4_v_t_41
T_9_9_sp4_v_t_41
T_6_13_sp4_h_l_4
T_5_13_lc_trk_g0_4
T_5_13_wire_logic_cluster/lc_1/in_3

T_6_5_wire_logic_cluster/lc_3/out
T_7_2_sp4_v_t_47
T_7_6_sp4_v_t_43
T_7_10_sp4_v_t_43
T_4_14_sp4_h_l_6
T_3_14_lc_trk_g0_6
T_3_14_input0_4
T_3_14_wire_bram/ram/WADDR_3
T_3_12_upADDR_3
T_3_12_wire_bram/ram/WADDR_3

T_6_5_wire_logic_cluster/lc_3/out
T_7_2_sp4_v_t_47
T_7_6_sp4_v_t_43
T_7_10_sp4_v_t_43
T_8_14_sp4_h_l_6
T_10_14_lc_trk_g3_3
T_10_14_input0_4
T_10_14_wire_bram/ram/WADDR_3
T_10_12_upADDR_3
T_10_12_wire_bram/ram/WADDR_3

T_6_5_wire_logic_cluster/lc_3/out
T_7_2_sp4_v_t_47
T_7_6_sp4_v_t_43
T_7_10_sp4_v_t_43
T_4_14_sp4_h_l_6
T_3_14_lc_trk_g0_6
T_3_14_input0_4
T_3_14_wire_bram/ram/WADDR_3

T_6_5_wire_logic_cluster/lc_3/out
T_7_2_sp4_v_t_47
T_7_6_sp4_v_t_43
T_7_10_sp4_v_t_43
T_8_14_sp4_h_l_6
T_10_14_lc_trk_g3_3
T_10_14_input0_4
T_10_14_wire_bram/ram/WADDR_3

End 

Net : ws2812.un6_data_axb_8
T_11_7_wire_logic_cluster/lc_3/out
T_12_6_lc_trk_g2_3
T_12_6_wire_logic_cluster/lc_0/in_1

End 

Net : ws2812.un1_rgb_counter_cry_0
T_12_8_wire_logic_cluster/lc_0/cout
T_12_8_wire_logic_cluster/lc_1/in_3

Net : sb_translator_1.N_729
T_4_8_wire_logic_cluster/lc_4/out
T_5_4_sp4_v_t_44
T_5_0_span4_vert_37
T_6_4_sp4_h_l_6
T_9_0_span4_vert_37
T_9_3_lc_trk_g0_5
T_9_3_wire_logic_cluster/lc_5/in_0

End 

Net : sb_translator_1.state_ns_i_i_0_0_o3Z0Z_0
T_9_4_wire_logic_cluster/lc_4/out
T_9_0_span12_vert_15
T_0_8_sp12_h_l_4
T_4_8_lc_trk_g0_7
T_4_8_wire_logic_cluster/lc_4/in_1

T_9_4_wire_logic_cluster/lc_4/out
T_9_0_span12_vert_15
T_0_8_sp12_h_l_4
T_4_8_lc_trk_g0_7
T_4_8_wire_logic_cluster/lc_6/in_1

T_9_4_wire_logic_cluster/lc_4/out
T_9_0_span12_vert_15
T_0_8_sp12_h_l_4
T_4_8_lc_trk_g0_7
T_4_8_input_2_5
T_4_8_wire_logic_cluster/lc_5/in_2

End 

Net : mosi_data_out_21
T_2_4_wire_logic_cluster/lc_6/out
T_0_4_sp12_h_l_15
T_5_4_sp12_h_l_0
T_9_4_lc_trk_g0_3
T_9_4_wire_logic_cluster/lc_4/in_3

T_2_4_wire_logic_cluster/lc_6/out
T_2_3_sp4_v_t_44
T_2_7_sp4_v_t_44
T_1_9_lc_trk_g2_1
T_1_9_wire_logic_cluster/lc_6/in_3

T_2_4_wire_logic_cluster/lc_6/out
T_0_4_sp12_h_l_15
T_5_4_sp12_h_l_0
T_9_4_lc_trk_g0_3
T_9_4_wire_logic_cluster/lc_3/in_0

T_2_4_wire_logic_cluster/lc_6/out
T_0_4_sp12_h_l_15
T_5_4_sp12_h_l_0
T_9_4_lc_trk_g1_3
T_9_4_input_2_0
T_9_4_wire_logic_cluster/lc_0/in_2

T_2_4_wire_logic_cluster/lc_6/out
T_2_3_sp4_v_t_44
T_2_7_sp4_v_t_44
T_1_8_lc_trk_g3_4
T_1_8_wire_logic_cluster/lc_4/in_3

End 

Net : ws2812.un1_bit_counter_12_cry_3
T_11_5_wire_logic_cluster/lc_3/cout
T_11_5_wire_logic_cluster/lc_4/in_3

Net : rgb_data_out_10
T_9_7_wire_logic_cluster/lc_1/out
T_10_4_sp4_v_t_43
T_11_8_sp4_h_l_6
T_11_8_lc_trk_g0_3
T_11_8_wire_logic_cluster/lc_2/in_1

End 

Net : ws2812.rgb_counter_RNIDG3MZ0Z_2_cascade_
T_11_8_wire_logic_cluster/lc_2/ltout
T_11_8_wire_logic_cluster/lc_3/in_2

End 

Net : spi_slave_1.bitcnt_txZ0Z_4
T_1_12_wire_logic_cluster/lc_4/out
T_2_12_sp4_h_l_8
T_4_12_lc_trk_g2_5
T_4_12_wire_logic_cluster/lc_0/in_1

T_1_12_wire_logic_cluster/lc_4/out
T_2_12_lc_trk_g1_4
T_2_12_wire_logic_cluster/lc_6/in_1

T_1_12_wire_logic_cluster/lc_4/out
T_1_10_sp4_v_t_37
T_2_10_sp4_h_l_0
T_2_10_lc_trk_g1_5
T_2_10_wire_logic_cluster/lc_1/in_1

T_1_12_wire_logic_cluster/lc_4/out
T_2_12_sp4_h_l_8
T_6_12_sp4_h_l_8
T_6_12_lc_trk_g1_5
T_6_12_wire_logic_cluster/lc_5/in_3

T_1_12_wire_logic_cluster/lc_4/out
T_1_10_sp4_v_t_37
T_2_10_sp4_h_l_0
T_2_10_lc_trk_g1_5
T_2_10_wire_logic_cluster/lc_3/in_1

T_1_12_wire_logic_cluster/lc_4/out
T_2_12_lc_trk_g1_4
T_2_12_wire_logic_cluster/lc_7/in_0

T_1_12_wire_logic_cluster/lc_4/out
T_1_12_lc_trk_g2_4
T_1_12_input_2_4
T_1_12_wire_logic_cluster/lc_4/in_2

End 

Net : demux.N_235_cascade_
T_5_11_wire_logic_cluster/lc_3/ltout
T_5_11_wire_logic_cluster/lc_4/in_2

End 

Net : addr_out_1
T_6_5_wire_logic_cluster/lc_1/out
T_7_3_sp4_v_t_46
T_7_7_sp4_v_t_42
T_4_11_sp4_h_l_7
T_8_11_sp4_h_l_10
T_11_11_sp4_v_t_38
T_10_13_lc_trk_g1_3
T_10_13_input0_6
T_10_13_wire_bram/ram/RADDR_1
T_10_11_upADDR_1
T_10_11_wire_bram/ram/RADDR_1
T_10_9_upADDR_1
T_10_9_wire_bram/ram/RADDR_1
T_10_7_upADDR_1
T_10_7_wire_bram/ram/RADDR_1
T_10_5_upADDR_1
T_10_5_wire_bram/ram/RADDR_1
T_10_3_upADDR_1
T_10_3_wire_bram/ram/RADDR_1
T_10_1_upADDR_1
T_10_1_wire_bram/ram/RADDR_1

T_6_5_wire_logic_cluster/lc_1/out
T_7_3_sp4_v_t_46
T_7_7_sp4_v_t_42
T_4_11_sp4_h_l_7
T_8_11_sp4_h_l_10
T_11_11_sp4_v_t_38
T_10_13_lc_trk_g1_3
T_10_13_input0_6
T_10_13_wire_bram/ram/RADDR_1
T_10_11_upADDR_1
T_10_11_wire_bram/ram/RADDR_1
T_10_9_upADDR_1
T_10_9_wire_bram/ram/RADDR_1
T_10_7_upADDR_1
T_10_7_wire_bram/ram/RADDR_1
T_10_5_upADDR_1
T_10_5_wire_bram/ram/RADDR_1
T_10_3_upADDR_1
T_10_3_wire_bram/ram/RADDR_1

T_6_5_wire_logic_cluster/lc_1/out
T_7_3_sp4_v_t_46
T_7_7_sp4_v_t_42
T_4_11_sp4_h_l_7
T_3_11_sp4_v_t_42
T_3_13_lc_trk_g3_7
T_3_13_input0_6
T_3_13_wire_bram/ram/RADDR_1
T_3_11_upADDR_1
T_3_11_wire_bram/ram/RADDR_1
T_3_9_upADDR_1
T_3_9_wire_bram/ram/RADDR_1
T_3_7_upADDR_1
T_3_7_wire_bram/ram/RADDR_1
T_3_5_upADDR_1
T_3_5_wire_bram/ram/RADDR_1
T_3_3_upADDR_1
T_3_3_wire_bram/ram/RADDR_1
T_3_1_upADDR_1
T_3_1_wire_bram/ram/RADDR_1

T_6_5_wire_logic_cluster/lc_1/out
T_7_3_sp4_v_t_46
T_7_7_sp4_v_t_42
T_4_11_sp4_h_l_7
T_8_11_sp4_h_l_10
T_11_11_sp4_v_t_38
T_10_13_lc_trk_g1_3
T_10_13_input0_6
T_10_13_wire_bram/ram/RADDR_1
T_10_11_upADDR_1
T_10_11_wire_bram/ram/RADDR_1
T_10_9_upADDR_1
T_10_9_wire_bram/ram/RADDR_1
T_10_7_upADDR_1
T_10_7_wire_bram/ram/RADDR_1
T_10_5_upADDR_1
T_10_5_wire_bram/ram/RADDR_1

T_6_5_wire_logic_cluster/lc_1/out
T_7_3_sp4_v_t_46
T_7_7_sp4_v_t_42
T_4_11_sp4_h_l_7
T_3_11_sp4_v_t_42
T_3_13_lc_trk_g3_7
T_3_13_input0_6
T_3_13_wire_bram/ram/RADDR_1
T_3_11_upADDR_1
T_3_11_wire_bram/ram/RADDR_1
T_3_9_upADDR_1
T_3_9_wire_bram/ram/RADDR_1
T_3_7_upADDR_1
T_3_7_wire_bram/ram/RADDR_1
T_3_5_upADDR_1
T_3_5_wire_bram/ram/RADDR_1
T_3_3_upADDR_1
T_3_3_wire_bram/ram/RADDR_1

T_6_5_wire_logic_cluster/lc_1/out
T_7_3_sp4_v_t_46
T_7_7_sp4_v_t_42
T_4_11_sp4_h_l_7
T_8_11_sp4_h_l_10
T_11_11_sp4_v_t_38
T_10_13_lc_trk_g1_3
T_10_13_input0_6
T_10_13_wire_bram/ram/RADDR_1
T_10_11_upADDR_1
T_10_11_wire_bram/ram/RADDR_1
T_10_9_upADDR_1
T_10_9_wire_bram/ram/RADDR_1
T_10_7_upADDR_1
T_10_7_wire_bram/ram/RADDR_1

T_6_5_wire_logic_cluster/lc_1/out
T_7_3_sp4_v_t_46
T_7_7_sp4_v_t_42
T_4_11_sp4_h_l_7
T_3_11_sp4_v_t_42
T_3_13_lc_trk_g3_7
T_3_13_input0_6
T_3_13_wire_bram/ram/RADDR_1
T_3_11_upADDR_1
T_3_11_wire_bram/ram/RADDR_1
T_3_9_upADDR_1
T_3_9_wire_bram/ram/RADDR_1
T_3_7_upADDR_1
T_3_7_wire_bram/ram/RADDR_1
T_3_5_upADDR_1
T_3_5_wire_bram/ram/RADDR_1

T_6_5_wire_logic_cluster/lc_1/out
T_7_3_sp4_v_t_46
T_7_7_sp4_v_t_42
T_4_11_sp4_h_l_7
T_8_11_sp4_h_l_10
T_11_11_sp4_v_t_38
T_10_13_lc_trk_g1_3
T_10_13_input0_6
T_10_13_wire_bram/ram/RADDR_1
T_10_11_upADDR_1
T_10_11_wire_bram/ram/RADDR_1
T_10_9_upADDR_1
T_10_9_wire_bram/ram/RADDR_1

T_6_5_wire_logic_cluster/lc_1/out
T_7_3_sp4_v_t_46
T_7_7_sp4_v_t_42
T_4_11_sp4_h_l_7
T_3_11_sp4_v_t_42
T_3_13_lc_trk_g3_7
T_3_13_input0_6
T_3_13_wire_bram/ram/RADDR_1
T_3_11_upADDR_1
T_3_11_wire_bram/ram/RADDR_1
T_3_9_upADDR_1
T_3_9_wire_bram/ram/RADDR_1
T_3_7_upADDR_1
T_3_7_wire_bram/ram/RADDR_1

T_6_5_wire_logic_cluster/lc_1/out
T_7_3_sp4_v_t_46
T_7_7_sp4_v_t_42
T_4_11_sp4_h_l_7
T_8_11_sp4_h_l_10
T_11_11_sp4_v_t_38
T_10_13_lc_trk_g1_3
T_10_13_input0_6
T_10_13_wire_bram/ram/RADDR_1
T_10_11_upADDR_1
T_10_11_wire_bram/ram/RADDR_1

T_6_5_wire_logic_cluster/lc_1/out
T_7_3_sp4_v_t_46
T_7_7_sp4_v_t_42
T_4_11_sp4_h_l_7
T_3_11_sp4_v_t_42
T_3_13_lc_trk_g3_7
T_3_13_input0_6
T_3_13_wire_bram/ram/RADDR_1
T_3_11_upADDR_1
T_3_11_wire_bram/ram/RADDR_1
T_3_9_upADDR_1
T_3_9_wire_bram/ram/RADDR_1

T_6_5_wire_logic_cluster/lc_1/out
T_7_3_sp4_v_t_46
T_7_7_sp4_v_t_42
T_4_11_sp4_h_l_7
T_8_11_sp4_h_l_10
T_11_11_sp4_v_t_38
T_10_13_lc_trk_g1_3
T_10_13_input0_6
T_10_13_wire_bram/ram/RADDR_1

T_6_5_wire_logic_cluster/lc_1/out
T_7_3_sp4_v_t_46
T_7_7_sp4_v_t_42
T_4_11_sp4_h_l_7
T_3_11_sp4_v_t_42
T_3_13_lc_trk_g3_7
T_3_13_input0_6
T_3_13_wire_bram/ram/RADDR_1
T_3_11_upADDR_1
T_3_11_wire_bram/ram/RADDR_1

T_6_5_wire_logic_cluster/lc_1/out
T_7_3_sp4_v_t_46
T_7_7_sp4_v_t_42
T_4_11_sp4_h_l_7
T_3_11_sp4_v_t_42
T_3_13_lc_trk_g3_7
T_3_13_input0_6
T_3_13_wire_bram/ram/RADDR_1

T_6_5_wire_logic_cluster/lc_1/out
T_7_3_sp4_v_t_46
T_7_7_sp4_v_t_42
T_4_11_sp4_h_l_7
T_8_11_sp4_h_l_10
T_11_11_sp4_v_t_38
T_10_14_lc_trk_g2_6
T_10_14_input0_6
T_10_14_wire_bram/ram/WADDR_1
T_10_12_upADDR_1
T_10_12_wire_bram/ram/WADDR_1
T_10_10_upADDR_1
T_10_10_wire_bram/ram/WADDR_1
T_10_8_upADDR_1
T_10_8_wire_bram/ram/WADDR_1
T_10_6_upADDR_1
T_10_6_wire_bram/ram/WADDR_1
T_10_4_upADDR_1
T_10_4_wire_bram/ram/WADDR_1
T_10_2_upADDR_1
T_10_2_wire_bram/ram/WADDR_1

T_6_5_wire_logic_cluster/lc_1/out
T_7_3_sp4_v_t_46
T_7_7_sp4_v_t_42
T_4_11_sp4_h_l_7
T_8_11_sp4_h_l_10
T_11_11_sp4_v_t_38
T_10_14_lc_trk_g2_6
T_10_14_input0_6
T_10_14_wire_bram/ram/WADDR_1
T_10_12_upADDR_1
T_10_12_wire_bram/ram/WADDR_1
T_10_10_upADDR_1
T_10_10_wire_bram/ram/WADDR_1
T_10_8_upADDR_1
T_10_8_wire_bram/ram/WADDR_1
T_10_6_upADDR_1
T_10_6_wire_bram/ram/WADDR_1
T_10_4_upADDR_1
T_10_4_wire_bram/ram/WADDR_1

T_6_5_wire_logic_cluster/lc_1/out
T_7_3_sp4_v_t_46
T_7_7_sp4_v_t_42
T_4_11_sp4_h_l_7
T_3_11_sp4_v_t_42
T_3_14_lc_trk_g0_2
T_3_14_input0_6
T_3_14_wire_bram/ram/WADDR_1
T_3_12_upADDR_1
T_3_12_wire_bram/ram/WADDR_1
T_3_10_upADDR_1
T_3_10_wire_bram/ram/WADDR_1
T_3_8_upADDR_1
T_3_8_wire_bram/ram/WADDR_1
T_3_6_upADDR_1
T_3_6_wire_bram/ram/WADDR_1
T_3_4_upADDR_1
T_3_4_wire_bram/ram/WADDR_1
T_3_2_upADDR_1
T_3_2_wire_bram/ram/WADDR_1

T_6_5_wire_logic_cluster/lc_1/out
T_7_3_sp4_v_t_46
T_7_7_sp4_v_t_42
T_4_11_sp4_h_l_7
T_8_11_sp4_h_l_10
T_11_11_sp4_v_t_38
T_10_14_lc_trk_g2_6
T_10_14_input0_6
T_10_14_wire_bram/ram/WADDR_1
T_10_12_upADDR_1
T_10_12_wire_bram/ram/WADDR_1
T_10_10_upADDR_1
T_10_10_wire_bram/ram/WADDR_1
T_10_8_upADDR_1
T_10_8_wire_bram/ram/WADDR_1
T_10_6_upADDR_1
T_10_6_wire_bram/ram/WADDR_1

T_6_5_wire_logic_cluster/lc_1/out
T_7_3_sp4_v_t_46
T_7_7_sp4_v_t_42
T_4_11_sp4_h_l_7
T_3_11_sp4_v_t_42
T_3_14_lc_trk_g0_2
T_3_14_input0_6
T_3_14_wire_bram/ram/WADDR_1
T_3_12_upADDR_1
T_3_12_wire_bram/ram/WADDR_1
T_3_10_upADDR_1
T_3_10_wire_bram/ram/WADDR_1
T_3_8_upADDR_1
T_3_8_wire_bram/ram/WADDR_1
T_3_6_upADDR_1
T_3_6_wire_bram/ram/WADDR_1
T_3_4_upADDR_1
T_3_4_wire_bram/ram/WADDR_1

T_6_5_wire_logic_cluster/lc_1/out
T_7_3_sp4_v_t_46
T_7_7_sp4_v_t_42
T_4_11_sp4_h_l_7
T_8_11_sp4_h_l_10
T_11_11_sp4_v_t_38
T_10_14_lc_trk_g2_6
T_10_14_input0_6
T_10_14_wire_bram/ram/WADDR_1
T_10_12_upADDR_1
T_10_12_wire_bram/ram/WADDR_1
T_10_10_upADDR_1
T_10_10_wire_bram/ram/WADDR_1
T_10_8_upADDR_1
T_10_8_wire_bram/ram/WADDR_1

T_6_5_wire_logic_cluster/lc_1/out
T_7_3_sp4_v_t_46
T_7_7_sp4_v_t_42
T_4_11_sp4_h_l_7
T_3_11_sp4_v_t_42
T_3_14_lc_trk_g0_2
T_3_14_input0_6
T_3_14_wire_bram/ram/WADDR_1
T_3_12_upADDR_1
T_3_12_wire_bram/ram/WADDR_1
T_3_10_upADDR_1
T_3_10_wire_bram/ram/WADDR_1
T_3_8_upADDR_1
T_3_8_wire_bram/ram/WADDR_1
T_3_6_upADDR_1
T_3_6_wire_bram/ram/WADDR_1

T_6_5_wire_logic_cluster/lc_1/out
T_7_3_sp4_v_t_46
T_7_7_sp4_v_t_42
T_4_11_sp4_h_l_7
T_8_11_sp4_h_l_10
T_11_11_sp4_v_t_38
T_10_14_lc_trk_g2_6
T_10_14_input0_6
T_10_14_wire_bram/ram/WADDR_1
T_10_12_upADDR_1
T_10_12_wire_bram/ram/WADDR_1
T_10_10_upADDR_1
T_10_10_wire_bram/ram/WADDR_1

T_6_5_wire_logic_cluster/lc_1/out
T_7_3_sp4_v_t_46
T_7_7_sp4_v_t_42
T_4_11_sp4_h_l_7
T_3_7_sp4_v_t_37
T_2_8_lc_trk_g2_5
T_2_8_wire_logic_cluster/lc_7/in_0

T_6_5_wire_logic_cluster/lc_1/out
T_7_3_sp4_v_t_46
T_7_7_sp4_v_t_42
T_4_11_sp4_h_l_7
T_3_11_sp4_v_t_42
T_3_14_lc_trk_g0_2
T_3_14_input0_6
T_3_14_wire_bram/ram/WADDR_1
T_3_12_upADDR_1
T_3_12_wire_bram/ram/WADDR_1
T_3_10_upADDR_1
T_3_10_wire_bram/ram/WADDR_1
T_3_8_upADDR_1
T_3_8_wire_bram/ram/WADDR_1

T_6_5_wire_logic_cluster/lc_1/out
T_7_3_sp4_v_t_46
T_7_7_sp4_v_t_42
T_4_11_sp4_h_l_7
T_8_11_sp4_h_l_10
T_11_11_sp4_v_t_38
T_10_14_lc_trk_g2_6
T_10_14_input0_6
T_10_14_wire_bram/ram/WADDR_1
T_10_12_upADDR_1
T_10_12_wire_bram/ram/WADDR_1

T_6_5_wire_logic_cluster/lc_1/out
T_7_3_sp4_v_t_46
T_7_7_sp4_v_t_42
T_4_11_sp4_h_l_7
T_3_11_sp4_v_t_42
T_3_14_lc_trk_g0_2
T_3_14_input0_6
T_3_14_wire_bram/ram/WADDR_1
T_3_12_upADDR_1
T_3_12_wire_bram/ram/WADDR_1
T_3_10_upADDR_1
T_3_10_wire_bram/ram/WADDR_1

T_6_5_wire_logic_cluster/lc_1/out
T_7_3_sp4_v_t_46
T_7_7_sp4_v_t_42
T_4_11_sp4_h_l_7
T_8_11_sp4_h_l_10
T_11_11_sp4_v_t_38
T_10_14_lc_trk_g2_6
T_10_14_input0_6
T_10_14_wire_bram/ram/WADDR_1

T_6_5_wire_logic_cluster/lc_1/out
T_7_3_sp4_v_t_46
T_7_7_sp4_v_t_42
T_4_11_sp4_h_l_7
T_3_11_sp4_v_t_42
T_3_14_lc_trk_g0_2
T_3_14_input0_6
T_3_14_wire_bram/ram/WADDR_1
T_3_12_upADDR_1
T_3_12_wire_bram/ram/WADDR_1

T_6_5_wire_logic_cluster/lc_1/out
T_7_3_sp4_v_t_46
T_7_7_sp4_v_t_42
T_4_11_sp4_h_l_7
T_3_11_sp4_v_t_42
T_3_14_lc_trk_g0_2
T_3_14_input0_6
T_3_14_wire_bram/ram/WADDR_1

End 

Net : ws2812.stateZ0Z_0
T_13_6_wire_logic_cluster/lc_0/out
T_13_3_sp4_v_t_40
T_10_3_sp4_h_l_5
T_11_3_lc_trk_g3_5
T_11_3_wire_logic_cluster/lc_4/in_0

T_13_6_wire_logic_cluster/lc_0/out
T_13_3_sp4_v_t_40
T_10_3_sp4_h_l_5
T_11_3_lc_trk_g3_5
T_11_3_wire_logic_cluster/lc_6/in_0

T_13_6_wire_logic_cluster/lc_0/out
T_13_3_sp4_v_t_40
T_10_3_sp4_h_l_5
T_11_3_lc_trk_g3_5
T_11_3_wire_logic_cluster/lc_0/in_0

T_13_6_wire_logic_cluster/lc_0/out
T_13_4_sp4_v_t_45
T_10_4_sp4_h_l_2
T_11_4_lc_trk_g3_2
T_11_4_wire_logic_cluster/lc_5/in_0

T_13_6_wire_logic_cluster/lc_0/out
T_10_6_sp12_h_l_0
T_9_6_lc_trk_g0_0
T_9_6_input_2_2
T_9_6_wire_logic_cluster/lc_2/in_2

T_13_6_wire_logic_cluster/lc_0/out
T_13_3_sp4_v_t_40
T_10_3_sp4_h_l_5
T_11_3_lc_trk_g3_5
T_11_3_wire_logic_cluster/lc_2/in_0

T_13_6_wire_logic_cluster/lc_0/out
T_13_3_sp4_v_t_40
T_10_3_sp4_h_l_5
T_11_3_lc_trk_g3_5
T_11_3_wire_logic_cluster/lc_1/in_3

T_13_6_wire_logic_cluster/lc_0/out
T_10_6_sp12_h_l_0
T_9_6_lc_trk_g0_0
T_9_6_wire_logic_cluster/lc_3/in_1

T_13_6_wire_logic_cluster/lc_0/out
T_10_6_sp12_h_l_0
T_9_6_lc_trk_g0_0
T_9_6_input_2_4
T_9_6_wire_logic_cluster/lc_4/in_2

T_13_6_wire_logic_cluster/lc_0/out
T_13_4_sp4_v_t_45
T_13_8_lc_trk_g1_0
T_13_8_wire_logic_cluster/lc_6/in_3

T_13_6_wire_logic_cluster/lc_0/out
T_10_6_sp12_h_l_0
T_9_6_lc_trk_g0_0
T_9_6_wire_logic_cluster/lc_5/in_1

T_13_6_wire_logic_cluster/lc_0/out
T_13_4_sp4_v_t_45
T_13_8_lc_trk_g1_0
T_13_8_wire_logic_cluster/lc_4/in_1

T_13_6_wire_logic_cluster/lc_0/out
T_10_6_sp12_h_l_0
T_9_6_lc_trk_g0_0
T_9_6_input_2_0
T_9_6_wire_logic_cluster/lc_0/in_2

T_13_6_wire_logic_cluster/lc_0/out
T_13_4_sp4_v_t_45
T_13_8_lc_trk_g1_0
T_13_8_input_2_3
T_13_8_wire_logic_cluster/lc_3/in_2

T_13_6_wire_logic_cluster/lc_0/out
T_13_4_sp4_v_t_45
T_13_8_lc_trk_g1_0
T_13_8_input_2_5
T_13_8_wire_logic_cluster/lc_5/in_2

T_13_6_wire_logic_cluster/lc_0/out
T_13_3_sp4_v_t_40
T_12_5_lc_trk_g1_5
T_12_5_wire_logic_cluster/lc_6/in_0

T_13_6_wire_logic_cluster/lc_0/out
T_13_4_sp4_v_t_45
T_13_8_lc_trk_g1_0
T_13_8_input_2_7
T_13_8_wire_logic_cluster/lc_7/in_2

T_13_6_wire_logic_cluster/lc_0/out
T_10_6_sp12_h_l_0
T_9_6_lc_trk_g0_0
T_9_6_wire_logic_cluster/lc_1/in_1

T_13_6_wire_logic_cluster/lc_0/out
T_10_6_sp12_h_l_0
T_9_0_span12_vert_11
T_9_5_lc_trk_g3_3
T_9_5_wire_logic_cluster/lc_0/in_0

T_13_6_wire_logic_cluster/lc_0/out
T_10_6_sp12_h_l_0
T_9_6_lc_trk_g0_0
T_9_6_input_2_6
T_9_6_wire_logic_cluster/lc_6/in_2

T_13_6_wire_logic_cluster/lc_0/out
T_10_6_sp12_h_l_0
T_9_0_span12_vert_11
T_9_5_lc_trk_g3_3
T_9_5_wire_logic_cluster/lc_1/in_1

T_13_6_wire_logic_cluster/lc_0/out
T_13_3_sp4_v_t_40
T_10_3_sp4_h_l_5
T_12_3_lc_trk_g3_0
T_12_3_input_2_7
T_12_3_wire_logic_cluster/lc_7/in_2

T_13_6_wire_logic_cluster/lc_0/out
T_13_3_sp4_v_t_40
T_10_3_sp4_h_l_5
T_11_3_lc_trk_g3_5
T_11_3_wire_logic_cluster/lc_3/in_3

T_13_6_wire_logic_cluster/lc_0/out
T_13_4_sp4_v_t_45
T_12_8_lc_trk_g2_0
T_12_8_wire_logic_cluster/lc_4/in_0

T_13_6_wire_logic_cluster/lc_0/out
T_13_6_lc_trk_g1_0
T_13_6_wire_logic_cluster/lc_0/in_1

End 

Net : ws2812.un1_bit_counter_12_axb_11
T_9_6_wire_logic_cluster/lc_1/out
T_9_6_sp4_h_l_7
T_11_6_lc_trk_g2_2
T_11_6_wire_logic_cluster/lc_3/in_1

End 

Net : demux_data_in_15
T_10_11_wire_bram/ram/RDATA_14
T_9_11_sp4_h_l_10
T_8_7_sp4_v_t_38
T_8_10_lc_trk_g0_6
T_8_10_wire_logic_cluster/lc_1/in_1

End 

Net : rgb_data_out_14
T_12_10_wire_logic_cluster/lc_3/out
T_12_6_sp4_v_t_43
T_11_8_lc_trk_g0_6
T_11_8_wire_logic_cluster/lc_2/in_0

End 

Net : ws2812_next_led
T_9_6_wire_logic_cluster/lc_7/out
T_7_6_sp12_h_l_1
T_6_6_sp12_v_t_22
T_6_12_lc_trk_g3_5
T_6_12_wire_logic_cluster/lc_1/in_3

T_9_6_wire_logic_cluster/lc_7/out
T_9_6_lc_trk_g3_7
T_9_6_wire_logic_cluster/lc_7/in_1

End 

Net : ws2812.un6_data_cry_2
T_12_5_wire_logic_cluster/lc_2/cout
T_12_5_wire_logic_cluster/lc_3/in_3

Net : ws2812.data_RNOZ0Z_10
T_12_5_wire_logic_cluster/lc_3/out
T_13_4_sp4_v_t_39
T_12_7_lc_trk_g2_7
T_12_7_wire_logic_cluster/lc_1/in_0

End 

Net : spi_slave_1.miso_data_outZ0Z_2
T_4_11_wire_logic_cluster/lc_6/out
T_4_12_lc_trk_g0_6
T_4_12_wire_logic_cluster/lc_0/in_0

End 

Net : demux.N_888_cascade_
T_9_9_wire_logic_cluster/lc_1/ltout
T_9_9_wire_logic_cluster/lc_2/in_2

End 

Net : demux.N_874_cascade_
T_9_9_wire_logic_cluster/lc_5/ltout
T_9_9_wire_logic_cluster/lc_6/in_2

End 

Net : spi_slave_1.miso_data_outZ0Z_18
T_4_11_wire_logic_cluster/lc_4/out
T_4_12_lc_trk_g0_4
T_4_12_input_2_0
T_4_12_wire_logic_cluster/lc_0/in_2

End 

Net : ws2812.data_RNOZ0Z_8
T_12_5_wire_logic_cluster/lc_1/out
T_12_2_sp12_v_t_22
T_12_7_lc_trk_g3_6
T_12_7_input_2_1
T_12_7_wire_logic_cluster/lc_1/in_2

End 

Net : ws2812.un6_data_cry_0
T_12_5_wire_logic_cluster/lc_0/cout
T_12_5_wire_logic_cluster/lc_1/in_3

Net : spi_slave_1.miso_data_outZ0Z_7
T_4_11_wire_logic_cluster/lc_3/out
T_2_11_sp4_h_l_3
T_2_11_lc_trk_g1_6
T_2_11_wire_logic_cluster/lc_4/in_3

End 

Net : spi_slave_1.miso_data_outZ0Z_8
T_2_9_wire_logic_cluster/lc_6/out
T_2_7_sp4_v_t_41
T_2_11_lc_trk_g1_4
T_2_11_wire_logic_cluster/lc_4/in_1

End 

Net : spi_slave_1.miso_RNOZ0Z_7
T_2_11_wire_logic_cluster/lc_4/out
T_1_11_sp4_h_l_0
T_4_11_sp4_v_t_40
T_4_12_lc_trk_g2_0
T_4_12_wire_logic_cluster/lc_7/in_3

End 

Net : ws2812.un1_bit_counter_12_cry_0
T_11_5_wire_logic_cluster/lc_0/cout
T_11_5_wire_logic_cluster/lc_1/in_3

Net : mosi_data_out_23
T_2_4_wire_logic_cluster/lc_1/out
T_3_4_sp4_h_l_2
T_7_4_sp4_h_l_2
T_9_4_lc_trk_g2_7
T_9_4_wire_logic_cluster/lc_4/in_1

T_2_4_wire_logic_cluster/lc_1/out
T_3_4_sp4_h_l_2
T_6_4_sp4_v_t_42
T_6_8_sp4_v_t_42
T_6_9_lc_trk_g2_2
T_6_9_wire_logic_cluster/lc_1/in_1

T_2_4_wire_logic_cluster/lc_1/out
T_3_4_sp4_h_l_2
T_2_4_sp4_v_t_39
T_2_7_lc_trk_g0_7
T_2_7_wire_logic_cluster/lc_1/in_0

T_2_4_wire_logic_cluster/lc_1/out
T_3_4_sp4_h_l_2
T_2_4_sp4_v_t_39
T_2_5_lc_trk_g3_7
T_2_5_wire_logic_cluster/lc_0/in_0

T_2_4_wire_logic_cluster/lc_1/out
T_3_4_sp4_h_l_2
T_2_4_sp4_v_t_39
T_2_5_lc_trk_g3_7
T_2_5_wire_logic_cluster/lc_2/in_0

T_2_4_wire_logic_cluster/lc_1/out
T_3_4_sp4_h_l_2
T_2_4_sp4_v_t_39
T_2_5_lc_trk_g3_7
T_2_5_wire_logic_cluster/lc_4/in_0

T_2_4_wire_logic_cluster/lc_1/out
T_3_4_sp4_h_l_2
T_2_4_sp4_v_t_39
T_2_5_lc_trk_g3_7
T_2_5_wire_logic_cluster/lc_6/in_0

T_2_4_wire_logic_cluster/lc_1/out
T_3_4_sp4_h_l_2
T_2_4_sp4_v_t_39
T_1_8_lc_trk_g1_2
T_1_8_wire_logic_cluster/lc_2/in_1

T_2_4_wire_logic_cluster/lc_1/out
T_3_4_sp4_h_l_2
T_2_4_sp4_v_t_39
T_2_7_lc_trk_g0_7
T_2_7_wire_logic_cluster/lc_0/in_1

T_2_4_wire_logic_cluster/lc_1/out
T_3_4_sp4_h_l_2
T_2_4_sp4_v_t_39
T_2_7_lc_trk_g0_7
T_2_7_wire_logic_cluster/lc_2/in_1

T_2_4_wire_logic_cluster/lc_1/out
T_3_4_sp4_h_l_2
T_7_4_sp4_h_l_2
T_9_4_lc_trk_g2_7
T_9_4_wire_logic_cluster/lc_0/in_1

T_2_4_wire_logic_cluster/lc_1/out
T_3_4_sp4_h_l_2
T_2_4_sp4_v_t_39
T_2_5_lc_trk_g2_7
T_2_5_input_2_1
T_2_5_wire_logic_cluster/lc_1/in_2

T_2_4_wire_logic_cluster/lc_1/out
T_3_4_sp4_h_l_2
T_2_4_sp4_v_t_39
T_2_5_lc_trk_g2_7
T_2_5_input_2_3
T_2_5_wire_logic_cluster/lc_3/in_2

T_2_4_wire_logic_cluster/lc_1/out
T_3_4_sp4_h_l_2
T_2_4_sp4_v_t_39
T_2_5_lc_trk_g2_7
T_2_5_input_2_5
T_2_5_wire_logic_cluster/lc_5/in_2

T_2_4_wire_logic_cluster/lc_1/out
T_3_4_sp4_h_l_2
T_2_4_sp4_v_t_39
T_2_5_lc_trk_g2_7
T_2_5_input_2_7
T_2_5_wire_logic_cluster/lc_7/in_2

T_2_4_wire_logic_cluster/lc_1/out
T_3_4_sp4_h_l_2
T_7_4_sp4_h_l_2
T_9_4_lc_trk_g2_7
T_9_4_input_2_3
T_9_4_wire_logic_cluster/lc_3/in_2

T_2_4_wire_logic_cluster/lc_1/out
T_2_1_sp12_v_t_22
T_2_6_lc_trk_g2_6
T_2_6_input_2_4
T_2_6_wire_logic_cluster/lc_4/in_2

T_2_4_wire_logic_cluster/lc_1/out
T_2_1_sp12_v_t_22
T_2_6_lc_trk_g2_6
T_2_6_input_2_6
T_2_6_wire_logic_cluster/lc_6/in_2

T_2_4_wire_logic_cluster/lc_1/out
T_3_2_sp4_v_t_46
T_2_6_lc_trk_g2_3
T_2_6_wire_logic_cluster/lc_2/in_1

T_2_4_wire_logic_cluster/lc_1/out
T_3_2_sp4_v_t_46
T_2_6_lc_trk_g2_3
T_2_6_wire_logic_cluster/lc_0/in_1

T_2_4_wire_logic_cluster/lc_1/out
T_3_2_sp4_v_t_46
T_2_6_lc_trk_g2_3
T_2_6_input_2_3
T_2_6_wire_logic_cluster/lc_3/in_2

T_2_4_wire_logic_cluster/lc_1/out
T_3_2_sp4_v_t_46
T_2_6_lc_trk_g2_3
T_2_6_input_2_5
T_2_6_wire_logic_cluster/lc_5/in_2

T_2_4_wire_logic_cluster/lc_1/out
T_3_2_sp4_v_t_46
T_2_6_lc_trk_g2_3
T_2_6_input_2_7
T_2_6_wire_logic_cluster/lc_7/in_2

End 

Net : ws2812.un6_data_cry_1
T_12_5_wire_logic_cluster/lc_1/cout
T_12_5_wire_logic_cluster/lc_2/in_3

Net : ws2812.data_RNOZ0Z_9
T_12_5_wire_logic_cluster/lc_2/out
T_12_4_sp4_v_t_36
T_12_7_lc_trk_g0_4
T_12_7_wire_logic_cluster/lc_1/in_1

End 

Net : spi_slave_1.miso_data_outZ0Z_9
T_5_12_wire_logic_cluster/lc_1/out
T_6_12_lc_trk_g0_1
T_6_12_wire_logic_cluster/lc_3/in_0

End 

Net : sb_translator_1.cnt_ram_read_RNINT0G1_2Z0Z_1
T_6_3_wire_logic_cluster/lc_7/out
T_4_3_sp12_h_l_1
T_6_3_sp4_h_l_2
T_9_3_sp4_v_t_42
T_9_7_sp4_v_t_38
T_8_9_lc_trk_g1_3
T_8_9_wire_logic_cluster/lc_2/cen

T_6_3_wire_logic_cluster/lc_7/out
T_4_3_sp12_h_l_1
T_6_3_sp4_h_l_2
T_9_3_sp4_v_t_42
T_9_7_sp4_v_t_38
T_8_9_lc_trk_g1_3
T_8_9_wire_logic_cluster/lc_2/cen

T_6_3_wire_logic_cluster/lc_7/out
T_4_3_sp12_h_l_1
T_6_3_sp4_h_l_2
T_9_3_sp4_v_t_42
T_9_7_sp4_v_t_38
T_8_9_lc_trk_g1_3
T_8_9_wire_logic_cluster/lc_2/cen

T_6_3_wire_logic_cluster/lc_7/out
T_4_3_sp12_h_l_1
T_6_3_sp4_h_l_2
T_9_3_sp4_v_t_42
T_9_7_sp4_v_t_38
T_8_9_lc_trk_g1_3
T_8_9_wire_logic_cluster/lc_2/cen

T_6_3_wire_logic_cluster/lc_7/out
T_7_0_span4_vert_39
T_7_4_sp4_v_t_39
T_4_8_sp4_h_l_7
T_7_8_sp4_v_t_42
T_7_11_lc_trk_g0_2
T_7_11_wire_logic_cluster/lc_2/cen

T_6_3_wire_logic_cluster/lc_7/out
T_0_3_sp12_h_l_9
T_7_3_sp12_v_t_22
T_7_10_lc_trk_g2_2
T_7_10_wire_logic_cluster/lc_7/cen

T_6_3_wire_logic_cluster/lc_7/out
T_0_3_sp12_h_l_9
T_7_3_sp12_v_t_22
T_7_10_lc_trk_g2_2
T_7_10_wire_logic_cluster/lc_7/cen

T_6_3_wire_logic_cluster/lc_7/out
T_0_3_sp12_h_l_9
T_7_3_sp12_v_t_22
T_7_10_lc_trk_g2_2
T_7_10_wire_logic_cluster/lc_7/cen

End 

Net : ws2812.un6_data_cry_5
T_12_5_wire_logic_cluster/lc_5/cout
T_12_5_wire_logic_cluster/lc_6/in_3

Net : ws2812.data_5_iv_0_47_a2_0_a2_0
T_12_5_wire_logic_cluster/lc_6/out
T_12_6_lc_trk_g1_6
T_12_6_input_2_7
T_12_6_wire_logic_cluster/lc_7/in_2

End 

Net : sb_translator_1.cnt_ram_read_RNINT0G1_1Z0Z_1
T_6_3_wire_logic_cluster/lc_6/out
T_6_3_sp4_h_l_1
T_9_3_sp4_v_t_43
T_6_7_sp4_h_l_11
T_9_7_sp4_v_t_46
T_10_11_sp4_h_l_11
T_11_11_lc_trk_g3_3
T_11_11_wire_logic_cluster/lc_1/cen

T_6_3_wire_logic_cluster/lc_6/out
T_6_3_sp4_h_l_1
T_9_3_sp4_v_t_43
T_6_7_sp4_h_l_11
T_9_7_sp4_v_t_46
T_10_11_sp4_h_l_11
T_11_11_lc_trk_g3_3
T_11_11_wire_logic_cluster/lc_1/cen

T_6_3_wire_logic_cluster/lc_6/out
T_6_3_sp4_h_l_1
T_9_3_sp4_v_t_43
T_6_7_sp4_h_l_11
T_9_7_sp4_v_t_46
T_9_9_lc_trk_g3_3
T_9_9_wire_logic_cluster/lc_0/cen

T_6_3_wire_logic_cluster/lc_6/out
T_6_3_sp4_h_l_1
T_9_3_sp4_v_t_43
T_6_7_sp4_h_l_11
T_9_7_sp4_v_t_46
T_9_9_lc_trk_g3_3
T_9_9_wire_logic_cluster/lc_0/cen

T_6_3_wire_logic_cluster/lc_6/out
T_6_3_sp4_h_l_1
T_9_3_sp4_v_t_43
T_6_7_sp4_h_l_11
T_9_7_sp4_v_t_46
T_9_9_lc_trk_g3_3
T_9_9_wire_logic_cluster/lc_0/cen

T_6_3_wire_logic_cluster/lc_6/out
T_6_3_sp4_h_l_1
T_9_3_sp4_v_t_43
T_6_7_sp4_h_l_11
T_9_7_sp4_v_t_46
T_9_9_lc_trk_g3_3
T_9_9_wire_logic_cluster/lc_0/cen

T_6_3_wire_logic_cluster/lc_6/out
T_6_3_sp4_h_l_1
T_9_3_sp4_v_t_43
T_6_7_sp4_h_l_11
T_7_7_lc_trk_g3_3
T_7_7_wire_logic_cluster/lc_2/cen

T_6_3_wire_logic_cluster/lc_6/out
T_6_3_sp4_h_l_1
T_9_3_sp4_v_t_43
T_6_7_sp4_h_l_11
T_7_7_lc_trk_g3_3
T_7_7_wire_logic_cluster/lc_2/cen

End 

Net : spi_slave_1.miso_data_outZ0Z_10
T_5_12_wire_logic_cluster/lc_2/out
T_6_12_lc_trk_g0_2
T_6_12_wire_logic_cluster/lc_3/in_1

End 

Net : ws2812.un6_data_axb_9
T_12_6_wire_logic_cluster/lc_6/out
T_12_6_lc_trk_g2_6
T_12_6_wire_logic_cluster/lc_1/in_1

End 

Net : demux_data_in_10
T_10_12_wire_bram/ram/RDATA_4
T_11_8_sp4_v_t_42
T_8_8_sp4_h_l_1
T_7_8_lc_trk_g0_1
T_7_8_wire_logic_cluster/lc_6/in_1

End 

Net : ws2812.N_228
T_13_7_wire_logic_cluster/lc_7/out
T_13_8_lc_trk_g1_7
T_13_8_wire_logic_cluster/lc_7/in_3

T_13_7_wire_logic_cluster/lc_7/out
T_13_6_sp4_v_t_46
T_10_6_sp4_h_l_5
T_9_6_lc_trk_g0_5
T_9_6_wire_logic_cluster/lc_6/in_1

T_13_7_wire_logic_cluster/lc_7/out
T_13_6_sp4_v_t_46
T_10_6_sp4_h_l_5
T_9_2_sp4_v_t_40
T_9_5_lc_trk_g0_0
T_9_5_input_2_0
T_9_5_wire_logic_cluster/lc_0/in_2

End 

Net : ws2812.rgb_counter_0_sqmuxa_0_a2_0_1
T_13_8_wire_logic_cluster/lc_2/out
T_13_7_lc_trk_g1_2
T_13_7_input_2_7
T_13_7_wire_logic_cluster/lc_7/in_2

End 

Net : demux.N_424_i_0_aZ0Z3_cascade_
T_7_7_wire_logic_cluster/lc_5/ltout
T_7_7_wire_logic_cluster/lc_6/in_2

End 

Net : mosi_rx
T_1_9_wire_logic_cluster/lc_2/out
T_1_9_lc_trk_g3_2
T_1_9_wire_logic_cluster/lc_6/in_1

T_1_9_wire_logic_cluster/lc_2/out
T_1_8_sp4_v_t_36
T_2_8_sp4_h_l_6
T_4_8_lc_trk_g3_3
T_4_8_wire_logic_cluster/lc_3/in_1

T_1_9_wire_logic_cluster/lc_2/out
T_1_8_sp4_v_t_36
T_2_8_sp4_h_l_6
T_4_8_lc_trk_g3_3
T_4_8_wire_logic_cluster/lc_4/in_0

T_1_9_wire_logic_cluster/lc_2/out
T_1_8_sp4_v_t_36
T_2_8_sp4_h_l_6
T_4_8_lc_trk_g3_3
T_4_8_wire_logic_cluster/lc_7/in_3

T_1_9_wire_logic_cluster/lc_2/out
T_1_7_sp12_v_t_23
T_2_7_sp12_h_l_0
T_6_7_lc_trk_g1_3
T_6_7_wire_logic_cluster/lc_5/in_3

T_1_9_wire_logic_cluster/lc_2/out
T_1_6_sp4_v_t_44
T_1_7_lc_trk_g3_4
T_1_7_wire_logic_cluster/lc_4/in_3

T_1_9_wire_logic_cluster/lc_2/out
T_1_7_sp12_v_t_23
T_2_7_sp12_h_l_0
T_2_7_lc_trk_g1_3
T_2_7_wire_logic_cluster/lc_7/in_3

T_1_9_wire_logic_cluster/lc_2/out
T_1_8_sp4_v_t_36
T_1_11_lc_trk_g1_4
T_1_11_wire_logic_cluster/lc_6/in_3

T_1_9_wire_logic_cluster/lc_2/out
T_1_9_lc_trk_g3_2
T_1_9_wire_logic_cluster/lc_5/in_0

T_1_9_wire_logic_cluster/lc_2/out
T_1_8_lc_trk_g0_2
T_1_8_wire_logic_cluster/lc_4/in_0

T_1_9_wire_logic_cluster/lc_2/out
T_1_8_lc_trk_g0_2
T_1_8_wire_logic_cluster/lc_2/in_0

T_1_9_wire_logic_cluster/lc_2/out
T_1_9_lc_trk_g3_2
T_1_9_wire_logic_cluster/lc_4/in_3

T_1_9_wire_logic_cluster/lc_2/out
T_1_8_lc_trk_g0_2
T_1_8_wire_logic_cluster/lc_5/in_3

End 

Net : spi_slave_1.miso_data_out_0_sqmuxa
T_2_11_wire_logic_cluster/lc_6/out
T_2_10_sp4_v_t_44
T_2_12_lc_trk_g2_1
T_2_12_wire_logic_cluster/lc_4/in_3

T_2_11_wire_logic_cluster/lc_6/out
T_1_12_lc_trk_g1_6
T_1_12_wire_logic_cluster/lc_4/in_1

T_2_11_wire_logic_cluster/lc_6/out
T_1_12_lc_trk_g1_6
T_1_12_wire_logic_cluster/lc_6/in_1

T_2_11_wire_logic_cluster/lc_6/out
T_1_12_lc_trk_g1_6
T_1_12_input_2_5
T_1_12_wire_logic_cluster/lc_5/in_2

T_2_11_wire_logic_cluster/lc_6/out
T_2_11_lc_trk_g3_6
T_2_11_wire_logic_cluster/lc_2/in_3

End 

Net : spi_slave_1.bitcnt_txZ0Z_1
T_1_12_wire_logic_cluster/lc_6/out
T_2_12_lc_trk_g0_6
T_2_12_wire_logic_cluster/lc_6/in_0

T_1_12_wire_logic_cluster/lc_6/out
T_0_12_sp12_h_l_0
T_4_12_lc_trk_g0_3
T_4_12_wire_logic_cluster/lc_6/in_1

T_1_12_wire_logic_cluster/lc_6/out
T_0_12_sp12_h_l_0
T_4_12_lc_trk_g0_3
T_4_12_wire_logic_cluster/lc_7/in_0

T_1_12_wire_logic_cluster/lc_6/out
T_2_12_lc_trk_g0_6
T_2_12_wire_logic_cluster/lc_0/in_0

T_1_12_wire_logic_cluster/lc_6/out
T_2_12_lc_trk_g0_6
T_2_12_wire_logic_cluster/lc_1/in_3

T_1_12_wire_logic_cluster/lc_6/out
T_1_12_lc_trk_g2_6
T_1_12_wire_logic_cluster/lc_1/in_1

T_1_12_wire_logic_cluster/lc_6/out
T_1_12_lc_trk_g2_6
T_1_12_wire_logic_cluster/lc_6/in_0

End 

Net : spi_slave_1.bitcnt_tx_0_sqmuxa
T_2_12_wire_logic_cluster/lc_4/out
T_2_8_sp4_v_t_45
T_3_12_sp4_h_l_2
T_2_8_sp4_v_t_42
T_3_12_sp4_h_l_7
T_5_12_lc_trk_g2_2
T_5_12_wire_logic_cluster/lc_0/cen

T_2_12_wire_logic_cluster/lc_4/out
T_2_8_sp4_v_t_45
T_3_12_sp4_h_l_2
T_2_8_sp4_v_t_42
T_3_12_sp4_h_l_7
T_5_12_lc_trk_g2_2
T_5_12_wire_logic_cluster/lc_0/cen

T_2_12_wire_logic_cluster/lc_4/out
T_2_8_sp4_v_t_45
T_3_12_sp4_h_l_2
T_2_8_sp4_v_t_42
T_3_12_sp4_h_l_7
T_5_12_lc_trk_g2_2
T_5_12_wire_logic_cluster/lc_0/cen

T_2_12_wire_logic_cluster/lc_4/out
T_2_8_sp4_v_t_45
T_3_12_sp4_h_l_2
T_2_8_sp4_v_t_42
T_3_12_sp4_h_l_7
T_5_12_lc_trk_g2_2
T_5_12_wire_logic_cluster/lc_0/cen

T_2_12_wire_logic_cluster/lc_4/out
T_2_8_sp4_v_t_45
T_3_12_sp4_h_l_2
T_2_8_sp4_v_t_42
T_3_12_sp4_h_l_7
T_5_12_lc_trk_g2_2
T_5_12_wire_logic_cluster/lc_0/cen

T_2_12_wire_logic_cluster/lc_4/out
T_2_8_sp4_v_t_45
T_3_12_sp4_h_l_2
T_2_8_sp4_v_t_42
T_3_12_sp4_h_l_7
T_5_12_lc_trk_g2_2
T_5_12_wire_logic_cluster/lc_0/cen

T_2_12_wire_logic_cluster/lc_4/out
T_2_8_sp4_v_t_45
T_3_12_sp4_h_l_2
T_2_8_sp4_v_t_42
T_3_12_sp4_h_l_7
T_5_12_lc_trk_g2_2
T_5_12_wire_logic_cluster/lc_0/cen

T_2_12_wire_logic_cluster/lc_4/out
T_2_8_sp4_v_t_45
T_3_12_sp4_h_l_2
T_2_8_sp4_v_t_42
T_3_12_sp4_h_l_7
T_5_12_lc_trk_g2_2
T_5_12_wire_logic_cluster/lc_0/cen

T_2_12_wire_logic_cluster/lc_4/out
T_2_8_sp4_v_t_45
T_3_12_sp4_h_l_2
T_2_8_sp4_v_t_42
T_2_9_lc_trk_g2_2
T_2_9_wire_logic_cluster/lc_2/cen

T_2_12_wire_logic_cluster/lc_4/out
T_2_8_sp4_v_t_45
T_3_12_sp4_h_l_2
T_2_8_sp4_v_t_42
T_2_9_lc_trk_g2_2
T_2_9_wire_logic_cluster/lc_2/cen

T_2_12_wire_logic_cluster/lc_4/out
T_2_8_sp4_v_t_45
T_3_12_sp4_h_l_2
T_2_8_sp4_v_t_42
T_2_9_lc_trk_g2_2
T_2_9_wire_logic_cluster/lc_2/cen

T_2_12_wire_logic_cluster/lc_4/out
T_2_8_sp4_v_t_45
T_3_12_sp4_h_l_2
T_2_8_sp4_v_t_42
T_2_9_lc_trk_g2_2
T_2_9_wire_logic_cluster/lc_2/cen

T_2_12_wire_logic_cluster/lc_4/out
T_2_8_sp4_v_t_45
T_3_12_sp4_h_l_2
T_2_8_sp4_v_t_42
T_2_9_lc_trk_g2_2
T_2_9_wire_logic_cluster/lc_2/cen

T_2_12_wire_logic_cluster/lc_4/out
T_2_8_sp4_v_t_45
T_3_12_sp4_h_l_2
T_2_8_sp4_v_t_42
T_2_9_lc_trk_g2_2
T_2_9_wire_logic_cluster/lc_2/cen

T_2_12_wire_logic_cluster/lc_4/out
T_2_8_sp4_v_t_45
T_3_12_sp4_h_l_2
T_2_8_sp4_v_t_42
T_2_9_lc_trk_g2_2
T_2_9_wire_logic_cluster/lc_2/cen

T_2_12_wire_logic_cluster/lc_4/out
T_2_8_sp4_v_t_45
T_3_12_sp4_h_l_2
T_2_8_sp4_v_t_42
T_2_9_lc_trk_g2_2
T_2_9_wire_logic_cluster/lc_2/cen

T_2_12_wire_logic_cluster/lc_4/out
T_1_12_sp4_h_l_0
T_4_8_sp4_v_t_43
T_4_11_lc_trk_g1_3
T_4_11_wire_logic_cluster/lc_2/cen

T_2_12_wire_logic_cluster/lc_4/out
T_1_12_sp4_h_l_0
T_4_8_sp4_v_t_43
T_4_11_lc_trk_g1_3
T_4_11_wire_logic_cluster/lc_2/cen

T_2_12_wire_logic_cluster/lc_4/out
T_1_12_sp4_h_l_0
T_4_8_sp4_v_t_43
T_4_11_lc_trk_g1_3
T_4_11_wire_logic_cluster/lc_2/cen

T_2_12_wire_logic_cluster/lc_4/out
T_1_12_sp4_h_l_0
T_4_8_sp4_v_t_43
T_4_11_lc_trk_g1_3
T_4_11_wire_logic_cluster/lc_2/cen

T_2_12_wire_logic_cluster/lc_4/out
T_1_12_sp4_h_l_0
T_4_8_sp4_v_t_43
T_4_11_lc_trk_g1_3
T_4_11_wire_logic_cluster/lc_2/cen

T_2_12_wire_logic_cluster/lc_4/out
T_1_12_sp4_h_l_0
T_4_8_sp4_v_t_43
T_4_11_lc_trk_g1_3
T_4_11_wire_logic_cluster/lc_2/cen

T_2_12_wire_logic_cluster/lc_4/out
T_2_8_sp4_v_t_45
T_3_12_sp4_h_l_2
T_4_12_lc_trk_g2_2
T_4_12_wire_logic_cluster/lc_5/cen

T_2_12_wire_logic_cluster/lc_4/out
T_2_8_sp4_v_t_45
T_3_12_sp4_h_l_2
T_4_12_lc_trk_g2_2
T_4_12_wire_logic_cluster/lc_5/cen

End 

Net : spi_slave_1.N_94_mux
T_2_12_wire_logic_cluster/lc_6/out
T_2_11_lc_trk_g0_6
T_2_11_wire_logic_cluster/lc_6/in_0

T_2_12_wire_logic_cluster/lc_6/out
T_2_12_lc_trk_g3_6
T_2_12_wire_logic_cluster/lc_5/in_0

T_2_12_wire_logic_cluster/lc_6/out
T_1_11_lc_trk_g2_6
T_1_11_wire_logic_cluster/lc_1/in_1

End 

Net : spi_slave_1.m81_ns_1_cascade_
T_2_10_wire_logic_cluster/lc_1/ltout
T_2_10_wire_logic_cluster/lc_2/in_2

End 

Net : spi_slave_1.N_82
T_2_10_wire_logic_cluster/lc_2/out
T_3_9_sp4_v_t_37
T_2_12_lc_trk_g2_5
T_2_12_wire_logic_cluster/lc_0/in_1

End 

Net : spi_slave_1.bitcnt_txZ0Z_2
T_1_12_wire_logic_cluster/lc_5/out
T_2_12_lc_trk_g1_5
T_2_12_input_2_6
T_2_12_wire_logic_cluster/lc_6/in_2

T_1_12_wire_logic_cluster/lc_5/out
T_2_12_sp4_h_l_10
T_4_12_lc_trk_g3_7
T_4_12_wire_logic_cluster/lc_6/in_0

T_1_12_wire_logic_cluster/lc_5/out
T_2_12_lc_trk_g1_5
T_2_12_input_2_0
T_2_12_wire_logic_cluster/lc_0/in_2

T_1_12_wire_logic_cluster/lc_5/out
T_1_12_lc_trk_g0_5
T_1_12_wire_logic_cluster/lc_2/in_1

T_1_12_wire_logic_cluster/lc_5/out
T_1_12_lc_trk_g0_5
T_1_12_wire_logic_cluster/lc_5/in_0

End 

Net : spi_slave_1.miso_data_outZ0Z_6
T_4_11_wire_logic_cluster/lc_0/out
T_4_11_sp4_h_l_5
T_3_7_sp4_v_t_40
T_2_10_lc_trk_g3_0
T_2_10_wire_logic_cluster/lc_1/in_0

End 

Net : spi_slave_1.miso_data_outZ0Z_12
T_5_12_wire_logic_cluster/lc_4/out
T_6_12_lc_trk_g1_4
T_6_12_wire_logic_cluster/lc_4/in_1

End 

Net : spi_slave_1.miso_data_outZ0Z_11
T_5_12_wire_logic_cluster/lc_3/out
T_6_12_lc_trk_g0_3
T_6_12_wire_logic_cluster/lc_4/in_3

End 

Net : sb_translator_1.N_318_i_i_o2_0
T_7_3_wire_logic_cluster/lc_0/out
T_7_3_sp4_h_l_5
T_9_3_lc_trk_g2_0
T_9_3_input_2_4
T_9_3_wire_logic_cluster/lc_4/in_2

End 

Net : sb_translator_1.cnt_ram_read_RNINT0G1Z0Z_1
T_6_3_wire_logic_cluster/lc_5/out
T_6_2_sp4_v_t_42
T_7_6_sp4_h_l_1
T_11_6_sp4_h_l_9
T_10_6_sp4_v_t_38
T_9_10_lc_trk_g1_3
T_9_10_wire_logic_cluster/lc_4/cen

T_6_3_wire_logic_cluster/lc_5/out
T_6_2_sp4_v_t_42
T_7_6_sp4_h_l_1
T_11_6_sp4_h_l_9
T_10_6_sp4_v_t_38
T_9_10_lc_trk_g1_3
T_9_10_wire_logic_cluster/lc_4/cen

T_6_3_wire_logic_cluster/lc_5/out
T_6_2_sp4_v_t_42
T_7_6_sp4_h_l_1
T_11_6_sp4_h_l_9
T_10_6_sp4_v_t_38
T_9_10_lc_trk_g1_3
T_9_10_wire_logic_cluster/lc_4/cen

T_6_3_wire_logic_cluster/lc_5/out
T_6_2_sp4_v_t_42
T_7_6_sp4_h_l_1
T_11_6_sp4_h_l_9
T_10_6_sp4_v_t_38
T_9_10_lc_trk_g1_3
T_9_10_wire_logic_cluster/lc_4/cen

T_6_3_wire_logic_cluster/lc_5/out
T_6_2_sp4_v_t_42
T_7_6_sp4_h_l_1
T_11_6_sp4_h_l_9
T_10_6_sp4_v_t_38
T_9_10_lc_trk_g1_3
T_9_10_wire_logic_cluster/lc_4/cen

T_6_3_wire_logic_cluster/lc_5/out
T_6_2_sp4_v_t_42
T_7_6_sp4_h_l_1
T_10_6_sp4_v_t_43
T_11_10_sp4_h_l_6
T_11_10_lc_trk_g1_3
T_11_10_wire_logic_cluster/lc_0/cen

T_6_3_wire_logic_cluster/lc_5/out
T_6_0_span12_vert_14
T_6_7_lc_trk_g2_2
T_6_7_wire_logic_cluster/lc_5/cen

T_6_3_wire_logic_cluster/lc_5/out
T_6_0_span12_vert_14
T_6_7_lc_trk_g2_2
T_6_7_wire_logic_cluster/lc_5/cen

End 

Net : ws2812.un6_data_axb_11
T_12_4_wire_logic_cluster/lc_5/out
T_12_3_sp4_v_t_42
T_12_6_lc_trk_g0_2
T_12_6_wire_logic_cluster/lc_3/in_1

End 

Net : spi_slave_1.N_55_0
T_6_12_wire_logic_cluster/lc_6/out
T_6_12_sp4_h_l_1
T_2_12_sp4_h_l_4
T_2_12_lc_trk_g0_1
T_2_12_wire_logic_cluster/lc_1/in_0

End 

Net : spi_slave_1.N_58_0_cascade_
T_6_12_wire_logic_cluster/lc_5/ltout
T_6_12_wire_logic_cluster/lc_6/in_2

End 

Net : spi_slave_1.un1_bitcnt_tx_1_cry_1_THRU_CO
T_1_12_wire_logic_cluster/lc_2/out
T_1_12_lc_trk_g0_2
T_1_12_wire_logic_cluster/lc_5/in_3

End 

Net : spi_slave_1.bitcnt_tx10
T_2_11_wire_logic_cluster/lc_1/out
T_1_12_lc_trk_g1_1
T_1_12_input_2_0
T_1_12_wire_logic_cluster/lc_0/in_2

End 

Net : spi_slave_1.N_94_mux_cascade_
T_2_12_wire_logic_cluster/lc_6/ltout
T_2_12_wire_logic_cluster/lc_7/in_2

End 

Net : spi_slave_1.un1_bitcnt_tx_1_cry_1
T_1_12_wire_logic_cluster/lc_1/cout
T_1_12_wire_logic_cluster/lc_2/in_3

Net : spi_slave_1.N_17_0
T_2_12_wire_logic_cluster/lc_7/out
T_2_11_lc_trk_g1_7
T_2_11_wire_logic_cluster/lc_1/in_3

T_2_12_wire_logic_cluster/lc_7/out
T_2_11_lc_trk_g1_7
T_2_11_wire_logic_cluster/lc_3/in_3

End 

Net : addr_out_4
T_6_5_wire_logic_cluster/lc_4/out
T_0_5_sp12_h_l_3
T_10_5_sp12_v_t_23
T_10_13_lc_trk_g3_0
T_10_13_input0_3
T_10_13_wire_bram/ram/RADDR_4
T_10_11_upADDR_4
T_10_11_wire_bram/ram/RADDR_4
T_10_9_upADDR_4
T_10_9_wire_bram/ram/RADDR_4
T_10_7_upADDR_4
T_10_7_wire_bram/ram/RADDR_4
T_10_5_upADDR_4
T_10_5_wire_bram/ram/RADDR_4
T_10_3_upADDR_4
T_10_3_wire_bram/ram/RADDR_4
T_10_1_upADDR_4
T_10_1_wire_bram/ram/RADDR_4

T_6_5_wire_logic_cluster/lc_4/out
T_5_5_sp4_h_l_0
T_4_5_sp4_v_t_43
T_4_9_sp4_v_t_43
T_3_13_lc_trk_g1_6
T_3_13_input0_3
T_3_13_wire_bram/ram/RADDR_4
T_3_11_upADDR_4
T_3_11_wire_bram/ram/RADDR_4
T_3_9_upADDR_4
T_3_9_wire_bram/ram/RADDR_4
T_3_7_upADDR_4
T_3_7_wire_bram/ram/RADDR_4
T_3_5_upADDR_4
T_3_5_wire_bram/ram/RADDR_4
T_3_3_upADDR_4
T_3_3_wire_bram/ram/RADDR_4
T_3_1_upADDR_4
T_3_1_wire_bram/ram/RADDR_4

T_6_5_wire_logic_cluster/lc_4/out
T_0_5_sp12_h_l_3
T_10_5_sp12_v_t_23
T_10_13_lc_trk_g3_0
T_10_13_input0_3
T_10_13_wire_bram/ram/RADDR_4
T_10_11_upADDR_4
T_10_11_wire_bram/ram/RADDR_4
T_10_9_upADDR_4
T_10_9_wire_bram/ram/RADDR_4
T_10_7_upADDR_4
T_10_7_wire_bram/ram/RADDR_4
T_10_5_upADDR_4
T_10_5_wire_bram/ram/RADDR_4
T_10_3_upADDR_4
T_10_3_wire_bram/ram/RADDR_4

T_6_5_wire_logic_cluster/lc_4/out
T_5_5_sp4_h_l_0
T_4_5_sp4_v_t_43
T_4_9_sp4_v_t_43
T_3_13_lc_trk_g1_6
T_3_13_input0_3
T_3_13_wire_bram/ram/RADDR_4
T_3_11_upADDR_4
T_3_11_wire_bram/ram/RADDR_4
T_3_9_upADDR_4
T_3_9_wire_bram/ram/RADDR_4
T_3_7_upADDR_4
T_3_7_wire_bram/ram/RADDR_4
T_3_5_upADDR_4
T_3_5_wire_bram/ram/RADDR_4
T_3_3_upADDR_4
T_3_3_wire_bram/ram/RADDR_4

T_6_5_wire_logic_cluster/lc_4/out
T_0_5_sp12_h_l_3
T_10_5_sp12_v_t_23
T_10_13_lc_trk_g3_0
T_10_13_input0_3
T_10_13_wire_bram/ram/RADDR_4
T_10_11_upADDR_4
T_10_11_wire_bram/ram/RADDR_4
T_10_9_upADDR_4
T_10_9_wire_bram/ram/RADDR_4
T_10_7_upADDR_4
T_10_7_wire_bram/ram/RADDR_4
T_10_5_upADDR_4
T_10_5_wire_bram/ram/RADDR_4

T_6_5_wire_logic_cluster/lc_4/out
T_5_5_sp4_h_l_0
T_4_5_sp4_v_t_43
T_4_9_sp4_v_t_43
T_3_13_lc_trk_g1_6
T_3_13_input0_3
T_3_13_wire_bram/ram/RADDR_4
T_3_11_upADDR_4
T_3_11_wire_bram/ram/RADDR_4
T_3_9_upADDR_4
T_3_9_wire_bram/ram/RADDR_4
T_3_7_upADDR_4
T_3_7_wire_bram/ram/RADDR_4
T_3_5_upADDR_4
T_3_5_wire_bram/ram/RADDR_4

T_6_5_wire_logic_cluster/lc_4/out
T_0_5_sp12_h_l_3
T_10_5_sp12_v_t_23
T_10_13_lc_trk_g3_0
T_10_13_input0_3
T_10_13_wire_bram/ram/RADDR_4
T_10_11_upADDR_4
T_10_11_wire_bram/ram/RADDR_4
T_10_9_upADDR_4
T_10_9_wire_bram/ram/RADDR_4
T_10_7_upADDR_4
T_10_7_wire_bram/ram/RADDR_4

T_6_5_wire_logic_cluster/lc_4/out
T_5_5_sp4_h_l_0
T_4_5_sp4_v_t_43
T_4_9_sp4_v_t_43
T_3_13_lc_trk_g1_6
T_3_13_input0_3
T_3_13_wire_bram/ram/RADDR_4
T_3_11_upADDR_4
T_3_11_wire_bram/ram/RADDR_4
T_3_9_upADDR_4
T_3_9_wire_bram/ram/RADDR_4
T_3_7_upADDR_4
T_3_7_wire_bram/ram/RADDR_4

T_6_5_wire_logic_cluster/lc_4/out
T_0_5_sp12_h_l_3
T_10_5_sp12_v_t_23
T_10_13_lc_trk_g3_0
T_10_13_input0_3
T_10_13_wire_bram/ram/RADDR_4
T_10_11_upADDR_4
T_10_11_wire_bram/ram/RADDR_4
T_10_9_upADDR_4
T_10_9_wire_bram/ram/RADDR_4

T_6_5_wire_logic_cluster/lc_4/out
T_5_5_sp4_h_l_0
T_4_5_sp4_v_t_43
T_4_9_sp4_v_t_43
T_3_13_lc_trk_g1_6
T_3_13_input0_3
T_3_13_wire_bram/ram/RADDR_4
T_3_11_upADDR_4
T_3_11_wire_bram/ram/RADDR_4
T_3_9_upADDR_4
T_3_9_wire_bram/ram/RADDR_4

T_6_5_wire_logic_cluster/lc_4/out
T_0_5_sp12_h_l_3
T_10_5_sp12_v_t_23
T_10_13_lc_trk_g3_0
T_10_13_input0_3
T_10_13_wire_bram/ram/RADDR_4
T_10_11_upADDR_4
T_10_11_wire_bram/ram/RADDR_4

T_6_5_wire_logic_cluster/lc_4/out
T_5_5_sp4_h_l_0
T_4_5_sp4_v_t_43
T_4_9_sp4_v_t_43
T_3_13_lc_trk_g1_6
T_3_13_input0_3
T_3_13_wire_bram/ram/RADDR_4
T_3_11_upADDR_4
T_3_11_wire_bram/ram/RADDR_4

T_6_5_wire_logic_cluster/lc_4/out
T_0_5_sp12_h_l_3
T_10_5_sp12_v_t_23
T_10_13_lc_trk_g3_0
T_10_13_input0_3
T_10_13_wire_bram/ram/RADDR_4

T_6_5_wire_logic_cluster/lc_4/out
T_5_5_sp4_h_l_0
T_4_5_sp4_v_t_43
T_4_9_sp4_v_t_43
T_3_13_lc_trk_g1_6
T_3_13_input0_3
T_3_13_wire_bram/ram/RADDR_4

T_6_5_wire_logic_cluster/lc_4/out
T_5_5_sp4_h_l_0
T_4_5_sp4_v_t_43
T_4_9_sp4_v_t_44
T_4_13_sp4_v_t_37
T_3_14_lc_trk_g2_5
T_3_14_input0_3
T_3_14_wire_bram/ram/WADDR_4
T_3_12_upADDR_4
T_3_12_wire_bram/ram/WADDR_4
T_3_10_upADDR_4
T_3_10_wire_bram/ram/WADDR_4
T_3_8_upADDR_4
T_3_8_wire_bram/ram/WADDR_4
T_3_6_upADDR_4
T_3_6_wire_bram/ram/WADDR_4
T_3_4_upADDR_4
T_3_4_wire_bram/ram/WADDR_4
T_3_2_upADDR_4
T_3_2_wire_bram/ram/WADDR_4

T_6_5_wire_logic_cluster/lc_4/out
T_0_5_sp12_h_l_3
T_10_5_sp12_v_t_23
T_10_14_lc_trk_g2_7
T_10_14_input0_3
T_10_14_wire_bram/ram/WADDR_4
T_10_12_upADDR_4
T_10_12_wire_bram/ram/WADDR_4
T_10_10_upADDR_4
T_10_10_wire_bram/ram/WADDR_4
T_10_8_upADDR_4
T_10_8_wire_bram/ram/WADDR_4
T_10_6_upADDR_4
T_10_6_wire_bram/ram/WADDR_4
T_10_4_upADDR_4
T_10_4_wire_bram/ram/WADDR_4
T_10_2_upADDR_4
T_10_2_wire_bram/ram/WADDR_4

T_6_5_wire_logic_cluster/lc_4/out
T_5_5_sp4_h_l_0
T_4_5_sp4_v_t_43
T_4_9_sp4_v_t_44
T_4_13_sp4_v_t_37
T_3_14_lc_trk_g2_5
T_3_14_input0_3
T_3_14_wire_bram/ram/WADDR_4
T_3_12_upADDR_4
T_3_12_wire_bram/ram/WADDR_4
T_3_10_upADDR_4
T_3_10_wire_bram/ram/WADDR_4
T_3_8_upADDR_4
T_3_8_wire_bram/ram/WADDR_4
T_3_6_upADDR_4
T_3_6_wire_bram/ram/WADDR_4
T_3_4_upADDR_4
T_3_4_wire_bram/ram/WADDR_4

T_6_5_wire_logic_cluster/lc_4/out
T_0_5_sp12_h_l_3
T_10_5_sp12_v_t_23
T_10_14_lc_trk_g2_7
T_10_14_input0_3
T_10_14_wire_bram/ram/WADDR_4
T_10_12_upADDR_4
T_10_12_wire_bram/ram/WADDR_4
T_10_10_upADDR_4
T_10_10_wire_bram/ram/WADDR_4
T_10_8_upADDR_4
T_10_8_wire_bram/ram/WADDR_4
T_10_6_upADDR_4
T_10_6_wire_bram/ram/WADDR_4
T_10_4_upADDR_4
T_10_4_wire_bram/ram/WADDR_4

T_6_5_wire_logic_cluster/lc_4/out
T_5_5_sp4_h_l_0
T_4_5_sp4_v_t_43
T_4_9_sp4_v_t_44
T_4_13_sp4_v_t_37
T_3_14_lc_trk_g2_5
T_3_14_input0_3
T_3_14_wire_bram/ram/WADDR_4
T_3_12_upADDR_4
T_3_12_wire_bram/ram/WADDR_4
T_3_10_upADDR_4
T_3_10_wire_bram/ram/WADDR_4
T_3_8_upADDR_4
T_3_8_wire_bram/ram/WADDR_4
T_3_6_upADDR_4
T_3_6_wire_bram/ram/WADDR_4

T_6_5_wire_logic_cluster/lc_4/out
T_5_5_sp4_h_l_0
T_4_5_sp4_v_t_43
T_4_9_sp4_v_t_44
T_4_13_sp4_v_t_37
T_3_14_lc_trk_g2_5
T_3_14_input0_3
T_3_14_wire_bram/ram/WADDR_4
T_3_12_upADDR_4
T_3_12_wire_bram/ram/WADDR_4
T_3_10_upADDR_4
T_3_10_wire_bram/ram/WADDR_4
T_3_8_upADDR_4
T_3_8_wire_bram/ram/WADDR_4

T_6_5_wire_logic_cluster/lc_4/out
T_0_5_sp12_h_l_3
T_10_5_sp12_v_t_23
T_10_14_lc_trk_g2_7
T_10_14_input0_3
T_10_14_wire_bram/ram/WADDR_4
T_10_12_upADDR_4
T_10_12_wire_bram/ram/WADDR_4
T_10_10_upADDR_4
T_10_10_wire_bram/ram/WADDR_4
T_10_8_upADDR_4
T_10_8_wire_bram/ram/WADDR_4
T_10_6_upADDR_4
T_10_6_wire_bram/ram/WADDR_4

T_6_5_wire_logic_cluster/lc_4/out
T_5_5_sp4_h_l_0
T_4_5_sp4_v_t_43
T_4_9_sp4_v_t_44
T_4_13_sp4_v_t_37
T_3_14_lc_trk_g2_5
T_3_14_input0_3
T_3_14_wire_bram/ram/WADDR_4
T_3_12_upADDR_4
T_3_12_wire_bram/ram/WADDR_4
T_3_10_upADDR_4
T_3_10_wire_bram/ram/WADDR_4

T_6_5_wire_logic_cluster/lc_4/out
T_0_5_sp12_h_l_3
T_10_5_sp12_v_t_23
T_10_14_lc_trk_g2_7
T_10_14_input0_3
T_10_14_wire_bram/ram/WADDR_4
T_10_12_upADDR_4
T_10_12_wire_bram/ram/WADDR_4
T_10_10_upADDR_4
T_10_10_wire_bram/ram/WADDR_4
T_10_8_upADDR_4
T_10_8_wire_bram/ram/WADDR_4

T_6_5_wire_logic_cluster/lc_4/out
T_5_5_sp4_h_l_0
T_4_5_sp4_v_t_43
T_4_9_sp4_v_t_43
T_5_13_sp4_h_l_0
T_5_13_lc_trk_g0_5
T_5_13_wire_logic_cluster/lc_2/in_3

T_6_5_wire_logic_cluster/lc_4/out
T_5_5_sp4_h_l_0
T_4_5_sp4_v_t_43
T_4_9_sp4_v_t_44
T_4_13_sp4_v_t_37
T_3_14_lc_trk_g2_5
T_3_14_input0_3
T_3_14_wire_bram/ram/WADDR_4
T_3_12_upADDR_4
T_3_12_wire_bram/ram/WADDR_4

T_6_5_wire_logic_cluster/lc_4/out
T_0_5_sp12_h_l_3
T_10_5_sp12_v_t_23
T_10_14_lc_trk_g2_7
T_10_14_input0_3
T_10_14_wire_bram/ram/WADDR_4
T_10_12_upADDR_4
T_10_12_wire_bram/ram/WADDR_4
T_10_10_upADDR_4
T_10_10_wire_bram/ram/WADDR_4

T_6_5_wire_logic_cluster/lc_4/out
T_5_5_sp4_h_l_0
T_4_5_sp4_v_t_43
T_4_9_sp4_v_t_44
T_4_13_sp4_v_t_37
T_3_14_lc_trk_g2_5
T_3_14_input0_3
T_3_14_wire_bram/ram/WADDR_4

T_6_5_wire_logic_cluster/lc_4/out
T_0_5_sp12_h_l_3
T_10_5_sp12_v_t_23
T_10_14_lc_trk_g2_7
T_10_14_input0_3
T_10_14_wire_bram/ram/WADDR_4
T_10_12_upADDR_4
T_10_12_wire_bram/ram/WADDR_4

T_6_5_wire_logic_cluster/lc_4/out
T_0_5_sp12_h_l_3
T_10_5_sp12_v_t_23
T_10_14_lc_trk_g2_7
T_10_14_input0_3
T_10_14_wire_bram/ram/WADDR_4

End 

Net : ws2812.un6_data_axb_10
T_12_6_wire_logic_cluster/lc_5/out
T_12_6_lc_trk_g0_5
T_12_6_wire_logic_cluster/lc_2/in_1

End 

Net : addr_out_0
T_6_5_wire_logic_cluster/lc_0/out
T_6_1_sp12_v_t_23
T_7_13_sp12_h_l_0
T_10_13_lc_trk_g1_0
T_10_13_input0_7
T_10_13_wire_bram/ram/RADDR_0
T_10_11_upADDR_0
T_10_11_wire_bram/ram/RADDR_0
T_10_9_upADDR_0
T_10_9_wire_bram/ram/RADDR_0
T_10_7_upADDR_0
T_10_7_wire_bram/ram/RADDR_0
T_10_5_upADDR_0
T_10_5_wire_bram/ram/RADDR_0
T_10_3_upADDR_0
T_10_3_wire_bram/ram/RADDR_0
T_10_1_upADDR_0
T_10_1_wire_bram/ram/RADDR_0

T_6_5_wire_logic_cluster/lc_0/out
T_6_1_sp12_v_t_23
T_0_13_sp12_h_l_11
T_3_13_lc_trk_g0_3
T_3_13_input0_7
T_3_13_wire_bram/ram/RADDR_0
T_3_11_upADDR_0
T_3_11_wire_bram/ram/RADDR_0
T_3_9_upADDR_0
T_3_9_wire_bram/ram/RADDR_0
T_3_7_upADDR_0
T_3_7_wire_bram/ram/RADDR_0
T_3_5_upADDR_0
T_3_5_wire_bram/ram/RADDR_0
T_3_3_upADDR_0
T_3_3_wire_bram/ram/RADDR_0
T_3_1_upADDR_0
T_3_1_wire_bram/ram/RADDR_0

T_6_5_wire_logic_cluster/lc_0/out
T_6_1_sp12_v_t_23
T_7_13_sp12_h_l_0
T_10_13_lc_trk_g1_0
T_10_13_input0_7
T_10_13_wire_bram/ram/RADDR_0
T_10_11_upADDR_0
T_10_11_wire_bram/ram/RADDR_0
T_10_9_upADDR_0
T_10_9_wire_bram/ram/RADDR_0
T_10_7_upADDR_0
T_10_7_wire_bram/ram/RADDR_0
T_10_5_upADDR_0
T_10_5_wire_bram/ram/RADDR_0
T_10_3_upADDR_0
T_10_3_wire_bram/ram/RADDR_0

T_6_5_wire_logic_cluster/lc_0/out
T_6_1_sp12_v_t_23
T_0_13_sp12_h_l_11
T_3_13_lc_trk_g0_3
T_3_13_input0_7
T_3_13_wire_bram/ram/RADDR_0
T_3_11_upADDR_0
T_3_11_wire_bram/ram/RADDR_0
T_3_9_upADDR_0
T_3_9_wire_bram/ram/RADDR_0
T_3_7_upADDR_0
T_3_7_wire_bram/ram/RADDR_0
T_3_5_upADDR_0
T_3_5_wire_bram/ram/RADDR_0
T_3_3_upADDR_0
T_3_3_wire_bram/ram/RADDR_0

T_6_5_wire_logic_cluster/lc_0/out
T_6_1_sp12_v_t_23
T_7_13_sp12_h_l_0
T_10_13_lc_trk_g1_0
T_10_13_input0_7
T_10_13_wire_bram/ram/RADDR_0
T_10_11_upADDR_0
T_10_11_wire_bram/ram/RADDR_0
T_10_9_upADDR_0
T_10_9_wire_bram/ram/RADDR_0
T_10_7_upADDR_0
T_10_7_wire_bram/ram/RADDR_0
T_10_5_upADDR_0
T_10_5_wire_bram/ram/RADDR_0

T_6_5_wire_logic_cluster/lc_0/out
T_6_1_sp12_v_t_23
T_0_13_sp12_h_l_11
T_3_13_lc_trk_g0_3
T_3_13_input0_7
T_3_13_wire_bram/ram/RADDR_0
T_3_11_upADDR_0
T_3_11_wire_bram/ram/RADDR_0
T_3_9_upADDR_0
T_3_9_wire_bram/ram/RADDR_0
T_3_7_upADDR_0
T_3_7_wire_bram/ram/RADDR_0
T_3_5_upADDR_0
T_3_5_wire_bram/ram/RADDR_0

T_6_5_wire_logic_cluster/lc_0/out
T_6_1_sp12_v_t_23
T_7_13_sp12_h_l_0
T_10_13_lc_trk_g1_0
T_10_13_input0_7
T_10_13_wire_bram/ram/RADDR_0
T_10_11_upADDR_0
T_10_11_wire_bram/ram/RADDR_0
T_10_9_upADDR_0
T_10_9_wire_bram/ram/RADDR_0
T_10_7_upADDR_0
T_10_7_wire_bram/ram/RADDR_0

T_6_5_wire_logic_cluster/lc_0/out
T_6_1_sp12_v_t_23
T_0_13_sp12_h_l_11
T_3_13_lc_trk_g0_3
T_3_13_input0_7
T_3_13_wire_bram/ram/RADDR_0
T_3_11_upADDR_0
T_3_11_wire_bram/ram/RADDR_0
T_3_9_upADDR_0
T_3_9_wire_bram/ram/RADDR_0
T_3_7_upADDR_0
T_3_7_wire_bram/ram/RADDR_0

T_6_5_wire_logic_cluster/lc_0/out
T_6_1_sp12_v_t_23
T_7_13_sp12_h_l_0
T_10_13_lc_trk_g1_0
T_10_13_input0_7
T_10_13_wire_bram/ram/RADDR_0
T_10_11_upADDR_0
T_10_11_wire_bram/ram/RADDR_0
T_10_9_upADDR_0
T_10_9_wire_bram/ram/RADDR_0

T_6_5_wire_logic_cluster/lc_0/out
T_6_1_sp12_v_t_23
T_0_13_sp12_h_l_11
T_3_13_lc_trk_g0_3
T_3_13_input0_7
T_3_13_wire_bram/ram/RADDR_0
T_3_11_upADDR_0
T_3_11_wire_bram/ram/RADDR_0
T_3_9_upADDR_0
T_3_9_wire_bram/ram/RADDR_0

T_6_5_wire_logic_cluster/lc_0/out
T_6_1_sp12_v_t_23
T_7_13_sp12_h_l_0
T_10_13_lc_trk_g1_0
T_10_13_input0_7
T_10_13_wire_bram/ram/RADDR_0
T_10_11_upADDR_0
T_10_11_wire_bram/ram/RADDR_0

T_6_5_wire_logic_cluster/lc_0/out
T_6_1_sp12_v_t_23
T_0_13_sp12_h_l_11
T_3_13_lc_trk_g0_3
T_3_13_input0_7
T_3_13_wire_bram/ram/RADDR_0
T_3_11_upADDR_0
T_3_11_wire_bram/ram/RADDR_0

T_6_5_wire_logic_cluster/lc_0/out
T_6_1_sp12_v_t_23
T_7_13_sp12_h_l_0
T_10_13_lc_trk_g1_0
T_10_13_input0_7
T_10_13_wire_bram/ram/RADDR_0

T_6_5_wire_logic_cluster/lc_0/out
T_6_1_sp12_v_t_23
T_0_13_sp12_h_l_11
T_3_13_lc_trk_g0_3
T_3_13_input0_7
T_3_13_wire_bram/ram/RADDR_0

T_6_5_wire_logic_cluster/lc_0/out
T_6_1_sp12_v_t_23
T_0_13_sp12_h_l_11
T_4_13_sp4_h_l_11
T_8_13_sp4_h_l_11
T_11_13_sp4_v_t_46
T_10_14_lc_trk_g3_6
T_10_14_input0_7
T_10_14_wire_bram/ram/WADDR_0
T_10_12_upADDR_0
T_10_12_wire_bram/ram/WADDR_0
T_10_10_upADDR_0
T_10_10_wire_bram/ram/WADDR_0
T_10_8_upADDR_0
T_10_8_wire_bram/ram/WADDR_0
T_10_6_upADDR_0
T_10_6_wire_bram/ram/WADDR_0
T_10_4_upADDR_0
T_10_4_wire_bram/ram/WADDR_0
T_10_2_upADDR_0
T_10_2_wire_bram/ram/WADDR_0

T_6_5_wire_logic_cluster/lc_0/out
T_6_1_sp12_v_t_23
T_0_13_sp12_h_l_11
T_4_13_sp4_h_l_11
T_8_13_sp4_h_l_11
T_11_13_sp4_v_t_46
T_10_14_lc_trk_g3_6
T_10_14_input0_7
T_10_14_wire_bram/ram/WADDR_0
T_10_12_upADDR_0
T_10_12_wire_bram/ram/WADDR_0
T_10_10_upADDR_0
T_10_10_wire_bram/ram/WADDR_0
T_10_8_upADDR_0
T_10_8_wire_bram/ram/WADDR_0
T_10_6_upADDR_0
T_10_6_wire_bram/ram/WADDR_0
T_10_4_upADDR_0
T_10_4_wire_bram/ram/WADDR_0

T_6_5_wire_logic_cluster/lc_0/out
T_6_1_sp12_v_t_23
T_0_13_sp12_h_l_11
T_4_13_sp4_h_l_11
T_3_13_sp4_v_t_40
T_3_14_lc_trk_g3_0
T_3_14_input0_7
T_3_14_wire_bram/ram/WADDR_0
T_3_12_upADDR_0
T_3_12_wire_bram/ram/WADDR_0
T_3_10_upADDR_0
T_3_10_wire_bram/ram/WADDR_0
T_3_8_upADDR_0
T_3_8_wire_bram/ram/WADDR_0
T_3_6_upADDR_0
T_3_6_wire_bram/ram/WADDR_0
T_3_4_upADDR_0
T_3_4_wire_bram/ram/WADDR_0
T_3_2_upADDR_0
T_3_2_wire_bram/ram/WADDR_0

T_6_5_wire_logic_cluster/lc_0/out
T_6_1_sp12_v_t_23
T_0_13_sp12_h_l_11
T_4_13_sp4_h_l_11
T_8_13_sp4_h_l_11
T_11_13_sp4_v_t_46
T_10_14_lc_trk_g3_6
T_10_14_input0_7
T_10_14_wire_bram/ram/WADDR_0
T_10_12_upADDR_0
T_10_12_wire_bram/ram/WADDR_0
T_10_10_upADDR_0
T_10_10_wire_bram/ram/WADDR_0
T_10_8_upADDR_0
T_10_8_wire_bram/ram/WADDR_0
T_10_6_upADDR_0
T_10_6_wire_bram/ram/WADDR_0

T_6_5_wire_logic_cluster/lc_0/out
T_6_1_sp12_v_t_23
T_0_13_sp12_h_l_11
T_4_13_sp4_h_l_11
T_3_13_sp4_v_t_40
T_3_14_lc_trk_g3_0
T_3_14_input0_7
T_3_14_wire_bram/ram/WADDR_0
T_3_12_upADDR_0
T_3_12_wire_bram/ram/WADDR_0
T_3_10_upADDR_0
T_3_10_wire_bram/ram/WADDR_0
T_3_8_upADDR_0
T_3_8_wire_bram/ram/WADDR_0
T_3_6_upADDR_0
T_3_6_wire_bram/ram/WADDR_0
T_3_4_upADDR_0
T_3_4_wire_bram/ram/WADDR_0

T_6_5_wire_logic_cluster/lc_0/out
T_6_1_sp12_v_t_23
T_0_13_sp12_h_l_11
T_4_13_sp4_h_l_11
T_8_13_sp4_h_l_11
T_11_13_sp4_v_t_46
T_10_14_lc_trk_g3_6
T_10_14_input0_7
T_10_14_wire_bram/ram/WADDR_0
T_10_12_upADDR_0
T_10_12_wire_bram/ram/WADDR_0
T_10_10_upADDR_0
T_10_10_wire_bram/ram/WADDR_0
T_10_8_upADDR_0
T_10_8_wire_bram/ram/WADDR_0

T_6_5_wire_logic_cluster/lc_0/out
T_6_1_sp12_v_t_23
T_0_13_sp12_h_l_11
T_4_13_sp4_h_l_11
T_3_13_sp4_v_t_40
T_3_14_lc_trk_g3_0
T_3_14_input0_7
T_3_14_wire_bram/ram/WADDR_0
T_3_12_upADDR_0
T_3_12_wire_bram/ram/WADDR_0
T_3_10_upADDR_0
T_3_10_wire_bram/ram/WADDR_0
T_3_8_upADDR_0
T_3_8_wire_bram/ram/WADDR_0
T_3_6_upADDR_0
T_3_6_wire_bram/ram/WADDR_0

T_6_5_wire_logic_cluster/lc_0/out
T_6_1_sp12_v_t_23
T_0_13_sp12_h_l_11
T_4_13_sp4_h_l_11
T_8_13_sp4_h_l_11
T_11_13_sp4_v_t_46
T_10_14_lc_trk_g3_6
T_10_14_input0_7
T_10_14_wire_bram/ram/WADDR_0
T_10_12_upADDR_0
T_10_12_wire_bram/ram/WADDR_0
T_10_10_upADDR_0
T_10_10_wire_bram/ram/WADDR_0

T_6_5_wire_logic_cluster/lc_0/out
T_6_1_sp12_v_t_23
T_0_13_sp12_h_l_11
T_4_13_sp4_h_l_11
T_3_13_sp4_v_t_40
T_3_14_lc_trk_g3_0
T_3_14_input0_7
T_3_14_wire_bram/ram/WADDR_0
T_3_12_upADDR_0
T_3_12_wire_bram/ram/WADDR_0
T_3_10_upADDR_0
T_3_10_wire_bram/ram/WADDR_0
T_3_8_upADDR_0
T_3_8_wire_bram/ram/WADDR_0

T_6_5_wire_logic_cluster/lc_0/out
T_6_1_sp12_v_t_23
T_0_13_sp12_h_l_11
T_4_13_sp4_h_l_11
T_8_13_sp4_h_l_11
T_11_13_sp4_v_t_46
T_10_14_lc_trk_g3_6
T_10_14_input0_7
T_10_14_wire_bram/ram/WADDR_0
T_10_12_upADDR_0
T_10_12_wire_bram/ram/WADDR_0

T_6_5_wire_logic_cluster/lc_0/out
T_6_1_sp12_v_t_23
T_0_13_sp12_h_l_11
T_4_13_sp4_h_l_11
T_3_13_sp4_v_t_40
T_3_14_lc_trk_g3_0
T_3_14_input0_7
T_3_14_wire_bram/ram/WADDR_0
T_3_12_upADDR_0
T_3_12_wire_bram/ram/WADDR_0
T_3_10_upADDR_0
T_3_10_wire_bram/ram/WADDR_0

T_6_5_wire_logic_cluster/lc_0/out
T_6_1_sp12_v_t_23
T_0_13_sp12_h_l_11
T_4_13_sp4_h_l_11
T_8_13_sp4_h_l_11
T_11_13_sp4_v_t_46
T_10_14_lc_trk_g3_6
T_10_14_input0_7
T_10_14_wire_bram/ram/WADDR_0

T_6_5_wire_logic_cluster/lc_0/out
T_6_1_sp12_v_t_23
T_0_13_sp12_h_l_11
T_4_13_sp4_h_l_11
T_3_13_sp4_v_t_40
T_3_14_lc_trk_g3_0
T_3_14_input0_7
T_3_14_wire_bram/ram/WADDR_0
T_3_12_upADDR_0
T_3_12_wire_bram/ram/WADDR_0

T_6_5_wire_logic_cluster/lc_0/out
T_6_1_sp12_v_t_23
T_0_13_sp12_h_l_11
T_4_13_sp4_h_l_11
T_3_13_sp4_v_t_40
T_3_14_lc_trk_g3_0
T_3_14_input0_7
T_3_14_wire_bram/ram/WADDR_0

T_6_5_wire_logic_cluster/lc_0/out
T_3_5_sp12_h_l_0
T_2_5_sp12_v_t_23
T_2_8_lc_trk_g2_3
T_2_8_wire_logic_cluster/lc_6/in_3

End 

Net : spi_slave_1.un1_bitcnt_tx_1_cry_0_THRU_CO
T_1_12_wire_logic_cluster/lc_1/out
T_1_12_lc_trk_g2_1
T_1_12_wire_logic_cluster/lc_6/in_3

End 

Net : spi_slave_1.un1_bitcnt_tx_1_cry_0
T_1_12_wire_logic_cluster/lc_0/cout
T_1_12_wire_logic_cluster/lc_1/in_3

Net : spi_slave_1.bitcnt_txZ0Z_3
T_1_12_wire_logic_cluster/lc_3/out
T_1_12_sp4_h_l_11
T_2_12_lc_trk_g3_3
T_2_12_wire_logic_cluster/lc_7/in_3

T_1_12_wire_logic_cluster/lc_3/out
T_2_11_lc_trk_g2_3
T_2_11_wire_logic_cluster/lc_6/in_3

T_1_12_wire_logic_cluster/lc_3/out
T_1_12_sp4_h_l_11
T_2_12_lc_trk_g3_3
T_2_12_wire_logic_cluster/lc_2/in_0

T_1_12_wire_logic_cluster/lc_3/out
T_1_12_sp4_h_l_11
T_2_12_lc_trk_g3_3
T_2_12_wire_logic_cluster/lc_5/in_1

T_1_12_wire_logic_cluster/lc_3/out
T_1_12_lc_trk_g1_3
T_1_12_wire_logic_cluster/lc_3/in_1

T_1_12_wire_logic_cluster/lc_3/out
T_1_11_lc_trk_g1_3
T_1_11_wire_logic_cluster/lc_1/in_3

End 

Net : sb_translator_1.state_RNI9ILJZ0Z_0
T_4_8_wire_logic_cluster/lc_5/out
T_4_7_lc_trk_g1_5
T_4_7_wire_logic_cluster/lc_0/in_0

T_4_8_wire_logic_cluster/lc_5/out
T_4_7_lc_trk_g1_5
T_4_7_wire_logic_cluster/lc_4/in_0

T_4_8_wire_logic_cluster/lc_5/out
T_4_7_lc_trk_g1_5
T_4_7_wire_logic_cluster/lc_7/in_3

T_4_8_wire_logic_cluster/lc_5/out
T_4_7_lc_trk_g1_5
T_4_7_wire_logic_cluster/lc_1/in_3

T_4_8_wire_logic_cluster/lc_5/out
T_4_7_lc_trk_g1_5
T_4_7_wire_logic_cluster/lc_3/in_3

T_4_8_wire_logic_cluster/lc_5/out
T_4_7_lc_trk_g1_5
T_4_7_wire_logic_cluster/lc_5/in_3

T_4_8_wire_logic_cluster/lc_5/out
T_5_7_lc_trk_g3_5
T_5_7_wire_logic_cluster/lc_7/in_3

End 

Net : sb_translator_1.state_RNI9ILJ_0Z0Z_0
T_4_8_wire_logic_cluster/lc_6/out
T_5_7_lc_trk_g3_6
T_5_7_wire_logic_cluster/lc_1/in_0

T_4_8_wire_logic_cluster/lc_6/out
T_5_7_lc_trk_g3_6
T_5_7_wire_logic_cluster/lc_5/in_0

T_4_8_wire_logic_cluster/lc_6/out
T_5_7_lc_trk_g3_6
T_5_7_wire_logic_cluster/lc_3/in_0

T_4_8_wire_logic_cluster/lc_6/out
T_5_7_lc_trk_g3_6
T_5_7_wire_logic_cluster/lc_0/in_3

T_4_8_wire_logic_cluster/lc_6/out
T_5_7_lc_trk_g3_6
T_5_7_wire_logic_cluster/lc_2/in_3

T_4_8_wire_logic_cluster/lc_6/out
T_5_7_lc_trk_g3_6
T_5_7_wire_logic_cluster/lc_4/in_3

T_4_8_wire_logic_cluster/lc_6/out
T_5_7_lc_trk_g3_6
T_5_7_wire_logic_cluster/lc_6/in_3

End 

Net : ws2812.rgb_counterZ0Z_3
T_9_5_wire_logic_cluster/lc_0/out
T_8_5_sp4_h_l_8
T_11_5_sp4_v_t_36
T_11_8_lc_trk_g0_4
T_11_8_wire_logic_cluster/lc_5/in_1

T_9_5_wire_logic_cluster/lc_0/out
T_10_3_sp4_v_t_44
T_11_7_sp4_h_l_9
T_13_7_lc_trk_g2_4
T_13_7_wire_logic_cluster/lc_7/in_1

T_9_5_wire_logic_cluster/lc_0/out
T_9_5_sp4_h_l_5
T_12_5_sp4_v_t_47
T_12_8_lc_trk_g1_7
T_12_8_wire_logic_cluster/lc_3/in_1

T_9_5_wire_logic_cluster/lc_0/out
T_10_5_sp4_h_l_0
T_13_5_sp4_v_t_40
T_13_8_lc_trk_g0_0
T_13_8_wire_logic_cluster/lc_5/in_1

End 

Net : spi_slave_1.miso_RNOZ0Z_12_cascade_
T_4_12_wire_logic_cluster/lc_5/ltout
T_4_12_wire_logic_cluster/lc_6/in_2

End 

Net : demux_data_in_5
T_10_1_wire_bram/ram/RDATA_10
T_10_1_sp12_h_l_1
T_9_1_sp12_v_t_22
T_9_10_sp4_v_t_36
T_6_10_sp4_h_l_1
T_7_10_lc_trk_g2_1
T_7_10_input_2_1
T_7_10_wire_logic_cluster/lc_1/in_2

T_10_1_wire_bram/ram/RDATA_10
T_10_0_span12_vert_10
T_10_3_sp4_v_t_36
T_10_7_sp4_v_t_41
T_11_11_sp4_h_l_4
T_11_11_lc_trk_g0_1
T_11_11_input_2_1
T_11_11_wire_logic_cluster/lc_1/in_2

T_10_1_wire_bram/ram/RDATA_10
T_10_0_span12_vert_10
T_10_3_sp4_v_t_36
T_10_7_sp4_v_t_41
T_9_10_lc_trk_g3_1
T_9_10_input_2_2
T_9_10_wire_logic_cluster/lc_2/in_2

T_10_1_wire_bram/ram/RDATA_10
T_10_1_sp12_h_l_1
T_9_1_sp12_v_t_22
T_9_11_lc_trk_g3_5
T_9_11_input_2_2
T_9_11_wire_logic_cluster/lc_2/in_2

End 

Net : sb_translator_1.cnt_leds_i_16
T_8_6_wire_logic_cluster/lc_0/out
T_8_5_lc_trk_g0_0
T_8_5_wire_logic_cluster/lc_0/in_0

T_8_6_wire_logic_cluster/lc_0/out
T_8_6_lc_trk_g3_0
T_8_6_input_2_5
T_8_6_wire_logic_cluster/lc_5/in_2

End 

Net : sb_translator_1.num_leds_1_sqmuxa_cascade_
T_6_9_wire_logic_cluster/lc_1/ltout
T_6_9_wire_logic_cluster/lc_2/in_2

End 

Net : spi_slave_1.m60_ns_1_cascade_
T_2_10_wire_logic_cluster/lc_3/ltout
T_2_10_wire_logic_cluster/lc_4/in_2

End 

Net : spi_slave_1.miso_RNOZ0Z_10
T_2_10_wire_logic_cluster/lc_4/out
T_2_9_sp4_v_t_40
T_2_12_lc_trk_g0_0
T_2_12_wire_logic_cluster/lc_1/in_1

End 

Net : spi_slave_1.N_20_0
T_2_12_wire_logic_cluster/lc_5/out
T_2_13_lc_trk_g1_5
T_2_13_wire_logic_cluster/lc_1/in_1

End 

Net : spi_slave_1.N_96_mux
T_2_11_wire_logic_cluster/lc_3/out
T_2_12_lc_trk_g1_3
T_2_12_wire_logic_cluster/lc_5/in_3

End 

Net : spi_slave_1.miso_data_outZ0Z_22
T_2_9_wire_logic_cluster/lc_3/out
T_2_10_lc_trk_g0_3
T_2_10_input_2_1
T_2_10_wire_logic_cluster/lc_1/in_2

End 

Net : spi_slave_1.miso_data_outZ0Z_16
T_5_12_wire_logic_cluster/lc_6/out
T_6_12_lc_trk_g1_6
T_6_12_wire_logic_cluster/lc_5/in_0

End 

Net : spi_slave_1.miso_data_outZ0Z_0
T_5_12_wire_logic_cluster/lc_0/out
T_6_12_lc_trk_g0_0
T_6_12_wire_logic_cluster/lc_5/in_1

End 

Net : ws2812.N_140_cascade_
T_9_6_wire_logic_cluster/lc_6/ltout
T_9_6_wire_logic_cluster/lc_7/in_2

End 

Net : miso_tx
T_0_10_wire_logic_cluster/lc_4/out
T_0_10_sp4_h_l_13
T_2_10_sp4_v_t_40
T_2_11_lc_trk_g3_0
T_2_11_wire_logic_cluster/lc_6/in_1

T_0_10_wire_logic_cluster/lc_4/out
T_0_10_sp4_h_l_13
T_0_10_lc_trk_g3_0
T_0_10_wire_logic_cluster/lc_4/in_1

End 

Net : spi_slave_1.miso_data_outZ0Z_17
T_5_12_wire_logic_cluster/lc_7/out
T_5_11_sp4_v_t_46
T_2_11_sp4_h_l_5
T_2_11_lc_trk_g1_0
T_2_11_input_2_7
T_2_11_wire_logic_cluster/lc_7/in_2

End 

Net : spi_slave_1.miso_data_outZ0Z_4
T_2_9_wire_logic_cluster/lc_7/out
T_2_10_lc_trk_g0_7
T_2_10_wire_logic_cluster/lc_3/in_0

End 

Net : spi_slave_1.miso_data_outZ0Z_13
T_4_12_wire_logic_cluster/lc_4/out
T_4_12_lc_trk_g2_4
T_4_12_wire_logic_cluster/lc_5/in_3

End 

Net : spi_slave_1.miso_data_outZ0Z_14
T_4_12_wire_logic_cluster/lc_3/out
T_4_12_lc_trk_g1_3
T_4_12_wire_logic_cluster/lc_5/in_1

End 

Net : demux_data_in_1
T_10_2_wire_bram/ram/RDATA_2
T_10_1_sp4_v_t_42
T_10_5_sp4_v_t_42
T_7_9_sp4_h_l_0
T_10_9_sp4_v_t_40
T_9_10_lc_trk_g3_0
T_9_10_wire_logic_cluster/lc_5/in_0

T_10_2_wire_bram/ram/RDATA_2
T_10_1_sp4_v_t_42
T_10_5_sp4_v_t_42
T_7_9_sp4_h_l_0
T_10_9_sp4_v_t_40
T_9_11_lc_trk_g1_5
T_9_11_input_2_4
T_9_11_wire_logic_cluster/lc_4/in_2

T_10_2_wire_bram/ram/RDATA_2
T_9_2_sp4_h_l_2
T_8_2_sp4_v_t_45
T_8_6_sp4_v_t_45
T_7_10_lc_trk_g2_0
T_7_10_wire_logic_cluster/lc_6/in_0

T_10_2_wire_bram/ram/RDATA_2
T_10_1_sp4_v_t_42
T_10_5_sp4_v_t_42
T_9_9_lc_trk_g1_7
T_9_9_input_2_4
T_9_9_wire_logic_cluster/lc_4/in_2

End 

Net : demux_data_in_3
T_10_2_wire_bram/ram/RDATA_6
T_10_2_sp4_h_l_7
T_9_2_sp4_v_t_36
T_9_6_sp4_v_t_41
T_6_10_sp4_h_l_9
T_7_10_lc_trk_g3_1
T_7_10_wire_logic_cluster/lc_2/in_0

T_10_2_wire_bram/ram/RDATA_6
T_10_2_sp4_h_l_7
T_9_2_sp4_v_t_36
T_9_6_sp4_v_t_41
T_9_10_sp4_v_t_41
T_9_11_lc_trk_g3_1
T_9_11_wire_logic_cluster/lc_3/in_1

T_10_2_wire_bram/ram/RDATA_6
T_10_2_sp4_h_l_7
T_9_2_sp4_v_t_36
T_9_6_sp4_v_t_41
T_9_10_lc_trk_g1_4
T_9_10_wire_logic_cluster/lc_3/in_0

T_10_2_wire_bram/ram/RDATA_6
T_10_2_sp4_h_l_7
T_9_2_sp4_v_t_36
T_9_6_sp4_v_t_41
T_9_9_lc_trk_g0_1
T_9_9_input_2_3
T_9_9_wire_logic_cluster/lc_3/in_2

End 

Net : spi_slave_1.miso_data_outZ0Z_3
T_4_11_wire_logic_cluster/lc_2/out
T_4_10_sp4_v_t_36
T_1_10_sp4_h_l_7
T_2_10_lc_trk_g2_7
T_2_10_wire_logic_cluster/lc_4/in_3

End 

Net : spi_slave_1.miso_data_outZ0Z_21
T_2_9_wire_logic_cluster/lc_2/out
T_2_10_lc_trk_g1_2
T_2_10_wire_logic_cluster/lc_2/in_1

End 

Net : spi_slave_1.miso_data_outZ0Z_20
T_2_9_wire_logic_cluster/lc_1/out
T_2_10_lc_trk_g0_1
T_2_10_input_2_3
T_2_10_wire_logic_cluster/lc_3/in_2

End 

Net : mosi_data_out_22
T_2_4_wire_logic_cluster/lc_7/out
T_3_3_sp4_v_t_47
T_4_7_sp4_h_l_4
T_7_7_sp4_v_t_41
T_6_9_lc_trk_g1_4
T_6_9_wire_logic_cluster/lc_1/in_0

T_2_4_wire_logic_cluster/lc_7/out
T_1_4_sp4_h_l_6
T_4_4_sp4_v_t_46
T_4_8_lc_trk_g0_3
T_4_8_input_2_7
T_4_8_wire_logic_cluster/lc_7/in_2

T_2_4_wire_logic_cluster/lc_7/out
T_1_4_sp4_h_l_6
T_4_4_sp4_v_t_46
T_4_8_lc_trk_g0_3
T_4_8_wire_logic_cluster/lc_5/in_0

T_2_4_wire_logic_cluster/lc_7/out
T_1_4_sp4_h_l_6
T_4_4_sp4_v_t_46
T_4_8_lc_trk_g0_3
T_4_8_wire_logic_cluster/lc_6/in_3

T_2_4_wire_logic_cluster/lc_7/out
T_3_3_sp4_v_t_47
T_2_6_lc_trk_g3_7
T_2_6_wire_logic_cluster/lc_2/in_0

T_2_4_wire_logic_cluster/lc_7/out
T_3_3_sp4_v_t_47
T_2_6_lc_trk_g3_7
T_2_6_wire_logic_cluster/lc_4/in_0

T_2_4_wire_logic_cluster/lc_7/out
T_3_3_sp4_v_t_47
T_2_6_lc_trk_g3_7
T_2_6_wire_logic_cluster/lc_6/in_0

T_2_4_wire_logic_cluster/lc_7/out
T_3_3_sp4_v_t_47
T_2_6_lc_trk_g3_7
T_2_6_wire_logic_cluster/lc_0/in_0

T_2_4_wire_logic_cluster/lc_7/out
T_3_3_sp4_v_t_47
T_2_7_lc_trk_g2_2
T_2_7_wire_logic_cluster/lc_7/in_1

T_2_4_wire_logic_cluster/lc_7/out
T_3_3_sp4_v_t_47
T_2_6_lc_trk_g3_7
T_2_6_wire_logic_cluster/lc_3/in_1

T_2_4_wire_logic_cluster/lc_7/out
T_3_3_sp4_v_t_47
T_2_6_lc_trk_g3_7
T_2_6_wire_logic_cluster/lc_5/in_1

T_2_4_wire_logic_cluster/lc_7/out
T_3_3_sp4_v_t_47
T_2_6_lc_trk_g3_7
T_2_6_wire_logic_cluster/lc_7/in_1

T_2_4_wire_logic_cluster/lc_7/out
T_2_3_sp4_v_t_46
T_2_7_lc_trk_g0_3
T_2_7_input_2_1
T_2_7_wire_logic_cluster/lc_1/in_2

T_2_4_wire_logic_cluster/lc_7/out
T_3_3_sp4_v_t_47
T_2_7_lc_trk_g2_2
T_2_7_input_2_0
T_2_7_wire_logic_cluster/lc_0/in_2

T_2_4_wire_logic_cluster/lc_7/out
T_3_3_sp4_v_t_47
T_2_7_lc_trk_g2_2
T_2_7_input_2_2
T_2_7_wire_logic_cluster/lc_2/in_2

T_2_4_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g1_7
T_2_5_wire_logic_cluster/lc_1/in_1

T_2_4_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g1_7
T_2_5_wire_logic_cluster/lc_3/in_1

T_2_4_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g1_7
T_2_5_wire_logic_cluster/lc_5/in_1

T_2_4_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g1_7
T_2_5_wire_logic_cluster/lc_7/in_1

T_2_4_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g1_7
T_2_5_input_2_0
T_2_5_wire_logic_cluster/lc_0/in_2

T_2_4_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g1_7
T_2_5_input_2_2
T_2_5_wire_logic_cluster/lc_2/in_2

T_2_4_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g1_7
T_2_5_input_2_4
T_2_5_wire_logic_cluster/lc_4/in_2

T_2_4_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g1_7
T_2_5_input_2_6
T_2_5_wire_logic_cluster/lc_6/in_2

End 

Net : addr_out_8
T_6_12_wire_logic_cluster/lc_0/out
T_5_12_sp4_h_l_8
T_4_12_sp4_v_t_39
T_3_13_lc_trk_g2_7
T_3_13_input2_7
T_3_13_wire_bram/ram/RADDR_8
T_3_11_upADDR_8
T_3_11_wire_bram/ram/RADDR_8
T_3_9_upADDR_8
T_3_9_wire_bram/ram/RADDR_8
T_3_7_upADDR_8
T_3_7_wire_bram/ram/RADDR_8
T_3_5_upADDR_8
T_3_5_wire_bram/ram/RADDR_8
T_3_3_upADDR_8
T_3_3_wire_bram/ram/RADDR_8
T_3_1_upADDR_8
T_3_1_wire_bram/ram/RADDR_8

T_6_12_wire_logic_cluster/lc_0/out
T_7_12_sp4_h_l_0
T_10_12_sp4_v_t_37
T_10_13_lc_trk_g2_5
T_10_13_input2_7
T_10_13_wire_bram/ram/RADDR_8
T_10_11_upADDR_8
T_10_11_wire_bram/ram/RADDR_8
T_10_9_upADDR_8
T_10_9_wire_bram/ram/RADDR_8
T_10_7_upADDR_8
T_10_7_wire_bram/ram/RADDR_8
T_10_5_upADDR_8
T_10_5_wire_bram/ram/RADDR_8
T_10_3_upADDR_8
T_10_3_wire_bram/ram/RADDR_8
T_10_1_upADDR_8
T_10_1_wire_bram/ram/RADDR_8

T_6_12_wire_logic_cluster/lc_0/out
T_5_12_sp4_h_l_8
T_4_12_sp4_v_t_39
T_3_13_lc_trk_g2_7
T_3_13_input2_7
T_3_13_wire_bram/ram/RADDR_8
T_3_11_upADDR_8
T_3_11_wire_bram/ram/RADDR_8
T_3_9_upADDR_8
T_3_9_wire_bram/ram/RADDR_8
T_3_7_upADDR_8
T_3_7_wire_bram/ram/RADDR_8
T_3_5_upADDR_8
T_3_5_wire_bram/ram/RADDR_8
T_3_3_upADDR_8
T_3_3_wire_bram/ram/RADDR_8

T_6_12_wire_logic_cluster/lc_0/out
T_7_12_sp4_h_l_0
T_10_12_sp4_v_t_37
T_10_13_lc_trk_g2_5
T_10_13_input2_7
T_10_13_wire_bram/ram/RADDR_8
T_10_11_upADDR_8
T_10_11_wire_bram/ram/RADDR_8
T_10_9_upADDR_8
T_10_9_wire_bram/ram/RADDR_8
T_10_7_upADDR_8
T_10_7_wire_bram/ram/RADDR_8
T_10_5_upADDR_8
T_10_5_wire_bram/ram/RADDR_8
T_10_3_upADDR_8
T_10_3_wire_bram/ram/RADDR_8

T_6_12_wire_logic_cluster/lc_0/out
T_5_12_sp4_h_l_8
T_4_12_sp4_v_t_39
T_3_13_lc_trk_g2_7
T_3_13_input2_7
T_3_13_wire_bram/ram/RADDR_8
T_3_11_upADDR_8
T_3_11_wire_bram/ram/RADDR_8
T_3_9_upADDR_8
T_3_9_wire_bram/ram/RADDR_8
T_3_7_upADDR_8
T_3_7_wire_bram/ram/RADDR_8
T_3_5_upADDR_8
T_3_5_wire_bram/ram/RADDR_8

T_6_12_wire_logic_cluster/lc_0/out
T_7_12_sp4_h_l_0
T_10_12_sp4_v_t_37
T_10_13_lc_trk_g2_5
T_10_13_input2_7
T_10_13_wire_bram/ram/RADDR_8
T_10_11_upADDR_8
T_10_11_wire_bram/ram/RADDR_8
T_10_9_upADDR_8
T_10_9_wire_bram/ram/RADDR_8
T_10_7_upADDR_8
T_10_7_wire_bram/ram/RADDR_8
T_10_5_upADDR_8
T_10_5_wire_bram/ram/RADDR_8

T_6_12_wire_logic_cluster/lc_0/out
T_5_12_sp4_h_l_8
T_4_12_sp4_v_t_39
T_3_13_lc_trk_g2_7
T_3_13_input2_7
T_3_13_wire_bram/ram/RADDR_8
T_3_11_upADDR_8
T_3_11_wire_bram/ram/RADDR_8
T_3_9_upADDR_8
T_3_9_wire_bram/ram/RADDR_8
T_3_7_upADDR_8
T_3_7_wire_bram/ram/RADDR_8

T_6_12_wire_logic_cluster/lc_0/out
T_7_12_sp4_h_l_0
T_10_12_sp4_v_t_37
T_10_13_lc_trk_g2_5
T_10_13_input2_7
T_10_13_wire_bram/ram/RADDR_8
T_10_11_upADDR_8
T_10_11_wire_bram/ram/RADDR_8
T_10_9_upADDR_8
T_10_9_wire_bram/ram/RADDR_8
T_10_7_upADDR_8
T_10_7_wire_bram/ram/RADDR_8

T_6_12_wire_logic_cluster/lc_0/out
T_5_12_sp4_h_l_8
T_4_12_sp4_v_t_39
T_3_13_lc_trk_g2_7
T_3_13_input2_7
T_3_13_wire_bram/ram/RADDR_8
T_3_11_upADDR_8
T_3_11_wire_bram/ram/RADDR_8
T_3_9_upADDR_8
T_3_9_wire_bram/ram/RADDR_8

T_6_12_wire_logic_cluster/lc_0/out
T_7_12_sp4_h_l_0
T_10_12_sp4_v_t_37
T_10_13_lc_trk_g2_5
T_10_13_input2_7
T_10_13_wire_bram/ram/RADDR_8
T_10_11_upADDR_8
T_10_11_wire_bram/ram/RADDR_8
T_10_9_upADDR_8
T_10_9_wire_bram/ram/RADDR_8

T_6_12_wire_logic_cluster/lc_0/out
T_5_12_sp4_h_l_8
T_4_12_sp4_v_t_39
T_3_13_lc_trk_g2_7
T_3_13_input2_7
T_3_13_wire_bram/ram/RADDR_8
T_3_11_upADDR_8
T_3_11_wire_bram/ram/RADDR_8

T_6_12_wire_logic_cluster/lc_0/out
T_7_12_sp4_h_l_0
T_10_12_sp4_v_t_37
T_10_13_lc_trk_g2_5
T_10_13_input2_7
T_10_13_wire_bram/ram/RADDR_8
T_10_11_upADDR_8
T_10_11_wire_bram/ram/RADDR_8

T_6_12_wire_logic_cluster/lc_0/out
T_5_12_sp4_h_l_8
T_4_12_sp4_v_t_39
T_3_13_lc_trk_g2_7
T_3_13_input2_7
T_3_13_wire_bram/ram/RADDR_8

T_6_12_wire_logic_cluster/lc_0/out
T_7_12_sp4_h_l_0
T_10_12_sp4_v_t_37
T_10_13_lc_trk_g2_5
T_10_13_input2_7
T_10_13_wire_bram/ram/RADDR_8

T_6_12_wire_logic_cluster/lc_0/out
T_5_12_sp4_h_l_8
T_4_12_sp4_v_t_39
T_3_14_lc_trk_g1_2
T_3_14_input2_7
T_3_14_wire_bram/ram/WADDR_8
T_3_12_upADDR_8
T_3_12_wire_bram/ram/WADDR_8
T_3_10_upADDR_8
T_3_10_wire_bram/ram/WADDR_8
T_3_8_upADDR_8
T_3_8_wire_bram/ram/WADDR_8
T_3_6_upADDR_8
T_3_6_wire_bram/ram/WADDR_8
T_3_4_upADDR_8
T_3_4_wire_bram/ram/WADDR_8
T_3_2_upADDR_8
T_3_2_wire_bram/ram/WADDR_8

T_6_12_wire_logic_cluster/lc_0/out
T_7_12_sp4_h_l_0
T_10_12_sp4_v_t_37
T_10_14_lc_trk_g3_0
T_10_14_input2_7
T_10_14_wire_bram/ram/WADDR_8
T_10_12_upADDR_8
T_10_12_wire_bram/ram/WADDR_8
T_10_10_upADDR_8
T_10_10_wire_bram/ram/WADDR_8
T_10_8_upADDR_8
T_10_8_wire_bram/ram/WADDR_8
T_10_6_upADDR_8
T_10_6_wire_bram/ram/WADDR_8
T_10_4_upADDR_8
T_10_4_wire_bram/ram/WADDR_8
T_10_2_upADDR_8
T_10_2_wire_bram/ram/WADDR_8

T_6_12_wire_logic_cluster/lc_0/out
T_5_12_sp4_h_l_8
T_4_12_sp4_v_t_39
T_3_14_lc_trk_g1_2
T_3_14_input2_7
T_3_14_wire_bram/ram/WADDR_8
T_3_12_upADDR_8
T_3_12_wire_bram/ram/WADDR_8
T_3_10_upADDR_8
T_3_10_wire_bram/ram/WADDR_8
T_3_8_upADDR_8
T_3_8_wire_bram/ram/WADDR_8
T_3_6_upADDR_8
T_3_6_wire_bram/ram/WADDR_8
T_3_4_upADDR_8
T_3_4_wire_bram/ram/WADDR_8

T_6_12_wire_logic_cluster/lc_0/out
T_7_12_sp4_h_l_0
T_10_12_sp4_v_t_37
T_10_14_lc_trk_g3_0
T_10_14_input2_7
T_10_14_wire_bram/ram/WADDR_8
T_10_12_upADDR_8
T_10_12_wire_bram/ram/WADDR_8
T_10_10_upADDR_8
T_10_10_wire_bram/ram/WADDR_8
T_10_8_upADDR_8
T_10_8_wire_bram/ram/WADDR_8
T_10_6_upADDR_8
T_10_6_wire_bram/ram/WADDR_8
T_10_4_upADDR_8
T_10_4_wire_bram/ram/WADDR_8

T_6_12_wire_logic_cluster/lc_0/out
T_5_12_sp4_h_l_8
T_4_12_sp4_v_t_39
T_3_14_lc_trk_g1_2
T_3_14_input2_7
T_3_14_wire_bram/ram/WADDR_8
T_3_12_upADDR_8
T_3_12_wire_bram/ram/WADDR_8
T_3_10_upADDR_8
T_3_10_wire_bram/ram/WADDR_8
T_3_8_upADDR_8
T_3_8_wire_bram/ram/WADDR_8
T_3_6_upADDR_8
T_3_6_wire_bram/ram/WADDR_8

T_6_12_wire_logic_cluster/lc_0/out
T_7_12_sp4_h_l_0
T_10_12_sp4_v_t_37
T_10_14_lc_trk_g3_0
T_10_14_input2_7
T_10_14_wire_bram/ram/WADDR_8
T_10_12_upADDR_8
T_10_12_wire_bram/ram/WADDR_8
T_10_10_upADDR_8
T_10_10_wire_bram/ram/WADDR_8
T_10_8_upADDR_8
T_10_8_wire_bram/ram/WADDR_8
T_10_6_upADDR_8
T_10_6_wire_bram/ram/WADDR_8

T_6_12_wire_logic_cluster/lc_0/out
T_5_12_sp4_h_l_8
T_4_12_sp4_v_t_39
T_3_14_lc_trk_g1_2
T_3_14_input2_7
T_3_14_wire_bram/ram/WADDR_8
T_3_12_upADDR_8
T_3_12_wire_bram/ram/WADDR_8
T_3_10_upADDR_8
T_3_10_wire_bram/ram/WADDR_8
T_3_8_upADDR_8
T_3_8_wire_bram/ram/WADDR_8

T_6_12_wire_logic_cluster/lc_0/out
T_7_12_sp4_h_l_0
T_10_12_sp4_v_t_37
T_10_14_lc_trk_g3_0
T_10_14_input2_7
T_10_14_wire_bram/ram/WADDR_8
T_10_12_upADDR_8
T_10_12_wire_bram/ram/WADDR_8
T_10_10_upADDR_8
T_10_10_wire_bram/ram/WADDR_8
T_10_8_upADDR_8
T_10_8_wire_bram/ram/WADDR_8

T_6_12_wire_logic_cluster/lc_0/out
T_5_12_sp4_h_l_8
T_4_12_sp4_v_t_39
T_3_14_lc_trk_g1_2
T_3_14_input2_7
T_3_14_wire_bram/ram/WADDR_8
T_3_12_upADDR_8
T_3_12_wire_bram/ram/WADDR_8
T_3_10_upADDR_8
T_3_10_wire_bram/ram/WADDR_8

T_6_12_wire_logic_cluster/lc_0/out
T_7_12_sp4_h_l_0
T_10_12_sp4_v_t_37
T_10_14_lc_trk_g3_0
T_10_14_input2_7
T_10_14_wire_bram/ram/WADDR_8
T_10_12_upADDR_8
T_10_12_wire_bram/ram/WADDR_8
T_10_10_upADDR_8
T_10_10_wire_bram/ram/WADDR_8

T_6_12_wire_logic_cluster/lc_0/out
T_5_12_sp4_h_l_8
T_4_12_sp4_v_t_39
T_3_14_lc_trk_g1_2
T_3_14_input2_7
T_3_14_wire_bram/ram/WADDR_8
T_3_12_upADDR_8
T_3_12_wire_bram/ram/WADDR_8

T_6_12_wire_logic_cluster/lc_0/out
T_7_12_sp4_h_l_0
T_10_12_sp4_v_t_37
T_10_14_lc_trk_g3_0
T_10_14_input2_7
T_10_14_wire_bram/ram/WADDR_8
T_10_12_upADDR_8
T_10_12_wire_bram/ram/WADDR_8

T_6_12_wire_logic_cluster/lc_0/out
T_5_12_sp4_h_l_8
T_4_12_sp4_v_t_39
T_3_14_lc_trk_g1_2
T_3_14_input2_7
T_3_14_wire_bram/ram/WADDR_8

T_6_12_wire_logic_cluster/lc_0/out
T_7_12_sp4_h_l_0
T_10_12_sp4_v_t_37
T_10_14_lc_trk_g3_0
T_10_14_input2_7
T_10_14_wire_bram/ram/WADDR_8

T_6_12_wire_logic_cluster/lc_0/out
T_5_13_lc_trk_g1_0
T_5_13_wire_logic_cluster/lc_6/in_3

End 

Net : spi_slave_1.miso_data_outZ0Z_1
T_4_11_wire_logic_cluster/lc_1/out
T_3_11_sp4_h_l_10
T_2_11_lc_trk_g1_2
T_2_11_wire_logic_cluster/lc_7/in_0

End 

Net : spi_slave_1.miso_data_outZ0Z_15
T_5_12_wire_logic_cluster/lc_5/out
T_6_12_lc_trk_g0_5
T_6_12_wire_logic_cluster/lc_6/in_3

End 

Net : spi_slave_1.miso_data_outZ0Z_5
T_2_9_wire_logic_cluster/lc_5/out
T_2_10_lc_trk_g0_5
T_2_10_wire_logic_cluster/lc_2/in_3

End 

Net : spi_slave_1.un1_bitcnt_tx_1_cry_3
T_1_12_wire_logic_cluster/lc_3/cout
T_1_12_wire_logic_cluster/lc_4/in_3

End 

Net : spi_slave_1.un3_mosi_data_out_g
T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_4_wire_logic_cluster/lc_3/cen

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_4_wire_logic_cluster/lc_3/cen

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_4_wire_logic_cluster/lc_3/cen

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_4_wire_logic_cluster/lc_3/cen

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_4_wire_logic_cluster/lc_3/cen

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_4_wire_logic_cluster/lc_3/cen

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_4_wire_logic_cluster/lc_3/cen

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_4_wire_logic_cluster/lc_3/cen

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_5_wire_logic_cluster/lc_3/cen

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_5_wire_logic_cluster/lc_3/cen

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_5_wire_logic_cluster/lc_3/cen

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_5_wire_logic_cluster/lc_3/cen

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_5_wire_logic_cluster/lc_3/cen

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_5_wire_logic_cluster/lc_3/cen

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_5_wire_logic_cluster/lc_3/cen

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_5_wire_logic_cluster/lc_3/cen

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_2_wire_logic_cluster/lc_1/cen

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_2_wire_logic_cluster/lc_1/cen

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_2_wire_logic_cluster/lc_1/cen

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_2_wire_logic_cluster/lc_1/cen

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_2_wire_logic_cluster/lc_1/cen

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_2_wire_logic_cluster/lc_1/cen

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_2_wire_logic_cluster/lc_1/cen

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_1_wire_logic_cluster/lc_0/cen

End 

Net : spi_slave_1.bitcnt_rx_RNIPNM61Z0Z_4
T_1_9_wire_logic_cluster/lc_0/out
T_0_9_sp4_h_l_8
T_3_9_sp4_v_t_45
T_3_13_sp4_v_t_46
T_3_15_lc_trk_g0_3
T_3_15_wire_gbuf/in

End 

Net : spi_slave_1.bitcnt_rxZ0Z_3
T_1_10_wire_logic_cluster/lc_3/out
T_1_9_lc_trk_g0_3
T_1_9_wire_logic_cluster/lc_1/in_0

T_1_10_wire_logic_cluster/lc_3/out
T_1_10_lc_trk_g1_3
T_1_10_wire_logic_cluster/lc_3/in_1

End 

Net : spi_slave_1.un3_mosi_data_out_3
T_1_9_wire_logic_cluster/lc_1/out
T_1_9_lc_trk_g0_1
T_1_9_wire_logic_cluster/lc_0/in_1

End 

Net : spi_slave_1.bitcnt_rxZ0Z_2
T_1_10_wire_logic_cluster/lc_2/out
T_1_9_lc_trk_g0_2
T_1_9_wire_logic_cluster/lc_1/in_1

T_1_10_wire_logic_cluster/lc_2/out
T_1_10_lc_trk_g1_2
T_1_10_wire_logic_cluster/lc_2/in_1

End 

Net : spi_slave_1.un1_bitcnt_tx_1_cry_2
T_1_12_wire_logic_cluster/lc_2/cout
T_1_12_wire_logic_cluster/lc_3/in_3

Net : sb_translator_1.cnt_ram_readZ0Z_0
T_6_8_wire_logic_cluster/lc_0/out
T_6_0_span12_vert_15
T_6_3_lc_trk_g3_3
T_6_3_wire_logic_cluster/lc_4/in_0

T_6_8_wire_logic_cluster/lc_0/out
T_6_0_span12_vert_15
T_6_3_lc_trk_g3_3
T_6_3_wire_logic_cluster/lc_6/in_0

T_6_8_wire_logic_cluster/lc_0/out
T_6_0_span12_vert_15
T_6_3_lc_trk_g3_3
T_6_3_wire_logic_cluster/lc_7/in_3

T_6_8_wire_logic_cluster/lc_0/out
T_6_0_span12_vert_15
T_6_3_lc_trk_g3_3
T_6_3_wire_logic_cluster/lc_5/in_3

T_6_8_wire_logic_cluster/lc_0/out
T_6_0_span12_vert_15
T_6_3_lc_trk_g3_3
T_6_3_wire_logic_cluster/lc_3/in_1

T_6_8_wire_logic_cluster/lc_0/out
T_6_8_lc_trk_g0_0
T_6_8_wire_logic_cluster/lc_1/in_1

T_6_8_wire_logic_cluster/lc_0/out
T_6_8_lc_trk_g0_0
T_6_8_input_2_0
T_6_8_wire_logic_cluster/lc_0/in_2

End 

Net : sb_translator_1.cnt_ram_readZ0Z_1
T_6_8_wire_logic_cluster/lc_1/out
T_6_0_span12_vert_17
T_6_3_lc_trk_g2_5
T_6_3_wire_logic_cluster/lc_4/in_1

T_6_8_wire_logic_cluster/lc_1/out
T_6_0_span12_vert_17
T_6_3_lc_trk_g2_5
T_6_3_input_2_7
T_6_3_wire_logic_cluster/lc_7/in_2

T_6_8_wire_logic_cluster/lc_1/out
T_6_0_span12_vert_17
T_6_3_lc_trk_g2_5
T_6_3_wire_logic_cluster/lc_6/in_1

T_6_8_wire_logic_cluster/lc_1/out
T_6_0_span12_vert_17
T_6_3_lc_trk_g2_5
T_6_3_input_2_5
T_6_3_wire_logic_cluster/lc_5/in_2

T_6_8_wire_logic_cluster/lc_1/out
T_6_0_span12_vert_17
T_6_3_lc_trk_g2_5
T_6_3_input_2_3
T_6_3_wire_logic_cluster/lc_3/in_2

T_6_8_wire_logic_cluster/lc_1/out
T_6_0_span12_vert_17
T_6_8_lc_trk_g3_2
T_6_8_input_2_1
T_6_8_wire_logic_cluster/lc_1/in_2

End 

Net : spi_slave_1.miso_data_outZ0Z_19
T_2_9_wire_logic_cluster/lc_0/out
T_2_10_lc_trk_g1_0
T_2_10_wire_logic_cluster/lc_4/in_1

End 

Net : spi_slave_1.bitcnt_rxZ0Z_1
T_1_10_wire_logic_cluster/lc_1/out
T_1_9_lc_trk_g1_1
T_1_9_wire_logic_cluster/lc_1/in_3

T_1_10_wire_logic_cluster/lc_1/out
T_1_10_lc_trk_g3_1
T_1_10_wire_logic_cluster/lc_1/in_1

End 

Net : demux.N_424_i_0_o2Z0Z_0_cascade_
T_7_10_wire_logic_cluster/lc_5/ltout
T_7_10_wire_logic_cluster/lc_6/in_2

End 

Net : spi_slave_1.clkZ0Z_1
T_2_11_wire_logic_cluster/lc_5/out
T_0_11_sp12_h_l_13
T_5_0_span12_vert_21
T_5_0_span4_vert_44
T_4_1_lc_trk_g3_4
T_4_1_wire_logic_cluster/lc_7/in_0

T_2_11_wire_logic_cluster/lc_5/out
T_2_11_lc_trk_g2_5
T_2_11_wire_logic_cluster/lc_1/in_0

T_2_11_wire_logic_cluster/lc_5/out
T_2_11_lc_trk_g2_5
T_2_11_wire_logic_cluster/lc_3/in_0

T_2_11_wire_logic_cluster/lc_5/out
T_3_7_sp4_v_t_46
T_2_10_lc_trk_g3_6
T_2_10_wire_logic_cluster/lc_0/in_3

T_2_11_wire_logic_cluster/lc_5/out
T_0_11_sp12_h_l_13
T_5_0_span12_vert_21
T_5_0_span4_vert_44
T_5_4_sp4_v_t_37
T_4_5_lc_trk_g2_5
T_4_5_wire_logic_cluster/lc_0/in_1

T_2_11_wire_logic_cluster/lc_5/out
T_0_11_sp12_h_l_13
T_5_0_span12_vert_21
T_5_0_span4_vert_44
T_5_4_sp4_v_t_37
T_4_5_lc_trk_g2_5
T_4_5_wire_logic_cluster/lc_2/in_1

T_2_11_wire_logic_cluster/lc_5/out
T_0_11_sp12_h_l_13
T_5_0_span12_vert_21
T_5_0_span4_vert_44
T_5_4_sp4_v_t_37
T_4_5_lc_trk_g2_5
T_4_5_wire_logic_cluster/lc_4/in_1

T_2_11_wire_logic_cluster/lc_5/out
T_0_11_sp12_h_l_13
T_5_0_span12_vert_21
T_5_0_span4_vert_44
T_5_4_sp4_v_t_37
T_4_5_lc_trk_g2_5
T_4_5_wire_logic_cluster/lc_6/in_1

T_2_11_wire_logic_cluster/lc_5/out
T_0_11_sp12_h_l_13
T_5_0_span12_vert_21
T_5_0_span4_vert_44
T_5_4_sp4_v_t_37
T_4_5_lc_trk_g2_5
T_4_5_input_2_1
T_4_5_wire_logic_cluster/lc_1/in_2

T_2_11_wire_logic_cluster/lc_5/out
T_0_11_sp12_h_l_13
T_5_0_span12_vert_21
T_5_0_span4_vert_44
T_5_4_sp4_v_t_37
T_4_5_lc_trk_g2_5
T_4_5_input_2_3
T_4_5_wire_logic_cluster/lc_3/in_2

T_2_11_wire_logic_cluster/lc_5/out
T_0_11_sp12_h_l_13
T_5_0_span12_vert_21
T_5_0_span4_vert_44
T_5_4_sp4_v_t_37
T_4_5_lc_trk_g2_5
T_4_5_input_2_5
T_4_5_wire_logic_cluster/lc_5/in_2

T_2_11_wire_logic_cluster/lc_5/out
T_0_11_sp12_h_l_13
T_5_0_span12_vert_21
T_5_0_span4_vert_44
T_5_4_sp4_v_t_37
T_4_5_lc_trk_g2_5
T_4_5_input_2_7
T_4_5_wire_logic_cluster/lc_7/in_2

T_2_11_wire_logic_cluster/lc_5/out
T_0_11_sp12_h_l_13
T_5_0_span12_vert_21
T_5_1_lc_trk_g2_5
T_5_1_wire_logic_cluster/lc_0/in_1

T_2_11_wire_logic_cluster/lc_5/out
T_0_11_sp12_h_l_13
T_5_0_span12_vert_21
T_5_1_lc_trk_g2_5
T_5_1_wire_logic_cluster/lc_2/in_1

T_2_11_wire_logic_cluster/lc_5/out
T_0_11_sp12_h_l_13
T_5_0_span12_vert_21
T_5_1_lc_trk_g2_5
T_5_1_wire_logic_cluster/lc_4/in_1

T_2_11_wire_logic_cluster/lc_5/out
T_0_11_sp12_h_l_13
T_5_0_span12_vert_21
T_5_1_lc_trk_g2_5
T_5_1_wire_logic_cluster/lc_6/in_1

T_2_11_wire_logic_cluster/lc_5/out
T_0_11_sp12_h_l_13
T_5_0_span12_vert_21
T_5_1_lc_trk_g2_5
T_5_1_input_2_1
T_5_1_wire_logic_cluster/lc_1/in_2

T_2_11_wire_logic_cluster/lc_5/out
T_0_11_sp12_h_l_13
T_5_0_span12_vert_21
T_5_1_lc_trk_g2_5
T_5_1_input_2_3
T_5_1_wire_logic_cluster/lc_3/in_2

T_2_11_wire_logic_cluster/lc_5/out
T_0_11_sp12_h_l_13
T_5_0_span12_vert_21
T_5_1_lc_trk_g2_5
T_5_1_input_2_5
T_5_1_wire_logic_cluster/lc_5/in_2

T_2_11_wire_logic_cluster/lc_5/out
T_0_11_sp12_h_l_13
T_5_0_span12_vert_21
T_5_1_lc_trk_g2_5
T_5_1_input_2_7
T_5_1_wire_logic_cluster/lc_7/in_2

T_2_11_wire_logic_cluster/lc_5/out
T_2_4_sp12_v_t_22
T_2_0_span12_vert_6
T_2_3_lc_trk_g3_2
T_2_3_wire_logic_cluster/lc_0/in_1

T_2_11_wire_logic_cluster/lc_5/out
T_2_4_sp12_v_t_22
T_2_0_span12_vert_6
T_2_3_lc_trk_g3_2
T_2_3_wire_logic_cluster/lc_2/in_1

T_2_11_wire_logic_cluster/lc_5/out
T_2_4_sp12_v_t_22
T_2_0_span12_vert_6
T_2_3_lc_trk_g3_2
T_2_3_wire_logic_cluster/lc_4/in_1

T_2_11_wire_logic_cluster/lc_5/out
T_2_4_sp12_v_t_22
T_2_0_span12_vert_6
T_2_3_lc_trk_g3_2
T_2_3_wire_logic_cluster/lc_6/in_1

T_2_11_wire_logic_cluster/lc_5/out
T_2_4_sp12_v_t_22
T_2_0_span12_vert_6
T_2_3_lc_trk_g3_2
T_2_3_input_2_1
T_2_3_wire_logic_cluster/lc_1/in_2

T_2_11_wire_logic_cluster/lc_5/out
T_2_4_sp12_v_t_22
T_2_0_span12_vert_6
T_2_3_lc_trk_g3_2
T_2_3_input_2_3
T_2_3_wire_logic_cluster/lc_3/in_2

T_2_11_wire_logic_cluster/lc_5/out
T_2_4_sp12_v_t_22
T_2_0_span12_vert_6
T_2_3_lc_trk_g3_2
T_2_3_input_2_5
T_2_3_wire_logic_cluster/lc_5/in_2

T_2_11_wire_logic_cluster/lc_5/out
T_2_4_sp12_v_t_22
T_2_0_span12_vert_6
T_2_3_lc_trk_g3_2
T_2_3_input_2_7
T_2_3_wire_logic_cluster/lc_7/in_2

End 

Net : spi_slave_1.bitcnt_rxe_0_i_g
T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_1_wire_logic_cluster/lc_2/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_1_wire_logic_cluster/lc_2/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_1_wire_logic_cluster/lc_2/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_1_wire_logic_cluster/lc_2/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_1_wire_logic_cluster/lc_2/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_1_wire_logic_cluster/lc_2/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_1_wire_logic_cluster/lc_2/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_5_1_wire_logic_cluster/lc_2/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_3_wire_logic_cluster/lc_6/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_3_wire_logic_cluster/lc_6/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_3_wire_logic_cluster/lc_6/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_3_wire_logic_cluster/lc_6/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_3_wire_logic_cluster/lc_6/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_3_wire_logic_cluster/lc_6/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_3_wire_logic_cluster/lc_6/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_2_3_wire_logic_cluster/lc_6/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_5_wire_logic_cluster/lc_4/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_5_wire_logic_cluster/lc_4/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_5_wire_logic_cluster/lc_4/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_5_wire_logic_cluster/lc_4/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_5_wire_logic_cluster/lc_4/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_5_wire_logic_cluster/lc_4/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_5_wire_logic_cluster/lc_4/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_4_5_wire_logic_cluster/lc_4/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_1_10_wire_logic_cluster/lc_7/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_1_10_wire_logic_cluster/lc_7/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_1_10_wire_logic_cluster/lc_7/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_1_10_wire_logic_cluster/lc_7/cen

T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_1_10_wire_logic_cluster/lc_7/cen

End 

Net : spi_slave_1.bitcnt_rxe_0_i
T_4_1_wire_logic_cluster/lc_7/out
T_5_0_span4_vert_31
T_5_0_span4_horz_r_1
T_6_0_lc_trk_g0_5
T_6_0_wire_gbuf/in

End 

Net : spi_slave_1.clkZ0Z_0
T_2_11_wire_logic_cluster/lc_0/out
T_2_0_span12_vert_20
T_2_1_sp4_v_t_43
T_3_1_sp4_h_l_6
T_4_1_lc_trk_g2_6
T_4_1_wire_logic_cluster/lc_7/in_3

T_2_11_wire_logic_cluster/lc_0/out
T_2_11_lc_trk_g0_0
T_2_11_wire_logic_cluster/lc_1/in_1

T_2_11_wire_logic_cluster/lc_0/out
T_2_11_lc_trk_g0_0
T_2_11_wire_logic_cluster/lc_3/in_1

T_2_11_wire_logic_cluster/lc_0/out
T_2_10_lc_trk_g0_0
T_2_10_wire_logic_cluster/lc_0/in_0

T_2_11_wire_logic_cluster/lc_0/out
T_2_0_span12_vert_20
T_2_1_sp4_v_t_43
T_3_5_sp4_h_l_0
T_4_5_lc_trk_g3_0
T_4_5_wire_logic_cluster/lc_1/in_0

T_2_11_wire_logic_cluster/lc_0/out
T_2_0_span12_vert_20
T_2_1_sp4_v_t_43
T_3_5_sp4_h_l_0
T_4_5_lc_trk_g3_0
T_4_5_wire_logic_cluster/lc_3/in_0

T_2_11_wire_logic_cluster/lc_0/out
T_2_0_span12_vert_20
T_2_1_sp4_v_t_43
T_3_5_sp4_h_l_0
T_4_5_lc_trk_g3_0
T_4_5_wire_logic_cluster/lc_5/in_0

T_2_11_wire_logic_cluster/lc_0/out
T_2_0_span12_vert_20
T_2_1_sp4_v_t_43
T_3_5_sp4_h_l_0
T_4_5_lc_trk_g3_0
T_4_5_wire_logic_cluster/lc_7/in_0

T_2_11_wire_logic_cluster/lc_0/out
T_2_0_span12_vert_20
T_2_1_sp4_v_t_43
T_3_1_sp4_h_l_6
T_5_1_lc_trk_g2_3
T_5_1_wire_logic_cluster/lc_1/in_0

T_2_11_wire_logic_cluster/lc_0/out
T_2_0_span12_vert_20
T_2_1_sp4_v_t_43
T_3_1_sp4_h_l_6
T_5_1_lc_trk_g2_3
T_5_1_wire_logic_cluster/lc_3/in_0

T_2_11_wire_logic_cluster/lc_0/out
T_2_0_span12_vert_20
T_2_1_sp4_v_t_43
T_3_1_sp4_h_l_6
T_5_1_lc_trk_g2_3
T_5_1_wire_logic_cluster/lc_5/in_0

T_2_11_wire_logic_cluster/lc_0/out
T_2_0_span12_vert_20
T_2_1_sp4_v_t_43
T_3_1_sp4_h_l_6
T_5_1_lc_trk_g2_3
T_5_1_wire_logic_cluster/lc_7/in_0

T_2_11_wire_logic_cluster/lc_0/out
T_2_0_span12_vert_20
T_2_1_sp4_v_t_43
T_3_5_sp4_h_l_0
T_4_5_lc_trk_g3_0
T_4_5_wire_logic_cluster/lc_0/in_3

T_2_11_wire_logic_cluster/lc_0/out
T_2_0_span12_vert_20
T_2_1_sp4_v_t_43
T_3_5_sp4_h_l_0
T_4_5_lc_trk_g3_0
T_4_5_wire_logic_cluster/lc_2/in_3

T_2_11_wire_logic_cluster/lc_0/out
T_2_0_span12_vert_20
T_2_1_sp4_v_t_43
T_3_5_sp4_h_l_0
T_4_5_lc_trk_g3_0
T_4_5_wire_logic_cluster/lc_4/in_3

T_2_11_wire_logic_cluster/lc_0/out
T_2_0_span12_vert_20
T_2_1_sp4_v_t_43
T_3_5_sp4_h_l_0
T_4_5_lc_trk_g3_0
T_4_5_wire_logic_cluster/lc_6/in_3

T_2_11_wire_logic_cluster/lc_0/out
T_2_0_span12_vert_20
T_2_1_sp4_v_t_43
T_3_1_sp4_h_l_6
T_5_1_lc_trk_g2_3
T_5_1_wire_logic_cluster/lc_0/in_3

T_2_11_wire_logic_cluster/lc_0/out
T_2_0_span12_vert_20
T_2_1_sp4_v_t_43
T_3_1_sp4_h_l_6
T_5_1_lc_trk_g2_3
T_5_1_wire_logic_cluster/lc_2/in_3

T_2_11_wire_logic_cluster/lc_0/out
T_2_0_span12_vert_20
T_2_1_sp4_v_t_43
T_3_1_sp4_h_l_6
T_5_1_lc_trk_g2_3
T_5_1_wire_logic_cluster/lc_4/in_3

T_2_11_wire_logic_cluster/lc_0/out
T_2_0_span12_vert_20
T_2_1_sp4_v_t_43
T_3_1_sp4_h_l_6
T_5_1_lc_trk_g2_3
T_5_1_wire_logic_cluster/lc_6/in_3

T_2_11_wire_logic_cluster/lc_0/out
T_2_0_span12_vert_20
T_2_1_sp4_v_t_43
T_2_3_lc_trk_g3_6
T_2_3_wire_logic_cluster/lc_1/in_0

T_2_11_wire_logic_cluster/lc_0/out
T_2_0_span12_vert_20
T_2_1_sp4_v_t_43
T_2_3_lc_trk_g3_6
T_2_3_wire_logic_cluster/lc_3/in_0

T_2_11_wire_logic_cluster/lc_0/out
T_2_0_span12_vert_20
T_2_1_sp4_v_t_43
T_2_3_lc_trk_g3_6
T_2_3_wire_logic_cluster/lc_5/in_0

T_2_11_wire_logic_cluster/lc_0/out
T_2_0_span12_vert_20
T_2_1_sp4_v_t_43
T_2_3_lc_trk_g3_6
T_2_3_wire_logic_cluster/lc_7/in_0

T_2_11_wire_logic_cluster/lc_0/out
T_2_0_span12_vert_20
T_2_1_sp4_v_t_43
T_2_3_lc_trk_g3_6
T_2_3_wire_logic_cluster/lc_0/in_3

T_2_11_wire_logic_cluster/lc_0/out
T_2_0_span12_vert_20
T_2_1_sp4_v_t_43
T_2_3_lc_trk_g3_6
T_2_3_wire_logic_cluster/lc_2/in_3

T_2_11_wire_logic_cluster/lc_0/out
T_2_0_span12_vert_20
T_2_1_sp4_v_t_43
T_2_3_lc_trk_g3_6
T_2_3_wire_logic_cluster/lc_4/in_3

T_2_11_wire_logic_cluster/lc_0/out
T_2_0_span12_vert_20
T_2_1_sp4_v_t_43
T_2_3_lc_trk_g3_6
T_2_3_wire_logic_cluster/lc_6/in_3

T_2_11_wire_logic_cluster/lc_0/out
T_2_11_lc_trk_g0_0
T_2_11_wire_logic_cluster/lc_5/in_1

End 

Net : sb_translator_1.state_RNII30CZ0Z_0
T_4_8_wire_logic_cluster/lc_7/out
T_3_8_sp4_h_l_6
T_6_4_sp4_v_t_43
T_7_4_sp4_h_l_11
T_10_0_span4_vert_46
T_9_3_lc_trk_g3_6
T_9_3_input_2_5
T_9_3_wire_logic_cluster/lc_5/in_2

T_4_8_wire_logic_cluster/lc_7/out
T_3_8_sp4_h_l_6
T_6_4_sp4_v_t_43
T_7_4_sp4_h_l_11
T_9_4_lc_trk_g2_6
T_9_4_wire_logic_cluster/lc_0/in_0

T_4_8_wire_logic_cluster/lc_7/out
T_3_8_sp4_h_l_6
T_6_4_sp4_v_t_43
T_7_4_sp4_h_l_11
T_9_4_lc_trk_g2_6
T_9_4_wire_logic_cluster/lc_3/in_3

End 

Net : mosi_data_out_20
T_2_4_wire_logic_cluster/lc_5/out
T_2_3_sp4_v_t_42
T_2_7_sp4_v_t_47
T_3_7_sp4_h_l_3
T_6_7_sp4_v_t_45
T_6_9_lc_trk_g2_0
T_6_9_wire_logic_cluster/lc_6/in_0

T_2_4_wire_logic_cluster/lc_5/out
T_2_3_sp4_v_t_42
T_2_7_sp4_v_t_47
T_3_7_sp4_h_l_3
T_6_7_sp4_v_t_45
T_6_9_lc_trk_g2_0
T_6_9_wire_logic_cluster/lc_5/in_3

T_2_4_wire_logic_cluster/lc_5/out
T_2_3_sp4_v_t_42
T_2_7_sp4_v_t_47
T_3_7_sp4_h_l_3
T_6_7_sp4_v_t_45
T_6_9_lc_trk_g2_0
T_6_9_wire_logic_cluster/lc_4/in_0

T_2_4_wire_logic_cluster/lc_5/out
T_2_3_sp4_v_t_42
T_2_7_sp4_v_t_47
T_3_7_sp4_h_l_3
T_6_7_sp4_v_t_45
T_6_9_lc_trk_g2_0
T_6_9_wire_logic_cluster/lc_7/in_3

T_2_4_wire_logic_cluster/lc_5/out
T_2_3_sp4_v_t_42
T_2_7_sp4_v_t_47
T_1_9_lc_trk_g2_2
T_1_9_wire_logic_cluster/lc_7/in_1

T_2_4_wire_logic_cluster/lc_5/out
T_3_4_sp4_h_l_10
T_6_4_sp4_v_t_38
T_6_7_lc_trk_g1_6
T_6_7_wire_logic_cluster/lc_2/in_1

T_2_4_wire_logic_cluster/lc_5/out
T_3_4_sp4_h_l_10
T_6_4_sp4_v_t_38
T_6_7_lc_trk_g0_6
T_6_7_wire_logic_cluster/lc_3/in_3

T_2_4_wire_logic_cluster/lc_5/out
T_2_3_sp4_v_t_42
T_2_7_sp4_v_t_47
T_1_9_lc_trk_g2_2
T_1_9_wire_logic_cluster/lc_5/in_1

End 

Net : sb_translator_1.ram_we_6_0_0_a2_1Z0Z_0
T_6_9_wire_logic_cluster/lc_6/out
T_6_9_sp4_h_l_1
T_5_5_sp4_v_t_36
T_5_7_lc_trk_g2_1
T_5_7_wire_logic_cluster/lc_7/in_0

T_6_9_wire_logic_cluster/lc_6/out
T_6_6_sp4_v_t_36
T_5_7_lc_trk_g2_4
T_5_7_input_2_0
T_5_7_wire_logic_cluster/lc_0/in_2

T_6_9_wire_logic_cluster/lc_6/out
T_5_10_lc_trk_g1_6
T_5_10_wire_logic_cluster/lc_0/in_1

T_6_9_wire_logic_cluster/lc_6/out
T_5_10_lc_trk_g1_6
T_5_10_wire_logic_cluster/lc_2/in_3

End 

Net : sb_translator_1.ram_sel_6_0_0_a2_3Z0Z_13
T_6_9_wire_logic_cluster/lc_5/out
T_5_9_sp4_h_l_2
T_4_5_sp4_v_t_42
T_4_7_lc_trk_g2_7
T_4_7_wire_logic_cluster/lc_1/in_0

T_6_9_wire_logic_cluster/lc_5/out
T_6_5_sp4_v_t_47
T_5_7_lc_trk_g2_2
T_5_7_wire_logic_cluster/lc_4/in_0

T_6_9_wire_logic_cluster/lc_5/out
T_5_10_lc_trk_g1_5
T_5_10_wire_logic_cluster/lc_6/in_0

T_6_9_wire_logic_cluster/lc_5/out
T_5_8_lc_trk_g3_5
T_5_8_wire_logic_cluster/lc_2/in_0

End 

Net : mosi_data_out_19
T_2_4_wire_logic_cluster/lc_3/out
T_2_1_sp4_v_t_46
T_2_5_sp4_v_t_39
T_3_5_sp4_h_l_7
T_6_5_sp4_v_t_37
T_6_9_lc_trk_g1_0
T_6_9_wire_logic_cluster/lc_6/in_1

T_2_4_wire_logic_cluster/lc_3/out
T_2_1_sp4_v_t_46
T_2_5_sp4_v_t_39
T_3_5_sp4_h_l_7
T_6_5_sp4_v_t_37
T_6_9_lc_trk_g0_0
T_6_9_wire_logic_cluster/lc_5/in_1

T_2_4_wire_logic_cluster/lc_3/out
T_2_1_sp4_v_t_46
T_2_5_sp4_v_t_39
T_3_5_sp4_h_l_7
T_6_5_sp4_v_t_37
T_6_9_lc_trk_g1_0
T_6_9_wire_logic_cluster/lc_4/in_1

T_2_4_wire_logic_cluster/lc_3/out
T_2_1_sp4_v_t_46
T_2_5_sp4_v_t_39
T_3_5_sp4_h_l_7
T_6_5_sp4_v_t_37
T_6_9_lc_trk_g0_0
T_6_9_wire_logic_cluster/lc_7/in_1

T_2_4_wire_logic_cluster/lc_3/out
T_2_0_span12_vert_13
T_3_7_sp12_h_l_1
T_6_7_lc_trk_g1_1
T_6_7_wire_logic_cluster/lc_2/in_0

T_2_4_wire_logic_cluster/lc_3/out
T_2_1_sp4_v_t_46
T_2_5_sp4_v_t_39
T_1_9_lc_trk_g1_2
T_1_9_wire_logic_cluster/lc_7/in_0

T_2_4_wire_logic_cluster/lc_3/out
T_2_0_span12_vert_13
T_3_7_sp12_h_l_1
T_6_7_lc_trk_g1_1
T_6_7_wire_logic_cluster/lc_3/in_1

T_2_4_wire_logic_cluster/lc_3/out
T_2_1_sp4_v_t_46
T_2_5_sp4_v_t_39
T_1_9_lc_trk_g1_2
T_1_9_wire_logic_cluster/lc_4/in_1

End 

Net : sb_translator_1.ram_sel_6_0_0_a2_2Z0Z_5
T_6_9_wire_logic_cluster/lc_4/out
T_5_9_sp4_h_l_0
T_4_5_sp4_v_t_40
T_4_7_lc_trk_g3_5
T_4_7_wire_logic_cluster/lc_3/in_1

T_6_9_wire_logic_cluster/lc_4/out
T_6_5_sp4_v_t_45
T_5_7_lc_trk_g2_0
T_5_7_wire_logic_cluster/lc_5/in_1

T_6_9_wire_logic_cluster/lc_4/out
T_5_10_lc_trk_g1_4
T_5_10_wire_logic_cluster/lc_4/in_1

T_6_9_wire_logic_cluster/lc_4/out
T_5_10_lc_trk_g1_4
T_5_10_input_2_5
T_5_10_wire_logic_cluster/lc_5/in_2

End 

Net : sb_translator_1.ram_we_6_0_0_a2_1Z0Z_3
T_6_9_wire_logic_cluster/lc_7/out
T_5_9_sp4_h_l_6
T_4_5_sp4_v_t_46
T_4_7_lc_trk_g3_3
T_4_7_input_2_0
T_4_7_wire_logic_cluster/lc_0/in_2

T_6_9_wire_logic_cluster/lc_7/out
T_6_6_sp4_v_t_38
T_5_7_lc_trk_g2_6
T_5_7_wire_logic_cluster/lc_1/in_1

T_6_9_wire_logic_cluster/lc_7/out
T_5_10_lc_trk_g0_7
T_5_10_input_2_1
T_5_10_wire_logic_cluster/lc_1/in_2

T_6_9_wire_logic_cluster/lc_7/out
T_5_10_lc_trk_g0_7
T_5_10_input_2_3
T_5_10_wire_logic_cluster/lc_3/in_2

End 

Net : sb_translator_1.ram_we_6_0_0_a2_0_6
T_6_8_wire_logic_cluster/lc_7/out
T_5_8_sp4_h_l_6
T_1_8_sp4_h_l_2
T_4_4_sp4_v_t_39
T_4_7_lc_trk_g1_7
T_4_7_input_2_4
T_4_7_wire_logic_cluster/lc_4/in_2

T_6_8_wire_logic_cluster/lc_7/out
T_5_7_lc_trk_g3_7
T_5_7_input_2_6
T_5_7_wire_logic_cluster/lc_6/in_2

End 

Net : bfn_7_6_0_
T_7_6_wire_logic_cluster/carry_in_mux/cout
T_7_6_wire_logic_cluster/lc_0/in_3

End 

Net : mosi_data_out_18
T_2_4_wire_logic_cluster/lc_2/out
T_3_4_sp4_h_l_4
T_6_4_sp4_v_t_44
T_6_8_sp4_v_t_44
T_6_9_lc_trk_g3_4
T_6_9_wire_logic_cluster/lc_6/in_3

T_2_4_wire_logic_cluster/lc_2/out
T_3_4_sp4_h_l_4
T_6_4_sp4_v_t_44
T_6_8_sp4_v_t_44
T_6_9_lc_trk_g3_4
T_6_9_wire_logic_cluster/lc_5/in_0

T_2_4_wire_logic_cluster/lc_2/out
T_3_4_sp4_h_l_4
T_6_4_sp4_v_t_44
T_6_8_sp4_v_t_44
T_6_9_lc_trk_g3_4
T_6_9_wire_logic_cluster/lc_4/in_3

T_2_4_wire_logic_cluster/lc_2/out
T_3_4_sp4_h_l_4
T_6_4_sp4_v_t_44
T_6_8_sp4_v_t_44
T_6_9_lc_trk_g3_4
T_6_9_wire_logic_cluster/lc_7/in_0

T_2_4_wire_logic_cluster/lc_2/out
T_2_1_sp4_v_t_44
T_2_5_sp4_v_t_40
T_1_9_lc_trk_g1_5
T_1_9_wire_logic_cluster/lc_7/in_3

T_2_4_wire_logic_cluster/lc_2/out
T_3_4_sp4_h_l_4
T_6_4_sp4_v_t_44
T_6_7_lc_trk_g1_4
T_6_7_wire_logic_cluster/lc_2/in_3

T_2_4_wire_logic_cluster/lc_2/out
T_3_4_sp4_h_l_4
T_6_4_sp4_v_t_44
T_6_7_lc_trk_g1_4
T_6_7_wire_logic_cluster/lc_3/in_0

T_2_4_wire_logic_cluster/lc_2/out
T_2_1_sp4_v_t_44
T_2_5_sp4_v_t_40
T_1_8_lc_trk_g3_0
T_1_8_wire_logic_cluster/lc_5/in_0

End 

Net : sb_translator_1.state_RNIKJOCZ0Z_5
T_1_7_wire_logic_cluster/lc_4/out
T_1_6_sp4_v_t_40
T_0_6_sp4_h_l_35
T_2_6_sp4_h_l_7
T_6_6_sp4_h_l_7
T_6_6_lc_trk_g0_2
T_6_6_wire_logic_cluster/lc_2/cen

T_1_7_wire_logic_cluster/lc_4/out
T_1_6_sp4_v_t_40
T_0_6_sp4_h_l_35
T_2_6_sp4_h_l_7
T_6_6_sp4_h_l_7
T_6_6_lc_trk_g0_2
T_6_6_wire_logic_cluster/lc_2/cen

T_1_7_wire_logic_cluster/lc_4/out
T_1_6_sp4_v_t_40
T_0_6_sp4_h_l_35
T_2_6_sp4_h_l_7
T_6_6_sp4_h_l_7
T_6_6_lc_trk_g0_2
T_6_6_wire_logic_cluster/lc_2/cen

T_1_7_wire_logic_cluster/lc_4/out
T_1_6_sp4_v_t_40
T_0_6_sp4_h_l_35
T_2_6_sp4_h_l_7
T_6_6_sp4_h_l_7
T_6_6_lc_trk_g0_2
T_6_6_wire_logic_cluster/lc_2/cen

T_1_7_wire_logic_cluster/lc_4/out
T_1_6_sp4_v_t_40
T_0_6_sp4_h_l_35
T_2_6_sp4_h_l_7
T_6_6_sp4_h_l_7
T_6_6_lc_trk_g0_2
T_6_6_wire_logic_cluster/lc_2/cen

T_1_7_wire_logic_cluster/lc_4/out
T_1_6_sp4_v_t_40
T_0_6_sp4_h_l_35
T_2_6_sp4_h_l_7
T_4_6_lc_trk_g2_2
T_4_6_wire_logic_cluster/lc_1/cen

T_1_7_wire_logic_cluster/lc_4/out
T_1_6_sp4_v_t_40
T_0_6_sp4_h_l_35
T_2_6_sp4_h_l_7
T_4_6_lc_trk_g2_2
T_4_6_wire_logic_cluster/lc_1/cen

T_1_7_wire_logic_cluster/lc_4/out
T_1_6_sp4_v_t_40
T_0_6_sp4_h_l_35
T_2_6_sp4_h_l_7
T_4_6_lc_trk_g2_2
T_4_6_wire_logic_cluster/lc_1/cen

End 

Net : sb_translator_1.cnt_leds_RNI1VFQ_2Z0Z_9
T_8_9_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_43
T_6_8_sp4_h_l_0
T_5_8_sp4_v_t_37
T_5_10_lc_trk_g2_0
T_5_10_wire_logic_cluster/lc_0/in_0

T_8_9_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_43
T_6_8_sp4_h_l_0
T_5_8_sp4_v_t_37
T_5_10_lc_trk_g2_0
T_5_10_wire_logic_cluster/lc_5/in_1

T_8_9_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_43
T_6_8_sp4_h_l_0
T_5_8_sp4_v_t_37
T_5_10_lc_trk_g2_0
T_5_10_wire_logic_cluster/lc_1/in_1

T_8_9_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_43
T_6_8_sp4_h_l_0
T_2_8_sp4_h_l_8
T_4_8_lc_trk_g2_5
T_4_8_wire_logic_cluster/lc_2/in_1

End 

Net : sb_translator_1.state_RNIHS98_0Z0Z_0
T_4_8_wire_logic_cluster/lc_1/out
T_3_8_sp4_h_l_10
T_6_8_sp4_v_t_38
T_5_10_lc_trk_g0_3
T_5_10_wire_logic_cluster/lc_1/in_0

T_4_8_wire_logic_cluster/lc_1/out
T_3_8_sp4_h_l_10
T_6_8_sp4_v_t_38
T_5_10_lc_trk_g0_3
T_5_10_wire_logic_cluster/lc_5/in_0

T_4_8_wire_logic_cluster/lc_1/out
T_3_8_sp4_h_l_10
T_6_8_sp4_v_t_38
T_5_10_lc_trk_g0_3
T_5_10_wire_logic_cluster/lc_7/in_0

T_4_8_wire_logic_cluster/lc_1/out
T_3_8_sp4_h_l_10
T_6_8_sp4_v_t_38
T_5_10_lc_trk_g0_3
T_5_10_wire_logic_cluster/lc_0/in_3

T_4_8_wire_logic_cluster/lc_1/out
T_3_8_sp4_h_l_10
T_6_8_sp4_v_t_38
T_5_10_lc_trk_g0_3
T_5_10_wire_logic_cluster/lc_6/in_3

T_4_8_wire_logic_cluster/lc_1/out
T_5_8_lc_trk_g0_1
T_5_8_wire_logic_cluster/lc_4/in_1

End 

Net : sb_translator_1.cnt_RNILAHE_2Z0Z_10
T_6_6_wire_logic_cluster/lc_0/out
T_6_3_sp4_v_t_40
T_3_7_sp4_h_l_10
T_4_7_lc_trk_g3_2
T_4_7_wire_logic_cluster/lc_5/in_0

T_6_6_wire_logic_cluster/lc_0/out
T_5_7_lc_trk_g1_0
T_5_7_wire_logic_cluster/lc_0/in_1

T_6_6_wire_logic_cluster/lc_0/out
T_5_7_lc_trk_g1_0
T_5_7_input_2_7
T_5_7_wire_logic_cluster/lc_7/in_2

T_6_6_wire_logic_cluster/lc_0/out
T_5_7_lc_trk_g1_0
T_5_7_input_2_3
T_5_7_wire_logic_cluster/lc_3/in_2

End 

Net : sb_translator_1.cnt_RNIJ7EF_1Z0Z_9
T_2_7_wire_logic_cluster/lc_3/out
T_0_7_sp12_h_l_9
T_4_7_lc_trk_g1_2
T_4_7_wire_logic_cluster/lc_3/in_0

T_2_7_wire_logic_cluster/lc_3/out
T_0_7_sp12_h_l_9
T_4_7_lc_trk_g1_2
T_4_7_wire_logic_cluster/lc_4/in_1

T_2_7_wire_logic_cluster/lc_3/out
T_0_7_sp12_h_l_9
T_4_7_lc_trk_g1_2
T_4_7_wire_logic_cluster/lc_0/in_1

T_2_7_wire_logic_cluster/lc_3/out
T_2_7_sp4_h_l_11
T_6_7_sp4_h_l_7
T_5_7_lc_trk_g1_7
T_5_7_wire_logic_cluster/lc_7/in_1

End 

Net : sb_translator_1.N_1088
T_2_7_wire_logic_cluster/lc_5/out
T_2_7_sp12_h_l_1
T_5_7_lc_trk_g1_1
T_5_7_wire_logic_cluster/lc_2/in_0

T_2_7_wire_logic_cluster/lc_5/out
T_2_7_sp12_h_l_1
T_5_7_lc_trk_g1_1
T_5_7_wire_logic_cluster/lc_3/in_1

T_2_7_wire_logic_cluster/lc_5/out
T_2_7_sp12_h_l_1
T_5_7_lc_trk_g1_1
T_5_7_input_2_4
T_5_7_wire_logic_cluster/lc_4/in_2

End 

Net : sb_translator_1.cnt_RNIJ7EF_2Z0Z_9
T_2_7_wire_logic_cluster/lc_4/out
T_1_7_sp4_h_l_0
T_5_7_sp4_h_l_0
T_5_7_lc_trk_g1_5
T_5_7_wire_logic_cluster/lc_0/in_0

T_2_7_wire_logic_cluster/lc_4/out
T_1_7_sp4_h_l_0
T_5_7_sp4_h_l_0
T_5_7_lc_trk_g1_5
T_5_7_wire_logic_cluster/lc_6/in_0

T_2_7_wire_logic_cluster/lc_4/out
T_1_7_sp4_h_l_0
T_5_7_sp4_h_l_0
T_5_7_lc_trk_g1_5
T_5_7_wire_logic_cluster/lc_5/in_3

T_2_7_wire_logic_cluster/lc_4/out
T_1_7_sp4_h_l_0
T_5_7_sp4_h_l_0
T_5_7_lc_trk_g1_5
T_5_7_wire_logic_cluster/lc_1/in_3

End 

Net : sb_translator_1.addr_out_RNO_0Z0Z_8
T_8_9_wire_logic_cluster/lc_4/out
T_9_8_sp4_v_t_41
T_6_12_sp4_h_l_9
T_6_12_lc_trk_g0_4
T_6_12_wire_logic_cluster/lc_0/in_0

End 

Net : sb_translator_1.ram_we_6_0_0_a2_1Z0Z_7
T_6_7_wire_logic_cluster/lc_2/out
T_7_4_sp4_v_t_45
T_4_8_sp4_h_l_1
T_4_8_lc_trk_g1_4
T_4_8_wire_logic_cluster/lc_2/in_3

T_6_7_wire_logic_cluster/lc_2/out
T_1_7_sp12_h_l_0
T_4_7_lc_trk_g1_0
T_4_7_wire_logic_cluster/lc_4/in_3

T_6_7_wire_logic_cluster/lc_2/out
T_5_7_lc_trk_g3_2
T_5_7_wire_logic_cluster/lc_6/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_5_8_lc_trk_g0_2
T_5_8_wire_logic_cluster/lc_7/in_1

End 

Net : send_leds_n
T_6_8_wire_logic_cluster/lc_3/out
T_6_8_sp4_h_l_11
T_10_8_sp4_h_l_2
T_13_8_sp4_h_r_2
T_13_8_lc_trk_g0_2
T_13_8_wire_logic_cluster/lc_7/in_1

T_6_8_wire_logic_cluster/lc_3/out
T_6_8_lc_trk_g1_3
T_6_8_wire_logic_cluster/lc_4/in_0

T_6_8_wire_logic_cluster/lc_3/out
T_0_8_sp12_h_l_1
T_11_0_span12_vert_14
T_11_3_lc_trk_g2_2
T_11_3_wire_logic_cluster/lc_3/in_1

T_6_8_wire_logic_cluster/lc_3/out
T_6_8_lc_trk_g1_3
T_6_8_wire_logic_cluster/lc_3/in_3

End 

Net : sb_translator_1.ram_sel_6_0_0_a2_1Z0Z_9
T_1_9_wire_logic_cluster/lc_7/out
T_2_7_sp4_v_t_42
T_0_7_sp4_h_l_12
T_3_7_sp4_h_l_4
T_4_7_lc_trk_g2_4
T_4_7_wire_logic_cluster/lc_5/in_1

T_1_9_wire_logic_cluster/lc_7/out
T_2_7_sp4_v_t_42
T_0_7_sp4_h_l_12
T_3_7_sp4_h_l_4
T_5_7_lc_trk_g3_1
T_5_7_wire_logic_cluster/lc_3/in_3

T_1_9_wire_logic_cluster/lc_7/out
T_2_8_sp4_v_t_47
T_3_8_sp4_h_l_3
T_5_8_lc_trk_g3_6
T_5_8_input_2_5
T_5_8_wire_logic_cluster/lc_5/in_2

T_1_9_wire_logic_cluster/lc_7/out
T_2_6_sp4_v_t_39
T_3_10_sp4_h_l_8
T_5_10_lc_trk_g2_5
T_5_10_input_2_7
T_5_10_wire_logic_cluster/lc_7/in_2

End 

Net : sb_translator_1.ram_we_6_0_0_a2_2Z0Z_11
T_6_7_wire_logic_cluster/lc_3/out
T_4_7_sp4_h_l_3
T_4_7_lc_trk_g0_6
T_4_7_wire_logic_cluster/lc_7/in_1

T_6_7_wire_logic_cluster/lc_3/out
T_6_4_sp4_v_t_46
T_5_8_lc_trk_g2_3
T_5_8_wire_logic_cluster/lc_0/in_1

T_6_7_wire_logic_cluster/lc_3/out
T_6_4_sp4_v_t_46
T_5_8_lc_trk_g2_3
T_5_8_wire_logic_cluster/lc_4/in_3

T_6_7_wire_logic_cluster/lc_3/out
T_5_7_lc_trk_g3_3
T_5_7_input_2_2
T_5_7_wire_logic_cluster/lc_2/in_2

End 

Net : mosi_data_out_17
T_2_4_wire_logic_cluster/lc_0/out
T_1_4_sp4_h_l_8
T_4_4_sp4_v_t_36
T_4_8_lc_trk_g1_1
T_4_8_wire_logic_cluster/lc_1/in_3

T_2_4_wire_logic_cluster/lc_0/out
T_1_4_sp4_h_l_8
T_4_4_sp4_v_t_36
T_4_8_lc_trk_g1_1
T_4_8_wire_logic_cluster/lc_0/in_0

T_2_4_wire_logic_cluster/lc_0/out
T_1_4_sp4_h_l_8
T_4_4_sp4_v_t_36
T_4_8_lc_trk_g1_1
T_4_8_wire_logic_cluster/lc_6/in_0

T_2_4_wire_logic_cluster/lc_0/out
T_1_4_sp4_h_l_8
T_4_4_sp4_v_t_36
T_4_8_lc_trk_g1_1
T_4_8_wire_logic_cluster/lc_5/in_3

T_2_4_wire_logic_cluster/lc_0/out
T_2_1_sp4_v_t_40
T_2_5_sp4_v_t_45
T_2_9_sp4_v_t_41
T_1_11_lc_trk_g0_4
T_1_11_wire_logic_cluster/lc_6/in_0

End 

Net : sb_translator_1.cnt_leds_RNI1VFQ_1Z0Z_9
T_5_8_wire_logic_cluster/lc_6/out
T_5_6_sp4_v_t_41
T_5_10_lc_trk_g0_4
T_5_10_wire_logic_cluster/lc_4/in_0

T_5_8_wire_logic_cluster/lc_6/out
T_5_6_sp4_v_t_41
T_5_10_lc_trk_g0_4
T_5_10_wire_logic_cluster/lc_2/in_0

T_5_8_wire_logic_cluster/lc_6/out
T_5_6_sp4_v_t_41
T_5_10_lc_trk_g0_4
T_5_10_wire_logic_cluster/lc_3/in_1

End 

Net : sb_translator_1.cnt_leds_cry_14
T_7_5_wire_logic_cluster/lc_6/cout
T_7_5_wire_logic_cluster/lc_7/in_3

Net : sb_translator_1.state_RNIHS98Z0Z_0
T_4_8_wire_logic_cluster/lc_0/out
T_5_6_sp4_v_t_44
T_5_10_lc_trk_g0_1
T_5_10_wire_logic_cluster/lc_3/in_0

T_4_8_wire_logic_cluster/lc_0/out
T_5_6_sp4_v_t_44
T_5_10_lc_trk_g0_1
T_5_10_wire_logic_cluster/lc_2/in_1

T_4_8_wire_logic_cluster/lc_0/out
T_5_6_sp4_v_t_44
T_5_10_lc_trk_g1_1
T_5_10_input_2_4
T_5_10_wire_logic_cluster/lc_4/in_2

T_4_8_wire_logic_cluster/lc_0/out
T_5_8_lc_trk_g1_0
T_5_8_wire_logic_cluster/lc_7/in_0

T_4_8_wire_logic_cluster/lc_0/out
T_5_8_lc_trk_g1_0
T_5_8_wire_logic_cluster/lc_5/in_0

T_4_8_wire_logic_cluster/lc_0/out
T_5_8_lc_trk_g1_0
T_5_8_wire_logic_cluster/lc_0/in_3

T_4_8_wire_logic_cluster/lc_0/out
T_5_8_lc_trk_g1_0
T_5_8_wire_logic_cluster/lc_2/in_3

End 

Net : mosi_data_out_16
T_5_5_wire_logic_cluster/lc_0/out
T_5_5_sp4_h_l_5
T_8_5_sp4_v_t_40
T_8_9_lc_trk_g0_5
T_8_9_wire_logic_cluster/lc_4/in_1

End 

Net : sb_translator_1.N_1092
T_2_7_wire_logic_cluster/lc_6/out
T_2_7_sp4_h_l_1
T_4_7_lc_trk_g3_4
T_4_7_wire_logic_cluster/lc_7/in_0

T_2_7_wire_logic_cluster/lc_6/out
T_2_7_sp4_h_l_1
T_4_7_lc_trk_g3_4
T_4_7_input_2_1
T_4_7_wire_logic_cluster/lc_1/in_2

T_2_7_wire_logic_cluster/lc_6/out
T_2_7_sp4_h_l_1
T_4_7_lc_trk_g3_4
T_4_7_input_2_5
T_4_7_wire_logic_cluster/lc_5/in_2

End 

Net : sb_translator_1.addr_out_RNO_0Z0Z_4
T_9_5_wire_logic_cluster/lc_4/out
T_8_5_sp4_h_l_0
T_4_5_sp4_h_l_3
T_6_5_lc_trk_g2_6
T_6_5_wire_logic_cluster/lc_4/in_0

End 

Net : mosi_data_out_14
T_5_2_wire_logic_cluster/lc_6/out
T_6_1_sp4_v_t_45
T_7_5_sp4_h_l_8
T_9_5_lc_trk_g3_5
T_9_5_wire_logic_cluster/lc_6/in_0

T_5_2_wire_logic_cluster/lc_6/out
T_5_3_lc_trk_g0_6
T_5_3_wire_logic_cluster/lc_3/in_3

End 

Net : mosi_data_out_12
T_5_2_wire_logic_cluster/lc_4/out
T_6_1_sp4_v_t_41
T_7_5_sp4_h_l_10
T_9_5_lc_trk_g3_7
T_9_5_wire_logic_cluster/lc_4/in_0

T_5_2_wire_logic_cluster/lc_4/out
T_5_3_lc_trk_g0_4
T_5_3_wire_logic_cluster/lc_1/in_3

End 

Net : sb_translator_1.addr_out_RNO_0Z0Z_6
T_9_5_wire_logic_cluster/lc_6/out
T_9_5_sp4_h_l_1
T_5_5_sp4_h_l_1
T_6_5_lc_trk_g3_1
T_6_5_wire_logic_cluster/lc_6/in_0

End 

Net : spi_slave_1.bitcnt_rxZ0Z_4
T_1_10_wire_logic_cluster/lc_4/out
T_1_9_lc_trk_g0_4
T_1_9_wire_logic_cluster/lc_0/in_0

T_1_10_wire_logic_cluster/lc_4/out
T_1_9_lc_trk_g0_4
T_1_9_wire_logic_cluster/lc_2/in_0

T_1_10_wire_logic_cluster/lc_4/out
T_1_10_lc_trk_g1_4
T_1_10_wire_logic_cluster/lc_4/in_1

End 

Net : spi_slave_1.bitcnt_rxZ0Z_0
T_1_10_wire_logic_cluster/lc_0/out
T_1_9_lc_trk_g1_0
T_1_9_wire_logic_cluster/lc_0/in_3

T_1_10_wire_logic_cluster/lc_0/out
T_1_10_lc_trk_g3_0
T_1_10_wire_logic_cluster/lc_0/in_1

T_1_10_wire_logic_cluster/lc_0/out
T_1_9_lc_trk_g1_0
T_1_9_wire_logic_cluster/lc_2/in_3

End 

Net : sb_translator_1.addr_out_RNO_0Z0Z_5
T_6_2_wire_logic_cluster/lc_1/out
T_6_0_span12_vert_21
T_6_5_lc_trk_g3_5
T_6_5_wire_logic_cluster/lc_5/in_1

End 

Net : sb_translator_1.cnt_leds_cry_13
T_7_5_wire_logic_cluster/lc_5/cout
T_7_5_wire_logic_cluster/lc_6/in_3

Net : sb_translator_1.N_1089
T_5_8_wire_logic_cluster/lc_3/out
T_5_7_sp4_v_t_38
T_5_10_lc_trk_g0_6
T_5_10_input_2_6
T_5_10_wire_logic_cluster/lc_6/in_2

T_5_8_wire_logic_cluster/lc_3/out
T_5_7_sp4_v_t_38
T_5_10_lc_trk_g0_6
T_5_10_wire_logic_cluster/lc_7/in_3

End 

Net : sb_translator_1.addr_out_RNO_0Z0Z_3
T_6_2_wire_logic_cluster/lc_0/out
T_6_0_span12_vert_19
T_6_5_lc_trk_g3_3
T_6_5_wire_logic_cluster/lc_3/in_1

End 

Net : sb_translator_1.cnt_leds_cry_12
T_7_5_wire_logic_cluster/lc_4/cout
T_7_5_wire_logic_cluster/lc_5/in_3

Net : sb_translator_1.cnt_leds_RNI39BU_0Z0Z_10
T_6_4_wire_logic_cluster/lc_7/out
T_6_4_sp4_h_l_3
T_5_4_sp4_v_t_38
T_5_8_sp4_v_t_43
T_5_10_lc_trk_g3_6
T_5_10_wire_logic_cluster/lc_6/in_1

T_6_4_wire_logic_cluster/lc_7/out
T_6_4_sp4_h_l_3
T_5_4_sp4_v_t_38
T_5_8_sp4_v_t_43
T_5_10_lc_trk_g2_6
T_5_10_wire_logic_cluster/lc_5/in_3

T_6_4_wire_logic_cluster/lc_7/out
T_6_4_sp4_h_l_3
T_5_4_sp4_v_t_38
T_5_8_sp4_v_t_43
T_5_10_lc_trk_g3_6
T_5_10_wire_logic_cluster/lc_4/in_3

T_6_4_wire_logic_cluster/lc_7/out
T_6_4_sp4_h_l_3
T_5_4_sp4_v_t_38
T_5_8_lc_trk_g0_3
T_5_8_wire_logic_cluster/lc_2/in_1

End 

Net : sb_translator_1.stateZ0Z_5
T_2_6_wire_logic_cluster/lc_0/out
T_1_5_lc_trk_g3_0
T_1_5_wire_logic_cluster/lc_1/in_0

T_2_6_wire_logic_cluster/lc_0/out
T_1_7_lc_trk_g0_0
T_1_7_wire_logic_cluster/lc_4/in_0

End 

Net : mosi_data_out_15
T_7_1_wire_logic_cluster/lc_5/out
T_6_1_sp4_h_l_2
T_9_1_sp4_v_t_42
T_9_5_lc_trk_g1_7
T_9_5_wire_logic_cluster/lc_7/in_1

T_7_1_wire_logic_cluster/lc_5/out
T_6_1_sp4_h_l_2
T_9_1_sp4_v_t_42
T_8_5_lc_trk_g1_7
T_8_5_wire_logic_cluster/lc_1/in_3

End 

Net : sb_translator_1.addr_out_RNO_0Z0Z_7
T_9_5_wire_logic_cluster/lc_7/out
T_7_5_sp4_h_l_11
T_6_5_lc_trk_g0_3
T_6_5_input_2_7
T_6_5_wire_logic_cluster/lc_7/in_2

End 

Net : sb_translator_1.cnt_leds_cry_11
T_7_5_wire_logic_cluster/lc_3/cout
T_7_5_wire_logic_cluster/lc_4/in_3

Net : sb_translator_1.N_1091
T_5_8_wire_logic_cluster/lc_1/out
T_5_8_lc_trk_g3_1
T_5_8_input_2_0
T_5_8_wire_logic_cluster/lc_0/in_2

T_5_8_wire_logic_cluster/lc_1/out
T_5_8_lc_trk_g3_1
T_5_8_wire_logic_cluster/lc_5/in_3

End 

Net : sb_translator_1.ram_sel_6_0_0_a2_0_0_7
T_6_4_wire_logic_cluster/lc_6/out
T_6_4_sp4_h_l_1
T_5_4_sp4_v_t_42
T_4_8_lc_trk_g1_7
T_4_8_wire_logic_cluster/lc_2/in_0

T_6_4_wire_logic_cluster/lc_6/out
T_6_4_sp4_h_l_1
T_5_4_sp4_v_t_36
T_5_8_lc_trk_g1_1
T_5_8_wire_logic_cluster/lc_7/in_3

End 

Net : sb_translator_1.cnt_leds_cry_10
T_7_5_wire_logic_cluster/lc_2/cout
T_7_5_wire_logic_cluster/lc_3/in_3

Net : spi_slave_1.bitcnt_tx10_cascade_
T_2_11_wire_logic_cluster/lc_1/ltout
T_2_11_wire_logic_cluster/lc_2/in_2

End 

Net : sb_translator_1.addr_out_RNO_0Z0Z_0
T_5_4_wire_logic_cluster/lc_4/out
T_6_5_lc_trk_g2_4
T_6_5_wire_logic_cluster/lc_0/in_0

End 

Net : spi_slave_1.clk_pos_i
T_2_10_wire_logic_cluster/lc_0/out
T_2_10_sp4_h_l_5
T_1_10_lc_trk_g0_5
T_1_10_wire_logic_cluster/lc_1/in_0

T_2_10_wire_logic_cluster/lc_0/out
T_2_10_sp4_h_l_5
T_1_10_lc_trk_g0_5
T_1_10_wire_logic_cluster/lc_3/in_0

T_2_10_wire_logic_cluster/lc_0/out
T_1_10_lc_trk_g2_0
T_1_10_wire_logic_cluster/lc_0/in_0

T_2_10_wire_logic_cluster/lc_0/out
T_1_10_lc_trk_g2_0
T_1_10_wire_logic_cluster/lc_2/in_0

T_2_10_wire_logic_cluster/lc_0/out
T_1_10_lc_trk_g2_0
T_1_10_wire_logic_cluster/lc_4/in_0

End 

Net : mosi_data_out_8
T_5_2_wire_logic_cluster/lc_1/out
T_5_0_span4_vert_47
T_6_4_sp4_h_l_4
T_5_4_lc_trk_g0_4
T_5_4_wire_logic_cluster/lc_4/in_0

T_5_2_wire_logic_cluster/lc_1/out
T_5_0_span4_vert_47
T_6_4_sp4_h_l_4
T_5_4_lc_trk_g0_4
T_5_4_wire_logic_cluster/lc_2/in_0

End 

Net : sb_translator_1.stateZ0Z_1
T_9_4_wire_logic_cluster/lc_3/out
T_10_0_span4_vert_42
T_10_0_lc_trk_g1_2
T_10_0_wire_gbuf/in

End 

Net : sb_translator_1.state_g_1
T_10_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_0_10_glb2local_0
T_0_10_lc_trk_g0_4
T_0_10_wire_logic_cluster/lc_4/in_0

T_10_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_9_11_wire_logic_cluster/lc_2/cen

T_10_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_9_11_wire_logic_cluster/lc_2/cen

T_10_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_9_11_wire_logic_cluster/lc_2/cen

T_10_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_9_11_wire_logic_cluster/lc_2/cen

T_10_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_9_11_wire_logic_cluster/lc_2/cen

T_10_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_9_11_wire_logic_cluster/lc_2/cen

T_10_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_6_9_wire_logic_cluster/lc_2/cen

T_10_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_6_9_wire_logic_cluster/lc_2/cen

T_10_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_2_8_wire_logic_cluster/lc_2/cen

T_10_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_2_8_wire_logic_cluster/lc_2/cen

T_10_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_2_8_wire_logic_cluster/lc_2/cen

T_10_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_2_8_wire_logic_cluster/lc_2/cen

T_10_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_2_8_wire_logic_cluster/lc_2/cen

T_10_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_2_8_wire_logic_cluster/lc_2/cen

T_10_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_2_8_wire_logic_cluster/lc_2/cen

T_10_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_2_8_wire_logic_cluster/lc_2/cen

T_10_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_5_13_wire_logic_cluster/lc_0/cen

T_10_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_5_13_wire_logic_cluster/lc_0/cen

T_10_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_5_13_wire_logic_cluster/lc_0/cen

T_10_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_5_13_wire_logic_cluster/lc_0/cen

T_10_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_5_13_wire_logic_cluster/lc_0/cen

T_10_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_5_13_wire_logic_cluster/lc_0/cen

T_10_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_5_13_wire_logic_cluster/lc_0/cen

T_10_0_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_5_13_wire_logic_cluster/lc_0/cen

End 

Net : sb_translator_1.cnt_leds_RNI39BU_2Z0Z_10
T_6_6_wire_logic_cluster/lc_2/out
T_6_5_sp4_v_t_36
T_6_9_sp4_v_t_41
T_5_10_lc_trk_g3_1
T_5_10_wire_logic_cluster/lc_7/in_1

T_6_6_wire_logic_cluster/lc_2/out
T_6_5_sp4_v_t_36
T_6_9_sp4_v_t_41
T_5_10_lc_trk_g3_1
T_5_10_input_2_2
T_5_10_wire_logic_cluster/lc_2/in_2

T_6_6_wire_logic_cluster/lc_2/out
T_6_5_sp4_v_t_36
T_6_9_sp4_v_t_41
T_5_10_lc_trk_g3_1
T_5_10_input_2_0
T_5_10_wire_logic_cluster/lc_0/in_2

T_6_6_wire_logic_cluster/lc_2/out
T_6_5_sp4_v_t_36
T_5_8_lc_trk_g2_4
T_5_8_wire_logic_cluster/lc_5/in_1

End 

Net : sb_translator_1.cnt_RNILAHE_1Z0Z_10
T_4_7_wire_logic_cluster/lc_6/out
T_5_7_lc_trk_g1_6
T_5_7_wire_logic_cluster/lc_2/in_1

T_4_7_wire_logic_cluster/lc_6/out
T_5_7_lc_trk_g1_6
T_5_7_input_2_1
T_5_7_wire_logic_cluster/lc_1/in_2

T_4_7_wire_logic_cluster/lc_6/out
T_4_7_lc_trk_g3_6
T_4_7_wire_logic_cluster/lc_0/in_3

End 

Net : sb_translator_1.cnt_RNILAHE_0Z0Z_10
T_4_7_wire_logic_cluster/lc_2/out
T_4_7_lc_trk_g2_2
T_4_7_wire_logic_cluster/lc_1/in_1

T_4_7_wire_logic_cluster/lc_2/out
T_5_7_lc_trk_g1_2
T_5_7_wire_logic_cluster/lc_4/in_1

T_4_7_wire_logic_cluster/lc_2/out
T_5_7_lc_trk_g1_2
T_5_7_input_2_5
T_5_7_wire_logic_cluster/lc_5/in_2

End 

Net : mosi_data_out_11
T_5_2_wire_logic_cluster/lc_3/out
T_6_2_lc_trk_g1_3
T_6_2_wire_logic_cluster/lc_0/in_0

T_5_2_wire_logic_cluster/lc_3/out
T_5_3_lc_trk_g0_3
T_5_3_wire_logic_cluster/lc_0/in_3

End 

Net : sb_translator_1.cnt_leds_cry_9
T_7_5_wire_logic_cluster/lc_1/cout
T_7_5_wire_logic_cluster/lc_2/in_3

Net : mosi_data_out_13
T_5_2_wire_logic_cluster/lc_5/out
T_6_2_lc_trk_g1_5
T_6_2_wire_logic_cluster/lc_1/in_1

T_5_2_wire_logic_cluster/lc_5/out
T_5_3_lc_trk_g0_5
T_5_3_wire_logic_cluster/lc_2/in_3

End 

Net : sb_translator_1.addr_out_RNO_0Z0Z_1
T_5_4_wire_logic_cluster/lc_5/out
T_6_5_lc_trk_g2_5
T_6_5_input_2_1
T_6_5_wire_logic_cluster/lc_1/in_2

End 

Net : sb_translator_1.cnt_leds_RNI39BU_1Z0Z_10
T_6_6_wire_logic_cluster/lc_1/out
T_6_4_sp4_v_t_47
T_6_8_sp4_v_t_47
T_5_10_lc_trk_g2_2
T_5_10_wire_logic_cluster/lc_1/in_3

T_6_6_wire_logic_cluster/lc_1/out
T_6_4_sp4_v_t_47
T_6_8_sp4_v_t_47
T_5_10_lc_trk_g2_2
T_5_10_wire_logic_cluster/lc_3/in_3

T_6_6_wire_logic_cluster/lc_1/out
T_6_4_sp4_v_t_47
T_5_8_lc_trk_g2_2
T_5_8_wire_logic_cluster/lc_4/in_0

T_6_6_wire_logic_cluster/lc_1/out
T_6_4_sp4_v_t_47
T_5_8_lc_trk_g2_2
T_5_8_wire_logic_cluster/lc_0/in_0

End 

Net : sb_translator_1.addr_out_RNO_0Z0Z_2
T_5_4_wire_logic_cluster/lc_6/out
T_6_5_lc_trk_g3_6
T_6_5_wire_logic_cluster/lc_2/in_3

End 

Net : sb_translator_1.cnt_leds_cry_8
T_7_5_wire_logic_cluster/lc_0/cout
T_7_5_wire_logic_cluster/lc_1/in_3

Net : mosi_data_out_10
T_5_2_wire_logic_cluster/lc_2/out
T_5_0_span12_vert_23
T_5_4_lc_trk_g2_0
T_5_4_wire_logic_cluster/lc_6/in_0

T_5_2_wire_logic_cluster/lc_2/out
T_5_0_span12_vert_23
T_5_4_lc_trk_g2_0
T_5_4_wire_logic_cluster/lc_7/in_3

End 

Net : spi_slave_1.miso_data_outZ0Z_23
T_2_9_wire_logic_cluster/lc_4/out
T_3_8_sp4_v_t_41
T_0_12_sp4_h_l_4
T_2_12_lc_trk_g3_1
T_2_12_wire_logic_cluster/lc_3/in_3

End 

Net : bfn_7_5_0_
T_7_5_wire_logic_cluster/carry_in_mux/cout
T_7_5_wire_logic_cluster/lc_0/in_3

Net : mosi_data_out_9
T_5_2_wire_logic_cluster/lc_0/out
T_5_0_span4_vert_45
T_5_4_lc_trk_g0_0
T_5_4_wire_logic_cluster/lc_5/in_1

T_5_2_wire_logic_cluster/lc_0/out
T_5_0_span4_vert_45
T_5_4_lc_trk_g0_0
T_5_4_wire_logic_cluster/lc_3/in_1

End 

Net : ram_we_4
T_5_7_wire_logic_cluster/lc_5/out
T_0_7_sp12_h_l_6
T_8_0_span12_vert_13
T_8_4_sp4_v_t_36
T_5_4_sp4_h_l_7
T_1_4_sp4_h_l_7
T_3_4_lc_trk_g2_2
T_3_4_wire_bram/ram/WCLKE

End 

Net : sb_translator_1.cnt_leds_cry_6
T_7_4_wire_logic_cluster/lc_6/cout
T_7_4_wire_logic_cluster/lc_7/in_3

Net : ram_data_in_3
T_5_6_wire_logic_cluster/lc_3/out
T_0_6_sp12_h_l_2
T_5_6_sp4_h_l_6
T_4_6_sp4_v_t_43
T_4_10_sp4_v_t_44
T_1_14_sp4_h_l_2
T_3_14_lc_trk_g3_7
T_3_14_wire_bram/ram/WDATA_6

T_5_6_wire_logic_cluster/lc_3/out
T_0_6_sp12_h_l_2
T_5_6_sp4_h_l_6
T_4_6_sp4_v_t_43
T_4_10_sp4_v_t_44
T_3_12_lc_trk_g0_2
T_3_12_wire_bram/ram/WDATA_6

T_5_6_wire_logic_cluster/lc_3/out
T_0_6_sp12_h_l_2
T_5_6_sp4_h_l_6
T_4_6_sp4_v_t_43
T_1_10_sp4_h_l_11
T_3_10_lc_trk_g2_6
T_3_10_wire_bram/ram/WDATA_6

T_5_6_wire_logic_cluster/lc_3/out
T_0_6_sp12_h_l_2
T_5_6_sp4_h_l_6
T_4_2_sp4_v_t_46
T_4_0_span4_vert_18
T_3_2_lc_trk_g1_7
T_3_2_wire_bram/ram/WDATA_6

T_5_6_wire_logic_cluster/lc_3/out
T_0_6_sp12_h_l_2
T_10_6_sp12_v_t_22
T_10_11_sp4_v_t_40
T_10_14_lc_trk_g0_0
T_10_14_wire_bram/ram/WDATA_6

T_5_6_wire_logic_cluster/lc_3/out
T_0_6_sp12_h_l_2
T_5_6_sp4_h_l_6
T_4_6_sp4_v_t_43
T_3_8_lc_trk_g0_6
T_3_8_wire_bram/ram/WDATA_6

T_5_6_wire_logic_cluster/lc_3/out
T_0_6_sp12_h_l_2
T_5_6_sp4_h_l_6
T_4_2_sp4_v_t_46
T_3_4_lc_trk_g0_0
T_3_4_wire_bram/ram/WDATA_6

T_5_6_wire_logic_cluster/lc_3/out
T_0_6_sp12_h_l_2
T_5_6_sp4_h_l_6
T_9_6_sp4_h_l_6
T_10_6_lc_trk_g2_6
T_10_6_wire_bram/ram/WDATA_6

T_5_6_wire_logic_cluster/lc_3/out
T_3_6_sp4_h_l_3
T_7_6_sp4_h_l_11
T_10_2_sp4_v_t_40
T_10_0_span4_vert_21
T_10_2_lc_trk_g0_0
T_10_2_wire_bram/ram/WDATA_6

T_5_6_wire_logic_cluster/lc_3/out
T_0_6_sp12_h_l_2
T_10_6_sp12_v_t_22
T_10_8_lc_trk_g3_5
T_10_8_wire_bram/ram/WDATA_6

T_5_6_wire_logic_cluster/lc_3/out
T_0_6_sp12_h_l_2
T_10_6_sp12_v_t_22
T_10_10_lc_trk_g3_1
T_10_10_wire_bram/ram/WDATA_6

T_5_6_wire_logic_cluster/lc_3/out
T_0_6_sp12_h_l_2
T_10_6_sp12_v_t_22
T_10_12_lc_trk_g3_5
T_10_12_wire_bram/ram/WDATA_6

T_5_6_wire_logic_cluster/lc_3/out
T_3_6_sp4_h_l_3
T_7_6_sp4_h_l_11
T_10_2_sp4_v_t_40
T_10_4_lc_trk_g3_5
T_10_4_wire_bram/ram/WDATA_6

T_5_6_wire_logic_cluster/lc_3/out
T_3_6_sp4_h_l_3
T_3_6_lc_trk_g0_6
T_3_6_wire_bram/ram/WDATA_6

End 

Net : ram_data_in_5
T_5_6_wire_logic_cluster/lc_5/out
T_5_6_sp12_h_l_1
T_4_0_span12_vert_10
T_4_3_sp4_v_t_36
T_4_7_sp4_v_t_36
T_4_11_sp4_v_t_36
T_3_13_lc_trk_g1_1
T_3_13_wire_bram/ram/WDATA_10

T_5_6_wire_logic_cluster/lc_5/out
T_5_6_sp12_h_l_1
T_4_0_span12_vert_10
T_4_3_sp4_v_t_36
T_4_7_sp4_v_t_36
T_3_9_lc_trk_g1_1
T_3_9_wire_bram/ram/WDATA_10

T_5_6_wire_logic_cluster/lc_5/out
T_5_6_sp12_h_l_1
T_4_0_span12_vert_10
T_4_3_sp4_v_t_36
T_4_7_sp4_v_t_36
T_3_11_lc_trk_g1_1
T_3_11_wire_bram/ram/WDATA_10

T_5_6_wire_logic_cluster/lc_5/out
T_6_5_sp4_v_t_43
T_7_5_sp4_h_l_6
T_10_5_sp4_v_t_46
T_10_9_sp4_v_t_46
T_11_13_sp4_h_l_5
T_10_13_lc_trk_g1_5
T_10_13_wire_bram/ram/WDATA_10

T_5_6_wire_logic_cluster/lc_5/out
T_5_6_sp12_h_l_1
T_4_0_span12_vert_10
T_4_3_sp4_v_t_36
T_4_0_span4_vert_25
T_3_3_lc_trk_g1_1
T_3_3_wire_bram/ram/WDATA_10

T_5_6_wire_logic_cluster/lc_5/out
T_5_6_sp12_h_l_1
T_4_0_span12_vert_10
T_4_3_sp4_v_t_36
T_4_0_span4_vert_25
T_3_1_lc_trk_g1_1
T_3_1_wire_bram/ram/WDATA_10

T_5_6_wire_logic_cluster/lc_5/out
T_6_5_sp4_v_t_43
T_7_5_sp4_h_l_6
T_10_5_sp4_v_t_46
T_10_9_sp4_v_t_46
T_10_11_lc_trk_g3_3
T_10_11_wire_bram/ram/WDATA_10

T_5_6_wire_logic_cluster/lc_5/out
T_5_6_sp12_h_l_1
T_4_0_span12_vert_10
T_4_3_sp4_v_t_36
T_3_7_lc_trk_g1_1
T_3_7_wire_bram/ram/WDATA_10

T_5_6_wire_logic_cluster/lc_5/out
T_6_5_sp4_v_t_43
T_7_5_sp4_h_l_6
T_10_1_sp4_v_t_43
T_10_0_span4_vert_6
T_10_1_lc_trk_g0_6
T_10_1_wire_bram/ram/WDATA_10

T_5_6_wire_logic_cluster/lc_5/out
T_6_5_sp4_v_t_43
T_7_5_sp4_h_l_6
T_10_5_sp4_v_t_46
T_10_7_lc_trk_g3_3
T_10_7_wire_bram/ram/WDATA_10

T_5_6_wire_logic_cluster/lc_5/out
T_6_5_sp4_v_t_43
T_7_5_sp4_h_l_6
T_10_1_sp4_v_t_43
T_10_3_lc_trk_g2_6
T_10_3_wire_bram/ram/WDATA_10

T_5_6_wire_logic_cluster/lc_5/out
T_6_5_sp4_v_t_43
T_7_5_sp4_h_l_6
T_10_5_sp4_v_t_46
T_10_9_lc_trk_g1_3
T_10_9_wire_bram/ram/WDATA_10

T_5_6_wire_logic_cluster/lc_5/out
T_6_5_sp4_v_t_43
T_7_5_sp4_h_l_6
T_3_5_sp4_h_l_2
T_3_5_lc_trk_g1_7
T_3_5_wire_bram/ram/WDATA_10

T_5_6_wire_logic_cluster/lc_5/out
T_6_5_sp4_v_t_43
T_7_5_sp4_h_l_6
T_11_5_sp4_h_l_2
T_10_5_lc_trk_g0_2
T_10_5_wire_bram/ram/WDATA_10

End 

Net : sb_translator_1.state_RNIHS98_0Z0Z_0_cascade_
T_4_8_wire_logic_cluster/lc_1/ltout
T_4_8_wire_logic_cluster/lc_2/in_2

End 

Net : sb_translator_1.cnt_leds_RNI1VFQ_1Z0Z_9_cascade_
T_5_8_wire_logic_cluster/lc_6/ltout
T_5_8_wire_logic_cluster/lc_7/in_2

End 

Net : ram_data_in_0
T_5_6_wire_logic_cluster/lc_0/out
T_4_6_sp4_h_l_8
T_8_6_sp4_h_l_4
T_12_6_sp4_h_l_4
T_11_6_sp4_v_t_47
T_11_2_sp4_v_t_43
T_8_2_sp4_h_l_0
T_10_2_lc_trk_g3_5
T_10_2_wire_bram/ram/WDATA_0

T_5_6_wire_logic_cluster/lc_0/out
T_4_6_sp4_h_l_8
T_8_6_sp4_h_l_4
T_12_6_sp4_h_l_4
T_11_6_sp4_v_t_47
T_11_2_sp4_v_t_43
T_10_4_lc_trk_g0_6
T_10_4_wire_bram/ram/WDATA_0

T_5_6_wire_logic_cluster/lc_0/out
T_4_6_sp4_h_l_8
T_8_6_sp4_h_l_4
T_11_6_sp4_v_t_44
T_11_10_sp4_v_t_44
T_10_12_lc_trk_g0_2
T_10_12_wire_bram/ram/WDATA_0

T_5_6_wire_logic_cluster/lc_0/out
T_4_6_sp4_h_l_8
T_8_6_sp4_h_l_4
T_11_6_sp4_v_t_44
T_11_10_sp4_v_t_40
T_10_14_lc_trk_g1_5
T_10_14_wire_bram/ram/WDATA_0

T_5_6_wire_logic_cluster/lc_0/out
T_4_6_sp4_h_l_8
T_8_6_sp4_h_l_4
T_12_6_sp4_h_l_4
T_11_6_sp4_v_t_47
T_10_10_lc_trk_g2_2
T_10_10_wire_bram/ram/WDATA_0

T_5_6_wire_logic_cluster/lc_0/out
T_4_6_sp4_h_l_8
T_3_6_sp4_v_t_39
T_3_10_sp4_v_t_40
T_3_12_lc_trk_g3_5
T_3_12_wire_bram/ram/WDATA_0

T_5_6_wire_logic_cluster/lc_0/out
T_4_6_sp4_h_l_8
T_3_6_sp4_v_t_39
T_3_10_sp4_v_t_40
T_3_14_lc_trk_g1_5
T_3_14_wire_bram/ram/WDATA_0

T_5_6_wire_logic_cluster/lc_0/out
T_4_6_sp4_h_l_8
T_8_6_sp4_h_l_4
T_11_6_sp4_v_t_44
T_10_8_lc_trk_g0_2
T_10_8_wire_bram/ram/WDATA_0

T_5_6_wire_logic_cluster/lc_0/out
T_4_6_sp4_h_l_8
T_3_2_sp4_v_t_36
T_3_0_span4_vert_17
T_3_2_lc_trk_g0_4
T_3_2_wire_bram/ram/WDATA_0

T_5_6_wire_logic_cluster/lc_0/out
T_4_6_sp4_h_l_8
T_3_6_sp4_v_t_39
T_3_8_lc_trk_g2_2
T_3_8_wire_bram/ram/WDATA_0

T_5_6_wire_logic_cluster/lc_0/out
T_4_6_sp4_h_l_8
T_3_6_sp4_v_t_39
T_3_10_lc_trk_g0_2
T_3_10_wire_bram/ram/WDATA_0

T_5_6_wire_logic_cluster/lc_0/out
T_4_6_sp4_h_l_8
T_3_2_sp4_v_t_36
T_3_4_lc_trk_g3_1
T_3_4_wire_bram/ram/WDATA_0

T_5_6_wire_logic_cluster/lc_0/out
T_2_6_sp12_h_l_0
T_10_6_lc_trk_g1_3
T_10_6_wire_bram/ram/WDATA_0

T_5_6_wire_logic_cluster/lc_0/out
T_4_6_sp4_h_l_8
T_3_6_lc_trk_g0_0
T_3_6_wire_bram/ram/WDATA_0

End 

Net : sb_translator_1.cnt_leds_cry_5
T_7_4_wire_logic_cluster/lc_5/cout
T_7_4_wire_logic_cluster/lc_6/in_3

Net : sb_translator_1.N_1091_cascade_
T_5_8_wire_logic_cluster/lc_1/ltout
T_5_8_wire_logic_cluster/lc_2/in_2

End 

Net : sb_translator_1.N_1089_cascade_
T_5_8_wire_logic_cluster/lc_3/ltout
T_5_8_wire_logic_cluster/lc_4/in_2

End 

Net : ram_we_6
T_5_7_wire_logic_cluster/lc_6/out
T_4_7_sp12_h_l_0
T_3_7_sp12_v_t_23
T_3_9_sp4_v_t_43
T_3_5_sp4_v_t_43
T_3_8_lc_trk_g1_3
T_3_8_wire_bram/ram/WCLKE

End 

Net : sb_translator_1.cnt_leds_cry_4
T_7_4_wire_logic_cluster/lc_4/cout
T_7_4_wire_logic_cluster/lc_5/in_3

Net : ram_data_in_6
T_5_6_wire_logic_cluster/lc_6/out
T_5_5_sp4_v_t_44
T_6_5_sp4_h_l_2
T_9_5_sp4_v_t_39
T_9_9_sp4_v_t_39
T_10_13_sp4_h_l_2
T_10_13_lc_trk_g1_7
T_10_13_wire_bram/ram/WDATA_12

T_5_6_wire_logic_cluster/lc_6/out
T_5_3_sp4_v_t_36
T_6_7_sp4_h_l_1
T_9_3_sp4_v_t_36
T_10_3_sp4_h_l_1
T_10_3_lc_trk_g0_4
T_10_3_wire_bram/ram/WDATA_12

T_5_6_wire_logic_cluster/lc_6/out
T_5_5_sp4_v_t_44
T_6_5_sp4_h_l_2
T_9_5_sp4_v_t_39
T_10_9_sp4_h_l_2
T_10_9_lc_trk_g1_7
T_10_9_wire_bram/ram/WDATA_12

T_5_6_wire_logic_cluster/lc_6/out
T_5_3_sp4_v_t_36
T_6_7_sp4_h_l_1
T_9_7_sp4_v_t_43
T_10_11_sp4_h_l_0
T_10_11_lc_trk_g1_5
T_10_11_wire_bram/ram/WDATA_12

T_5_6_wire_logic_cluster/lc_6/out
T_5_5_sp4_v_t_44
T_6_5_sp4_h_l_2
T_9_1_sp4_v_t_39
T_10_1_sp4_h_l_7
T_10_1_lc_trk_g0_2
T_10_1_wire_bram/ram/WDATA_12

T_5_6_wire_logic_cluster/lc_6/out
T_5_6_sp4_h_l_1
T_4_6_sp4_v_t_36
T_4_10_sp4_v_t_41
T_3_11_lc_trk_g3_1
T_3_11_wire_bram/ram/WDATA_12

T_5_6_wire_logic_cluster/lc_6/out
T_5_6_sp4_h_l_1
T_4_6_sp4_v_t_36
T_4_10_sp4_v_t_41
T_3_13_lc_trk_g3_1
T_3_13_wire_bram/ram/WDATA_12

T_5_6_wire_logic_cluster/lc_6/out
T_5_5_sp4_v_t_44
T_6_5_sp4_h_l_2
T_10_5_sp4_h_l_5
T_10_5_lc_trk_g0_0
T_10_5_wire_bram/ram/WDATA_12

T_5_6_wire_logic_cluster/lc_6/out
T_5_3_sp4_v_t_36
T_6_7_sp4_h_l_1
T_10_7_sp4_h_l_4
T_10_7_lc_trk_g1_1
T_10_7_wire_bram/ram/WDATA_12

T_5_6_wire_logic_cluster/lc_6/out
T_5_6_sp4_h_l_1
T_4_2_sp4_v_t_43
T_4_0_span4_vert_19
T_3_1_lc_trk_g3_3
T_3_1_wire_bram/ram/WDATA_12

T_5_6_wire_logic_cluster/lc_6/out
T_5_6_sp4_h_l_1
T_4_2_sp4_v_t_43
T_3_3_lc_trk_g3_3
T_3_3_wire_bram/ram/WDATA_12

T_5_6_wire_logic_cluster/lc_6/out
T_5_6_sp4_h_l_1
T_4_6_sp4_v_t_36
T_3_9_lc_trk_g2_4
T_3_9_wire_bram/ram/WDATA_12

T_5_6_wire_logic_cluster/lc_6/out
T_5_5_sp4_v_t_44
T_2_5_sp4_h_l_9
T_3_5_lc_trk_g3_1
T_3_5_wire_bram/ram/WDATA_12

T_5_6_wire_logic_cluster/lc_6/out
T_5_3_sp4_v_t_36
T_2_7_sp4_h_l_6
T_3_7_lc_trk_g2_6
T_3_7_wire_bram/ram/WDATA_12

End 

Net : ram_data_in_7
T_5_6_wire_logic_cluster/lc_7/out
T_5_3_sp4_v_t_38
T_6_7_sp4_h_l_3
T_10_7_sp4_h_l_11
T_9_7_sp4_v_t_40
T_10_11_sp4_h_l_5
T_10_11_lc_trk_g0_0
T_10_11_wire_bram/ram/WDATA_14

T_5_6_wire_logic_cluster/lc_7/out
T_5_3_sp4_v_t_38
T_6_7_sp4_h_l_3
T_9_3_sp4_v_t_44
T_10_3_sp4_h_l_2
T_10_3_lc_trk_g1_7
T_10_3_wire_bram/ram/WDATA_14

T_5_6_wire_logic_cluster/lc_7/out
T_5_5_sp4_v_t_46
T_6_5_sp4_h_l_4
T_9_1_sp4_v_t_41
T_10_1_sp4_h_l_9
T_10_1_lc_trk_g0_4
T_10_1_wire_bram/ram/WDATA_14

T_5_6_wire_logic_cluster/lc_7/out
T_5_1_sp12_v_t_22
T_6_13_sp12_h_l_1
T_10_13_lc_trk_g0_2
T_10_13_wire_bram/ram/WDATA_14

T_5_6_wire_logic_cluster/lc_7/out
T_5_6_sp4_h_l_3
T_4_6_sp4_v_t_38
T_4_10_sp4_v_t_43
T_3_11_lc_trk_g3_3
T_3_11_wire_bram/ram/WDATA_14

T_5_6_wire_logic_cluster/lc_7/out
T_5_6_sp4_h_l_3
T_4_6_sp4_v_t_38
T_4_10_sp4_v_t_43
T_3_13_lc_trk_g3_3
T_3_13_wire_bram/ram/WDATA_14

T_5_6_wire_logic_cluster/lc_7/out
T_5_5_sp4_v_t_46
T_6_5_sp4_h_l_4
T_10_5_sp4_h_l_4
T_10_5_lc_trk_g1_1
T_10_5_wire_bram/ram/WDATA_14

T_5_6_wire_logic_cluster/lc_7/out
T_5_3_sp4_v_t_38
T_6_7_sp4_h_l_3
T_10_7_sp4_h_l_11
T_10_7_lc_trk_g0_6
T_10_7_wire_bram/ram/WDATA_14

T_5_6_wire_logic_cluster/lc_7/out
T_5_5_sp4_v_t_46
T_6_9_sp4_h_l_11
T_10_9_sp4_h_l_7
T_10_9_lc_trk_g0_2
T_10_9_wire_bram/ram/WDATA_14

T_5_6_wire_logic_cluster/lc_7/out
T_5_6_sp4_h_l_3
T_4_2_sp4_v_t_38
T_4_0_span4_vert_14
T_3_1_lc_trk_g2_6
T_3_1_wire_bram/ram/WDATA_14

T_5_6_wire_logic_cluster/lc_7/out
T_5_6_sp4_h_l_3
T_4_2_sp4_v_t_38
T_3_3_lc_trk_g2_6
T_3_3_wire_bram/ram/WDATA_14

T_5_6_wire_logic_cluster/lc_7/out
T_5_6_sp4_h_l_3
T_4_6_sp4_v_t_38
T_3_9_lc_trk_g2_6
T_3_9_wire_bram/ram/WDATA_14

T_5_6_wire_logic_cluster/lc_7/out
T_5_5_sp4_v_t_46
T_2_5_sp4_h_l_5
T_3_5_lc_trk_g3_5
T_3_5_wire_bram/ram/WDATA_14

T_5_6_wire_logic_cluster/lc_7/out
T_5_3_sp4_v_t_38
T_2_7_sp4_h_l_8
T_3_7_lc_trk_g2_0
T_3_7_wire_bram/ram/WDATA_14

End 

Net : ram_data_in_1
T_5_6_wire_logic_cluster/lc_1/out
T_4_6_sp4_h_l_10
T_8_6_sp4_h_l_10
T_11_6_sp4_v_t_38
T_11_2_sp4_v_t_46
T_11_0_span4_vert_18
T_10_2_lc_trk_g1_7
T_10_2_wire_bram/ram/WDATA_2

T_5_6_wire_logic_cluster/lc_1/out
T_4_6_sp4_h_l_10
T_8_6_sp4_h_l_10
T_11_6_sp4_v_t_38
T_11_2_sp4_v_t_46
T_10_4_lc_trk_g0_0
T_10_4_wire_bram/ram/WDATA_2

T_5_6_wire_logic_cluster/lc_1/out
T_4_6_sp4_h_l_10
T_8_6_sp4_h_l_10
T_11_6_sp4_v_t_38
T_11_10_sp4_v_t_43
T_10_12_lc_trk_g0_6
T_10_12_wire_bram/ram/WDATA_2

T_5_6_wire_logic_cluster/lc_1/out
T_4_6_sp4_h_l_10
T_8_6_sp4_h_l_10
T_11_6_sp4_v_t_38
T_11_10_sp4_v_t_38
T_10_14_lc_trk_g1_3
T_10_14_wire_bram/ram/WDATA_2

T_5_6_wire_logic_cluster/lc_1/out
T_4_6_sp4_h_l_10
T_3_6_sp4_v_t_41
T_3_10_sp4_v_t_41
T_3_12_lc_trk_g2_4
T_3_12_wire_bram/ram/WDATA_2

T_5_6_wire_logic_cluster/lc_1/out
T_4_6_sp4_h_l_10
T_3_6_sp4_v_t_41
T_3_10_sp4_v_t_41
T_3_14_lc_trk_g0_4
T_3_14_wire_bram/ram/WDATA_2

T_5_6_wire_logic_cluster/lc_1/out
T_4_6_sp4_h_l_10
T_8_6_sp4_h_l_10
T_11_6_sp4_v_t_38
T_10_8_lc_trk_g1_3
T_10_8_wire_bram/ram/WDATA_2

T_5_6_wire_logic_cluster/lc_1/out
T_4_6_sp4_h_l_10
T_8_6_sp4_h_l_10
T_11_6_sp4_v_t_38
T_10_10_lc_trk_g1_3
T_10_10_wire_bram/ram/WDATA_2

T_5_6_wire_logic_cluster/lc_1/out
T_4_6_sp4_h_l_10
T_3_2_sp4_v_t_38
T_3_0_span4_vert_19
T_3_2_lc_trk_g0_6
T_3_2_wire_bram/ram/WDATA_2

T_5_6_wire_logic_cluster/lc_1/out
T_4_6_sp4_h_l_10
T_3_6_sp4_v_t_41
T_3_8_lc_trk_g2_4
T_3_8_wire_bram/ram/WDATA_2

T_5_6_wire_logic_cluster/lc_1/out
T_4_6_sp4_h_l_10
T_3_6_sp4_v_t_41
T_3_10_lc_trk_g0_4
T_3_10_wire_bram/ram/WDATA_2

T_5_6_wire_logic_cluster/lc_1/out
T_4_6_sp4_h_l_10
T_3_2_sp4_v_t_38
T_3_4_lc_trk_g3_3
T_3_4_wire_bram/ram/WDATA_2

T_5_6_wire_logic_cluster/lc_1/out
T_1_6_sp12_h_l_1
T_10_6_lc_trk_g1_5
T_10_6_wire_bram/ram/WDATA_2

T_5_6_wire_logic_cluster/lc_1/out
T_4_6_sp4_h_l_10
T_3_6_lc_trk_g0_2
T_3_6_wire_bram/ram/WDATA_2

End 

Net : sb_translator_1.cnt_RNILAHE_0Z0Z_10_cascade_
T_4_7_wire_logic_cluster/lc_2/ltout
T_4_7_wire_logic_cluster/lc_3/in_2

End 

Net : sb_translator_1.cnt_RNILAHE_1Z0Z_10_cascade_
T_4_7_wire_logic_cluster/lc_6/ltout
T_4_7_wire_logic_cluster/lc_7/in_2

End 

Net : spi_slave_1.bitcnt_rx_cry_3
T_1_10_wire_logic_cluster/lc_3/cout
T_1_10_wire_logic_cluster/lc_4/in_3

End 

Net : sb_translator_1.cnt_leds_cry_3
T_7_4_wire_logic_cluster/lc_3/cout
T_7_4_wire_logic_cluster/lc_4/in_3

Net : ram_we_12
T_5_7_wire_logic_cluster/lc_4/out
T_6_7_sp12_h_l_0
T_11_7_sp4_h_l_7
T_10_7_sp4_v_t_42
T_10_8_lc_trk_g2_2
T_10_8_wire_bram/ram/WCLKE

End 

Net : ram_we_13
T_4_7_wire_logic_cluster/lc_1/out
T_0_7_sp12_h_l_1
T_11_7_sp12_v_t_22
T_11_8_sp4_v_t_44
T_10_10_lc_trk_g0_2
T_10_10_wire_bram/ram/WCLKE

End 

Net : miso_data_in_5
T_9_11_wire_logic_cluster/lc_2/out
T_9_9_sp12_v_t_23
T_0_9_sp12_h_l_4
T_2_9_lc_trk_g1_3
T_2_9_wire_logic_cluster/lc_5/in_3

End 

Net : ram_we_1
T_5_7_wire_logic_cluster/lc_7/out
T_6_4_sp4_v_t_39
T_6_8_sp4_v_t_39
T_7_12_sp4_h_l_8
T_11_12_sp4_h_l_11
T_10_12_lc_trk_g1_3
T_10_12_wire_bram/ram/WCLKE

End 

Net : sb_translator_1.cnt_leds_cry_2
T_7_4_wire_logic_cluster/lc_2/cout
T_7_4_wire_logic_cluster/lc_3/in_3

Net : spi_slave_1.bitcnt_rx_cry_2
T_1_10_wire_logic_cluster/lc_2/cout
T_1_10_wire_logic_cluster/lc_3/in_3

Net : ram_data_in_2
T_5_6_wire_logic_cluster/lc_2/out
T_5_6_sp4_h_l_9
T_4_6_sp4_v_t_44
T_4_10_sp4_v_t_37
T_1_14_sp4_h_l_5
T_3_14_lc_trk_g2_0
T_3_14_wire_bram/ram/WDATA_4

T_5_6_wire_logic_cluster/lc_2/out
T_3_6_sp4_h_l_1
T_7_6_sp4_h_l_4
T_10_6_sp4_v_t_41
T_10_10_sp4_v_t_41
T_10_12_lc_trk_g2_4
T_10_12_wire_bram/ram/WDATA_4

T_5_6_wire_logic_cluster/lc_2/out
T_3_6_sp4_h_l_1
T_7_6_sp4_h_l_4
T_10_6_sp4_v_t_41
T_10_10_sp4_v_t_41
T_10_14_lc_trk_g0_4
T_10_14_wire_bram/ram/WDATA_4

T_5_6_wire_logic_cluster/lc_2/out
T_5_6_sp4_h_l_9
T_4_6_sp4_v_t_44
T_4_10_sp4_v_t_37
T_3_12_lc_trk_g0_0
T_3_12_wire_bram/ram/WDATA_4

T_5_6_wire_logic_cluster/lc_2/out
T_5_6_sp4_h_l_9
T_8_2_sp4_v_t_38
T_9_2_sp4_h_l_8
T_10_2_lc_trk_g2_0
T_10_2_wire_bram/ram/WDATA_4

T_5_6_wire_logic_cluster/lc_2/out
T_5_6_sp4_h_l_9
T_4_6_sp4_v_t_44
T_1_10_sp4_h_l_2
T_3_10_lc_trk_g3_7
T_3_10_wire_bram/ram/WDATA_4

T_5_6_wire_logic_cluster/lc_2/out
T_3_6_sp4_h_l_1
T_7_6_sp4_h_l_4
T_10_6_sp4_v_t_41
T_10_8_lc_trk_g2_4
T_10_8_wire_bram/ram/WDATA_4

T_5_6_wire_logic_cluster/lc_2/out
T_3_6_sp4_h_l_1
T_7_6_sp4_h_l_4
T_10_6_sp4_v_t_41
T_10_10_lc_trk_g0_4
T_10_10_wire_bram/ram/WDATA_4

T_5_6_wire_logic_cluster/lc_2/out
T_3_6_sp4_h_l_1
T_7_6_sp4_h_l_4
T_10_2_sp4_v_t_47
T_10_4_lc_trk_g2_2
T_10_4_wire_bram/ram/WDATA_4

T_5_6_wire_logic_cluster/lc_2/out
T_3_6_sp4_h_l_1
T_7_6_sp4_h_l_4
T_10_2_sp4_v_t_47
T_10_6_lc_trk_g0_2
T_10_6_wire_bram/ram/WDATA_4

T_5_6_wire_logic_cluster/lc_2/out
T_5_6_sp4_h_l_9
T_4_2_sp4_v_t_39
T_4_0_span4_vert_23
T_3_2_lc_trk_g2_2
T_3_2_wire_bram/ram/WDATA_4

T_5_6_wire_logic_cluster/lc_2/out
T_5_6_sp4_h_l_9
T_4_6_sp4_v_t_44
T_3_8_lc_trk_g0_2
T_3_8_wire_bram/ram/WDATA_4

T_5_6_wire_logic_cluster/lc_2/out
T_5_6_sp4_h_l_9
T_4_2_sp4_v_t_39
T_3_4_lc_trk_g0_2
T_3_4_wire_bram/ram/WDATA_4

T_5_6_wire_logic_cluster/lc_2/out
T_3_6_sp4_h_l_1
T_3_6_lc_trk_g0_4
T_3_6_wire_bram/ram/WDATA_4

End 

Net : ram_we_10
T_5_7_wire_logic_cluster/lc_2/out
T_6_4_sp4_v_t_45
T_7_4_sp4_h_l_1
T_11_4_sp4_h_l_9
T_10_0_span4_vert_39
T_10_4_lc_trk_g0_2
T_10_4_wire_bram/ram/WCLKE

End 

Net : ram_we_2
T_5_7_wire_logic_cluster/lc_1/out
T_6_5_sp4_v_t_46
T_6_9_sp4_v_t_39
T_7_13_sp4_h_l_2
T_10_13_sp4_v_t_42
T_10_14_lc_trk_g2_2
T_10_14_wire_bram/ram/WCLKE

End 

Net : ram_data_in_4
T_5_6_wire_logic_cluster/lc_4/out
T_6_4_sp4_v_t_36
T_7_8_sp4_h_l_7
T_10_4_sp4_v_t_42
T_10_0_span4_vert_38
T_10_3_lc_trk_g0_6
T_10_3_wire_bram/ram/WDATA_8

T_5_6_wire_logic_cluster/lc_4/out
T_6_4_sp4_v_t_36
T_7_8_sp4_h_l_7
T_10_4_sp4_v_t_42
T_10_0_span4_vert_38
T_10_1_lc_trk_g2_6
T_10_1_wire_bram/ram/WDATA_8

T_5_6_wire_logic_cluster/lc_4/out
T_6_4_sp4_v_t_36
T_7_8_sp4_h_l_7
T_10_8_sp4_v_t_37
T_10_12_sp4_v_t_45
T_10_13_lc_trk_g3_5
T_10_13_wire_bram/ram/WDATA_8

T_5_6_wire_logic_cluster/lc_4/out
T_4_6_sp4_h_l_0
T_3_6_sp4_v_t_43
T_3_10_sp4_v_t_39
T_3_11_lc_trk_g3_7
T_3_11_wire_bram/ram/WDATA_8

T_5_6_wire_logic_cluster/lc_4/out
T_4_6_sp4_h_l_0
T_3_6_sp4_v_t_43
T_3_10_sp4_v_t_39
T_3_13_lc_trk_g1_7
T_3_13_wire_bram/ram/WDATA_8

T_5_6_wire_logic_cluster/lc_4/out
T_6_4_sp4_v_t_36
T_7_8_sp4_h_l_7
T_10_8_sp4_v_t_37
T_10_9_lc_trk_g3_5
T_10_9_wire_bram/ram/WDATA_8

T_5_6_wire_logic_cluster/lc_4/out
T_6_4_sp4_v_t_36
T_7_8_sp4_h_l_7
T_10_8_sp4_v_t_42
T_10_11_lc_trk_g0_2
T_10_11_wire_bram/ram/WDATA_8

T_5_6_wire_logic_cluster/lc_4/out
T_6_4_sp4_v_t_36
T_7_8_sp4_h_l_7
T_10_4_sp4_v_t_42
T_10_5_lc_trk_g2_2
T_10_5_wire_bram/ram/WDATA_8

T_5_6_wire_logic_cluster/lc_4/out
T_6_4_sp4_v_t_36
T_7_8_sp4_h_l_7
T_10_4_sp4_v_t_42
T_10_7_lc_trk_g0_2
T_10_7_wire_bram/ram/WDATA_8

T_5_6_wire_logic_cluster/lc_4/out
T_4_6_sp4_h_l_0
T_3_2_sp4_v_t_37
T_3_0_span4_vert_14
T_3_1_lc_trk_g0_6
T_3_1_wire_bram/ram/WDATA_8

T_5_6_wire_logic_cluster/lc_4/out
T_4_6_sp4_h_l_0
T_3_2_sp4_v_t_37
T_3_5_lc_trk_g1_5
T_3_5_wire_bram/ram/WDATA_8

T_5_6_wire_logic_cluster/lc_4/out
T_4_6_sp4_h_l_0
T_3_6_sp4_v_t_43
T_3_7_lc_trk_g3_3
T_3_7_wire_bram/ram/WDATA_8

T_5_6_wire_logic_cluster/lc_4/out
T_4_6_sp4_h_l_0
T_3_2_sp4_v_t_40
T_3_3_lc_trk_g2_0
T_3_3_wire_bram/ram/WDATA_8

T_5_6_wire_logic_cluster/lc_4/out
T_4_6_sp4_h_l_0
T_3_6_sp4_v_t_43
T_3_9_lc_trk_g1_3
T_3_9_wire_bram/ram/WDATA_8

End 

Net : mosi_data_out_1
T_2_4_wire_logic_cluster/lc_4/out
T_2_2_sp4_v_t_37
T_3_6_sp4_h_l_6
T_6_2_sp4_v_t_43
T_6_3_lc_trk_g2_3
T_6_3_wire_logic_cluster/lc_2/in_3

T_2_4_wire_logic_cluster/lc_4/out
T_2_2_sp4_v_t_37
T_3_6_sp4_h_l_6
T_7_6_sp4_h_l_6
T_6_6_lc_trk_g1_6
T_6_6_wire_logic_cluster/lc_4/in_3

T_2_4_wire_logic_cluster/lc_4/out
T_2_2_sp4_v_t_37
T_3_6_sp4_h_l_6
T_5_6_lc_trk_g3_3
T_5_6_wire_logic_cluster/lc_1/in_3

End 

Net : ram_we_7
T_4_7_wire_logic_cluster/lc_4/out
T_4_6_sp4_v_t_40
T_1_10_sp4_h_l_10
T_0_10_sp4_h_l_43
T_1_10_sp4_h_l_6
T_3_10_lc_trk_g3_3
T_3_10_wire_bram/ram/WCLKE

End 

Net : spi_slave_1.mosi_data_inZ0Z_1
T_4_5_wire_logic_cluster/lc_1/out
T_3_5_sp4_h_l_10
T_2_1_sp4_v_t_38
T_2_4_lc_trk_g0_6
T_2_4_wire_logic_cluster/lc_4/in_0

T_4_5_wire_logic_cluster/lc_1/out
T_4_5_lc_trk_g3_1
T_4_5_wire_logic_cluster/lc_2/in_0

End 

Net : miso_data_in_9
T_2_8_wire_logic_cluster/lc_7/out
T_2_7_sp4_v_t_46
T_3_11_sp4_h_l_5
T_6_11_sp4_v_t_47
T_5_12_lc_trk_g3_7
T_5_12_wire_logic_cluster/lc_1/in_3

End 

Net : sb_translator_1.instr_tmpZ0Z_17
T_1_11_wire_logic_cluster/lc_6/out
T_1_9_sp4_v_t_41
T_2_13_sp4_h_l_10
T_6_13_sp4_h_l_1
T_5_13_lc_trk_g1_1
T_5_13_wire_logic_cluster/lc_7/in_3

T_1_11_wire_logic_cluster/lc_6/out
T_1_11_lc_trk_g0_6
T_1_11_input_2_6
T_1_11_wire_logic_cluster/lc_6/in_2

End 

Net : miso_data_in_4
T_9_11_wire_logic_cluster/lc_5/out
T_10_9_sp4_v_t_38
T_7_9_sp4_h_l_9
T_3_9_sp4_h_l_9
T_2_9_lc_trk_g1_1
T_2_9_wire_logic_cluster/lc_7/in_3

End 

Net : sb_translator_1.cnt_leds_cry_1
T_7_4_wire_logic_cluster/lc_1/cout
T_7_4_wire_logic_cluster/lc_2/in_3

Net : spi_slave_1.bitcnt_rx_cry_1
T_1_10_wire_logic_cluster/lc_1/cout
T_1_10_wire_logic_cluster/lc_2/in_3

Net : spi_slave_1.mosi_data_inZ0Z_17
T_5_1_wire_logic_cluster/lc_7/out
T_5_0_span4_vert_30
T_2_3_sp4_h_l_6
T_2_3_lc_trk_g1_3
T_2_3_wire_logic_cluster/lc_0/in_0

T_5_1_wire_logic_cluster/lc_7/out
T_5_0_span4_vert_46
T_2_4_sp4_h_l_11
T_2_4_lc_trk_g1_6
T_2_4_wire_logic_cluster/lc_0/in_3

End 

Net : spi_slave_1.mosi_data_inZ0Z_7
T_4_5_wire_logic_cluster/lc_7/out
T_4_3_sp4_v_t_43
T_1_3_sp4_h_l_6
T_2_3_lc_trk_g2_6
T_2_3_wire_logic_cluster/lc_6/in_0

T_4_5_wire_logic_cluster/lc_7/out
T_5_5_lc_trk_g1_7
T_5_5_wire_logic_cluster/lc_5/in_3

End 

Net : spi_slave_1.mosi_data_inZ0Z_9
T_2_3_wire_logic_cluster/lc_7/out
T_3_1_sp4_v_t_42
T_4_1_sp4_h_l_7
T_5_1_lc_trk_g3_7
T_5_1_wire_logic_cluster/lc_0/in_0

T_2_3_wire_logic_cluster/lc_7/out
T_3_2_sp4_v_t_47
T_4_2_sp4_h_l_3
T_5_2_lc_trk_g2_3
T_5_2_wire_logic_cluster/lc_0/in_3

End 

Net : miso_data_in_7
T_9_11_wire_logic_cluster/lc_0/out
T_6_11_sp12_h_l_0
T_0_11_sp12_h_l_12
T_4_11_lc_trk_g1_7
T_4_11_wire_logic_cluster/lc_3/in_3

End 

Net : miso_data_in_3
T_9_11_wire_logic_cluster/lc_3/out
T_3_11_sp12_h_l_1
T_4_11_lc_trk_g1_5
T_4_11_wire_logic_cluster/lc_2/in_0

End 

Net : miso_data_in_1
T_9_11_wire_logic_cluster/lc_4/out
T_2_11_sp12_h_l_0
T_4_11_lc_trk_g0_7
T_4_11_wire_logic_cluster/lc_1/in_0

End 

Net : spi_slave_1.mosi_bufferZ0Z_1
T_4_13_wire_logic_cluster/lc_2/out
T_4_3_sp12_v_t_23
T_4_5_lc_trk_g2_4
T_4_5_wire_logic_cluster/lc_0/in_0

End 

Net : ram_we_8
T_5_7_wire_logic_cluster/lc_3/out
T_5_4_sp4_v_t_46
T_5_8_sp4_v_t_39
T_2_12_sp4_h_l_2
T_3_12_lc_trk_g2_2
T_3_12_wire_bram/ram/WCLKE

End 

Net : sb_translator_1.rgb_data_tmpZ0Z_7
T_9_9_wire_logic_cluster/lc_2/out
T_9_7_sp12_v_t_23
T_10_7_sp12_h_l_0
T_13_7_lc_trk_g1_0
T_13_7_wire_logic_cluster/lc_4/in_3

End 

Net : sb_translator_1.rgb_data_tmpZ0Z_2
T_7_7_wire_logic_cluster/lc_0/out
T_7_5_sp4_v_t_45
T_8_9_sp4_h_l_8
T_12_9_sp4_h_l_8
T_12_9_lc_trk_g1_5
T_12_9_wire_logic_cluster/lc_7/in_3

End 

Net : ram_we_9
T_4_7_wire_logic_cluster/lc_5/out
T_4_7_sp12_h_l_1
T_3_7_sp12_v_t_22
T_3_14_lc_trk_g2_2
T_3_14_wire_bram/ram/WCLKE

End 

Net : ram_we_11
T_4_7_wire_logic_cluster/lc_7/out
T_4_6_sp4_v_t_46
T_5_6_sp4_h_l_11
T_9_6_sp4_h_l_2
T_10_6_lc_trk_g2_2
T_10_6_wire_bram/ram/WCLKE

End 

Net : miso_data_in_6
T_9_11_wire_logic_cluster/lc_1/out
T_5_11_sp12_h_l_1
T_4_11_lc_trk_g0_1
T_4_11_wire_logic_cluster/lc_0/in_1

End 

Net : ram_we_3
T_4_7_wire_logic_cluster/lc_0/out
T_4_3_sp4_v_t_37
T_1_3_sp4_h_l_0
T_4_0_span4_vert_30
T_3_2_lc_trk_g3_3
T_3_2_wire_bram/ram/WCLKE

End 

Net : ram_we_0
T_5_7_wire_logic_cluster/lc_0/out
T_6_3_sp4_v_t_36
T_7_3_sp4_h_l_6
T_10_0_span4_vert_30
T_10_2_lc_trk_g1_3
T_10_2_wire_bram/ram/WCLKE

End 

Net : sb_translator_1.cnt_leds_cry_0
T_7_4_wire_logic_cluster/lc_0/cout
T_7_4_wire_logic_cluster/lc_1/in_3

Net : spi_slave_1.bitcnt_rx_cry_0
T_1_10_wire_logic_cluster/lc_0/cout
T_1_10_wire_logic_cluster/lc_1/in_3

Net : sb_translator_1.rgb_data_tmpZ0Z_3
T_9_9_wire_logic_cluster/lc_3/out
T_10_9_sp4_h_l_6
T_13_5_sp4_v_t_37
T_13_7_lc_trk_g3_0
T_13_7_wire_logic_cluster/lc_2/in_3

End 

Net : sb_translator_1.rgb_data_tmpZ0Z_14
T_8_9_wire_logic_cluster/lc_1/out
T_9_9_sp4_h_l_2
T_12_9_sp4_v_t_42
T_12_10_lc_trk_g2_2
T_12_10_wire_logic_cluster/lc_3/in_3

End 

Net : miso_data_in_2
T_6_9_wire_logic_cluster/lc_0/out
T_6_9_sp4_h_l_5
T_5_9_sp4_v_t_40
T_4_11_lc_trk_g0_5
T_4_11_wire_logic_cluster/lc_6/in_3

End 

Net : miso_data_in_18
T_2_8_wire_logic_cluster/lc_0/out
T_2_8_sp4_h_l_5
T_5_8_sp4_v_t_40
T_4_11_lc_trk_g3_0
T_4_11_wire_logic_cluster/lc_4/in_3

End 

Net : sb_translator_1.rgb_data_tmpZ0Z_13
T_7_10_wire_logic_cluster/lc_1/out
T_8_10_sp4_h_l_2
T_11_6_sp4_v_t_39
T_11_9_lc_trk_g0_7
T_11_9_wire_logic_cluster/lc_0/in_3

End 

Net : sb_translator_1.rgb_data_tmpZ0Z_19
T_9_10_wire_logic_cluster/lc_3/out
T_10_10_sp4_h_l_6
T_13_6_sp4_v_t_37
T_13_7_lc_trk_g3_5
T_13_7_wire_logic_cluster/lc_3/in_3

End 

Net : miso_data_in_0
T_6_9_wire_logic_cluster/lc_3/out
T_7_8_sp4_v_t_39
T_4_12_sp4_h_l_2
T_5_12_lc_trk_g3_2
T_5_12_wire_logic_cluster/lc_0/in_3

End 

Net : sb_translator_1.rgb_data_tmpZ0Z_9
T_7_10_wire_logic_cluster/lc_6/out
T_8_9_sp4_v_t_45
T_9_9_sp4_h_l_1
T_11_9_lc_trk_g2_4
T_11_9_wire_logic_cluster/lc_3/in_3

End 

Net : sb_translator_1.rgb_data_tmpZ0Z_11
T_7_10_wire_logic_cluster/lc_2/out
T_8_9_sp4_v_t_37
T_9_9_sp4_h_l_5
T_11_9_lc_trk_g2_0
T_11_9_wire_logic_cluster/lc_1/in_3

End 

Net : sb_translator_1.rgb_data_tmpZ0Z_8
T_7_11_wire_logic_cluster/lc_2/out
T_8_8_sp4_v_t_45
T_9_8_sp4_h_l_8
T_11_8_lc_trk_g3_5
T_11_8_wire_logic_cluster/lc_7/in_3

End 

Net : spi_slave_1.mosi_data_inZ0Z_8
T_2_3_wire_logic_cluster/lc_6/out
T_2_2_sp4_v_t_44
T_3_2_sp4_h_l_9
T_5_2_lc_trk_g2_4
T_5_2_wire_logic_cluster/lc_1/in_3

T_2_3_wire_logic_cluster/lc_6/out
T_2_3_lc_trk_g0_6
T_2_3_wire_logic_cluster/lc_7/in_3

End 

Net : sb_translator_1.rgb_data_tmpZ0Z_15
T_8_9_wire_logic_cluster/lc_0/out
T_8_7_sp4_v_t_45
T_9_7_sp4_h_l_8
T_9_7_lc_trk_g0_5
T_9_7_wire_logic_cluster/lc_6/in_3

End 

Net : sb_translator_1.rgb_data_tmpZ0Z_10
T_8_9_wire_logic_cluster/lc_3/out
T_9_5_sp4_v_t_42
T_9_7_lc_trk_g2_7
T_9_7_wire_logic_cluster/lc_1/in_0

End 

Net : sb_translator_1.instr_tmpZ0Z_6
T_4_6_wire_logic_cluster/lc_1/out
T_4_6_sp4_h_l_7
T_5_6_lc_trk_g3_7
T_5_6_wire_logic_cluster/lc_6/in_0

End 

Net : mosi_data_out_6
T_5_5_wire_logic_cluster/lc_4/out
T_5_1_sp4_v_t_45
T_4_2_lc_trk_g3_5
T_4_2_wire_logic_cluster/lc_0/in_0

T_5_5_wire_logic_cluster/lc_4/out
T_5_6_lc_trk_g1_4
T_5_6_wire_logic_cluster/lc_6/in_1

T_5_5_wire_logic_cluster/lc_4/out
T_4_6_lc_trk_g0_4
T_4_6_wire_logic_cluster/lc_1/in_3

End 

Net : sb_translator_1.rgb_data_tmpZ0Z_17
T_9_10_wire_logic_cluster/lc_5/out
T_10_10_sp4_h_l_10
T_12_10_lc_trk_g2_7
T_12_10_wire_logic_cluster/lc_1/in_0

End 

Net : spi_slave_1.un3_mosi_data_out_3_cascade_
T_1_9_wire_logic_cluster/lc_1/ltout
T_1_9_wire_logic_cluster/lc_2/in_2

End 

Net : spi_slave_1.mosi_data_inZ0Z_16
T_5_1_wire_logic_cluster/lc_6/out
T_5_0_span12_vert_12
T_5_5_lc_trk_g3_4
T_5_5_wire_logic_cluster/lc_0/in_3

T_5_1_wire_logic_cluster/lc_6/out
T_5_1_lc_trk_g2_6
T_5_1_wire_logic_cluster/lc_7/in_3

End 

Net : mosi_data_out_4
T_5_5_wire_logic_cluster/lc_6/out
T_5_0_span12_vert_20
T_5_3_lc_trk_g3_0
T_5_3_wire_logic_cluster/lc_6/in_3

T_5_5_wire_logic_cluster/lc_6/out
T_5_6_lc_trk_g0_6
T_5_6_wire_logic_cluster/lc_4/in_0

T_5_5_wire_logic_cluster/lc_6/out
T_6_6_lc_trk_g2_6
T_6_6_wire_logic_cluster/lc_7/in_1

End 

Net : sb_translator_1.rgb_data_tmpZ0Z_6
T_9_9_wire_logic_cluster/lc_6/out
T_8_9_sp12_h_l_0
T_13_9_lc_trk_g0_4
T_13_9_wire_logic_cluster/lc_5/in_3

End 

Net : sb_translator_1.rgb_data_tmpZ0Z_21
T_9_10_wire_logic_cluster/lc_2/out
T_10_9_sp4_v_t_37
T_11_9_sp4_h_l_0
T_11_9_lc_trk_g1_5
T_11_9_wire_logic_cluster/lc_7/in_3

End 

Net : mosi_data_out_5
T_5_5_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_46
T_5_0_span4_vert_18
T_4_2_lc_trk_g1_7
T_4_2_wire_logic_cluster/lc_1/in_3

T_5_5_wire_logic_cluster/lc_3/out
T_4_6_lc_trk_g0_3
T_4_6_wire_logic_cluster/lc_0/in_1

T_5_5_wire_logic_cluster/lc_3/out
T_5_6_lc_trk_g1_3
T_5_6_wire_logic_cluster/lc_5/in_3

End 

Net : mosi_data_out_7
T_5_5_wire_logic_cluster/lc_5/out
T_6_1_sp4_v_t_46
T_5_3_lc_trk_g0_0
T_5_3_wire_logic_cluster/lc_7/in_1

T_5_5_wire_logic_cluster/lc_5/out
T_4_6_lc_trk_g0_5
T_4_6_wire_logic_cluster/lc_2/in_1

T_5_5_wire_logic_cluster/lc_5/out
T_5_6_lc_trk_g1_5
T_5_6_wire_logic_cluster/lc_7/in_3

End 

Net : spi_slave_1.mosi_data_inZ0Z_15
T_5_1_wire_logic_cluster/lc_5/out
T_6_1_sp4_h_l_10
T_7_1_lc_trk_g2_2
T_7_1_wire_logic_cluster/lc_5/in_3

T_5_1_wire_logic_cluster/lc_5/out
T_5_1_lc_trk_g3_5
T_5_1_wire_logic_cluster/lc_6/in_0

End 

Net : sb_translator_1.rgb_data_tmpZ0Z_12
T_8_9_wire_logic_cluster/lc_2/out
T_9_6_sp4_v_t_45
T_9_7_lc_trk_g3_5
T_9_7_wire_logic_cluster/lc_3/in_3

End 

Net : sb_translator_1.rgb_data_tmpZ0Z_16
T_6_7_wire_logic_cluster/lc_1/out
T_7_7_sp4_h_l_2
T_9_7_lc_trk_g3_7
T_9_7_wire_logic_cluster/lc_7/in_3

End 

Net : sb_translator_1.rgb_data_tmpZ0Z_18
T_6_7_wire_logic_cluster/lc_0/out
T_7_7_sp4_h_l_0
T_9_7_lc_trk_g2_5
T_9_7_wire_logic_cluster/lc_4/in_3

End 

Net : sb_translator_1.rgb_data_tmpZ0Z_22
T_9_10_wire_logic_cluster/lc_1/out
T_10_10_sp4_h_l_2
T_12_10_lc_trk_g3_7
T_12_10_wire_logic_cluster/lc_7/in_3

End 

Net : sb_translator_1.rgb_data_tmpZ0Z_23
T_9_10_wire_logic_cluster/lc_0/out
T_10_10_sp4_h_l_0
T_12_10_lc_trk_g2_5
T_12_10_wire_logic_cluster/lc_2/in_3

End 

Net : sb_translator_1.rgb_data_tmpZ0Z_1
T_9_9_wire_logic_cluster/lc_4/out
T_10_9_sp4_h_l_8
T_11_9_lc_trk_g3_0
T_11_9_wire_logic_cluster/lc_6/in_3

End 

Net : sb_translator_1.rgb_data_tmpZ0Z_0
T_7_7_wire_logic_cluster/lc_6/out
T_7_7_sp4_h_l_1
T_9_7_lc_trk_g3_4
T_9_7_wire_logic_cluster/lc_0/in_3

End 

Net : sb_translator_1.rgb_data_tmpZ0Z_5
T_11_11_wire_logic_cluster/lc_1/out
T_11_7_sp4_v_t_39
T_11_9_lc_trk_g3_2
T_11_9_wire_logic_cluster/lc_4/in_3

End 

Net : mosi_data_out_0
T_5_5_wire_logic_cluster/lc_7/out
T_6_2_sp4_v_t_39
T_6_3_lc_trk_g3_7
T_6_3_wire_logic_cluster/lc_1/in_3

T_5_5_wire_logic_cluster/lc_7/out
T_5_6_lc_trk_g1_7
T_5_6_wire_logic_cluster/lc_0/in_0

T_5_5_wire_logic_cluster/lc_7/out
T_6_6_lc_trk_g3_7
T_6_6_wire_logic_cluster/lc_3/in_1

End 

Net : mosi_data_out_2
T_5_5_wire_logic_cluster/lc_2/out
T_5_1_sp4_v_t_41
T_5_3_lc_trk_g3_4
T_5_3_wire_logic_cluster/lc_4/in_3

T_5_5_wire_logic_cluster/lc_2/out
T_5_6_lc_trk_g1_2
T_5_6_wire_logic_cluster/lc_2/in_1

T_5_5_wire_logic_cluster/lc_2/out
T_6_6_lc_trk_g2_2
T_6_6_wire_logic_cluster/lc_5/in_1

End 

Net : sb_translator_1.rgb_data_tmpZ0Z_4
T_11_11_wire_logic_cluster/lc_3/out
T_11_8_sp4_v_t_46
T_11_9_lc_trk_g3_6
T_11_9_wire_logic_cluster/lc_2/in_3

End 

Net : mosi_data_out_3
T_5_5_wire_logic_cluster/lc_1/out
T_5_2_sp4_v_t_42
T_5_3_lc_trk_g2_2
T_5_3_wire_logic_cluster/lc_5/in_3

T_5_5_wire_logic_cluster/lc_1/out
T_5_6_lc_trk_g1_1
T_5_6_wire_logic_cluster/lc_3/in_3

T_5_5_wire_logic_cluster/lc_1/out
T_6_6_lc_trk_g2_1
T_6_6_wire_logic_cluster/lc_6/in_3

End 

Net : miso_data_in_14
T_5_13_wire_logic_cluster/lc_4/out
T_4_12_lc_trk_g3_4
T_4_12_wire_logic_cluster/lc_3/in_0

End 

Net : spi_slave_1.mosi_data_inZ0Z_21
T_2_3_wire_logic_cluster/lc_3/out
T_2_3_lc_trk_g3_3
T_2_3_wire_logic_cluster/lc_4/in_0

T_2_3_wire_logic_cluster/lc_3/out
T_2_4_lc_trk_g0_3
T_2_4_wire_logic_cluster/lc_6/in_3

End 

Net : spi_slave_1.mosi_data_inZ0Z_13
T_5_1_wire_logic_cluster/lc_3/out
T_5_1_lc_trk_g1_3
T_5_1_wire_logic_cluster/lc_4/in_0

T_5_1_wire_logic_cluster/lc_3/out
T_5_2_lc_trk_g1_3
T_5_2_wire_logic_cluster/lc_5/in_3

End 

Net : spi_slave_1.mosi_data_inZ0Z_11
T_5_1_wire_logic_cluster/lc_1/out
T_5_1_lc_trk_g3_1
T_5_1_wire_logic_cluster/lc_2/in_0

T_5_1_wire_logic_cluster/lc_1/out
T_5_2_lc_trk_g1_1
T_5_2_wire_logic_cluster/lc_3/in_3

End 

Net : spi_slave_1.mosi_data_inZ0Z_5
T_4_5_wire_logic_cluster/lc_5/out
T_4_5_lc_trk_g3_5
T_4_5_wire_logic_cluster/lc_6/in_0

T_4_5_wire_logic_cluster/lc_5/out
T_5_5_lc_trk_g1_5
T_5_5_wire_logic_cluster/lc_3/in_3

End 

Net : spi_slave_1.mosi_data_inZ0Z_3
T_4_5_wire_logic_cluster/lc_3/out
T_4_5_lc_trk_g1_3
T_4_5_wire_logic_cluster/lc_4/in_0

T_4_5_wire_logic_cluster/lc_3/out
T_5_5_lc_trk_g1_3
T_5_5_wire_logic_cluster/lc_1/in_3

End 

Net : sb_translator_1.instr_tmpZ1Z_2
T_6_6_wire_logic_cluster/lc_5/out
T_5_6_lc_trk_g3_5
T_5_6_wire_logic_cluster/lc_2/in_0

End 

Net : miso_en
T_1_11_wire_logic_cluster/lc_1/out
T_1_11_lc_trk_g0_1
T_1_11_wire_logic_cluster/lc_1/in_0

End 

Net : miso
T_2_13_wire_logic_cluster/lc_1/out
T_2_13_lc_trk_g0_1
T_2_13_wire_logic_cluster/lc_1/in_0

T_2_13_wire_logic_cluster/lc_1/out
T_3_11_sp4_v_t_46
T_3_15_lc_trk_g1_3
T_3_15_wire_io_cluster/io_0/D_OUT_0

End 

Net : led
T_11_7_wire_logic_cluster/lc_6/out
T_11_7_lc_trk_g2_6
T_11_7_wire_logic_cluster/lc_6/in_0

T_11_7_wire_logic_cluster/lc_6/out
T_12_4_sp4_v_t_37
T_12_0_span4_vert_37
T_12_0_lc_trk_g0_5
T_12_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : spi_slave_1.mosi_data_inZ0Z_19
T_2_3_wire_logic_cluster/lc_1/out
T_2_3_lc_trk_g3_1
T_2_3_wire_logic_cluster/lc_2/in_0

T_2_3_wire_logic_cluster/lc_1/out
T_2_4_lc_trk_g1_1
T_2_4_wire_logic_cluster/lc_3/in_3

End 

Net : sb_translator_1.instr_tmpZ0Z_20
T_1_9_wire_logic_cluster/lc_5/out
T_2_8_lc_trk_g3_5
T_2_8_wire_logic_cluster/lc_2/in_0

T_1_9_wire_logic_cluster/lc_5/out
T_1_9_lc_trk_g2_5
T_1_9_input_2_5
T_1_9_wire_logic_cluster/lc_5/in_2

End 

Net : miso_data_in_19
T_2_8_wire_logic_cluster/lc_1/out
T_2_9_lc_trk_g0_1
T_2_9_wire_logic_cluster/lc_0/in_1

End 

Net : sb_translator_1.instr_tmpZ1Z_1
T_6_6_wire_logic_cluster/lc_4/out
T_5_6_lc_trk_g2_4
T_5_6_wire_logic_cluster/lc_1/in_1

End 

Net : sb_translator_1.instr_tmpZ1Z_3
T_6_6_wire_logic_cluster/lc_6/out
T_5_6_lc_trk_g2_6
T_5_6_wire_logic_cluster/lc_3/in_1

End 

Net : sb_translator_1.instr_tmpZ0Z_7
T_4_6_wire_logic_cluster/lc_2/out
T_5_6_lc_trk_g0_2
T_5_6_wire_logic_cluster/lc_7/in_1

End 

Net : sb_translator_1.instr_tmpZ1Z_5
T_4_6_wire_logic_cluster/lc_0/out
T_5_6_lc_trk_g0_0
T_5_6_wire_logic_cluster/lc_5/in_1

End 

Net : spi_slave_1.mosi_data_inZ0Z_0
T_4_5_wire_logic_cluster/lc_0/out
T_5_5_lc_trk_g0_0
T_5_5_wire_logic_cluster/lc_7/in_1

T_4_5_wire_logic_cluster/lc_0/out
T_4_5_lc_trk_g2_0
T_4_5_wire_logic_cluster/lc_1/in_3

End 

Net : sb_translator_1.instr_tmpZ0Z_19
T_1_9_wire_logic_cluster/lc_4/out
T_1_9_lc_trk_g2_4
T_1_9_input_2_4
T_1_9_wire_logic_cluster/lc_4/in_2

T_1_9_wire_logic_cluster/lc_4/out
T_2_8_lc_trk_g2_4
T_2_8_wire_logic_cluster/lc_1/in_3

End 

Net : sb_translator_1.instr_tmpZ0Z_18
T_1_8_wire_logic_cluster/lc_5/out
T_1_8_lc_trk_g2_5
T_1_8_input_2_5
T_1_8_wire_logic_cluster/lc_5/in_2

T_1_8_wire_logic_cluster/lc_5/out
T_2_8_lc_trk_g0_5
T_2_8_wire_logic_cluster/lc_0/in_3

End 

Net : sb_translator_1.instr_tmpZ0Z_21
T_1_8_wire_logic_cluster/lc_4/out
T_1_8_lc_trk_g0_4
T_1_8_input_2_4
T_1_8_wire_logic_cluster/lc_4/in_2

T_1_8_wire_logic_cluster/lc_4/out
T_2_8_lc_trk_g0_4
T_2_8_wire_logic_cluster/lc_3/in_3

End 

Net : sb_translator_1.instr_tmpZ0Z_22
T_2_7_wire_logic_cluster/lc_7/out
T_2_7_lc_trk_g2_7
T_2_7_input_2_7
T_2_7_wire_logic_cluster/lc_7/in_2

T_2_7_wire_logic_cluster/lc_7/out
T_2_8_lc_trk_g0_7
T_2_8_wire_logic_cluster/lc_4/in_3

End 

Net : sb_translator_1.instr_tmpZ0Z_23
T_1_8_wire_logic_cluster/lc_2/out
T_1_8_lc_trk_g2_2
T_1_8_input_2_2
T_1_8_wire_logic_cluster/lc_2/in_2

T_1_8_wire_logic_cluster/lc_2/out
T_2_8_lc_trk_g0_2
T_2_8_wire_logic_cluster/lc_5/in_3

End 

Net : miso_data_in_22
T_2_8_wire_logic_cluster/lc_4/out
T_2_9_lc_trk_g0_4
T_2_9_wire_logic_cluster/lc_3/in_3

End 

Net : miso_data_in_23
T_2_8_wire_logic_cluster/lc_5/out
T_2_9_lc_trk_g0_5
T_2_9_wire_logic_cluster/lc_4/in_3

End 

Net : spi_slave_1.mosi_data_inZ0Z_20
T_2_3_wire_logic_cluster/lc_2/out
T_2_3_lc_trk_g2_2
T_2_3_wire_logic_cluster/lc_3/in_3

T_2_3_wire_logic_cluster/lc_2/out
T_2_4_lc_trk_g0_2
T_2_4_wire_logic_cluster/lc_5/in_3

End 

Net : spi_slave_1.mosi_data_inZ0Z_10
T_5_1_wire_logic_cluster/lc_0/out
T_5_1_lc_trk_g2_0
T_5_1_wire_logic_cluster/lc_1/in_3

T_5_1_wire_logic_cluster/lc_0/out
T_5_2_lc_trk_g1_0
T_5_2_wire_logic_cluster/lc_2/in_3

End 

Net : sb_translator_1.instr_tmpZ1Z_0
T_6_6_wire_logic_cluster/lc_3/out
T_5_6_lc_trk_g2_3
T_5_6_wire_logic_cluster/lc_0/in_3

End 

Net : spi_slave_1.mosi_data_inZ0Z_12
T_5_1_wire_logic_cluster/lc_2/out
T_5_1_lc_trk_g2_2
T_5_1_wire_logic_cluster/lc_3/in_3

T_5_1_wire_logic_cluster/lc_2/out
T_5_2_lc_trk_g1_2
T_5_2_wire_logic_cluster/lc_4/in_3

End 

Net : sb_translator_1.instr_tmpZ1Z_4
T_6_6_wire_logic_cluster/lc_7/out
T_5_6_lc_trk_g2_7
T_5_6_wire_logic_cluster/lc_4/in_3

End 

Net : spi_slave_1.mosi_data_inZ0Z_14
T_5_1_wire_logic_cluster/lc_4/out
T_5_1_lc_trk_g0_4
T_5_1_wire_logic_cluster/lc_5/in_3

T_5_1_wire_logic_cluster/lc_4/out
T_5_2_lc_trk_g1_4
T_5_2_wire_logic_cluster/lc_6/in_3

End 

Net : sb_translator_1.rgb_data_tmpZ0Z_20
T_11_10_wire_logic_cluster/lc_6/out
T_11_9_lc_trk_g0_6
T_11_9_wire_logic_cluster/lc_5/in_3

End 

Net : spi_slave_1.mosi_bufferZ0Z_0
T_4_13_wire_logic_cluster/lc_5/out
T_4_13_lc_trk_g2_5
T_4_13_wire_logic_cluster/lc_2/in_3

End 

Net : spi_slave_1.mosi_data_inZ0Z_2
T_4_5_wire_logic_cluster/lc_2/out
T_4_5_lc_trk_g2_2
T_4_5_wire_logic_cluster/lc_3/in_3

T_4_5_wire_logic_cluster/lc_2/out
T_5_5_lc_trk_g1_2
T_5_5_wire_logic_cluster/lc_2/in_3

End 

Net : spi_slave_1.mosi_data_inZ0Z_18
T_2_3_wire_logic_cluster/lc_0/out
T_2_3_lc_trk_g2_0
T_2_3_wire_logic_cluster/lc_1/in_3

T_2_3_wire_logic_cluster/lc_0/out
T_2_4_lc_trk_g1_0
T_2_4_wire_logic_cluster/lc_2/in_3

End 

Net : miso_data_in_10
T_5_13_wire_logic_cluster/lc_0/out
T_5_12_lc_trk_g1_0
T_5_12_wire_logic_cluster/lc_2/in_3

End 

Net : miso_data_in_11
T_5_13_wire_logic_cluster/lc_1/out
T_5_12_lc_trk_g1_1
T_5_12_wire_logic_cluster/lc_3/in_3

End 

Net : miso_data_in_12
T_5_13_wire_logic_cluster/lc_2/out
T_5_12_lc_trk_g1_2
T_5_12_wire_logic_cluster/lc_4/in_3

End 

Net : miso_data_in_13
T_5_13_wire_logic_cluster/lc_3/out
T_4_12_lc_trk_g2_3
T_4_12_wire_logic_cluster/lc_4/in_3

End 

Net : spi_slave_1.mosi_data_inZ0Z_22
T_2_3_wire_logic_cluster/lc_4/out
T_2_3_lc_trk_g0_4
T_2_3_wire_logic_cluster/lc_5/in_3

T_2_3_wire_logic_cluster/lc_4/out
T_2_4_lc_trk_g0_4
T_2_4_wire_logic_cluster/lc_7/in_3

End 

Net : miso_data_in_15
T_5_13_wire_logic_cluster/lc_5/out
T_5_12_lc_trk_g1_5
T_5_12_wire_logic_cluster/lc_5/in_3

End 

Net : miso_data_in_16
T_5_13_wire_logic_cluster/lc_6/out
T_5_12_lc_trk_g1_6
T_5_12_wire_logic_cluster/lc_6/in_3

End 

Net : miso_data_in_17
T_5_13_wire_logic_cluster/lc_7/out
T_5_12_lc_trk_g1_7
T_5_12_wire_logic_cluster/lc_7/in_3

End 

Net : spi_slave_1.mosi_data_inZ0Z_23
T_2_3_wire_logic_cluster/lc_5/out
T_2_4_lc_trk_g1_5
T_2_4_wire_logic_cluster/lc_1/in_3

End 

Net : spi_slave_1.mosi_data_inZ0Z_4
T_4_5_wire_logic_cluster/lc_4/out
T_4_5_lc_trk_g0_4
T_4_5_wire_logic_cluster/lc_5/in_3

T_4_5_wire_logic_cluster/lc_4/out
T_5_5_lc_trk_g1_4
T_5_5_wire_logic_cluster/lc_6/in_3

End 

Net : miso_data_in_8
T_2_8_wire_logic_cluster/lc_6/out
T_2_9_lc_trk_g1_6
T_2_9_wire_logic_cluster/lc_6/in_3

End 

Net : spi_slave_1.mosi_data_inZ0Z_6
T_4_5_wire_logic_cluster/lc_6/out
T_4_5_lc_trk_g2_6
T_4_5_wire_logic_cluster/lc_7/in_3

T_4_5_wire_logic_cluster/lc_6/out
T_5_5_lc_trk_g1_6
T_5_5_wire_logic_cluster/lc_4/in_3

End 

Net : miso_data_in_20
T_2_8_wire_logic_cluster/lc_2/out
T_2_9_lc_trk_g0_2
T_2_9_wire_logic_cluster/lc_1/in_3

End 

Net : miso_data_in_21
T_2_8_wire_logic_cluster/lc_3/out
T_2_9_lc_trk_g0_3
T_2_9_wire_logic_cluster/lc_2/in_3

End 

Net : ram_we_5
T_4_7_wire_logic_cluster/lc_3/out
T_3_6_lc_trk_g3_3
T_3_6_wire_bram/ram/WCLKE

End 

Net : reset_n_i
T_4_6_wire_logic_cluster/lc_4/out
T_4_4_sp4_v_t_37
T_4_0_span4_vert_37
T_0_1_sp4_v_t_23
T_3_0_lc_trk_g1_6
T_3_0_wire_gbuf/in

End 

Net : cs_n
T_2_15_wire_io_cluster/io_1/D_IN_0
T_2_9_sp12_v_t_23
T_2_12_lc_trk_g2_3
T_2_12_input_2_5
T_2_12_wire_logic_cluster/lc_5/in_2

T_2_15_wire_io_cluster/io_1/D_IN_0
T_2_9_sp12_v_t_23
T_2_12_lc_trk_g2_3
T_2_12_wire_logic_cluster/lc_3/in_0

T_2_15_wire_io_cluster/io_1/D_IN_0
T_2_9_sp12_v_t_23
T_2_11_lc_trk_g2_4
T_2_11_input_2_6
T_2_11_wire_logic_cluster/lc_6/in_2

T_2_15_wire_io_cluster/io_1/D_IN_0
T_2_9_sp12_v_t_23
T_2_11_lc_trk_g3_4
T_2_11_input_2_1
T_2_11_wire_logic_cluster/lc_1/in_2

T_2_15_wire_io_cluster/io_1/D_IN_0
T_2_13_sp4_v_t_41
T_3_13_sp4_h_l_9
T_4_13_lc_trk_g2_1
T_4_13_wire_logic_cluster/lc_5/in_0

T_2_15_wire_io_cluster/io_1/D_IN_0
T_2_13_sp4_v_t_41
T_3_13_sp4_h_l_9
T_4_13_lc_trk_g2_1
T_4_13_wire_logic_cluster/lc_2/in_1

T_2_15_wire_io_cluster/io_1/D_IN_0
T_2_13_sp4_v_t_41
T_2_9_sp4_v_t_37
T_1_11_lc_trk_g1_0
T_1_11_input_2_1
T_1_11_wire_logic_cluster/lc_1/in_2

T_2_15_wire_io_cluster/io_1/D_IN_0
T_2_9_sp12_v_t_23
T_0_9_sp12_h_l_19
T_1_9_lc_trk_g0_7
T_1_9_input_2_1
T_1_9_wire_logic_cluster/lc_1/in_2

T_2_15_wire_io_cluster/io_1/D_IN_0
T_2_13_sp12_v_t_23
T_2_1_sp12_v_t_23
T_3_1_sp12_h_l_0
T_4_1_lc_trk_g0_4
T_4_1_wire_logic_cluster/lc_7/in_1

End 

Net : clk_spi
T_2_15_wire_io_cluster/io_0/D_IN_0
T_2_7_sp12_v_t_23
T_2_11_lc_trk_g2_0
T_2_11_wire_logic_cluster/lc_0/in_0

End 

Net : clk_sb
T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_3_1_wire_bram/ram/RCLK

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_3_2_wire_bram/ram/WCLK

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_3_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_3_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_3_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_3_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_3_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_3_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_3_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_3_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_4_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_4_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_4_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_4_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_4_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_4_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_4_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_4_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_3_3_wire_bram/ram/RCLK

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_3_4_wire_bram/ram/WCLK

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_4_2_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_4_2_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_1_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_1_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_1_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_1_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_1_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_1_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_1_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_1_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_2_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_2_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_2_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_2_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_2_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_2_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_2_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_6_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_6_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_6_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_6_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_6_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_6_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_6_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_3_5_wire_bram/ram/RCLK

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_3_6_wire_bram/ram/WCLK

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_3_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_3_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_3_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_3_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_3_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_3_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_3_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_3_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_7_1_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_1_8_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_1_8_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_1_8_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_7_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_7_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_7_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_7_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_4_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_4_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_4_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_4_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_4_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_4_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_4_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_4_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_4_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_4_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_4_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_6_3_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_6_3_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_0_10_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_1_9_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_1_9_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_1_9_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_8_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_8_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_8_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_8_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_8_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_8_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_8_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_8_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_3_7_wire_bram/ram/RCLK

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_3_8_wire_bram/ram/WCLK

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_4_6_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_4_6_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_4_6_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_10_1_wire_bram/ram/RCLK

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_10_2_wire_bram/ram/WCLK

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_1_10_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_1_10_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_1_10_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_1_10_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_1_10_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_9_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_9_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_9_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_9_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_9_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_9_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_9_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_9_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_4_7_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_4_7_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_4_7_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_4_7_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_4_7_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_4_7_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_6_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_6_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_6_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_6_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_6_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_6_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_6_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_6_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_6_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_6_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_6_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_6_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_6_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_6_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_6_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_6_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_7_4_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_7_4_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_7_4_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_7_4_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_7_4_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_7_4_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_7_4_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_7_4_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_1_11_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_1_11_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_3_10_wire_bram/ram/WCLK

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_3_9_wire_bram/ram/RCLK

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_4_8_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_7_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_7_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_7_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_7_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_7_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_7_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_7_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_7_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_6_6_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_6_6_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_6_6_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_6_6_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_6_6_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_7_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_7_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_7_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_7_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_7_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_7_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_7_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_7_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_9_3_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_9_3_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_10_3_wire_bram/ram/RCLK

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_10_4_wire_bram/ram/WCLK

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_1_12_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_1_12_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_1_12_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_1_12_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_11_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_11_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_11_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_8_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_8_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_8_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_8_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_8_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_6_7_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_6_7_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_7_6_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_8_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_9_4_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_9_4_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_11_3_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_3_11_wire_bram/ram/RCLK

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_3_12_wire_bram/ram/WCLK

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_6_8_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_6_8_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_6_8_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_6_8_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_7_7_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_7_7_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_9_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_9_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_9_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_10_5_wire_bram/ram/RCLK

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_10_6_wire_bram/ram/WCLK

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_12_3_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_2_13_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_4_11_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_4_11_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_4_11_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_4_11_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_4_11_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_4_11_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_10_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_10_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_10_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_10_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_10_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_10_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_10_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_10_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_6_9_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_6_9_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_9_6_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_11_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_11_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_11_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_11_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_11_5_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_12_4_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_12_4_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_3_13_wire_bram/ram/RCLK

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_3_14_wire_bram/ram/WCLK

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_4_12_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_4_12_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_9_7_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_9_7_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_9_7_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_9_7_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_9_7_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_9_7_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_10_7_wire_bram/ram/RCLK

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_10_8_wire_bram/ram/WCLK

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_11_6_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_11_6_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_11_6_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_4_13_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_4_13_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_12_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_12_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_12_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_12_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_12_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_12_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_12_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_12_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_7_10_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_7_10_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_7_10_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_8_9_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_8_9_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_8_9_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_8_9_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_11_7_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_13_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_13_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_13_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_13_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_13_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_13_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_13_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_5_13_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_6_12_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_7_11_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_9_9_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_9_9_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_9_9_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_9_9_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_10_10_wire_bram/ram/WCLK

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_10_9_wire_bram/ram/RCLK

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_11_8_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_13_6_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_9_10_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_9_10_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_9_10_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_9_10_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_9_10_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_11_9_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_11_9_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_11_9_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_11_9_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_11_9_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_11_9_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_11_9_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_11_9_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_12_8_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_12_8_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_12_8_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_13_7_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_13_7_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_13_7_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_9_11_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_9_11_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_9_11_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_9_11_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_9_11_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_9_11_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_10_11_wire_bram/ram/RCLK

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_10_12_wire_bram/ram/WCLK

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_11_10_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_12_9_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_11_11_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_11_11_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_12_10_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_12_10_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_12_10_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_12_10_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_13_9_wire_logic_cluster/lc_3/clk

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_10_13_wire_bram/ram/RCLK

T_0_0_wire_hf_osc/CLKHF
T_0_0_clkhf
T_0_0_glb_netwk_4
T_10_14_wire_bram/ram/WCLK

End 

Net : CONSTANT_ONE_NET
T_2_2_wire_logic_cluster/lc_5/out
T_3_1_lc_trk_g3_5
T_3_1_wire_bram/ram/RE

T_2_2_wire_logic_cluster/lc_5/out
T_3_2_lc_trk_g1_5
T_3_2_wire_bram/ram/WE

T_2_2_wire_logic_cluster/lc_5/out
T_3_3_lc_trk_g3_5
T_3_3_wire_bram/ram/RE

T_2_2_wire_logic_cluster/lc_5/out
T_2_0_span4_vert_39
T_3_4_sp4_h_l_8
T_3_4_lc_trk_g1_5
T_3_4_wire_bram/ram/WE

T_2_2_wire_logic_cluster/lc_5/out
T_1_2_sp4_h_l_2
T_0_2_sp4_v_t_39
T_0_3_lc_trk_g2_7
T_0_3_wire_con_box/lc_4/in_1
T_0_0_wire_hf_osc/CLKHFEN

T_2_2_wire_logic_cluster/lc_5/out
T_1_2_sp4_h_l_2
T_0_2_sp4_v_t_39
T_0_3_lc_trk_g3_7
T_0_3_wire_con_box/lc_5/in_1
T_0_0_wire_hf_osc/CLKHFPU

T_2_2_wire_logic_cluster/lc_5/out
T_2_1_sp4_v_t_42
T_3_5_sp4_h_l_1
T_3_5_lc_trk_g0_4
T_3_5_wire_bram/ram/RE

T_2_2_wire_logic_cluster/lc_5/out
T_1_2_sp4_h_l_2
T_0_2_sp4_v_t_39
T_1_6_sp4_h_l_8
T_3_6_lc_trk_g3_5
T_3_6_wire_bram/ram/WE

T_2_2_wire_logic_cluster/lc_5/out
T_1_2_sp4_h_l_2
T_0_2_sp4_v_t_39
T_1_6_sp4_h_l_8
T_4_6_sp4_v_t_45
T_3_7_lc_trk_g3_5
T_3_7_wire_bram/ram/RE

T_2_2_wire_logic_cluster/lc_5/out
T_3_1_sp4_v_t_43
T_3_5_sp4_v_t_44
T_3_8_lc_trk_g0_4
T_3_8_wire_bram/ram/WE

T_2_2_wire_logic_cluster/lc_5/out
T_3_1_sp4_v_t_43
T_3_5_sp4_v_t_44
T_3_9_sp4_v_t_44
T_3_10_lc_trk_g2_4
T_3_10_wire_bram/ram/WE

T_2_2_wire_logic_cluster/lc_5/out
T_1_2_sp4_h_l_2
T_0_2_sp4_v_t_39
T_1_6_sp4_h_l_8
T_4_6_sp4_v_t_45
T_3_9_lc_trk_g3_5
T_3_9_wire_bram/ram/RE

T_2_2_wire_logic_cluster/lc_5/out
T_3_1_sp4_v_t_43
T_4_1_sp4_h_l_6
T_8_1_sp4_h_l_9
T_10_1_lc_trk_g2_4
T_10_1_wire_bram/ram/RE

T_2_2_wire_logic_cluster/lc_5/out
T_2_2_sp12_h_l_1
T_10_2_sp4_h_l_8
T_10_2_lc_trk_g1_5
T_10_2_wire_bram/ram/WE

T_2_2_wire_logic_cluster/lc_5/out
T_2_0_span4_vert_39
T_3_4_sp4_h_l_8
T_7_4_sp4_h_l_8
T_10_0_span4_vert_45
T_10_3_lc_trk_g1_5
T_10_3_wire_bram/ram/RE

T_2_2_wire_logic_cluster/lc_5/out
T_2_0_span4_vert_39
T_3_4_sp4_h_l_8
T_7_4_sp4_h_l_8
T_11_4_sp4_h_l_4
T_10_4_lc_trk_g0_4
T_10_4_wire_bram/ram/WE

T_2_2_wire_logic_cluster/lc_5/out
T_3_1_sp4_v_t_43
T_3_5_sp4_v_t_44
T_3_9_sp4_v_t_40
T_3_11_lc_trk_g3_5
T_3_11_wire_bram/ram/RE

T_2_2_wire_logic_cluster/lc_5/out
T_3_1_sp4_v_t_43
T_3_5_sp4_v_t_44
T_3_9_sp4_v_t_44
T_3_12_lc_trk_g0_4
T_3_12_wire_bram/ram/WE

T_2_2_wire_logic_cluster/lc_5/out
T_2_0_span4_vert_39
T_3_4_sp4_h_l_8
T_7_4_sp4_h_l_8
T_10_4_sp4_v_t_36
T_10_5_lc_trk_g2_4
T_10_5_wire_bram/ram/RE

T_2_2_wire_logic_cluster/lc_5/out
T_2_0_span4_vert_39
T_3_4_sp4_h_l_8
T_7_4_sp4_h_l_8
T_10_0_span4_vert_45
T_10_4_sp4_v_t_41
T_10_6_lc_trk_g2_4
T_10_6_wire_bram/ram/WE

T_2_2_wire_logic_cluster/lc_5/out
T_3_1_sp4_v_t_43
T_3_5_sp4_v_t_44
T_3_9_sp4_v_t_40
T_3_13_lc_trk_g1_5
T_3_13_wire_bram/ram/RE

T_2_2_wire_logic_cluster/lc_5/out
T_3_1_sp4_v_t_43
T_3_5_sp4_v_t_44
T_3_9_sp4_v_t_44
T_3_13_sp4_v_t_44
T_3_14_lc_trk_g2_4
T_3_14_wire_bram/ram/WE

T_2_2_wire_logic_cluster/lc_5/out
T_2_0_span4_vert_39
T_3_4_sp4_h_l_8
T_7_4_sp4_h_l_8
T_11_4_sp4_h_l_4
T_12_4_lc_trk_g2_4
T_12_4_wire_logic_cluster/lc_4/in_0

T_2_2_wire_logic_cluster/lc_5/out
T_2_0_span4_vert_39
T_3_4_sp4_h_l_8
T_7_4_sp4_h_l_8
T_10_4_sp4_v_t_36
T_10_7_lc_trk_g0_4
T_10_7_wire_bram/ram/RE

T_2_2_wire_logic_cluster/lc_5/out
T_2_0_span4_vert_39
T_3_4_sp4_h_l_8
T_7_4_sp4_h_l_8
T_10_0_span4_vert_45
T_10_4_sp4_v_t_41
T_10_8_lc_trk_g0_4
T_10_8_wire_bram/ram/WE

T_2_2_wire_logic_cluster/lc_5/out
T_2_1_sp4_v_t_42
T_3_5_sp4_h_l_1
T_7_5_sp4_h_l_4
T_11_5_sp4_h_l_0
T_12_5_lc_trk_g3_0
T_12_5_input_2_3
T_12_5_wire_logic_cluster/lc_3/in_2

T_2_2_wire_logic_cluster/lc_5/out
T_2_1_sp4_v_t_42
T_3_5_sp4_h_l_1
T_7_5_sp4_h_l_4
T_11_5_sp4_h_l_4
T_12_5_lc_trk_g2_4
T_12_5_input_2_2
T_12_5_wire_logic_cluster/lc_2/in_2

T_2_2_wire_logic_cluster/lc_5/out
T_2_1_sp4_v_t_42
T_3_5_sp4_h_l_1
T_7_5_sp4_h_l_4
T_11_5_sp4_h_l_4
T_12_5_lc_trk_g2_4
T_12_5_input_2_4
T_12_5_wire_logic_cluster/lc_4/in_2

T_2_2_wire_logic_cluster/lc_5/out
T_2_1_sp4_v_t_42
T_3_5_sp4_h_l_1
T_7_5_sp4_h_l_4
T_11_5_sp4_h_l_0
T_12_5_lc_trk_g3_0
T_12_5_input_2_5
T_12_5_wire_logic_cluster/lc_5/in_2

T_2_2_wire_logic_cluster/lc_5/out
T_2_0_span4_vert_39
T_3_4_sp4_h_l_8
T_7_4_sp4_h_l_8
T_10_0_span4_vert_45
T_10_4_sp4_v_t_41
T_10_8_sp4_v_t_41
T_10_10_lc_trk_g2_4
T_10_10_wire_bram/ram/WE

T_2_2_wire_logic_cluster/lc_5/out
T_2_1_sp4_v_t_42
T_3_5_sp4_h_l_1
T_7_5_sp4_h_l_4
T_10_5_sp4_v_t_41
T_10_9_lc_trk_g0_4
T_10_9_wire_bram/ram/RE

T_2_2_wire_logic_cluster/lc_5/out
T_2_0_span4_vert_39
T_3_4_sp4_h_l_8
T_7_4_sp4_h_l_8
T_10_4_sp4_v_t_36
T_10_8_sp4_v_t_44
T_10_11_lc_trk_g0_4
T_10_11_wire_bram/ram/RE

T_2_2_wire_logic_cluster/lc_5/out
T_2_0_span4_vert_39
T_3_4_sp4_h_l_8
T_7_4_sp4_h_l_8
T_10_0_span4_vert_45
T_10_4_sp4_v_t_41
T_10_8_sp4_v_t_41
T_10_12_lc_trk_g0_4
T_10_12_wire_bram/ram/WE

T_2_2_wire_logic_cluster/lc_5/out
T_2_1_sp4_v_t_42
T_3_5_sp4_h_l_1
T_7_5_sp4_h_l_4
T_10_5_sp4_v_t_41
T_10_9_sp4_v_t_41
T_10_13_lc_trk_g0_4
T_10_13_wire_bram/ram/RE

T_2_2_wire_logic_cluster/lc_5/out
T_2_0_span4_vert_39
T_3_4_sp4_h_l_8
T_7_4_sp4_h_l_8
T_10_0_span4_vert_45
T_10_4_sp4_v_t_41
T_10_8_sp4_v_t_41
T_10_12_sp4_v_t_41
T_10_14_lc_trk_g2_4
T_10_14_wire_bram/ram/WE

End 

Net : bfn_7_4_0_
Net : bfn_1_10_0_
Net : reset_n
T_10_15_wire_io_cluster/io_1/D_IN_0
T_10_12_sp4_v_t_44
T_7_12_sp4_h_l_3
T_3_12_sp4_h_l_11
T_2_12_lc_trk_g0_3
T_2_12_wire_logic_cluster/lc_4/in_1

T_10_15_wire_io_cluster/io_1/D_IN_0
T_10_15_span4_horz_r_2
T_10_11_sp4_h_l_10
T_6_11_sp4_h_l_6
T_5_7_sp4_v_t_43
T_5_3_sp4_v_t_39
T_4_6_lc_trk_g2_7
T_4_6_wire_logic_cluster/lc_4/in_3

End 

Net : sb_translator_1.state56_a_5_44_cascade_
T_7_3_wire_logic_cluster/lc_6/ltout
T_7_3_wire_logic_cluster/lc_7/in_2

End 

Net : sb_translator_1.num_leds_RNIRUGTZ0Z_10_cascade_
T_6_4_wire_logic_cluster/lc_1/ltout
T_6_4_wire_logic_cluster/lc_2/in_2

End 

Net : sb_translator_1.cnt_leds_RNI15HTZ0Z_13_cascade_
T_8_6_wire_logic_cluster/lc_6/ltout
T_8_6_wire_logic_cluster/lc_7/in_2

End 

Net : sb_translator_1.num_leds_RNIHKEQZ0Z_9_cascade_
T_6_4_wire_logic_cluster/lc_4/ltout
T_6_4_wire_logic_cluster/lc_5/in_2

End 

Net : reset_n_i_g
T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_2_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_2_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_1_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_1_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_1_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_1_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_1_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_1_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_1_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_1_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_3_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_3_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_3_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_3_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_3_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_3_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_3_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_3_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_2_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_2_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_2_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_2_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_2_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_2_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_2_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_4_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_4_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_4_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_4_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_4_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_4_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_4_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_4_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_3_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_3_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_3_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_3_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_3_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_3_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_3_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_3_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_1_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_4_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_4_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_4_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_3_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_3_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_6_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_6_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_6_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_6_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_6_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_6_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_6_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_6_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_6_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_6_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_7_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_7_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_7_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_7_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_7_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_7_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_7_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_7_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_7_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_7_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_4_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_4_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_4_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_4_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_4_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_4_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_4_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_4_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_8_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_8_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_8_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_8_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_8_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_8_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_8_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_8_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_8_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_7_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_7_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_7_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_7_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_7_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_7_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_7_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_7_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_6_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_6_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_6_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_6_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_6_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_3_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_3_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_8_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_8_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_8_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_8_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_8_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_8_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_8_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_8_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_7_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_7_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_6_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_4_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_4_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_3_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_9_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_9_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_9_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_8_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_8_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_8_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_8_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_7_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_7_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_3_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_10_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_10_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_10_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_10_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_10_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_10_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_10_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_10_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_10_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_10_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_10_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_10_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_10_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_9_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_9_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_6_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_11_glb2local_1
T_2_11_lc_trk_g0_5
T_2_11_wire_logic_cluster/lc_2/in_1

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_0_10_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_5_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_4_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_4_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_11_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_11_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_7_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_7_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_7_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_7_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_7_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_7_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_6_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_6_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_6_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_13_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_13_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_13_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_10_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_10_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_10_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_9_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_9_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_9_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_9_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_12_glb2local_0
T_1_12_lc_trk_g0_4
T_1_12_input_2_6
T_1_12_wire_logic_cluster/lc_6/in_2

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_12_glb2local_0
T_1_12_lc_trk_g0_4
T_1_12_wire_logic_cluster/lc_5/in_1

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_12_glb2local_3
T_1_12_lc_trk_g0_7
T_1_12_wire_logic_cluster/lc_3/in_0

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_12_glb2local_0
T_1_12_lc_trk_g0_4
T_1_12_wire_logic_cluster/lc_4/in_0

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_7_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_13_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_13_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_13_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_13_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_13_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_13_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_13_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_13_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_12_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_11_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_9_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_9_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_9_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_9_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_8_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_6_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_10_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_10_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_10_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_10_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_10_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_9_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_9_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_9_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_9_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_9_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_9_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_9_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_9_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_8_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_8_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_8_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_7_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_7_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_7_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_11_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_11_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_11_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_11_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_11_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_11_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_10_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_9_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_11_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_11_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_10_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_10_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_10_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_10_wire_logic_cluster/lc_5/s_r

T_3_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_9_wire_logic_cluster/lc_5/s_r

End 

Net : sb_translator_1.cnt_leds_RNIQ7VEZ0Z_7_cascade_
T_7_2_wire_logic_cluster/lc_5/ltout
T_7_2_wire_logic_cluster/lc_6/in_2

End 

Net : sb_translator_1.cnt_leds_RNIN4VEZ0Z_6_cascade_
T_7_2_wire_logic_cluster/lc_3/ltout
T_7_2_wire_logic_cluster/lc_4/in_2

End 

Net : sb_translator_1.cnt_leds_RNIK1VEZ0Z_5_cascade_
T_7_2_wire_logic_cluster/lc_1/ltout
T_7_2_wire_logic_cluster/lc_2/in_2

End 

Net : sb_translator_1.cnt_leds_RNIERUEZ0Z_3_cascade_
T_7_3_wire_logic_cluster/lc_3/ltout
T_7_3_wire_logic_cluster/lc_4/in_2

End 

Net : sb_translator_1.cnt_leds_RNIBOUEZ0Z_2_cascade_
T_7_3_wire_logic_cluster/lc_1/ltout
T_7_3_wire_logic_cluster/lc_2/in_2

End 

Net : sb_translator_1.cnt_leds_RNI48HTZ0Z_14_cascade_
T_8_6_wire_logic_cluster/lc_3/ltout
T_8_6_wire_logic_cluster/lc_4/in_2

End 

Net : mosi
T_10_15_wire_io_cluster/io_0/D_IN_0
T_9_15_span4_horz_r_0
T_5_15_span4_horz_r_0
T_5_11_sp4_v_t_36
T_4_13_lc_trk_g1_1
T_4_13_wire_logic_cluster/lc_5/in_3

End 

