;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 7/8/2014 3:01:27 PM
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0x000000041C56  	GOTO	_main
0x0004	0x000000  	0
0x0006	0x000000  	0
0x0008	0x000000  	0
0x000A	0x000000  	0
0x000C	0x000000  	0
0x000E	0x000000  	0
0x0010	0x000000  	0
0x0012	0x000000  	0
0x0014	0x000000  	0
0x0016	0x000000  	0
0x0018	0x000000  	0
0x001A	0x001C2A  	7210
0x001C	0x000000  	0
0x001E	0x000000  	0
0x0020	0x000000  	0
0x0022	0x000000  	0
0x0024	0x000000  	0
0x0026	0x000000  	0
0x0028	0x000000  	0
0x002A	0x001BAC  	7084
0x002C	0x000000  	0
0x002E	0x000000  	0
0x0030	0x000000  	0
0x0032	0x000000  	0
0x0034	0x000000  	0
0x0036	0x000000  	0
0x0038	0x000000  	0
0x003A	0x000000  	0
0x003C	0x000000  	0
0x003E	0x000000  	0
0x0040	0x000000  	0
0x0042	0x000000  	0
0x0044	0x000000  	0
0x0046	0x000000  	0
0x0048	0x000000  	0
0x004A	0x000000  	0
0x004C	0x000000  	0
0x004E	0x000000  	0
0x0050	0x001AEE  	6894
0x0052	0x000000  	0
0x0054	0x000000  	0
0x0056	0x000000  	0
0x0058	0x000000  	0
0x005A	0x000000  	0
0x005C	0x000000  	0
0x005E	0x000000  	0
0x0060	0x000000  	0
0x0062	0x000000  	0
0x0064	0x000000  	0
0x0066	0x000000  	0
0x0068	0x000000  	0
0x006A	0x000000  	0
0x006C	0x000000  	0
0x006E	0x000000  	0
0x0070	0x000000  	0
0x0072	0x000000  	0
0x0074	0x000000  	0
0x0076	0x000000  	0
0x0078	0x000000  	0
0x007A	0x000000  	0
0x007C	0x000000  	0
0x007E	0x000000  	0
0x0080	0x000000  	0
0x0082	0x000000  	0
0x0084	0x000000  	0
0x0086	0x000000  	0
0x0088	0x000000  	0
0x008A	0x000000  	0
0x008C	0x000000  	0
0x008E	0x000000  	0
0x0090	0x000000  	0
0x0092	0x000000  	0
0x0094	0x000000  	0
0x0096	0x000000  	0
0x0098	0x000000  	0
0x009A	0x000000  	0
0x009C	0x000000  	0
0x009E	0x000000  	0
0x00A0	0x000000  	0
0x00A2	0x000000  	0
0x00A4	0x000000  	0
0x00A6	0x000000  	0
0x00A8	0x000000  	0
0x00AA	0x000000  	0
0x00AC	0x000000  	0
0x00AE	0x000000  	0
0x00B0	0x000000  	0
0x00B2	0x000000  	0
0x00B4	0x000000  	0
0x00B6	0x000000  	0
0x00B8	0x001E36  	7734
0x00BA	0x000000  	0
0x00BC	0x000000  	0
0x00BE	0x000000  	0
0x00C0	0x000000  	0
0x00C2	0x000000  	0
0x00C4	0x001DDE  	7646
0x00C6	0x000000  	0
0x00C8	0x000000  	0
0x00CA	0x000000  	0
0x00CC	0x000000  	0
0x00CE	0x000000  	0
0x00D0	0x000000  	0
0x00D2	0x000000  	0
0x00D4	0x000000  	0
0x00D6	0x000000  	0
0x00D8	0x000000  	0
0x00DA	0x000000  	0
0x00DC	0x000000  	0
0x00DE	0x000000  	0
0x00E0	0x000000  	0
0x00E2	0x000000  	0
0x00E4	0x000000  	0
0x00E6	0x000000  	0
0x00E8	0x000000  	0
0x00EA	0x000000  	0
0x00EC	0x000000  	0
0x00EE	0x000000  	0
0x00F0	0x000000  	0
0x00F2	0x000000  	0
0x00F4	0x000000  	0
0x00F6	0x000000  	0
0x00F8	0x000000  	0
0x00FA	0x000000  	0
0x00FC	0x000000  	0
0x00FE	0x000000  	0
0x0100	0x000000  	0
0x0102	0x000000  	0
0x0104	0x000000  	0
0x0106	0x000000  	0
0x0108	0x000000  	0
0x010A	0x000000  	0
0x010C	0x000000  	0
0x010E	0x000000  	0
0x0110	0x000000  	0
0x0112	0x000000  	0
0x0114	0x000000  	0
0x0116	0x000000  	0
0x0118	0x000000  	0
0x011A	0x000000  	0
0x011C	0x000000  	0
0x011E	0x000000  	0
0x0120	0x000000  	0
0x0122	0x000000  	0
0x0124	0x000000  	0
0x0126	0x000000  	0
0x0128	0x000000  	0
0x012A	0x000000  	0
0x012C	0x000000  	0
0x012E	0x000000  	0
0x0130	0x000000  	0
0x0132	0x000000  	0
0x0134	0x000000  	0
0x0136	0x000000  	0
0x0138	0x000000  	0
0x013A	0x000000  	0
0x013C	0x000000  	0
0x013E	0x000000  	0
0x0140	0x000000  	0
0x0142	0x000000  	0
0x0144	0x000000  	0
0x0146	0x000000  	0
0x0148	0x000000  	0
0x014A	0x000000  	0
0x014C	0x000000  	0
0x014E	0x000000  	0
0x0150	0x000000  	0
0x0152	0x000000  	0
0x0154	0x000000  	0
0x0156	0x000000  	0
0x0158	0x000000  	0
0x015A	0x000000  	0
0x015C	0x000000  	0
0x015E	0x000000  	0
0x0160	0x000000  	0
0x0162	0x000000  	0
0x0164	0x000000  	0
0x0166	0x000000  	0
0x0168	0x000000  	0
0x016A	0x000000  	0
0x016C	0x000000  	0
0x016E	0x000000  	0
0x0170	0x000000  	0
0x0172	0x000000  	0
0x0174	0x000000  	0
0x0176	0x000000  	0
0x0178	0x000000  	0
0x017A	0x000000  	0
0x017C	0x000000  	0
0x017E	0x000000  	0
0x0180	0x000000  	0
0x0182	0x000000  	0
0x0184	0x000000  	0
0x0186	0x000000  	0
0x0188	0x000000  	0
0x018A	0x000000  	0
0x018C	0x000000  	0
0x018E	0x000000  	0
0x0190	0x000000  	0
0x0192	0x000000  	0
0x0194	0x000000  	0
0x0196	0x000000  	0
0x0198	0x000000  	0
0x019A	0x000000  	0
0x019C	0x000000  	0
0x019E	0x000000  	0
0x01A0	0x000000  	0
0x01A2	0x000000  	0
0x01A4	0x000000  	0
0x01A6	0x000000  	0
0x01A8	0x000000  	0
0x01AA	0x000000  	0
0x01AC	0x000000  	0
0x01AE	0x000000  	0
0x01B0	0x000000  	0
0x01B2	0x000000  	0
0x01B4	0x000000  	0
0x01B6	0x000000  	0
0x01B8	0x000000  	0
0x01BA	0x000000  	0
0x01BC	0x000000  	0
0x01BE	0x000000  	0
0x01C0	0x000000  	0
0x01C2	0x000000  	0
0x01C4	0x000000  	0
0x01C6	0x000000  	0
0x01C8	0x000000  	0
0x01CA	0x000000  	0
0x01CC	0x000000  	0
0x01CE	0x000000  	0
0x01D0	0x000000  	0
0x01D2	0x000000  	0
0x01D4	0x000000  	0
0x01D6	0x000000  	0
0x01D8	0x000000  	0
0x01DA	0x000000  	0
0x01DC	0x000000  	0
0x01DE	0x000000  	0
0x01E0	0x000000  	0
0x01E2	0x000000  	0
0x01E4	0x000000  	0
0x01E6	0x000000  	0
0x01E8	0x000000  	0
0x01EA	0x000000  	0
0x01EC	0x000000  	0
0x01EE	0x000000  	0
0x01F0	0x000000  	0
0x01F2	0x000000  	0
0x01F4	0x000000  	0
0x01F6	0x000000  	0
0x01F8	0x000000  	0
0x01FA	0x000000  	0
0x01FC	0x000000  	0
0x01FE	0x000000  	0
_main:
0x1C56	0x2106AF  	MOV	#4202, W15
0x1C58	0x27FFF0  	MOV	#32767, W0
0x1C5A	0xB7A020  	MOV	WREG, SPLIM
0x1C5C	0x202010  	MOV	#513, W0
0x1C5E	0xB7A032  	MOV	WREG, DSRPAG
0x1C60	0x200040  	MOV	#4, W0
0x1C62	0xB72044  	IOR	CORCON
0x1C64	0x000000021E86  	CALL	7814
;smp.c,486 :: 		void main() {
;smp.c,488 :: 		initAll();
0x1C68	0x781F8A  	PUSH	W10
0x1C6A	0x07FDC8  	RCALL	_initAll
;smp.c,489 :: 		LATF.B4=0;
0x1C6C	0xA98E54  	BCLR	LATF, #4
;smp.c,490 :: 		Delay_ms(100);
0x1C6E	0x200168  	MOV	#22, W8
0x1C70	0x25CCC7  	MOV	#23756, W7
L_main61:
0x1C72	0xED200E  	DEC	W7
0x1C74	0x3AFFFE  	BRA NZ	L_main61
0x1C76	0xED2010  	DEC	W8
0x1C78	0x3AFFFC  	BRA NZ	L_main61
0x1C7A	0x000000  	NOP
0x1C7C	0x000000  	NOP
;smp.c,491 :: 		resetAll();
0x1C7E	0x07FD97  	RCALL	_resetAll
;smp.c,492 :: 		while(1){
L_main63:
;smp.c,493 :: 		if(smpOnceflag){//send once when a request is received.
0x1C80	0x210020  	MOV	#lo_addr(_smpOnceflag), W0
0x1C82	0xE00010  	CP0	[W0]
0x1C84	0x320014  	BRA Z	L_main65
L__main181:
;smp.c,494 :: 		LATF.B4=1;
0x1C86	0xA88E54  	BSET	LATF, #4
;smp.c,495 :: 		sampleOnce();
0x1C88	0x07FEFF  	RCALL	_sampleOnce
;smp.c,496 :: 		smpOnceflag=0;
0x1C8A	0xEF2000  	CLR	W0
0x1C8C	0x888010  	MOV	W0, _smpOnceflag
;smp.c,497 :: 		Delay_ms(10);
0x1C8E	0x200038  	MOV	#3, W8
0x1C90	0x222E17  	MOV	#8929, W7
L_main66:
0x1C92	0xED200E  	DEC	W7
0x1C94	0x3AFFFE  	BRA NZ	L_main66
0x1C96	0xED2010  	DEC	W8
0x1C98	0x3AFFFC  	BRA NZ	L_main66
;smp.c,498 :: 		smpsendToScreen();
0x1C9A	0x07FEA7  	RCALL	_smpsendToScreen
;smp.c,499 :: 		LATF.B4=0;
0x1C9C	0xA98E54  	BCLR	LATF, #4
;smp.c,500 :: 		Delay_ms(5);
0x1C9E	0x200028  	MOV	#2, W8
0x1CA0	0x211707  	MOV	#4464, W7
L_main68:
0x1CA2	0xED200E  	DEC	W7
0x1CA4	0x3AFFFE  	BRA NZ	L_main68
0x1CA6	0xED2010  	DEC	W8
0x1CA8	0x3AFFFC  	BRA NZ	L_main68
0x1CAA	0x000000  	NOP
0x1CAC	0x000000  	NOP
;smp.c,501 :: 		}
L_main65:
;smp.c,502 :: 		if(sendtoBufferCount!=0){ LATF.B4=~LATF.B4;}
0x1CAE	0x2100D0  	MOV	#lo_addr(_sendtoBufferCount), W0
0x1CB0	0x784010  	MOV.B	[W0], W0
0x1CB2	0xE10460  	CP.B	W0, #0
0x1CB4	0x320001  	BRA Z	L_main70
L__main182:
0x1CB6	0xAA8E54  	BTG	LATF, #4
L_main70:
;smp.c,503 :: 		while((loggingFlag+bufferlistening)==2){//continously log to buffer chip
L_main71:
0x1CB8	0x210240  	MOV	#lo_addr(_bufferlistening), W0
0x1CBA	0xFB8090  	ZE	[W0], W1
0x1CBC	0x210160  	MOV	#lo_addr(_loggingFlag), W0
0x1CBE	0x408010  	ADD	W1, [W0], W0
0x1CC0	0xE10062  	CP	W0, #2
0x1CC2	0x3A008A  	BRA NZ	L_main72
L__main183:
;smp.c,504 :: 		sampleOnce();
0x1CC4	0x07FEE1  	RCALL	_sampleOnce
;smp.c,506 :: 		sendToBuffer();
0x1CC6	0x07FDB4  	RCALL	_sendToBuffer
;smp.c,508 :: 		logsendToScreen();
0x1CC8	0x07FD08  	RCALL	_logsendToScreen
;smp.c,509 :: 		if(inchWormMode){if(IEncPos>=inchwormcycle){stopWorm();Delay_ms(500);PWM_Start(1);loggingFlag=0;moveWorm(1);inchWormDoneFlag=1;}}
0x1CCA	0x210140  	MOV	#lo_addr(_inchWormMode), W0
0x1CCC	0xE00010  	CP0	[W0]
0x1CCE	0x320017  	BRA Z	L_main73
L__main184:
0x1CD0	0x808071  	MOV	_IEncPos, W1
0x1CD2	0x808082  	MOV	_IEncPos+2, W2
0x1CD4	0x2101C0  	MOV	#lo_addr(_inchwormcycle), W0
0x1CD6	0xE10830  	CP	W1, [W0++]
0x1CD8	0xE19020  	CPB	W2, [W0--]
0x1CDA	0x390011  	BRA LTU	L_main74
L__main185:
0x1CDC	0x07FCF9  	RCALL	_stopWorm
0x1CDE	0x2006B8  	MOV	#107, W8
0x1CE0	0x2CFFF7  	MOV	#53247, W7
L_main75:
0x1CE2	0xED200E  	DEC	W7
0x1CE4	0x3AFFFE  	BRA NZ	L_main75
0x1CE6	0xED2010  	DEC	W8
0x1CE8	0x3AFFFC  	BRA NZ	L_main75
0x1CEA	0x000000  	NOP
0x1CEC	0x000000  	NOP
0x1CEE	0xB3C01A  	MOV.B	#1, W10
0x1CF0	0x07FB35  	RCALL	_PWM_Start
0x1CF2	0xEF2000  	CLR	W0
0x1CF4	0x8880B0  	MOV	W0, _loggingFlag
0x1CF6	0x20001A  	MOV	#1, W10
0x1CF8	0x07FCC9  	RCALL	_moveWorm
0x1CFA	0x200010  	MOV	#1, W0
0x1CFC	0x888130  	MOV	W0, _inchWormDoneFlag
L_main74:
L_main73:
;smp.c,510 :: 		if(!loggingFlag){
0x1CFE	0x210160  	MOV	#lo_addr(_loggingFlag), W0
0x1D00	0xE00010  	CP0	[W0]
0x1D02	0x3A0069  	BRA NZ	L_main77
L__main186:
;smp.c,511 :: 		Delay_ms(10);
0x1D04	0x200038  	MOV	#3, W8
0x1D06	0x222E17  	MOV	#8929, W7
L_main78:
0x1D08	0xED200E  	DEC	W7
0x1D0A	0x3AFFFE  	BRA NZ	L_main78
0x1D0C	0xED2010  	DEC	W8
0x1D0E	0x3AFFFC  	BRA NZ	L_main78
;smp.c,512 :: 		UART1_Write(0xE2);//tell buffer chip stop listening and log 0x00 speration sector
0x1D10	0x200E2A  	MOV	#226, W10
0x1D12	0x07FCB5  	RCALL	_UART1_Write
;smp.c,515 :: 		Delay_ms(1000);
0x1D14	0x200D68  	MOV	#214, W8
0x1D16	0x29FFF7  	MOV	#40959, W7
L_main80:
0x1D18	0xED200E  	DEC	W7
0x1D1A	0x3AFFFE  	BRA NZ	L_main80
0x1D1C	0xED2010  	DEC	W8
0x1D1E	0x3AFFFC  	BRA NZ	L_main80
0x1D20	0x000000  	NOP
0x1D22	0x000000  	NOP
0x1D24	0x000000  	NOP
;smp.c,516 :: 		UART2_Write(0xAA);
0x1D26	0x200AAA  	MOV	#170, W10
0x1D28	0x07FB48  	RCALL	_UART2_Write
;smp.c,517 :: 		Delay_us(10);
0x1D2A	0x2008C7  	MOV	#140, W7
L_main82:
0x1D2C	0xED200E  	DEC	W7
0x1D2E	0x3AFFFE  	BRA NZ	L_main82
0x1D30	0x000000  	NOP
0x1D32	0x000000  	NOP
;smp.c,518 :: 		UART2_Write(0xAA);
0x1D34	0x200AAA  	MOV	#170, W10
0x1D36	0x07FB41  	RCALL	_UART2_Write
;smp.c,519 :: 		Delay_us(10);
0x1D38	0x2008C7  	MOV	#140, W7
L_main84:
0x1D3A	0xED200E  	DEC	W7
0x1D3C	0x3AFFFE  	BRA NZ	L_main84
0x1D3E	0x000000  	NOP
0x1D40	0x000000  	NOP
;smp.c,520 :: 		UART2_Write(0xAA);
0x1D42	0x200AAA  	MOV	#170, W10
0x1D44	0x07FB3A  	RCALL	_UART2_Write
;smp.c,521 :: 		Delay_us(10);
0x1D46	0x2008C7  	MOV	#140, W7
L_main86:
0x1D48	0xED200E  	DEC	W7
0x1D4A	0x3AFFFE  	BRA NZ	L_main86
0x1D4C	0x000000  	NOP
0x1D4E	0x000000  	NOP
;smp.c,522 :: 		UART2_Write(0xAA);
0x1D50	0x200AAA  	MOV	#170, W10
0x1D52	0x07FB33  	RCALL	_UART2_Write
;smp.c,523 :: 		Delay_us(10);
0x1D54	0x2008C7  	MOV	#140, W7
L_main88:
0x1D56	0xED200E  	DEC	W7
0x1D58	0x3AFFFE  	BRA NZ	L_main88
0x1D5A	0x000000  	NOP
0x1D5C	0x000000  	NOP
;smp.c,524 :: 		UART2_Write(0xAA);
0x1D5E	0x200AAA  	MOV	#170, W10
0x1D60	0x07FB2C  	RCALL	_UART2_Write
;smp.c,525 :: 		Delay_us(10);
0x1D62	0x2008C7  	MOV	#140, W7
L_main90:
0x1D64	0xED200E  	DEC	W7
0x1D66	0x3AFFFE  	BRA NZ	L_main90
0x1D68	0x000000  	NOP
0x1D6A	0x000000  	NOP
;smp.c,526 :: 		UART2_Write(0xAA);
0x1D6C	0x200AAA  	MOV	#170, W10
0x1D6E	0x07FB25  	RCALL	_UART2_Write
;smp.c,527 :: 		Delay_us(10);
0x1D70	0x2008C7  	MOV	#140, W7
L_main92:
0x1D72	0xED200E  	DEC	W7
0x1D74	0x3AFFFE  	BRA NZ	L_main92
0x1D76	0x000000  	NOP
0x1D78	0x000000  	NOP
;smp.c,528 :: 		UART2_Write(0xAA);
0x1D7A	0x200AAA  	MOV	#170, W10
0x1D7C	0x07FB1E  	RCALL	_UART2_Write
;smp.c,529 :: 		Delay_us(10);
0x1D7E	0x2008C7  	MOV	#140, W7
L_main94:
0x1D80	0xED200E  	DEC	W7
0x1D82	0x3AFFFE  	BRA NZ	L_main94
0x1D84	0x000000  	NOP
0x1D86	0x000000  	NOP
;smp.c,530 :: 		if(!bufferlistening){//buffer chip done
0x1D88	0x210240  	MOV	#lo_addr(_bufferlistening), W0
0x1D8A	0xE00410  	CP0.B	[W0]
0x1D8C	0x3A0003  	BRA NZ	L_main96
L__main187:
;smp.c,531 :: 		UART2_Write(0xAA);
0x1D8E	0x200AAA  	MOV	#170, W10
0x1D90	0x07FB14  	RCALL	_UART2_Write
;smp.c,532 :: 		}
0x1D92	0x370002  	BRA	L_main97
L_main96:
;smp.c,534 :: 		UART2_Write(0x00);
0x1D94	0xEF2014  	CLR	W10
0x1D96	0x07FB11  	RCALL	_UART2_Write
;smp.c,535 :: 		}
L_main97:
;smp.c,537 :: 		measurements=0;
0x1D98	0x210131  	MOV	#lo_addr(_measurements), W1
0x1D9A	0xEF2000  	CLR	W0
0x1D9C	0x784880  	MOV.B	W0, [W1]
;smp.c,538 :: 		sendtoBufferCount=0;
0x1D9E	0x2100D1  	MOV	#lo_addr(_sendtoBufferCount), W1
0x1DA0	0xEF2000  	CLR	W0
0x1DA2	0x784880  	MOV.B	W0, [W1]
;smp.c,539 :: 		T1IE_bit= 0; //stop timer
0x1DA4	0xA96820  	BCLR	T1IE_bit, BitPos(T1IE_bit+0)
;smp.c,540 :: 		t=0;
0x1DA6	0xEF2000  	CLR	W0
0x1DA8	0xEF2002  	CLR	W1
0x1DAA	0x888100  	MOV	W0, _t
0x1DAC	0x888111  	MOV	W1, _t+2
;smp.c,541 :: 		resetAll();
0x1DAE	0x07FCFF  	RCALL	_resetAll
;smp.c,544 :: 		while(inchWormDoneFlag){
L_main98:
0x1DB0	0x210260  	MOV	#lo_addr(_inchWormDoneFlag), W0
0x1DB2	0xE00010  	CP0	[W0]
0x1DB4	0x32000F  	BRA Z	L_main99
L__main188:
;smp.c,545 :: 		LATF.B4=1;
0x1DB6	0xA88E54  	BSET	LATF, #4
;smp.c,546 :: 		getIQEIPOS(&IEncPos);
0x1DB8	0x2100EA  	MOV	#lo_addr(_IEncPos), W10
0x1DBA	0x07FAC1  	RCALL	_getIQEIPOS
;smp.c,547 :: 		if(IEncPos<=2){
0x1DBC	0x808070  	MOV	_IEncPos, W0
0x1DBE	0x808081  	MOV	_IEncPos+2, W1
0x1DC0	0xE10062  	CP	W0, #2
0x1DC2	0xE18860  	CPB	W1, #0
0x1DC4	0x3E0006  	BRA GTU	L_main100
L__main189:
;smp.c,548 :: 		stopWorm();
0x1DC6	0x07FC84  	RCALL	_stopWorm
;smp.c,549 :: 		inchWormDoneFlag=0;
0x1DC8	0xEF2000  	CLR	W0
0x1DCA	0x888130  	MOV	W0, _inchWormDoneFlag
;smp.c,550 :: 		LATF.B4=0;
0x1DCC	0xA98E54  	BCLR	LATF, #4
;smp.c,551 :: 		inchWormMode=0;
0x1DCE	0xEF2000  	CLR	W0
0x1DD0	0x8880A0  	MOV	W0, _inchWormMode
;smp.c,552 :: 		}
L_main100:
;smp.c,553 :: 		}
0x1DD2	0x37FFEE  	BRA	L_main98
L_main99:
;smp.c,554 :: 		break;
0x1DD4	0x370001  	BRA	L_main72
;smp.c,555 :: 		}
L_main77:
;smp.c,557 :: 		}
0x1DD6	0x37FF70  	BRA	L_main71
L_main72:
;smp.c,558 :: 		}
0x1DD8	0x37FF53  	BRA	L_main63
;smp.c,559 :: 		}
L_end_main:
0x1DDA	0x78054F  	POP	W10
L__main_end_loop:
0x1DDC	0x37FFFF  	BRA	L__main_end_loop
; end of _main
_initAll:
;smp.c,292 :: 		void initAll(){
;smp.c,294 :: 		initChip();
0x17FC	0x07FE66  	RCALL	_initChip
;smp.c,295 :: 		mapPins();
0x17FE	0x07FE6F  	RCALL	_mapPins
;smp.c,296 :: 		TRISF.B4=0;//led
0x1800	0xA98E50  	BCLR	TRISF, #4
;smp.c,297 :: 		LATF.B4=1;
0x1802	0xA88E54  	BSET	LATF, #4
;smp.c,298 :: 		initTimer1();
0x1804	0x07FE0E  	RCALL	_InitTimer1
;smp.c,299 :: 		initBufferchipUART();//UART1
0x1806	0x07FE17  	RCALL	_initBufferchipUART
;smp.c,300 :: 		initBufferchipSPI(); //SPI2
0x1808	0x07FE35  	RCALL	_initBufferchipSPI
;smp.c,301 :: 		initScreenChipCommunication(); //UART2
0x180A	0x07FF1A  	RCALL	_initScreenChipCommunication
;smp.c,303 :: 		Delay_ms(22000);
0x180C	0x2125C8  	MOV	#4700, W8
0x180E	0x2C0037  	MOV	#49155, W7
L_initAll35:
0x1810	0xED200E  	DEC	W7
0x1812	0x3AFFFE  	BRA NZ	L_initAll35
0x1814	0xED2010  	DEC	W8
0x1816	0x3AFFFC  	BRA NZ	L_initAll35
0x1818	0x000000  	NOP
;smp.c,306 :: 		initLaz();//UART3
0x181A	0x07FEE2  	RCALL	_initLaz
;smp.c,307 :: 		init9DOF();//UART4
0x181C	0x07FEB3  	RCALL	_init9DOF
;smp.c,308 :: 		initRollingQEI();//QEI1
0x181E	0x07FEDD  	RCALL	_initRollingQEI
;smp.c,309 :: 		initInchWormQEI();
0x1820	0x07FDFD  	RCALL	_initInchWormQEI
;smp.c,311 :: 		}
L_end_initAll:
0x1822	0x060000  	RETURN
; end of _initAll
_initChip:
;smp.c,4 :: 		void initChip(){
;smp.c,5 :: 		PLLFBD = 68;            // PLL multiplier M=70
0x14CA	0x200440  	MOV	#68, W0
0x14CC	0xB7A746  	MOV	WREG, PLLFBD
;smp.c,6 :: 		CLKDIV = 0x0000;        // PLL prescaler N1=2, PLL postscaler N2=2
0x14CE	0xEF2744  	CLR	CLKDIV
;smp.c,8 :: 		ANSELA = 0x00;          // Convert all I/O pins to digital
0x14D0	0xEF2E0E  	CLR	ANSELA
;smp.c,9 :: 		ANSELB = 0x00;
0x14D2	0xEF2E1E  	CLR	ANSELB
;smp.c,10 :: 		ANSELC = 0x00;
0x14D4	0xEF2E2E  	CLR	ANSELC
;smp.c,11 :: 		ANSELD = 0x00;
0x14D6	0xEF2E3E  	CLR	ANSELD
;smp.c,12 :: 		ANSELE = 0x00;
0x14D8	0xEF2E4E  	CLR	ANSELE
;smp.c,13 :: 		ANSELG = 0x00;
0x14DA	0xEF2E6E  	CLR	ANSELG
;smp.c,14 :: 		}
L_end_initChip:
0x14DC	0x060000  	RETURN
; end of _initChip
_mapPins:
;smp.c,15 :: 		void mapPins(){
;smp.c,17 :: 		TRISE.B6 = 1; //U1Tx from bufferchip
0x14DE	0x781F8A  	PUSH	W10
0x14E0	0x781F8B  	PUSH	W11
0x14E2	0x781F8C  	PUSH	W12
0x14E4	0xA8CE40  	BSET	TRISE, #6
;smp.c,18 :: 		TRISE.B7 = 0; //U1Rx to bufferchip
0x14E6	0xA9EE40  	BCLR	TRISE, #7
;smp.c,20 :: 		TRISD.B3 = 1; //U2Rx from master
0x14E8	0xA86E30  	BSET	TRISD, #3
;smp.c,21 :: 		TRISD.B2 = 0; //U2Tx to master
0x14EA	0xA94E30  	BCLR	TRISD, #2
;smp.c,23 :: 		TRISE.B1=1;//U3RX from lazer
0x14EC	0xA82E40  	BSET	TRISE, #1
;smp.c,24 :: 		TRISE.B0=0;//U3TX to lazer
0x14EE	0xA90E40  	BCLR	TRISE, #0
;smp.c,26 :: 		TRISG.B0=1;//U4Rx from 9DOF
0x14F0	0xA80E60  	BSET	TRISG, #0
;smp.c,27 :: 		TRISG.B1=0;//U4Tx to 9DOF
0x14F2	0xA92E60  	BCLR	TRISG, #1
;smp.c,29 :: 		TRISA.B0=1;//Q1A
0x14F4	0xA80E00  	BSET	TRISA, #0
;smp.c,30 :: 		TRISE.B8=1;//Q1I
0x14F6	0xA80E41  	BSET	TRISE, #8
;smp.c,31 :: 		TRISE.B9=1;//Q1B
0x14F8	0xA82E41  	BSET	TRISE, #9
;smp.c,32 :: 		TRISB.B5=1;//Q2A
0x14FA	0xA8AE10  	BSET	TRISB, #5
;smp.c,33 :: 		TRISB.B4=1;//Q2I
0x14FC	0xA88E10  	BSET	TRISB, #4
;smp.c,34 :: 		TRISB.B3=1;//Q2B
0x14FE	0xA86E10  	BSET	TRISB, #3
;smp.c,36 :: 		TRISD.B15=0;//pwm
0x1500	0xA9EE31  	BCLR	TRISD, #15
;smp.c,37 :: 		TRISD.B14=0;//direction
0x1502	0xA9CE31  	BCLR	TRISD, #14
;smp.c,41 :: 		PPS_Mapping(86, _INPUT, _U1RX);
0x1504	0xB3C22C  	MOV.B	#34, W12
0x1506	0xB3C01B  	MOV.B	#1, W11
0x1508	0xB3C56A  	MOV.B	#86, W10
0x150A	0x07FE3A  	RCALL	_PPS_Mapping
;smp.c,42 :: 		PPS_Mapping(87, _OUTPUT, _U1TX);
0x150C	0xB3C01C  	MOV.B	#1, W12
0x150E	0xEF2016  	CLR	W11
0x1510	0xB3C57A  	MOV.B	#87, W10
0x1512	0x07FE36  	RCALL	_PPS_Mapping
;smp.c,43 :: 		PPS_Mapping(67, _INPUT, _U2RX);
0x1514	0xB3C24C  	MOV.B	#36, W12
0x1516	0xB3C01B  	MOV.B	#1, W11
0x1518	0xB3C43A  	MOV.B	#67, W10
0x151A	0x07FE32  	RCALL	_PPS_Mapping
;smp.c,44 :: 		PPS_Mapping(66, _OUTPUT, _U2TX);
0x151C	0xB3C03C  	MOV.B	#3, W12
0x151E	0xEF2016  	CLR	W11
0x1520	0xB3C42A  	MOV.B	#66, W10
0x1522	0x07FE2E  	RCALL	_PPS_Mapping
;smp.c,45 :: 		PPS_Mapping(81, _INPUT, _U3RX);
0x1524	0xB3C2FC  	MOV.B	#47, W12
0x1526	0xB3C01B  	MOV.B	#1, W11
0x1528	0xB3C51A  	MOV.B	#81, W10
0x152A	0x07FE2A  	RCALL	_PPS_Mapping
;smp.c,46 :: 		PPS_Mapping(80, _OUTPUT, _U3TX);
0x152C	0xB3C1BC  	MOV.B	#27, W12
0x152E	0xEF2016  	CLR	W11
0x1530	0xB3C50A  	MOV.B	#80, W10
0x1532	0x07FE26  	RCALL	_PPS_Mapping
;smp.c,47 :: 		PPS_Mapping(112, _INPUT, _U4RX);
0x1534	0xB3C31C  	MOV.B	#49, W12
0x1536	0xB3C01B  	MOV.B	#1, W11
0x1538	0xB3C70A  	MOV.B	#112, W10
0x153A	0x07FE22  	RCALL	_PPS_Mapping
;smp.c,48 :: 		PPS_Mapping(113, _OUTPUT, _U4TX);
0x153C	0xB3C1DC  	MOV.B	#29, W12
0x153E	0xEF2016  	CLR	W11
0x1540	0xB3C71A  	MOV.B	#113, W10
0x1542	0x07FE1E  	RCALL	_PPS_Mapping
;smp.c,51 :: 		PPS_Mapping(16, _INPUT, _QEA1);
0x1544	0xB3C1AC  	MOV.B	#26, W12
0x1546	0xB3C01B  	MOV.B	#1, W11
0x1548	0xB3C10A  	MOV.B	#16, W10
0x154A	0x07FE1A  	RCALL	_PPS_Mapping
;smp.c,52 :: 		PPS_Mapping(89, _INPUT, _QEB1);
0x154C	0xB3C1BC  	MOV.B	#27, W12
0x154E	0xB3C01B  	MOV.B	#1, W11
0x1550	0xB3C59A  	MOV.B	#89, W10
0x1552	0x07FE16  	RCALL	_PPS_Mapping
;smp.c,53 :: 		PPS_Mapping(88, _INPUT, _INDX1);
0x1554	0xB3C1CC  	MOV.B	#28, W12
0x1556	0xB3C01B  	MOV.B	#1, W11
0x1558	0xB3C58A  	MOV.B	#88, W10
0x155A	0x07FE12  	RCALL	_PPS_Mapping
;smp.c,54 :: 		PPS_Mapping(37, _INPUT, _QEA2);
0x155C	0xB3C1EC  	MOV.B	#30, W12
0x155E	0xB3C01B  	MOV.B	#1, W11
0x1560	0xB3C25A  	MOV.B	#37, W10
0x1562	0x07FE0E  	RCALL	_PPS_Mapping
;smp.c,55 :: 		PPS_Mapping(35, _INPUT, _QEB2);
0x1564	0xB3C1FC  	MOV.B	#31, W12
0x1566	0xB3C01B  	MOV.B	#1, W11
0x1568	0xB3C23A  	MOV.B	#35, W10
0x156A	0x07FE0A  	RCALL	_PPS_Mapping
;smp.c,56 :: 		PPS_Mapping(36, _INPUT, _INDX2);
0x156C	0xB3C20C  	MOV.B	#32, W12
0x156E	0xB3C01B  	MOV.B	#1, W11
0x1570	0xB3C24A  	MOV.B	#36, W10
0x1572	0x07FE06  	RCALL	_PPS_Mapping
;smp.c,58 :: 		PPS_Mapping(79, _OUTPUT, _OC1);//motor
0x1574	0xB3C10C  	MOV.B	#16, W12
0x1576	0xEF2016  	CLR	W11
0x1578	0xB3C4FA  	MOV.B	#79, W10
0x157A	0x07FE02  	RCALL	_PPS_Mapping
;smp.c,59 :: 		}
L_end_mapPins:
0x157C	0x78064F  	POP	W12
0x157E	0x7805CF  	POP	W11
0x1580	0x78054F  	POP	W10
0x1582	0x060000  	RETURN
; end of _mapPins
_PPS_Mapping:
0x1180	0xFA0000  	LNK	#0
;__Lib_PPS_p33EP512MU810.c,436 :: 		
;__Lib_PPS_p33EP512MU810.c,437 :: 		
0x1182	0x781F8D  	PUSH	W13
0x1184	0x20001D  	MOV	#1, W13
0x1186	0x07F8B8  	RCALL	__Lib_PPS_p33EP512MU810__PPS_Mapping
;__Lib_PPS_p33EP512MU810.c,438 :: 		
;__Lib_PPS_p33EP512MU810.c,437 :: 		
;__Lib_PPS_p33EP512MU810.c,438 :: 		
L_end_PPS_Mapping:
0x1188	0x7806CF  	POP	W13
0x118A	0xFA8000  	ULNK
0x118C	0x060000  	RETURN
; end of _PPS_Mapping
__Lib_PPS_p33EP512MU810__PPS_Mapping:
0x02F8	0xFA0002  	LNK	#2
;__Lib_PPS_p33EP512MU810.c,206 :: 		
;__Lib_PPS_p33EP512MU810.c,208 :: 		
0x02FA	0x200FF0  	MOV	#255, W0
0x02FC	0x980700  	MOV	W0, [W14+0]
;__Lib_PPS_p33EP512MU810.c,210 :: 		
0x02FE	0xE15C60  	CP.B	W11, #0
0x0300	0x3A00BF  	BRA NZ	L___Lib_PPS_p33EP512MU810__PPS_Mapping0
L___Lib_PPS_p33EP512MU810__PPS_Mapping203:
;__Lib_PPS_p33EP512MU810.c,211 :: 		
0x0302	0xE2001A  	CP0	W13
0x0304	0x320001  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping1
L___Lib_PPS_p33EP512MU810__PPS_Mapping204:
;__Lib_PPS_p33EP512MU810.c,212 :: 		
0x0306	0x07FF85  	RCALL	_Unlock_IOLOCK
L___Lib_PPS_p33EP512MU810__PPS_Mapping1:
;__Lib_PPS_p33EP512MU810.c,214 :: 		
0x0308	0x37005D  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping2
;__Lib_PPS_p33EP512MU810.c,215 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping4:
0x030A	0x206800  	MOV	#lo_addr(RPOR0), W0
0x030C	0x78480C  	MOV.B	W12, [W0]
0x030E	0x3700B5  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,216 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping5:
0x0310	0x206810  	MOV	#lo_addr(RPOR0+1), W0
0x0312	0x78480C  	MOV.B	W12, [W0]
0x0314	0x3700B2  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,217 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping6:
0x0316	0x206820  	MOV	#lo_addr(RPOR1), W0
0x0318	0x78480C  	MOV.B	W12, [W0]
0x031A	0x3700AF  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,218 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping7:
0x031C	0x206830  	MOV	#lo_addr(RPOR1+1), W0
0x031E	0x78480C  	MOV.B	W12, [W0]
0x0320	0x3700AC  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,219 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping8:
0x0322	0x206840  	MOV	#lo_addr(RPOR2), W0
0x0324	0x78480C  	MOV.B	W12, [W0]
0x0326	0x3700A9  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,220 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping9:
0x0328	0x206850  	MOV	#lo_addr(RPOR2+1), W0
0x032A	0x78480C  	MOV.B	W12, [W0]
0x032C	0x3700A6  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,221 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping10:
0x032E	0x206860  	MOV	#lo_addr(RPOR3), W0
0x0330	0x78480C  	MOV.B	W12, [W0]
0x0332	0x3700A3  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,222 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping11:
0x0334	0x206870  	MOV	#lo_addr(RPOR3+1), W0
0x0336	0x78480C  	MOV.B	W12, [W0]
0x0338	0x3700A0  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,223 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping12:
0x033A	0x206880  	MOV	#lo_addr(RPOR4), W0
0x033C	0x78480C  	MOV.B	W12, [W0]
0x033E	0x37009D  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,224 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping13:
0x0340	0x206890  	MOV	#lo_addr(RPOR4+1), W0
0x0342	0x78480C  	MOV.B	W12, [W0]
0x0344	0x37009A  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,225 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping14:
0x0346	0x2068A0  	MOV	#lo_addr(RPOR5), W0
0x0348	0x78480C  	MOV.B	W12, [W0]
0x034A	0x370097  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,226 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping15:
0x034C	0x2068B0  	MOV	#lo_addr(RPOR5+1), W0
0x034E	0x78480C  	MOV.B	W12, [W0]
0x0350	0x370094  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,227 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping16:
0x0352	0x2068C0  	MOV	#lo_addr(RPOR6), W0
0x0354	0x78480C  	MOV.B	W12, [W0]
0x0356	0x370091  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,228 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping17:
0x0358	0x2068D0  	MOV	#lo_addr(RPOR6+1), W0
0x035A	0x78480C  	MOV.B	W12, [W0]
0x035C	0x37008E  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,229 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping18:
0x035E	0x2068E0  	MOV	#lo_addr(RPOR7), W0
0x0360	0x78480C  	MOV.B	W12, [W0]
0x0362	0x37008B  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,230 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping19:
0x0364	0x2068F0  	MOV	#lo_addr(RPOR7+1), W0
0x0366	0x78480C  	MOV.B	W12, [W0]
0x0368	0x370088  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,231 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping20:
0x036A	0x206900  	MOV	#lo_addr(RPOR8), W0
0x036C	0x78480C  	MOV.B	W12, [W0]
0x036E	0x370085  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,232 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping21:
0x0370	0x206910  	MOV	#lo_addr(RPOR8+1), W0
0x0372	0x78480C  	MOV.B	W12, [W0]
0x0374	0x370082  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,233 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping22:
0x0376	0x206920  	MOV	#lo_addr(RPOR9), W0
0x0378	0x78480C  	MOV.B	W12, [W0]
0x037A	0x37007F  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,234 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping23:
0x037C	0x206930  	MOV	#lo_addr(RPOR9+1), W0
0x037E	0x78480C  	MOV.B	W12, [W0]
0x0380	0x37007C  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,235 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping24:
0x0382	0x206960  	MOV	#lo_addr(RPOR11), W0
0x0384	0x78480C  	MOV.B	W12, [W0]
0x0386	0x370079  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,236 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping25:
0x0388	0x206970  	MOV	#lo_addr(RPOR11+1), W0
0x038A	0x78480C  	MOV.B	W12, [W0]
0x038C	0x370076  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,237 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping26:
0x038E	0x206980  	MOV	#lo_addr(RPOR12), W0
0x0390	0x78480C  	MOV.B	W12, [W0]
0x0392	0x370073  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,238 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping27:
0x0394	0x206990  	MOV	#lo_addr(RPOR12+1), W0
0x0396	0x78480C  	MOV.B	W12, [W0]
0x0398	0x370070  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,239 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping28:
0x039A	0x2069A0  	MOV	#lo_addr(RPOR13), W0
0x039C	0x78480C  	MOV.B	W12, [W0]
0x039E	0x37006D  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,240 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping29:
0x03A0	0x2069B0  	MOV	#lo_addr(RPOR13+1), W0
0x03A2	0x78480C  	MOV.B	W12, [W0]
0x03A4	0x37006A  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,241 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping30:
0x03A6	0x2069C0  	MOV	#lo_addr(RPOR14), W0
0x03A8	0x78480C  	MOV.B	W12, [W0]
0x03AA	0x370067  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,242 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping31:
0x03AC	0x2069D0  	MOV	#lo_addr(RPOR14+1), W0
0x03AE	0x78480C  	MOV.B	W12, [W0]
0x03B0	0x370064  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,243 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping32:
0x03B2	0x2069E0  	MOV	#lo_addr(RPOR15), W0
0x03B4	0x78480C  	MOV.B	W12, [W0]
0x03B6	0x370061  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,244 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping33:
0x03B8	0x2069F0  	MOV	#lo_addr(RPOR15+1), W0
0x03BA	0x78480C  	MOV.B	W12, [W0]
0x03BC	0x37005E  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
;__Lib_PPS_p33EP512MU810.c,245 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping34:
0x03BE	0xEF2000  	CLR	W0
0x03C0	0x980700  	MOV	W0, [W14+0]
;__Lib_PPS_p33EP512MU810.c,246 :: 		
0x03C2	0x37005B  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping3
L___Lib_PPS_p33EP512MU810__PPS_Mapping2:
0x03C4	0xB3C400  	MOV.B	#64, W0
0x03C6	0xE15400  	CP.B	W10, W0
0x03C8	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping4
L___Lib_PPS_p33EP512MU810__PPS_Mapping205:
0x03CA	0xB3C410  	MOV.B	#65, W0
0x03CC	0xE15400  	CP.B	W10, W0
0x03CE	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping5
L___Lib_PPS_p33EP512MU810__PPS_Mapping206:
0x03D0	0xB3C420  	MOV.B	#66, W0
0x03D2	0xE15400  	CP.B	W10, W0
0x03D4	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping6
L___Lib_PPS_p33EP512MU810__PPS_Mapping207:
0x03D6	0xB3C430  	MOV.B	#67, W0
0x03D8	0xE15400  	CP.B	W10, W0
0x03DA	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping7
L___Lib_PPS_p33EP512MU810__PPS_Mapping208:
0x03DC	0xB3C440  	MOV.B	#68, W0
0x03DE	0xE15400  	CP.B	W10, W0
0x03E0	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping8
L___Lib_PPS_p33EP512MU810__PPS_Mapping209:
0x03E2	0xB3C450  	MOV.B	#69, W0
0x03E4	0xE15400  	CP.B	W10, W0
0x03E6	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping9
L___Lib_PPS_p33EP512MU810__PPS_Mapping210:
0x03E8	0xB3C460  	MOV.B	#70, W0
0x03EA	0xE15400  	CP.B	W10, W0
0x03EC	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping10
L___Lib_PPS_p33EP512MU810__PPS_Mapping211:
0x03EE	0xB3C470  	MOV.B	#71, W0
0x03F0	0xE15400  	CP.B	W10, W0
0x03F2	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping11
L___Lib_PPS_p33EP512MU810__PPS_Mapping212:
0x03F4	0xB3C4F0  	MOV.B	#79, W0
0x03F6	0xE15400  	CP.B	W10, W0
0x03F8	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping12
L___Lib_PPS_p33EP512MU810__PPS_Mapping213:
0x03FA	0xB3C500  	MOV.B	#80, W0
0x03FC	0xE15400  	CP.B	W10, W0
0x03FE	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping13
L___Lib_PPS_p33EP512MU810__PPS_Mapping214:
0x0400	0xB3C520  	MOV.B	#82, W0
0x0402	0xE15400  	CP.B	W10, W0
0x0404	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping14
L___Lib_PPS_p33EP512MU810__PPS_Mapping215:
0x0406	0xB3C540  	MOV.B	#84, W0
0x0408	0xE15400  	CP.B	W10, W0
0x040A	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping15
L___Lib_PPS_p33EP512MU810__PPS_Mapping216:
0x040C	0xB3C550  	MOV.B	#85, W0
0x040E	0xE15400  	CP.B	W10, W0
0x0410	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping16
L___Lib_PPS_p33EP512MU810__PPS_Mapping217:
0x0412	0xB3C570  	MOV.B	#87, W0
0x0414	0xE15400  	CP.B	W10, W0
0x0416	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping17
L___Lib_PPS_p33EP512MU810__PPS_Mapping218:
0x0418	0xB3C600  	MOV.B	#96, W0
0x041A	0xE15400  	CP.B	W10, W0
0x041C	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping18
L___Lib_PPS_p33EP512MU810__PPS_Mapping219:
0x041E	0xB3C610  	MOV.B	#97, W0
0x0420	0xE15400  	CP.B	W10, W0
0x0422	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping19
L___Lib_PPS_p33EP512MU810__PPS_Mapping220:
0x0424	0xB3C620  	MOV.B	#98, W0
0x0426	0xE15400  	CP.B	W10, W0
0x0428	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping20
L___Lib_PPS_p33EP512MU810__PPS_Mapping221:
0x042A	0xB3C630  	MOV.B	#99, W0
0x042C	0xE15400  	CP.B	W10, W0
0x042E	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping21
L___Lib_PPS_p33EP512MU810__PPS_Mapping222:
0x0430	0xB3C640  	MOV.B	#100, W0
0x0432	0xE15400  	CP.B	W10, W0
0x0434	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping22
L___Lib_PPS_p33EP512MU810__PPS_Mapping223:
0x0436	0xB3C650  	MOV.B	#101, W0
0x0438	0xE15400  	CP.B	W10, W0
0x043A	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping23
L___Lib_PPS_p33EP512MU810__PPS_Mapping224:
0x043C	0xB3C680  	MOV.B	#104, W0
0x043E	0xE15400  	CP.B	W10, W0
0x0440	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping24
L___Lib_PPS_p33EP512MU810__PPS_Mapping225:
0x0442	0xB3C6C0  	MOV.B	#108, W0
0x0444	0xE15400  	CP.B	W10, W0
0x0446	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping25
L___Lib_PPS_p33EP512MU810__PPS_Mapping226:
0x0448	0xB3C6D0  	MOV.B	#109, W0
0x044A	0xE15400  	CP.B	W10, W0
0x044C	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping26
L___Lib_PPS_p33EP512MU810__PPS_Mapping227:
0x044E	0xB3C700  	MOV.B	#112, W0
0x0450	0xE15400  	CP.B	W10, W0
0x0452	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping27
L___Lib_PPS_p33EP512MU810__PPS_Mapping228:
0x0454	0xB3C710  	MOV.B	#113, W0
0x0456	0xE15400  	CP.B	W10, W0
0x0458	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping28
L___Lib_PPS_p33EP512MU810__PPS_Mapping229:
0x045A	0xB3C760  	MOV.B	#118, W0
0x045C	0xE15400  	CP.B	W10, W0
0x045E	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping29
L___Lib_PPS_p33EP512MU810__PPS_Mapping230:
0x0460	0xB3C780  	MOV.B	#120, W0
0x0462	0xE15400  	CP.B	W10, W0
0x0464	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping30
L___Lib_PPS_p33EP512MU810__PPS_Mapping231:
0x0466	0xB3C7D0  	MOV.B	#125, W0
0x0468	0xE15400  	CP.B	W10, W0
0x046A	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping31
L___Lib_PPS_p33EP512MU810__PPS_Mapping232:
0x046C	0xB3C7E0  	MOV.B	#126, W0
0x046E	0xE15400  	CP.B	W10, W0
0x0470	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping32
L___Lib_PPS_p33EP512MU810__PPS_Mapping233:
0x0472	0xB3C7F0  	MOV.B	#127, W0
0x0474	0xE15400  	CP.B	W10, W0
0x0476	0x32FFA0  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping33
L___Lib_PPS_p33EP512MU810__PPS_Mapping234:
0x0478	0x37FFA2  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping34
L___Lib_PPS_p33EP512MU810__PPS_Mapping3:
;__Lib_PPS_p33EP512MU810.c,247 :: 		
0x047A	0xE2001A  	CP0	W13
0x047C	0x320001  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping35
L___Lib_PPS_p33EP512MU810__PPS_Mapping235:
;__Lib_PPS_p33EP512MU810.c,248 :: 		
0x047E	0x07FEC0  	RCALL	_Lock_IOLOCK
L___Lib_PPS_p33EP512MU810__PPS_Mapping35:
;__Lib_PPS_p33EP512MU810.c,249 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping0:
;__Lib_PPS_p33EP512MU810.c,251 :: 		
0x0480	0xE15C61  	CP.B	W11, #1
0x0482	0x3A01BF  	BRA NZ	L___Lib_PPS_p33EP512MU810__PPS_Mapping36
L___Lib_PPS_p33EP512MU810__PPS_Mapping236:
;__Lib_PPS_p33EP512MU810.c,252 :: 		
0x0484	0xE2001A  	CP0	W13
0x0486	0x320001  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping37
L___Lib_PPS_p33EP512MU810__PPS_Mapping237:
;__Lib_PPS_p33EP512MU810.c,253 :: 		
0x0488	0x07FEC4  	RCALL	_Unlock_IOLOCK
L___Lib_PPS_p33EP512MU810__PPS_Mapping37:
;__Lib_PPS_p33EP512MU810.c,254 :: 		
0x048A	0x3700ED  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping38
;__Lib_PPS_p33EP512MU810.c,256 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping40:
0x048C	0x206A10  	MOV	#lo_addr(RPINR0+1), W0
0x048E	0x78480A  	MOV.B	W10, [W0]
0x0490	0x3701B5  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,257 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping41:
0x0492	0x206A20  	MOV	#lo_addr(RPINR1), W0
0x0494	0x78480A  	MOV.B	W10, [W0]
0x0496	0x3701B2  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,258 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping42:
0x0498	0x206A30  	MOV	#lo_addr(RPINR1+1), W0
0x049A	0x78480A  	MOV.B	W10, [W0]
0x049C	0x3701AF  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,259 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping43:
0x049E	0x206A40  	MOV	#lo_addr(RPINR2), W0
0x04A0	0x78480A  	MOV.B	W10, [W0]
0x04A2	0x3701AC  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,260 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping44:
0x04A4	0x206A60  	MOV	#lo_addr(RPINR3), W0
0x04A6	0x78480A  	MOV.B	W10, [W0]
0x04A8	0x3701A9  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,261 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping45:
0x04AA	0x206A70  	MOV	#lo_addr(RPINR3+1), W0
0x04AC	0x78480A  	MOV.B	W10, [W0]
0x04AE	0x3701A6  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,262 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping46:
0x04B0	0x206A80  	MOV	#lo_addr(RPINR4), W0
0x04B2	0x78480A  	MOV.B	W10, [W0]
0x04B4	0x3701A3  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,263 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping47:
0x04B6	0x206A90  	MOV	#lo_addr(RPINR4+1), W0
0x04B8	0x78480A  	MOV.B	W10, [W0]
0x04BA	0x3701A0  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,264 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping48:
0x04BC	0x206AA0  	MOV	#lo_addr(RPINR5), W0
0x04BE	0x78480A  	MOV.B	W10, [W0]
0x04C0	0x37019D  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,265 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping49:
0x04C2	0x206AB0  	MOV	#lo_addr(RPINR5+1), W0
0x04C4	0x78480A  	MOV.B	W10, [W0]
0x04C6	0x37019A  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,266 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping50:
0x04C8	0x206AC0  	MOV	#lo_addr(RPINR6), W0
0x04CA	0x78480A  	MOV.B	W10, [W0]
0x04CC	0x370197  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,267 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping51:
0x04CE	0x206AD0  	MOV	#lo_addr(RPINR6+1), W0
0x04D0	0x78480A  	MOV.B	W10, [W0]
0x04D2	0x370194  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,268 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping52:
0x04D4	0x206AE0  	MOV	#lo_addr(RPINR7), W0
0x04D6	0x78480A  	MOV.B	W10, [W0]
0x04D8	0x370191  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,269 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping53:
0x04DA	0x206AF0  	MOV	#lo_addr(RPINR7+1), W0
0x04DC	0x78480A  	MOV.B	W10, [W0]
0x04DE	0x37018E  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,270 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping54:
0x04E0	0x206B00  	MOV	#lo_addr(RPINR8), W0
0x04E2	0x78480A  	MOV.B	W10, [W0]
0x04E4	0x37018B  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,271 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping55:
0x04E6	0x206B10  	MOV	#lo_addr(RPINR8+1), W0
0x04E8	0x78480A  	MOV.B	W10, [W0]
0x04EA	0x370188  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,272 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping56:
0x04EC	0x206B20  	MOV	#lo_addr(RPINR9), W0
0x04EE	0x78480A  	MOV.B	W10, [W0]
0x04F0	0x370185  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,273 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping57:
0x04F2	0x206B30  	MOV	#lo_addr(RPINR9+1), W0
0x04F4	0x78480A  	MOV.B	W10, [W0]
0x04F6	0x370182  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,274 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping58:
0x04F8	0x206B40  	MOV	#lo_addr(RPINR10), W0
0x04FA	0x78480A  	MOV.B	W10, [W0]
0x04FC	0x37017F  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,275 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping59:
0x04FE	0x206B50  	MOV	#lo_addr(RPINR10+1), W0
0x0500	0x78480A  	MOV.B	W10, [W0]
0x0502	0x37017C  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,276 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping60:
0x0504	0x206B60  	MOV	#lo_addr(RPINR11), W0
0x0506	0x78480A  	MOV.B	W10, [W0]
0x0508	0x370179  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,277 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping61:
0x050A	0x206B70  	MOV	#lo_addr(RPINR11+1), W0
0x050C	0x78480A  	MOV.B	W10, [W0]
0x050E	0x370176  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,278 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping62:
0x0510	0x206B80  	MOV	#lo_addr(RPINR12), W0
0x0512	0x78480A  	MOV.B	W10, [W0]
0x0514	0x370173  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,279 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping63:
0x0516	0x206B90  	MOV	#lo_addr(RPINR12+1), W0
0x0518	0x78480A  	MOV.B	W10, [W0]
0x051A	0x370170  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,280 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping64:
0x051C	0x206BA0  	MOV	#lo_addr(RPINR13), W0
0x051E	0x78480A  	MOV.B	W10, [W0]
0x0520	0x37016D  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,281 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping65:
0x0522	0x206BB0  	MOV	#lo_addr(RPINR13+1), W0
0x0524	0x78480A  	MOV.B	W10, [W0]
0x0526	0x37016A  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,282 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping66:
0x0528	0x206BC0  	MOV	#lo_addr(RPINR14), W0
0x052A	0x78480A  	MOV.B	W10, [W0]
0x052C	0x370167  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,283 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping67:
0x052E	0x206BD0  	MOV	#lo_addr(RPINR14+1), W0
0x0530	0x78480A  	MOV.B	W10, [W0]
0x0532	0x370164  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,284 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping68:
0x0534	0x206BE0  	MOV	#lo_addr(RPINR15), W0
0x0536	0x78480A  	MOV.B	W10, [W0]
0x0538	0x370161  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,285 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping69:
0x053A	0x206BF0  	MOV	#lo_addr(RPINR15+1), W0
0x053C	0x78480A  	MOV.B	W10, [W0]
0x053E	0x37015E  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,286 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping70:
0x0540	0x206C00  	MOV	#lo_addr(RPINR16), W0
0x0542	0x78480A  	MOV.B	W10, [W0]
0x0544	0x37015B  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,287 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping71:
0x0546	0x206C10  	MOV	#lo_addr(RPINR16+1), W0
0x0548	0x78480A  	MOV.B	W10, [W0]
0x054A	0x370158  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,288 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping72:
0x054C	0x206C20  	MOV	#lo_addr(RPINR17), W0
0x054E	0x78480A  	MOV.B	W10, [W0]
0x0550	0x370155  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,289 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping73:
0x0552	0x206C30  	MOV	#lo_addr(RPINR17+1), W0
0x0554	0x78480A  	MOV.B	W10, [W0]
0x0556	0x370152  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,290 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping74:
0x0558	0x206C40  	MOV	#lo_addr(RPINR18), W0
0x055A	0x78480A  	MOV.B	W10, [W0]
0x055C	0x37014F  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,291 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping75:
0x055E	0x206C50  	MOV	#lo_addr(RPINR18+1), W0
0x0560	0x78480A  	MOV.B	W10, [W0]
0x0562	0x37014C  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,292 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping76:
0x0564	0x206C60  	MOV	#lo_addr(RPINR19), W0
0x0566	0x78480A  	MOV.B	W10, [W0]
0x0568	0x370149  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,293 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping77:
0x056A	0x206C70  	MOV	#lo_addr(RPINR19+1), W0
0x056C	0x78480A  	MOV.B	W10, [W0]
0x056E	0x370146  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,294 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping78:
0x0570	0x206C80  	MOV	#lo_addr(RPINR20), W0
0x0572	0x78480A  	MOV.B	W10, [W0]
0x0574	0x370143  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,295 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping79:
0x0576	0x206C90  	MOV	#lo_addr(RPINR20+1), W0
0x0578	0x78480A  	MOV.B	W10, [W0]
0x057A	0x370140  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,296 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping80:
0x057C	0x206CA0  	MOV	#lo_addr(RPINR21), W0
0x057E	0x78480A  	MOV.B	W10, [W0]
0x0580	0x37013D  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,297 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping81:
0x0582	0x206CE0  	MOV	#lo_addr(RPINR23), W0
0x0584	0x78480A  	MOV.B	W10, [W0]
0x0586	0x37013A  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,298 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping82:
0x0588	0x206D00  	MOV	#lo_addr(RPINR24), W0
0x058A	0x78480A  	MOV.B	W10, [W0]
0x058C	0x370137  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,299 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping83:
0x058E	0x206D10  	MOV	#lo_addr(RPINR24+1), W0
0x0590	0x78480A  	MOV.B	W10, [W0]
0x0592	0x370134  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,300 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping84:
0x0594	0x206D20  	MOV	#lo_addr(RPINR25), W0
0x0596	0x78480A  	MOV.B	W10, [W0]
0x0598	0x370131  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,301 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping85:
0x059A	0x206D40  	MOV	#lo_addr(RPINR26), W0
0x059C	0x78480A  	MOV.B	W10, [W0]
0x059E	0x37012E  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,302 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping86:
0x05A0	0x206D50  	MOV	#lo_addr(RPINR26+1), W0
0x05A2	0x78480A  	MOV.B	W10, [W0]
0x05A4	0x37012B  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,303 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping87:
0x05A6	0x206D60  	MOV	#lo_addr(RPINR27), W0
0x05A8	0x78480A  	MOV.B	W10, [W0]
0x05AA	0x370128  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,304 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping88:
0x05AC	0x206D70  	MOV	#lo_addr(RPINR27+1), W0
0x05AE	0x78480A  	MOV.B	W10, [W0]
0x05B0	0x370125  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,305 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping89:
0x05B2	0x206D80  	MOV	#lo_addr(RPINR28), W0
0x05B4	0x78480A  	MOV.B	W10, [W0]
0x05B6	0x370122  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,306 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping90:
0x05B8	0x206D90  	MOV	#lo_addr(RPINR28+1), W0
0x05BA	0x78480A  	MOV.B	W10, [W0]
0x05BC	0x37011F  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,307 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping91:
0x05BE	0x206DA0  	MOV	#lo_addr(RPINR29), W0
0x05C0	0x78480A  	MOV.B	W10, [W0]
0x05C2	0x37011C  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,308 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping92:
0x05C4	0x206DB0  	MOV	#lo_addr(RPINR29+1), W0
0x05C6	0x78480A  	MOV.B	W10, [W0]
0x05C8	0x370119  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,309 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping93:
0x05CA	0x206DC0  	MOV	#lo_addr(RPINR30), W0
0x05CC	0x78480A  	MOV.B	W10, [W0]
0x05CE	0x370116  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,310 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping94:
0x05D0	0x206DE0  	MOV	#lo_addr(RPINR31), W0
0x05D2	0x78480A  	MOV.B	W10, [W0]
0x05D4	0x370113  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,311 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping95:
0x05D6	0x206DF0  	MOV	#lo_addr(RPINR31+1), W0
0x05D8	0x78480A  	MOV.B	W10, [W0]
0x05DA	0x370110  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,312 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping96:
0x05DC	0x206E00  	MOV	#lo_addr(RPINR32), W0
0x05DE	0x78480A  	MOV.B	W10, [W0]
0x05E0	0x37010D  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,313 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping97:
0x05E2	0x206E20  	MOV	#lo_addr(RPINR33), W0
0x05E4	0x78480A  	MOV.B	W10, [W0]
0x05E6	0x37010A  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,314 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping98:
0x05E8	0x206E30  	MOV	#lo_addr(RPINR33+1), W0
0x05EA	0x78480A  	MOV.B	W10, [W0]
0x05EC	0x370107  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,315 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping99:
0x05EE	0x206E40  	MOV	#lo_addr(RPINR34), W0
0x05F0	0x78480A  	MOV.B	W10, [W0]
0x05F2	0x370104  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,316 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping100:
0x05F4	0x206E50  	MOV	#lo_addr(RPINR34+1), W0
0x05F6	0x78480A  	MOV.B	W10, [W0]
0x05F8	0x370101  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,317 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping101:
0x05FA	0x206E60  	MOV	#lo_addr(RPINR35), W0
0x05FC	0x78480A  	MOV.B	W10, [W0]
0x05FE	0x3700FE  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,318 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping102:
0x0600	0x206E70  	MOV	#lo_addr(RPINR35+1), W0
0x0602	0x78480A  	MOV.B	W10, [W0]
0x0604	0x3700FB  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,319 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping103:
0x0606	0x206E80  	MOV	#lo_addr(RPINR36), W0
0x0608	0x78480A  	MOV.B	W10, [W0]
0x060A	0x3700F8  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,320 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping104:
0x060C	0x206E90  	MOV	#lo_addr(RPINR36+1), W0
0x060E	0x78480A  	MOV.B	W10, [W0]
0x0610	0x3700F5  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,321 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping105:
0x0612	0x206EA0  	MOV	#lo_addr(RPINR37), W0
0x0614	0x78480A  	MOV.B	W10, [W0]
0x0616	0x3700F2  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,322 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping106:
0x0618	0x206F40  	MOV	#lo_addr(RPINR42), W0
0x061A	0x78480A  	MOV.B	W10, [W0]
0x061C	0x3700EF  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,323 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping107:
0x061E	0x206F50  	MOV	#lo_addr(RPINR42+1), W0
0x0620	0x78480A  	MOV.B	W10, [W0]
0x0622	0x3700EC  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,324 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping108:
0x0624	0x206F60  	MOV	#lo_addr(RPINR43), W0
0x0626	0x78480A  	MOV.B	W10, [W0]
0x0628	0x3700E9  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,325 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping109:
0x062A	0x206ED0  	MOV	#lo_addr(RPINR38+1), W0
0x062C	0x78480A  	MOV.B	W10, [W0]
0x062E	0x3700E6  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,326 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping110:
0x0630	0x206EE0  	MOV	#lo_addr(RPINR39), W0
0x0632	0x78480A  	MOV.B	W10, [W0]
0x0634	0x3700E3  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,327 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping111:
0x0636	0x206EF0  	MOV	#lo_addr(RPINR39+1), W0
0x0638	0x78480A  	MOV.B	W10, [W0]
0x063A	0x3700E0  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,328 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping112:
0x063C	0x206F00  	MOV	#lo_addr(RPINR40), W0
0x063E	0x78480A  	MOV.B	W10, [W0]
0x0640	0x3700DD  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,329 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping113:
0x0642	0x206F10  	MOV	#lo_addr(RPINR40+1), W0
0x0644	0x78480A  	MOV.B	W10, [W0]
0x0646	0x3700DA  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,330 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping114:
0x0648	0x206F20  	MOV	#lo_addr(RPINR41), W0
0x064A	0x78480A  	MOV.B	W10, [W0]
0x064C	0x3700D7  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,331 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping115:
0x064E	0x206F30  	MOV	#lo_addr(RPINR41+1), W0
0x0650	0x78480A  	MOV.B	W10, [W0]
0x0652	0x3700D4  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,332 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping116:
0x0654	0x206EB0  	MOV	#lo_addr(RPINR37+1), W0
0x0656	0x78480A  	MOV.B	W10, [W0]
0x0658	0x3700D1  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,333 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping117:
0x065A	0x206EC0  	MOV	#lo_addr(RPINR38), W0
0x065C	0x78480A  	MOV.B	W10, [W0]
0x065E	0x3700CE  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
;__Lib_PPS_p33EP512MU810.c,334 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping118:
0x0660	0xEF2000  	CLR	W0
0x0662	0x980700  	MOV	W0, [W14+0]
;__Lib_PPS_p33EP512MU810.c,335 :: 		
0x0664	0x3700CB  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping39
L___Lib_PPS_p33EP512MU810__PPS_Mapping38:
0x0666	0xE16460  	CP.B	W12, #0
0x0668	0x32FF11  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping40
L___Lib_PPS_p33EP512MU810__PPS_Mapping238:
0x066A	0xE16461  	CP.B	W12, #1
0x066C	0x32FF12  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping41
L___Lib_PPS_p33EP512MU810__PPS_Mapping239:
0x066E	0xE16462  	CP.B	W12, #2
0x0670	0x32FF13  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping42
L___Lib_PPS_p33EP512MU810__PPS_Mapping240:
0x0672	0xE16463  	CP.B	W12, #3
0x0674	0x32FF14  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping43
L___Lib_PPS_p33EP512MU810__PPS_Mapping241:
0x0676	0xE16464  	CP.B	W12, #4
0x0678	0x32FF15  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping44
L___Lib_PPS_p33EP512MU810__PPS_Mapping242:
0x067A	0xE16465  	CP.B	W12, #5
0x067C	0x32FF16  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping45
L___Lib_PPS_p33EP512MU810__PPS_Mapping243:
0x067E	0xE16466  	CP.B	W12, #6
0x0680	0x32FF17  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping46
L___Lib_PPS_p33EP512MU810__PPS_Mapping244:
0x0682	0xE16467  	CP.B	W12, #7
0x0684	0x32FF18  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping47
L___Lib_PPS_p33EP512MU810__PPS_Mapping245:
0x0686	0xE16468  	CP.B	W12, #8
0x0688	0x32FF19  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping48
L___Lib_PPS_p33EP512MU810__PPS_Mapping246:
0x068A	0xE16469  	CP.B	W12, #9
0x068C	0x32FF1A  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping49
L___Lib_PPS_p33EP512MU810__PPS_Mapping247:
0x068E	0xE1646A  	CP.B	W12, #10
0x0690	0x32FF1B  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping50
L___Lib_PPS_p33EP512MU810__PPS_Mapping248:
0x0692	0xE1646B  	CP.B	W12, #11
0x0694	0x32FF1C  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping51
L___Lib_PPS_p33EP512MU810__PPS_Mapping249:
0x0696	0xE1646C  	CP.B	W12, #12
0x0698	0x32FF1D  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping52
L___Lib_PPS_p33EP512MU810__PPS_Mapping250:
0x069A	0xE1646D  	CP.B	W12, #13
0x069C	0x32FF1E  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping53
L___Lib_PPS_p33EP512MU810__PPS_Mapping251:
0x069E	0xE1646E  	CP.B	W12, #14
0x06A0	0x32FF1F  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping54
L___Lib_PPS_p33EP512MU810__PPS_Mapping252:
0x06A2	0xE1646F  	CP.B	W12, #15
0x06A4	0x32FF20  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping55
L___Lib_PPS_p33EP512MU810__PPS_Mapping253:
0x06A6	0xE16470  	CP.B	W12, #16
0x06A8	0x32FF21  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping56
L___Lib_PPS_p33EP512MU810__PPS_Mapping254:
0x06AA	0xE16471  	CP.B	W12, #17
0x06AC	0x32FF22  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping57
L___Lib_PPS_p33EP512MU810__PPS_Mapping255:
0x06AE	0xE16472  	CP.B	W12, #18
0x06B0	0x32FF23  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping58
L___Lib_PPS_p33EP512MU810__PPS_Mapping256:
0x06B2	0xE16473  	CP.B	W12, #19
0x06B4	0x32FF24  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping59
L___Lib_PPS_p33EP512MU810__PPS_Mapping257:
0x06B6	0xE16474  	CP.B	W12, #20
0x06B8	0x32FF25  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping60
L___Lib_PPS_p33EP512MU810__PPS_Mapping258:
0x06BA	0xE16475  	CP.B	W12, #21
0x06BC	0x32FF26  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping61
L___Lib_PPS_p33EP512MU810__PPS_Mapping259:
0x06BE	0xE16476  	CP.B	W12, #22
0x06C0	0x32FF27  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping62
L___Lib_PPS_p33EP512MU810__PPS_Mapping260:
0x06C2	0xE16477  	CP.B	W12, #23
0x06C4	0x32FF28  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping63
L___Lib_PPS_p33EP512MU810__PPS_Mapping261:
0x06C6	0xE16478  	CP.B	W12, #24
0x06C8	0x32FF29  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping64
L___Lib_PPS_p33EP512MU810__PPS_Mapping262:
0x06CA	0xE16479  	CP.B	W12, #25
0x06CC	0x32FF2A  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping65
L___Lib_PPS_p33EP512MU810__PPS_Mapping263:
0x06CE	0xE1647A  	CP.B	W12, #26
0x06D0	0x32FF2B  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping66
L___Lib_PPS_p33EP512MU810__PPS_Mapping264:
0x06D2	0xE1647B  	CP.B	W12, #27
0x06D4	0x32FF2C  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping67
L___Lib_PPS_p33EP512MU810__PPS_Mapping265:
0x06D6	0xE1647C  	CP.B	W12, #28
0x06D8	0x32FF2D  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping68
L___Lib_PPS_p33EP512MU810__PPS_Mapping266:
0x06DA	0xE1647D  	CP.B	W12, #29
0x06DC	0x32FF2E  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping69
L___Lib_PPS_p33EP512MU810__PPS_Mapping267:
0x06DE	0xE1647E  	CP.B	W12, #30
0x06E0	0x32FF2F  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping70
L___Lib_PPS_p33EP512MU810__PPS_Mapping268:
0x06E2	0xE1647F  	CP.B	W12, #31
0x06E4	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping71
L___Lib_PPS_p33EP512MU810__PPS_Mapping269:
0x06E6	0xB3C200  	MOV.B	#32, W0
0x06E8	0xE16400  	CP.B	W12, W0
0x06EA	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping72
L___Lib_PPS_p33EP512MU810__PPS_Mapping270:
0x06EC	0xB3C210  	MOV.B	#33, W0
0x06EE	0xE16400  	CP.B	W12, W0
0x06F0	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping73
L___Lib_PPS_p33EP512MU810__PPS_Mapping271:
0x06F2	0xB3C220  	MOV.B	#34, W0
0x06F4	0xE16400  	CP.B	W12, W0
0x06F6	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping74
L___Lib_PPS_p33EP512MU810__PPS_Mapping272:
0x06F8	0xB3C230  	MOV.B	#35, W0
0x06FA	0xE16400  	CP.B	W12, W0
0x06FC	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping75
L___Lib_PPS_p33EP512MU810__PPS_Mapping273:
0x06FE	0xB3C240  	MOV.B	#36, W0
0x0700	0xE16400  	CP.B	W12, W0
0x0702	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping76
L___Lib_PPS_p33EP512MU810__PPS_Mapping274:
0x0704	0xB3C250  	MOV.B	#37, W0
0x0706	0xE16400  	CP.B	W12, W0
0x0708	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping77
L___Lib_PPS_p33EP512MU810__PPS_Mapping275:
0x070A	0xB3C260  	MOV.B	#38, W0
0x070C	0xE16400  	CP.B	W12, W0
0x070E	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping78
L___Lib_PPS_p33EP512MU810__PPS_Mapping276:
0x0710	0xB3C270  	MOV.B	#39, W0
0x0712	0xE16400  	CP.B	W12, W0
0x0714	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping79
L___Lib_PPS_p33EP512MU810__PPS_Mapping277:
0x0716	0xB3C280  	MOV.B	#40, W0
0x0718	0xE16400  	CP.B	W12, W0
0x071A	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping80
L___Lib_PPS_p33EP512MU810__PPS_Mapping278:
0x071C	0xB3C290  	MOV.B	#41, W0
0x071E	0xE16400  	CP.B	W12, W0
0x0720	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping81
L___Lib_PPS_p33EP512MU810__PPS_Mapping279:
0x0722	0xB3C2A0  	MOV.B	#42, W0
0x0724	0xE16400  	CP.B	W12, W0
0x0726	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping82
L___Lib_PPS_p33EP512MU810__PPS_Mapping280:
0x0728	0xB3C2B0  	MOV.B	#43, W0
0x072A	0xE16400  	CP.B	W12, W0
0x072C	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping83
L___Lib_PPS_p33EP512MU810__PPS_Mapping281:
0x072E	0xB3C2C0  	MOV.B	#44, W0
0x0730	0xE16400  	CP.B	W12, W0
0x0732	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping84
L___Lib_PPS_p33EP512MU810__PPS_Mapping282:
0x0734	0xB3C2D0  	MOV.B	#45, W0
0x0736	0xE16400  	CP.B	W12, W0
0x0738	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping85
L___Lib_PPS_p33EP512MU810__PPS_Mapping283:
0x073A	0xB3C2E0  	MOV.B	#46, W0
0x073C	0xE16400  	CP.B	W12, W0
0x073E	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping86
L___Lib_PPS_p33EP512MU810__PPS_Mapping284:
0x0740	0xB3C2F0  	MOV.B	#47, W0
0x0742	0xE16400  	CP.B	W12, W0
0x0744	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping87
L___Lib_PPS_p33EP512MU810__PPS_Mapping285:
0x0746	0xB3C300  	MOV.B	#48, W0
0x0748	0xE16400  	CP.B	W12, W0
0x074A	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping88
L___Lib_PPS_p33EP512MU810__PPS_Mapping286:
0x074C	0xB3C310  	MOV.B	#49, W0
0x074E	0xE16400  	CP.B	W12, W0
0x0750	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping89
L___Lib_PPS_p33EP512MU810__PPS_Mapping287:
0x0752	0xB3C320  	MOV.B	#50, W0
0x0754	0xE16400  	CP.B	W12, W0
0x0756	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping90
L___Lib_PPS_p33EP512MU810__PPS_Mapping288:
0x0758	0xB3C330  	MOV.B	#51, W0
0x075A	0xE16400  	CP.B	W12, W0
0x075C	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping91
L___Lib_PPS_p33EP512MU810__PPS_Mapping289:
0x075E	0xB3C340  	MOV.B	#52, W0
0x0760	0xE16400  	CP.B	W12, W0
0x0762	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping92
L___Lib_PPS_p33EP512MU810__PPS_Mapping290:
0x0764	0xB3C350  	MOV.B	#53, W0
0x0766	0xE16400  	CP.B	W12, W0
0x0768	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping93
L___Lib_PPS_p33EP512MU810__PPS_Mapping291:
0x076A	0xB3C360  	MOV.B	#54, W0
0x076C	0xE16400  	CP.B	W12, W0
0x076E	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping94
L___Lib_PPS_p33EP512MU810__PPS_Mapping292:
0x0770	0xB3C370  	MOV.B	#55, W0
0x0772	0xE16400  	CP.B	W12, W0
0x0774	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping95
L___Lib_PPS_p33EP512MU810__PPS_Mapping293:
0x0776	0xB3C380  	MOV.B	#56, W0
0x0778	0xE16400  	CP.B	W12, W0
0x077A	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping96
L___Lib_PPS_p33EP512MU810__PPS_Mapping294:
0x077C	0xB3C390  	MOV.B	#57, W0
0x077E	0xE16400  	CP.B	W12, W0
0x0780	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping97
L___Lib_PPS_p33EP512MU810__PPS_Mapping295:
0x0782	0xB3C3A0  	MOV.B	#58, W0
0x0784	0xE16400  	CP.B	W12, W0
0x0786	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping98
L___Lib_PPS_p33EP512MU810__PPS_Mapping296:
0x0788	0xB3C3B0  	MOV.B	#59, W0
0x078A	0xE16400  	CP.B	W12, W0
0x078C	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping99
L___Lib_PPS_p33EP512MU810__PPS_Mapping297:
0x078E	0xB3C3C0  	MOV.B	#60, W0
0x0790	0xE16400  	CP.B	W12, W0
0x0792	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping100
L___Lib_PPS_p33EP512MU810__PPS_Mapping298:
0x0794	0xB3C3D0  	MOV.B	#61, W0
0x0796	0xE16400  	CP.B	W12, W0
0x0798	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping101
L___Lib_PPS_p33EP512MU810__PPS_Mapping299:
0x079A	0xB3C3E0  	MOV.B	#62, W0
0x079C	0xE16400  	CP.B	W12, W0
0x079E	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping102
L___Lib_PPS_p33EP512MU810__PPS_Mapping300:
0x07A0	0xB3C3F0  	MOV.B	#63, W0
0x07A2	0xE16400  	CP.B	W12, W0
0x07A4	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping103
L___Lib_PPS_p33EP512MU810__PPS_Mapping301:
0x07A6	0xB3C400  	MOV.B	#64, W0
0x07A8	0xE16400  	CP.B	W12, W0
0x07AA	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping104
L___Lib_PPS_p33EP512MU810__PPS_Mapping302:
0x07AC	0xB3C410  	MOV.B	#65, W0
0x07AE	0xE16400  	CP.B	W12, W0
0x07B0	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping105
L___Lib_PPS_p33EP512MU810__PPS_Mapping303:
0x07B2	0xB3C420  	MOV.B	#66, W0
0x07B4	0xE16400  	CP.B	W12, W0
0x07B6	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping106
L___Lib_PPS_p33EP512MU810__PPS_Mapping304:
0x07B8	0xB3C430  	MOV.B	#67, W0
0x07BA	0xE16400  	CP.B	W12, W0
0x07BC	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping107
L___Lib_PPS_p33EP512MU810__PPS_Mapping305:
0x07BE	0xB3C440  	MOV.B	#68, W0
0x07C0	0xE16400  	CP.B	W12, W0
0x07C2	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping108
L___Lib_PPS_p33EP512MU810__PPS_Mapping306:
0x07C4	0xB3C450  	MOV.B	#69, W0
0x07C6	0xE16400  	CP.B	W12, W0
0x07C8	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping109
L___Lib_PPS_p33EP512MU810__PPS_Mapping307:
0x07CA	0xB3C460  	MOV.B	#70, W0
0x07CC	0xE16400  	CP.B	W12, W0
0x07CE	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping110
L___Lib_PPS_p33EP512MU810__PPS_Mapping308:
0x07D0	0xB3C470  	MOV.B	#71, W0
0x07D2	0xE16400  	CP.B	W12, W0
0x07D4	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping111
L___Lib_PPS_p33EP512MU810__PPS_Mapping309:
0x07D6	0xB3C480  	MOV.B	#72, W0
0x07D8	0xE16400  	CP.B	W12, W0
0x07DA	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping112
L___Lib_PPS_p33EP512MU810__PPS_Mapping310:
0x07DC	0xB3C490  	MOV.B	#73, W0
0x07DE	0xE16400  	CP.B	W12, W0
0x07E0	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping113
L___Lib_PPS_p33EP512MU810__PPS_Mapping311:
0x07E2	0xB3C4A0  	MOV.B	#74, W0
0x07E4	0xE16400  	CP.B	W12, W0
0x07E6	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping114
L___Lib_PPS_p33EP512MU810__PPS_Mapping312:
0x07E8	0xB3C4B0  	MOV.B	#75, W0
0x07EA	0xE16400  	CP.B	W12, W0
0x07EC	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping115
L___Lib_PPS_p33EP512MU810__PPS_Mapping313:
0x07EE	0xB3C4C0  	MOV.B	#76, W0
0x07F0	0xE16400  	CP.B	W12, W0
0x07F2	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping116
L___Lib_PPS_p33EP512MU810__PPS_Mapping314:
0x07F4	0xB3C4D0  	MOV.B	#77, W0
0x07F6	0xE16400  	CP.B	W12, W0
0x07F8	0x32FF30  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping117
L___Lib_PPS_p33EP512MU810__PPS_Mapping315:
0x07FA	0x37FF32  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping118
L___Lib_PPS_p33EP512MU810__PPS_Mapping39:
;__Lib_PPS_p33EP512MU810.c,336 :: 		
0x07FC	0xE2001A  	CP0	W13
0x07FE	0x320001  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping119
L___Lib_PPS_p33EP512MU810__PPS_Mapping316:
;__Lib_PPS_p33EP512MU810.c,337 :: 		
0x0800	0x07FCFF  	RCALL	_Lock_IOLOCK
L___Lib_PPS_p33EP512MU810__PPS_Mapping119:
;__Lib_PPS_p33EP512MU810.c,338 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping36:
;__Lib_PPS_p33EP512MU810.c,341 :: 		
0x0802	0x370184  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping120
;__Lib_PPS_p33EP512MU810.c,342 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping122:
0x0804	0xAE0016  	BTSS	W11, #0
0x0806	0xA90E00  	BCLR	TRISA0_bit, BitPos(TRISA0_bit+0)
0x0808	0xAF0016  	BTSC	W11, #0
0x080A	0xA80E00  	BSET	TRISA0_bit, BitPos(TRISA0_bit+0)
0x080C	0x37025D  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,343 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping123:
0x080E	0xAE0016  	BTSS	W11, #0
0x0810	0xA92E00  	BCLR	TRISA1_bit, BitPos(TRISA1_bit+0)
0x0812	0xAF0016  	BTSC	W11, #0
0x0814	0xA82E00  	BSET	TRISA1_bit, BitPos(TRISA1_bit+0)
0x0816	0x370258  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,344 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping124:
0x0818	0xAE0016  	BTSS	W11, #0
0x081A	0xA94E00  	BCLR	TRISA2_bit, BitPos(TRISA2_bit+0)
0x081C	0xAF0016  	BTSC	W11, #0
0x081E	0xA84E00  	BSET	TRISA2_bit, BitPos(TRISA2_bit+0)
0x0820	0x370253  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,345 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping125:
0x0822	0xAE0016  	BTSS	W11, #0
0x0824	0xA96E00  	BCLR	TRISA3_bit, BitPos(TRISA3_bit+0)
0x0826	0xAF0016  	BTSC	W11, #0
0x0828	0xA86E00  	BSET	TRISA3_bit, BitPos(TRISA3_bit+0)
0x082A	0x37024E  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,346 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping126:
0x082C	0xAE0016  	BTSS	W11, #0
0x082E	0xA98E00  	BCLR	TRISA4_bit, BitPos(TRISA4_bit+0)
0x0830	0xAF0016  	BTSC	W11, #0
0x0832	0xA88E00  	BSET	TRISA4_bit, BitPos(TRISA4_bit+0)
0x0834	0x370249  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,347 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping127:
0x0836	0xAE0016  	BTSS	W11, #0
0x0838	0xA9AE00  	BCLR	TRISA5_bit, BitPos(TRISA5_bit+0)
0x083A	0xAF0016  	BTSC	W11, #0
0x083C	0xA8AE00  	BSET	TRISA5_bit, BitPos(TRISA5_bit+0)
0x083E	0x370244  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,348 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping128:
0x0840	0xAE0016  	BTSS	W11, #0
0x0842	0xA9CE00  	BCLR	TRISA6_bit, BitPos(TRISA6_bit+0)
0x0844	0xAF0016  	BTSC	W11, #0
0x0846	0xA8CE00  	BSET	TRISA6_bit, BitPos(TRISA6_bit+0)
0x0848	0x37023F  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,349 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping129:
0x084A	0xAE0016  	BTSS	W11, #0
0x084C	0xA9EE00  	BCLR	TRISA7_bit, BitPos(TRISA7_bit+0)
0x084E	0xAF0016  	BTSC	W11, #0
0x0850	0xA8EE00  	BSET	TRISA7_bit, BitPos(TRISA7_bit+0)
0x0852	0x37023A  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,351 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping130:
0x0854	0xAE0016  	BTSS	W11, #0
0x0856	0xA9CE01  	BCLR	TRISA14_bit, BitPos(TRISA14_bit+0)
0x0858	0xAF0016  	BTSC	W11, #0
0x085A	0xA8CE01  	BSET	TRISA14_bit, BitPos(TRISA14_bit+0)
0x085C	0x370235  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,352 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping131:
0x085E	0xAE0016  	BTSS	W11, #0
0x0860	0xA9EE01  	BCLR	TRISA15_bit, BitPos(TRISA15_bit+0)
0x0862	0xAF0016  	BTSC	W11, #0
0x0864	0xA8EE01  	BSET	TRISA15_bit, BitPos(TRISA15_bit+0)
0x0866	0x370230  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,354 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping132:
0x0868	0xAE0016  	BTSS	W11, #0
0x086A	0xA9EE11  	BCLR	TRISB15_bit, BitPos(TRISB15_bit+0)
0x086C	0xAF0016  	BTSC	W11, #0
0x086E	0xA8EE11  	BSET	TRISB15_bit, BitPos(TRISB15_bit+0)
0x0870	0x37022B  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,355 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping133:
0x0872	0xAE0016  	BTSS	W11, #0
0x0874	0xA9CE11  	BCLR	TRISB14_bit, BitPos(TRISB14_bit+0)
0x0876	0xAF0016  	BTSC	W11, #0
0x0878	0xA8CE11  	BSET	TRISB14_bit, BitPos(TRISB14_bit+0)
0x087A	0x370226  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,356 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping134:
0x087C	0xAE0016  	BTSS	W11, #0
0x087E	0xA9AE11  	BCLR	TRISB13_bit, BitPos(TRISB13_bit+0)
0x0880	0xAF0016  	BTSC	W11, #0
0x0882	0xA8AE11  	BSET	TRISB13_bit, BitPos(TRISB13_bit+0)
0x0884	0x370221  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,357 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping135:
0x0886	0xAE0016  	BTSS	W11, #0
0x0888	0xA98E11  	BCLR	TRISB12_bit, BitPos(TRISB12_bit+0)
0x088A	0xAF0016  	BTSC	W11, #0
0x088C	0xA88E11  	BSET	TRISB12_bit, BitPos(TRISB12_bit+0)
0x088E	0x37021C  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,358 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping136:
0x0890	0xAE0016  	BTSS	W11, #0
0x0892	0xA96E11  	BCLR	TRISB11_bit, BitPos(TRISB11_bit+0)
0x0894	0xAF0016  	BTSC	W11, #0
0x0896	0xA86E11  	BSET	TRISB11_bit, BitPos(TRISB11_bit+0)
0x0898	0x370217  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,359 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping137:
0x089A	0xAE0016  	BTSS	W11, #0
0x089C	0xA94E11  	BCLR	TRISB10_bit, BitPos(TRISB10_bit+0)
0x089E	0xAF0016  	BTSC	W11, #0
0x08A0	0xA84E11  	BSET	TRISB10_bit, BitPos(TRISB10_bit+0)
0x08A2	0x370212  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,360 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping138:
0x08A4	0xAE0016  	BTSS	W11, #0
0x08A6	0xA92E11  	BCLR	TRISB9_bit, BitPos(TRISB9_bit+0)
0x08A8	0xAF0016  	BTSC	W11, #0
0x08AA	0xA82E11  	BSET	TRISB9_bit, BitPos(TRISB9_bit+0)
0x08AC	0x37020D  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,361 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping139:
0x08AE	0xAE0016  	BTSS	W11, #0
0x08B0	0xA90E11  	BCLR	TRISB8_bit, BitPos(TRISB8_bit+0)
0x08B2	0xAF0016  	BTSC	W11, #0
0x08B4	0xA80E11  	BSET	TRISB8_bit, BitPos(TRISB8_bit+0)
0x08B6	0x370208  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,362 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping140:
0x08B8	0xAE0016  	BTSS	W11, #0
0x08BA	0xA9EE10  	BCLR	TRISB7_bit, BitPos(TRISB7_bit+0)
0x08BC	0xAF0016  	BTSC	W11, #0
0x08BE	0xA8EE10  	BSET	TRISB7_bit, BitPos(TRISB7_bit+0)
0x08C0	0x370203  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,363 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping141:
0x08C2	0xAE0016  	BTSS	W11, #0
0x08C4	0xA9CE10  	BCLR	TRISB6_bit, BitPos(TRISB6_bit+0)
0x08C6	0xAF0016  	BTSC	W11, #0
0x08C8	0xA8CE10  	BSET	TRISB6_bit, BitPos(TRISB6_bit+0)
0x08CA	0x3701FE  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,364 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping142:
0x08CC	0xAE0016  	BTSS	W11, #0
0x08CE	0xA9AE10  	BCLR	TRISB5_bit, BitPos(TRISB5_bit+0)
0x08D0	0xAF0016  	BTSC	W11, #0
0x08D2	0xA8AE10  	BSET	TRISB5_bit, BitPos(TRISB5_bit+0)
0x08D4	0x3701F9  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,365 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping143:
0x08D6	0xAE0016  	BTSS	W11, #0
0x08D8	0xA98E10  	BCLR	TRISB4_bit, BitPos(TRISB4_bit+0)
0x08DA	0xAF0016  	BTSC	W11, #0
0x08DC	0xA88E10  	BSET	TRISB4_bit, BitPos(TRISB4_bit+0)
0x08DE	0x3701F4  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,366 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping144:
0x08E0	0xAE0016  	BTSS	W11, #0
0x08E2	0xA96E10  	BCLR	TRISB3_bit, BitPos(TRISB3_bit+0)
0x08E4	0xAF0016  	BTSC	W11, #0
0x08E6	0xA86E10  	BSET	TRISB3_bit, BitPos(TRISB3_bit+0)
0x08E8	0x3701EF  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,367 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping145:
0x08EA	0xAE0016  	BTSS	W11, #0
0x08EC	0xA94E10  	BCLR	TRISB2_bit, BitPos(TRISB2_bit+0)
0x08EE	0xAF0016  	BTSC	W11, #0
0x08F0	0xA84E10  	BSET	TRISB2_bit, BitPos(TRISB2_bit+0)
0x08F2	0x3701EA  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,368 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping146:
0x08F4	0xAE0016  	BTSS	W11, #0
0x08F6	0xA92E10  	BCLR	TRISB1_bit, BitPos(TRISB1_bit+0)
0x08F8	0xAF0016  	BTSC	W11, #0
0x08FA	0xA82E10  	BSET	TRISB1_bit, BitPos(TRISB1_bit+0)
0x08FC	0x3701E5  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,369 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping147:
0x08FE	0xAE0016  	BTSS	W11, #0
0x0900	0xA90E10  	BCLR	TRISB0_bit, BitPos(TRISB0_bit+0)
0x0902	0xAF0016  	BTSC	W11, #0
0x0904	0xA80E10  	BSET	TRISB0_bit, BitPos(TRISB0_bit+0)
0x0906	0x3701E0  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,371 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping148:
0x0908	0xAE0016  	BTSS	W11, #0
0x090A	0xA92E20  	BCLR	TRISC1_bit, BitPos(TRISC1_bit+0)
0x090C	0xAF0016  	BTSC	W11, #0
0x090E	0xA82E20  	BSET	TRISC1_bit, BitPos(TRISC1_bit+0)
0x0910	0x3701DB  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,372 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping149:
0x0912	0xAE0016  	BTSS	W11, #0
0x0914	0xA94E20  	BCLR	TRISC2_bit, BitPos(TRISC2_bit+0)
0x0916	0xAF0016  	BTSC	W11, #0
0x0918	0xA84E20  	BSET	TRISC2_bit, BitPos(TRISC2_bit+0)
0x091A	0x3701D6  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,373 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping150:
0x091C	0xAE0016  	BTSS	W11, #0
0x091E	0xA96E20  	BCLR	TRISC3_bit, BitPos(TRISC3_bit+0)
0x0920	0xAF0016  	BTSC	W11, #0
0x0922	0xA86E20  	BSET	TRISC3_bit, BitPos(TRISC3_bit+0)
0x0924	0x3701D1  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,374 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping151:
0x0926	0xAE0016  	BTSS	W11, #0
0x0928	0xA98E20  	BCLR	TRISC4_bit, BitPos(TRISC4_bit+0)
0x092A	0xAF0016  	BTSC	W11, #0
0x092C	0xA88E20  	BSET	TRISC4_bit, BitPos(TRISC4_bit+0)
0x092E	0x3701CC  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,376 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping152:
0x0930	0xAE0016  	BTSS	W11, #0
0x0932	0xA9CE21  	BCLR	TRISC14_bit, BitPos(TRISC14_bit+0)
0x0934	0xAF0016  	BTSC	W11, #0
0x0936	0xA8CE21  	BSET	TRISC14_bit, BitPos(TRISC14_bit+0)
0x0938	0x3701C7  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,377 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping153:
0x093A	0xAE0016  	BTSS	W11, #0
0x093C	0xA9AE21  	BCLR	TRISC13_bit, BitPos(TRISC13_bit+0)
0x093E	0xAF0016  	BTSC	W11, #0
0x0940	0xA8AE21  	BSET	TRISC13_bit, BitPos(TRISC13_bit+0)
0x0942	0x3701C2  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,378 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping154:
0x0944	0xAE0016  	BTSS	W11, #0
0x0946	0xA98E21  	BCLR	TRISC12_bit, BitPos(TRISC12_bit+0)
0x0948	0xAF0016  	BTSC	W11, #0
0x094A	0xA88E21  	BSET	TRISC12_bit, BitPos(TRISC12_bit+0)
0x094C	0x3701BD  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,380 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping155:
0x094E	0xAE0016  	BTSS	W11, #0
0x0950	0xA9EE31  	BCLR	TRISD15_bit, BitPos(TRISD15_bit+0)
0x0952	0xAF0016  	BTSC	W11, #0
0x0954	0xA8EE31  	BSET	TRISD15_bit, BitPos(TRISD15_bit+0)
0x0956	0x3701B8  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,381 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping156:
0x0958	0xAE0016  	BTSS	W11, #0
0x095A	0xA9CE31  	BCLR	TRISD14_bit, BitPos(TRISD14_bit+0)
0x095C	0xAF0016  	BTSC	W11, #0
0x095E	0xA8CE31  	BSET	TRISD14_bit, BitPos(TRISD14_bit+0)
0x0960	0x3701B3  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,382 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping157:
0x0962	0xAE0016  	BTSS	W11, #0
0x0964	0xA9AE31  	BCLR	TRISD13_bit, BitPos(TRISD13_bit+0)
0x0966	0xAF0016  	BTSC	W11, #0
0x0968	0xA8AE31  	BSET	TRISD13_bit, BitPos(TRISD13_bit+0)
0x096A	0x3701AE  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,383 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping158:
0x096C	0xAE0016  	BTSS	W11, #0
0x096E	0xA98E31  	BCLR	TRISD12_bit, BitPos(TRISD12_bit+0)
0x0970	0xAF0016  	BTSC	W11, #0
0x0972	0xA88E31  	BSET	TRISD12_bit, BitPos(TRISD12_bit+0)
0x0974	0x3701A9  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,384 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping159:
0x0976	0xAE0016  	BTSS	W11, #0
0x0978	0xA96E31  	BCLR	TRISD11_bit, BitPos(TRISD11_bit+0)
0x097A	0xAF0016  	BTSC	W11, #0
0x097C	0xA86E31  	BSET	TRISD11_bit, BitPos(TRISD11_bit+0)
0x097E	0x3701A4  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,385 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping160:
0x0980	0xAE0016  	BTSS	W11, #0
0x0982	0xA94E31  	BCLR	TRISD10_bit, BitPos(TRISD10_bit+0)
0x0984	0xAF0016  	BTSC	W11, #0
0x0986	0xA84E31  	BSET	TRISD10_bit, BitPos(TRISD10_bit+0)
0x0988	0x37019F  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,386 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping161:
0x098A	0xAE0016  	BTSS	W11, #0
0x098C	0xA92E31  	BCLR	TRISD9_bit, BitPos(TRISD9_bit+0)
0x098E	0xAF0016  	BTSC	W11, #0
0x0990	0xA82E31  	BSET	TRISD9_bit, BitPos(TRISD9_bit+0)
0x0992	0x37019A  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,387 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping162:
0x0994	0xAE0016  	BTSS	W11, #0
0x0996	0xA90E31  	BCLR	TRISD8_bit, BitPos(TRISD8_bit+0)
0x0998	0xAF0016  	BTSC	W11, #0
0x099A	0xA80E31  	BSET	TRISD8_bit, BitPos(TRISD8_bit+0)
0x099C	0x370195  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,388 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping163:
0x099E	0xAE0016  	BTSS	W11, #0
0x09A0	0xA9EE30  	BCLR	TRISD7_bit, BitPos(TRISD7_bit+0)
0x09A2	0xAF0016  	BTSC	W11, #0
0x09A4	0xA8EE30  	BSET	TRISD7_bit, BitPos(TRISD7_bit+0)
0x09A6	0x370190  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,389 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping164:
0x09A8	0xAE0016  	BTSS	W11, #0
0x09AA	0xA9CE30  	BCLR	TRISD6_bit, BitPos(TRISD6_bit+0)
0x09AC	0xAF0016  	BTSC	W11, #0
0x09AE	0xA8CE30  	BSET	TRISD6_bit, BitPos(TRISD6_bit+0)
0x09B0	0x37018B  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,390 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping165:
0x09B2	0xAE0016  	BTSS	W11, #0
0x09B4	0xA9AE30  	BCLR	TRISD5_bit, BitPos(TRISD5_bit+0)
0x09B6	0xAF0016  	BTSC	W11, #0
0x09B8	0xA8AE30  	BSET	TRISD5_bit, BitPos(TRISD5_bit+0)
0x09BA	0x370186  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,391 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping166:
0x09BC	0xAE0016  	BTSS	W11, #0
0x09BE	0xA98E30  	BCLR	TRISD4_bit, BitPos(TRISD4_bit+0)
0x09C0	0xAF0016  	BTSC	W11, #0
0x09C2	0xA88E30  	BSET	TRISD4_bit, BitPos(TRISD4_bit+0)
0x09C4	0x370181  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,392 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping167:
0x09C6	0xAE0016  	BTSS	W11, #0
0x09C8	0xA96E30  	BCLR	TRISD3_bit, BitPos(TRISD3_bit+0)
0x09CA	0xAF0016  	BTSC	W11, #0
0x09CC	0xA86E30  	BSET	TRISD3_bit, BitPos(TRISD3_bit+0)
0x09CE	0x37017C  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,393 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping168:
0x09D0	0xAE0016  	BTSS	W11, #0
0x09D2	0xA94E30  	BCLR	TRISD2_bit, BitPos(TRISD2_bit+0)
0x09D4	0xAF0016  	BTSC	W11, #0
0x09D6	0xA84E30  	BSET	TRISD2_bit, BitPos(TRISD2_bit+0)
0x09D8	0x370177  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,394 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping169:
0x09DA	0xAE0016  	BTSS	W11, #0
0x09DC	0xA92E30  	BCLR	TRISD1_bit, BitPos(TRISD1_bit+0)
0x09DE	0xAF0016  	BTSC	W11, #0
0x09E0	0xA82E30  	BSET	TRISD1_bit, BitPos(TRISD1_bit+0)
0x09E2	0x370172  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,395 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping170:
0x09E4	0xAE0016  	BTSS	W11, #0
0x09E6	0xA90E30  	BCLR	TRISD0_bit, BitPos(TRISD0_bit+0)
0x09E8	0xAF0016  	BTSC	W11, #0
0x09EA	0xA80E30  	BSET	TRISD0_bit, BitPos(TRISD0_bit+0)
0x09EC	0x37016D  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,397 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping171:
0x09EE	0xAE0016  	BTSS	W11, #0
0x09F0	0xA92E41  	BCLR	TRISE9_bit, BitPos(TRISE9_bit+0)
0x09F2	0xAF0016  	BTSC	W11, #0
0x09F4	0xA82E41  	BSET	TRISE9_bit, BitPos(TRISE9_bit+0)
0x09F6	0x370168  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,398 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping172:
0x09F8	0xAE0016  	BTSS	W11, #0
0x09FA	0xA90E41  	BCLR	TRISE8_bit, BitPos(TRISE8_bit+0)
0x09FC	0xAF0016  	BTSC	W11, #0
0x09FE	0xA80E41  	BSET	TRISE8_bit, BitPos(TRISE8_bit+0)
0x0A00	0x370163  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,399 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping173:
0x0A02	0xAE0016  	BTSS	W11, #0
0x0A04	0xA9CE40  	BCLR	TRISE6_bit, BitPos(TRISE6_bit+0)
0x0A06	0xAF0016  	BTSC	W11, #0
0x0A08	0xA8CE40  	BSET	TRISE6_bit, BitPos(TRISE6_bit+0)
0x0A0A	0x37015E  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,400 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping174:
0x0A0C	0xAE0016  	BTSS	W11, #0
0x0A0E	0xA9AE40  	BCLR	TRISE5_bit, BitPos(TRISE5_bit+0)
0x0A10	0xAF0016  	BTSC	W11, #0
0x0A12	0xA8AE40  	BSET	TRISE5_bit, BitPos(TRISE5_bit+0)
0x0A14	0x370159  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,401 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping175:
0x0A16	0xAE0016  	BTSS	W11, #0
0x0A18	0xA98E40  	BCLR	TRISE4_bit, BitPos(TRISE4_bit+0)
0x0A1A	0xAF0016  	BTSC	W11, #0
0x0A1C	0xA88E40  	BSET	TRISE4_bit, BitPos(TRISE4_bit+0)
0x0A1E	0x370154  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,402 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping176:
0x0A20	0xAE0016  	BTSS	W11, #0
0x0A22	0xA96E40  	BCLR	TRISE3_bit, BitPos(TRISE3_bit+0)
0x0A24	0xAF0016  	BTSC	W11, #0
0x0A26	0xA86E40  	BSET	TRISE3_bit, BitPos(TRISE3_bit+0)
0x0A28	0x37014F  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,403 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping177:
0x0A2A	0xAE0016  	BTSS	W11, #0
0x0A2C	0xA94E40  	BCLR	TRISE2_bit, BitPos(TRISE2_bit+0)
0x0A2E	0xAF0016  	BTSC	W11, #0
0x0A30	0xA84E40  	BSET	TRISE2_bit, BitPos(TRISE2_bit+0)
0x0A32	0x37014A  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,404 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping178:
0x0A34	0xAE0016  	BTSS	W11, #0
0x0A36	0xA92E40  	BCLR	TRISE1_bit, BitPos(TRISE1_bit+0)
0x0A38	0xAF0016  	BTSC	W11, #0
0x0A3A	0xA82E40  	BSET	TRISE1_bit, BitPos(TRISE1_bit+0)
0x0A3C	0x370145  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,405 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping179:
0x0A3E	0xAE0016  	BTSS	W11, #0
0x0A40	0xA90E40  	BCLR	TRISE0_bit, BitPos(TRISE0_bit+0)
0x0A42	0xAF0016  	BTSC	W11, #0
0x0A44	0xA80E40  	BSET	TRISE0_bit, BitPos(TRISE0_bit+0)
0x0A46	0x370140  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,407 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping180:
0x0A48	0xAE0016  	BTSS	W11, #0
0x0A4A	0xA9AE51  	BCLR	TRISF13_bit, BitPos(TRISF13_bit+0)
0x0A4C	0xAF0016  	BTSC	W11, #0
0x0A4E	0xA8AE51  	BSET	TRISF13_bit, BitPos(TRISF13_bit+0)
0x0A50	0x37013B  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,408 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping181:
0x0A52	0xAE0016  	BTSS	W11, #0
0x0A54	0xA98E51  	BCLR	TRISF12_bit, BitPos(TRISF12_bit+0)
0x0A56	0xAF0016  	BTSC	W11, #0
0x0A58	0xA88E51  	BSET	TRISF12_bit, BitPos(TRISF12_bit+0)
0x0A5A	0x370136  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,409 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping182:
0x0A5C	0xAE0016  	BTSS	W11, #0
0x0A5E	0xA90E51  	BCLR	TRISF8_bit, BitPos(TRISF8_bit+0)
0x0A60	0xAF0016  	BTSC	W11, #0
0x0A62	0xA80E51  	BSET	TRISF8_bit, BitPos(TRISF8_bit+0)
0x0A64	0x370131  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,410 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping183:
0x0A66	0xAE0016  	BTSS	W11, #0
0x0A68	0xA9AE50  	BCLR	TRISF5_bit, BitPos(TRISF5_bit+0)
0x0A6A	0xAF0016  	BTSC	W11, #0
0x0A6C	0xA8AE50  	BSET	TRISF5_bit, BitPos(TRISF5_bit+0)
0x0A6E	0x37012C  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,411 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping184:
0x0A70	0xAE0016  	BTSS	W11, #0
0x0A72	0xA98E50  	BCLR	TRISF4_bit, BitPos(TRISF4_bit+0)
0x0A74	0xAF0016  	BTSC	W11, #0
0x0A76	0xA88E50  	BSET	TRISF4_bit, BitPos(TRISF4_bit+0)
0x0A78	0x370127  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,412 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping185:
0x0A7A	0xAE0016  	BTSS	W11, #0
0x0A7C	0xA96E50  	BCLR	TRISF3_bit, BitPos(TRISF3_bit+0)
0x0A7E	0xAF0016  	BTSC	W11, #0
0x0A80	0xA86E50  	BSET	TRISF3_bit, BitPos(TRISF3_bit+0)
0x0A82	0x370122  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,413 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping186:
0x0A84	0xAE0016  	BTSS	W11, #0
0x0A86	0xA94E50  	BCLR	TRISF2_bit, BitPos(TRISF2_bit+0)
0x0A88	0xAF0016  	BTSC	W11, #0
0x0A8A	0xA84E50  	BSET	TRISF2_bit, BitPos(TRISF2_bit+0)
0x0A8C	0x37011D  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,414 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping187:
0x0A8E	0xAE0016  	BTSS	W11, #0
0x0A90	0xA92E50  	BCLR	TRISF1_bit, BitPos(TRISF1_bit+0)
0x0A92	0xAF0016  	BTSC	W11, #0
0x0A94	0xA82E50  	BSET	TRISF1_bit, BitPos(TRISF1_bit+0)
0x0A96	0x370118  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,415 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping188:
0x0A98	0xAE0016  	BTSS	W11, #0
0x0A9A	0xA90E50  	BCLR	TRISF0_bit, BitPos(TRISF0_bit+0)
0x0A9C	0xAF0016  	BTSC	W11, #0
0x0A9E	0xA80E50  	BSET	TRISF0_bit, BitPos(TRISF0_bit+0)
0x0AA0	0x370113  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,418 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping189:
0x0AA2	0xAE0016  	BTSS	W11, #0
0x0AA4	0xA90E60  	BCLR	TRISG0_bit, BitPos(TRISG0_bit+0)
0x0AA6	0xAF0016  	BTSC	W11, #0
0x0AA8	0xA80E60  	BSET	TRISG0_bit, BitPos(TRISG0_bit+0)
0x0AAA	0x37010E  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,419 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping190:
0x0AAC	0xAE0016  	BTSS	W11, #0
0x0AAE	0xA92E60  	BCLR	TRISG1_bit, BitPos(TRISG1_bit+0)
0x0AB0	0xAF0016  	BTSC	W11, #0
0x0AB2	0xA82E60  	BSET	TRISG1_bit, BitPos(TRISG1_bit+0)
0x0AB4	0x370109  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,420 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping191:
0x0AB6	0xAE0016  	BTSS	W11, #0
0x0AB8	0xA9CE60  	BCLR	TRISG6_bit, BitPos(TRISG6_bit+0)
0x0ABA	0xAF0016  	BTSC	W11, #0
0x0ABC	0xA8CE60  	BSET	TRISG6_bit, BitPos(TRISG6_bit+0)
0x0ABE	0x370104  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,421 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping192:
0x0AC0	0xAE0016  	BTSS	W11, #0
0x0AC2	0xA9EE60  	BCLR	TRISG7_bit, BitPos(TRISG7_bit+0)
0x0AC4	0xAF0016  	BTSC	W11, #0
0x0AC6	0xA8EE60  	BSET	TRISG7_bit, BitPos(TRISG7_bit+0)
0x0AC8	0x3700FF  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,422 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping193:
0x0ACA	0xAE0016  	BTSS	W11, #0
0x0ACC	0xA90E61  	BCLR	TRISG8_bit, BitPos(TRISG8_bit+0)
0x0ACE	0xAF0016  	BTSC	W11, #0
0x0AD0	0xA80E61  	BSET	TRISG8_bit, BitPos(TRISG8_bit+0)
0x0AD2	0x3700FA  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,423 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping194:
0x0AD4	0xAE0016  	BTSS	W11, #0
0x0AD6	0xA92E61  	BCLR	TRISG9_bit, BitPos(TRISG9_bit+0)
0x0AD8	0xAF0016  	BTSC	W11, #0
0x0ADA	0xA82E61  	BSET	TRISG9_bit, BitPos(TRISG9_bit+0)
0x0ADC	0x3700F5  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,424 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping195:
0x0ADE	0xAE0016  	BTSS	W11, #0
0x0AE0	0xA98E61  	BCLR	TRISG12_bit, BitPos(TRISG12_bit+0)
0x0AE2	0xAF0016  	BTSC	W11, #0
0x0AE4	0xA88E61  	BSET	TRISG12_bit, BitPos(TRISG12_bit+0)
0x0AE6	0x3700F0  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,425 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping196:
0x0AE8	0xAE0016  	BTSS	W11, #0
0x0AEA	0xA9AE61  	BCLR	TRISG13_bit, BitPos(TRISG13_bit+0)
0x0AEC	0xAF0016  	BTSC	W11, #0
0x0AEE	0xA8AE61  	BSET	TRISG13_bit, BitPos(TRISG13_bit+0)
0x0AF0	0x3700EB  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,426 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping197:
0x0AF2	0xAE0016  	BTSS	W11, #0
0x0AF4	0xA9CE61  	BCLR	TRISG14_bit, BitPos(TRISG14_bit+0)
0x0AF6	0xAF0016  	BTSC	W11, #0
0x0AF8	0xA8CE61  	BSET	TRISG14_bit, BitPos(TRISG14_bit+0)
0x0AFA	0x3700E6  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,427 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping198:
0x0AFC	0xAE0016  	BTSS	W11, #0
0x0AFE	0xA9EE61  	BCLR	TRISG15_bit, BitPos(TRISG15_bit+0)
0x0B00	0xAF0016  	BTSC	W11, #0
0x0B02	0xA8EE61  	BSET	TRISG15_bit, BitPos(TRISG15_bit+0)
0x0B04	0x3700E1  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
;__Lib_PPS_p33EP512MU810.c,429 :: 		
L___Lib_PPS_p33EP512MU810__PPS_Mapping199:
0x0B06	0xEF2000  	CLR	W0
0x0B08	0x980700  	MOV	W0, [W14+0]
;__Lib_PPS_p33EP512MU810.c,431 :: 		
0x0B0A	0x3700DE  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping121
L___Lib_PPS_p33EP512MU810__PPS_Mapping120:
0x0B0C	0xE15470  	CP.B	W10, #16
0x0B0E	0x32FE7A  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping122
L___Lib_PPS_p33EP512MU810__PPS_Mapping317:
0x0B10	0xE15471  	CP.B	W10, #17
0x0B12	0x32FE7D  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping123
L___Lib_PPS_p33EP512MU810__PPS_Mapping318:
0x0B14	0xE15472  	CP.B	W10, #18
0x0B16	0x32FE80  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping124
L___Lib_PPS_p33EP512MU810__PPS_Mapping319:
0x0B18	0xE15473  	CP.B	W10, #19
0x0B1A	0x32FE83  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping125
L___Lib_PPS_p33EP512MU810__PPS_Mapping320:
0x0B1C	0xE15474  	CP.B	W10, #20
0x0B1E	0x32FE86  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping126
L___Lib_PPS_p33EP512MU810__PPS_Mapping321:
0x0B20	0xE15475  	CP.B	W10, #21
0x0B22	0x32FE89  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping127
L___Lib_PPS_p33EP512MU810__PPS_Mapping322:
0x0B24	0xE15476  	CP.B	W10, #22
0x0B26	0x32FE8C  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping128
L___Lib_PPS_p33EP512MU810__PPS_Mapping323:
0x0B28	0xE15477  	CP.B	W10, #23
0x0B2A	0x32FE8F  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping129
L___Lib_PPS_p33EP512MU810__PPS_Mapping324:
0x0B2C	0xE1547E  	CP.B	W10, #30
0x0B2E	0x32FE92  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping130
L___Lib_PPS_p33EP512MU810__PPS_Mapping325:
0x0B30	0xE1547F  	CP.B	W10, #31
0x0B32	0x32FE95  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping131
L___Lib_PPS_p33EP512MU810__PPS_Mapping326:
0x0B34	0xB3C2F0  	MOV.B	#47, W0
0x0B36	0xE15400  	CP.B	W10, W0
0x0B38	0x32FE97  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping132
L___Lib_PPS_p33EP512MU810__PPS_Mapping327:
0x0B3A	0xB3C2E0  	MOV.B	#46, W0
0x0B3C	0xE15400  	CP.B	W10, W0
0x0B3E	0x32FE99  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping133
L___Lib_PPS_p33EP512MU810__PPS_Mapping328:
0x0B40	0xB3C2D0  	MOV.B	#45, W0
0x0B42	0xE15400  	CP.B	W10, W0
0x0B44	0x32FE9B  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping134
L___Lib_PPS_p33EP512MU810__PPS_Mapping329:
0x0B46	0xB3C2C0  	MOV.B	#44, W0
0x0B48	0xE15400  	CP.B	W10, W0
0x0B4A	0x32FE9D  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping135
L___Lib_PPS_p33EP512MU810__PPS_Mapping330:
0x0B4C	0xB3C2B0  	MOV.B	#43, W0
0x0B4E	0xE15400  	CP.B	W10, W0
0x0B50	0x32FE9F  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping136
L___Lib_PPS_p33EP512MU810__PPS_Mapping331:
0x0B52	0xB3C2A0  	MOV.B	#42, W0
0x0B54	0xE15400  	CP.B	W10, W0
0x0B56	0x32FEA1  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping137
L___Lib_PPS_p33EP512MU810__PPS_Mapping332:
0x0B58	0xB3C290  	MOV.B	#41, W0
0x0B5A	0xE15400  	CP.B	W10, W0
0x0B5C	0x32FEA3  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping138
L___Lib_PPS_p33EP512MU810__PPS_Mapping333:
0x0B5E	0xB3C280  	MOV.B	#40, W0
0x0B60	0xE15400  	CP.B	W10, W0
0x0B62	0x32FEA5  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping139
L___Lib_PPS_p33EP512MU810__PPS_Mapping334:
0x0B64	0xB3C270  	MOV.B	#39, W0
0x0B66	0xE15400  	CP.B	W10, W0
0x0B68	0x32FEA7  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping140
L___Lib_PPS_p33EP512MU810__PPS_Mapping335:
0x0B6A	0xB3C260  	MOV.B	#38, W0
0x0B6C	0xE15400  	CP.B	W10, W0
0x0B6E	0x32FEA9  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping141
L___Lib_PPS_p33EP512MU810__PPS_Mapping336:
0x0B70	0xB3C250  	MOV.B	#37, W0
0x0B72	0xE15400  	CP.B	W10, W0
0x0B74	0x32FEAB  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping142
L___Lib_PPS_p33EP512MU810__PPS_Mapping337:
0x0B76	0xB3C240  	MOV.B	#36, W0
0x0B78	0xE15400  	CP.B	W10, W0
0x0B7A	0x32FEAD  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping143
L___Lib_PPS_p33EP512MU810__PPS_Mapping338:
0x0B7C	0xB3C230  	MOV.B	#35, W0
0x0B7E	0xE15400  	CP.B	W10, W0
0x0B80	0x32FEAF  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping144
L___Lib_PPS_p33EP512MU810__PPS_Mapping339:
0x0B82	0xB3C220  	MOV.B	#34, W0
0x0B84	0xE15400  	CP.B	W10, W0
0x0B86	0x32FEB1  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping145
L___Lib_PPS_p33EP512MU810__PPS_Mapping340:
0x0B88	0xB3C210  	MOV.B	#33, W0
0x0B8A	0xE15400  	CP.B	W10, W0
0x0B8C	0x32FEB3  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping146
L___Lib_PPS_p33EP512MU810__PPS_Mapping341:
0x0B8E	0xB3C200  	MOV.B	#32, W0
0x0B90	0xE15400  	CP.B	W10, W0
0x0B92	0x32FEB5  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping147
L___Lib_PPS_p33EP512MU810__PPS_Mapping342:
0x0B94	0xB3C310  	MOV.B	#49, W0
0x0B96	0xE15400  	CP.B	W10, W0
0x0B98	0x32FEB7  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping148
L___Lib_PPS_p33EP512MU810__PPS_Mapping343:
0x0B9A	0xB3C320  	MOV.B	#50, W0
0x0B9C	0xE15400  	CP.B	W10, W0
0x0B9E	0x32FEB9  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping149
L___Lib_PPS_p33EP512MU810__PPS_Mapping344:
0x0BA0	0xB3C330  	MOV.B	#51, W0
0x0BA2	0xE15400  	CP.B	W10, W0
0x0BA4	0x32FEBB  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping150
L___Lib_PPS_p33EP512MU810__PPS_Mapping345:
0x0BA6	0xB3C340  	MOV.B	#52, W0
0x0BA8	0xE15400  	CP.B	W10, W0
0x0BAA	0x32FEBD  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping151
L___Lib_PPS_p33EP512MU810__PPS_Mapping346:
0x0BAC	0xB3C3E0  	MOV.B	#62, W0
0x0BAE	0xE15400  	CP.B	W10, W0
0x0BB0	0x32FEBF  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping152
L___Lib_PPS_p33EP512MU810__PPS_Mapping347:
0x0BB2	0xB3C3D0  	MOV.B	#61, W0
0x0BB4	0xE15400  	CP.B	W10, W0
0x0BB6	0x32FEC1  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping153
L___Lib_PPS_p33EP512MU810__PPS_Mapping348:
0x0BB8	0xB3C3C0  	MOV.B	#60, W0
0x0BBA	0xE15400  	CP.B	W10, W0
0x0BBC	0x32FEC3  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping154
L___Lib_PPS_p33EP512MU810__PPS_Mapping349:
0x0BBE	0xB3C4F0  	MOV.B	#79, W0
0x0BC0	0xE15400  	CP.B	W10, W0
0x0BC2	0x32FEC5  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping155
L___Lib_PPS_p33EP512MU810__PPS_Mapping350:
0x0BC4	0xB3C4E0  	MOV.B	#78, W0
0x0BC6	0xE15400  	CP.B	W10, W0
0x0BC8	0x32FEC7  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping156
L___Lib_PPS_p33EP512MU810__PPS_Mapping351:
0x0BCA	0xB3C4D0  	MOV.B	#77, W0
0x0BCC	0xE15400  	CP.B	W10, W0
0x0BCE	0x32FEC9  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping157
L___Lib_PPS_p33EP512MU810__PPS_Mapping352:
0x0BD0	0xB3C4C0  	MOV.B	#76, W0
0x0BD2	0xE15400  	CP.B	W10, W0
0x0BD4	0x32FECB  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping158
L___Lib_PPS_p33EP512MU810__PPS_Mapping353:
0x0BD6	0xB3C4B0  	MOV.B	#75, W0
0x0BD8	0xE15400  	CP.B	W10, W0
0x0BDA	0x32FECD  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping159
L___Lib_PPS_p33EP512MU810__PPS_Mapping354:
0x0BDC	0xB3C4A0  	MOV.B	#74, W0
0x0BDE	0xE15400  	CP.B	W10, W0
0x0BE0	0x32FECF  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping160
L___Lib_PPS_p33EP512MU810__PPS_Mapping355:
0x0BE2	0xB3C490  	MOV.B	#73, W0
0x0BE4	0xE15400  	CP.B	W10, W0
0x0BE6	0x32FED1  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping161
L___Lib_PPS_p33EP512MU810__PPS_Mapping356:
0x0BE8	0xB3C480  	MOV.B	#72, W0
0x0BEA	0xE15400  	CP.B	W10, W0
0x0BEC	0x32FED3  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping162
L___Lib_PPS_p33EP512MU810__PPS_Mapping357:
0x0BEE	0xB3C470  	MOV.B	#71, W0
0x0BF0	0xE15400  	CP.B	W10, W0
0x0BF2	0x32FED5  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping163
L___Lib_PPS_p33EP512MU810__PPS_Mapping358:
0x0BF4	0xB3C460  	MOV.B	#70, W0
0x0BF6	0xE15400  	CP.B	W10, W0
0x0BF8	0x32FED7  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping164
L___Lib_PPS_p33EP512MU810__PPS_Mapping359:
0x0BFA	0xB3C450  	MOV.B	#69, W0
0x0BFC	0xE15400  	CP.B	W10, W0
0x0BFE	0x32FED9  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping165
L___Lib_PPS_p33EP512MU810__PPS_Mapping360:
0x0C00	0xB3C440  	MOV.B	#68, W0
0x0C02	0xE15400  	CP.B	W10, W0
0x0C04	0x32FEDB  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping166
L___Lib_PPS_p33EP512MU810__PPS_Mapping361:
0x0C06	0xB3C430  	MOV.B	#67, W0
0x0C08	0xE15400  	CP.B	W10, W0
0x0C0A	0x32FEDD  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping167
L___Lib_PPS_p33EP512MU810__PPS_Mapping362:
0x0C0C	0xB3C420  	MOV.B	#66, W0
0x0C0E	0xE15400  	CP.B	W10, W0
0x0C10	0x32FEDF  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping168
L___Lib_PPS_p33EP512MU810__PPS_Mapping363:
0x0C12	0xB3C410  	MOV.B	#65, W0
0x0C14	0xE15400  	CP.B	W10, W0
0x0C16	0x32FEE1  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping169
L___Lib_PPS_p33EP512MU810__PPS_Mapping364:
0x0C18	0xB3C400  	MOV.B	#64, W0
0x0C1A	0xE15400  	CP.B	W10, W0
0x0C1C	0x32FEE3  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping170
L___Lib_PPS_p33EP512MU810__PPS_Mapping365:
0x0C1E	0xB3C590  	MOV.B	#89, W0
0x0C20	0xE15400  	CP.B	W10, W0
0x0C22	0x32FEE5  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping171
L___Lib_PPS_p33EP512MU810__PPS_Mapping366:
0x0C24	0xB3C580  	MOV.B	#88, W0
0x0C26	0xE15400  	CP.B	W10, W0
0x0C28	0x32FEE7  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping172
L___Lib_PPS_p33EP512MU810__PPS_Mapping367:
0x0C2A	0xB3C560  	MOV.B	#86, W0
0x0C2C	0xE15400  	CP.B	W10, W0
0x0C2E	0x32FEE9  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping173
L___Lib_PPS_p33EP512MU810__PPS_Mapping368:
0x0C30	0xB3C550  	MOV.B	#85, W0
0x0C32	0xE15400  	CP.B	W10, W0
0x0C34	0x32FEEB  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping174
L___Lib_PPS_p33EP512MU810__PPS_Mapping369:
0x0C36	0xB3C540  	MOV.B	#84, W0
0x0C38	0xE15400  	CP.B	W10, W0
0x0C3A	0x32FEED  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping175
L___Lib_PPS_p33EP512MU810__PPS_Mapping370:
0x0C3C	0xB3C530  	MOV.B	#83, W0
0x0C3E	0xE15400  	CP.B	W10, W0
0x0C40	0x32FEEF  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping176
L___Lib_PPS_p33EP512MU810__PPS_Mapping371:
0x0C42	0xB3C520  	MOV.B	#82, W0
0x0C44	0xE15400  	CP.B	W10, W0
0x0C46	0x32FEF1  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping177
L___Lib_PPS_p33EP512MU810__PPS_Mapping372:
0x0C48	0xB3C510  	MOV.B	#81, W0
0x0C4A	0xE15400  	CP.B	W10, W0
0x0C4C	0x32FEF3  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping178
L___Lib_PPS_p33EP512MU810__PPS_Mapping373:
0x0C4E	0xB3C500  	MOV.B	#80, W0
0x0C50	0xE15400  	CP.B	W10, W0
0x0C52	0x32FEF5  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping179
L___Lib_PPS_p33EP512MU810__PPS_Mapping374:
0x0C54	0xB3C6D0  	MOV.B	#109, W0
0x0C56	0xE15400  	CP.B	W10, W0
0x0C58	0x32FEF7  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping180
L___Lib_PPS_p33EP512MU810__PPS_Mapping375:
0x0C5A	0xB3C6C0  	MOV.B	#108, W0
0x0C5C	0xE15400  	CP.B	W10, W0
0x0C5E	0x32FEF9  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping181
L___Lib_PPS_p33EP512MU810__PPS_Mapping376:
0x0C60	0xB3C680  	MOV.B	#104, W0
0x0C62	0xE15400  	CP.B	W10, W0
0x0C64	0x32FEFB  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping182
L___Lib_PPS_p33EP512MU810__PPS_Mapping377:
0x0C66	0xB3C650  	MOV.B	#101, W0
0x0C68	0xE15400  	CP.B	W10, W0
0x0C6A	0x32FEFD  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping183
L___Lib_PPS_p33EP512MU810__PPS_Mapping378:
0x0C6C	0xB3C640  	MOV.B	#100, W0
0x0C6E	0xE15400  	CP.B	W10, W0
0x0C70	0x32FEFF  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping184
L___Lib_PPS_p33EP512MU810__PPS_Mapping379:
0x0C72	0xB3C630  	MOV.B	#99, W0
0x0C74	0xE15400  	CP.B	W10, W0
0x0C76	0x32FF01  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping185
L___Lib_PPS_p33EP512MU810__PPS_Mapping380:
0x0C78	0xB3C620  	MOV.B	#98, W0
0x0C7A	0xE15400  	CP.B	W10, W0
0x0C7C	0x32FF03  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping186
L___Lib_PPS_p33EP512MU810__PPS_Mapping381:
0x0C7E	0xB3C610  	MOV.B	#97, W0
0x0C80	0xE15400  	CP.B	W10, W0
0x0C82	0x32FF05  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping187
L___Lib_PPS_p33EP512MU810__PPS_Mapping382:
0x0C84	0xB3C600  	MOV.B	#96, W0
0x0C86	0xE15400  	CP.B	W10, W0
0x0C88	0x32FF07  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping188
L___Lib_PPS_p33EP512MU810__PPS_Mapping383:
0x0C8A	0xB3C700  	MOV.B	#112, W0
0x0C8C	0xE15400  	CP.B	W10, W0
0x0C8E	0x32FF09  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping189
L___Lib_PPS_p33EP512MU810__PPS_Mapping384:
0x0C90	0xB3C710  	MOV.B	#113, W0
0x0C92	0xE15400  	CP.B	W10, W0
0x0C94	0x32FF0B  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping190
L___Lib_PPS_p33EP512MU810__PPS_Mapping385:
0x0C96	0xB3C760  	MOV.B	#118, W0
0x0C98	0xE15400  	CP.B	W10, W0
0x0C9A	0x32FF0D  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping191
L___Lib_PPS_p33EP512MU810__PPS_Mapping386:
0x0C9C	0xB3C770  	MOV.B	#119, W0
0x0C9E	0xE15400  	CP.B	W10, W0
0x0CA0	0x32FF0F  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping192
L___Lib_PPS_p33EP512MU810__PPS_Mapping387:
0x0CA2	0xB3C780  	MOV.B	#120, W0
0x0CA4	0xE15400  	CP.B	W10, W0
0x0CA6	0x32FF11  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping193
L___Lib_PPS_p33EP512MU810__PPS_Mapping388:
0x0CA8	0xB3C790  	MOV.B	#121, W0
0x0CAA	0xE15400  	CP.B	W10, W0
0x0CAC	0x32FF13  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping194
L___Lib_PPS_p33EP512MU810__PPS_Mapping389:
0x0CAE	0xB3C7C0  	MOV.B	#124, W0
0x0CB0	0xE15400  	CP.B	W10, W0
0x0CB2	0x32FF15  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping195
L___Lib_PPS_p33EP512MU810__PPS_Mapping390:
0x0CB4	0xB3C7D0  	MOV.B	#125, W0
0x0CB6	0xE15400  	CP.B	W10, W0
0x0CB8	0x32FF17  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping196
L___Lib_PPS_p33EP512MU810__PPS_Mapping391:
0x0CBA	0xB3C7E0  	MOV.B	#126, W0
0x0CBC	0xE15400  	CP.B	W10, W0
0x0CBE	0x32FF19  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping197
L___Lib_PPS_p33EP512MU810__PPS_Mapping392:
0x0CC0	0xB3C7F0  	MOV.B	#127, W0
0x0CC2	0xE15400  	CP.B	W10, W0
0x0CC4	0x32FF1B  	BRA Z	L___Lib_PPS_p33EP512MU810__PPS_Mapping198
L___Lib_PPS_p33EP512MU810__PPS_Mapping393:
0x0CC6	0x37FF1F  	BRA	L___Lib_PPS_p33EP512MU810__PPS_Mapping199
L___Lib_PPS_p33EP512MU810__PPS_Mapping121:
;__Lib_PPS_p33EP512MU810.c,433 :: 		
0x0CC8	0x90000E  	MOV	[W14+0], W0
;__Lib_PPS_p33EP512MU810.c,434 :: 		
L_end__PPS_Mapping:
0x0CCA	0xFA8000  	ULNK
0x0CCC	0x060000  	RETURN
; end of __Lib_PPS_p33EP512MU810__PPS_Mapping
_Unlock_IOLOCK:
0x0212	0xFA0000  	LNK	#0
;__Lib_PPS_p33EP512MU810.c,153 :: 		
;__Lib_PPS_p33EP512MU810.c,154 :: 		
0x0214	0x207421  	MOV	#lo_addr(OSCCON), W1
;__Lib_PPS_p33EP512MU810.c,155 :: 		
0x0216	0x200462  	MOV	#70, W2
;__Lib_PPS_p33EP512MU810.c,156 :: 		
0x0218	0x200573  	MOV	#87, W3
;__Lib_PPS_p33EP512MU810.c,158 :: 		
0x021A	0x784882  	MOV.B	W2, [W1]
;__Lib_PPS_p33EP512MU810.c,159 :: 		
0x021C	0x784883  	MOV.B	W3, [W1]
;__Lib_PPS_p33EP512MU810.c,161 :: 		
0x021E	0xA9C742  	BCLR	IOLOCK_bit, BitPos(IOLOCK_bit+0)
;__Lib_PPS_p33EP512MU810.c,162 :: 		
L_end_Unlock_IOLOCK:
0x0220	0xFA8000  	ULNK
0x0222	0x060000  	RETURN
; end of _Unlock_IOLOCK
_Lock_IOLOCK:
0x0200	0xFA0000  	LNK	#0
;__Lib_PPS_p33EP512MU810.c,164 :: 		
;__Lib_PPS_p33EP512MU810.c,165 :: 		
0x0202	0x207421  	MOV	#lo_addr(OSCCON), W1
;__Lib_PPS_p33EP512MU810.c,166 :: 		
0x0204	0x200462  	MOV	#70, W2
;__Lib_PPS_p33EP512MU810.c,167 :: 		
0x0206	0x200573  	MOV	#87, W3
;__Lib_PPS_p33EP512MU810.c,169 :: 		
0x0208	0x784882  	MOV.B	W2, [W1]
;__Lib_PPS_p33EP512MU810.c,170 :: 		
0x020A	0x784883  	MOV.B	W3, [W1]
;__Lib_PPS_p33EP512MU810.c,172 :: 		
0x020C	0xA8C742  	BSET	IOLOCK_bit, BitPos(IOLOCK_bit+0)
;__Lib_PPS_p33EP512MU810.c,173 :: 		
L_end_Lock_IOLOCK:
0x020E	0xFA8000  	ULNK
0x0210	0x060000  	RETURN
; end of _Lock_IOLOCK
_InitTimer1:
;smp.c,60 :: 		void InitTimer1(){//set 1ms
;smp.c,61 :: 		T1CON         = 0x8010;
0x1422	0x280100  	MOV	#32784, W0
0x1424	0xB7A104  	MOV	WREG, T1CON
;smp.c,62 :: 		T1IE_bit         = 0;
0x1426	0xA96820  	BCLR	T1IE_bit, BitPos(T1IE_bit+0)
;smp.c,63 :: 		T1IF_bit         = 0;
0x1428	0xA96800  	BCLR	T1IF_bit, BitPos(T1IF_bit+0)
;smp.c,64 :: 		IPC0.B14=1;
0x142A	0xA8C841  	BSET	IPC0, #14
;smp.c,65 :: 		IPC0.B13=1;
0x142C	0xA8A841  	BSET	IPC0, #13
;smp.c,66 :: 		IPC0.B12=1;
0x142E	0xA88841  	BSET	IPC0, #12
;smp.c,67 :: 		PR1                 = 8750;
0x1430	0x2222E0  	MOV	#8750, W0
0x1432	0xB7A102  	MOV	WREG, PR1
;smp.c,68 :: 		}
L_end_InitTimer1:
0x1434	0x060000  	RETURN
; end of _InitTimer1
_initBufferchipUART:
;smp.c,75 :: 		void initBufferchipUART(){//UART1 to buffer chip
;smp.c,76 :: 		UART1_Init_Advanced(921600,_UART_8BIT_NOPARITY,_UART_ONE_STOPBIT,_UART_HI_SPEED);
0x1436	0x781F8A  	PUSH	W10
0x1438	0x781F8B  	PUSH	W11
0x143A	0x781F8C  	PUSH	W12
0x143C	0x781F8D  	PUSH	W13
0x143E	0xEF201A  	CLR	W13
0x1440	0xEF2018  	CLR	W12
0x1442	0x21000A  	MOV	#4096, W10
0x1444	0x2000EB  	MOV	#14, W11
0x1446	0x200010  	MOV	#1, W0
0x1448	0x781F80  	PUSH	W0
0x144A	0x07FEA1  	RCALL	_UART1_Init_Advanced
0x144C	0xB1002F  	SUB	#2, W15
;smp.c,77 :: 		Delay_ms(100);
0x144E	0x200168  	MOV	#22, W8
0x1450	0x25CCC7  	MOV	#23756, W7
L_initBufferchipUART0:
0x1452	0xED200E  	DEC	W7
0x1454	0x3AFFFE  	BRA NZ	L_initBufferchipUART0
0x1456	0xED2010  	DEC	W8
0x1458	0x3AFFFC  	BRA NZ	L_initBufferchipUART0
0x145A	0x000000  	NOP
0x145C	0x000000  	NOP
;smp.c,78 :: 		IFS0.B11=0;
0x145E	0xA96801  	BCLR	IFS0, #11
;smp.c,79 :: 		U1STA.OERR=0;  //reset buffer
0x1460	0xA92222  	BCLR	U1STA, #1
;smp.c,80 :: 		IPC2.B14=1;
0x1462	0xA8C845  	BSET	IPC2, #14
;smp.c,81 :: 		IPC2.B13=0;
0x1464	0xA9A845  	BCLR	IPC2, #13
;smp.c,82 :: 		IPC2.B12=0;
0x1466	0xA98845  	BCLR	IPC2, #12
;smp.c,83 :: 		IEC0.B11=1;    //enable interrupt
0x1468	0xA86821  	BSET	IEC0, #11
;smp.c,84 :: 		}
L_end_initBufferchipUART:
0x146A	0x7806CF  	POP	W13
0x146C	0x78064F  	POP	W12
0x146E	0x7805CF  	POP	W11
0x1470	0x78054F  	POP	W10
0x1472	0x060000  	RETURN
; end of _initBufferchipUART
_UART1_Init_Advanced:
0x118E	0xFA000C  	LNK	#12
;__Lib_UART_1234_p24_p33.c,221 :: 		
; high_low_speed start address is: 2 (W1)
0x1190	0x97B8CE  	MOV	[W14-8], W1
;__Lib_UART_1234_p24_p33.c,224 :: 		
0x1192	0x2167E0  	MOV	#lo_addr(_UART1_Write), W0
0x1194	0x888160  	MOV	W0, _UART_Wr_Ptr
;__Lib_UART_1234_p24_p33.c,225 :: 		
0x1196	0x217A20  	MOV	#lo_addr(_UART1_Read), W0
0x1198	0x888150  	MOV	W0, _UART_Rd_Ptr
;__Lib_UART_1234_p24_p33.c,226 :: 		
0x119A	0x2FFFF0  	MOV	#lo_addr(_UART1_Data_Ready), W0
0x119C	0x888140  	MOV	W0, _UART_Rdy_Ptr
;__Lib_UART_1234_p24_p33.c,227 :: 		
0x119E	0x2FFFF0  	MOV	#lo_addr(_UART1_Tx_Idle), W0
0x11A0	0x888170  	MOV	W0, _UART_Tx_Idle_Ptr
;__Lib_UART_1234_p24_p33.c,229 :: 		
0x11A2	0xEF2220  	CLR	U1MODE
;__Lib_UART_1234_p24_p33.c,230 :: 		
0x11A4	0x280000  	MOV	#32768, W0
0x11A6	0xB7A222  	MOV	WREG, U1STA
;__Lib_UART_1234_p24_p33.c,232 :: 		
0x11A8	0xE10860  	CP	W1, #0
0x11AA	0x3A002D  	BRA NZ	L_UART1_Init_Advanced16
L__UART1_Init_Advanced149:
; high_low_speed end address is: 2 (W1)
;__Lib_UART_1234_p24_p33.c,233 :: 		
0x11AC	0xA96220  	BCLR	U1MODE, #3
;__Lib_UART_1234_p24_p33.c,234 :: 		
0x11AE	0x07F83A  	RCALL	_Get_Fosc_kHz
;__Lib_UART_1234_p24_p33.c,236 :: 		
0x11B0	0x203E82  	MOV	#1000, W2
0x11B2	0x200003  	MOV	#0, W3
0x11B4	0x07F898  	RCALL	__Multiply_32x32
0x11B6	0x980700  	MOV	W0, [W14+0]
0x11B8	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_1234_p24_p33.c,240 :: 		
0x11BA	0x200054  	MOV	#5, W4
0x11BC	0xBE010A  	MOV.D	W10, W2
L__UART1_Init_Advanced150:
0x11BE	0xE90204  	DEC	W4, W4
0x11C0	0x350003  	BRA LT	L__UART1_Init_Advanced151
0x11C2	0xD00102  	SL	W2, W2
0x11C4	0xD28183  	RLC	W3, W3
0x11C6	0x37FFFB  	BRA	L__UART1_Init_Advanced150
L__UART1_Init_Advanced151:
0x11C8	0x980722  	MOV	W2, [W14+4]
0x11CA	0x980733  	MOV	W3, [W14+6]
;__Lib_UART_1234_p24_p33.c,242 :: 		
0x11CC	0xBE9F8C  	PUSH.D	W12
0x11CE	0xEB0200  	CLR	W4
0x11D0	0x07F85E  	RCALL	__Modulus_32x32
0x11D2	0x980740  	MOV	W0, [W14+8]
0x11D4	0x980751  	MOV	W1, [W14+10]
;__Lib_UART_1234_p24_p33.c,243 :: 		
0x11D6	0x90012E  	MOV	[W14+4], W2
0x11D8	0x9001BE  	MOV	[W14+6], W3
0x11DA	0x90000E  	MOV	[W14+0], W0
0x11DC	0x90009E  	MOV	[W14+2], W1
0x11DE	0xEB0200  	CLR	W4
0x11E0	0x07F82D  	RCALL	__Divide_32x32
0x11E2	0xBE064F  	POP.D	W12
0x11E4	0x980700  	MOV	W0, [W14+0]
0x11E6	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_1234_p24_p33.c,245 :: 		
0x11E8	0x470064  	ADD	W14, #4, W0
0x11EA	0x7800B0  	MOV	[W0++], W1
0x11EC	0x780120  	MOV	[W0--], W2
0x11EE	0xD10102  	LSR	W2, W2
0x11F0	0xD38081  	RRC	W1, W1
0x11F2	0x470068  	ADD	W14, #8, W0
0x11F4	0xE10830  	CP	W1, [W0++]
0x11F6	0xE19020  	CPB	W2, [W0--]
0x11F8	0x310005  	BRA GEU	L_UART1_Init_Advanced17
L__UART1_Init_Advanced152:
;__Lib_UART_1234_p24_p33.c,246 :: 		
0x11FA	0x90008E  	MOV	[W14+0], W1
0x11FC	0x90011E  	MOV	[W14+2], W2
0x11FE	0x470060  	ADD	W14, #0, W0
0x1200	0x409861  	ADD	W1, #1, [W0++]
0x1202	0x491060  	ADDC	W2, #0, [W0--]
L_UART1_Init_Advanced17:
;__Lib_UART_1234_p24_p33.c,248 :: 		
0x1204	0x37008D  	BRA	L_UART1_Init_Advanced18
L_UART1_Init_Advanced16:
;__Lib_UART_1234_p24_p33.c,250 :: 		
; high_low_speed start address is: 2 (W1)
0x1206	0xE10861  	CP	W1, #1
0x1208	0x3A002D  	BRA NZ	L_UART1_Init_Advanced19
L__UART1_Init_Advanced153:
; high_low_speed end address is: 2 (W1)
;__Lib_UART_1234_p24_p33.c,251 :: 		
0x120A	0x07F80C  	RCALL	_Get_Fosc_kHz
;__Lib_UART_1234_p24_p33.c,253 :: 		
0x120C	0x203E82  	MOV	#1000, W2
0x120E	0x200003  	MOV	#0, W3
0x1210	0x07F86A  	RCALL	__Multiply_32x32
0x1212	0x980700  	MOV	W0, [W14+0]
0x1214	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_1234_p24_p33.c,257 :: 		
0x1216	0x200034  	MOV	#3, W4
0x1218	0xBE010A  	MOV.D	W10, W2
L__UART1_Init_Advanced154:
0x121A	0xE90204  	DEC	W4, W4
0x121C	0x350003  	BRA LT	L__UART1_Init_Advanced155
0x121E	0xD00102  	SL	W2, W2
0x1220	0xD28183  	RLC	W3, W3
0x1222	0x37FFFB  	BRA	L__UART1_Init_Advanced154
L__UART1_Init_Advanced155:
0x1224	0x980722  	MOV	W2, [W14+4]
0x1226	0x980733  	MOV	W3, [W14+6]
;__Lib_UART_1234_p24_p33.c,259 :: 		
0x1228	0xBE9F8C  	PUSH.D	W12
0x122A	0xEB0200  	CLR	W4
0x122C	0x07F830  	RCALL	__Modulus_32x32
0x122E	0x980740  	MOV	W0, [W14+8]
0x1230	0x980751  	MOV	W1, [W14+10]
;__Lib_UART_1234_p24_p33.c,260 :: 		
0x1232	0x90012E  	MOV	[W14+4], W2
0x1234	0x9001BE  	MOV	[W14+6], W3
0x1236	0x90000E  	MOV	[W14+0], W0
0x1238	0x90009E  	MOV	[W14+2], W1
0x123A	0xEB0200  	CLR	W4
0x123C	0x07F7FF  	RCALL	__Divide_32x32
0x123E	0xBE064F  	POP.D	W12
0x1240	0x980700  	MOV	W0, [W14+0]
0x1242	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_1234_p24_p33.c,262 :: 		
0x1244	0x470064  	ADD	W14, #4, W0
0x1246	0x7800B0  	MOV	[W0++], W1
0x1248	0x780120  	MOV	[W0--], W2
0x124A	0xD10102  	LSR	W2, W2
0x124C	0xD38081  	RRC	W1, W1
0x124E	0x470068  	ADD	W14, #8, W0
0x1250	0xE10830  	CP	W1, [W0++]
0x1252	0xE19020  	CPB	W2, [W0--]
0x1254	0x310005  	BRA GEU	L_UART1_Init_Advanced20
L__UART1_Init_Advanced156:
;__Lib_UART_1234_p24_p33.c,263 :: 		
0x1256	0x90008E  	MOV	[W14+0], W1
0x1258	0x90011E  	MOV	[W14+2], W2
0x125A	0x470060  	ADD	W14, #0, W0
0x125C	0x409861  	ADD	W1, #1, [W0++]
0x125E	0x491060  	ADDC	W2, #0, [W0--]
L_UART1_Init_Advanced20:
;__Lib_UART_1234_p24_p33.c,265 :: 		
0x1260	0xA86220  	BSET	U1MODE, #3
;__Lib_UART_1234_p24_p33.c,266 :: 		
0x1262	0x37005E  	BRA	L_UART1_Init_Advanced21
L_UART1_Init_Advanced19:
;__Lib_UART_1234_p24_p33.c,269 :: 		
0x1264	0xA96220  	BCLR	U1MODE, #3
;__Lib_UART_1234_p24_p33.c,270 :: 		
0x1266	0x07F7DE  	RCALL	_Get_Fosc_kHz
;__Lib_UART_1234_p24_p33.c,272 :: 		
0x1268	0x203E82  	MOV	#1000, W2
0x126A	0x200003  	MOV	#0, W3
0x126C	0x07F83C  	RCALL	__Multiply_32x32
0x126E	0x980700  	MOV	W0, [W14+0]
0x1270	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_1234_p24_p33.c,276 :: 		
0x1272	0x200054  	MOV	#5, W4
0x1274	0xBE010A  	MOV.D	W10, W2
L__UART1_Init_Advanced157:
0x1276	0xE90204  	DEC	W4, W4
0x1278	0x350003  	BRA LT	L__UART1_Init_Advanced158
0x127A	0xD00102  	SL	W2, W2
0x127C	0xD28183  	RLC	W3, W3
0x127E	0x37FFFB  	BRA	L__UART1_Init_Advanced157
L__UART1_Init_Advanced158:
0x1280	0x980722  	MOV	W2, [W14+4]
0x1282	0x980733  	MOV	W3, [W14+6]
;__Lib_UART_1234_p24_p33.c,278 :: 		
0x1284	0xBE9F8C  	PUSH.D	W12
0x1286	0xBE9F8A  	PUSH.D	W10
0x1288	0xEB0200  	CLR	W4
0x128A	0x07F801  	RCALL	__Modulus_32x32
0x128C	0x980740  	MOV	W0, [W14+8]
0x128E	0x980751  	MOV	W1, [W14+10]
;__Lib_UART_1234_p24_p33.c,279 :: 		
0x1290	0x90012E  	MOV	[W14+4], W2
0x1292	0x9001BE  	MOV	[W14+6], W3
0x1294	0x90000E  	MOV	[W14+0], W0
0x1296	0x90009E  	MOV	[W14+2], W1
0x1298	0xEB0200  	CLR	W4
0x129A	0x07F7D0  	RCALL	__Divide_32x32
0x129C	0xBE054F  	POP.D	W10
0x129E	0xBE064F  	POP.D	W12
0x12A0	0x980700  	MOV	W0, [W14+0]
0x12A2	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_1234_p24_p33.c,281 :: 		
0x12A4	0x470064  	ADD	W14, #4, W0
0x12A6	0x7800B0  	MOV	[W0++], W1
0x12A8	0x780120  	MOV	[W0--], W2
0x12AA	0xD10102  	LSR	W2, W2
0x12AC	0xD38081  	RRC	W1, W1
0x12AE	0x470068  	ADD	W14, #8, W0
0x12B0	0xE10830  	CP	W1, [W0++]
0x12B2	0xE19020  	CPB	W2, [W0--]
0x12B4	0x310005  	BRA GEU	L_UART1_Init_Advanced22
L__UART1_Init_Advanced159:
;__Lib_UART_1234_p24_p33.c,282 :: 		
0x12B6	0x90008E  	MOV	[W14+0], W1
0x12B8	0x90011E  	MOV	[W14+2], W2
0x12BA	0x470060  	ADD	W14, #0, W0
0x12BC	0x409861  	ADD	W1, #1, [W0++]
0x12BE	0x491060  	ADDC	W2, #0, [W0--]
L_UART1_Init_Advanced22:
;__Lib_UART_1234_p24_p33.c,285 :: 		
0x12C0	0x4700E0  	ADD	W14, #0, W1
0x12C2	0x780031  	MOV	[W1++], W0
0x12C4	0x700021  	IOR	W0, [W1--], W0
0x12C6	0x3A002C  	BRA NZ	L_UART1_Init_Advanced23
L__UART1_Init_Advanced160:
;__Lib_UART_1234_p24_p33.c,287 :: 		
0x12C8	0x07F7AD  	RCALL	_Get_Fosc_kHz
;__Lib_UART_1234_p24_p33.c,289 :: 		
0x12CA	0x203E82  	MOV	#1000, W2
0x12CC	0x200003  	MOV	#0, W3
0x12CE	0x07F80B  	RCALL	__Multiply_32x32
0x12D0	0x980700  	MOV	W0, [W14+0]
0x12D2	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_1234_p24_p33.c,291 :: 		
0x12D4	0x200034  	MOV	#3, W4
0x12D6	0xBE010A  	MOV.D	W10, W2
L__UART1_Init_Advanced161:
0x12D8	0xE90204  	DEC	W4, W4
0x12DA	0x350003  	BRA LT	L__UART1_Init_Advanced162
0x12DC	0xD00102  	SL	W2, W2
0x12DE	0xD28183  	RLC	W3, W3
0x12E0	0x37FFFB  	BRA	L__UART1_Init_Advanced161
L__UART1_Init_Advanced162:
0x12E2	0x980722  	MOV	W2, [W14+4]
0x12E4	0x980733  	MOV	W3, [W14+6]
;__Lib_UART_1234_p24_p33.c,293 :: 		
0x12E6	0xBE9F8C  	PUSH.D	W12
0x12E8	0xEB0200  	CLR	W4
0x12EA	0x07F7D1  	RCALL	__Modulus_32x32
0x12EC	0x980740  	MOV	W0, [W14+8]
0x12EE	0x980751  	MOV	W1, [W14+10]
;__Lib_UART_1234_p24_p33.c,294 :: 		
0x12F0	0x90012E  	MOV	[W14+4], W2
0x12F2	0x9001BE  	MOV	[W14+6], W3
0x12F4	0x90000E  	MOV	[W14+0], W0
0x12F6	0x90009E  	MOV	[W14+2], W1
0x12F8	0xEB0200  	CLR	W4
0x12FA	0x07F7A0  	RCALL	__Divide_32x32
0x12FC	0xBE064F  	POP.D	W12
0x12FE	0x980700  	MOV	W0, [W14+0]
0x1300	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_1234_p24_p33.c,296 :: 		
0x1302	0x470064  	ADD	W14, #4, W0
0x1304	0x7800B0  	MOV	[W0++], W1
0x1306	0x780120  	MOV	[W0--], W2
0x1308	0xD10102  	LSR	W2, W2
0x130A	0xD38081  	RRC	W1, W1
0x130C	0x470068  	ADD	W14, #8, W0
0x130E	0xE10830  	CP	W1, [W0++]
0x1310	0xE19020  	CPB	W2, [W0--]
0x1312	0x310005  	BRA GEU	L_UART1_Init_Advanced24
L__UART1_Init_Advanced163:
;__Lib_UART_1234_p24_p33.c,297 :: 		
0x1314	0x90008E  	MOV	[W14+0], W1
0x1316	0x90011E  	MOV	[W14+2], W2
0x1318	0x470060  	ADD	W14, #0, W0
0x131A	0x409861  	ADD	W1, #1, [W0++]
0x131C	0x491060  	ADDC	W2, #0, [W0--]
L_UART1_Init_Advanced24:
;__Lib_UART_1234_p24_p33.c,299 :: 		
0x131E	0xA86220  	BSET	U1MODE, #3
;__Lib_UART_1234_p24_p33.c,300 :: 		
L_UART1_Init_Advanced23:
;__Lib_UART_1234_p24_p33.c,301 :: 		
L_UART1_Init_Advanced21:
L_UART1_Init_Advanced18:
;__Lib_UART_1234_p24_p33.c,304 :: 		
0x1320	0x90000E  	MOV	[W14+0], W0
0x1322	0x90009E  	MOV	[W14+2], W1
0x1324	0x500061  	SUB	W0, #1, W0
0x1326	0x5880E0  	SUBB	W1, #0, W1
0x1328	0x881140  	MOV	W0, U1BRG
;__Lib_UART_1234_p24_p33.c,306 :: 		
0x132A	0xA92222  	BCLR	U1STA, #1
;__Lib_UART_1234_p24_p33.c,308 :: 		
0x132C	0x76008D  	IOR	W12, W13, W1
0x132E	0x202200  	MOV	#lo_addr(U1MODE), W0
0x1330	0x708810  	IOR	W1, [W0], [W0]
;__Lib_UART_1234_p24_p33.c,311 :: 		
0x1332	0xA8E221  	BSET	U1MODE, #15
;__Lib_UART_1234_p24_p33.c,312 :: 		
0x1334	0xA84223  	BSET	U1STA, #10
;__Lib_UART_1234_p24_p33.c,314 :: 		
0x1336	0x07F779  	RCALL	_Delay_100ms
0x1338	0x07F778  	RCALL	_Delay_100ms
;__Lib_UART_1234_p24_p33.c,317 :: 		
L_end_UART1_Init_Advanced:
0x133A	0xFA8000  	ULNK
0x133C	0x060000  	RETURN
; end of _UART1_Init_Advanced
_Get_Fosc_kHz:
;__Lib_Delays.c,38 :: 		unsigned long Get_Fosc_kHz() {
;__Lib_Delays.c,39 :: 		return Clock_kHz();
0x0224	0x222E00  	MOV	#8928, W0
0x0226	0x200021  	MOV	#2, W1
;__Lib_Delays.c,40 :: 		}
L_end_Get_Fosc_kHz:
0x0228	0x060000  	RETURN
; end of _Get_Fosc_kHz
_Delay_100ms:
;__Lib_Delays.c,666 :: 		void Delay_100ms()
;__Lib_Delays.c,668 :: 		Delay_ms(100);
0x022A	0x200168  	MOV	#22, W8
0x022C	0x25CCC7  	MOV	#23756, W7
L_Delay_100ms33:
0x022E	0xED200E  	DEC	W7
0x0230	0x3AFFFE  	BRA NZ	L_Delay_100ms33
0x0232	0xED2010  	DEC	W8
0x0234	0x3AFFFC  	BRA NZ	L_Delay_100ms33
0x0236	0x000000  	NOP
0x0238	0x000000  	NOP
;__Lib_Delays.c,669 :: 		}
L_end_Delay_100ms:
0x023A	0x060000  	RETURN
; end of _Delay_100ms
__Multiply_32x32:
0x02E6	0xFA0000  	LNK	#0
;__Lib_Math.c,43 :: 		
;__Lib_Math.c,46 :: 		
0x02E8	0xB80A02  	MUL.UU	W1, W2, W4
;__Lib_Math.c,47 :: 		
0x02EA	0x880050  	MOV	W0, W5
;__Lib_Math.c,48 :: 		
0x02EC	0xB80002  	MUL.UU	W0, W2, W0
;__Lib_Math.c,49 :: 		
0x02EE	0x420081  	ADD	W4, W1, W1
;__Lib_Math.c,50 :: 		
0x02F0	0xB82A03  	MUL.UU	W5, W3, W4
;__Lib_Math.c,51 :: 		
0x02F2	0x420081  	ADD	W4, W1, W1
;__Lib_Math.c,54 :: 		
L_end__Multiply_32x32:
0x02F4	0xFA8000  	ULNK
0x02F6	0x060000  	RETURN
; end of __Multiply_32x32
__Modulus_32x32:
0x028E	0xFA0000  	LNK	#0
;__Lib_Math.c,162 :: 		
;__Lib_Math.c,164 :: 		
0x0290	0x070002  	RCALL	Modulus_32x32___testsus
;__Lib_Math.c,166 :: 		
0x0292	0x0000000402E2  	GOTO	the_end_Modulus_32x32
;__Lib_Math.c,171 :: 		
Modulus_32x32___testsus:
;__Lib_Math.c,172 :: 		
0x0296	0xE20008  	CP0	W4
;__Lib_Math.c,173 :: 		
0x0298	0x3A0002  	BRA NZ	Modulus_32x32___modsi3
;__Lib_Math.c,175 :: 		
0x029A	0x070010  	RCALL	Modulus_32x32___umodsi3
;__Lib_Math.c,176 :: 		
0x029C	0x060000  	RETURN
;__Lib_Math.c,178 :: 		
Modulus_32x32___modsi3:
;__Lib_Math.c,179 :: 		
0x029E	0x781F81  	MOV	W1, [W15++]
;__Lib_Math.c,180 :: 		
0x02A0	0xE20002  	CP0	W1
;__Lib_Math.c,181 :: 		
0x02A2	0x3D0002  	BRA GE	Modulus_32x32_modtestb
;__Lib_Math.c,182 :: 		
0x02A4	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,183 :: 		
0x02A6	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,184 :: 		
Modulus_32x32_modtestb:
;__Lib_Math.c,185 :: 		
0x02A8	0xE20006  	CP0	W3
;__Lib_Math.c,186 :: 		
0x02AA	0x3D0002  	BRA GE	Modulus_32x32_calcrem
;__Lib_Math.c,187 :: 		
0x02AC	0x110160  	SUBR	W2, #0, W2
;__Lib_Math.c,188 :: 		
0x02AE	0x1981E0  	SUBBR	W3, #0, W3
;__Lib_Math.c,189 :: 		
Modulus_32x32_calcrem:
;__Lib_Math.c,190 :: 		
0x02B0	0x070005  	RCALL	Modulus_32x32___umodsi3
;__Lib_Math.c,191 :: 		
0x02B2	0xE0004F  	CP0	[--W15]
;__Lib_Math.c,192 :: 		
0x02B4	0x3B0002  	BRA NN	Modulus_32x32_exitr
;__Lib_Math.c,193 :: 		
0x02B6	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,194 :: 		
0x02B8	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,195 :: 		
Modulus_32x32_exitr:
;__Lib_Math.c,196 :: 		
0x02BA	0x060000  	RETURN
;__Lib_Math.c,197 :: 		
Modulus_32x32___umodsi3:
;__Lib_Math.c,198 :: 		
0x02BC	0x070002  	RCALL	Modulus_32x32___udivsi3
;__Lib_Math.c,199 :: 		
0x02BE	0xBE8004  	MOV.D	W4, W0
;__Lib_Math.c,200 :: 		
0x02C0	0x060000  	RETURN
;__Lib_Math.c,201 :: 		
Modulus_32x32___udivsi3:
;__Lib_Math.c,202 :: 		
0x02C2	0xB82260  	MUL.UU	W4, #0, W4
;__Lib_Math.c,203 :: 		
0x02C4	0x200206  	MOV	#32, W6
;__Lib_Math.c,204 :: 		
Modulus_32x32_nextbit:
;__Lib_Math.c,205 :: 		
0x02C6	0xD00000  	SL	W0, W0
;__Lib_Math.c,206 :: 		
0x02C8	0xD28081  	RLC	W1, W1
;__Lib_Math.c,207 :: 		
0x02CA	0xD28204  	RLC	W4, W4
;__Lib_Math.c,208 :: 		
0x02CC	0xD28285  	RLC	W5, W5
;__Lib_Math.c,209 :: 		
0x02CE	0xA80000  	BSET	W0, #0
;__Lib_Math.c,210 :: 		
0x02D0	0x520202  	SUB	W4, W2, W4
;__Lib_Math.c,211 :: 		
0x02D2	0x5A8283  	SUBB	W5, W3, W5
;__Lib_Math.c,212 :: 		
0x02D4	0x3B0003  	BRA NN	Modulus_32x32_iterate
;__Lib_Math.c,213 :: 		
0x02D6	0x420202  	ADD	W4, W2, W4
;__Lib_Math.c,214 :: 		
0x02D8	0x4A8283  	ADDC	W5, W3, W5
;__Lib_Math.c,215 :: 		
0x02DA	0xA10000  	BCLR	W0, #0
;__Lib_Math.c,216 :: 		
Modulus_32x32_iterate:
;__Lib_Math.c,217 :: 		
0x02DC	0xE90306  	DEC	W6, W6
;__Lib_Math.c,218 :: 		
0x02DE	0x3AFFF3  	BRA NZ	Modulus_32x32_nextbit
;__Lib_Math.c,219 :: 		
0x02E0	0x060000  	RETURN
;__Lib_Math.c,222 :: 		
the_end_Modulus_32x32:
;__Lib_Math.c,225 :: 		
L_end__Modulus_32x32:
0x02E2	0xFA8000  	ULNK
0x02E4	0x060000  	RETURN
; end of __Modulus_32x32
__Divide_32x32:
0x023C	0xFA0000  	LNK	#0
;__Lib_Math.c,78 :: 		
;__Lib_Math.c,81 :: 		
0x023E	0x070002  	RCALL	Divide_32x32___testsus
;__Lib_Math.c,83 :: 		
0x0240	0x00000004028A  	GOTO	the_end_Divide_32x32
;__Lib_Math.c,88 :: 		
Divide_32x32___testsus:
;__Lib_Math.c,89 :: 		
0x0244	0xE20008  	CP0	W4
;__Lib_Math.c,90 :: 		
0x0246	0x3A0002  	BRA NZ	Divide_32x32___divsi3
;__Lib_Math.c,92 :: 		
0x0248	0x070010  	RCALL	Divide_32x32___udivsi3
;__Lib_Math.c,93 :: 		
0x024A	0x060000  	RETURN
;__Lib_Math.c,95 :: 		
Divide_32x32___divsi3:
;__Lib_Math.c,96 :: 		
0x024C	0x689F83  	XOR	W1, W3, [W15++]
;__Lib_Math.c,97 :: 		
0x024E	0xE20002  	CP0	W1
;__Lib_Math.c,98 :: 		
0x0250	0x3D0002  	BRA GE	Divide_32x32_divtestb
;__Lib_Math.c,99 :: 		
0x0252	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,100 :: 		
0x0254	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,101 :: 		
Divide_32x32_divtestb:
;__Lib_Math.c,102 :: 		
0x0256	0xE20006  	CP0	W3
;__Lib_Math.c,103 :: 		
0x0258	0x3D0002  	BRA GE	Divide_32x32_calcquot
;__Lib_Math.c,104 :: 		
0x025A	0x110160  	SUBR	W2, #0, W2
;__Lib_Math.c,105 :: 		
0x025C	0x1981E0  	SUBBR	W3, #0, W3
;__Lib_Math.c,106 :: 		
Divide_32x32_calcquot:
;__Lib_Math.c,107 :: 		
0x025E	0x070005  	RCALL	Divide_32x32___udivsi3
;__Lib_Math.c,108 :: 		
0x0260	0xE0004F  	CP0	[--W15]
;__Lib_Math.c,109 :: 		
0x0262	0x3B0002  	BRA NN	Divide_32x32_returnq
;__Lib_Math.c,110 :: 		
0x0264	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,111 :: 		
0x0266	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,112 :: 		
Divide_32x32_returnq:
;__Lib_Math.c,113 :: 		
0x0268	0x060000  	RETURN
;__Lib_Math.c,114 :: 		
Divide_32x32___udivsi3:
;__Lib_Math.c,115 :: 		
0x026A	0xB82260  	MUL.UU	W4, #0, W4
;__Lib_Math.c,116 :: 		
0x026C	0x200206  	MOV	#32, W6
;__Lib_Math.c,117 :: 		
Divide_32x32_nextbit:
;__Lib_Math.c,118 :: 		
0x026E	0xD00000  	SL	W0, W0
;__Lib_Math.c,119 :: 		
0x0270	0xD28081  	RLC	W1, W1
;__Lib_Math.c,120 :: 		
0x0272	0xD28204  	RLC	W4, W4
;__Lib_Math.c,121 :: 		
0x0274	0xD28285  	RLC	W5, W5
;__Lib_Math.c,122 :: 		
0x0276	0xA80000  	BSET	W0, #0
;__Lib_Math.c,123 :: 		
0x0278	0x520202  	SUB	W4, W2, W4
;__Lib_Math.c,124 :: 		
0x027A	0x5A8283  	SUBB	W5, W3, W5
;__Lib_Math.c,125 :: 		
0x027C	0x3B0003  	BRA NN	Divide_32x32_iterate
;__Lib_Math.c,126 :: 		
0x027E	0x420202  	ADD	W4, W2, W4
;__Lib_Math.c,127 :: 		
0x0280	0x4A8283  	ADDC	W5, W3, W5
;__Lib_Math.c,128 :: 		
0x0282	0xA10000  	BCLR	W0, #0
;__Lib_Math.c,129 :: 		
Divide_32x32_iterate:
;__Lib_Math.c,130 :: 		
0x0284	0xE90306  	DEC	W6, W6
;__Lib_Math.c,131 :: 		
0x0286	0x3AFFF3  	BRA NZ	Divide_32x32_nextbit
;__Lib_Math.c,132 :: 		
0x0288	0x060000  	RETURN
;__Lib_Math.c,135 :: 		
the_end_Divide_32x32:
;__Lib_Math.c,138 :: 		
L_end__Divide_32x32:
0x028A	0xFA8000  	ULNK
0x028C	0x060000  	RETURN
; end of __Divide_32x32
_initBufferchipSPI:
;smp.c,111 :: 		void initBufferchipSPI(){//SPI2 to buffer
;smp.c,112 :: 		SPI2_Init_Advanced(_SPI_MASTER, _SPI_8_BIT, _SPI_PRESCALE_SEC_8, _SPI_PRESCALE_PRI_4, _SPI_SS_DISABLE, _SPI_DATA_SAMPLE_MIDDLE, _SPI_CLK_IDLE_LOW, _SPI_ACTIVE_2_IDLE);
0x1474	0x781F8A  	PUSH	W10
0x1476	0x781F8B  	PUSH	W11
0x1478	0x781F8C  	PUSH	W12
0x147A	0x781F8D  	PUSH	W13
0x147C	0x20002D  	MOV	#2, W13
0x147E	0xEF2018  	CLR	W12
0x1480	0xEF2016  	CLR	W11
0x1482	0x20020A  	MOV	#32, W10
0x1484	0xEF2000  	CLR	W0
0x1486	0x781F80  	PUSH	W0
0x1488	0xEF2000  	CLR	W0
0x148A	0x781F80  	PUSH	W0
0x148C	0xEF2000  	CLR	W0
0x148E	0x781F80  	PUSH	W0
0x1490	0xEF2000  	CLR	W0
0x1492	0x781F80  	PUSH	W0
0x1494	0x07FC1C  	RCALL	_SPI2_Init_Advanced
0x1496	0xB1008F  	SUB	#8, W15
;smp.c,113 :: 		Delay_ms(100);
0x1498	0x200168  	MOV	#22, W8
0x149A	0x25CCC7  	MOV	#23756, W7
L_initBufferchipSPI8:
0x149C	0xED200E  	DEC	W7
0x149E	0x3AFFFE  	BRA NZ	L_initBufferchipSPI8
0x14A0	0xED2010  	DEC	W8
0x14A2	0x3AFFFC  	BRA NZ	L_initBufferchipSPI8
0x14A4	0x000000  	NOP
0x14A6	0x000000  	NOP
;smp.c,114 :: 		}
L_end_initBufferchipSPI:
0x14A8	0x7806CF  	POP	W13
0x14AA	0x78064F  	POP	W12
0x14AC	0x7805CF  	POP	W11
0x14AE	0x78054F  	POP	W10
0x14B0	0x060000  	RETURN
; end of _initBufferchipSPI
_SPI2_Init_Advanced:
0x0CCE	0xFA0000  	LNK	#0
;__Lib_SPI_123_p24fj.c,193 :: 		
; slave_select start address is: 2 (W1)
0x0CD0	0x97B8CE  	MOV	[W14-8], W1
; data_sample start address is: 8 (W4)
0x0CD2	0x97BA3E  	MOV	[W14-10], W4
; clock_idle start address is: 4 (W2)
0x0CD4	0x97B92E  	MOV	[W14-12], W2
; edge start address is: 6 (W3)
0x0CD6	0x97B99E  	MOV	[W14-14], W3
;__Lib_SPI_123_p24fj.c,196 :: 		
0x0CD8	0xEF2260  	CLR	SPI2STAT
;__Lib_SPI_123_p24fj.c,197 :: 		
0x0CDA	0xEF2262  	CLR	SPI2CON
;__Lib_SPI_123_p24fj.c,199 :: 		
0x0CDC	0x20CFC0  	MOV	#lo_addr(_SPI2_Read), W0
0x0CDE	0x888190  	MOV	W0, _SPI_Rd_Ptr
;__Lib_SPI_123_p24fj.c,200 :: 		
0x0CE0	0x213B20  	MOV	#lo_addr(_SPI2_Write), W0
0x0CE2	0x888180  	MOV	W0, _SPI_Wr_Ptr
;__Lib_SPI_123_p24fj.c,202 :: 		
0x0CE4	0x75000B  	IOR	W10, W11, W0
0x0CE6	0x70000C  	IOR	W0, W12, W0
0x0CE8	0x70000D  	IOR	W0, W13, W0
0x0CEA	0x700001  	IOR	W0, W1, W0
; slave_select end address is: 2 (W1)
0x0CEC	0x700004  	IOR	W0, W4, W0
; data_sample end address is: 8 (W4)
;__Lib_SPI_123_p24fj.c,203 :: 		
0x0CEE	0x700082  	IOR	W0, W2, W1
; clock_idle end address is: 4 (W2)
0x0CF0	0x202620  	MOV	#lo_addr(SPI2CON), W0
0x0CF2	0x708803  	IOR	W1, W3, [W0]
; edge end address is: 6 (W3)
;__Lib_SPI_123_p24fj.c,205 :: 		
0x0CF4	0xA9C260  	BCLR	SPI2STAT, #6
;__Lib_SPI_123_p24fj.c,206 :: 		
0x0CF6	0xA8E261  	BSET	SPI2STAT, #15
;__Lib_SPI_123_p24fj.c,208 :: 		
L_end_SPI2_Init_Advanced:
0x0CF8	0xFA8000  	ULNK
0x0CFA	0x060000  	RETURN
; end of _SPI2_Init_Advanced
_initScreenChipCommunication:
;smp.c,116 :: 		void initScreenChipCommunication(){//UART2 to master screen chip
;smp.c,118 :: 		UART2_Init_Advanced(921600,_UART_8BIT_NOPARITY,_UART_ONE_STOPBIT,_UART_HI_SPEED);
0x1640	0x781F8A  	PUSH	W10
0x1642	0x781F8B  	PUSH	W11
0x1644	0x781F8C  	PUSH	W12
0x1646	0x781F8D  	PUSH	W13
0x1648	0xEF201A  	CLR	W13
0x164A	0xEF2018  	CLR	W12
0x164C	0x21000A  	MOV	#4096, W10
0x164E	0x2000EB  	MOV	#14, W11
0x1650	0x200010  	MOV	#1, W0
0x1652	0x781F80  	PUSH	W0
0x1654	0x07FB5F  	RCALL	_UART2_Init_Advanced
0x1656	0xB1002F  	SUB	#2, W15
;smp.c,119 :: 		Delay_ms(100);
0x1658	0x200168  	MOV	#22, W8
0x165A	0x25CCC7  	MOV	#23756, W7
L_initScreenChipCommunication10:
0x165C	0xED200E  	DEC	W7
0x165E	0x3AFFFE  	BRA NZ	L_initScreenChipCommunication10
0x1660	0xED2010  	DEC	W8
0x1662	0x3AFFFC  	BRA NZ	L_initScreenChipCommunication10
0x1664	0x000000  	NOP
0x1666	0x000000  	NOP
;smp.c,120 :: 		IFS1.B14=0;
0x1668	0xA9C803  	BCLR	IFS1, #14
;smp.c,121 :: 		U2STA.OERR=0;  //reset buffer
0x166A	0xA92232  	BCLR	U2STA, #1
;smp.c,122 :: 		IPC7.B10=1;
0x166C	0xA8484F  	BSET	IPC7, #10
;smp.c,123 :: 		IPC7.B9=0;
0x166E	0xA9284F  	BCLR	IPC7, #9
;smp.c,124 :: 		IPC7.B8=1;
0x1670	0xA8084F  	BSET	IPC7, #8
;smp.c,125 :: 		IEC1.B14=1;    //enable interrupt
0x1672	0xA8C823  	BSET	IEC1, #14
;smp.c,126 :: 		}
L_end_initScreenChipCommunication:
0x1674	0x7806CF  	POP	W13
0x1676	0x78064F  	POP	W12
0x1678	0x7805CF  	POP	W11
0x167A	0x78054F  	POP	W10
0x167C	0x060000  	RETURN
; end of _initScreenChipCommunication
_UART2_Init_Advanced:
0x0D14	0xFA000C  	LNK	#12
;__Lib_UART_1234_p24_p33.c,457 :: 		
; high_low_speed start address is: 2 (W1)
0x0D16	0x97B8CE  	MOV	[W14-8], W1
;__Lib_UART_1234_p24_p33.c,460 :: 		
0x0D18	0x213BA0  	MOV	#lo_addr(_UART2_Write), W0
0x0D1A	0x888160  	MOV	W0, _UART_Wr_Ptr
;__Lib_UART_1234_p24_p33.c,461 :: 		
0x0D1C	0x218240  	MOV	#lo_addr(_UART2_Read), W0
0x0D1E	0x888150  	MOV	W0, _UART_Rd_Ptr
;__Lib_UART_1234_p24_p33.c,462 :: 		
0x0D20	0x2FFFF0  	MOV	#lo_addr(_UART2_Data_Ready), W0
0x0D22	0x888140  	MOV	W0, _UART_Rdy_Ptr
;__Lib_UART_1234_p24_p33.c,463 :: 		
0x0D24	0x2FFFF0  	MOV	#lo_addr(_UART2_Tx_Idle), W0
0x0D26	0x888170  	MOV	W0, _UART_Tx_Idle_Ptr
;__Lib_UART_1234_p24_p33.c,465 :: 		
0x0D28	0xEF2230  	CLR	U2MODE
;__Lib_UART_1234_p24_p33.c,466 :: 		
0x0D2A	0x280000  	MOV	#32768, W0
0x0D2C	0xB7A232  	MOV	WREG, U2STA
;__Lib_UART_1234_p24_p33.c,468 :: 		
0x0D2E	0xE10860  	CP	W1, #0
0x0D30	0x3A002D  	BRA NZ	L_UART2_Init_Advanced41
L__UART2_Init_Advanced186:
; high_low_speed end address is: 2 (W1)
;__Lib_UART_1234_p24_p33.c,469 :: 		
0x0D32	0xA96230  	BCLR	U2MODE, #3
;__Lib_UART_1234_p24_p33.c,470 :: 		
0x0D34	0x07FA77  	RCALL	_Get_Fosc_kHz
;__Lib_UART_1234_p24_p33.c,472 :: 		
0x0D36	0x203E82  	MOV	#1000, W2
0x0D38	0x200003  	MOV	#0, W3
0x0D3A	0x07FAD5  	RCALL	__Multiply_32x32
0x0D3C	0x980700  	MOV	W0, [W14+0]
0x0D3E	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_1234_p24_p33.c,476 :: 		
0x0D40	0x200054  	MOV	#5, W4
0x0D42	0xBE010A  	MOV.D	W10, W2
L__UART2_Init_Advanced187:
0x0D44	0xE90204  	DEC	W4, W4
0x0D46	0x350003  	BRA LT	L__UART2_Init_Advanced188
0x0D48	0xD00102  	SL	W2, W2
0x0D4A	0xD28183  	RLC	W3, W3
0x0D4C	0x37FFFB  	BRA	L__UART2_Init_Advanced187
L__UART2_Init_Advanced188:
0x0D4E	0x980722  	MOV	W2, [W14+4]
0x0D50	0x980733  	MOV	W3, [W14+6]
;__Lib_UART_1234_p24_p33.c,478 :: 		
0x0D52	0xBE9F8C  	PUSH.D	W12
0x0D54	0xEB0200  	CLR	W4
0x0D56	0x07FA9B  	RCALL	__Modulus_32x32
0x0D58	0x980740  	MOV	W0, [W14+8]
0x0D5A	0x980751  	MOV	W1, [W14+10]
;__Lib_UART_1234_p24_p33.c,479 :: 		
0x0D5C	0x90012E  	MOV	[W14+4], W2
0x0D5E	0x9001BE  	MOV	[W14+6], W3
0x0D60	0x90000E  	MOV	[W14+0], W0
0x0D62	0x90009E  	MOV	[W14+2], W1
0x0D64	0xEB0200  	CLR	W4
0x0D66	0x07FA6A  	RCALL	__Divide_32x32
0x0D68	0xBE064F  	POP.D	W12
0x0D6A	0x980700  	MOV	W0, [W14+0]
0x0D6C	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_1234_p24_p33.c,481 :: 		
0x0D6E	0x470064  	ADD	W14, #4, W0
0x0D70	0x7800B0  	MOV	[W0++], W1
0x0D72	0x780120  	MOV	[W0--], W2
0x0D74	0xD10102  	LSR	W2, W2
0x0D76	0xD38081  	RRC	W1, W1
0x0D78	0x470068  	ADD	W14, #8, W0
0x0D7A	0xE10830  	CP	W1, [W0++]
0x0D7C	0xE19020  	CPB	W2, [W0--]
0x0D7E	0x310005  	BRA GEU	L_UART2_Init_Advanced42
L__UART2_Init_Advanced189:
;__Lib_UART_1234_p24_p33.c,482 :: 		
0x0D80	0x90008E  	MOV	[W14+0], W1
0x0D82	0x90011E  	MOV	[W14+2], W2
0x0D84	0x470060  	ADD	W14, #0, W0
0x0D86	0x409861  	ADD	W1, #1, [W0++]
0x0D88	0x491060  	ADDC	W2, #0, [W0--]
L_UART2_Init_Advanced42:
;__Lib_UART_1234_p24_p33.c,484 :: 		
0x0D8A	0x37008D  	BRA	L_UART2_Init_Advanced43
L_UART2_Init_Advanced41:
;__Lib_UART_1234_p24_p33.c,486 :: 		
; high_low_speed start address is: 2 (W1)
0x0D8C	0xE10861  	CP	W1, #1
0x0D8E	0x3A002D  	BRA NZ	L_UART2_Init_Advanced44
L__UART2_Init_Advanced190:
; high_low_speed end address is: 2 (W1)
;__Lib_UART_1234_p24_p33.c,487 :: 		
0x0D90	0x07FA49  	RCALL	_Get_Fosc_kHz
;__Lib_UART_1234_p24_p33.c,489 :: 		
0x0D92	0x203E82  	MOV	#1000, W2
0x0D94	0x200003  	MOV	#0, W3
0x0D96	0x07FAA7  	RCALL	__Multiply_32x32
0x0D98	0x980700  	MOV	W0, [W14+0]
0x0D9A	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_1234_p24_p33.c,493 :: 		
0x0D9C	0x200034  	MOV	#3, W4
0x0D9E	0xBE010A  	MOV.D	W10, W2
L__UART2_Init_Advanced191:
0x0DA0	0xE90204  	DEC	W4, W4
0x0DA2	0x350003  	BRA LT	L__UART2_Init_Advanced192
0x0DA4	0xD00102  	SL	W2, W2
0x0DA6	0xD28183  	RLC	W3, W3
0x0DA8	0x37FFFB  	BRA	L__UART2_Init_Advanced191
L__UART2_Init_Advanced192:
0x0DAA	0x980722  	MOV	W2, [W14+4]
0x0DAC	0x980733  	MOV	W3, [W14+6]
;__Lib_UART_1234_p24_p33.c,495 :: 		
0x0DAE	0xBE9F8C  	PUSH.D	W12
0x0DB0	0xEB0200  	CLR	W4
0x0DB2	0x07FA6D  	RCALL	__Modulus_32x32
0x0DB4	0x980740  	MOV	W0, [W14+8]
0x0DB6	0x980751  	MOV	W1, [W14+10]
;__Lib_UART_1234_p24_p33.c,496 :: 		
0x0DB8	0x90012E  	MOV	[W14+4], W2
0x0DBA	0x9001BE  	MOV	[W14+6], W3
0x0DBC	0x90000E  	MOV	[W14+0], W0
0x0DBE	0x90009E  	MOV	[W14+2], W1
0x0DC0	0xEB0200  	CLR	W4
0x0DC2	0x07FA3C  	RCALL	__Divide_32x32
0x0DC4	0xBE064F  	POP.D	W12
0x0DC6	0x980700  	MOV	W0, [W14+0]
0x0DC8	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_1234_p24_p33.c,498 :: 		
0x0DCA	0x470064  	ADD	W14, #4, W0
0x0DCC	0x7800B0  	MOV	[W0++], W1
0x0DCE	0x780120  	MOV	[W0--], W2
0x0DD0	0xD10102  	LSR	W2, W2
0x0DD2	0xD38081  	RRC	W1, W1
0x0DD4	0x470068  	ADD	W14, #8, W0
0x0DD6	0xE10830  	CP	W1, [W0++]
0x0DD8	0xE19020  	CPB	W2, [W0--]
0x0DDA	0x310005  	BRA GEU	L_UART2_Init_Advanced45
L__UART2_Init_Advanced193:
;__Lib_UART_1234_p24_p33.c,499 :: 		
0x0DDC	0x90008E  	MOV	[W14+0], W1
0x0DDE	0x90011E  	MOV	[W14+2], W2
0x0DE0	0x470060  	ADD	W14, #0, W0
0x0DE2	0x409861  	ADD	W1, #1, [W0++]
0x0DE4	0x491060  	ADDC	W2, #0, [W0--]
L_UART2_Init_Advanced45:
;__Lib_UART_1234_p24_p33.c,501 :: 		
0x0DE6	0xA86230  	BSET	U2MODE, #3
;__Lib_UART_1234_p24_p33.c,502 :: 		
0x0DE8	0x37005E  	BRA	L_UART2_Init_Advanced46
L_UART2_Init_Advanced44:
;__Lib_UART_1234_p24_p33.c,505 :: 		
0x0DEA	0xA96230  	BCLR	U2MODE, #3
;__Lib_UART_1234_p24_p33.c,506 :: 		
0x0DEC	0x07FA1B  	RCALL	_Get_Fosc_kHz
;__Lib_UART_1234_p24_p33.c,508 :: 		
0x0DEE	0x203E82  	MOV	#1000, W2
0x0DF0	0x200003  	MOV	#0, W3
0x0DF2	0x07FA79  	RCALL	__Multiply_32x32
0x0DF4	0x980700  	MOV	W0, [W14+0]
0x0DF6	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_1234_p24_p33.c,512 :: 		
0x0DF8	0x200054  	MOV	#5, W4
0x0DFA	0xBE010A  	MOV.D	W10, W2
L__UART2_Init_Advanced194:
0x0DFC	0xE90204  	DEC	W4, W4
0x0DFE	0x350003  	BRA LT	L__UART2_Init_Advanced195
0x0E00	0xD00102  	SL	W2, W2
0x0E02	0xD28183  	RLC	W3, W3
0x0E04	0x37FFFB  	BRA	L__UART2_Init_Advanced194
L__UART2_Init_Advanced195:
0x0E06	0x980722  	MOV	W2, [W14+4]
0x0E08	0x980733  	MOV	W3, [W14+6]
;__Lib_UART_1234_p24_p33.c,514 :: 		
0x0E0A	0xBE9F8C  	PUSH.D	W12
0x0E0C	0xBE9F8A  	PUSH.D	W10
0x0E0E	0xEB0200  	CLR	W4
0x0E10	0x07FA3E  	RCALL	__Modulus_32x32
0x0E12	0x980740  	MOV	W0, [W14+8]
0x0E14	0x980751  	MOV	W1, [W14+10]
;__Lib_UART_1234_p24_p33.c,515 :: 		
0x0E16	0x90012E  	MOV	[W14+4], W2
0x0E18	0x9001BE  	MOV	[W14+6], W3
0x0E1A	0x90000E  	MOV	[W14+0], W0
0x0E1C	0x90009E  	MOV	[W14+2], W1
0x0E1E	0xEB0200  	CLR	W4
0x0E20	0x07FA0D  	RCALL	__Divide_32x32
0x0E22	0xBE054F  	POP.D	W10
0x0E24	0xBE064F  	POP.D	W12
0x0E26	0x980700  	MOV	W0, [W14+0]
0x0E28	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_1234_p24_p33.c,517 :: 		
0x0E2A	0x470064  	ADD	W14, #4, W0
0x0E2C	0x7800B0  	MOV	[W0++], W1
0x0E2E	0x780120  	MOV	[W0--], W2
0x0E30	0xD10102  	LSR	W2, W2
0x0E32	0xD38081  	RRC	W1, W1
0x0E34	0x470068  	ADD	W14, #8, W0
0x0E36	0xE10830  	CP	W1, [W0++]
0x0E38	0xE19020  	CPB	W2, [W0--]
0x0E3A	0x310005  	BRA GEU	L_UART2_Init_Advanced47
L__UART2_Init_Advanced196:
;__Lib_UART_1234_p24_p33.c,518 :: 		
0x0E3C	0x90008E  	MOV	[W14+0], W1
0x0E3E	0x90011E  	MOV	[W14+2], W2
0x0E40	0x470060  	ADD	W14, #0, W0
0x0E42	0x409861  	ADD	W1, #1, [W0++]
0x0E44	0x491060  	ADDC	W2, #0, [W0--]
L_UART2_Init_Advanced47:
;__Lib_UART_1234_p24_p33.c,521 :: 		
0x0E46	0x4700E0  	ADD	W14, #0, W1
0x0E48	0x780031  	MOV	[W1++], W0
0x0E4A	0x700021  	IOR	W0, [W1--], W0
0x0E4C	0x3A002C  	BRA NZ	L_UART2_Init_Advanced48
L__UART2_Init_Advanced197:
;__Lib_UART_1234_p24_p33.c,523 :: 		
0x0E4E	0x07F9EA  	RCALL	_Get_Fosc_kHz
;__Lib_UART_1234_p24_p33.c,525 :: 		
0x0E50	0x203E82  	MOV	#1000, W2
0x0E52	0x200003  	MOV	#0, W3
0x0E54	0x07FA48  	RCALL	__Multiply_32x32
0x0E56	0x980700  	MOV	W0, [W14+0]
0x0E58	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_1234_p24_p33.c,527 :: 		
0x0E5A	0x200034  	MOV	#3, W4
0x0E5C	0xBE010A  	MOV.D	W10, W2
L__UART2_Init_Advanced198:
0x0E5E	0xE90204  	DEC	W4, W4
0x0E60	0x350003  	BRA LT	L__UART2_Init_Advanced199
0x0E62	0xD00102  	SL	W2, W2
0x0E64	0xD28183  	RLC	W3, W3
0x0E66	0x37FFFB  	BRA	L__UART2_Init_Advanced198
L__UART2_Init_Advanced199:
0x0E68	0x980722  	MOV	W2, [W14+4]
0x0E6A	0x980733  	MOV	W3, [W14+6]
;__Lib_UART_1234_p24_p33.c,529 :: 		
0x0E6C	0xBE9F8C  	PUSH.D	W12
0x0E6E	0xEB0200  	CLR	W4
0x0E70	0x07FA0E  	RCALL	__Modulus_32x32
0x0E72	0x980740  	MOV	W0, [W14+8]
0x0E74	0x980751  	MOV	W1, [W14+10]
;__Lib_UART_1234_p24_p33.c,530 :: 		
0x0E76	0x90012E  	MOV	[W14+4], W2
0x0E78	0x9001BE  	MOV	[W14+6], W3
0x0E7A	0x90000E  	MOV	[W14+0], W0
0x0E7C	0x90009E  	MOV	[W14+2], W1
0x0E7E	0xEB0200  	CLR	W4
0x0E80	0x07F9DD  	RCALL	__Divide_32x32
0x0E82	0xBE064F  	POP.D	W12
0x0E84	0x980700  	MOV	W0, [W14+0]
0x0E86	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_1234_p24_p33.c,532 :: 		
0x0E88	0x470064  	ADD	W14, #4, W0
0x0E8A	0x7800B0  	MOV	[W0++], W1
0x0E8C	0x780120  	MOV	[W0--], W2
0x0E8E	0xD10102  	LSR	W2, W2
0x0E90	0xD38081  	RRC	W1, W1
0x0E92	0x470068  	ADD	W14, #8, W0
0x0E94	0xE10830  	CP	W1, [W0++]
0x0E96	0xE19020  	CPB	W2, [W0--]
0x0E98	0x310005  	BRA GEU	L_UART2_Init_Advanced49
L__UART2_Init_Advanced200:
;__Lib_UART_1234_p24_p33.c,533 :: 		
0x0E9A	0x90008E  	MOV	[W14+0], W1
0x0E9C	0x90011E  	MOV	[W14+2], W2
0x0E9E	0x470060  	ADD	W14, #0, W0
0x0EA0	0x409861  	ADD	W1, #1, [W0++]
0x0EA2	0x491060  	ADDC	W2, #0, [W0--]
L_UART2_Init_Advanced49:
;__Lib_UART_1234_p24_p33.c,535 :: 		
0x0EA4	0xA86230  	BSET	U2MODE, #3
;__Lib_UART_1234_p24_p33.c,536 :: 		
L_UART2_Init_Advanced48:
;__Lib_UART_1234_p24_p33.c,537 :: 		
L_UART2_Init_Advanced46:
L_UART2_Init_Advanced43:
;__Lib_UART_1234_p24_p33.c,540 :: 		
0x0EA6	0x90000E  	MOV	[W14+0], W0
0x0EA8	0x90009E  	MOV	[W14+2], W1
0x0EAA	0x500061  	SUB	W0, #1, W0
0x0EAC	0x5880E0  	SUBB	W1, #0, W1
0x0EAE	0x8811C0  	MOV	W0, U2BRG
;__Lib_UART_1234_p24_p33.c,542 :: 		
0x0EB0	0xA92232  	BCLR	U2STA, #1
;__Lib_UART_1234_p24_p33.c,544 :: 		
0x0EB2	0x76008D  	IOR	W12, W13, W1
0x0EB4	0x202300  	MOV	#lo_addr(U2MODE), W0
0x0EB6	0x708810  	IOR	W1, [W0], [W0]
;__Lib_UART_1234_p24_p33.c,547 :: 		
0x0EB8	0xA8E231  	BSET	U2MODE, #15
;__Lib_UART_1234_p24_p33.c,548 :: 		
0x0EBA	0xA84233  	BSET	U2STA, #10
;__Lib_UART_1234_p24_p33.c,550 :: 		
0x0EBC	0x07F9B6  	RCALL	_Delay_100ms
0x0EBE	0x07F9B5  	RCALL	_Delay_100ms
;__Lib_UART_1234_p24_p33.c,553 :: 		
L_end_UART2_Init_Advanced:
0x0EC0	0xFA8000  	ULNK
0x0EC2	0x060000  	RETURN
; end of _UART2_Init_Advanced
_initLaz:
;smp.c,197 :: 		void initLaz(){//UART3 to Laz
;smp.c,199 :: 		UART3_Init_Advanced(115200,_UART_8BIT_NOPARITY,_UART_ONE_STOPBIT,_UART_HI_SPEED);          //connect to sensor @230400
0x15E0	0x781F8A  	PUSH	W10
0x15E2	0x781F8B  	PUSH	W11
0x15E4	0x781F8C  	PUSH	W12
0x15E6	0x781F8D  	PUSH	W13
0x15E8	0xEF201A  	CLR	W13
0x15EA	0xEF2018  	CLR	W12
0x15EC	0x2C200A  	MOV	#49664, W10
0x15EE	0x20001B  	MOV	#1, W11
0x15F0	0x200010  	MOV	#1, W0
0x15F2	0x781F80  	PUSH	W0
0x15F4	0x07FCE6  	RCALL	_UART3_Init_Advanced
0x15F6	0xB1002F  	SUB	#2, W15
;smp.c,200 :: 		Delay_ms(100);
0x15F8	0x200168  	MOV	#22, W8
0x15FA	0x25CCC7  	MOV	#23756, W7
L_initLaz23:
0x15FC	0xED200E  	DEC	W7
0x15FE	0x3AFFFE  	BRA NZ	L_initLaz23
0x1600	0xED2010  	DEC	W8
0x1602	0x3AFFFC  	BRA NZ	L_initLaz23
0x1604	0x000000  	NOP
0x1606	0x000000  	NOP
;smp.c,213 :: 		U3STA.OERR=0;
0x1608	0xA92252  	BCLR	U3STA, #1
;smp.c,215 :: 		U3STA.B7=0;
0x160A	0xA9E252  	BCLR	U3STA, #7
;smp.c,216 :: 		IPC20.B10=1;  //priority 101
0x160C	0xA84869  	BSET	IPC20, #10
;smp.c,217 :: 		IPC20.B9=0;
0x160E	0xA92869  	BCLR	IPC20, #9
;smp.c,218 :: 		IPC20.B8=1;
0x1610	0xA80869  	BSET	IPC20, #8
;smp.c,219 :: 		U3STA.B7=0;
0x1612	0xA9E252  	BCLR	U3STA, #7
;smp.c,220 :: 		IFS5.B2=0;
0x1614	0xA9480A  	BCLR	IFS5, #2
;smp.c,221 :: 		IEC5.B2=1;
0x1616	0xA8482A  	BSET	IEC5, #2
;smp.c,223 :: 		Laz[3]=0;
0x1618	0x210551  	MOV	#lo_addr(_Laz+3), W1
0x161A	0xEF2000  	CLR	W0
0x161C	0x784880  	MOV.B	W0, [W1]
;smp.c,224 :: 		Laz[2]=0;
0x161E	0x210541  	MOV	#lo_addr(_Laz+2), W1
0x1620	0xEF2000  	CLR	W0
0x1622	0x784880  	MOV.B	W0, [W1]
;smp.c,225 :: 		Laz[1]=0;Laz[0]=0;
0x1624	0x210531  	MOV	#lo_addr(_Laz+1), W1
0x1626	0xEF2000  	CLR	W0
0x1628	0x784880  	MOV.B	W0, [W1]
0x162A	0x210521  	MOV	#lo_addr(_Laz), W1
0x162C	0xEF2000  	CLR	W0
0x162E	0x784880  	MOV.B	W0, [W1]
;smp.c,226 :: 		LazIterator=0;//counter
0x1630	0x2100C1  	MOV	#lo_addr(_LazIterator), W1
0x1632	0xEF2000  	CLR	W0
0x1634	0x784880  	MOV.B	W0, [W1]
;smp.c,227 :: 		}
L_end_initLaz:
0x1636	0x7806CF  	POP	W13
0x1638	0x78064F  	POP	W12
0x163A	0x7805CF  	POP	W11
0x163C	0x78054F  	POP	W10
0x163E	0x060000  	RETURN
; end of _initLaz
_UART3_Init_Advanced:
0x0FC2	0xFA000C  	LNK	#12
;__Lib_UART_1234_p24_p33.c,682 :: 		
; high_low_speed start address is: 2 (W1)
0x0FC4	0x97B8CE  	MOV	[W14-8], W1
;__Lib_UART_1234_p24_p33.c,685 :: 		
0x0FC6	0x2FFFF0  	MOV	#lo_addr(_UART3_Write), W0
0x0FC8	0x888160  	MOV	W0, _UART_Wr_Ptr
;__Lib_UART_1234_p24_p33.c,686 :: 		
0x0FCA	0x213A60  	MOV	#lo_addr(_UART3_Read), W0
0x0FCC	0x888150  	MOV	W0, _UART_Rd_Ptr
;__Lib_UART_1234_p24_p33.c,687 :: 		
0x0FCE	0x2FFFF0  	MOV	#lo_addr(_UART3_Data_Ready), W0
0x0FD0	0x888140  	MOV	W0, _UART_Rdy_Ptr
;__Lib_UART_1234_p24_p33.c,688 :: 		
0x0FD2	0x2FFFF0  	MOV	#lo_addr(_UART3_Tx_Idle), W0
0x0FD4	0x888170  	MOV	W0, _UART_Tx_Idle_Ptr
;__Lib_UART_1234_p24_p33.c,690 :: 		
0x0FD6	0xEF2250  	CLR	U3MODE
;__Lib_UART_1234_p24_p33.c,691 :: 		
0x0FD8	0x280000  	MOV	#32768, W0
0x0FDA	0xB7A252  	MOV	WREG, U3STA
;__Lib_UART_1234_p24_p33.c,693 :: 		
0x0FDC	0xE10860  	CP	W1, #0
0x0FDE	0x3A002D  	BRA NZ	L_UART3_Init_Advanced66
L__UART3_Init_Advanced223:
; high_low_speed end address is: 2 (W1)
;__Lib_UART_1234_p24_p33.c,694 :: 		
0x0FE0	0xA96250  	BCLR	U3MODE, #3
;__Lib_UART_1234_p24_p33.c,695 :: 		
0x0FE2	0x07F920  	RCALL	_Get_Fosc_kHz
;__Lib_UART_1234_p24_p33.c,697 :: 		
0x0FE4	0x203E82  	MOV	#1000, W2
0x0FE6	0x200003  	MOV	#0, W3
0x0FE8	0x07F97E  	RCALL	__Multiply_32x32
0x0FEA	0x980700  	MOV	W0, [W14+0]
0x0FEC	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_1234_p24_p33.c,701 :: 		
0x0FEE	0x200054  	MOV	#5, W4
0x0FF0	0xBE010A  	MOV.D	W10, W2
L__UART3_Init_Advanced224:
0x0FF2	0xE90204  	DEC	W4, W4
0x0FF4	0x350003  	BRA LT	L__UART3_Init_Advanced225
0x0FF6	0xD00102  	SL	W2, W2
0x0FF8	0xD28183  	RLC	W3, W3
0x0FFA	0x37FFFB  	BRA	L__UART3_Init_Advanced224
L__UART3_Init_Advanced225:
0x0FFC	0x980722  	MOV	W2, [W14+4]
0x0FFE	0x980733  	MOV	W3, [W14+6]
;__Lib_UART_1234_p24_p33.c,703 :: 		
0x1000	0xBE9F8C  	PUSH.D	W12
0x1002	0xEB0200  	CLR	W4
0x1004	0x07F944  	RCALL	__Modulus_32x32
0x1006	0x980740  	MOV	W0, [W14+8]
0x1008	0x980751  	MOV	W1, [W14+10]
;__Lib_UART_1234_p24_p33.c,704 :: 		
0x100A	0x90012E  	MOV	[W14+4], W2
0x100C	0x9001BE  	MOV	[W14+6], W3
0x100E	0x90000E  	MOV	[W14+0], W0
0x1010	0x90009E  	MOV	[W14+2], W1
0x1012	0xEB0200  	CLR	W4
0x1014	0x07F913  	RCALL	__Divide_32x32
0x1016	0xBE064F  	POP.D	W12
0x1018	0x980700  	MOV	W0, [W14+0]
0x101A	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_1234_p24_p33.c,706 :: 		
0x101C	0x470064  	ADD	W14, #4, W0
0x101E	0x7800B0  	MOV	[W0++], W1
0x1020	0x780120  	MOV	[W0--], W2
0x1022	0xD10102  	LSR	W2, W2
0x1024	0xD38081  	RRC	W1, W1
0x1026	0x470068  	ADD	W14, #8, W0
0x1028	0xE10830  	CP	W1, [W0++]
0x102A	0xE19020  	CPB	W2, [W0--]
0x102C	0x310005  	BRA GEU	L_UART3_Init_Advanced67
L__UART3_Init_Advanced226:
;__Lib_UART_1234_p24_p33.c,707 :: 		
0x102E	0x90008E  	MOV	[W14+0], W1
0x1030	0x90011E  	MOV	[W14+2], W2
0x1032	0x470060  	ADD	W14, #0, W0
0x1034	0x409861  	ADD	W1, #1, [W0++]
0x1036	0x491060  	ADDC	W2, #0, [W0--]
L_UART3_Init_Advanced67:
;__Lib_UART_1234_p24_p33.c,709 :: 		
0x1038	0x37008D  	BRA	L_UART3_Init_Advanced68
L_UART3_Init_Advanced66:
;__Lib_UART_1234_p24_p33.c,711 :: 		
; high_low_speed start address is: 2 (W1)
0x103A	0xE10861  	CP	W1, #1
0x103C	0x3A002D  	BRA NZ	L_UART3_Init_Advanced69
L__UART3_Init_Advanced227:
; high_low_speed end address is: 2 (W1)
;__Lib_UART_1234_p24_p33.c,712 :: 		
0x103E	0x07F8F2  	RCALL	_Get_Fosc_kHz
;__Lib_UART_1234_p24_p33.c,714 :: 		
0x1040	0x203E82  	MOV	#1000, W2
0x1042	0x200003  	MOV	#0, W3
0x1044	0x07F950  	RCALL	__Multiply_32x32
0x1046	0x980700  	MOV	W0, [W14+0]
0x1048	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_1234_p24_p33.c,718 :: 		
0x104A	0x200034  	MOV	#3, W4
0x104C	0xBE010A  	MOV.D	W10, W2
L__UART3_Init_Advanced228:
0x104E	0xE90204  	DEC	W4, W4
0x1050	0x350003  	BRA LT	L__UART3_Init_Advanced229
0x1052	0xD00102  	SL	W2, W2
0x1054	0xD28183  	RLC	W3, W3
0x1056	0x37FFFB  	BRA	L__UART3_Init_Advanced228
L__UART3_Init_Advanced229:
0x1058	0x980722  	MOV	W2, [W14+4]
0x105A	0x980733  	MOV	W3, [W14+6]
;__Lib_UART_1234_p24_p33.c,720 :: 		
0x105C	0xBE9F8C  	PUSH.D	W12
0x105E	0xEB0200  	CLR	W4
0x1060	0x07F916  	RCALL	__Modulus_32x32
0x1062	0x980740  	MOV	W0, [W14+8]
0x1064	0x980751  	MOV	W1, [W14+10]
;__Lib_UART_1234_p24_p33.c,721 :: 		
0x1066	0x90012E  	MOV	[W14+4], W2
0x1068	0x9001BE  	MOV	[W14+6], W3
0x106A	0x90000E  	MOV	[W14+0], W0
0x106C	0x90009E  	MOV	[W14+2], W1
0x106E	0xEB0200  	CLR	W4
0x1070	0x07F8E5  	RCALL	__Divide_32x32
0x1072	0xBE064F  	POP.D	W12
0x1074	0x980700  	MOV	W0, [W14+0]
0x1076	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_1234_p24_p33.c,723 :: 		
0x1078	0x470064  	ADD	W14, #4, W0
0x107A	0x7800B0  	MOV	[W0++], W1
0x107C	0x780120  	MOV	[W0--], W2
0x107E	0xD10102  	LSR	W2, W2
0x1080	0xD38081  	RRC	W1, W1
0x1082	0x470068  	ADD	W14, #8, W0
0x1084	0xE10830  	CP	W1, [W0++]
0x1086	0xE19020  	CPB	W2, [W0--]
0x1088	0x310005  	BRA GEU	L_UART3_Init_Advanced70
L__UART3_Init_Advanced230:
;__Lib_UART_1234_p24_p33.c,724 :: 		
0x108A	0x90008E  	MOV	[W14+0], W1
0x108C	0x90011E  	MOV	[W14+2], W2
0x108E	0x470060  	ADD	W14, #0, W0
0x1090	0x409861  	ADD	W1, #1, [W0++]
0x1092	0x491060  	ADDC	W2, #0, [W0--]
L_UART3_Init_Advanced70:
;__Lib_UART_1234_p24_p33.c,726 :: 		
0x1094	0xA86250  	BSET	U3MODE, #3
;__Lib_UART_1234_p24_p33.c,727 :: 		
0x1096	0x37005E  	BRA	L_UART3_Init_Advanced71
L_UART3_Init_Advanced69:
;__Lib_UART_1234_p24_p33.c,730 :: 		
0x1098	0xA96250  	BCLR	U3MODE, #3
;__Lib_UART_1234_p24_p33.c,731 :: 		
0x109A	0x07F8C4  	RCALL	_Get_Fosc_kHz
;__Lib_UART_1234_p24_p33.c,733 :: 		
0x109C	0x203E82  	MOV	#1000, W2
0x109E	0x200003  	MOV	#0, W3
0x10A0	0x07F922  	RCALL	__Multiply_32x32
0x10A2	0x980700  	MOV	W0, [W14+0]
0x10A4	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_1234_p24_p33.c,737 :: 		
0x10A6	0x200054  	MOV	#5, W4
0x10A8	0xBE010A  	MOV.D	W10, W2
L__UART3_Init_Advanced231:
0x10AA	0xE90204  	DEC	W4, W4
0x10AC	0x350003  	BRA LT	L__UART3_Init_Advanced232
0x10AE	0xD00102  	SL	W2, W2
0x10B0	0xD28183  	RLC	W3, W3
0x10B2	0x37FFFB  	BRA	L__UART3_Init_Advanced231
L__UART3_Init_Advanced232:
0x10B4	0x980722  	MOV	W2, [W14+4]
0x10B6	0x980733  	MOV	W3, [W14+6]
;__Lib_UART_1234_p24_p33.c,739 :: 		
0x10B8	0xBE9F8C  	PUSH.D	W12
0x10BA	0xBE9F8A  	PUSH.D	W10
0x10BC	0xEB0200  	CLR	W4
0x10BE	0x07F8E7  	RCALL	__Modulus_32x32
0x10C0	0x980740  	MOV	W0, [W14+8]
0x10C2	0x980751  	MOV	W1, [W14+10]
;__Lib_UART_1234_p24_p33.c,740 :: 		
0x10C4	0x90012E  	MOV	[W14+4], W2
0x10C6	0x9001BE  	MOV	[W14+6], W3
0x10C8	0x90000E  	MOV	[W14+0], W0
0x10CA	0x90009E  	MOV	[W14+2], W1
0x10CC	0xEB0200  	CLR	W4
0x10CE	0x07F8B6  	RCALL	__Divide_32x32
0x10D0	0xBE054F  	POP.D	W10
0x10D2	0xBE064F  	POP.D	W12
0x10D4	0x980700  	MOV	W0, [W14+0]
0x10D6	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_1234_p24_p33.c,742 :: 		
0x10D8	0x470064  	ADD	W14, #4, W0
0x10DA	0x7800B0  	MOV	[W0++], W1
0x10DC	0x780120  	MOV	[W0--], W2
0x10DE	0xD10102  	LSR	W2, W2
0x10E0	0xD38081  	RRC	W1, W1
0x10E2	0x470068  	ADD	W14, #8, W0
0x10E4	0xE10830  	CP	W1, [W0++]
0x10E6	0xE19020  	CPB	W2, [W0--]
0x10E8	0x310005  	BRA GEU	L_UART3_Init_Advanced72
L__UART3_Init_Advanced233:
;__Lib_UART_1234_p24_p33.c,743 :: 		
0x10EA	0x90008E  	MOV	[W14+0], W1
0x10EC	0x90011E  	MOV	[W14+2], W2
0x10EE	0x470060  	ADD	W14, #0, W0
0x10F0	0x409861  	ADD	W1, #1, [W0++]
0x10F2	0x491060  	ADDC	W2, #0, [W0--]
L_UART3_Init_Advanced72:
;__Lib_UART_1234_p24_p33.c,746 :: 		
0x10F4	0x4700E0  	ADD	W14, #0, W1
0x10F6	0x780031  	MOV	[W1++], W0
0x10F8	0x700021  	IOR	W0, [W1--], W0
0x10FA	0x3A002C  	BRA NZ	L_UART3_Init_Advanced73
L__UART3_Init_Advanced234:
;__Lib_UART_1234_p24_p33.c,748 :: 		
0x10FC	0x07F893  	RCALL	_Get_Fosc_kHz
;__Lib_UART_1234_p24_p33.c,750 :: 		
0x10FE	0x203E82  	MOV	#1000, W2
0x1100	0x200003  	MOV	#0, W3
0x1102	0x07F8F1  	RCALL	__Multiply_32x32
0x1104	0x980700  	MOV	W0, [W14+0]
0x1106	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_1234_p24_p33.c,752 :: 		
0x1108	0x200034  	MOV	#3, W4
0x110A	0xBE010A  	MOV.D	W10, W2
L__UART3_Init_Advanced235:
0x110C	0xE90204  	DEC	W4, W4
0x110E	0x350003  	BRA LT	L__UART3_Init_Advanced236
0x1110	0xD00102  	SL	W2, W2
0x1112	0xD28183  	RLC	W3, W3
0x1114	0x37FFFB  	BRA	L__UART3_Init_Advanced235
L__UART3_Init_Advanced236:
0x1116	0x980722  	MOV	W2, [W14+4]
0x1118	0x980733  	MOV	W3, [W14+6]
;__Lib_UART_1234_p24_p33.c,754 :: 		
0x111A	0xBE9F8C  	PUSH.D	W12
0x111C	0xEB0200  	CLR	W4
0x111E	0x07F8B7  	RCALL	__Modulus_32x32
0x1120	0x980740  	MOV	W0, [W14+8]
0x1122	0x980751  	MOV	W1, [W14+10]
;__Lib_UART_1234_p24_p33.c,755 :: 		
0x1124	0x90012E  	MOV	[W14+4], W2
0x1126	0x9001BE  	MOV	[W14+6], W3
0x1128	0x90000E  	MOV	[W14+0], W0
0x112A	0x90009E  	MOV	[W14+2], W1
0x112C	0xEB0200  	CLR	W4
0x112E	0x07F886  	RCALL	__Divide_32x32
0x1130	0xBE064F  	POP.D	W12
0x1132	0x980700  	MOV	W0, [W14+0]
0x1134	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_1234_p24_p33.c,757 :: 		
0x1136	0x470064  	ADD	W14, #4, W0
0x1138	0x7800B0  	MOV	[W0++], W1
0x113A	0x780120  	MOV	[W0--], W2
0x113C	0xD10102  	LSR	W2, W2
0x113E	0xD38081  	RRC	W1, W1
0x1140	0x470068  	ADD	W14, #8, W0
0x1142	0xE10830  	CP	W1, [W0++]
0x1144	0xE19020  	CPB	W2, [W0--]
0x1146	0x310005  	BRA GEU	L_UART3_Init_Advanced74
L__UART3_Init_Advanced237:
;__Lib_UART_1234_p24_p33.c,758 :: 		
0x1148	0x90008E  	MOV	[W14+0], W1
0x114A	0x90011E  	MOV	[W14+2], W2
0x114C	0x470060  	ADD	W14, #0, W0
0x114E	0x409861  	ADD	W1, #1, [W0++]
0x1150	0x491060  	ADDC	W2, #0, [W0--]
L_UART3_Init_Advanced74:
;__Lib_UART_1234_p24_p33.c,760 :: 		
0x1152	0xA86250  	BSET	U3MODE, #3
;__Lib_UART_1234_p24_p33.c,761 :: 		
L_UART3_Init_Advanced73:
;__Lib_UART_1234_p24_p33.c,762 :: 		
L_UART3_Init_Advanced71:
L_UART3_Init_Advanced68:
;__Lib_UART_1234_p24_p33.c,765 :: 		
0x1154	0x90000E  	MOV	[W14+0], W0
0x1156	0x90009E  	MOV	[W14+2], W1
0x1158	0x500061  	SUB	W0, #1, W0
0x115A	0x5880E0  	SUBB	W1, #0, W1
0x115C	0x8812C0  	MOV	W0, U3BRG
;__Lib_UART_1234_p24_p33.c,767 :: 		
0x115E	0xA92252  	BCLR	U3STA, #1
;__Lib_UART_1234_p24_p33.c,769 :: 		
0x1160	0x76008D  	IOR	W12, W13, W1
0x1162	0x202500  	MOV	#lo_addr(U3MODE), W0
0x1164	0x708810  	IOR	W1, [W0], [W0]
;__Lib_UART_1234_p24_p33.c,772 :: 		
0x1166	0xA8E251  	BSET	U3MODE, #15
;__Lib_UART_1234_p24_p33.c,773 :: 		
0x1168	0xA84253  	BSET	U3STA, #10
;__Lib_UART_1234_p24_p33.c,775 :: 		
0x116A	0x07F85F  	RCALL	_Delay_100ms
0x116C	0x07F85E  	RCALL	_Delay_100ms
;__Lib_UART_1234_p24_p33.c,778 :: 		
L_end_UART3_Init_Advanced:
0x116E	0xFA8000  	ULNK
0x1170	0x060000  	RETURN
; end of _UART3_Init_Advanced
_init9DOF:
;smp.c,243 :: 		void init9DOF(){//UART4 to Inc
;smp.c,244 :: 		unsigned int initializer=0;
0x1584	0x781F8A  	PUSH	W10
0x1586	0x781F8B  	PUSH	W11
;smp.c,245 :: 		for(initializer=0;initializer<18;initializer++){DOFReadyBuf[initializer]=0x0C;}//init 9DOF buff
; initializer start address is: 4 (W2)
0x1588	0xEF2004  	CLR	W2
; initializer end address is: 4 (W2)
L_init9DOF27:
; initializer start address is: 4 (W2)
0x158A	0xE11072  	CP	W2, #18
0x158C	0x310006  	BRA GEU	L_init9DOF28
L__init9DOF129:
0x158E	0x210580  	MOV	#lo_addr(_DOFReadyBuf), W0
0x1590	0x400082  	ADD	W0, W2, W1
0x1592	0xB3C0C0  	MOV.B	#12, W0
0x1594	0x784880  	MOV.B	W0, [W1]
0x1596	0xEC2004  	INC	W2
; initializer end address is: 4 (W2)
0x1598	0x37FFF8  	BRA	L_init9DOF27
L_init9DOF28:
;smp.c,246 :: 		UART4_Init(115200);
0x159A	0x2C200A  	MOV	#49664, W10
0x159C	0x20001B  	MOV	#1, W11
0x159E	0x07FC92  	RCALL	_UART4_Init
;smp.c,247 :: 		Delay_ms(500);
0x15A0	0x2006B8  	MOV	#107, W8
0x15A2	0x2CFFF7  	MOV	#53247, W7
L_init9DOF30:
0x15A4	0xED200E  	DEC	W7
0x15A6	0x3AFFFE  	BRA NZ	L_init9DOF30
0x15A8	0xED2010  	DEC	W8
0x15AA	0x3AFFFC  	BRA NZ	L_init9DOF30
0x15AC	0x000000  	NOP
0x15AE	0x000000  	NOP
;smp.c,248 :: 		IFS5.B8=0;
0x15B0	0xA9080B  	BCLR	IFS5, #8
;smp.c,249 :: 		U4STA.B7=0;
0x15B2	0xA9E2B2  	BCLR	U4STA, #7
;smp.c,250 :: 		IPC22.B2=1;//priority=110
0x15B4	0xA8486C  	BSET	IPC22, #2
;smp.c,251 :: 		IPC22.B1=1;
0x15B6	0xA8286C  	BSET	IPC22, #1
;smp.c,252 :: 		IPC22.B0=0;
0x15B8	0xA9086C  	BCLR	IPC22, #0
;smp.c,253 :: 		IEC5.B8=1;
0x15BA	0xA8082B  	BSET	IEC5, #8
;smp.c,254 :: 		U4STA.OERR=0;
0x15BC	0xA922B2  	BCLR	U4STA, #1
;smp.c,262 :: 		Delay_ms(500);
0x15BE	0x2006B8  	MOV	#107, W8
0x15C0	0x2CFFF7  	MOV	#53247, W7
L_init9DOF32:
0x15C2	0xED200E  	DEC	W7
0x15C4	0x3AFFFE  	BRA NZ	L_init9DOF32
0x15C6	0xED2010  	DEC	W8
0x15C8	0x3AFFFC  	BRA NZ	L_init9DOF32
0x15CA	0x000000  	NOP
0x15CC	0x000000  	NOP
;smp.c,263 :: 		DofIterator=0;
0x15CE	0x210121  	MOV	#lo_addr(_DofIterator), W1
0x15D0	0xEF2000  	CLR	W0
0x15D2	0x784880  	MOV.B	W0, [W1]
;smp.c,265 :: 		}
L_end_init9DOF:
0x15D4	0x7805CF  	POP	W11
0x15D6	0x78054F  	POP	W10
0x15D8	0x060000  	RETURN
; end of _init9DOF
_UART4_Init:
0x0EC4	0xFA0008  	LNK	#8
;__Lib_UART_1234_p24_p33.c,853 :: 		
;__Lib_UART_1234_p24_p33.c,856 :: 		
0x0EC6	0x211720  	MOV	#lo_addr(_UART4_Write), W0
0x0EC8	0x888160  	MOV	W0, _UART_Wr_Ptr
;__Lib_UART_1234_p24_p33.c,857 :: 		
0x0ECA	0x213C80  	MOV	#lo_addr(_UART4_Read), W0
0x0ECC	0x888150  	MOV	W0, _UART_Rd_Ptr
;__Lib_UART_1234_p24_p33.c,858 :: 		
0x0ECE	0x2FFFF0  	MOV	#lo_addr(_UART4_Data_Ready), W0
0x0ED0	0x888140  	MOV	W0, _UART_Rdy_Ptr
;__Lib_UART_1234_p24_p33.c,859 :: 		
0x0ED2	0x2FFFF0  	MOV	#lo_addr(_UART4_Tx_Idle), W0
0x0ED4	0x888170  	MOV	W0, _UART_Tx_Idle_Ptr
;__Lib_UART_1234_p24_p33.c,862 :: 		
0x0ED6	0xEF22B0  	CLR	U4MODE
;__Lib_UART_1234_p24_p33.c,863 :: 		
0x0ED8	0x280000  	MOV	#32768, W0
0x0EDA	0xB7A2B2  	MOV	WREG, U4STA
;__Lib_UART_1234_p24_p33.c,867 :: 		
0x0EDC	0xA962B0  	BCLR	U4MODE, #3
;__Lib_UART_1234_p24_p33.c,868 :: 		
0x0EDE	0x07F9A2  	RCALL	_Get_Fosc_kHz
; tmp start address is: 4 (W2)
0x0EE0	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_1234_p24_p33.c,870 :: 		
0x0EE2	0x203E80  	MOV	#1000, W0
0x0EE4	0x200001  	MOV	#0, W1
0x0EE6	0x07F9FF  	RCALL	__Multiply_32x32
0x0EE8	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_1234_p24_p33.c,872 :: 		
0x0EEA	0x200051  	MOV	#5, W1
0x0EEC	0x470060  	ADD	W14, #0, W0
0x0EEE	0xBE880A  	MOV.D	W10, [W0]
L__UART4_Init252:
0x0EF0	0xE90081  	DEC	W1, W1
0x0EF2	0x350003  	BRA LT	L__UART4_Init253
0x0EF4	0xD01810  	SL	[W0], [W0++]
0x0EF6	0xD29010  	RLC	[W0], [W0--]
0x0EF8	0x37FFFB  	BRA	L__UART4_Init252
L__UART4_Init253:
;__Lib_UART_1234_p24_p33.c,874 :: 		
0x0EFA	0xBE9F82  	PUSH.D	W2
0x0EFC	0xBE9F8A  	PUSH.D	W10
0x0EFE	0xBE0002  	MOV.D	W2, W0
0x0F00	0x90010E  	MOV	[W14+0], W2
0x0F02	0x90019E  	MOV	[W14+2], W3
0x0F04	0xEB0200  	CLR	W4
0x0F06	0x07F9C3  	RCALL	__Modulus_32x32
0x0F08	0xBE054F  	POP.D	W10
0x0F0A	0xBE014F  	POP.D	W2
0x0F0C	0x980720  	MOV	W0, [W14+4]
0x0F0E	0x980731  	MOV	W1, [W14+6]
;__Lib_UART_1234_p24_p33.c,875 :: 		
0x0F10	0xBE9F8A  	PUSH.D	W10
; tmp end address is: 4 (W2)
0x0F12	0xBE0002  	MOV.D	W2, W0
0x0F14	0x90010E  	MOV	[W14+0], W2
0x0F16	0x90019E  	MOV	[W14+2], W3
0x0F18	0xEB0200  	CLR	W4
0x0F1A	0x07F990  	RCALL	__Divide_32x32
0x0F1C	0xBE054F  	POP.D	W10
; tmp start address is: 6 (W3)
0x0F1E	0x780180  	MOV	W0, W3
0x0F20	0x780201  	MOV	W1, W4
;__Lib_UART_1234_p24_p33.c,877 :: 		
0x0F22	0x470060  	ADD	W14, #0, W0
0x0F24	0x7800B0  	MOV	[W0++], W1
0x0F26	0x780120  	MOV	[W0--], W2
0x0F28	0xD10102  	LSR	W2, W2
0x0F2A	0xD38081  	RRC	W1, W1
0x0F2C	0x470064  	ADD	W14, #4, W0
0x0F2E	0xE10830  	CP	W1, [W0++]
0x0F30	0xE19020  	CPB	W2, [W0--]
0x0F32	0x310007  	BRA GEU	L__UART4_Init124
L__UART4_Init254:
;__Lib_UART_1234_p24_p33.c,878 :: 		
0x0F34	0x418061  	ADD	W3, #1, W0
0x0F36	0x4A00E0  	ADDC	W4, #0, W1
; tmp end address is: 6 (W3)
; tmp start address is: 10 (W5)
0x0F38	0x780280  	MOV	W0, W5
0x0F3A	0x780301  	MOV	W1, W6
; tmp end address is: 10 (W5)
0x0F3C	0x780105  	MOV	W5, W2
0x0F3E	0x780186  	MOV	W6, W3
0x0F40	0x370002  	BRA	L_UART4_Init88
L__UART4_Init124:
;__Lib_UART_1234_p24_p33.c,877 :: 		
0x0F42	0x780103  	MOV	W3, W2
0x0F44	0x780184  	MOV	W4, W3
;__Lib_UART_1234_p24_p33.c,878 :: 		
L_UART4_Init88:
;__Lib_UART_1234_p24_p33.c,881 :: 		
; tmp start address is: 4 (W2)
0x0F46	0x718002  	IOR	W3, W2, W0
0x0F48	0x3A0032  	BRA NZ	L__UART4_Init126
L__UART4_Init255:
; tmp end address is: 4 (W2)
;__Lib_UART_1234_p24_p33.c,883 :: 		
0x0F4A	0x07F96C  	RCALL	_Get_Fosc_kHz
; tmp start address is: 4 (W2)
0x0F4C	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_1234_p24_p33.c,885 :: 		
0x0F4E	0x203E80  	MOV	#1000, W0
0x0F50	0x200001  	MOV	#0, W1
0x0F52	0x07F9C9  	RCALL	__Multiply_32x32
0x0F54	0xBE0100  	MOV.D	W0, W2
;__Lib_UART_1234_p24_p33.c,887 :: 		
0x0F56	0x200031  	MOV	#3, W1
0x0F58	0x470060  	ADD	W14, #0, W0
0x0F5A	0xBE880A  	MOV.D	W10, [W0]
L__UART4_Init256:
0x0F5C	0xE90081  	DEC	W1, W1
0x0F5E	0x350003  	BRA LT	L__UART4_Init257
0x0F60	0xD01810  	SL	[W0], [W0++]
0x0F62	0xD29010  	RLC	[W0], [W0--]
0x0F64	0x37FFFB  	BRA	L__UART4_Init256
L__UART4_Init257:
;__Lib_UART_1234_p24_p33.c,889 :: 		
0x0F66	0xBE9F82  	PUSH.D	W2
0x0F68	0xBE0002  	MOV.D	W2, W0
0x0F6A	0x90010E  	MOV	[W14+0], W2
0x0F6C	0x90019E  	MOV	[W14+2], W3
0x0F6E	0xEB0200  	CLR	W4
0x0F70	0x07F98E  	RCALL	__Modulus_32x32
0x0F72	0xBE014F  	POP.D	W2
0x0F74	0x980720  	MOV	W0, [W14+4]
0x0F76	0x980731  	MOV	W1, [W14+6]
;__Lib_UART_1234_p24_p33.c,890 :: 		
0x0F78	0xBE0002  	MOV.D	W2, W0
0x0F7A	0x90010E  	MOV	[W14+0], W2
0x0F7C	0x90019E  	MOV	[W14+2], W3
0x0F7E	0xEB0200  	CLR	W4
0x0F80	0x07F95D  	RCALL	__Divide_32x32
; tmp end address is: 4 (W2)
; tmp start address is: 6 (W3)
0x0F82	0x780180  	MOV	W0, W3
0x0F84	0x780201  	MOV	W1, W4
;__Lib_UART_1234_p24_p33.c,892 :: 		
0x0F86	0x470060  	ADD	W14, #0, W0
0x0F88	0x7800B0  	MOV	[W0++], W1
0x0F8A	0x780120  	MOV	[W0--], W2
0x0F8C	0xD10102  	LSR	W2, W2
0x0F8E	0xD38081  	RRC	W1, W1
0x0F90	0x470064  	ADD	W14, #4, W0
0x0F92	0xE10830  	CP	W1, [W0++]
0x0F94	0xE19020  	CPB	W2, [W0--]
0x0F96	0x310007  	BRA GEU	L__UART4_Init125
L__UART4_Init258:
;__Lib_UART_1234_p24_p33.c,893 :: 		
0x0F98	0x418061  	ADD	W3, #1, W0
0x0F9A	0x4A00E0  	ADDC	W4, #0, W1
; tmp end address is: 6 (W3)
; tmp start address is: 10 (W5)
0x0F9C	0x780280  	MOV	W0, W5
0x0F9E	0x780301  	MOV	W1, W6
; tmp end address is: 10 (W5)
0x0FA0	0x780105  	MOV	W5, W2
0x0FA2	0x780186  	MOV	W6, W3
0x0FA4	0x370002  	BRA	L_UART4_Init90
L__UART4_Init125:
;__Lib_UART_1234_p24_p33.c,892 :: 		
0x0FA6	0x780103  	MOV	W3, W2
0x0FA8	0x780184  	MOV	W4, W3
;__Lib_UART_1234_p24_p33.c,893 :: 		
L_UART4_Init90:
;__Lib_UART_1234_p24_p33.c,895 :: 		
; tmp start address is: 4 (W2)
0x0FAA	0xA862B0  	BSET	U4MODE, #3
; tmp end address is: 4 (W2)
;__Lib_UART_1234_p24_p33.c,896 :: 		
0x0FAC	0x370000  	BRA	L_UART4_Init89
L__UART4_Init126:
;__Lib_UART_1234_p24_p33.c,881 :: 		
;__Lib_UART_1234_p24_p33.c,896 :: 		
L_UART4_Init89:
;__Lib_UART_1234_p24_p33.c,898 :: 		
; tmp start address is: 4 (W2)
0x0FAE	0x510061  	SUB	W2, #1, W0
0x0FB0	0x5980E0  	SUBB	W3, #0, W1
; tmp end address is: 4 (W2)
; tmp start address is: 0 (W0)
0x0FB2	0x8815C0  	MOV	W0, U4BRG
; tmp end address is: 0 (W0)
;__Lib_UART_1234_p24_p33.c,901 :: 		
0x0FB4	0xA922B2  	BCLR	U4STA, #1
;__Lib_UART_1234_p24_p33.c,903 :: 		
0x0FB6	0xA8E2B1  	BSET	U4MODE, #15
;__Lib_UART_1234_p24_p33.c,904 :: 		
0x0FB8	0xA842B3  	BSET	U4STA, #10
;__Lib_UART_1234_p24_p33.c,906 :: 		
0x0FBA	0x07F937  	RCALL	_Delay_100ms
0x0FBC	0x07F936  	RCALL	_Delay_100ms
;__Lib_UART_1234_p24_p33.c,908 :: 		
L_end_UART4_Init:
0x0FBE	0xFA8000  	ULNK
0x0FC0	0x060000  	RETURN
; end of _UART4_Init
_initRollingQEI:
;smp.c,282 :: 		void initRollingQEI(){
;smp.c,283 :: 		QEI1CON=0b1000000000000000; //index does not reset counter. no overflow interruptionn'shit
0x15DA	0x280000  	MOV	#32768, W0
0x15DC	0xB7A1C0  	MOV	WREG, QEI1CON
;smp.c,284 :: 		}
L_end_initRollingQEI:
0x15DE	0x060000  	RETURN
; end of _initRollingQEI
_initInchWormQEI:
;smp.c,285 :: 		void initInchWormQEI(){
;smp.c,286 :: 		QEI2CON=0b1000000000000000; //index does not reset counter. no overflow interruptionn'shit
0x141C	0x280000  	MOV	#32768, W0
0x141E	0xB7A5C0  	MOV	WREG, QEI2CON
;smp.c,287 :: 		}
L_end_initInchWormQEI:
0x1420	0x060000  	RETURN
; end of _initInchWormQEI
_resetAll:
;smp.c,313 :: 		void resetAll(){
;smp.c,314 :: 		T1IE_bit= 0; //stop timer
0x17AE	0xA96820  	BCLR	T1IE_bit, BitPos(T1IE_bit+0)
;smp.c,315 :: 		t=0;
0x17B0	0xEF2000  	CLR	W0
0x17B2	0xEF2002  	CLR	W1
0x17B4	0x888100  	MOV	W0, _t
0x17B6	0x888111  	MOV	W1, _t+2
;smp.c,316 :: 		U1STA.OERR=0;
0x17B8	0xA92222  	BCLR	U1STA, #1
;smp.c,317 :: 		U2STA.OERR=0;
0x17BA	0xA92232  	BCLR	U2STA, #1
;smp.c,318 :: 		U3STA.OERR=0;
0x17BC	0xA92252  	BCLR	U3STA, #1
;smp.c,319 :: 		U4STA.OERR=0;
0x17BE	0xA922B2  	BCLR	U4STA, #1
;smp.c,320 :: 		UART1_Read();
0x17C0	0x07FFF0  	RCALL	_UART1_Read
;smp.c,321 :: 		UART2_Read();
0x17C2	0x070030  	RCALL	_UART2_Read
;smp.c,322 :: 		UART3_Read();
0x17C4	0x07FDF0  	RCALL	_UART3_Read
;smp.c,323 :: 		UART4_Read();
0x17C6	0x07FE00  	RCALL	_UART4_Read
;smp.c,324 :: 		LazIterator=0;//reset pointers
0x17C8	0x2100C1  	MOV	#lo_addr(_LazIterator), W1
0x17CA	0xEF2000  	CLR	W0
0x17CC	0x784880  	MOV.B	W0, [W1]
;smp.c,325 :: 		DofIterator=0;
0x17CE	0x210121  	MOV	#lo_addr(_DofIterator), W1
0x17D0	0xEF2000  	CLR	W0
0x17D2	0x784880  	MOV.B	W0, [W1]
;smp.c,326 :: 		REncPos=0;
0x17D4	0xEF2000  	CLR	W0
0x17D6	0xEF2002  	CLR	W1
0x17D8	0x888020  	MOV	W0, _REncPos
0x17DA	0x888031  	MOV	W1, _REncPos+2
;smp.c,327 :: 		IEncPos=0;
0x17DC	0xEF2000  	CLR	W0
0x17DE	0xEF2002  	CLR	W1
0x17E0	0x888070  	MOV	W0, _IEncPos
0x17E2	0x888081  	MOV	W1, _IEncPos+2
;smp.c,328 :: 		POS1HLD=0;//resetQEI
0x17E4	0xEF21CA  	CLR	POS1HLD
;smp.c,329 :: 		POS1CNTL=0;
0x17E6	0xEF21C6  	CLR	POS1CNTL
;smp.c,330 :: 		POS2HLD=0;//resetQEI
0x17E8	0xEF25CA  	CLR	POS2HLD
;smp.c,331 :: 		POS2CNTL=0;
0x17EA	0xEF25C6  	CLR	POS2CNTL
;smp.c,332 :: 		oldREncPos=0;
0x17EC	0xEF2000  	CLR	W0
0x17EE	0xEF2002  	CLR	W1
0x17F0	0x888040  	MOV	W0, _oldREncPos
0x17F2	0x888051  	MOV	W1, _oldREncPos+2
;smp.c,333 :: 		sendtoBufferCount=0;
0x17F4	0x2100D1  	MOV	#lo_addr(_sendtoBufferCount), W1
0x17F6	0xEF2000  	CLR	W0
0x17F8	0x784880  	MOV.B	W0, [W1]
;smp.c,334 :: 		}
L_end_resetAll:
0x17FA	0x060000  	RETURN
; end of _resetAll
_UART1_Read:
0x17A2	0xFA0000  	LNK	#0
;__Lib_UART_1234_p24_p33.c,108 :: 		
;__Lib_UART_1234_p24_p33.c,109 :: 		
0x17A4	0x000000  	NOP
;__Lib_UART_1234_p24_p33.c,110 :: 		
0x17A6	0x000000  	NOP
;__Lib_UART_1234_p24_p33.c,111 :: 		
0x17A8	0xBF8226  	MOV	U1RXREG, WREG
;__Lib_UART_1234_p24_p33.c,112 :: 		
L_end_UART1_Read:
0x17AA	0xFA8000  	ULNK
0x17AC	0x060000  	RETURN
; end of _UART1_Read
_UART2_Read:
0x1824	0xFA0000  	LNK	#0
;__Lib_UART_1234_p24_p33.c,345 :: 		
;__Lib_UART_1234_p24_p33.c,346 :: 		
0x1826	0x000000  	NOP
;__Lib_UART_1234_p24_p33.c,347 :: 		
0x1828	0x000000  	NOP
;__Lib_UART_1234_p24_p33.c,348 :: 		
0x182A	0xBF8236  	MOV	U2RXREG, WREG
;__Lib_UART_1234_p24_p33.c,349 :: 		
L_end_UART2_Read:
0x182C	0xFA8000  	ULNK
0x182E	0x060000  	RETURN
; end of _UART2_Read
_UART3_Read:
0x13A6	0xFA0000  	LNK	#0
;__Lib_UART_1234_p24_p33.c,577 :: 		
;__Lib_UART_1234_p24_p33.c,578 :: 		
0x13A8	0x000000  	NOP
;__Lib_UART_1234_p24_p33.c,579 :: 		
0x13AA	0x000000  	NOP
;__Lib_UART_1234_p24_p33.c,580 :: 		
0x13AC	0xBF8256  	MOV	U3RXREG, WREG
;__Lib_UART_1234_p24_p33.c,581 :: 		
L_end_UART3_Read:
0x13AE	0xFA8000  	ULNK
0x13B0	0x060000  	RETURN
; end of _UART3_Read
_UART4_Read:
0x13C8	0xFA0000  	LNK	#0
;__Lib_UART_1234_p24_p33.c,805 :: 		
;__Lib_UART_1234_p24_p33.c,806 :: 		
0x13CA	0x000000  	NOP
;__Lib_UART_1234_p24_p33.c,807 :: 		
0x13CC	0x000000  	NOP
;__Lib_UART_1234_p24_p33.c,808 :: 		
0x13CE	0xBF82B6  	MOV	U4RXREG, WREG
;__Lib_UART_1234_p24_p33.c,809 :: 		
L_end_UART4_Read:
0x13D0	0xFA8000  	ULNK
0x13D2	0x060000  	RETURN
; end of _UART4_Read
_sampleOnce:
;smp.c,362 :: 		void sampleOnce(){
;smp.c,364 :: 		getRQEIPOS(&REncPos, &oldREncPos);
0x1A88	0x781F8A  	PUSH	W10
0x1A8A	0x781F8B  	PUSH	W11
0x1A8C	0x21008B  	MOV	#lo_addr(_oldREncPos), W11
0x1A8E	0x21004A  	MOV	#lo_addr(_REncPos), W10
0x1A90	0x07FCA1  	RCALL	_getRQEIPOS
;smp.c,365 :: 		getIQEIPOS(&IEncPos);
0x1A92	0x2100EA  	MOV	#lo_addr(_IEncPos), W10
0x1A94	0x07FC54  	RCALL	_getIQEIPOS
;smp.c,366 :: 		if(!smpOnceflag){
0x1A96	0x210020  	MOV	#lo_addr(_smpOnceflag), W0
0x1A98	0xE00010  	CP0	[W0]
0x1A9A	0x3A0004  	BRA NZ	L_sampleOnce41
L__sampleOnce145:
;smp.c,367 :: 		if (!logFlagByDistance) {return;}
0x1A9C	0x210000  	MOV	#lo_addr(_logFlagByDistance), W0
0x1A9E	0xE00010  	CP0	[W0]
0x1AA0	0x3A0001  	BRA NZ	L_sampleOnce42
L__sampleOnce146:
0x1AA2	0x370022  	BRA	L_end_sampleOnce
L_sampleOnce42:
;smp.c,368 :: 		}
L_sampleOnce41:
;smp.c,370 :: 		measurements++;
0x1AA4	0x210130  	MOV	#lo_addr(_measurements), W0
0x1AA6	0x784010  	MOV.B	[W0], W0
0x1AA8	0x4040E1  	ADD.B	W0, #1, W1
0x1AAA	0x210130  	MOV	#lo_addr(_measurements), W0
0x1AAC	0x784801  	MOV.B	W1, [W0]
;smp.c,371 :: 		if(measurements==1){//every 8 Laz one inc
0x1AAE	0x210130  	MOV	#lo_addr(_measurements), W0
0x1AB0	0x784010  	MOV.B	[W0], W0
0x1AB2	0xE10461  	CP.B	W0, #1
0x1AB4	0x3A0007  	BRA NZ	L_sampleOnce43
L__sampleOnce147:
;smp.c,372 :: 		get9DOF();
0x1AB6	0x07FC62  	RCALL	_get9DOF
;smp.c,373 :: 		Delay_us(300);
0x1AB8	0x210687  	MOV	#4200, W7
L_sampleOnce44:
0x1ABA	0xED200E  	DEC	W7
0x1ABC	0x3AFFFE  	BRA NZ	L_sampleOnce44
0x1ABE	0x000000  	NOP
0x1AC0	0x000000  	NOP
;smp.c,374 :: 		}
0x1AC2	0x370012  	BRA	L_sampleOnce46
L_sampleOnce43:
;smp.c,375 :: 		else if(measurements==8){
0x1AC4	0x210130  	MOV	#lo_addr(_measurements), W0
0x1AC6	0x784010  	MOV.B	[W0], W0
0x1AC8	0xE10468  	CP.B	W0, #8
0x1ACA	0x3A0009  	BRA NZ	L_sampleOnce47
L__sampleOnce148:
;smp.c,376 :: 		measurements=0;
0x1ACC	0x210131  	MOV	#lo_addr(_measurements), W1
0x1ACE	0xEF2000  	CLR	W0
0x1AD0	0x784880  	MOV.B	W0, [W1]
;smp.c,377 :: 		Delay_us(400);
0x1AD2	0x215E07  	MOV	#5600, W7
L_sampleOnce48:
0x1AD4	0xED200E  	DEC	W7
0x1AD6	0x3AFFFE  	BRA NZ	L_sampleOnce48
0x1AD8	0x000000  	NOP
0x1ADA	0x000000  	NOP
;smp.c,378 :: 		}
0x1ADC	0x370005  	BRA	L_sampleOnce50
L_sampleOnce47:
;smp.c,380 :: 		Delay_us(400);
0x1ADE	0x215E07  	MOV	#5600, W7
L_sampleOnce51:
0x1AE0	0xED200E  	DEC	W7
0x1AE2	0x3AFFFE  	BRA NZ	L_sampleOnce51
0x1AE4	0x000000  	NOP
0x1AE6	0x000000  	NOP
;smp.c,381 :: 		}
L_sampleOnce50:
L_sampleOnce46:
;smp.c,384 :: 		}
L_end_sampleOnce:
0x1AE8	0x7805CF  	POP	W11
0x1AEA	0x78054F  	POP	W10
0x1AEC	0x060000  	RETURN
; end of _sampleOnce
_getRQEIPOS:
;smp.c,337 :: 		void getRQEIPOS(unsigned long *pos, unsigned long *oldPos){
;smp.c,340 :: 		posL=POS1CNTL;  //get Low Position
0x13D4	0xBF81C6  	MOV	POS1CNTL, WREG
0x13D6	0x8881A0  	MOV	W0, getRQEIPOS_posL_L0
;smp.c,341 :: 		posH=POS1HLD;   //get High Position from hold reg        originally POS1HLD changed by Ian and James 07312013
0x13D8	0xBF81CA  	MOV	POS1HLD, WREG
0x13DA	0xEB0080  	CLR	W1
0x13DC	0x888240  	MOV	W0, getRQEIPOS_posH_L0
0x13DE	0x888251  	MOV	W1, getRQEIPOS_posH_L0+2
;smp.c,342 :: 		*pos=posL|(posH<<16); // writes to temp
0x13E0	0x210480  	MOV	#lo_addr(getRQEIPOS_posH_L0), W0
0x13E2	0x780190  	MOV	[W0], W3
0x13E4	0xEB0100  	CLR	W2
0x13E6	0x8081A0  	MOV	getRQEIPOS_posL_L0, W0
0x13E8	0xEB0080  	CLR	W1
0x13EA	0x700002  	IOR	W0, W2, W0
0x13EC	0x708083  	IOR	W1, W3, W1
0x13EE	0xBE8D00  	MOV.D	W0, [W10]
;smp.c,344 :: 		if (*pos < *oldPos || *pos - *oldPos > 0xFFFF) {logFlagByDistance = 0;}
0x13F0	0xBE011A  	MOV.D	[W10], W2
0x13F2	0xBE001B  	MOV.D	[W11], W0
0x13F4	0xE11000  	CP	W2, W0
0x13F6	0xE19801  	CPB	W3, W1
0x13F8	0x390009  	BRA LTU	L__getRQEIPOS103
L__getRQEIPOS139:
0x13FA	0xBE001A  	MOV.D	[W10], W0
0x13FC	0x50013B  	SUB	W0, [W11++], W2
0x13FE	0x5881AB  	SUBB	W1, [W11--], W3
0x1400	0x2FFFF0  	MOV	#65535, W0
0x1402	0x200001  	MOV	#0, W1
0x1404	0xE11000  	CP	W2, W0
0x1406	0xE19801  	CPB	W3, W1
0x1408	0x3E0001  	BRA GTU	L__getRQEIPOS102
L__getRQEIPOS140:
0x140A	0x370003  	BRA	L_getRQEIPOS39
L__getRQEIPOS103:
L__getRQEIPOS102:
0x140C	0xEF2000  	CLR	W0
0x140E	0x888000  	MOV	W0, _logFlagByDistance
0x1410	0x370004  	BRA	L_getRQEIPOS40
L_getRQEIPOS39:
;smp.c,345 :: 		else {logFlagByDistance = 1;*oldPos = *pos;}
0x1412	0x200010  	MOV	#1, W0
0x1414	0x888000  	MOV	W0, _logFlagByDistance
0x1416	0x781DBA  	MOV	[W10++], [W11++]
0x1418	0x7815AA  	MOV	[W10--], [W11--]
L_getRQEIPOS40:
;smp.c,346 :: 		}
L_end_getRQEIPOS:
0x141A	0x060000  	RETURN
; end of _getRQEIPOS
_getIQEIPOS:
;smp.c,348 :: 		void getIQEIPOS(unsigned long *pos){
;smp.c,351 :: 		posL=POS2CNTL;  //get Low Position
0x133E	0xBF85C6  	MOV	POS2CNTL, WREG
0x1340	0x888280  	MOV	W0, getIQEIPOS_posL_L0
;smp.c,352 :: 		posH=POS2HLD;   //get High Position from hold reg        originally POS1HLD changed by Ian and James 07312013
0x1342	0xBF85CA  	MOV	POS2HLD, WREG
0x1344	0xEB0080  	CLR	W1
0x1346	0x888260  	MOV	W0, getIQEIPOS_posH_L0
0x1348	0x888271  	MOV	W1, getIQEIPOS_posH_L0+2
;smp.c,353 :: 		*pos=posL|(posH<<16); // writes to temp
0x134A	0x2104C0  	MOV	#lo_addr(getIQEIPOS_posH_L0), W0
0x134C	0x780190  	MOV	[W0], W3
0x134E	0xEB0100  	CLR	W2
0x1350	0x808280  	MOV	getIQEIPOS_posL_L0, W0
0x1352	0xEB0080  	CLR	W1
0x1354	0x700002  	IOR	W0, W2, W0
0x1356	0x708083  	IOR	W1, W3, W1
0x1358	0xBE8D00  	MOV.D	W0, [W10]
;smp.c,354 :: 		}
L_end_getIQEIPOS:
0x135A	0x060000  	RETURN
; end of _getIQEIPOS
_get9DOF:
;smp.c,358 :: 		void get9DOF(){
;smp.c,359 :: 		UART4_Write(0x31);//requset
0x137C	0x781F8A  	PUSH	W10
0x137E	0x20031A  	MOV	#49, W10
0x1380	0x07FEF8  	RCALL	_UART4_Write
;smp.c,360 :: 		}
L_end_get9DOF:
0x1382	0x78054F  	POP	W10
0x1384	0x060000  	RETURN
; end of _get9DOF
_UART4_Write:
0x1172	0xFA0000  	LNK	#0
;__Lib_UART_1234_p24_p33.c,783 :: 		
;__Lib_UART_1234_p24_p33.c,784 :: 		
L_UART4_Write75:
0x1174	0xAF02B3  	BTSC	U4STA, #8
0x1176	0x370001  	BRA	L_UART4_Write76
0x1178	0x37FFFD  	BRA	L_UART4_Write75
L_UART4_Write76:
;__Lib_UART_1234_p24_p33.c,785 :: 		
0x117A	0x8815AA  	MOV	W10, U4TXREG
;__Lib_UART_1234_p24_p33.c,786 :: 		
L_end_UART4_Write:
0x117C	0xFA8000  	ULNK
0x117E	0x060000  	RETURN
; end of _UART4_Write
_smpsendToScreen:
;smp.c,435 :: 		void smpsendToScreen(){
;smp.c,441 :: 		tempEncPos=REncPos;
0x19EA	0x781F8A  	PUSH	W10
; tempEncPos start address is: 6 (W3)
0x19EC	0x808023  	MOV	_REncPos, W3
0x19EE	0x808034  	MOV	_REncPos+2, W4
;smp.c,443 :: 		UART2_Write(Laz[3]);UART2_Write(Laz[2]);UART2_Write(Laz[1]);UART2_Write(Laz[0]);  // 4laz-4enc-4pitch-4roll-6acc
0x19F0	0x210550  	MOV	#lo_addr(_Laz+3), W0
0x19F2	0xFB8510  	ZE	[W0], W10
0x19F4	0x07FCE2  	RCALL	_UART2_Write
0x19F6	0x210540  	MOV	#lo_addr(_Laz+2), W0
0x19F8	0xFB8510  	ZE	[W0], W10
0x19FA	0x07FCDF  	RCALL	_UART2_Write
0x19FC	0x210530  	MOV	#lo_addr(_Laz+1), W0
0x19FE	0xFB8510  	ZE	[W0], W10
0x1A00	0x07FCDC  	RCALL	_UART2_Write
0x1A02	0x210520  	MOV	#lo_addr(_Laz), W0
0x1A04	0xFB8510  	ZE	[W0], W10
0x1A06	0x07FCD9  	RCALL	_UART2_Write
;smp.c,444 :: 		UART2_Write(tempEncPos>>24);UART2_Write(tempEncPos>>16);UART2_Write(tempEncPos>>8);UART2_Write(tempEncPos);
0x1A08	0x200182  	MOV	#24, W2
0x1A0A	0x780003  	MOV	W3, W0
0x1A0C	0x780084  	MOV	W4, W1
L__smpsendToScreen163:
0x1A0E	0xE90102  	DEC	W2, W2
0x1A10	0x350003  	BRA LT	L__smpsendToScreen164
0x1A12	0xD10081  	LSR	W1, W1
0x1A14	0xD38000  	RRC	W0, W0
0x1A16	0x37FFFB  	BRA	L__smpsendToScreen163
L__smpsendToScreen164:
0x1A18	0x780500  	MOV	W0, W10
0x1A1A	0x07FCCF  	RCALL	_UART2_Write
0x1A1C	0x780003  	MOV	W3, W0
0x1A1E	0x780084  	MOV	W4, W1
0x1A20	0x780001  	MOV	W1, W0
0x1A22	0xEB0080  	CLR	W1
0x1A24	0x780500  	MOV	W0, W10
0x1A26	0x07FCC9  	RCALL	_UART2_Write
0x1A28	0x200082  	MOV	#8, W2
0x1A2A	0x780003  	MOV	W3, W0
0x1A2C	0x780084  	MOV	W4, W1
L__smpsendToScreen165:
0x1A2E	0xE90102  	DEC	W2, W2
0x1A30	0x350003  	BRA LT	L__smpsendToScreen166
0x1A32	0xD10081  	LSR	W1, W1
0x1A34	0xD38000  	RRC	W0, W0
0x1A36	0x37FFFB  	BRA	L__smpsendToScreen165
L__smpsendToScreen166:
0x1A38	0x780500  	MOV	W0, W10
0x1A3A	0x07FCBF  	RCALL	_UART2_Write
0x1A3C	0x780503  	MOV	W3, W10
; tempEncPos end address is: 6 (W3)
0x1A3E	0x07FCBD  	RCALL	_UART2_Write
;smp.c,445 :: 		UART2_Write(0x00);UART2_Write(0x00);UART2_Write(0x00);UART2_Write(0x00);
0x1A40	0xEF2014  	CLR	W10
0x1A42	0x07FCBB  	RCALL	_UART2_Write
0x1A44	0xEF2014  	CLR	W10
0x1A46	0x07FCB9  	RCALL	_UART2_Write
0x1A48	0xEF2014  	CLR	W10
0x1A4A	0x07FCB7  	RCALL	_UART2_Write
0x1A4C	0xEF2014  	CLR	W10
0x1A4E	0x07FCB5  	RCALL	_UART2_Write
;smp.c,446 :: 		UART2_Write(0x00);UART2_Write(0x00);UART2_Write(0x00);UART2_Write(0x00);
0x1A50	0xEF2014  	CLR	W10
0x1A52	0x07FCB3  	RCALL	_UART2_Write
0x1A54	0xEF2014  	CLR	W10
0x1A56	0x07FCB1  	RCALL	_UART2_Write
0x1A58	0xEF2014  	CLR	W10
0x1A5A	0x07FCAF  	RCALL	_UART2_Write
0x1A5C	0xEF2014  	CLR	W10
0x1A5E	0x07FCAD  	RCALL	_UART2_Write
;smp.c,447 :: 		UART2_Write(DOFReadyBuf[0]);UART2_Write(DOFReadyBuf[1]);
0x1A60	0x210580  	MOV	#lo_addr(_DOFReadyBuf), W0
0x1A62	0xFB8510  	ZE	[W0], W10
0x1A64	0x07FCAA  	RCALL	_UART2_Write
0x1A66	0x210590  	MOV	#lo_addr(_DOFReadyBuf+1), W0
0x1A68	0xFB8510  	ZE	[W0], W10
0x1A6A	0x07FCA7  	RCALL	_UART2_Write
;smp.c,448 :: 		UART2_Write(DOFReadyBuf[2]);UART2_Write(DOFReadyBuf[3]);
0x1A6C	0x2105A0  	MOV	#lo_addr(_DOFReadyBuf+2), W0
0x1A6E	0xFB8510  	ZE	[W0], W10
0x1A70	0x07FCA4  	RCALL	_UART2_Write
0x1A72	0x2105B0  	MOV	#lo_addr(_DOFReadyBuf+3), W0
0x1A74	0xFB8510  	ZE	[W0], W10
0x1A76	0x07FCA1  	RCALL	_UART2_Write
;smp.c,449 :: 		UART2_Write(DOFReadyBuf[4]);UART2_Write(DOFReadyBuf[5]);
0x1A78	0x2105C0  	MOV	#lo_addr(_DOFReadyBuf+4), W0
0x1A7A	0xFB8510  	ZE	[W0], W10
0x1A7C	0x07FC9E  	RCALL	_UART2_Write
0x1A7E	0x2105D0  	MOV	#lo_addr(_DOFReadyBuf+5), W0
0x1A80	0xFB8510  	ZE	[W0], W10
0x1A82	0x07FC9B  	RCALL	_UART2_Write
;smp.c,450 :: 		}
L_end_smpsendToScreen:
0x1A84	0x78054F  	POP	W10
0x1A86	0x060000  	RETURN
; end of _smpsendToScreen
_UART2_Write:
0x13BA	0xFA0000  	LNK	#0
;__Lib_UART_1234_p24_p33.c,323 :: 		
;__Lib_UART_1234_p24_p33.c,324 :: 		
L_UART2_Write25:
0x13BC	0xAF0233  	BTSC	U2STA, #8
0x13BE	0x370001  	BRA	L_UART2_Write26
0x13C0	0x37FFFD  	BRA	L_UART2_Write25
L_UART2_Write26:
;__Lib_UART_1234_p24_p33.c,325 :: 		
0x13C2	0x8811AA  	MOV	W10, U2TXREG
;__Lib_UART_1234_p24_p33.c,326 :: 		
L_end_UART2_Write:
0x13C4	0xFA8000  	ULNK
0x13C6	0x060000  	RETURN
; end of _UART2_Write
_sendToBuffer:
0x1830	0xFA0002  	LNK	#2
;smp.c,385 :: 		void sendToBuffer(){ //  (4 Laz 8 enc 3 time )*10  18 9DOF         504 per 512
;smp.c,388 :: 		if(!logFlagByDistance){return;}
0x1832	0x781F8A  	PUSH	W10
0x1834	0x781F8B  	PUSH	W11
0x1836	0x781F8C  	PUSH	W12
0x1838	0x210000  	MOV	#lo_addr(_logFlagByDistance), W0
0x183A	0xE00010  	CP0	[W0]
0x183C	0x3A0001  	BRA NZ	L_sendToBuffer53
L__sendToBuffer150:
0x183E	0x3700D0  	BRA	L_end_sendToBuffer
L_sendToBuffer53:
;smp.c,392 :: 		T1IE_bit = 0;
0x1840	0xA96820  	BCLR	T1IE_bit, BitPos(T1IE_bit+0)
;smp.c,393 :: 		tempT=t;
; tempT start address is: 8 (W4)
0x1842	0x808104  	MOV	_t, W4
0x1844	0x808115  	MOV	_t+2, W5
;smp.c,394 :: 		T1IE_bit = 1;
0x1846	0xA86820  	BSET	T1IE_bit, BitPos(T1IE_bit+0)
;smp.c,397 :: 		SPI2_Write(Laz[3]);SPI2_Write(Laz[2]);SPI2_Write(Laz[1]);SPI2_Write(Laz[0]);
0x1848	0x210550  	MOV	#lo_addr(_Laz+3), W0
0x184A	0xFB8510  	ZE	[W0], W10
0x184C	0x07FDB2  	RCALL	_SPI2_Write
0x184E	0x210540  	MOV	#lo_addr(_Laz+2), W0
0x1850	0xFB8510  	ZE	[W0], W10
0x1852	0x07FDAF  	RCALL	_SPI2_Write
0x1854	0x210530  	MOV	#lo_addr(_Laz+1), W0
0x1856	0xFB8510  	ZE	[W0], W10
0x1858	0x07FDAC  	RCALL	_SPI2_Write
0x185A	0x210520  	MOV	#lo_addr(_Laz), W0
0x185C	0xFB8510  	ZE	[W0], W10
0x185E	0x07FDA9  	RCALL	_SPI2_Write
;smp.c,399 :: 		SPI2_Write(REncPos>>24);SPI2_Write(REncPos>>16);SPI2_Write(REncPos>>8);SPI2_Write(REncPos);
0x1860	0x200183  	MOV	#24, W3
0x1862	0x210042  	MOV	#lo_addr(_REncPos), W2
0x1864	0xBE0012  	MOV.D	[W2], W0
L__sendToBuffer151:
0x1866	0xE90183  	DEC	W3, W3
0x1868	0x350003  	BRA LT	L__sendToBuffer152
0x186A	0xD10081  	LSR	W1, W1
0x186C	0xD38000  	RRC	W0, W0
0x186E	0x37FFFB  	BRA	L__sendToBuffer151
L__sendToBuffer152:
0x1870	0x780500  	MOV	W0, W10
0x1872	0x07FD9F  	RCALL	_SPI2_Write
0x1874	0x210042  	MOV	#lo_addr(_REncPos), W2
0x1876	0xBE0012  	MOV.D	[W2], W0
0x1878	0x780001  	MOV	W1, W0
0x187A	0xEB0080  	CLR	W1
0x187C	0x780500  	MOV	W0, W10
0x187E	0x07FD99  	RCALL	_SPI2_Write
0x1880	0x200083  	MOV	#8, W3
0x1882	0x210042  	MOV	#lo_addr(_REncPos), W2
0x1884	0xBE0012  	MOV.D	[W2], W0
L__sendToBuffer153:
0x1886	0xE90183  	DEC	W3, W3
0x1888	0x350003  	BRA LT	L__sendToBuffer154
0x188A	0xD10081  	LSR	W1, W1
0x188C	0xD38000  	RRC	W0, W0
0x188E	0x37FFFB  	BRA	L__sendToBuffer153
L__sendToBuffer154:
0x1890	0x780500  	MOV	W0, W10
0x1892	0x07FD8F  	RCALL	_SPI2_Write
0x1894	0x80802A  	MOV	_REncPos, W10
0x1896	0x07FD8D  	RCALL	_SPI2_Write
;smp.c,400 :: 		SPI2_Write(IEncPos>>24);SPI2_Write(IEncPos>>16);SPI2_Write(IEncPos>>8);SPI2_Write(IEncPos);
0x1898	0x200183  	MOV	#24, W3
0x189A	0x2100E2  	MOV	#lo_addr(_IEncPos), W2
0x189C	0xBE0012  	MOV.D	[W2], W0
L__sendToBuffer155:
0x189E	0xE90183  	DEC	W3, W3
0x18A0	0x350003  	BRA LT	L__sendToBuffer156
0x18A2	0xD10081  	LSR	W1, W1
0x18A4	0xD38000  	RRC	W0, W0
0x18A6	0x37FFFB  	BRA	L__sendToBuffer155
L__sendToBuffer156:
0x18A8	0x780500  	MOV	W0, W10
0x18AA	0x07FD83  	RCALL	_SPI2_Write
0x18AC	0x2100E2  	MOV	#lo_addr(_IEncPos), W2
0x18AE	0xBE0012  	MOV.D	[W2], W0
0x18B0	0x780001  	MOV	W1, W0
0x18B2	0xEB0080  	CLR	W1
0x18B4	0x780500  	MOV	W0, W10
0x18B6	0x07FD7D  	RCALL	_SPI2_Write
0x18B8	0x200083  	MOV	#8, W3
0x18BA	0x2100E2  	MOV	#lo_addr(_IEncPos), W2
0x18BC	0xBE0012  	MOV.D	[W2], W0
L__sendToBuffer157:
0x18BE	0xE90183  	DEC	W3, W3
0x18C0	0x350003  	BRA LT	L__sendToBuffer158
0x18C2	0xD10081  	LSR	W1, W1
0x18C4	0xD38000  	RRC	W0, W0
0x18C6	0x37FFFB  	BRA	L__sendToBuffer157
L__sendToBuffer158:
0x18C8	0x780500  	MOV	W0, W10
0x18CA	0x07FD73  	RCALL	_SPI2_Write
0x18CC	0x80807A  	MOV	_IEncPos, W10
0x18CE	0x07FD71  	RCALL	_SPI2_Write
;smp.c,402 :: 		SPI2_Write(tempT>>16);SPI2_Write(tempT>>8);SPI2_Write(tempT);
0x18D0	0xBE0004  	MOV.D	W4, W0
0x18D2	0x780001  	MOV	W1, W0
0x18D4	0xEB0080  	CLR	W1
0x18D6	0x780500  	MOV	W0, W10
0x18D8	0x07FD6C  	RCALL	_SPI2_Write
0x18DA	0x200082  	MOV	#8, W2
0x18DC	0xBE0004  	MOV.D	W4, W0
L__sendToBuffer159:
0x18DE	0xE90102  	DEC	W2, W2
0x18E0	0x350003  	BRA LT	L__sendToBuffer160
0x18E2	0xD10081  	LSR	W1, W1
0x18E4	0xD38000  	RRC	W0, W0
0x18E6	0x37FFFB  	BRA	L__sendToBuffer159
L__sendToBuffer160:
0x18E8	0x780500  	MOV	W0, W10
0x18EA	0x07FD63  	RCALL	_SPI2_Write
0x18EC	0x780504  	MOV	W4, W10
; tempT end address is: 8 (W4)
0x18EE	0x07FD61  	RCALL	_SPI2_Write
;smp.c,405 :: 		sendtoBufferCount++;
0x18F0	0x2100D0  	MOV	#lo_addr(_sendtoBufferCount), W0
0x18F2	0x784010  	MOV.B	[W0], W0
0x18F4	0x4040E1  	ADD.B	W0, #1, W1
0x18F6	0x2100D0  	MOV	#lo_addr(_sendtoBufferCount), W0
0x18F8	0x784801  	MOV.B	W1, [W0]
;smp.c,408 :: 		if(sendtoBufferCount==10){
0x18FA	0x2100D0  	MOV	#lo_addr(_sendtoBufferCount), W0
0x18FC	0x784010  	MOV.B	[W0], W0
0x18FE	0xE1046A  	CP.B	W0, #10
0x1900	0x3A006F  	BRA NZ	L_sendToBuffer54
L__sendToBuffer161:
;smp.c,409 :: 		sendtoBufferCount=0;
0x1902	0x2100D1  	MOV	#lo_addr(_sendtoBufferCount), W1
0x1904	0xEF2000  	CLR	W0
0x1906	0x784880  	MOV.B	W0, [W1]
;smp.c,413 :: 		memcpy(shadowDOFBuffer,DOFreadyBuf,2);
0x1908	0x470060  	ADD	W14, #0, W0
0x190A	0x20002C  	MOV	#2, W12
0x190C	0x21058B  	MOV	#lo_addr(_DOFReadyBuf), W11
0x190E	0x780500  	MOV	W0, W10
0x1910	0x07FED0  	RCALL	_memcpy
;smp.c,414 :: 		SPI2_Write(shadowDOFBuffer[0]);SPI2_Write(shadowDOFBuffer[1]);
0x1912	0x470060  	ADD	W14, #0, W0
0x1914	0xFB8510  	ZE	[W0], W10
0x1916	0x07FD4D  	RCALL	_SPI2_Write
0x1918	0x470060  	ADD	W14, #0, W0
0x191A	0xEC2000  	INC	W0
0x191C	0xFB8510  	ZE	[W0], W10
0x191E	0x07FD49  	RCALL	_SPI2_Write
;smp.c,415 :: 		memcpy(shadowDOFBuffer,&DOFreadyBuf[2],2);
0x1920	0x470060  	ADD	W14, #0, W0
0x1922	0x20002C  	MOV	#2, W12
0x1924	0x2105AB  	MOV	#lo_addr(_DOFReadyBuf+2), W11
0x1926	0x780500  	MOV	W0, W10
0x1928	0x07FEC4  	RCALL	_memcpy
;smp.c,416 :: 		SPI2_Write(shadowDOFBuffer[0]);SPI2_Write(shadowDOFBuffer[1]);
0x192A	0x470060  	ADD	W14, #0, W0
0x192C	0xFB8510  	ZE	[W0], W10
0x192E	0x07FD41  	RCALL	_SPI2_Write
0x1930	0x470060  	ADD	W14, #0, W0
0x1932	0xEC2000  	INC	W0
0x1934	0xFB8510  	ZE	[W0], W10
0x1936	0x07FD3D  	RCALL	_SPI2_Write
;smp.c,417 :: 		memcpy(shadowDOFBuffer,&DOFreadyBuf[4],2);
0x1938	0x470060  	ADD	W14, #0, W0
0x193A	0x20002C  	MOV	#2, W12
0x193C	0x2105CB  	MOV	#lo_addr(_DOFReadyBuf+4), W11
0x193E	0x780500  	MOV	W0, W10
0x1940	0x07FEB8  	RCALL	_memcpy
;smp.c,418 :: 		SPI2_Write(shadowDOFBuffer[0]);SPI2_Write(shadowDOFBuffer[1]);
0x1942	0x470060  	ADD	W14, #0, W0
0x1944	0xFB8510  	ZE	[W0], W10
0x1946	0x07FD35  	RCALL	_SPI2_Write
0x1948	0x470060  	ADD	W14, #0, W0
0x194A	0xEC2000  	INC	W0
0x194C	0xFB8510  	ZE	[W0], W10
0x194E	0x07FD31  	RCALL	_SPI2_Write
;smp.c,420 :: 		memcpy(shadowDOFBuffer,&DOFreadyBuf[6],2);
0x1950	0x470060  	ADD	W14, #0, W0
0x1952	0x20002C  	MOV	#2, W12
0x1954	0x2105EB  	MOV	#lo_addr(_DOFReadyBuf+6), W11
0x1956	0x780500  	MOV	W0, W10
0x1958	0x07FEAC  	RCALL	_memcpy
;smp.c,421 :: 		SPI2_Write(shadowDOFBuffer[0]);SPI2_Write(shadowDOFBuffer[1]);
0x195A	0x470060  	ADD	W14, #0, W0
0x195C	0xFB8510  	ZE	[W0], W10
0x195E	0x07FD29  	RCALL	_SPI2_Write
0x1960	0x470060  	ADD	W14, #0, W0
0x1962	0xEC2000  	INC	W0
0x1964	0xFB8510  	ZE	[W0], W10
0x1966	0x07FD25  	RCALL	_SPI2_Write
;smp.c,422 :: 		memcpy(shadowDOFBuffer,&DOFreadyBuf[8],2);
0x1968	0x470060  	ADD	W14, #0, W0
0x196A	0x20002C  	MOV	#2, W12
0x196C	0x21060B  	MOV	#lo_addr(_DOFReadyBuf+8), W11
0x196E	0x780500  	MOV	W0, W10
0x1970	0x07FEA0  	RCALL	_memcpy
;smp.c,423 :: 		SPI2_Write(shadowDOFBuffer[0]);SPI2_Write(shadowDOFBuffer[1]);
0x1972	0x470060  	ADD	W14, #0, W0
0x1974	0xFB8510  	ZE	[W0], W10
0x1976	0x07FD1D  	RCALL	_SPI2_Write
0x1978	0x470060  	ADD	W14, #0, W0
0x197A	0xEC2000  	INC	W0
0x197C	0xFB8510  	ZE	[W0], W10
0x197E	0x07FD19  	RCALL	_SPI2_Write
;smp.c,424 :: 		memcpy(shadowDOFBuffer,&DOFreadyBuf[10],2);
0x1980	0x470060  	ADD	W14, #0, W0
0x1982	0x20002C  	MOV	#2, W12
0x1984	0x21062B  	MOV	#lo_addr(_DOFReadyBuf+10), W11
0x1986	0x780500  	MOV	W0, W10
0x1988	0x07FE94  	RCALL	_memcpy
;smp.c,425 :: 		SPI2_Write(shadowDOFBuffer[0]);SPI2_Write(shadowDOFBuffer[1]);
0x198A	0x470060  	ADD	W14, #0, W0
0x198C	0xFB8510  	ZE	[W0], W10
0x198E	0x07FD11  	RCALL	_SPI2_Write
0x1990	0x470060  	ADD	W14, #0, W0
0x1992	0xEC2000  	INC	W0
0x1994	0xFB8510  	ZE	[W0], W10
0x1996	0x07FD0D  	RCALL	_SPI2_Write
;smp.c,427 :: 		memcpy(shadowDOFBuffer,&DOFreadyBuf[12],2);
0x1998	0x470060  	ADD	W14, #0, W0
0x199A	0x20002C  	MOV	#2, W12
0x199C	0x21064B  	MOV	#lo_addr(_DOFReadyBuf+12), W11
0x199E	0x780500  	MOV	W0, W10
0x19A0	0x07FE88  	RCALL	_memcpy
;smp.c,428 :: 		SPI2_Write(shadowDOFBuffer[0]);SPI2_Write(shadowDOFBuffer[1]);
0x19A2	0x470060  	ADD	W14, #0, W0
0x19A4	0xFB8510  	ZE	[W0], W10
0x19A6	0x07FD05  	RCALL	_SPI2_Write
0x19A8	0x470060  	ADD	W14, #0, W0
0x19AA	0xEC2000  	INC	W0
0x19AC	0xFB8510  	ZE	[W0], W10
0x19AE	0x07FD01  	RCALL	_SPI2_Write
;smp.c,429 :: 		memcpy(shadowDOFBuffer,&DOFreadyBuf[14],2);
0x19B0	0x470060  	ADD	W14, #0, W0
0x19B2	0x20002C  	MOV	#2, W12
0x19B4	0x21066B  	MOV	#lo_addr(_DOFReadyBuf+14), W11
0x19B6	0x780500  	MOV	W0, W10
0x19B8	0x07FE7C  	RCALL	_memcpy
;smp.c,430 :: 		SPI2_Write(shadowDOFBuffer[0]);SPI2_Write(shadowDOFBuffer[1]);
0x19BA	0x470060  	ADD	W14, #0, W0
0x19BC	0xFB8510  	ZE	[W0], W10
0x19BE	0x07FCF9  	RCALL	_SPI2_Write
0x19C0	0x470060  	ADD	W14, #0, W0
0x19C2	0xEC2000  	INC	W0
0x19C4	0xFB8510  	ZE	[W0], W10
0x19C6	0x07FCF5  	RCALL	_SPI2_Write
;smp.c,431 :: 		memcpy(shadowDOFBuffer,&DOFreadyBuf[16],2);
0x19C8	0x470060  	ADD	W14, #0, W0
0x19CA	0x20002C  	MOV	#2, W12
0x19CC	0x21068B  	MOV	#lo_addr(_DOFReadyBuf+16), W11
0x19CE	0x780500  	MOV	W0, W10
0x19D0	0x07FE70  	RCALL	_memcpy
;smp.c,432 :: 		SPI2_Write(shadowDOFBuffer[0]);SPI2_Write(shadowDOFBuffer[1]);
0x19D2	0x470060  	ADD	W14, #0, W0
0x19D4	0xFB8510  	ZE	[W0], W10
0x19D6	0x07FCED  	RCALL	_SPI2_Write
0x19D8	0x470060  	ADD	W14, #0, W0
0x19DA	0xEC2000  	INC	W0
0x19DC	0xFB8510  	ZE	[W0], W10
0x19DE	0x07FCE9  	RCALL	_SPI2_Write
;smp.c,433 :: 		}
L_sendToBuffer54:
;smp.c,434 :: 		}
L_end_sendToBuffer:
0x19E0	0x78064F  	POP	W12
0x19E2	0x7805CF  	POP	W11
0x19E4	0x78054F  	POP	W10
0x19E6	0xFA8000  	ULNK
0x19E8	0x060000  	RETURN
; end of _sendToBuffer
_SPI2_Write:
0x13B2	0xFA0000  	LNK	#0
;__Lib_SPI_123_p24fj.c,181 :: 		
;__Lib_SPI_123_p24fj.c,182 :: 		
0x13B4	0x07FCA3  	RCALL	_SPI2_Read
;__Lib_SPI_123_p24fj.c,189 :: 		
L_end_SPI2_Write:
0x13B6	0xFA8000  	ULNK
0x13B8	0x060000  	RETURN
; end of _SPI2_Write
_SPI2_Read:
0x0CFC	0xFA0000  	LNK	#0
;__Lib_SPI_123_p24fj.c,169 :: 		
;__Lib_SPI_123_p24fj.c,171 :: 		
0x0CFE	0xA9C260  	BCLR	SPI2STAT, #6
;__Lib_SPI_123_p24fj.c,173 :: 		
L_SPI2_Read4:
0x0D00	0xAE2260  	BTSS	SPI2STAT, #1
0x0D02	0x370001  	BRA	L_SPI2_Read5
0x0D04	0x37FFFD  	BRA	L_SPI2_Read4
L_SPI2_Read5:
;__Lib_SPI_123_p24fj.c,174 :: 		
0x0D06	0x88134A  	MOV	W10, SPI2BUF
;__Lib_SPI_123_p24fj.c,175 :: 		
L_SPI2_Read6:
0x0D08	0xAF0260  	BTSC	SPI2STAT, #0
0x0D0A	0x370001  	BRA	L_SPI2_Read7
0x0D0C	0x37FFFD  	BRA	L_SPI2_Read6
L_SPI2_Read7:
;__Lib_SPI_123_p24fj.c,177 :: 		
0x0D0E	0xBF8268  	MOV	SPI2BUF, WREG
;__Lib_SPI_123_p24fj.c,179 :: 		
L_end_SPI2_Read:
0x0D10	0xFA8000  	ULNK
0x0D12	0x060000  	RETURN
; end of _SPI2_Read
_memcpy:
0x16B2	0xFA0000  	LNK	#0
;__Lib_CString.c,44 :: 		
;__Lib_CString.c,48 :: 		
; ss start address is: 4 (W2)
0x16B4	0x78010B  	MOV	W11, W2
;__Lib_CString.c,49 :: 		
; dd start address is: 6 (W3)
0x16B6	0x78018A  	MOV	W10, W3
; dd end address is: 6 (W3)
; ss end address is: 4 (W2)
;__Lib_CString.c,50 :: 		
L_memcpy7:
; dd start address is: 6 (W3)
; ss start address is: 4 (W2)
0x16B8	0x78008C  	MOV	W12, W1
0x16BA	0x560061  	SUB	W12, #1, W0
0x16BC	0x780600  	MOV	W0, W12
0x16BE	0xE20002  	CP0	W1
0x16C0	0x320004  	BRA Z	L_memcpy8
L__memcpy113:
;__Lib_CString.c,51 :: 		
0x16C2	0x784992  	MOV.B	[W2], [W3]
0x16C4	0xEC2006  	INC	W3
0x16C6	0xEC2004  	INC	W2
; dd end address is: 6 (W3)
; ss end address is: 4 (W2)
0x16C8	0x37FFF7  	BRA	L_memcpy7
L_memcpy8:
;__Lib_CString.c,53 :: 		
0x16CA	0x78000A  	MOV	W10, W0
;__Lib_CString.c,54 :: 		
L_end_memcpy:
0x16CC	0xFA8000  	ULNK
0x16CE	0x060000  	RETURN
; end of _memcpy
_logsendToScreen:
;smp.c,451 :: 		void logsendToScreen(){
;smp.c,455 :: 		if (!logFlagByDistance) {return;}
0x16DA	0x781F8A  	PUSH	W10
0x16DC	0x210000  	MOV	#lo_addr(_logFlagByDistance), W0
0x16DE	0xE00010  	CP0	[W0]
0x16E0	0x3A0001  	BRA NZ	L_logsendToScreen55
L__logsendToScreen168:
0x16E2	0x37005D  	BRA	L_end_logsendToScreen
L_logsendToScreen55:
;smp.c,456 :: 		tempT=t;
; tempT start address is: 6 (W3)
0x16E4	0x808103  	MOV	_t, W3
0x16E6	0x808114  	MOV	_t+2, W4
;smp.c,457 :: 		if(inchWormMode){
0x16E8	0x210140  	MOV	#lo_addr(_inchWormMode), W0
0x16EA	0xE00010  	CP0	[W0]
0x16EC	0x320003  	BRA Z	L_logsendToScreen56
L__logsendToScreen169:
;smp.c,458 :: 		tempEnc=IEncPos;
; tempEnc start address is: 10 (W5)
0x16EE	0x808075  	MOV	_IEncPos, W5
0x16F0	0x808086  	MOV	_IEncPos+2, W6
;smp.c,459 :: 		}
; tempEnc end address is: 10 (W5)
0x16F2	0x370002  	BRA	L_logsendToScreen57
L_logsendToScreen56:
;smp.c,461 :: 		tempEnc=REncPos;
; tempEnc start address is: 10 (W5)
0x16F4	0x808025  	MOV	_REncPos, W5
0x16F6	0x808036  	MOV	_REncPos+2, W6
; tempEnc end address is: 10 (W5)
;smp.c,462 :: 		}
L_logsendToScreen57:
;smp.c,463 :: 		temp++;
; tempEnc start address is: 10 (W5)
0x16F8	0x200011  	MOV	#1, W1
0x16FA	0x2101A0  	MOV	#lo_addr(logsendToScreen_temp_L0), W0
0x16FC	0x408810  	ADD	W1, [W0], [W0]
;smp.c,464 :: 		if(temp==100){
0x16FE	0x200641  	MOV	#100, W1
0x1700	0x2101A0  	MOV	#lo_addr(logsendToScreen_temp_L0), W0
0x1702	0xE10810  	CP	W1, [W0]
0x1704	0x3A004C  	BRA NZ	L_logsendToScreen58
L__logsendToScreen170:
;smp.c,465 :: 		temp=0;
0x1706	0xEF2000  	CLR	W0
0x1708	0x8880D0  	MOV	W0, logsendToScreen_temp_L0
;smp.c,466 :: 		UART2_Write(Laz[3]);UART2_Write(Laz[2]);UART2_Write(Laz[1]);UART2_Write(Laz[0]);  //laz
0x170A	0x210550  	MOV	#lo_addr(_Laz+3), W0
0x170C	0xFB8510  	ZE	[W0], W10
0x170E	0x07FE55  	RCALL	_UART2_Write
0x1710	0x210540  	MOV	#lo_addr(_Laz+2), W0
0x1712	0xFB8510  	ZE	[W0], W10
0x1714	0x07FE52  	RCALL	_UART2_Write
0x1716	0x210530  	MOV	#lo_addr(_Laz+1), W0
0x1718	0xFB8510  	ZE	[W0], W10
0x171A	0x07FE4F  	RCALL	_UART2_Write
0x171C	0x210520  	MOV	#lo_addr(_Laz), W0
0x171E	0xFB8510  	ZE	[W0], W10
0x1720	0x07FE4C  	RCALL	_UART2_Write
;smp.c,467 :: 		UART2_Write(0x00);UART2_Write(0x00);UART2_Write(0x00);UART2_Write(0x00);          //pitch dummy
0x1722	0xEF2014  	CLR	W10
0x1724	0x07FE4A  	RCALL	_UART2_Write
0x1726	0xEF2014  	CLR	W10
0x1728	0x07FE48  	RCALL	_UART2_Write
0x172A	0xEF2014  	CLR	W10
0x172C	0x07FE46  	RCALL	_UART2_Write
0x172E	0xEF2014  	CLR	W10
0x1730	0x07FE44  	RCALL	_UART2_Write
;smp.c,468 :: 		UART2_Write(0x00);UART2_Write(0x00);UART2_Write(0x00);UART2_Write(0x00);          //roll dummy
0x1732	0xEF2014  	CLR	W10
0x1734	0x07FE42  	RCALL	_UART2_Write
0x1736	0xEF2014  	CLR	W10
0x1738	0x07FE40  	RCALL	_UART2_Write
0x173A	0xEF2014  	CLR	W10
0x173C	0x07FE3E  	RCALL	_UART2_Write
0x173E	0xEF2014  	CLR	W10
0x1740	0x07FE3C  	RCALL	_UART2_Write
;smp.c,469 :: 		UART2_Write(tempT>>16);UART2_Write(tempT>>8);UART2_Write(tempT);                  //3t
0x1742	0x780003  	MOV	W3, W0
0x1744	0x780084  	MOV	W4, W1
0x1746	0x780001  	MOV	W1, W0
0x1748	0xEB0080  	CLR	W1
0x174A	0x780500  	MOV	W0, W10
0x174C	0x07FE36  	RCALL	_UART2_Write
0x174E	0x200082  	MOV	#8, W2
0x1750	0x780003  	MOV	W3, W0
0x1752	0x780084  	MOV	W4, W1
L__logsendToScreen171:
0x1754	0xE90102  	DEC	W2, W2
0x1756	0x350003  	BRA LT	L__logsendToScreen172
0x1758	0xD10081  	LSR	W1, W1
0x175A	0xD38000  	RRC	W0, W0
0x175C	0x37FFFB  	BRA	L__logsendToScreen171
L__logsendToScreen172:
0x175E	0x780500  	MOV	W0, W10
0x1760	0x07FE2C  	RCALL	_UART2_Write
0x1762	0x780503  	MOV	W3, W10
; tempT end address is: 6 (W3)
0x1764	0x07FE2A  	RCALL	_UART2_Write
;smp.c,470 :: 		UART2_Write(tempEnc>>24);UART2_Write(tempEnc>>16);UART2_Write(tempEnc>>8);UART2_Write(tempEnc);//4enc
0x1766	0x200182  	MOV	#24, W2
0x1768	0x780005  	MOV	W5, W0
0x176A	0x780086  	MOV	W6, W1
L__logsendToScreen173:
0x176C	0xE90102  	DEC	W2, W2
0x176E	0x350003  	BRA LT	L__logsendToScreen174
0x1770	0xD10081  	LSR	W1, W1
0x1772	0xD38000  	RRC	W0, W0
0x1774	0x37FFFB  	BRA	L__logsendToScreen173
L__logsendToScreen174:
0x1776	0x780500  	MOV	W0, W10
0x1778	0x07FE20  	RCALL	_UART2_Write
0x177A	0x780005  	MOV	W5, W0
0x177C	0x780086  	MOV	W6, W1
0x177E	0x780001  	MOV	W1, W0
0x1780	0xEB0080  	CLR	W1
0x1782	0x780500  	MOV	W0, W10
0x1784	0x07FE1A  	RCALL	_UART2_Write
0x1786	0x200082  	MOV	#8, W2
0x1788	0x780005  	MOV	W5, W0
0x178A	0x780086  	MOV	W6, W1
L__logsendToScreen175:
0x178C	0xE90102  	DEC	W2, W2
0x178E	0x350003  	BRA LT	L__logsendToScreen176
0x1790	0xD10081  	LSR	W1, W1
0x1792	0xD38000  	RRC	W0, W0
0x1794	0x37FFFB  	BRA	L__logsendToScreen175
L__logsendToScreen176:
0x1796	0x780500  	MOV	W0, W10
0x1798	0x07FE10  	RCALL	_UART2_Write
0x179A	0x780505  	MOV	W5, W10
; tempEnc end address is: 10 (W5)
0x179C	0x07FE0E  	RCALL	_UART2_Write
;smp.c,471 :: 		}
L_logsendToScreen58:
;smp.c,472 :: 		}
L_end_logsendToScreen:
0x179E	0x78054F  	POP	W10
0x17A0	0x060000  	RETURN
; end of _logsendToScreen
_stopWorm:
;smp.c,483 :: 		void stopWorm(){
;smp.c,484 :: 		PWM_Stop(1);
0x16D0	0x781F8A  	PUSH	W10
0x16D2	0xB3C01A  	MOV.B	#1, W10
0x16D4	0x07FE58  	RCALL	_PWM_Stop
;smp.c,485 :: 		}
L_end_stopWorm:
0x16D6	0x78054F  	POP	W10
0x16D8	0x060000  	RETURN
; end of _stopWorm
_PWM_Stop:
0x1386	0xFA0000  	LNK	#0
;__Lib_PWM_P24EPxxxGP_GU_81x_P33EPxxxGP_MC_MU_8xx.c,166 :: 		
;__Lib_PWM_P24EPxxxGP_GU_81x_P33EPxxxGP_MC_MU_8xx.c,170 :: 		
0x1388	0x554061  	SUB.B	W10, #1, W0
0x138A	0x784500  	MOV.B	W0, W10
0x138C	0xFB808A  	ZE	W10, W1
0x138E	0x200050  	MOV	#5, W0
0x1390	0xB80800  	MUL.UU	W1, W0, W0
0x1392	0x784500  	MOV.B	W0, W10
;__Lib_PWM_P24EPxxxGP_GU_81x_P33EPxxxGP_MC_MU_8xx.c,171 :: 		
; ptr start address is: 6 (W3)
0x1394	0x209003  	MOV	#lo_addr(OC1CON1), W3
;__Lib_PWM_P24EPxxxGP_GU_81x_P33EPxxxGP_MC_MU_8xx.c,172 :: 		
0x1396	0xFB8000  	ZE	W0, W0
0x1398	0xDD0041  	SL	W0, #1, W0
0x139A	0x418100  	ADD	W3, W0, W2
; ptr end address is: 6 (W3)
0x139C	0x780092  	MOV	[W2], W1
0x139E	0x2FFF80  	MOV	#65528, W0
0x13A0	0x608900  	AND	W1, W0, [W2]
;__Lib_PWM_P24EPxxxGP_GU_81x_P33EPxxxGP_MC_MU_8xx.c,174 :: 		
L_end_PWM_Stop:
0x13A2	0xFA8000  	ULNK
0x13A4	0x060000  	RETURN
; end of _PWM_Stop
_PWM_Start:
0x135C	0xFA0000  	LNK	#0
;__Lib_PWM_P24EPxxxGP_GU_81x_P33EPxxxGP_MC_MU_8xx.c,156 :: 		
;__Lib_PWM_P24EPxxxGP_GU_81x_P33EPxxxGP_MC_MU_8xx.c,160 :: 		
0x135E	0x554061  	SUB.B	W10, #1, W0
0x1360	0x784500  	MOV.B	W0, W10
0x1362	0xFB808A  	ZE	W10, W1
0x1364	0x200050  	MOV	#5, W0
0x1366	0xB80800  	MUL.UU	W1, W0, W0
0x1368	0x784500  	MOV.B	W0, W10
;__Lib_PWM_P24EPxxxGP_GU_81x_P33EPxxxGP_MC_MU_8xx.c,161 :: 		
; ptr start address is: 4 (W2)
0x136A	0x209002  	MOV	#lo_addr(OC1CON1), W2
;__Lib_PWM_P24EPxxxGP_GU_81x_P33EPxxxGP_MC_MU_8xx.c,162 :: 		
0x136C	0xFB8000  	ZE	W0, W0
0x136E	0xDD0041  	SL	W0, #1, W0
0x1370	0x410080  	ADD	W2, W0, W1
; ptr end address is: 4 (W2)
0x1372	0x780011  	MOV	[W1], W0
0x1374	0x700066  	IOR	W0, #6, W0
0x1376	0x780880  	MOV	W0, [W1]
;__Lib_PWM_P24EPxxxGP_GU_81x_P33EPxxxGP_MC_MU_8xx.c,164 :: 		
L_end_PWM_Start:
0x1378	0xFA8000  	ULNK
0x137A	0x060000  	RETURN
; end of _PWM_Start
_moveWorm:
;smp.c,473 :: 		void moveWorm(unsigned int direction){
;smp.c,474 :: 		PWM_Start(1);
0x168C	0x781F8A  	PUSH	W10
0x168E	0x781F8B  	PUSH	W11
0x1690	0x781F8A  	PUSH	W10
0x1692	0xB3C01A  	MOV.B	#1, W10
0x1694	0x07FE63  	RCALL	_PWM_Start
0x1696	0x78054F  	POP	W10
;smp.c,475 :: 		if(direction==1){
0x1698	0xE15061  	CP	W10, #1
0x169A	0x3A0002  	BRA NZ	L_moveWorm59
L__moveWorm178:
;smp.c,476 :: 		LATD.B14=1;
0x169C	0xA8CE35  	BSET	LATD, #14
;smp.c,477 :: 		}
0x169E	0x370001  	BRA	L_moveWorm60
L_moveWorm59:
;smp.c,479 :: 		LATD.B14=0;
0x16A0	0xA9CE35  	BCLR	LATD, #14
;smp.c,480 :: 		}
L_moveWorm60:
;smp.c,481 :: 		PWM_Set_Duty(pwm_period1/2, 1);
0x16A2	0x8082B0  	MOV	_pwm_period1, W0
0x16A4	0xDE0041  	LSR	W0, #1, W0
0x16A6	0x20001B  	MOV	#1, W11
0x16A8	0x780500  	MOV	W0, W10
0x16AA	0x07FF03  	RCALL	_PWM_Set_Duty
;smp.c,482 :: 		}
L_end_moveWorm:
0x16AC	0x7805CF  	POP	W11
0x16AE	0x78054F  	POP	W10
0x16B0	0x060000  	RETURN
; end of _moveWorm
_PWM_Set_Duty:
0x14B2	0xFA0000  	LNK	#0
;__Lib_PWM_P24EPxxxGP_GU_81x_P33EPxxxGP_MC_MU_8xx.c,180 :: 		
;__Lib_PWM_P24EPxxxGP_GU_81x_P33EPxxxGP_MC_MU_8xx.c,184 :: 		
0x14B4	0x558061  	SUB	W11, #1, W0
0x14B6	0x780580  	MOV	W0, W11
0x14B8	0x200050  	MOV	#5, W0
0x14BA	0xB85800  	MUL.UU	W11, W0, W0
0x14BC	0x780580  	MOV	W0, W11
;__Lib_PWM_P24EPxxxGP_GU_81x_P33EPxxxGP_MC_MU_8xx.c,186 :: 		
; ptr start address is: 4 (W2)
0x14BE	0x209062  	MOV	#lo_addr(OC1R), W2
;__Lib_PWM_P24EPxxxGP_GU_81x_P33EPxxxGP_MC_MU_8xx.c,187 :: 		
0x14C0	0xDD0041  	SL	W0, #1, W0
0x14C2	0x410000  	ADD	W2, W0, W0
; ptr end address is: 4 (W2)
0x14C4	0x78080A  	MOV	W10, [W0]
;__Lib_PWM_P24EPxxxGP_GU_81x_P33EPxxxGP_MC_MU_8xx.c,188 :: 		
L_end_PWM_Set_Duty:
0x14C6	0xFA8000  	ULNK
0x14C8	0x060000  	RETURN
; end of _PWM_Set_Duty
_UART1_Write:
0x167E	0xFA0000  	LNK	#0
;__Lib_UART_1234_p24_p33.c,86 :: 		
;__Lib_UART_1234_p24_p33.c,87 :: 		
L_UART1_Write0:
0x1680	0xAF0223  	BTSC	U1STA, #8
0x1682	0x370001  	BRA	L_UART1_Write1
0x1684	0x37FFFD  	BRA	L_UART1_Write0
L_UART1_Write1:
;__Lib_UART_1234_p24_p33.c,88 :: 		
0x1686	0x88112A  	MOV	W10, U1TXREG
;__Lib_UART_1234_p24_p33.c,89 :: 		
L_end_UART1_Write:
0x1688	0xFA8000  	ULNK
0x168A	0x060000  	RETURN
; end of _UART1_Write
0x1E86	0x210001  	MOV	#lo_addr(_logFlagByDistance), W1
0x1E88	0x280000  	MOV	#32768, W0
0x1E8A	0x090011  	REPEAT	#17
0x1E8C	0x7818B0  	MOV	[W0++], [W1++]
0x1E8E	0x7858B0  	MOV.B	[W0++], [W1++]
0x1E90	0x210261  	MOV	#lo_addr(_inchWormDoneFlag), W1
0x1E92	0x280260  	MOV	#32806, W0
0x1E94	0x090000  	REPEAT	#0
0x1E96	0x7818B0  	MOV	[W0++], [W1++]
0x1E98	0x060000  	RETURN
_DOFInterrupt:
0x1DDE	0xF80034  	PUSH	DSWPAG
0x1DE0	0xF80032  	PUSH	DSRPAG
0x1DE2	0xF80036  	PUSH	RCOUNT
0x1DE4	0x781F80  	PUSH	W0
0x1DE6	0x200020  	MOV	#2, W0
0x1DE8	0x09000C  	REPEAT	#12
0x1DEA	0x781FB0  	PUSH	[W0++]
;smp.c,266 :: 		void DOFInterrupt() iv IVT_ADDR_U4RXINTERRUPT{
;smp.c,267 :: 		IFS5.B8=0;
0x1DEC	0x781F8A  	PUSH	W10
0x1DEE	0x781F8B  	PUSH	W11
0x1DF0	0x781F8C  	PUSH	W12
0x1DF2	0xA9080B  	BCLR	IFS5, #8
;smp.c,268 :: 		DOFBuf[DofIterator++]=U4RXREG;
0x1DF4	0x210120  	MOV	#lo_addr(_DofIterator), W0
0x1DF6	0xFB8090  	ZE	[W0], W1
0x1DF8	0x210360  	MOV	#lo_addr(_DOFBuf), W0
0x1DFA	0x400081  	ADD	W0, W1, W1
0x1DFC	0xBFC2B6  	MOV.B	U4RXREG, WREG
0x1DFE	0x784880  	MOV.B	W0, [W1]
0x1E00	0x210120  	MOV	#lo_addr(_DofIterator), W0
0x1E02	0x784010  	MOV.B	[W0], W0
0x1E04	0x4040E1  	ADD.B	W0, #1, W1
0x1E06	0x210120  	MOV	#lo_addr(_DofIterator), W0
0x1E08	0x784801  	MOV.B	W1, [W0]
;smp.c,269 :: 		if(DofIterator==18){DofIterator=0;memcpy(DOFReadyBuf,DOFBuf,18);}
0x1E0A	0x210120  	MOV	#lo_addr(_DofIterator), W0
0x1E0C	0x784010  	MOV.B	[W0], W0
0x1E0E	0xE10472  	CP.B	W0, #18
0x1E10	0x3A0007  	BRA NZ	L_DOFInterrupt34
L__DOFInterrupt131:
0x1E12	0x210121  	MOV	#lo_addr(_DofIterator), W1
0x1E14	0xEF2000  	CLR	W0
0x1E16	0x784880  	MOV.B	W0, [W1]
0x1E18	0x20012C  	MOV	#18, W12
0x1E1A	0x21036B  	MOV	#lo_addr(_DOFBuf), W11
0x1E1C	0x21058A  	MOV	#lo_addr(_DOFReadyBuf), W10
0x1E1E	0x07FC49  	RCALL	_memcpy
L_DOFInterrupt34:
;smp.c,271 :: 		}
L_end_DOFInterrupt:
0x1E20	0x78064F  	POP	W12
0x1E22	0x7805CF  	POP	W11
0x1E24	0x78054F  	POP	W10
0x1E26	0x2001A0  	MOV	#26, W0
0x1E28	0x09000C  	REPEAT	#12
0x1E2A	0x78104F  	POP	[W0--]
0x1E2C	0x78004F  	POP	W0
0x1E2E	0xF90036  	POP	RCOUNT
0x1E30	0xF90032  	POP	DSRPAG
0x1E32	0xF90034  	POP	DSWPAG
0x1E34	0x064000  	RETFIE
; end of _DOFInterrupt
_LazInterrupt:
0x1E36	0xF80034  	PUSH	DSWPAG
0x1E38	0xF80032  	PUSH	DSRPAG
0x1E3A	0xF80036  	PUSH	RCOUNT
0x1E3C	0x781F80  	PUSH	W0
0x1E3E	0x200020  	MOV	#2, W0
0x1E40	0x09000C  	REPEAT	#12
0x1E42	0x781FB0  	PUSH	[W0++]
;smp.c,228 :: 		void LazInterrupt() iv IVT_ADDR_U3RXINTERRUPT ics ICS_AUTO {
;smp.c,230 :: 		IFS5.B2=0;
0x1E44	0xA9480A  	BCLR	IFS5, #2
;smp.c,231 :: 		temp= U3RXREG;
; temp start address is: 4 (W2)
0x1E46	0x8012B2  	MOV	U3RXREG, W2
;smp.c,232 :: 		if(temp==0xFF){
0x1E48	0xB3CFF0  	MOV.B	#255, W0
0x1E4A	0xE11400  	CP.B	W2, W0
0x1E4C	0x3A0003  	BRA NZ	L_LazInterrupt25
L__LazInterrupt126:
;smp.c,233 :: 		LazIterator=2;
0x1E4E	0x2100C1  	MOV	#lo_addr(_LazIterator), W1
0x1E50	0xB3C020  	MOV.B	#2, W0
0x1E52	0x784880  	MOV.B	W0, [W1]
;smp.c,234 :: 		}
L_LazInterrupt25:
;smp.c,236 :: 		Laz[LazIterator++]=temp;
0x1E54	0x2100C0  	MOV	#lo_addr(_LazIterator), W0
0x1E56	0xFB8090  	ZE	[W0], W1
0x1E58	0x210520  	MOV	#lo_addr(_Laz), W0
0x1E5A	0x400001  	ADD	W0, W1, W0
0x1E5C	0x784802  	MOV.B	W2, [W0]
; temp end address is: 4 (W2)
0x1E5E	0x2100C0  	MOV	#lo_addr(_LazIterator), W0
0x1E60	0x784010  	MOV.B	[W0], W0
0x1E62	0x4040E1  	ADD.B	W0, #1, W1
0x1E64	0x2100C0  	MOV	#lo_addr(_LazIterator), W0
0x1E66	0x784801  	MOV.B	W1, [W0]
;smp.c,237 :: 		if(LazIterator==3){LazIterator=0;}//chongfu jiancha
0x1E68	0x2100C0  	MOV	#lo_addr(_LazIterator), W0
0x1E6A	0x784010  	MOV.B	[W0], W0
0x1E6C	0xE10463  	CP.B	W0, #3
0x1E6E	0x3A0003  	BRA NZ	L_LazInterrupt26
L__LazInterrupt127:
0x1E70	0x2100C1  	MOV	#lo_addr(_LazIterator), W1
0x1E72	0xEF2000  	CLR	W0
0x1E74	0x784880  	MOV.B	W0, [W1]
L_LazInterrupt26:
;smp.c,242 :: 		}
L_end_LazInterrupt:
0x1E76	0x2001A0  	MOV	#26, W0
0x1E78	0x09000C  	REPEAT	#12
0x1E7A	0x78104F  	POP	[W0--]
0x1E7C	0x78004F  	POP	W0
0x1E7E	0xF90036  	POP	RCOUNT
0x1E80	0xF90032  	POP	DSRPAG
0x1E82	0xF90034  	POP	DSWPAG
0x1E84	0x064000  	RETFIE
; end of _LazInterrupt
_ScreenChipInterrupt:
0x1AEE	0xF80034  	PUSH	DSWPAG
0x1AF0	0xF80032  	PUSH	DSRPAG
0x1AF2	0xF80036  	PUSH	RCOUNT
0x1AF4	0x781F80  	PUSH	W0
0x1AF6	0x200020  	MOV	#2, W0
0x1AF8	0x09000C  	REPEAT	#12
0x1AFA	0x781FB0  	PUSH	[W0++]
;smp.c,127 :: 		void ScreenChipInterrupt() iv IVT_ADDR_U2RXINTERRUPT {
;smp.c,128 :: 		unsigned char temp = 0;
0x1AFC	0x781F8A  	PUSH	W10
;smp.c,129 :: 		IFS1.B14=0;
0x1AFE	0xA9C803  	BCLR	IFS1, #14
;smp.c,130 :: 		temp=UART2_Read();
0x1B00	0x07FE91  	RCALL	_UART2_Read
; temp start address is: 2 (W1)
0x1B02	0x784080  	MOV.B	W0, W1
;smp.c,131 :: 		if(nameStart){//send name when a byte is received
0x1B04	0x210180  	MOV	#lo_addr(_nameStart), W0
0x1B06	0xE00010  	CP0	[W0]
0x1B08	0x320009  	BRA Z	L_ScreenChipInterrupt12
L__ScreenChipInterrupt117:
;smp.c,132 :: 		if(temp==0xB5){
0x1B0A	0xB3CB50  	MOV.B	#181, W0
0x1B0C	0xE10C00  	CP.B	W1, W0
0x1B0E	0x3A0003  	BRA NZ	L_ScreenChipInterrupt13
L__ScreenChipInterrupt118:
; temp end address is: 2 (W1)
;smp.c,133 :: 		nameStart=0;
0x1B10	0xEF2000  	CLR	W0
0x1B12	0x8880C0  	MOV	W0, _nameStart
;smp.c,134 :: 		return;
0x1B14	0x370042  	BRA	L_end_ScreenChipInterrupt
;smp.c,135 :: 		}
L_ScreenChipInterrupt13:
;smp.c,136 :: 		UART1_Write(temp);
; temp start address is: 2 (W1)
0x1B16	0xFB8501  	ZE	W1, W10
; temp end address is: 2 (W1)
0x1B18	0x07FDB2  	RCALL	_UART1_Write
;smp.c,137 :: 		}
0x1B1A	0x37003F  	BRA	L_ScreenChipInterrupt14
L_ScreenChipInterrupt12:
;smp.c,139 :: 		switch (temp){
; temp start address is: 2 (W1)
0x1B1C	0x370031  	BRA	L_ScreenChipInterrupt15
; temp end address is: 2 (W1)
;smp.c,140 :: 		case 0x31://send Laz, to screen once
L_ScreenChipInterrupt17:
;smp.c,141 :: 		smpOnceflag=1;
0x1B1E	0x200010  	MOV	#1, W0
0x1B20	0x888010  	MOV	W0, _smpOnceflag
;smp.c,142 :: 		break;
0x1B22	0x37003B  	BRA	L_ScreenChipInterrupt16
;smp.c,143 :: 		case 0xA2://enter logging mode
L_ScreenChipInterrupt18:
;smp.c,144 :: 		if(loggingflag){return;}
0x1B24	0x210160  	MOV	#lo_addr(_loggingFlag), W0
0x1B26	0xE00010  	CP0	[W0]
0x1B28	0x320001  	BRA Z	L_ScreenChipInterrupt19
L__ScreenChipInterrupt119:
0x1B2A	0x370037  	BRA	L_end_ScreenChipInterrupt
L_ScreenChipInterrupt19:
;smp.c,145 :: 		UART1_Write(0xD3);//tell buffer to start listening
0x1B2C	0x200D3A  	MOV	#211, W10
0x1B2E	0x07FDA7  	RCALL	_UART1_Write
;smp.c,146 :: 		loggingFlag=1;
0x1B30	0x200010  	MOV	#1, W0
0x1B32	0x8880B0  	MOV	W0, _loggingFlag
;smp.c,147 :: 		REncPos=0;
0x1B34	0xEF2000  	CLR	W0
0x1B36	0xEF2002  	CLR	W1
0x1B38	0x888020  	MOV	W0, _REncPos
0x1B3A	0x888031  	MOV	W1, _REncPos+2
;smp.c,148 :: 		IEncPos=0;
0x1B3C	0xEF2000  	CLR	W0
0x1B3E	0xEF2002  	CLR	W1
0x1B40	0x888070  	MOV	W0, _IEncPos
0x1B42	0x888081  	MOV	W1, _IEncPos+2
;smp.c,149 :: 		POS1HLD=0;//resetQEI
0x1B44	0xEF21CA  	CLR	POS1HLD
;smp.c,150 :: 		POS1CNTL=0;
0x1B46	0xEF21C6  	CLR	POS1CNTL
;smp.c,151 :: 		POS2HLD=0;//resetQEI
0x1B48	0xEF25CA  	CLR	POS2HLD
;smp.c,152 :: 		POS2CNTL=0;
0x1B4A	0xEF25C6  	CLR	POS2CNTL
;smp.c,153 :: 		oldREncPos=0;
0x1B4C	0xEF2000  	CLR	W0
0x1B4E	0xEF2002  	CLR	W1
0x1B50	0x888040  	MOV	W0, _oldREncPos
0x1B52	0x888051  	MOV	W1, _oldREncPos+2
;smp.c,154 :: 		sendtoBufferCount=0;
0x1B54	0x2100D1  	MOV	#lo_addr(_sendtoBufferCount), W1
0x1B56	0xEF2000  	CLR	W0
0x1B58	0x784880  	MOV.B	W0, [W1]
;smp.c,155 :: 		measurements=0;//reset counts
0x1B5A	0x210131  	MOV	#lo_addr(_measurements), W1
0x1B5C	0xEF2000  	CLR	W0
0x1B5E	0x784880  	MOV.B	W0, [W1]
;smp.c,156 :: 		t=0;
0x1B60	0xEF2000  	CLR	W0
0x1B62	0xEF2002  	CLR	W1
0x1B64	0x888100  	MOV	W0, _t
0x1B66	0x888111  	MOV	W1, _t+2
;smp.c,158 :: 		break;
0x1B68	0x370018  	BRA	L_ScreenChipInterrupt16
;smp.c,159 :: 		case 0xB7://quit logging mode
L_ScreenChipInterrupt20:
;smp.c,160 :: 		loggingFlag=0;
0x1B6A	0xEF2000  	CLR	W0
0x1B6C	0x8880B0  	MOV	W0, _loggingFlag
;smp.c,162 :: 		break;
0x1B6E	0x370015  	BRA	L_ScreenChipInterrupt16
;smp.c,163 :: 		case 0xE3://start of name
L_ScreenChipInterrupt21:
;smp.c,164 :: 		nameStart=1;
0x1B70	0x200010  	MOV	#1, W0
0x1B72	0x8880C0  	MOV	W0, _nameStart
;smp.c,165 :: 		UART1_Write(0xF3);
0x1B74	0x200F3A  	MOV	#243, W10
0x1B76	0x07FD83  	RCALL	_UART1_Write
;smp.c,166 :: 		break;
0x1B78	0x370010  	BRA	L_ScreenChipInterrupt16
;smp.c,167 :: 		default:
L_ScreenChipInterrupt22:
;smp.c,168 :: 		UART1_Write(temp);//relay roughness bytes to buffchip
; temp start address is: 2 (W1)
0x1B7A	0xFB8501  	ZE	W1, W10
; temp end address is: 2 (W1)
0x1B7C	0x07FD80  	RCALL	_UART1_Write
;smp.c,169 :: 		break;
0x1B7E	0x37000D  	BRA	L_ScreenChipInterrupt16
;smp.c,191 :: 		}
L_ScreenChipInterrupt15:
; temp start address is: 2 (W1)
0x1B80	0xB3C310  	MOV.B	#49, W0
0x1B82	0xE10C00  	CP.B	W1, W0
0x1B84	0x32FFCC  	BRA Z	L_ScreenChipInterrupt17
L__ScreenChipInterrupt120:
0x1B86	0xB3CA20  	MOV.B	#162, W0
0x1B88	0xE10C00  	CP.B	W1, W0
0x1B8A	0x32FFCC  	BRA Z	L_ScreenChipInterrupt18
L__ScreenChipInterrupt121:
0x1B8C	0xB3CB70  	MOV.B	#183, W0
0x1B8E	0xE10C00  	CP.B	W1, W0
0x1B90	0x32FFEC  	BRA Z	L_ScreenChipInterrupt20
L__ScreenChipInterrupt122:
0x1B92	0xB3CE30  	MOV.B	#227, W0
0x1B94	0xE10C00  	CP.B	W1, W0
0x1B96	0x32FFEC  	BRA Z	L_ScreenChipInterrupt21
L__ScreenChipInterrupt123:
0x1B98	0x37FFF0  	BRA	L_ScreenChipInterrupt22
; temp end address is: 2 (W1)
L_ScreenChipInterrupt16:
;smp.c,192 :: 		}
L_ScreenChipInterrupt14:
;smp.c,194 :: 		}
L_end_ScreenChipInterrupt:
0x1B9A	0x78054F  	POP	W10
0x1B9C	0x2001A0  	MOV	#26, W0
0x1B9E	0x09000C  	REPEAT	#12
0x1BA0	0x78104F  	POP	[W0--]
0x1BA2	0x78004F  	POP	W0
0x1BA4	0xF90036  	POP	RCOUNT
0x1BA6	0xF90032  	POP	DSRPAG
0x1BA8	0xF90034  	POP	DSWPAG
0x1BAA	0x064000  	RETFIE
; end of _ScreenChipInterrupt
_BufferChipInterrupt:
0x1BAC	0xF80034  	PUSH	DSWPAG
0x1BAE	0xF80032  	PUSH	DSRPAG
0x1BB0	0xF80036  	PUSH	RCOUNT
0x1BB2	0x781F80  	PUSH	W0
0x1BB4	0x200020  	MOV	#2, W0
0x1BB6	0x09000C  	REPEAT	#12
0x1BB8	0x781FB0  	PUSH	[W0++]
;smp.c,85 :: 		void BufferChipInterrupt() iv IVT_ADDR_U1RXINTERRUPT {
;smp.c,86 :: 		unsigned char temp = 0;
0x1BBA	0x781F8A  	PUSH	W10
;smp.c,87 :: 		IFS0.B11=0;
0x1BBC	0xA96801  	BCLR	IFS0, #11
;smp.c,88 :: 		temp=UART1_Read();
0x1BBE	0x07FDF1  	RCALL	_UART1_Read
; temp start address is: 6 (W3)
0x1BC0	0x784180  	MOV.B	W0, W3
;smp.c,89 :: 		if(temp==0xF3){
0x1BC2	0xB3CF31  	MOV.B	#243, W1
0x1BC4	0xE10401  	CP.B	W0, W1
0x1BC6	0x3A0002  	BRA NZ	L_BufferChipInterrupt2
L__BufferChipInterrupt110:
;smp.c,90 :: 		loggingFlag=0;//buffer chip starts to wrap up
0x1BC8	0xEF2000  	CLR	W0
0x1BCA	0x8880B0  	MOV	W0, _loggingFlag
;smp.c,92 :: 		}
L_BufferChipInterrupt2:
;smp.c,93 :: 		if(temp==0xE7){
0x1BCC	0xB3CE70  	MOV.B	#231, W0
0x1BCE	0xE11C00  	CP.B	W3, W0
0x1BD0	0x3A001D  	BRA NZ	L_BufferChipInterrupt3
L__BufferChipInterrupt111:
;smp.c,94 :: 		bufferlistening=1;
0x1BD2	0x210241  	MOV	#lo_addr(_bufferlistening), W1
0x1BD4	0xB3C010  	MOV.B	#1, W0
0x1BD6	0x784880  	MOV.B	W0, [W1]
;smp.c,95 :: 		Delay_ms(100);
0x1BD8	0x200168  	MOV	#22, W8
0x1BDA	0x25CCC7  	MOV	#23756, W7
L_BufferChipInterrupt4:
0x1BDC	0xED200E  	DEC	W7
0x1BDE	0x3AFFFE  	BRA NZ	L_BufferChipInterrupt4
0x1BE0	0xED2010  	DEC	W8
0x1BE2	0x3AFFFC  	BRA NZ	L_BufferChipInterrupt4
0x1BE4	0x000000  	NOP
0x1BE6	0x000000  	NOP
;smp.c,96 :: 		REncPos=0;
0x1BE8	0xEF2000  	CLR	W0
0x1BEA	0xEF2002  	CLR	W1
0x1BEC	0x888020  	MOV	W0, _REncPos
0x1BEE	0x888031  	MOV	W1, _REncPos+2
;smp.c,97 :: 		POS1HLD=0;//resetQEI1
0x1BF0	0xEF21CA  	CLR	POS1HLD
;smp.c,98 :: 		POS1CNTL=0;
0x1BF2	0xEF21C6  	CLR	POS1CNTL
;smp.c,99 :: 		IEncPos=0;
0x1BF4	0xEF2000  	CLR	W0
0x1BF6	0xEF2002  	CLR	W1
0x1BF8	0x888070  	MOV	W0, _IEncPos
0x1BFA	0x888081  	MOV	W1, _IEncPos+2
;smp.c,100 :: 		POS2HLD=0;//resetQEI2
0x1BFC	0xEF25CA  	CLR	POS2HLD
;smp.c,101 :: 		POS2CNTL=0;
0x1BFE	0xEF25C6  	CLR	POS2CNTL
;smp.c,102 :: 		if(inchWormMode){moveWorm(0);}
0x1C00	0x210140  	MOV	#lo_addr(_inchWormMode), W0
0x1C02	0xE00010  	CP0	[W0]
0x1C04	0x320002  	BRA Z	L_BufferChipInterrupt6
L__BufferChipInterrupt112:
0x1C06	0xEF2014  	CLR	W10
0x1C08	0x07FD41  	RCALL	_moveWorm
L_BufferChipInterrupt6:
;smp.c,103 :: 		T1IE_bit=1;
0x1C0A	0xA86820  	BSET	T1IE_bit, BitPos(T1IE_bit+0)
;smp.c,104 :: 		}
L_BufferChipInterrupt3:
;smp.c,105 :: 		if(temp==0xA9){
0x1C0C	0xB3CA90  	MOV.B	#169, W0
0x1C0E	0xE11C00  	CP.B	W3, W0
0x1C10	0x3A0003  	BRA NZ	L_BufferChipInterrupt7
L__BufferChipInterrupt113:
; temp end address is: 6 (W3)
;smp.c,106 :: 		bufferlistening=0;//buffer chip closes the file
0x1C12	0x210241  	MOV	#lo_addr(_bufferlistening), W1
0x1C14	0xEF2000  	CLR	W0
0x1C16	0x784880  	MOV.B	W0, [W1]
;smp.c,107 :: 		}
L_BufferChipInterrupt7:
;smp.c,109 :: 		}
L_end_BufferChipInterrupt:
0x1C18	0x78054F  	POP	W10
0x1C1A	0x2001A0  	MOV	#26, W0
0x1C1C	0x09000C  	REPEAT	#12
0x1C1E	0x78104F  	POP	[W0--]
0x1C20	0x78004F  	POP	W0
0x1C22	0xF90036  	POP	RCOUNT
0x1C24	0xF90032  	POP	DSRPAG
0x1C26	0xF90034  	POP	DSWPAG
0x1C28	0x064000  	RETFIE
; end of _BufferChipInterrupt
_Timer1Interrupt:
0x1C2A	0xF80034  	PUSH	DSWPAG
0x1C2C	0xF80032  	PUSH	DSRPAG
0x1C2E	0xF80036  	PUSH	RCOUNT
0x1C30	0x781F80  	PUSH	W0
0x1C32	0x200020  	MOV	#2, W0
0x1C34	0x09000C  	REPEAT	#12
0x1C36	0x781FB0  	PUSH	[W0++]
;smp.c,69 :: 		void Timer1Interrupt() iv IVT_ADDR_T1INTERRUPT{
;smp.c,70 :: 		T1IF_bit         = 0;
0x1C38	0xA96800  	BCLR	T1IF_bit, BitPos(T1IF_bit+0)
;smp.c,71 :: 		t++;
0x1C3A	0x808100  	MOV	_t, W0
0x1C3C	0x808111  	MOV	_t+2, W1
0x1C3E	0x400061  	ADD	W0, #1, W0
0x1C40	0x4880E0  	ADDC	W1, #0, W1
0x1C42	0x888100  	MOV	W0, _t
0x1C44	0x888111  	MOV	W1, _t+2
;smp.c,72 :: 		}
L_end_Timer1Interrupt:
0x1C46	0x2001A0  	MOV	#26, W0
0x1C48	0x09000C  	REPEAT	#12
0x1C4A	0x78104F  	POP	[W0--]
0x1C4C	0x78004F  	POP	W0
0x1C4E	0xF90036  	POP	RCOUNT
0x1C50	0xF90032  	POP	DSRPAG
0x1C52	0xF90034  	POP	DSWPAG
0x1C54	0x064000  	RETFIE
; end of _Timer1Interrupt
;smp.c,0 :: ?ICS_logFlagByDistance [2]
0x8000	0x0001 ;?ICS_logFlagByDistance+0
; end of ?ICS_logFlagByDistance
;smp.c,0 :: ?ICS_smpOnceflag [2]
0x8002	0x0000 ;?ICS_smpOnceflag+0
; end of ?ICS_smpOnceflag
;smp.c,0 :: ?ICS_REncPos [4]
0x8004	0x0000 ;?ICS_REncPos+0
0x8006	0x0000 ;?ICS_REncPos+2
; end of ?ICS_REncPos
;smp.c,0 :: ?ICS_oldREncPos [4]
0x8008	0x0000 ;?ICS_oldREncPos+0
0x800A	0x0000 ;?ICS_oldREncPos+2
; end of ?ICS_oldREncPos
;,0 :: _initBlock_4 [2]
; Containing: ?ICS_LazIterator [1]
;             ?ICS_sendtoBufferCount [1]
0x800C	0x0000 ;_initBlock_4+0 : ?ICS_LazIterator at 0x800C : ?ICS_sendtoBufferCount at 0x800D
; end of _initBlock_4
;smp.c,0 :: ?ICS_IEncPos [4]
0x800E	0x0000 ;?ICS_IEncPos+0
0x8010	0x0000 ;?ICS_IEncPos+2
; end of ?ICS_IEncPos
;,0 :: _initBlock_6 [2]
; Containing: ?ICS_DofIterator [1]
;             ?ICS_measurements [1]
0x8012	0x0000 ;_initBlock_6+0 : ?ICS_DofIterator at 0x8012 : ?ICS_measurements at 0x8013
; end of _initBlock_6
;smp.c,0 :: ?ICS_inchWormMode [2]
0x8014	0x0000 ;?ICS_inchWormMode+0
; end of ?ICS_inchWormMode
;smp.c,0 :: ?ICS_loggingFlag [2]
0x8016	0x0000 ;?ICS_loggingFlag+0
; end of ?ICS_loggingFlag
;smp.c,0 :: ?ICS_nameStart [2]
0x8018	0x0000 ;?ICS_nameStart+0
; end of ?ICS_nameStart
;smp.c,0 :: ?ICSlogsendToScreen_temp_L0 [2]
0x801A	0x0000 ;?ICSlogsendToScreen_temp_L0+0
; end of ?ICSlogsendToScreen_temp_L0
;smp.c,0 :: ?ICS_inchwormcycle [4]
0x801C	0x08FC ;?ICS_inchwormcycle+0
0x801E	0x0000 ;?ICS_inchwormcycle+2
; end of ?ICS_inchwormcycle
;smp.c,0 :: ?ICS_t [4]
0x8020	0x0000 ;?ICS_t+0
0x8022	0x0000 ;?ICS_t+2
; end of ?ICS_t
;smp.c,0 :: ?ICS_bufferlistening [1]
0x8024	0x00 ;?ICS_bufferlistening+0
; end of ?ICS_bufferlistening
;smp.c,0 :: ?ICS_inchWormDoneFlag [2]
0x8026	0x0000 ;?ICS_inchWormDoneFlag+0
; end of ?ICS_inchWormDoneFlag
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0200      [18]    _Lock_IOLOCK
0x0212      [18]    _Unlock_IOLOCK
0x0224       [6]    _Get_Fosc_kHz
0x022A      [18]    _Delay_100ms
0x023C      [82]    __Divide_32x32
0x028E      [88]    __Modulus_32x32
0x02E6      [18]    __Multiply_32x32
0x02F8    [2518]    __Lib_PPS_p33EP512MU810__PPS_Mapping
0x0CCE      [46]    _SPI2_Init_Advanced
0x0CFC      [24]    _SPI2_Read
0x0D14     [432]    _UART2_Init_Advanced
0x0EC4     [254]    _UART4_Init
0x0FC2     [432]    _UART3_Init_Advanced
0x1172      [14]    _UART4_Write
0x1180      [14]    _PPS_Mapping
0x118E     [432]    _UART1_Init_Advanced
0x133E      [30]    _getIQEIPOS
0x135C      [32]    _PWM_Start
0x137C      [10]    _get9DOF
0x1386      [32]    _PWM_Stop
0x13A6      [12]    _UART3_Read
0x13B2       [8]    _SPI2_Write
0x13BA      [14]    _UART2_Write
0x13C8      [12]    _UART4_Read
0x13D4      [72]    _getRQEIPOS
0x141C       [6]    _initInchWormQEI
0x1422      [20]    _InitTimer1
0x1436      [62]    _initBufferchipUART
0x1474      [62]    _initBufferchipSPI
0x14B2      [24]    _PWM_Set_Duty
0x14CA      [20]    _initChip
0x14DE     [166]    _mapPins
0x1584      [86]    _init9DOF
0x15DA       [6]    _initRollingQEI
0x15E0      [96]    _initLaz
0x1640      [62]    _initScreenChipCommunication
0x167E      [14]    _UART1_Write
0x168C      [38]    _moveWorm
0x16B2      [30]    _memcpy
0x16D0      [10]    _stopWorm
0x16DA     [200]    _logsendToScreen
0x17A2      [12]    _UART1_Read
0x17AE      [78]    _resetAll
0x17FC      [40]    _initAll
0x1824      [12]    _UART2_Read
0x1830     [442]    _sendToBuffer
0x19EA     [158]    _smpsendToScreen
0x1A88     [102]    _sampleOnce
0x1AEE     [190]    _ScreenChipInterrupt
0x1BAC     [126]    _BufferChipInterrupt
0x1C2A      [44]    _Timer1Interrupt
0x1C56     [392]    _main
0x1DDE      [88]    _DOFInterrupt
0x1E36      [80]    _LazInterrupt
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0E30       [0]    TRISD14_bit
0x0E30       [0]    TRISD15_bit
0x0E20       [0]    TRISC12_bit
0x0E30       [0]    TRISD13_bit
0x0E30       [0]    TRISD10_bit
0x0E30       [0]    TRISD11_bit
0x0E30       [0]    TRISD12_bit
0x0E20       [0]    TRISC2_bit
0x0E20       [0]    TRISC1_bit
0x0E10       [0]    TRISB0_bit
0x0E20       [0]    TRISC3_bit
0x0E20       [0]    TRISC13_bit
0x0E20       [0]    TRISC14_bit
0x0E20       [0]    TRISC4_bit
0x0E30       [0]    TRISD0_bit
0x0E30       [0]    TRISD1_bit
0x0E30       [0]    TRISD2_bit
0x0E40       [0]    TRISE9_bit
0x0E40       [0]    TRISE5_bit
0x0E40       [0]    TRISE6_bit
0x0E40       [0]    TRISE8_bit
0x0E30       [0]    TRISD7_bit
0x0E30       [0]    TRISD8_bit
0x0E30       [0]    TRISD9_bit
0x0E30       [0]    TRISD6_bit
0x0E30       [0]    TRISD3_bit
0x0E30       [0]    TRISD4_bit
0x0E30       [0]    TRISD5_bit
0x0E10       [0]    TRISB1_bit
0x0E00       [0]    TRISA5_bit
0x0E00       [0]    TRISA4_bit
0x0E00       [0]    TRISA3_bit
0x0E00       [0]    TRISA6_bit
0x0E00       [0]    TRISA15_bit
0x0E00       [0]    TRISA14_bit
0x0E00       [0]    TRISA7_bit
0x06F0       [2]    RPINR40
0x06EE       [2]    RPINR39
0x06EC       [2]    RPINR38
0x06F2       [2]    RPINR41
0x0E00       [0]    TRISA2_bit
0x0E00       [0]    TRISA1_bit
0x0E00       [0]    TRISA0_bit
0x0E10       [0]    TRISB6_bit
0x0E10       [0]    TRISB7_bit
0x0E10       [0]    TRISB8_bit
0x0E10       [0]    TRISB5_bit
0x0E10       [0]    TRISB2_bit
0x0E10       [0]    TRISB3_bit
0x0E10       [0]    TRISB4_bit
0x0E10       [0]    TRISB13_bit
0x0E10       [0]    TRISB14_bit
0x0E10       [0]    TRISB15_bit
0x0E10       [0]    TRISB12_bit
0x0E10       [0]    TRISB9_bit
0x0E10       [0]    TRISB10_bit
0x0E10       [0]    TRISB11_bit
0x1028       [2]    _UART_Rdy_Ptr
0x102A       [2]    _UART_Rd_Ptr
0x102C       [2]    _UART_Wr_Ptr
0x102E       [2]    _UART_Tx_Idle_Ptr
0x0234       [2]    U2TXREG
0x0238       [2]    U2BRG
0x0230       [2]    U2MODE
0x0236       [2]    U2RXREG
0x1030       [2]    _SPI_Wr_Ptr
0x1032       [2]    _SPI_Rd_Ptr
0x02B4       [2]    U4TXREG
0x02B6       [2]    U4RXREG
0x0224       [2]    U1TXREG
0x0256       [2]    U3RXREG
0x1034       [2]    getRQEIPOS_posL_L0
0x1036      [18]    _DOFBuf
0x1048       [4]    getRQEIPOS_posH_L0
0x104C       [4]    getIQEIPOS_posH_L0
0x1050       [2]    getIQEIPOS_posL_L0
0x0226       [2]    U1RXREG
0x0228       [2]    U1BRG
0x0220       [2]    U1MODE
0x0250       [2]    U3MODE
0x02B8       [2]    U4BRG
0x02B0       [2]    U4MODE
0x0258       [2]    U3BRG
0x0262       [2]    SPI2CON
0x0E50       [0]    TRISF4_bit
0x0E50       [0]    TRISF5_bit
0x0E50       [0]    TRISF8_bit
0x0E50       [0]    TRISF3_bit
0x0E50       [0]    TRISF0_bit
0x0E50       [0]    TRISF1_bit
0x0E50       [0]    TRISF2_bit
0x0E40       [0]    TRISE2_bit
0x0E40       [0]    TRISE3_bit
0x0E40       [0]    TRISE4_bit
0x0E40       [0]    TRISE1_bit
0x0E50       [0]    TRISF12_bit
0x0E50       [0]    TRISF13_bit
0x0E40       [0]    TRISE0_bit
0x0E60       [0]    TRISG15_bit
0x0E60       [0]    TRISG14_bit
0x0E60       [0]    TRISG13_bit
0x0900       [2]    OC1CON1
0x0268       [2]    SPI2BUF
0x0260       [2]    SPI2STAT
0x0906       [2]    OC1R
0x0E60       [0]    TRISG6_bit
0x0E60       [0]    TRISG1_bit
0x0E60       [0]    TRISG0_bit
0x0E60       [0]    TRISG7_bit
0x0E60       [0]    TRISG12_bit
0x0E60       [0]    TRISG9_bit
0x0E60       [0]    TRISG8_bit
0x06F6       [2]    RPINR43
0x0E00       [2]    TRISA
0x0E60       [2]    TRISG
0x0E30       [2]    TRISD
0x0E10       [2]    TRISB
0x0E0E       [2]    ANSELA
0x0744       [2]    CLKDIV
0x0746       [2]    PLLFBD
0x0E34       [2]    LATD
0x1052       [4]    _Laz
0x1056       [2]    _pwm_period1
0x0E40       [2]    TRISE
0x0E54       [2]    LATF
0x0E50       [2]    TRISF
0x0102       [2]    PR1
0x0840       [2]    IPC0
0x0800       [2]    IFS0
0x0E3E       [2]    ANSELD
0x0E2E       [2]    ANSELC
0x0E1E       [2]    ANSELB
0x0E4E       [2]    ANSELE
0x0800       [0]    T1IF_bit
0x0104       [2]    T1CON
0x0E6E       [2]    ANSELG
0x0868       [2]    IPC20
0x0820       [0]    T1IE_bit
0x0222       [2]    U1STA
0x02B2       [2]    U4STA
0x0252       [2]    U3STA
0x0232       [2]    U2STA
0x01C0       [2]    QEI1CON
0x05C0       [2]    QEI2CON
0x0822       [2]    IEC1
0x084E       [2]    IPC7
0x0802       [2]    IFS1
0x1058      [18]    _DOFReadyBuf
0x082A       [2]    IEC5
0x086C       [2]    IPC22
0x080A       [2]    IFS5
0x01CA       [2]    POS1HLD
0x01C6       [2]    POS1CNTL
0x05C6       [2]    POS2CNTL
0x05CA       [2]    POS2HLD
0x06C6       [2]    RPINR19
0x06C4       [2]    RPINR18
0x06C2       [2]    RPINR17
0x06C8       [2]    RPINR20
0x06D0       [2]    RPINR24
0x06CE       [2]    RPINR23
0x06CA       [2]    RPINR21
0x06B8       [2]    RPINR12
0x06B6       [2]    RPINR11
0x06B4       [2]    RPINR10
0x06BA       [2]    RPINR13
0x06C0       [2]    RPINR16
0x06BE       [2]    RPINR15
0x06BC       [2]    RPINR14
0x06E4       [2]    RPINR34
0x06E2       [2]    RPINR33
0x06E0       [2]    RPINR32
0x06E6       [2]    RPINR35
0x06F4       [2]    RPINR42
0x06EA       [2]    RPINR37
0x06E8       [2]    RPINR36
0x06D6       [2]    RPINR27
0x06D4       [2]    RPINR26
0x06D2       [2]    RPINR25
0x06D8       [2]    RPINR28
0x06DE       [2]    RPINR31
0x06DC       [2]    RPINR30
0x06DA       [2]    RPINR29
0x06B2       [2]    RPINR9
0x068A       [2]    RPOR5
0x0688       [2]    RPOR4
0x0686       [2]    RPOR3
0x068C       [2]    RPOR6
0x0692       [2]    RPOR9
0x0690       [2]    RPOR8
0x068E       [2]    RPOR7
0x0742       [2]    OSCCON
0x0820       [2]    IEC0
0x0844       [2]    IPC2
0x0742       [0]    IOLOCK_bit
0x0684       [2]    RPOR2
0x0682       [2]    RPOR1
0x0680       [2]    RPOR0
0x06A8       [2]    RPINR4
0x06A6       [2]    RPINR3
0x06A4       [2]    RPINR2
0x06AA       [2]    RPINR5
0x06B0       [2]    RPINR8
0x06AE       [2]    RPINR7
0x06AC       [2]    RPINR6
0x069A       [2]    RPOR13
0x0698       [2]    RPOR12
0x0696       [2]    RPOR11
0x069C       [2]    RPOR14
0x06A2       [2]    RPINR1
0x06A0       [2]    RPINR0
0x069E       [2]    RPOR15
0x1000       [2]    _logFlagByDistance
0x1002       [2]    _smpOnceflag
0x1004       [4]    _REncPos
0x1008       [4]    _oldREncPos
0x100C       [1]    _LazIterator
0x100D       [1]    _sendtoBufferCount
0x100E       [4]    _IEncPos
0x1012       [1]    _DofIterator
0x1013       [1]    _measurements
0x1014       [2]    _inchWormMode
0x1016       [2]    _loggingFlag
0x1018       [2]    _nameStart
0x101A       [2]    logsendToScreen_temp_L0
0x101C       [4]    _inchwormcycle
0x1020       [4]    _t
0x1024       [1]    _bufferlistening
0x1026       [2]    _inchWormDoneFlag
0x0102       [2]    PR1
0x0104       [2]    T1CON
0x01C0       [2]    QEI1CON
0x01C6       [2]    POS1CNTL
0x01CA       [2]    POS1HLD
0x0220       [2]    U1MODE
0x0222       [2]    U1STA
0x0224       [2]    U1TXREG
0x0226       [2]    U1RXREG
0x0228       [2]    U1BRG
0x0230       [2]    U2MODE
0x0232       [2]    U2STA
0x0234       [2]    U2TXREG
0x0236       [2]    U2RXREG
0x0238       [2]    U2BRG
0x0250       [2]    U3MODE
0x0252       [2]    U3STA
0x0256       [2]    U3RXREG
0x0258       [2]    U3BRG
0x0260       [2]    SPI2STAT
0x0262       [2]    SPI2CON
0x0268       [2]    SPI2BUF
0x02B0       [2]    U4MODE
0x02B2       [2]    U4STA
0x02B4       [2]    U4TXREG
0x02B6       [2]    U4RXREG
0x02B8       [2]    U4BRG
0x0014       [1]    FARG___Lib_PPS_p33EP512MU810__PPS_Mapping_rp_num
0x0016       [1]    FARG___Lib_PPS_p33EP512MU810__PPS_Mapping_input_output
0x0018       [1]    FARG___Lib_PPS_p33EP512MU810__PPS_Mapping_funct_name
0x001A       [2]    FARG___Lib_PPS_p33EP512MU810__PPS_Mapping_lock
0x05C0       [2]    QEI2CON
0x05C6       [2]    POS2CNTL
0x05CA       [2]    POS2HLD
0x0680       [2]    RPOR0
0x0682       [2]    RPOR1
0x0684       [2]    RPOR2
0x0686       [2]    RPOR3
0x0688       [2]    RPOR4
0x068A       [2]    RPOR5
0x068C       [2]    RPOR6
0x068E       [2]    RPOR7
0x0690       [2]    RPOR8
0x0692       [2]    RPOR9
0x0696       [2]    RPOR11
0x0698       [2]    RPOR12
0x069A       [2]    RPOR13
0x069C       [2]    RPOR14
0x069E       [2]    RPOR15
0x06A0       [2]    RPINR0
0x06A2       [2]    RPINR1
0x06A4       [2]    RPINR2
0x06A6       [2]    RPINR3
0x06A8       [2]    RPINR4
0x06AA       [2]    RPINR5
0x06AC       [2]    RPINR6
0x06AE       [2]    RPINR7
0x06B0       [2]    RPINR8
0x06B2       [2]    RPINR9
0x06B4       [2]    RPINR10
0x06B6       [2]    RPINR11
0x06B8       [2]    RPINR12
0x06BA       [2]    RPINR13
0x06BC       [2]    RPINR14
0x06BE       [2]    RPINR15
0x06C0       [2]    RPINR16
0x06C2       [2]    RPINR17
0x06C4       [2]    RPINR18
0x06C6       [2]    RPINR19
0x06C8       [2]    RPINR20
0x06CA       [2]    RPINR21
0x06CE       [2]    RPINR23
0x06D0       [2]    RPINR24
0x06D2       [2]    RPINR25
0x06D4       [2]    RPINR26
0x06D6       [2]    RPINR27
0x06D8       [2]    RPINR28
0x06DA       [2]    RPINR29
0x06DC       [2]    RPINR30
0x06DE       [2]    RPINR31
0x06E0       [2]    RPINR32
0x06E2       [2]    RPINR33
0x06E4       [2]    RPINR34
0x06E6       [2]    RPINR35
0x06E8       [2]    RPINR36
0x06EA       [2]    RPINR37
0x06EC       [2]    RPINR38
0x06EE       [2]    RPINR39
0x06F0       [2]    RPINR40
0x06F2       [2]    RPINR41
0x06F4       [2]    RPINR42
0x06F6       [2]    RPINR43
0x0742       [2]    OSCCON
0x0744       [2]    CLKDIV
0x0746       [2]    PLLFBD
0x0800       [2]    IFS0
0x0802       [2]    IFS1
0x080A       [2]    IFS5
0x0820       [2]    IEC0
0x0822       [2]    IEC1
0x082A       [2]    IEC5
0x0840       [2]    IPC0
0x0844       [2]    IPC2
0x084E       [2]    IPC7
0x0868       [2]    IPC20
0x086C       [2]    IPC22
0x0900       [2]    OC1CON1
0x0906       [2]    OC1R
0x0014       [2]    FARG_SPI2_Init_Advanced_master_mode
0x0016       [2]    FARG_SPI2_Init_Advanced_mode16
0x0018       [2]    FARG_SPI2_Init_Advanced_sec_prescaler
0x001A       [2]    FARG_SPI2_Init_Advanced_pri_prescaler
0x0014       [2]    FARG_SPI2_Read_buffer
0x0014       [4]    FARG_UART2_Init_Advanced_baud_rate
0x0018       [2]    FARG_UART2_Init_Advanced_parity
0x001A       [2]    FARG_UART2_Init_Advanced_stop_bits
0x0E00       [2]    TRISA
0x0E0E       [2]    ANSELA
0x0E10       [2]    TRISB
0x0E1E       [2]    ANSELB
0x0E2E       [2]    ANSELC
0x0E30       [2]    TRISD
0x0E34       [2]    LATD
0x0E3E       [2]    ANSELD
0x0E40       [2]    TRISE
0x0E4E       [2]    ANSELE
0x0E50       [2]    TRISF
0x0E54       [2]    LATF
0x0E60       [2]    TRISG
0x0E6E       [2]    ANSELG
0x0014       [4]    FARG_UART4_Init_baud_rate
0x0014       [4]    FARG_UART3_Init_Advanced_baud_rate
0x0018       [2]    FARG_UART3_Init_Advanced_parity
0x001A       [2]    FARG_UART3_Init_Advanced_stop_bits
0x0014       [2]    FARG_UART4_Write__data
0x0014       [1]    FARG_PPS_Mapping_rp_num
0x0016       [1]    FARG_PPS_Mapping_input_output
0x0018       [1]    FARG_PPS_Mapping_funct_name
0x0014       [4]    FARG_UART1_Init_Advanced_baud_rate
0x0018       [2]    FARG_UART1_Init_Advanced_parity
0x001A       [2]    FARG_UART1_Init_Advanced_stop_bits
0x0014       [2]    FARG_getIQEIPOS_pos
0x0014       [1]    FARG_PWM_Start_enable_channel_x
0x0014       [1]    FARG_PWM_Stop_disable_channel_x
0x0014       [2]    FARG_SPI2_Write_data_out
0x0014       [2]    FARG_UART2_Write__data
0x0014       [2]    FARG_getRQEIPOS_pos
0x0016       [2]    FARG_getRQEIPOS_oldPos
0x0014       [2]    FARG_PWM_Set_Duty_duty
0x0016       [2]    FARG_PWM_Set_Duty_channel
0x0014       [2]    FARG_UART1_Write__data
0x0014       [2]    FARG_moveWorm_direction
0x0014       [2]    FARG_memcpy_d1
0x0016       [2]    FARG_memcpy_s1
0x0018       [2]    FARG_memcpy_n
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x8000       [2]    ?ICS_logFlagByDistance
0x8002       [2]    ?ICS_smpOnceflag
0x8004       [4]    ?ICS_REncPos
0x8008       [4]    ?ICS_oldREncPos
0x800C       [1]    ?ICS_LazIterator
0x800D       [1]    ?ICS_sendtoBufferCount
0x800E       [4]    ?ICS_IEncPos
0x8012       [1]    ?ICS_DofIterator
0x8013       [1]    ?ICS_measurements
0x8014       [2]    ?ICS_inchWormMode
0x8016       [2]    ?ICS_loggingFlag
0x8018       [2]    ?ICS_nameStart
0x801A       [2]    ?ICSlogsendToScreen_temp_L0
0x801C       [4]    ?ICS_inchwormcycle
0x8020       [4]    ?ICS_t
0x8024       [1]    ?ICS_bufferlistening
0x8026       [2]    ?ICS_inchWormDoneFlag
//** Label List: ** 
//----------------------------------------------
  L_initBufferchipUART0
  L_BufferChipInterrupt2
  L_BufferChipInterrupt3
  L_BufferChipInterrupt4
  L_BufferChipInterrupt6
  L_BufferChipInterrupt7
  L_initBufferchipSPI8
  L_initScreenChipCommunication10
  L_ScreenChipInterrupt12
  L_ScreenChipInterrupt13
  L_ScreenChipInterrupt14
  L_ScreenChipInterrupt15
  L_ScreenChipInterrupt16
  L_ScreenChipInterrupt17
  L_ScreenChipInterrupt18
  L_ScreenChipInterrupt19
  L_ScreenChipInterrupt20
  L_ScreenChipInterrupt21
  L_ScreenChipInterrupt22
  L_initLaz23
  L_LazInterrupt25
  L_LazInterrupt26
  L_init9DOF27
  L_init9DOF28
  L_init9DOF29
  L_init9DOF30
  L_init9DOF32
  L_DOFInterrupt34
  L_initAll35
  L_getRQEIPOS37
  L_getRQEIPOS38
  L_getRQEIPOS39
  L_getRQEIPOS40
  L_sampleOnce41
  L_sampleOnce42
  L_sampleOnce43
  L_sampleOnce44
  L_sampleOnce46
  L_sampleOnce47
  L_sampleOnce48
  L_sampleOnce50
  L_sampleOnce51
  L_sendToBuffer53
  L_sendToBuffer54
  L_logsendToScreen55
  L_logsendToScreen56
  L_logsendToScreen57
  L_logsendToScreen58
  L_moveWorm59
  L_moveWorm60
  L_main61
  L_main63
  L_main64
  L_main65
  L_main66
  L_main68
  L_main70
  L_main71
  L_main72
  L_main73
  L_main74
  L_main75
  L_main77
  L_main78
  L_main80
  L_main82
  L_main84
  L_main86
  L_main88
  L_main90
  L_main92
  L_main94
  L_main96
  L_main97
  L_main98
  L_main99
  L_main100
  L__getRQEIPOS101
  L__getRQEIPOS102
  L__getRQEIPOS103
  L_end_initChip
  _initChip
  L_end_mapPins
  _mapPins
  L_end_InitTimer1
  _InitTimer1
  L_end_Timer1Interrupt
  _Timer1Interrupt
  L_end_initBufferchipUART
  _initBufferchipUART
  L_end_BufferChipInterrupt
  _BufferChipInterrupt
  L__BufferChipInterrupt110
  L__BufferChipInterrupt111
  L__BufferChipInterrupt112
  L__BufferChipInterrupt113
  L_end_initBufferchipSPI
  _initBufferchipSPI
  L_end_initScreenChipCommunication
  _initScreenChipCommunication
  L_end_ScreenChipInterrupt
  _ScreenChipInterrupt
  L__ScreenChipInterrupt117
  L__ScreenChipInterrupt118
  L__ScreenChipInterrupt119
  L__ScreenChipInterrupt120
  L__ScreenChipInterrupt121
  L__ScreenChipInterrupt122
  L__ScreenChipInterrupt123
  L_end_initLaz
  _initLaz
  L_end_LazInterrupt
  _LazInterrupt
  L__LazInterrupt126
  L__LazInterrupt127
  L_end_init9DOF
  _init9DOF
  L__init9DOF129
  L_end_DOFInterrupt
  _DOFInterrupt
  L__DOFInterrupt131
  L_end_initAcc
  _initAcc
  L_end_initRollingQEI
  _initRollingQEI
  L_end_initInchWormQEI
  _initInchWormQEI
  L_end_initMotor
  _initMotor
  L_end_initAll
  _initAll
  L_end_resetAll
  _resetAll
  L_end_getRQEIPOS
  _getRQEIPOS
  L__getRQEIPOS139
  L__getRQEIPOS140
  L_end_getIQEIPOS
  _getIQEIPOS
  L_end_getLaz
  _getLaz
  L_end_get9DOF
  _get9DOF
  L_end_sampleOnce
  _sampleOnce
  L__sampleOnce145
  L__sampleOnce146
  L__sampleOnce147
  L__sampleOnce148
  L_end_sendToBuffer
  _sendToBuffer
  L__sendToBuffer150
  L__sendToBuffer151
  L__sendToBuffer152
  L__sendToBuffer153
  L__sendToBuffer154
  L__sendToBuffer155
  L__sendToBuffer156
  L__sendToBuffer157
  L__sendToBuffer158
  L__sendToBuffer159
  L__sendToBuffer160
  L__sendToBuffer161
  L_end_smpsendToScreen
  _smpsendToScreen
  L__smpsendToScreen163
  L__smpsendToScreen164
  L__smpsendToScreen165
  L__smpsendToScreen166
  L_end_logsendToScreen
  _logsendToScreen
  L__logsendToScreen168
  L__logsendToScreen169
  L__logsendToScreen170
  L__logsendToScreen171
  L__logsendToScreen172
  L__logsendToScreen173
  L__logsendToScreen174
  L__logsendToScreen175
  L__logsendToScreen176
  L_end_moveWorm
  _moveWorm
  L__moveWorm178
  L_end_stopWorm
  _stopWorm
  L_end_main
  _main
  L__main181
  L__main182
  L__main183
  L__main184
  L__main185
  L__main186
  L__main187
  L__main188
  L__main189
  L__main_end_loop
  L_memchr0
  L_memchr1
  L_memchr2
  L_memchr3
  L_memcmp4
  L_memcmp5
  L_memcmp6
  L_memcpy7
  L_memcpy8
  L_memmove9
  L_memmove10
  L_memmove11
  L_memmove12
  L_memmove13
  L_memmove14
  L_memmove15
  L_memmove16
  L_memmove17
  L_memmove18
  L_memmove19
  L_memset20
  L_memset21
  L_strcat22
  L_strcat23
  L_strcat24
  L_strcat25
  L_strchr26
  L_strchr27
  L_strchr28
  L_strchr29
  L_strcmp30
  L_strcmp31
  L_strcmp32
  L_strcmp33
  L_strcpy34
  L_strcpy35
  L_strlen36
  L_strlen37
  L_strncat38
  L_strncat39
  L_strncat40
  L_strncat41
  L_strncat42
  L_strncat43
  L_strncat44
  L_strncpy45
  L_strncpy46
  L_strncpy47
  L_strncpy48
  L_strncpy49
  L_strspn50
  L_strspn51
  L_strspn52
  L_strspn53
  L_strcspn54
  L_strcspn55
  L_strcspn56
  L_strcspn57
  L_strncmp58
  L_strncmp59
  L_strncmp60
  L_strncmp61
  L_strncmp62
  L_strpbrk63
  L_strpbrk64
  L_strpbrk65
  L_strrchr66
  L_strrchr67
  L_strrchr68
  L_strrchr69
  L_strstr70
  L_strstr71
  L_strstr72
  L_strstr73
  L_strstr74
  L_strtok75
  L_strtok76
  L_strtok77
  L_strtok78
  L_strtok79
  L__memmove80
  L__memmove81
  L__memmove82
  L__memmove83
  L__memmove84
  L__strcmp85
  L__strcmp86
  L__strcmp87
  L__strncat88
  L__strncat89
  L__strncat90
  L__strncat91
  L__strncpy92
  L__strspn93
  L__strspn94
  L__strspn95
  L__strcspn96
  L__strcspn97
  L__strcspn98
  L__strncmp99
  L__strncmp100
  L__strncmp101
  L__strrchr102
  L__strstr103
  L__strstr104
  L__strstr105
  L_end_memchr
  _memchr
  L__memchr107
  L__memchr108
  L_end_memcmp
  _memcmp
  L__memcmp110
  L__memcmp111
  L_end_memcpy
  _memcpy
  L__memcpy113
  L_end_memmove
  _memmove
  L__memmove115
  L__memmove116
  L__memmove117
  L__memmove118
  L__memmove119
  L_end_memset
  _memset
  L__memset121
  L_end_strcat
  _strcat
  L__strcat123
  L__strcat124
  L_end_strchr
  _strchr
  L__strchr126
  L__strchr127
  L_end_strcmp
  _strcmp
  L__strcmp129
  L__strcmp130
  L_end_strcpy
  _strcpy
  L__strcpy132
  L_end_strlen
  _strlen
  L__strlen134
  L_end_strncat
  _strncat
  L__strncat136
  L__strncat137
  L__strncat138
  L__strncat139
  L_end_strncpy
  _strncpy
  L__strncpy141
  L__strncpy142
  L__strncpy143
  L_end_strspn
  _strspn
  L__strspn145
  L__strspn146
  L_end_strcspn
  _strcspn
  L__strcspn148
  L__strcspn149
  L_end_strncmp
  _strncmp
  L__strncmp151
  L__strncmp152
  L__strncmp153
  L_end_strpbrk
  _strpbrk
  L__strpbrk155
  L__strpbrk156
  L_end_strrchr
  _strrchr
  L__strrchr158
  L__strrchr159
  L_end_strstr
  _strstr
  L__strstr161
  L__strstr162
  L__strstr163
  L_end_strtok
  _strtok
  L__strtok165
  L__strtok166
  L__strtok167
  L__strtok168
  Delay_Cyc_loop
  Delay_Cyc_rez
  Label1
  Label2
  Delay_Cyc_loop
  Delay_Cyc_rem
  L_VDelay_ms3
  L_VDelay_ms4
  Label1
  Label2
  Delay_Cyc_loop
  Delay_Cyc_rem
  L_VDelay_Advanced_ms7
  L_VDelay_Advanced_ms8
  Label1
  Label2
  Delay_Cyc_loop
  Delay_Cyc_rem
  L_Delay_1us11
  L_Delay_10us13
  L_Delay_22us15
  L_Delay_50us17
  L_Delay_80us19
  L_Delay_500us21
  L_Delay_5500us23
  L_Delay_1ms25
  L_Delay_5ms27
  L_Delay_8ms29
  L_Delay_10ms31
  L_Delay_100ms33
  L_Delay_1sec35
  L_end_Get_Fosc_kHz
  _Get_Fosc_kHz
  L_end_Get_Fosc_Per_Cyc
  _Get_Fosc_Per_Cyc
  L_end_Delay_Cyc
  _Delay_Cyc
  L_end_Delay_Cyc_Long
  _Delay_Cyc_Long
  L_end_VDelay_ms
  _VDelay_ms
  L_end_VDelay_Advanced_ms
  _VDelay_Advanced_ms
  L_end_Delay_W0
  _Delay_W0
  L_end_Delay_1us
  _Delay_1us
  L_end_Delay_10us
  _Delay_10us
  L_end_Delay_22us
  _Delay_22us
  L_end_Delay_50us
  _Delay_50us
  L_end_Delay_80us
  _Delay_80us
  L_end_Delay_500us
  _Delay_500us
  L_end_Delay_5500us
  _Delay_5500us
  L_end_Delay_1ms
  _Delay_1ms
  L_end_Delay_5ms
  _Delay_5ms
  L_end_Delay_8ms
  _Delay_8ms
  L_end_Delay_10ms
  _Delay_10ms
  L_end_Delay_100ms
  _Delay_100ms
  L_end_Delay_1sec
  _Delay_1sec
  Divide_32x32___testsus
  the_end_Divide_32x32
  Divide_32x32___divsi3
  Divide_32x32___udivsi3
  Divide_32x32_divtestb
  Divide_32x32_calcquot
  Divide_32x32_returnq
  Divide_32x32_nextbit
  Divide_32x32_iterate
  Modulus_32x32___testsus
  the_end_Modulus_32x32
  Modulus_32x32___modsi3
  Modulus_32x32___umodsi3
  Modulus_32x32_modtestb
  Modulus_32x32_calcrem
  Modulus_32x32_exitr
  Modulus_32x32___udivsi3
  Modulus_32x32_nextbit
  Modulus_32x32_iterate
  L_end__Multiply_32x32
  __Multiply_32x32
  L_end__Divide_32x32
  __Divide_32x32
  L_end__Modulus_32x32
  __Modulus_32x32
  L___Lib_PPS_p33EP512MU810__PPS_Mapping0
  L___Lib_PPS_p33EP512MU810__PPS_Mapping1
  L___Lib_PPS_p33EP512MU810__PPS_Mapping2
  L___Lib_PPS_p33EP512MU810__PPS_Mapping3
  L___Lib_PPS_p33EP512MU810__PPS_Mapping4
  L___Lib_PPS_p33EP512MU810__PPS_Mapping5
  L___Lib_PPS_p33EP512MU810__PPS_Mapping6
  L___Lib_PPS_p33EP512MU810__PPS_Mapping7
  L___Lib_PPS_p33EP512MU810__PPS_Mapping8
  L___Lib_PPS_p33EP512MU810__PPS_Mapping9
  L___Lib_PPS_p33EP512MU810__PPS_Mapping10
  L___Lib_PPS_p33EP512MU810__PPS_Mapping11
  L___Lib_PPS_p33EP512MU810__PPS_Mapping12
  L___Lib_PPS_p33EP512MU810__PPS_Mapping13
  L___Lib_PPS_p33EP512MU810__PPS_Mapping14
  L___Lib_PPS_p33EP512MU810__PPS_Mapping15
  L___Lib_PPS_p33EP512MU810__PPS_Mapping16
  L___Lib_PPS_p33EP512MU810__PPS_Mapping17
  L___Lib_PPS_p33EP512MU810__PPS_Mapping18
  L___Lib_PPS_p33EP512MU810__PPS_Mapping19
  L___Lib_PPS_p33EP512MU810__PPS_Mapping20
  L___Lib_PPS_p33EP512MU810__PPS_Mapping21
  L___Lib_PPS_p33EP512MU810__PPS_Mapping22
  L___Lib_PPS_p33EP512MU810__PPS_Mapping23
  L___Lib_PPS_p33EP512MU810__PPS_Mapping24
  L___Lib_PPS_p33EP512MU810__PPS_Mapping25
  L___Lib_PPS_p33EP512MU810__PPS_Mapping26
  L___Lib_PPS_p33EP512MU810__PPS_Mapping27
  L___Lib_PPS_p33EP512MU810__PPS_Mapping28
  L___Lib_PPS_p33EP512MU810__PPS_Mapping29
  L___Lib_PPS_p33EP512MU810__PPS_Mapping30
  L___Lib_PPS_p33EP512MU810__PPS_Mapping31
  L___Lib_PPS_p33EP512MU810__PPS_Mapping32
  L___Lib_PPS_p33EP512MU810__PPS_Mapping33
  L___Lib_PPS_p33EP512MU810__PPS_Mapping34
  L___Lib_PPS_p33EP512MU810__PPS_Mapping35
  L___Lib_PPS_p33EP512MU810__PPS_Mapping36
  L___Lib_PPS_p33EP512MU810__PPS_Mapping37
  L___Lib_PPS_p33EP512MU810__PPS_Mapping38
  L___Lib_PPS_p33EP512MU810__PPS_Mapping39
  L___Lib_PPS_p33EP512MU810__PPS_Mapping40
  L___Lib_PPS_p33EP512MU810__PPS_Mapping41
  L___Lib_PPS_p33EP512MU810__PPS_Mapping42
  L___Lib_PPS_p33EP512MU810__PPS_Mapping43
  L___Lib_PPS_p33EP512MU810__PPS_Mapping44
  L___Lib_PPS_p33EP512MU810__PPS_Mapping45
  L___Lib_PPS_p33EP512MU810__PPS_Mapping46
  L___Lib_PPS_p33EP512MU810__PPS_Mapping47
  L___Lib_PPS_p33EP512MU810__PPS_Mapping48
  L___Lib_PPS_p33EP512MU810__PPS_Mapping49
  L___Lib_PPS_p33EP512MU810__PPS_Mapping50
  L___Lib_PPS_p33EP512MU810__PPS_Mapping51
  L___Lib_PPS_p33EP512MU810__PPS_Mapping52
  L___Lib_PPS_p33EP512MU810__PPS_Mapping53
  L___Lib_PPS_p33EP512MU810__PPS_Mapping54
  L___Lib_PPS_p33EP512MU810__PPS_Mapping55
  L___Lib_PPS_p33EP512MU810__PPS_Mapping56
  L___Lib_PPS_p33EP512MU810__PPS_Mapping57
  L___Lib_PPS_p33EP512MU810__PPS_Mapping58
  L___Lib_PPS_p33EP512MU810__PPS_Mapping59
  L___Lib_PPS_p33EP512MU810__PPS_Mapping60
  L___Lib_PPS_p33EP512MU810__PPS_Mapping61
  L___Lib_PPS_p33EP512MU810__PPS_Mapping62
  L___Lib_PPS_p33EP512MU810__PPS_Mapping63
  L___Lib_PPS_p33EP512MU810__PPS_Mapping64
  L___Lib_PPS_p33EP512MU810__PPS_Mapping65
  L___Lib_PPS_p33EP512MU810__PPS_Mapping66
  L___Lib_PPS_p33EP512MU810__PPS_Mapping67
  L___Lib_PPS_p33EP512MU810__PPS_Mapping68
  L___Lib_PPS_p33EP512MU810__PPS_Mapping69
  L___Lib_PPS_p33EP512MU810__PPS_Mapping70
  L___Lib_PPS_p33EP512MU810__PPS_Mapping71
  L___Lib_PPS_p33EP512MU810__PPS_Mapping72
  L___Lib_PPS_p33EP512MU810__PPS_Mapping73
  L___Lib_PPS_p33EP512MU810__PPS_Mapping74
  L___Lib_PPS_p33EP512MU810__PPS_Mapping75
  L___Lib_PPS_p33EP512MU810__PPS_Mapping76
  L___Lib_PPS_p33EP512MU810__PPS_Mapping77
  L___Lib_PPS_p33EP512MU810__PPS_Mapping78
  L___Lib_PPS_p33EP512MU810__PPS_Mapping79
  L___Lib_PPS_p33EP512MU810__PPS_Mapping80
  L___Lib_PPS_p33EP512MU810__PPS_Mapping81
  L___Lib_PPS_p33EP512MU810__PPS_Mapping82
  L___Lib_PPS_p33EP512MU810__PPS_Mapping83
  L___Lib_PPS_p33EP512MU810__PPS_Mapping84
  L___Lib_PPS_p33EP512MU810__PPS_Mapping85
  L___Lib_PPS_p33EP512MU810__PPS_Mapping86
  L___Lib_PPS_p33EP512MU810__PPS_Mapping87
  L___Lib_PPS_p33EP512MU810__PPS_Mapping88
  L___Lib_PPS_p33EP512MU810__PPS_Mapping89
  L___Lib_PPS_p33EP512MU810__PPS_Mapping90
  L___Lib_PPS_p33EP512MU810__PPS_Mapping91
  L___Lib_PPS_p33EP512MU810__PPS_Mapping92
  L___Lib_PPS_p33EP512MU810__PPS_Mapping93
  L___Lib_PPS_p33EP512MU810__PPS_Mapping94
  L___Lib_PPS_p33EP512MU810__PPS_Mapping95
  L___Lib_PPS_p33EP512MU810__PPS_Mapping96
  L___Lib_PPS_p33EP512MU810__PPS_Mapping97
  L___Lib_PPS_p33EP512MU810__PPS_Mapping98
  L___Lib_PPS_p33EP512MU810__PPS_Mapping99
  L___Lib_PPS_p33EP512MU810__PPS_Mapping100
  L___Lib_PPS_p33EP512MU810__PPS_Mapping101
  L___Lib_PPS_p33EP512MU810__PPS_Mapping102
  L___Lib_PPS_p33EP512MU810__PPS_Mapping103
  L___Lib_PPS_p33EP512MU810__PPS_Mapping104
  L___Lib_PPS_p33EP512MU810__PPS_Mapping105
  L___Lib_PPS_p33EP512MU810__PPS_Mapping106
  L___Lib_PPS_p33EP512MU810__PPS_Mapping107
  L___Lib_PPS_p33EP512MU810__PPS_Mapping108
  L___Lib_PPS_p33EP512MU810__PPS_Mapping109
  L___Lib_PPS_p33EP512MU810__PPS_Mapping110
  L___Lib_PPS_p33EP512MU810__PPS_Mapping111
  L___Lib_PPS_p33EP512MU810__PPS_Mapping112
  L___Lib_PPS_p33EP512MU810__PPS_Mapping113
  L___Lib_PPS_p33EP512MU810__PPS_Mapping114
  L___Lib_PPS_p33EP512MU810__PPS_Mapping115
  L___Lib_PPS_p33EP512MU810__PPS_Mapping116
  L___Lib_PPS_p33EP512MU810__PPS_Mapping117
  L___Lib_PPS_p33EP512MU810__PPS_Mapping118
  L___Lib_PPS_p33EP512MU810__PPS_Mapping119
  L___Lib_PPS_p33EP512MU810__PPS_Mapping120
  L___Lib_PPS_p33EP512MU810__PPS_Mapping121
  L___Lib_PPS_p33EP512MU810__PPS_Mapping122
  L___Lib_PPS_p33EP512MU810__PPS_Mapping123
  L___Lib_PPS_p33EP512MU810__PPS_Mapping124
  L___Lib_PPS_p33EP512MU810__PPS_Mapping125
  L___Lib_PPS_p33EP512MU810__PPS_Mapping126
  L___Lib_PPS_p33EP512MU810__PPS_Mapping127
  L___Lib_PPS_p33EP512MU810__PPS_Mapping128
  L___Lib_PPS_p33EP512MU810__PPS_Mapping129
  L___Lib_PPS_p33EP512MU810__PPS_Mapping130
  L___Lib_PPS_p33EP512MU810__PPS_Mapping131
  L___Lib_PPS_p33EP512MU810__PPS_Mapping132
  L___Lib_PPS_p33EP512MU810__PPS_Mapping133
  L___Lib_PPS_p33EP512MU810__PPS_Mapping134
  L___Lib_PPS_p33EP512MU810__PPS_Mapping135
  L___Lib_PPS_p33EP512MU810__PPS_Mapping136
  L___Lib_PPS_p33EP512MU810__PPS_Mapping137
  L___Lib_PPS_p33EP512MU810__PPS_Mapping138
  L___Lib_PPS_p33EP512MU810__PPS_Mapping139
  L___Lib_PPS_p33EP512MU810__PPS_Mapping140
  L___Lib_PPS_p33EP512MU810__PPS_Mapping141
  L___Lib_PPS_p33EP512MU810__PPS_Mapping142
  L___Lib_PPS_p33EP512MU810__PPS_Mapping143
  L___Lib_PPS_p33EP512MU810__PPS_Mapping144
  L___Lib_PPS_p33EP512MU810__PPS_Mapping145
  L___Lib_PPS_p33EP512MU810__PPS_Mapping146
  L___Lib_PPS_p33EP512MU810__PPS_Mapping147
  L___Lib_PPS_p33EP512MU810__PPS_Mapping148
  L___Lib_PPS_p33EP512MU810__PPS_Mapping149
  L___Lib_PPS_p33EP512MU810__PPS_Mapping150
  L___Lib_PPS_p33EP512MU810__PPS_Mapping151
  L___Lib_PPS_p33EP512MU810__PPS_Mapping152
  L___Lib_PPS_p33EP512MU810__PPS_Mapping153
  L___Lib_PPS_p33EP512MU810__PPS_Mapping154
  L___Lib_PPS_p33EP512MU810__PPS_Mapping155
  L___Lib_PPS_p33EP512MU810__PPS_Mapping156
  L___Lib_PPS_p33EP512MU810__PPS_Mapping157
  L___Lib_PPS_p33EP512MU810__PPS_Mapping158
  L___Lib_PPS_p33EP512MU810__PPS_Mapping159
  L___Lib_PPS_p33EP512MU810__PPS_Mapping160
  L___Lib_PPS_p33EP512MU810__PPS_Mapping161
  L___Lib_PPS_p33EP512MU810__PPS_Mapping162
  L___Lib_PPS_p33EP512MU810__PPS_Mapping163
  L___Lib_PPS_p33EP512MU810__PPS_Mapping164
  L___Lib_PPS_p33EP512MU810__PPS_Mapping165
  L___Lib_PPS_p33EP512MU810__PPS_Mapping166
  L___Lib_PPS_p33EP512MU810__PPS_Mapping167
  L___Lib_PPS_p33EP512MU810__PPS_Mapping168
  L___Lib_PPS_p33EP512MU810__PPS_Mapping169
  L___Lib_PPS_p33EP512MU810__PPS_Mapping170
  L___Lib_PPS_p33EP512MU810__PPS_Mapping171
  L___Lib_PPS_p33EP512MU810__PPS_Mapping172
  L___Lib_PPS_p33EP512MU810__PPS_Mapping173
  L___Lib_PPS_p33EP512MU810__PPS_Mapping174
  L___Lib_PPS_p33EP512MU810__PPS_Mapping175
  L___Lib_PPS_p33EP512MU810__PPS_Mapping176
  L___Lib_PPS_p33EP512MU810__PPS_Mapping177
  L___Lib_PPS_p33EP512MU810__PPS_Mapping178
  L___Lib_PPS_p33EP512MU810__PPS_Mapping179
  L___Lib_PPS_p33EP512MU810__PPS_Mapping180
  L___Lib_PPS_p33EP512MU810__PPS_Mapping181
  L___Lib_PPS_p33EP512MU810__PPS_Mapping182
  L___Lib_PPS_p33EP512MU810__PPS_Mapping183
  L___Lib_PPS_p33EP512MU810__PPS_Mapping184
  L___Lib_PPS_p33EP512MU810__PPS_Mapping185
  L___Lib_PPS_p33EP512MU810__PPS_Mapping186
  L___Lib_PPS_p33EP512MU810__PPS_Mapping187
  L___Lib_PPS_p33EP512MU810__PPS_Mapping188
  L___Lib_PPS_p33EP512MU810__PPS_Mapping189
  L___Lib_PPS_p33EP512MU810__PPS_Mapping190
  L___Lib_PPS_p33EP512MU810__PPS_Mapping191
  L___Lib_PPS_p33EP512MU810__PPS_Mapping192
  L___Lib_PPS_p33EP512MU810__PPS_Mapping193
  L___Lib_PPS_p33EP512MU810__PPS_Mapping194
  L___Lib_PPS_p33EP512MU810__PPS_Mapping195
  L___Lib_PPS_p33EP512MU810__PPS_Mapping196
  L___Lib_PPS_p33EP512MU810__PPS_Mapping197
  L___Lib_PPS_p33EP512MU810__PPS_Mapping198
  L___Lib_PPS_p33EP512MU810__PPS_Mapping199
  L_end_Unlock_IOLOCK
  _Unlock_IOLOCK
  L_end_Lock_IOLOCK
  _Lock_IOLOCK
  L_end__PPS_Mapping
  __Lib_PPS_p33EP512MU810__PPS_Mapping
  L___Lib_PPS_p33EP512MU810__PPS_Mapping203
  L___Lib_PPS_p33EP512MU810__PPS_Mapping204
  L___Lib_PPS_p33EP512MU810__PPS_Mapping205
  L___Lib_PPS_p33EP512MU810__PPS_Mapping206
  L___Lib_PPS_p33EP512MU810__PPS_Mapping207
  L___Lib_PPS_p33EP512MU810__PPS_Mapping208
  L___Lib_PPS_p33EP512MU810__PPS_Mapping209
  L___Lib_PPS_p33EP512MU810__PPS_Mapping210
  L___Lib_PPS_p33EP512MU810__PPS_Mapping211
  L___Lib_PPS_p33EP512MU810__PPS_Mapping212
  L___Lib_PPS_p33EP512MU810__PPS_Mapping213
  L___Lib_PPS_p33EP512MU810__PPS_Mapping214
  L___Lib_PPS_p33EP512MU810__PPS_Mapping215
  L___Lib_PPS_p33EP512MU810__PPS_Mapping216
  L___Lib_PPS_p33EP512MU810__PPS_Mapping217
  L___Lib_PPS_p33EP512MU810__PPS_Mapping218
  L___Lib_PPS_p33EP512MU810__PPS_Mapping219
  L___Lib_PPS_p33EP512MU810__PPS_Mapping220
  L___Lib_PPS_p33EP512MU810__PPS_Mapping221
  L___Lib_PPS_p33EP512MU810__PPS_Mapping222
  L___Lib_PPS_p33EP512MU810__PPS_Mapping223
  L___Lib_PPS_p33EP512MU810__PPS_Mapping224
  L___Lib_PPS_p33EP512MU810__PPS_Mapping225
  L___Lib_PPS_p33EP512MU810__PPS_Mapping226
  L___Lib_PPS_p33EP512MU810__PPS_Mapping227
  L___Lib_PPS_p33EP512MU810__PPS_Mapping228
  L___Lib_PPS_p33EP512MU810__PPS_Mapping229
  L___Lib_PPS_p33EP512MU810__PPS_Mapping230
  L___Lib_PPS_p33EP512MU810__PPS_Mapping231
  L___Lib_PPS_p33EP512MU810__PPS_Mapping232
  L___Lib_PPS_p33EP512MU810__PPS_Mapping233
  L___Lib_PPS_p33EP512MU810__PPS_Mapping234
  L___Lib_PPS_p33EP512MU810__PPS_Mapping235
  L___Lib_PPS_p33EP512MU810__PPS_Mapping236
  L___Lib_PPS_p33EP512MU810__PPS_Mapping237
  L___Lib_PPS_p33EP512MU810__PPS_Mapping238
  L___Lib_PPS_p33EP512MU810__PPS_Mapping239
  L___Lib_PPS_p33EP512MU810__PPS_Mapping240
  L___Lib_PPS_p33EP512MU810__PPS_Mapping241
  L___Lib_PPS_p33EP512MU810__PPS_Mapping242
  L___Lib_PPS_p33EP512MU810__PPS_Mapping243
  L___Lib_PPS_p33EP512MU810__PPS_Mapping244
  L___Lib_PPS_p33EP512MU810__PPS_Mapping245
  L___Lib_PPS_p33EP512MU810__PPS_Mapping246
  L___Lib_PPS_p33EP512MU810__PPS_Mapping247
  L___Lib_PPS_p33EP512MU810__PPS_Mapping248
  L___Lib_PPS_p33EP512MU810__PPS_Mapping249
  L___Lib_PPS_p33EP512MU810__PPS_Mapping250
  L___Lib_PPS_p33EP512MU810__PPS_Mapping251
  L___Lib_PPS_p33EP512MU810__PPS_Mapping252
  L___Lib_PPS_p33EP512MU810__PPS_Mapping253
  L___Lib_PPS_p33EP512MU810__PPS_Mapping254
  L___Lib_PPS_p33EP512MU810__PPS_Mapping255
  L___Lib_PPS_p33EP512MU810__PPS_Mapping256
  L___Lib_PPS_p33EP512MU810__PPS_Mapping257
  L___Lib_PPS_p33EP512MU810__PPS_Mapping258
  L___Lib_PPS_p33EP512MU810__PPS_Mapping259
  L___Lib_PPS_p33EP512MU810__PPS_Mapping260
  L___Lib_PPS_p33EP512MU810__PPS_Mapping261
  L___Lib_PPS_p33EP512MU810__PPS_Mapping262
  L___Lib_PPS_p33EP512MU810__PPS_Mapping263
  L___Lib_PPS_p33EP512MU810__PPS_Mapping264
  L___Lib_PPS_p33EP512MU810__PPS_Mapping265
  L___Lib_PPS_p33EP512MU810__PPS_Mapping266
  L___Lib_PPS_p33EP512MU810__PPS_Mapping267
  L___Lib_PPS_p33EP512MU810__PPS_Mapping268
  L___Lib_PPS_p33EP512MU810__PPS_Mapping269
  L___Lib_PPS_p33EP512MU810__PPS_Mapping270
  L___Lib_PPS_p33EP512MU810__PPS_Mapping271
  L___Lib_PPS_p33EP512MU810__PPS_Mapping272
  L___Lib_PPS_p33EP512MU810__PPS_Mapping273
  L___Lib_PPS_p33EP512MU810__PPS_Mapping274
  L___Lib_PPS_p33EP512MU810__PPS_Mapping275
  L___Lib_PPS_p33EP512MU810__PPS_Mapping276
  L___Lib_PPS_p33EP512MU810__PPS_Mapping277
  L___Lib_PPS_p33EP512MU810__PPS_Mapping278
  L___Lib_PPS_p33EP512MU810__PPS_Mapping279
  L___Lib_PPS_p33EP512MU810__PPS_Mapping280
  L___Lib_PPS_p33EP512MU810__PPS_Mapping281
  L___Lib_PPS_p33EP512MU810__PPS_Mapping282
  L___Lib_PPS_p33EP512MU810__PPS_Mapping283
  L___Lib_PPS_p33EP512MU810__PPS_Mapping284
  L___Lib_PPS_p33EP512MU810__PPS_Mapping285
  L___Lib_PPS_p33EP512MU810__PPS_Mapping286
  L___Lib_PPS_p33EP512MU810__PPS_Mapping287
  L___Lib_PPS_p33EP512MU810__PPS_Mapping288
  L___Lib_PPS_p33EP512MU810__PPS_Mapping289
  L___Lib_PPS_p33EP512MU810__PPS_Mapping290
  L___Lib_PPS_p33EP512MU810__PPS_Mapping291
  L___Lib_PPS_p33EP512MU810__PPS_Mapping292
  L___Lib_PPS_p33EP512MU810__PPS_Mapping293
  L___Lib_PPS_p33EP512MU810__PPS_Mapping294
  L___Lib_PPS_p33EP512MU810__PPS_Mapping295
  L___Lib_PPS_p33EP512MU810__PPS_Mapping296
  L___Lib_PPS_p33EP512MU810__PPS_Mapping297
  L___Lib_PPS_p33EP512MU810__PPS_Mapping298
  L___Lib_PPS_p33EP512MU810__PPS_Mapping299
  L___Lib_PPS_p33EP512MU810__PPS_Mapping300
  L___Lib_PPS_p33EP512MU810__PPS_Mapping301
  L___Lib_PPS_p33EP512MU810__PPS_Mapping302
  L___Lib_PPS_p33EP512MU810__PPS_Mapping303
  L___Lib_PPS_p33EP512MU810__PPS_Mapping304
  L___Lib_PPS_p33EP512MU810__PPS_Mapping305
  L___Lib_PPS_p33EP512MU810__PPS_Mapping306
  L___Lib_PPS_p33EP512MU810__PPS_Mapping307
  L___Lib_PPS_p33EP512MU810__PPS_Mapping308
  L___Lib_PPS_p33EP512MU810__PPS_Mapping309
  L___Lib_PPS_p33EP512MU810__PPS_Mapping310
  L___Lib_PPS_p33EP512MU810__PPS_Mapping311
  L___Lib_PPS_p33EP512MU810__PPS_Mapping312
  L___Lib_PPS_p33EP512MU810__PPS_Mapping313
  L___Lib_PPS_p33EP512MU810__PPS_Mapping314
  L___Lib_PPS_p33EP512MU810__PPS_Mapping315
  L___Lib_PPS_p33EP512MU810__PPS_Mapping316
  L___Lib_PPS_p33EP512MU810__PPS_Mapping317
  L___Lib_PPS_p33EP512MU810__PPS_Mapping318
  L___Lib_PPS_p33EP512MU810__PPS_Mapping319
  L___Lib_PPS_p33EP512MU810__PPS_Mapping320
  L___Lib_PPS_p33EP512MU810__PPS_Mapping321
  L___Lib_PPS_p33EP512MU810__PPS_Mapping322
  L___Lib_PPS_p33EP512MU810__PPS_Mapping323
  L___Lib_PPS_p33EP512MU810__PPS_Mapping324
  L___Lib_PPS_p33EP512MU810__PPS_Mapping325
  L___Lib_PPS_p33EP512MU810__PPS_Mapping326
  L___Lib_PPS_p33EP512MU810__PPS_Mapping327
  L___Lib_PPS_p33EP512MU810__PPS_Mapping328
  L___Lib_PPS_p33EP512MU810__PPS_Mapping329
  L___Lib_PPS_p33EP512MU810__PPS_Mapping330
  L___Lib_PPS_p33EP512MU810__PPS_Mapping331
  L___Lib_PPS_p33EP512MU810__PPS_Mapping332
  L___Lib_PPS_p33EP512MU810__PPS_Mapping333
  L___Lib_PPS_p33EP512MU810__PPS_Mapping334
  L___Lib_PPS_p33EP512MU810__PPS_Mapping335
  L___Lib_PPS_p33EP512MU810__PPS_Mapping336
  L___Lib_PPS_p33EP512MU810__PPS_Mapping337
  L___Lib_PPS_p33EP512MU810__PPS_Mapping338
  L___Lib_PPS_p33EP512MU810__PPS_Mapping339
  L___Lib_PPS_p33EP512MU810__PPS_Mapping340
  L___Lib_PPS_p33EP512MU810__PPS_Mapping341
  L___Lib_PPS_p33EP512MU810__PPS_Mapping342
  L___Lib_PPS_p33EP512MU810__PPS_Mapping343
  L___Lib_PPS_p33EP512MU810__PPS_Mapping344
  L___Lib_PPS_p33EP512MU810__PPS_Mapping345
  L___Lib_PPS_p33EP512MU810__PPS_Mapping346
  L___Lib_PPS_p33EP512MU810__PPS_Mapping347
  L___Lib_PPS_p33EP512MU810__PPS_Mapping348
  L___Lib_PPS_p33EP512MU810__PPS_Mapping349
  L___Lib_PPS_p33EP512MU810__PPS_Mapping350
  L___Lib_PPS_p33EP512MU810__PPS_Mapping351
  L___Lib_PPS_p33EP512MU810__PPS_Mapping352
  L___Lib_PPS_p33EP512MU810__PPS_Mapping353
  L___Lib_PPS_p33EP512MU810__PPS_Mapping354
  L___Lib_PPS_p33EP512MU810__PPS_Mapping355
  L___Lib_PPS_p33EP512MU810__PPS_Mapping356
  L___Lib_PPS_p33EP512MU810__PPS_Mapping357
  L___Lib_PPS_p33EP512MU810__PPS_Mapping358
  L___Lib_PPS_p33EP512MU810__PPS_Mapping359
  L___Lib_PPS_p33EP512MU810__PPS_Mapping360
  L___Lib_PPS_p33EP512MU810__PPS_Mapping361
  L___Lib_PPS_p33EP512MU810__PPS_Mapping362
  L___Lib_PPS_p33EP512MU810__PPS_Mapping363
  L___Lib_PPS_p33EP512MU810__PPS_Mapping364
  L___Lib_PPS_p33EP512MU810__PPS_Mapping365
  L___Lib_PPS_p33EP512MU810__PPS_Mapping366
  L___Lib_PPS_p33EP512MU810__PPS_Mapping367
  L___Lib_PPS_p33EP512MU810__PPS_Mapping368
  L___Lib_PPS_p33EP512MU810__PPS_Mapping369
  L___Lib_PPS_p33EP512MU810__PPS_Mapping370
  L___Lib_PPS_p33EP512MU810__PPS_Mapping371
  L___Lib_PPS_p33EP512MU810__PPS_Mapping372
  L___Lib_PPS_p33EP512MU810__PPS_Mapping373
  L___Lib_PPS_p33EP512MU810__PPS_Mapping374
  L___Lib_PPS_p33EP512MU810__PPS_Mapping375
  L___Lib_PPS_p33EP512MU810__PPS_Mapping376
  L___Lib_PPS_p33EP512MU810__PPS_Mapping377
  L___Lib_PPS_p33EP512MU810__PPS_Mapping378
  L___Lib_PPS_p33EP512MU810__PPS_Mapping379
  L___Lib_PPS_p33EP512MU810__PPS_Mapping380
  L___Lib_PPS_p33EP512MU810__PPS_Mapping381
  L___Lib_PPS_p33EP512MU810__PPS_Mapping382
  L___Lib_PPS_p33EP512MU810__PPS_Mapping383
  L___Lib_PPS_p33EP512MU810__PPS_Mapping384
  L___Lib_PPS_p33EP512MU810__PPS_Mapping385
  L___Lib_PPS_p33EP512MU810__PPS_Mapping386
  L___Lib_PPS_p33EP512MU810__PPS_Mapping387
  L___Lib_PPS_p33EP512MU810__PPS_Mapping388
  L___Lib_PPS_p33EP512MU810__PPS_Mapping389
  L___Lib_PPS_p33EP512MU810__PPS_Mapping390
  L___Lib_PPS_p33EP512MU810__PPS_Mapping391
  L___Lib_PPS_p33EP512MU810__PPS_Mapping392
  L___Lib_PPS_p33EP512MU810__PPS_Mapping393
  L_end_PPS_Mapping
  _PPS_Mapping
  L_end_PPS_Mapping_NoLock
  _PPS_Mapping_NoLock
  L_PWM_Init0
  L_PWM_Init1
  L_PWM_Init2
  L_PWM_Init3
  L_PWM_Init4
  L_PWM_Init5
  L_PWM_Init6
  L_PWM_Init7
  L_PWM_Init8
  L_PWM_Init9
  L_PWM_Init10
  L_PWM_Init11
  L_PWM_Init12
  L_PWM_Init13
  L_PWM_Init14
  L_PWM_Init15
  L_end_Pwm_Calc_Period
  __Lib_PWM_P24EPxxxGP_GU_81x_P33EPxxxGP_MC_MU_8xx_Pwm_Calc_Period
  L_end_PWM_Init
  _PWM_Init
  L__PWM_Init18
  L__PWM_Init19
  L__PWM_Init20
  L__PWM_Init21
  L__PWM_Init22
  L__PWM_Init23
  L__PWM_Init24
  L__PWM_Init25
  L__PWM_Init26
  L_end_PWM_Start
  _PWM_Start
  L_end_PWM_Stop
  _PWM_Stop
  L_end_PWM_Set_Duty
  _PWM_Set_Duty
  L_SPI1_Read0
  L_SPI1_Read1
  L_SPI1_Read2
  L_SPI1_Read3
  L_SPI2_Read4
  L_SPI2_Read5
  L_SPI2_Read6
  L_SPI2_Read7
  L_SPI3_Read8
  L_SPI3_Read9
  L_SPI3_Read10
  L_SPI3_Read11
  L_end_SPI1_Read
  _SPI1_Read
  L_end_SPI1_Write
  _SPI1_Write
  L_end_SPI1_Init_Advanced
  _SPI1_Init_Advanced
  L_end_SPI1_Init
  _SPI1_Init
  L_end_SPI2_Read
  _SPI2_Read
  L_end_SPI2_Write
  _SPI2_Write
  L_end_SPI2_Init_Advanced
  _SPI2_Init_Advanced
  L_end_SPI2_Init
  _SPI2_Init
  L_end_SPI3_Read
  _SPI3_Read
  L_end_SPI3_Write
  _SPI3_Write
  L_end_SPI3_Init_Advanced
  _SPI3_Init_Advanced
  L_end_SPI3_Init
  _SPI3_Init
  L_end_SPI_Set_Active
  _SPI_Set_Active
  L_end_SPI_Read
  _SPI_Read
  L_end_SPI_Write
  _SPI_Write
  L_UART1_Write0
  L_UART1_Write1
  L_UART1_Write_Text2
  L_UART1_Write_Text3
  L_UART1_Read_Text4
  L_UART1_Read_Text5
  L_UART1_Read_Text6
  L_UART1_Read_Text7
  L_UART1_Read_Text8
  L_UART1_Read_Text9
  L_UART1_Read_Text10
  L_UART1_Read_Text11
  L_UART1_Read_Text12
  L_UART1_Init13
  L_UART1_Init14
  L_UART1_Init15
  L_UART1_Init_Advanced16
  L_UART1_Init_Advanced17
  L_UART1_Init_Advanced18
  L_UART1_Init_Advanced19
  L_UART1_Init_Advanced20
  L_UART1_Init_Advanced21
  L_UART1_Init_Advanced22
  L_UART1_Init_Advanced23
  L_UART1_Init_Advanced24
  L_UART2_Write25
  L_UART2_Write26
  L_UART2_Write_Text27
  L_UART2_Write_Text28
  L_UART2_Read_Text29
  L_UART2_Read_Text30
  L_UART2_Read_Text31
  L_UART2_Read_Text32
  L_UART2_Read_Text33
  L_UART2_Read_Text34
  L_UART2_Read_Text35
  L_UART2_Read_Text36
  L_UART2_Read_Text37
  L_UART2_Init38
  L_UART2_Init39
  L_UART2_Init40
  L_UART2_Init_Advanced41
  L_UART2_Init_Advanced42
  L_UART2_Init_Advanced43
  L_UART2_Init_Advanced44
  L_UART2_Init_Advanced45
  L_UART2_Init_Advanced46
  L_UART2_Init_Advanced47
  L_UART2_Init_Advanced48
  L_UART2_Init_Advanced49
  L_UART3_Write50
  L_UART3_Write51
  L_UART3_Write_Text52
  L_UART3_Write_Text53
  L_UART3_Read_Text54
  L_UART3_Read_Text55
  L_UART3_Read_Text56
  L_UART3_Read_Text57
  L_UART3_Read_Text58
  L_UART3_Read_Text59
  L_UART3_Read_Text60
  L_UART3_Read_Text61
  L_UART3_Read_Text62
  L_UART3_Init63
  L_UART3_Init64
  L_UART3_Init65
  L_UART3_Init_Advanced66
  L_UART3_Init_Advanced67
  L_UART3_Init_Advanced68
  L_UART3_Init_Advanced69
  L_UART3_Init_Advanced70
  L_UART3_Init_Advanced71
  L_UART3_Init_Advanced72
  L_UART3_Init_Advanced73
  L_UART3_Init_Advanced74
  L_UART4_Write75
  L_UART4_Write76
  L_UART4_Write_Text77
  L_UART4_Write_Text78
  L_UART4_Read_Text79
  L_UART4_Read_Text80
  L_UART4_Read_Text81
  L_UART4_Read_Text82
  L_UART4_Read_Text83
  L_UART4_Read_Text84
  L_UART4_Read_Text85
  L_UART4_Read_Text86
  L_UART4_Read_Text87
  L_UART4_Init88
  L_UART4_Init89
  L_UART4_Init90
  L_UART4_Init_Advanced91
  L_UART4_Init_Advanced92
  L_UART4_Init_Advanced93
  L_UART4_Init_Advanced94
  L_UART4_Init_Advanced95
  L_UART4_Init_Advanced96
  L_UART4_Init_Advanced97
  L_UART4_Init_Advanced98
  L_UART4_Init_Advanced99
  L_UART_Write_Text100
  L_UART_Write_Text101
  L_UART_Read_Text102
  L_UART_Read_Text103
  L_UART_Read_Text104
  L_UART_Read_Text105
  L_UART_Read_Text106
  L_UART_Read_Text107
  L_UART_Read_Text108
  L_UART_Read_Text109
  L_UART_Read_Text110
  L__UART1_Read_Text111
  L__UART1_Init112
  L__UART1_Init113
  L__UART1_Init114
  L__UART2_Read_Text115
  L__UART2_Init116
  L__UART2_Init117
  L__UART2_Init118
  L__UART3_Read_Text119
  L__UART3_Init120
  L__UART3_Init121
  L__UART3_Init122
  L__UART4_Read_Text123
  L__UART4_Init124
  L__UART4_Init125
  L__UART4_Init126
  L_end_UART1_Write
  _UART1_Write
  L_end_UART1_Write_Text
  _UART1_Write_Text
  L__UART1_Write_Text129
  L_end_UART1_Data_Ready
  _UART1_Data_Ready
  L_end_UART1_Read
  _UART1_Read
  L_end_UART1_Read_Text
  _UART1_Read_Text
  L__UART1_Read_Text133
  L__UART1_Read_Text134
  L__UART1_Read_Text135
  L__UART1_Read_Text136
  L__UART1_Read_Text137
  L__UART1_Read_Text138
  L_end_UART1_Tx_Idle
  _UART1_Tx_Idle
  L_end_UART1_Init
  _UART1_Init
  L__UART1_Init141
  L__UART1_Init142
  L__UART1_Init143
  L__UART1_Init144
  L__UART1_Init145
  L__UART1_Init146
  L__UART1_Init147
  L_end_UART1_Init_Advanced
  _UART1_Init_Advanced
  L__UART1_Init_Advanced149
  L__UART1_Init_Advanced150
  L__UART1_Init_Advanced151
  L__UART1_Init_Advanced152
  L__UART1_Init_Advanced153
  L__UART1_Init_Advanced154
  L__UART1_Init_Advanced155
  L__UART1_Init_Advanced156
  L__UART1_Init_Advanced157
  L__UART1_Init_Advanced158
  L__UART1_Init_Advanced159
  L__UART1_Init_Advanced160
  L__UART1_Init_Advanced161
  L__UART1_Init_Advanced162
  L__UART1_Init_Advanced163
  L_end_UART2_Write
  _UART2_Write
  L_end_UART2_Write_Text
  _UART2_Write_Text
  L__UART2_Write_Text166
  L_end_UART2_Data_Ready
  _UART2_Data_Ready
  L_end_UART2_Read
  _UART2_Read
  L_end_UART2_Read_Text
  _UART2_Read_Text
  L__UART2_Read_Text170
  L__UART2_Read_Text171
  L__UART2_Read_Text172
  L__UART2_Read_Text173
  L__UART2_Read_Text174
  L__UART2_Read_Text175
  L_end_UART2_Tx_Idle
  _UART2_Tx_Idle
  L_end_UART2_Init
  _UART2_Init
  L__UART2_Init178
  L__UART2_Init179
  L__UART2_Init180
  L__UART2_Init181
  L__UART2_Init182
  L__UART2_Init183
  L__UART2_Init184
  L_end_UART2_Init_Advanced
  _UART2_Init_Advanced
  L__UART2_Init_Advanced186
  L__UART2_Init_Advanced187
  L__UART2_Init_Advanced188
  L__UART2_Init_Advanced189
  L__UART2_Init_Advanced190
  L__UART2_Init_Advanced191
  L__UART2_Init_Advanced192
  L__UART2_Init_Advanced193
  L__UART2_Init_Advanced194
  L__UART2_Init_Advanced195
  L__UART2_Init_Advanced196
  L__UART2_Init_Advanced197
  L__UART2_Init_Advanced198
  L__UART2_Init_Advanced199
  L__UART2_Init_Advanced200
  L_end_UART3_Write
  _UART3_Write
  L_end_UART3_Write_Text
  _UART3_Write_Text
  L__UART3_Write_Text203
  L_end_UART3_Data_Ready
  _UART3_Data_Ready
  L_end_UART3_Read
  _UART3_Read
  L_end_UART3_Read_Text
  _UART3_Read_Text
  L__UART3_Read_Text207
  L__UART3_Read_Text208
  L__UART3_Read_Text209
  L__UART3_Read_Text210
  L__UART3_Read_Text211
  L__UART3_Read_Text212
  L_end_UART3_Tx_Idle
  _UART3_Tx_Idle
  L_end_UART3_Init
  _UART3_Init
  L__UART3_Init215
  L__UART3_Init216
  L__UART3_Init217
  L__UART3_Init218
  L__UART3_Init219
  L__UART3_Init220
  L__UART3_Init221
  L_end_UART3_Init_Advanced
  _UART3_Init_Advanced
  L__UART3_Init_Advanced223
  L__UART3_Init_Advanced224
  L__UART3_Init_Advanced225
  L__UART3_Init_Advanced226
  L__UART3_Init_Advanced227
  L__UART3_Init_Advanced228
  L__UART3_Init_Advanced229
  L__UART3_Init_Advanced230
  L__UART3_Init_Advanced231
  L__UART3_Init_Advanced232
  L__UART3_Init_Advanced233
  L__UART3_Init_Advanced234
  L__UART3_Init_Advanced235
  L__UART3_Init_Advanced236
  L__UART3_Init_Advanced237
  L_end_UART4_Write
  _UART4_Write
  L_end_UART4_Write_Text
  _UART4_Write_Text
  L__UART4_Write_Text240
  L_end_UART4_Data_Ready
  _UART4_Data_Ready
  L_end_UART4_Read
  _UART4_Read
  L_end_UART4_Read_Text
  _UART4_Read_Text
  L__UART4_Read_Text244
  L__UART4_Read_Text245
  L__UART4_Read_Text246
  L__UART4_Read_Text247
  L__UART4_Read_Text248
  L__UART4_Read_Text249
  L_end_UART4_Tx_Idle
  _UART4_Tx_Idle
  L_end_UART4_Init
  _UART4_Init
  L__UART4_Init252
  L__UART4_Init253
  L__UART4_Init254
  L__UART4_Init255
  L__UART4_Init256
  L__UART4_Init257
  L__UART4_Init258
  L_end_UART4_Init_Advanced
  _UART4_Init_Advanced
  L__UART4_Init_Advanced260
  L__UART4_Init_Advanced261
  L__UART4_Init_Advanced262
  L__UART4_Init_Advanced263
  L__UART4_Init_Advanced264
  L__UART4_Init_Advanced265
  L__UART4_Init_Advanced266
  L__UART4_Init_Advanced267
  L__UART4_Init_Advanced268
  L__UART4_Init_Advanced269
  L__UART4_Init_Advanced270
  L__UART4_Init_Advanced271
  L__UART4_Init_Advanced272
  L__UART4_Init_Advanced273
  L__UART4_Init_Advanced274
  L_end_UART_Set_Active
  _UART_Set_Active
  L_end_UART_Write
  _UART_Write
  L_end_UART_Write_Text
  _UART_Write_Text
  L__UART_Write_Text278
  L_end_UART_Read
  _UART_Read
  L_end_UART_Data_Ready
  _UART_Data_Ready
  L_end_UART_Read_Text
  _UART_Read_Text
  L__UART_Read_Text282
  L__UART_Read_Text283
  L__UART_Read_Text284
  L__UART_Read_Text285
  L__UART_Read_Text286
  L__UART_Read_Text287
  L_end_UART_Tx_Idle
  _UART_Tx_Idle
  L_initBufferchipUART0
  L_BufferChipInterrupt2
  L_BufferChipInterrupt3
  L_BufferChipInterrupt4
  L_BufferChipInterrupt6
  L_BufferChipInterrupt7
  L_initBufferchipSPI8
  L_initScreenChipCommunication10
  L_ScreenChipInterrupt12
  L_ScreenChipInterrupt13
  L_ScreenChipInterrupt14
  L_ScreenChipInterrupt15
  L_ScreenChipInterrupt16
  L_ScreenChipInterrupt17
  L_ScreenChipInterrupt18
  L_ScreenChipInterrupt19
  L_ScreenChipInterrupt20
  L_ScreenChipInterrupt21
  L_ScreenChipInterrupt22
  L_initLaz23
  L_LazInterrupt25
  L_LazInterrupt26
  L_init9DOF27
  L_init9DOF28
  L_init9DOF29
  L_init9DOF30
  L_init9DOF32
  L_DOFInterrupt34
  L_initAll35
  L_getRQEIPOS37
  L_getRQEIPOS38
  L_getRQEIPOS39
  L_getRQEIPOS40
  L_sampleOnce41
  L_sampleOnce42
  L_sampleOnce43
  L_sampleOnce44
  L_sampleOnce46
  L_sampleOnce47
  L_sampleOnce48
  L_sampleOnce50
  L_sampleOnce51
  L_sendToBuffer53
  L_sendToBuffer54
  L_logsendToScreen55
  L_logsendToScreen56
  L_logsendToScreen57
  L_logsendToScreen58
  L_moveWorm59
  L_moveWorm60
  L_main61
  L_main63
  L_main64
  L_main65
  L_main66
  L_main68
  L_main70
  L_main71
  L_main72
  L_main73
  L_main74
  L_main75
  L_main77
  L_main78
  L_main80
  L_main82
  L_main84
  L_main86
  L_main88
  L_main90
  L_main92
  L_main94
  L_main96
  L_main97
  L_main98
  L_main99
  L_main100
  L__getRQEIPOS101
  L__getRQEIPOS102
  L__getRQEIPOS103
  L_end_initChip
  _initChip
  L_end_mapPins
  _mapPins
  L_end_InitTimer1
  _InitTimer1
  L_end_Timer1Interrupt
  _Timer1Interrupt
  L_end_initBufferchipUART
  _initBufferchipUART
  L_end_BufferChipInterrupt
  _BufferChipInterrupt
  L__BufferChipInterrupt110
  L__BufferChipInterrupt111
  L__BufferChipInterrupt112
  L__BufferChipInterrupt113
  L_end_initBufferchipSPI
  _initBufferchipSPI
  L_end_initScreenChipCommunication
  _initScreenChipCommunication
  L_end_ScreenChipInterrupt
  _ScreenChipInterrupt
  L__ScreenChipInterrupt117
  L__ScreenChipInterrupt118
  L__ScreenChipInterrupt119
  L__ScreenChipInterrupt120
  L__ScreenChipInterrupt121
  L__ScreenChipInterrupt122
  L__ScreenChipInterrupt123
  L_end_initLaz
  _initLaz
  L_end_LazInterrupt
  _LazInterrupt
  L__LazInterrupt126
  L__LazInterrupt127
  L_end_init9DOF
  _init9DOF
  L__init9DOF129
  L_end_DOFInterrupt
  _DOFInterrupt
  L__DOFInterrupt131
  L_end_initAcc
  _initAcc
  L_end_initRollingQEI
  _initRollingQEI
  L_end_initInchWormQEI
  _initInchWormQEI
  L_end_initMotor
  _initMotor
  L_end_initAll
  _initAll
  L_end_resetAll
  _resetAll
  L_end_getRQEIPOS
  _getRQEIPOS
  L__getRQEIPOS139
  L__getRQEIPOS140
  L_end_getIQEIPOS
  _getIQEIPOS
  L_end_getLaz
  _getLaz
  L_end_get9DOF
  _get9DOF
  L_end_sampleOnce
  _sampleOnce
  L__sampleOnce145
  L__sampleOnce146
  L__sampleOnce147
  L__sampleOnce148
  L_end_sendToBuffer
  _sendToBuffer
  L__sendToBuffer150
  L__sendToBuffer151
  L__sendToBuffer152
  L__sendToBuffer153
  L__sendToBuffer154
  L__sendToBuffer155
  L__sendToBuffer156
  L__sendToBuffer157
  L__sendToBuffer158
  L__sendToBuffer159
  L__sendToBuffer160
  L__sendToBuffer161
  L_end_smpsendToScreen
  _smpsendToScreen
  L__smpsendToScreen163
  L__smpsendToScreen164
  L__smpsendToScreen165
  L__smpsendToScreen166
  L_end_logsendToScreen
  _logsendToScreen
  L__logsendToScreen168
  L__logsendToScreen169
  L__logsendToScreen170
  L__logsendToScreen171
  L__logsendToScreen172
  L__logsendToScreen173
  L__logsendToScreen174
  L__logsendToScreen175
  L__logsendToScreen176
  L_end_moveWorm
  _moveWorm
  L__moveWorm178
  L_end_stopWorm
  _stopWorm
  L_end_main
  _main
  L__main181
  L__main182
  L__main183
  L__main184
  L__main185
  L__main186
  L__main187
  L__main188
  L__main189
  L__main_end_loop
  L_initBufferchipUART0
  L_BufferChipInterrupt2
  L_BufferChipInterrupt3
  L_BufferChipInterrupt4
  L_BufferChipInterrupt6
  L_BufferChipInterrupt7
  L_initBufferchipSPI8
  L_initScreenChipCommunication10
  L_ScreenChipInterrupt12
  L_ScreenChipInterrupt13
  L_ScreenChipInterrupt14
  L_ScreenChipInterrupt15
  L_ScreenChipInterrupt16
  L_ScreenChipInterrupt17
  L_ScreenChipInterrupt18
  L_ScreenChipInterrupt19
  L_ScreenChipInterrupt20
  L_ScreenChipInterrupt21
  L_ScreenChipInterrupt22
  L_initLaz23
  L_LazInterrupt25
  L_LazInterrupt26
  L_init9DOF27
  L_init9DOF28
  L_init9DOF29
  L_init9DOF30
  L_init9DOF32
  L_DOFInterrupt34
  L_initAll35
  L_getRQEIPOS37
  L_getRQEIPOS38
  L_getRQEIPOS39
  L_getRQEIPOS40
  L_sampleOnce41
  L_sampleOnce42
  L_sampleOnce43
  L_sampleOnce44
  L_sampleOnce46
  L_sampleOnce47
  L_sampleOnce48
  L_sampleOnce50
  L_sampleOnce51
  L_sendToBuffer53
  L_sendToBuffer54
  L_logsendToScreen55
  L_logsendToScreen56
  L_logsendToScreen57
  L_logsendToScreen58
  L_moveWorm59
  L_moveWorm60
  L_main61
  L_main63
  L_main64
  L_main65
  L_main66
  L_main68
  L_main70
  L_main71
  L_main72
  L_main73
  L_main74
  L_main75
  L_main77
  L_main78
  L_main80
  L_main82
  L_main84
  L_main86
  L_main88
  L_main90
  L_main92
  L_main94
  L_main96
  L_main97
  L_main98
  L_main99
  L_main100
  L__getRQEIPOS101
  L__getRQEIPOS102
  L__getRQEIPOS103
  L_end_initChip
  _initChip
  L_end_mapPins
  _mapPins
  L_end_InitTimer1
  _InitTimer1
  L_end_Timer1Interrupt
  _Timer1Interrupt
  L_end_initBufferchipUART
  _initBufferchipUART
  L_end_BufferChipInterrupt
  _BufferChipInterrupt
  L__BufferChipInterrupt110
  L__BufferChipInterrupt111
  L__BufferChipInterrupt112
  L__BufferChipInterrupt113
  L_end_initBufferchipSPI
  _initBufferchipSPI
  L_end_initScreenChipCommunication
  _initScreenChipCommunication
  L_end_ScreenChipInterrupt
  _ScreenChipInterrupt
  L__ScreenChipInterrupt117
  L__ScreenChipInterrupt118
  L__ScreenChipInterrupt119
  L__ScreenChipInterrupt120
  L__ScreenChipInterrupt121
  L__ScreenChipInterrupt122
  L__ScreenChipInterrupt123
  L_end_initLaz
  _initLaz
  L_end_LazInterrupt
  _LazInterrupt
  L__LazInterrupt126
  L__LazInterrupt127
  L_end_init9DOF
  _init9DOF
  L__init9DOF129
  L_end_DOFInterrupt
  _DOFInterrupt
  L__DOFInterrupt131
  L_end_initAcc
  _initAcc
  L_end_initRollingQEI
  _initRollingQEI
  L_end_initInchWormQEI
  _initInchWormQEI
  L_end_initMotor
  _initMotor
  L_end_initAll
  _initAll
  L_end_resetAll
  _resetAll
  L_end_getRQEIPOS
  _getRQEIPOS
  L__getRQEIPOS139
  L__getRQEIPOS140
  L_end_getIQEIPOS
  _getIQEIPOS
  L_end_getLaz
  _getLaz
  L_end_get9DOF
  _get9DOF
  L_end_sampleOnce
  _sampleOnce
  L__sampleOnce145
  L__sampleOnce146
  L__sampleOnce147
  L__sampleOnce148
  L_end_sendToBuffer
  _sendToBuffer
  L__sendToBuffer150
  L__sendToBuffer151
  L__sendToBuffer152
  L__sendToBuffer153
  L__sendToBuffer154
  L__sendToBuffer155
  L__sendToBuffer156
  L__sendToBuffer157
  L__sendToBuffer158
  L__sendToBuffer159
  L__sendToBuffer160
  L__sendToBuffer161
  L_end_smpsendToScreen
  _smpsendToScreen
  L__smpsendToScreen163
  L__smpsendToScreen164
  L__smpsendToScreen165
  L__smpsendToScreen166
  L_end_logsendToScreen
  _logsendToScreen
  L__logsendToScreen168
  L__logsendToScreen169
  L__logsendToScreen170
  L__logsendToScreen171
  L__logsendToScreen172
  L__logsendToScreen173
  L__logsendToScreen174
  L__logsendToScreen175
  L__logsendToScreen176
  L_end_moveWorm
  _moveWorm
  L__moveWorm178
  L_end_stopWorm
  _stopWorm
  L_end_main
  _main
  L__main181
  L__main182
  L__main183
  L__main184
  L__main185
  L__main186
  L__main187
  L__main188
  L__main189
  L__main_end_loop
  L_initBufferchipUART0
  L_BufferChipInterrupt2
  L_BufferChipInterrupt3
  L_BufferChipInterrupt4
  L_BufferChipInterrupt6
  L_BufferChipInterrupt7
  L_initBufferchipSPI8
  L_initScreenChipCommunication10
  L_ScreenChipInterrupt12
  L_ScreenChipInterrupt13
  L_ScreenChipInterrupt14
  L_ScreenChipInterrupt15
  L_ScreenChipInterrupt16
  L_ScreenChipInterrupt17
  L_ScreenChipInterrupt18
  L_ScreenChipInterrupt19
  L_ScreenChipInterrupt20
  L_ScreenChipInterrupt21
  L_ScreenChipInterrupt22
  L_initLaz23
  L_LazInterrupt25
  L_LazInterrupt26
  L_init9DOF27
  L_init9DOF28
  L_init9DOF29
  L_init9DOF30
  L_init9DOF32
  L_DOFInterrupt34
  L_initAll35
  L_getRQEIPOS37
  L_getRQEIPOS38
  L_getRQEIPOS39
  L_getRQEIPOS40
  L_sampleOnce41
  L_sampleOnce42
  L_sampleOnce43
  L_sampleOnce44
  L_sampleOnce46
  L_sampleOnce47
  L_sampleOnce48
  L_sampleOnce50
  L_sampleOnce51
  L_sendToBuffer53
  L_sendToBuffer54
  L_logsendToScreen55
  L_logsendToScreen56
  L_logsendToScreen57
  L_logsendToScreen58
  L_moveWorm59
  L_moveWorm60
  L_main61
  L_main63
  L_main64
  L_main65
  L_main66
  L_main68
  L_main70
  L_main71
  L_main72
  L_main73
  L_main74
  L_main75
  L_main77
  L_main78
  L_main80
  L_main82
  L_main84
  L_main86
  L_main88
  L_main90
  L_main92
  L_main94
  L_main96
  L_main97
  L_main98
  L_main99
  L_main100
  L__getRQEIPOS101
  L__getRQEIPOS102
  L__getRQEIPOS103
  L_end_initChip
  _initChip
  L_end_mapPins
  _mapPins
  L_end_InitTimer1
  _InitTimer1
  L_end_Timer1Interrupt
  _Timer1Interrupt
  L_end_initBufferchipUART
  _initBufferchipUART
  L_end_BufferChipInterrupt
  _BufferChipInterrupt
  L__BufferChipInterrupt110
  L__BufferChipInterrupt111
  L__BufferChipInterrupt112
  L__BufferChipInterrupt113
  L_end_initBufferchipSPI
  _initBufferchipSPI
  L_end_initScreenChipCommunication
  _initScreenChipCommunication
  L_end_ScreenChipInterrupt
  _ScreenChipInterrupt
  L__ScreenChipInterrupt117
  L__ScreenChipInterrupt118
  L__ScreenChipInterrupt119
  L__ScreenChipInterrupt120
  L__ScreenChipInterrupt121
  L__ScreenChipInterrupt122
  L__ScreenChipInterrupt123
  L_end_initLaz
  _initLaz
  L_end_LazInterrupt
  _LazInterrupt
  L__LazInterrupt126
  L__LazInterrupt127
  L_end_init9DOF
  _init9DOF
  L__init9DOF129
  L_end_DOFInterrupt
  _DOFInterrupt
  L__DOFInterrupt131
  L_end_initAcc
  _initAcc
  L_end_initRollingQEI
  _initRollingQEI
  L_end_initInchWormQEI
  _initInchWormQEI
  L_end_initMotor
  _initMotor
  L_end_initAll
  _initAll
  L_end_resetAll
  _resetAll
  L_end_getRQEIPOS
  _getRQEIPOS
  L__getRQEIPOS139
  L__getRQEIPOS140
  L_end_getIQEIPOS
  _getIQEIPOS
  L_end_getLaz
  _getLaz
  L_end_get9DOF
  _get9DOF
  L_end_sampleOnce
  _sampleOnce
  L__sampleOnce145
  L__sampleOnce146
  L__sampleOnce147
  L__sampleOnce148
  L_end_sendToBuffer
  _sendToBuffer
  L__sendToBuffer150
  L__sendToBuffer151
  L__sendToBuffer152
  L__sendToBuffer153
  L__sendToBuffer154
  L__sendToBuffer155
  L__sendToBuffer156
  L__sendToBuffer157
  L__sendToBuffer158
  L__sendToBuffer159
  L__sendToBuffer160
  L__sendToBuffer161
  L_end_smpsendToScreen
  _smpsendToScreen
  L__smpsendToScreen163
  L__smpsendToScreen164
  L__smpsendToScreen165
  L__smpsendToScreen166
  L_end_logsendToScreen
  _logsendToScreen
  L__logsendToScreen168
  L__logsendToScreen169
  L__logsendToScreen170
  L__logsendToScreen171
  L__logsendToScreen172
  L__logsendToScreen173
  L__logsendToScreen174
  L__logsendToScreen175
  L__logsendToScreen176
  L_end_moveWorm
  _moveWorm
  L__moveWorm178
  L_end_stopWorm
  _stopWorm
  L_end_main
  _main
  L__main181
  L__main182
  L__main183
  L__main184
  L__main185
  L__main186
  L__main187
  L__main188
  L__main189
  L__main_end_loop
  L_initBufferchipUART0
  L_BufferChipInterrupt2
  L_BufferChipInterrupt3
  L_BufferChipInterrupt4
  L_BufferChipInterrupt6
  L_BufferChipInterrupt7
  L_initBufferchipSPI8
  L_initScreenChipCommunication10
  L_ScreenChipInterrupt12
  L_ScreenChipInterrupt13
  L_ScreenChipInterrupt14
  L_ScreenChipInterrupt15
  L_ScreenChipInterrupt16
  L_ScreenChipInterrupt17
  L_ScreenChipInterrupt18
  L_ScreenChipInterrupt19
  L_ScreenChipInterrupt20
  L_ScreenChipInterrupt21
  L_ScreenChipInterrupt22
  L_initLaz23
  L_LazInterrupt25
  L_LazInterrupt26
  L_init9DOF27
  L_init9DOF28
  L_init9DOF29
  L_init9DOF30
  L_init9DOF32
  L_DOFInterrupt34
  L_initAll35
  L_getRQEIPOS37
  L_getRQEIPOS38
  L_getRQEIPOS39
  L_getRQEIPOS40
  L_sampleOnce41
  L_sampleOnce42
  L_sampleOnce43
  L_sampleOnce44
  L_sampleOnce46
  L_sampleOnce47
  L_sampleOnce48
  L_sampleOnce50
  L_sampleOnce51
  L_sendToBuffer53
  L_sendToBuffer54
  L_logsendToScreen55
  L_logsendToScreen56
  L_logsendToScreen57
  L_logsendToScreen58
  L_moveWorm59
  L_moveWorm60
  L_main61
  L_main63
  L_main64
  L_main65
  L_main66
  L_main68
  L_main70
  L_main71
  L_main72
  L_main73
  L_main74
  L_main75
  L_main77
  L_main78
  L_main80
  L_main82
  L_main84
  L_main86
  L_main88
  L_main90
  L_main92
  L_main94
  L_main96
  L_main97
  L_main98
  L_main99
  L_main100
  L__getRQEIPOS101
  L__getRQEIPOS102
  L__getRQEIPOS103
  L_end_initChip
  _initChip
  L_end_mapPins
  _mapPins
  L_end_InitTimer1
  _InitTimer1
  L_end_Timer1Interrupt
  _Timer1Interrupt
  L_end_initBufferchipUART
  _initBufferchipUART
  L_end_BufferChipInterrupt
  _BufferChipInterrupt
  L__BufferChipInterrupt110
  L__BufferChipInterrupt111
  L__BufferChipInterrupt112
  L__BufferChipInterrupt113
  L_end_initBufferchipSPI
  _initBufferchipSPI
  L_end_initScreenChipCommunication
  _initScreenChipCommunication
  L_end_ScreenChipInterrupt
  _ScreenChipInterrupt
  L__ScreenChipInterrupt117
  L__ScreenChipInterrupt118
  L__ScreenChipInterrupt119
  L__ScreenChipInterrupt120
  L__ScreenChipInterrupt121
  L__ScreenChipInterrupt122
  L__ScreenChipInterrupt123
  L_end_initLaz
  _initLaz
  L_end_LazInterrupt
  _LazInterrupt
  L__LazInterrupt126
  L__LazInterrupt127
  L_end_init9DOF
  _init9DOF
  L__init9DOF129
  L_end_DOFInterrupt
  _DOFInterrupt
  L__DOFInterrupt131
  L_end_initAcc
  _initAcc
  L_end_initRollingQEI
  _initRollingQEI
  L_end_initInchWormQEI
  _initInchWormQEI
  L_end_initMotor
  _initMotor
  L_end_initAll
  _initAll
  L_end_resetAll
  _resetAll
  L_end_getRQEIPOS
  _getRQEIPOS
  L__getRQEIPOS139
  L__getRQEIPOS140
  L_end_getIQEIPOS
  _getIQEIPOS
  L_end_getLaz
  _getLaz
  L_end_get9DOF
  _get9DOF
  L_end_sampleOnce
  _sampleOnce
  L__sampleOnce145
  L__sampleOnce146
  L__sampleOnce147
  L__sampleOnce148
  L_end_sendToBuffer
  _sendToBuffer
  L__sendToBuffer150
  L__sendToBuffer151
  L__sendToBuffer152
  L__sendToBuffer153
  L__sendToBuffer154
  L__sendToBuffer155
  L__sendToBuffer156
  L__sendToBuffer157
  L__sendToBuffer158
  L__sendToBuffer159
  L__sendToBuffer160
  L__sendToBuffer161
  L_end_smpsendToScreen
  _smpsendToScreen
  L__smpsendToScreen163
  L__smpsendToScreen164
  L__smpsendToScreen165
  L__smpsendToScreen166
  L_end_logsendToScreen
  _logsendToScreen
  L__logsendToScreen168
  L__logsendToScreen169
  L__logsendToScreen170
  L__logsendToScreen171
  L__logsendToScreen172
  L__logsendToScreen173
  L__logsendToScreen174
  L__logsendToScreen175
  L__logsendToScreen176
  L_end_moveWorm
  _moveWorm
  L__moveWorm178
  L_end_stopWorm
  _stopWorm
  L_end_main
  _main
  L__main181
  L__main182
  L__main183
  L__main184
  L__main185
  L__main186
  L__main187
  L__main188
  L__main189
  L__main_end_loop
  L_initBufferchipUART0
  L_BufferChipInterrupt2
  L_BufferChipInterrupt3
  L_BufferChipInterrupt4
  L_BufferChipInterrupt6
  L_BufferChipInterrupt7
  L_initBufferchipSPI8
  L_initScreenChipCommunication10
  L_ScreenChipInterrupt12
  L_ScreenChipInterrupt13
  L_ScreenChipInterrupt14
  L_ScreenChipInterrupt15
  L_ScreenChipInterrupt16
  L_ScreenChipInterrupt17
  L_ScreenChipInterrupt18
  L_ScreenChipInterrupt19
  L_ScreenChipInterrupt20
  L_ScreenChipInterrupt21
  L_ScreenChipInterrupt22
  L_initLaz23
  L_LazInterrupt25
  L_LazInterrupt26
  L_init9DOF27
  L_init9DOF28
  L_init9DOF29
  L_init9DOF30
  L_init9DOF32
  L_DOFInterrupt34
  L_initAll35
  L_getRQEIPOS37
  L_getRQEIPOS38
  L_getRQEIPOS39
  L_getRQEIPOS40
  L_sampleOnce41
  L_sampleOnce42
  L_sampleOnce43
  L_sampleOnce44
  L_sampleOnce46
  L_sampleOnce47
  L_sampleOnce48
  L_sampleOnce50
  L_sampleOnce51
  L_sendToBuffer53
  L_sendToBuffer54
  L_logsendToScreen55
  L_logsendToScreen56
  L_logsendToScreen57
  L_logsendToScreen58
  L_moveWorm59
  L_moveWorm60
  L_main61
  L_main63
  L_main64
  L_main65
  L_main66
  L_main68
  L_main70
  L_main71
  L_main72
  L_main73
  L_main74
  L_main75
  L_main77
  L_main78
  L_main80
  L_main82
  L_main84
  L_main86
  L_main88
  L_main90
  L_main92
  L_main94
  L_main96
  L_main97
  L_main98
  L_main99
  L_main100
  L__getRQEIPOS101
  L__getRQEIPOS102
  L__getRQEIPOS103
  L_end_initChip
  _initChip
  L_end_mapPins
  _mapPins
  L_end_InitTimer1
  _InitTimer1
  L_end_Timer1Interrupt
  _Timer1Interrupt
  L_end_initBufferchipUART
  _initBufferchipUART
  L_end_BufferChipInterrupt
  _BufferChipInterrupt
  L__BufferChipInterrupt110
  L__BufferChipInterrupt111
  L__BufferChipInterrupt112
  L__BufferChipInterrupt113
  L_end_initBufferchipSPI
  _initBufferchipSPI
  L_end_initScreenChipCommunication
  _initScreenChipCommunication
  L_end_ScreenChipInterrupt
  _ScreenChipInterrupt
  L__ScreenChipInterrupt117
  L__ScreenChipInterrupt118
  L__ScreenChipInterrupt119
  L__ScreenChipInterrupt120
  L__ScreenChipInterrupt121
  L__ScreenChipInterrupt122
  L__ScreenChipInterrupt123
  L_end_initLaz
  _initLaz
  L_end_LazInterrupt
  _LazInterrupt
  L__LazInterrupt126
  L__LazInterrupt127
  L_end_init9DOF
  _init9DOF
  L__init9DOF129
  L_end_DOFInterrupt
  _DOFInterrupt
  L__DOFInterrupt131
  L_end_initAcc
  _initAcc
  L_end_initRollingQEI
  _initRollingQEI
  L_end_initInchWormQEI
  _initInchWormQEI
  L_end_initMotor
  _initMotor
  L_end_initAll
  _initAll
  L_end_resetAll
  _resetAll
  L_end_getRQEIPOS
  _getRQEIPOS
  L__getRQEIPOS139
  L__getRQEIPOS140
  L_end_getIQEIPOS
  _getIQEIPOS
  L_end_getLaz
  _getLaz
  L_end_get9DOF
  _get9DOF
  L_end_sampleOnce
  _sampleOnce
  L__sampleOnce145
  L__sampleOnce146
  L__sampleOnce147
  L__sampleOnce148
  L_end_sendToBuffer
  _sendToBuffer
  L__sendToBuffer150
  L__sendToBuffer151
  L__sendToBuffer152
  L__sendToBuffer153
  L__sendToBuffer154
  L__sendToBuffer155
  L__sendToBuffer156
  L__sendToBuffer157
  L__sendToBuffer158
  L__sendToBuffer159
  L__sendToBuffer160
  L__sendToBuffer161
  L_end_smpsendToScreen
  _smpsendToScreen
  L__smpsendToScreen163
  L__smpsendToScreen164
  L__smpsendToScreen165
  L__smpsendToScreen166
  L_end_logsendToScreen
  _logsendToScreen
  L__logsendToScreen168
  L__logsendToScreen169
  L__logsendToScreen170
  L__logsendToScreen171
  L__logsendToScreen172
  L__logsendToScreen173
  L__logsendToScreen174
  L__logsendToScreen175
  L__logsendToScreen176
  L_end_moveWorm
  _moveWorm
  L__moveWorm178
  L_end_stopWorm
  _stopWorm
  L_end_main
  _main
  L__main181
  L__main182
  L__main183
  L__main184
  L__main185
  L__main186
  L__main187
  L__main188
  L__main189
  L__main_end_loop
