







.version 5.0
.target sm_61
.address_size 64


.global .align 8 .b8 _ZTVN10__cxxabiv117__class_type_infoE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv120__si_class_type_infoE[8];
.global .align 8 .b8 _ZTVN3c105ErrorE[40];
.global .align 1 .b8 __T21[38] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 117, 110, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T22[36] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T23[30] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 104, 111, 114, 116, 93, 0};
.global .align 1 .b8 __T24[28] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 105, 110, 116, 93, 0};
.global .align 1 .b8 __T25[29] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 108, 111, 110, 103, 93, 0};

.visible .entry _Z14row2col_kernelIN3c104HalfEEviPKT_iiiiiiPS2_(
.param .u32 _Z14row2col_kernelIN3c104HalfEEviPKT_iiiiiiPS2__param_0,
.param .u64 _Z14row2col_kernelIN3c104HalfEEviPKT_iiiiiiPS2__param_1,
.param .u32 _Z14row2col_kernelIN3c104HalfEEviPKT_iiiiiiPS2__param_2,
.param .u32 _Z14row2col_kernelIN3c104HalfEEviPKT_iiiiiiPS2__param_3,
.param .u32 _Z14row2col_kernelIN3c104HalfEEviPKT_iiiiiiPS2__param_4,
.param .u32 _Z14row2col_kernelIN3c104HalfEEviPKT_iiiiiiPS2__param_5,
.param .u32 _Z14row2col_kernelIN3c104HalfEEviPKT_iiiiiiPS2__param_6,
.param .u32 _Z14row2col_kernelIN3c104HalfEEviPKT_iiiiiiPS2__param_7,
.param .u64 _Z14row2col_kernelIN3c104HalfEEviPKT_iiiiiiPS2__param_8
)
{
.reg .pred %p<8>;
.reg .b16 %rs<6>;
.reg .f32 %f<2>;
.reg .b32 %r<30>;
.reg .b64 %rd<28>;


ld.param.u32 %r9, [_Z14row2col_kernelIN3c104HalfEEviPKT_iiiiiiPS2__param_0];
ld.param.u64 %rd12, [_Z14row2col_kernelIN3c104HalfEEviPKT_iiiiiiPS2__param_1];
ld.param.u32 %r10, [_Z14row2col_kernelIN3c104HalfEEviPKT_iiiiiiPS2__param_2];
ld.param.u32 %r11, [_Z14row2col_kernelIN3c104HalfEEviPKT_iiiiiiPS2__param_3];
ld.param.u32 %r12, [_Z14row2col_kernelIN3c104HalfEEviPKT_iiiiiiPS2__param_4];
ld.param.u32 %r13, [_Z14row2col_kernelIN3c104HalfEEviPKT_iiiiiiPS2__param_5];
ld.param.u32 %r14, [_Z14row2col_kernelIN3c104HalfEEviPKT_iiiiiiPS2__param_6];
ld.param.u32 %r15, [_Z14row2col_kernelIN3c104HalfEEviPKT_iiiiiiPS2__param_7];
ld.param.u64 %rd13, [_Z14row2col_kernelIN3c104HalfEEviPKT_iiiiiiPS2__param_8];
mov.u32 %r16, %ctaid.x;
mov.u32 %r17, %ntid.x;
mov.u32 %r18, %tid.x;
mad.lo.s32 %r28, %r17, %r16, %r18;
setp.ge.s32	%p1, %r28, %r9;
@%p1 bra BB0_8;

cvta.to.global.u64 %rd27, %rd12;
cvta.to.global.u64 %rd24, %rd13;
cvt.s64.s32	%rd3, %r15;
shl.b64 %rd19, %rd3, 1;

BB0_2:
mov.u64 %rd4, %rd24;
mov.u32 %r2, %r28;
rem.s32 %r20, %r2, %r15;
mul.lo.s32 %r21, %r20, %r13;
sub.s32 %r3, %r21, %r12;
mul.lo.s32 %r22, %r15, %r11;
div.s32 %r4, %r2, %r15;
mad.lo.s32 %r23, %r22, %r4, %r20;
mul.wide.s32 %rd14, %r23, 2;
add.s64 %rd26, %rd4, %rd14;
mad.lo.s32 %r24, %r4, %r10, %r3;
cvt.s64.s32	%rd7, %r24;
mov.u32 %r29, 0;
setp.lt.s32	%p2, %r11, 1;
mov.u64 %rd25, %rd26;
@%p2 bra BB0_7;

BB0_3:
mul.lo.s32 %r6, %r29, %r14;
add.s32 %r25, %r6, %r3;
setp.gt.s32	%p3, %r25, -1;
setp.lt.s32	%p4, %r25, %r10;
and.pred %p5, %p3, %p4;
@%p5 bra BB0_5;
bra.uni BB0_4;

BB0_5:
cvt.s64.s32	%rd15, %r6;
add.s64 %rd16, %rd15, %rd7;
shl.b64 %rd17, %rd16, 1;
add.s64 %rd18, %rd27, %rd17;
ld.global.u16 %rs5, [%rd18];
bra.uni BB0_6;

BB0_4:
mov.f32 %f1, 0f00000000;

	{ cvt.rn.f16.f32 %rs5, %f1;}



BB0_6:
st.global.u16 [%rd26], %rs5;
add.s64 %rd26, %rd26, %rd19;
add.s32 %r29, %r29, 1;
setp.lt.s32	%p6, %r29, %r11;
mov.u64 %rd25, %rd26;
@%p6 bra BB0_3;

BB0_7:
mov.u64 %rd24, %rd25;
shl.b64 %rd20, %rd7, 1;
add.s64 %rd27, %rd27, %rd20;
mov.u32 %r27, %nctaid.x;
mad.lo.s32 %r28, %r27, %r17, %r4;
setp.lt.s32	%p7, %r28, %r9;
@%p7 bra BB0_2;

BB0_8:
ret;
}


.visible .entry _Z14col2row_kernelIN3c104HalfEfEviPKT_iiiiiiiPS2_(
.param .u32 _Z14col2row_kernelIN3c104HalfEfEviPKT_iiiiiiiPS2__param_0,
.param .u64 _Z14col2row_kernelIN3c104HalfEfEviPKT_iiiiiiiPS2__param_1,
.param .u32 _Z14col2row_kernelIN3c104HalfEfEviPKT_iiiiiiiPS2__param_2,
.param .u32 _Z14col2row_kernelIN3c104HalfEfEviPKT_iiiiiiiPS2__param_3,
.param .u32 _Z14col2row_kernelIN3c104HalfEfEviPKT_iiiiiiiPS2__param_4,
.param .u32 _Z14col2row_kernelIN3c104HalfEfEviPKT_iiiiiiiPS2__param_5,
.param .u32 _Z14col2row_kernelIN3c104HalfEfEviPKT_iiiiiiiPS2__param_6,
.param .u32 _Z14col2row_kernelIN3c104HalfEfEviPKT_iiiiiiiPS2__param_7,
.param .u32 _Z14col2row_kernelIN3c104HalfEfEviPKT_iiiiiiiPS2__param_8,
.param .u64 _Z14col2row_kernelIN3c104HalfEfEviPKT_iiiiiiiPS2__param_9
)
{
.reg .pred %p<7>;
.reg .b16 %rs<3>;
.reg .f32 %f<10>;
.reg .b32 %r<40>;
.reg .b64 %rd<9>;


ld.param.u32 %r14, [_Z14col2row_kernelIN3c104HalfEfEviPKT_iiiiiiiPS2__param_0];
ld.param.u64 %rd2, [_Z14col2row_kernelIN3c104HalfEfEviPKT_iiiiiiiPS2__param_1];
ld.param.u32 %r15, [_Z14col2row_kernelIN3c104HalfEfEviPKT_iiiiiiiPS2__param_2];
ld.param.u32 %r16, [_Z14col2row_kernelIN3c104HalfEfEviPKT_iiiiiiiPS2__param_4];
ld.param.u32 %r17, [_Z14col2row_kernelIN3c104HalfEfEviPKT_iiiiiiiPS2__param_5];
ld.param.u32 %r18, [_Z14col2row_kernelIN3c104HalfEfEviPKT_iiiiiiiPS2__param_6];
ld.param.u32 %r19, [_Z14col2row_kernelIN3c104HalfEfEviPKT_iiiiiiiPS2__param_7];
ld.param.u32 %r20, [_Z14col2row_kernelIN3c104HalfEfEviPKT_iiiiiiiPS2__param_8];
ld.param.u64 %rd3, [_Z14col2row_kernelIN3c104HalfEfEviPKT_iiiiiiiPS2__param_9];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r38, %r21, %r22, %r23;
setp.ge.s32	%p1, %r38, %r14;
@%p1 bra BB1_10;

cvta.to.global.u64 %rd1, %rd2;
add.s32 %r24, %r16, -1;
mad.lo.s32 %r2, %r24, %r19, 1;
cvta.to.global.u64 %rd6, %rd3;

BB1_2:
rem.s32 %r26, %r38, %r15;
add.s32 %r4, %r26, %r17;
div.s32 %r5, %r38, %r15;
setp.lt.s32	%p2, %r4, %r2;
mov.u32 %r39, 0;
@%p2 bra BB1_4;

sub.s32 %r27, %r4, %r2;
div.s32 %r28, %r27, %r18;
add.s32 %r39, %r28, 1;

BB1_4:
div.s32 %r29, %r4, %r18;
add.s32 %r30, %r29, 1;
min.s32 %r8, %r30, %r20;
mov.f32 %f9, 0f00000000;
setp.ge.s32	%p3, %r39, %r8;
@%p3 bra BB1_9;

mul.lo.s32 %r9, %r5, %r16;
mov.f32 %f9, 0f00000000;

BB1_6:
mul.lo.s32 %r31, %r39, %r18;
sub.s32 %r11, %r4, %r31;
rem.s32 %r32, %r11, %r19;
setp.ne.s32	%p4, %r32, 0;
@%p4 bra BB1_8;

div.s32 %r33, %r11, %r19;
add.s32 %r34, %r33, %r9;
mad.lo.s32 %r35, %r34, %r20, %r39;
mul.wide.s32 %rd4, %r35, 2;
add.s64 %rd5, %rd1, %rd4;
ld.global.u16 %rs1, [%rd5];

	{ cvt.f32.f16 %f7, %rs1;}


	add.f32 %f9, %f9, %f7;

BB1_8:
add.s32 %r39, %r39, 1;
setp.lt.s32	%p5, %r39, %r8;
@%p5 bra BB1_6;

BB1_9:

	{ cvt.rn.f16.f32 %rs2, %f9;}


	mul.wide.s32 %rd7, %r38, 2;
add.s64 %rd8, %rd6, %rd7;
st.global.u16 [%rd8], %rs2;
mov.u32 %r37, %nctaid.x;
mad.lo.s32 %r38, %r37, %r21, %r38;
setp.lt.s32	%p6, %r38, %r14;
@%p6 bra BB1_2;

BB1_10:
ret;
}


.visible .entry _Z14row2col_kernelIfEviPKT_iiiiiiPS0_(
.param .u32 _Z14row2col_kernelIfEviPKT_iiiiiiPS0__param_0,
.param .u64 _Z14row2col_kernelIfEviPKT_iiiiiiPS0__param_1,
.param .u32 _Z14row2col_kernelIfEviPKT_iiiiiiPS0__param_2,
.param .u32 _Z14row2col_kernelIfEviPKT_iiiiiiPS0__param_3,
.param .u32 _Z14row2col_kernelIfEviPKT_iiiiiiPS0__param_4,
.param .u32 _Z14row2col_kernelIfEviPKT_iiiiiiPS0__param_5,
.param .u32 _Z14row2col_kernelIfEviPKT_iiiiiiPS0__param_6,
.param .u32 _Z14row2col_kernelIfEviPKT_iiiiiiPS0__param_7,
.param .u64 _Z14row2col_kernelIfEviPKT_iiiiiiPS0__param_8
)
{
.reg .pred %p<8>;
.reg .f32 %f<5>;
.reg .b32 %r<30>;
.reg .b64 %rd<28>;


ld.param.u32 %r9, [_Z14row2col_kernelIfEviPKT_iiiiiiPS0__param_0];
ld.param.u64 %rd12, [_Z14row2col_kernelIfEviPKT_iiiiiiPS0__param_1];
ld.param.u32 %r10, [_Z14row2col_kernelIfEviPKT_iiiiiiPS0__param_2];
ld.param.u32 %r11, [_Z14row2col_kernelIfEviPKT_iiiiiiPS0__param_3];
ld.param.u32 %r12, [_Z14row2col_kernelIfEviPKT_iiiiiiPS0__param_4];
ld.param.u32 %r13, [_Z14row2col_kernelIfEviPKT_iiiiiiPS0__param_5];
ld.param.u32 %r14, [_Z14row2col_kernelIfEviPKT_iiiiiiPS0__param_6];
ld.param.u32 %r15, [_Z14row2col_kernelIfEviPKT_iiiiiiPS0__param_7];
ld.param.u64 %rd13, [_Z14row2col_kernelIfEviPKT_iiiiiiPS0__param_8];
mov.u32 %r16, %ctaid.x;
mov.u32 %r17, %ntid.x;
mov.u32 %r18, %tid.x;
mad.lo.s32 %r28, %r17, %r16, %r18;
setp.ge.s32	%p1, %r28, %r9;
@%p1 bra BB2_7;

cvta.to.global.u64 %rd27, %rd12;
cvta.to.global.u64 %rd24, %rd13;
cvt.s64.s32	%rd3, %r15;
shl.b64 %rd19, %rd3, 2;

BB2_2:
mov.u64 %rd4, %rd24;
mov.u32 %r2, %r28;
rem.s32 %r20, %r2, %r15;
mul.lo.s32 %r21, %r20, %r13;
sub.s32 %r3, %r21, %r12;
mul.lo.s32 %r22, %r15, %r11;
div.s32 %r4, %r2, %r15;
mad.lo.s32 %r23, %r22, %r4, %r20;
mul.wide.s32 %rd14, %r23, 4;
add.s64 %rd26, %rd4, %rd14;
mad.lo.s32 %r24, %r4, %r10, %r3;
cvt.s64.s32	%rd7, %r24;
mov.u32 %r29, 0;
setp.lt.s32	%p2, %r11, 1;
mov.u64 %rd25, %rd26;
@%p2 bra BB2_6;

BB2_3:
mul.lo.s32 %r6, %r29, %r14;
add.s32 %r25, %r6, %r3;
setp.gt.s32	%p3, %r25, -1;
setp.lt.s32	%p4, %r25, %r10;
and.pred %p5, %p3, %p4;
mov.f32 %f4, 0f00000000;
@!%p5 bra BB2_5;
bra.uni BB2_4;

BB2_4:
cvt.s64.s32	%rd15, %r6;
add.s64 %rd16, %rd15, %rd7;
shl.b64 %rd17, %rd16, 2;
add.s64 %rd18, %rd27, %rd17;
ld.global.f32 %f4, [%rd18];

BB2_5:
st.global.f32 [%rd26], %f4;
add.s64 %rd26, %rd26, %rd19;
add.s32 %r29, %r29, 1;
setp.lt.s32	%p6, %r29, %r11;
mov.u64 %rd25, %rd26;
@%p6 bra BB2_3;

BB2_6:
mov.u64 %rd24, %rd25;
shl.b64 %rd20, %rd7, 2;
add.s64 %rd27, %rd27, %rd20;
mov.u32 %r27, %nctaid.x;
mad.lo.s32 %r28, %r27, %r17, %r4;
setp.lt.s32	%p7, %r28, %r9;
@%p7 bra BB2_2;

BB2_7:
ret;
}


.visible .entry _Z14col2row_kernelIffEviPKT_iiiiiiiPS0_(
.param .u32 _Z14col2row_kernelIffEviPKT_iiiiiiiPS0__param_0,
.param .u64 _Z14col2row_kernelIffEviPKT_iiiiiiiPS0__param_1,
.param .u32 _Z14col2row_kernelIffEviPKT_iiiiiiiPS0__param_2,
.param .u32 _Z14col2row_kernelIffEviPKT_iiiiiiiPS0__param_3,
.param .u32 _Z14col2row_kernelIffEviPKT_iiiiiiiPS0__param_4,
.param .u32 _Z14col2row_kernelIffEviPKT_iiiiiiiPS0__param_5,
.param .u32 _Z14col2row_kernelIffEviPKT_iiiiiiiPS0__param_6,
.param .u32 _Z14col2row_kernelIffEviPKT_iiiiiiiPS0__param_7,
.param .u32 _Z14col2row_kernelIffEviPKT_iiiiiiiPS0__param_8,
.param .u64 _Z14col2row_kernelIffEviPKT_iiiiiiiPS0__param_9
)
{
.reg .pred %p<7>;
.reg .f32 %f<9>;
.reg .b32 %r<40>;
.reg .b64 %rd<9>;


ld.param.u32 %r14, [_Z14col2row_kernelIffEviPKT_iiiiiiiPS0__param_0];
ld.param.u64 %rd2, [_Z14col2row_kernelIffEviPKT_iiiiiiiPS0__param_1];
ld.param.u32 %r15, [_Z14col2row_kernelIffEviPKT_iiiiiiiPS0__param_2];
ld.param.u32 %r16, [_Z14col2row_kernelIffEviPKT_iiiiiiiPS0__param_4];
ld.param.u32 %r17, [_Z14col2row_kernelIffEviPKT_iiiiiiiPS0__param_5];
ld.param.u32 %r18, [_Z14col2row_kernelIffEviPKT_iiiiiiiPS0__param_6];
ld.param.u32 %r19, [_Z14col2row_kernelIffEviPKT_iiiiiiiPS0__param_7];
ld.param.u32 %r20, [_Z14col2row_kernelIffEviPKT_iiiiiiiPS0__param_8];
ld.param.u64 %rd3, [_Z14col2row_kernelIffEviPKT_iiiiiiiPS0__param_9];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r38, %r21, %r22, %r23;
setp.ge.s32	%p1, %r38, %r14;
@%p1 bra BB3_10;

cvta.to.global.u64 %rd1, %rd2;
add.s32 %r24, %r16, -1;
mad.lo.s32 %r2, %r24, %r19, 1;
cvta.to.global.u64 %rd6, %rd3;

BB3_2:
rem.s32 %r26, %r38, %r15;
add.s32 %r4, %r26, %r17;
div.s32 %r5, %r38, %r15;
setp.lt.s32	%p2, %r4, %r2;
mov.u32 %r39, 0;
@%p2 bra BB3_4;

sub.s32 %r27, %r4, %r2;
div.s32 %r28, %r27, %r18;
add.s32 %r39, %r28, 1;

BB3_4:
div.s32 %r29, %r4, %r18;
add.s32 %r30, %r29, 1;
min.s32 %r8, %r30, %r20;
mov.f32 %f8, 0f00000000;
setp.ge.s32	%p3, %r39, %r8;
@%p3 bra BB3_9;

mul.lo.s32 %r9, %r5, %r16;
mov.f32 %f8, 0f00000000;

BB3_6:
mul.lo.s32 %r31, %r39, %r18;
sub.s32 %r11, %r4, %r31;
rem.s32 %r32, %r11, %r19;
setp.ne.s32	%p4, %r32, 0;
@%p4 bra BB3_8;

div.s32 %r33, %r11, %r19;
add.s32 %r34, %r33, %r9;
mad.lo.s32 %r35, %r34, %r20, %r39;
mul.wide.s32 %rd4, %r35, 4;
add.s64 %rd5, %rd1, %rd4;
ld.global.f32 %f7, [%rd5];
add.f32 %f8, %f8, %f7;

BB3_8:
add.s32 %r39, %r39, 1;
setp.lt.s32	%p5, %r39, %r8;
@%p5 bra BB3_6;

BB3_9:
mul.wide.s32 %rd7, %r38, 4;
add.s64 %rd8, %rd6, %rd7;
st.global.f32 [%rd8], %f8;
mov.u32 %r37, %nctaid.x;
mad.lo.s32 %r38, %r37, %r21, %r38;
setp.lt.s32	%p6, %r38, %r14;
@%p6 bra BB3_2;

BB3_10:
ret;
}


.visible .entry _Z14row2col_kernelIdEviPKT_iiiiiiPS0_(
.param .u32 _Z14row2col_kernelIdEviPKT_iiiiiiPS0__param_0,
.param .u64 _Z14row2col_kernelIdEviPKT_iiiiiiPS0__param_1,
.param .u32 _Z14row2col_kernelIdEviPKT_iiiiiiPS0__param_2,
.param .u32 _Z14row2col_kernelIdEviPKT_iiiiiiPS0__param_3,
.param .u32 _Z14row2col_kernelIdEviPKT_iiiiiiPS0__param_4,
.param .u32 _Z14row2col_kernelIdEviPKT_iiiiiiPS0__param_5,
.param .u32 _Z14row2col_kernelIdEviPKT_iiiiiiPS0__param_6,
.param .u32 _Z14row2col_kernelIdEviPKT_iiiiiiPS0__param_7,
.param .u64 _Z14row2col_kernelIdEviPKT_iiiiiiPS0__param_8
)
{
.reg .pred %p<8>;
.reg .b32 %r<30>;
.reg .f64 %fd<5>;
.reg .b64 %rd<28>;


ld.param.u32 %r9, [_Z14row2col_kernelIdEviPKT_iiiiiiPS0__param_0];
ld.param.u64 %rd12, [_Z14row2col_kernelIdEviPKT_iiiiiiPS0__param_1];
ld.param.u32 %r10, [_Z14row2col_kernelIdEviPKT_iiiiiiPS0__param_2];
ld.param.u32 %r11, [_Z14row2col_kernelIdEviPKT_iiiiiiPS0__param_3];
ld.param.u32 %r12, [_Z14row2col_kernelIdEviPKT_iiiiiiPS0__param_4];
ld.param.u32 %r13, [_Z14row2col_kernelIdEviPKT_iiiiiiPS0__param_5];
ld.param.u32 %r14, [_Z14row2col_kernelIdEviPKT_iiiiiiPS0__param_6];
ld.param.u32 %r15, [_Z14row2col_kernelIdEviPKT_iiiiiiPS0__param_7];
ld.param.u64 %rd13, [_Z14row2col_kernelIdEviPKT_iiiiiiPS0__param_8];
mov.u32 %r16, %ctaid.x;
mov.u32 %r17, %ntid.x;
mov.u32 %r18, %tid.x;
mad.lo.s32 %r28, %r17, %r16, %r18;
setp.ge.s32	%p1, %r28, %r9;
@%p1 bra BB4_7;

cvta.to.global.u64 %rd27, %rd12;
cvta.to.global.u64 %rd24, %rd13;
cvt.s64.s32	%rd3, %r15;
shl.b64 %rd19, %rd3, 3;

BB4_2:
mov.u64 %rd4, %rd24;
mov.u32 %r2, %r28;
rem.s32 %r20, %r2, %r15;
mul.lo.s32 %r21, %r20, %r13;
sub.s32 %r3, %r21, %r12;
mul.lo.s32 %r22, %r15, %r11;
div.s32 %r4, %r2, %r15;
mad.lo.s32 %r23, %r22, %r4, %r20;
mul.wide.s32 %rd14, %r23, 8;
add.s64 %rd26, %rd4, %rd14;
mad.lo.s32 %r24, %r4, %r10, %r3;
cvt.s64.s32	%rd7, %r24;
mov.u32 %r29, 0;
setp.lt.s32	%p2, %r11, 1;
mov.u64 %rd25, %rd26;
@%p2 bra BB4_6;

BB4_3:
mul.lo.s32 %r6, %r29, %r14;
add.s32 %r25, %r6, %r3;
setp.gt.s32	%p3, %r25, -1;
setp.lt.s32	%p4, %r25, %r10;
and.pred %p5, %p3, %p4;
mov.f64 %fd4, 0d0000000000000000;
@!%p5 bra BB4_5;
bra.uni BB4_4;

BB4_4:
cvt.s64.s32	%rd15, %r6;
add.s64 %rd16, %rd15, %rd7;
shl.b64 %rd17, %rd16, 3;
add.s64 %rd18, %rd27, %rd17;
ld.global.f64 %fd4, [%rd18];

BB4_5:
st.global.f64 [%rd26], %fd4;
add.s64 %rd26, %rd26, %rd19;
add.s32 %r29, %r29, 1;
setp.lt.s32	%p6, %r29, %r11;
mov.u64 %rd25, %rd26;
@%p6 bra BB4_3;

BB4_6:
mov.u64 %rd24, %rd25;
shl.b64 %rd20, %rd7, 3;
add.s64 %rd27, %rd27, %rd20;
mov.u32 %r27, %nctaid.x;
mad.lo.s32 %r28, %r27, %r17, %r4;
setp.lt.s32	%p7, %r28, %r9;
@%p7 bra BB4_2;

BB4_7:
ret;
}


.visible .entry _Z14col2row_kernelIddEviPKT_iiiiiiiPS0_(
.param .u32 _Z14col2row_kernelIddEviPKT_iiiiiiiPS0__param_0,
.param .u64 _Z14col2row_kernelIddEviPKT_iiiiiiiPS0__param_1,
.param .u32 _Z14col2row_kernelIddEviPKT_iiiiiiiPS0__param_2,
.param .u32 _Z14col2row_kernelIddEviPKT_iiiiiiiPS0__param_3,
.param .u32 _Z14col2row_kernelIddEviPKT_iiiiiiiPS0__param_4,
.param .u32 _Z14col2row_kernelIddEviPKT_iiiiiiiPS0__param_5,
.param .u32 _Z14col2row_kernelIddEviPKT_iiiiiiiPS0__param_6,
.param .u32 _Z14col2row_kernelIddEviPKT_iiiiiiiPS0__param_7,
.param .u32 _Z14col2row_kernelIddEviPKT_iiiiiiiPS0__param_8,
.param .u64 _Z14col2row_kernelIddEviPKT_iiiiiiiPS0__param_9
)
{
.reg .pred %p<7>;
.reg .b32 %r<40>;
.reg .f64 %fd<9>;
.reg .b64 %rd<9>;


ld.param.u32 %r14, [_Z14col2row_kernelIddEviPKT_iiiiiiiPS0__param_0];
ld.param.u64 %rd2, [_Z14col2row_kernelIddEviPKT_iiiiiiiPS0__param_1];
ld.param.u32 %r15, [_Z14col2row_kernelIddEviPKT_iiiiiiiPS0__param_2];
ld.param.u32 %r16, [_Z14col2row_kernelIddEviPKT_iiiiiiiPS0__param_4];
ld.param.u32 %r17, [_Z14col2row_kernelIddEviPKT_iiiiiiiPS0__param_5];
ld.param.u32 %r18, [_Z14col2row_kernelIddEviPKT_iiiiiiiPS0__param_6];
ld.param.u32 %r19, [_Z14col2row_kernelIddEviPKT_iiiiiiiPS0__param_7];
ld.param.u32 %r20, [_Z14col2row_kernelIddEviPKT_iiiiiiiPS0__param_8];
ld.param.u64 %rd3, [_Z14col2row_kernelIddEviPKT_iiiiiiiPS0__param_9];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r38, %r21, %r22, %r23;
setp.ge.s32	%p1, %r38, %r14;
@%p1 bra BB5_10;

cvta.to.global.u64 %rd1, %rd2;
add.s32 %r24, %r16, -1;
mad.lo.s32 %r2, %r24, %r19, 1;
cvta.to.global.u64 %rd6, %rd3;

BB5_2:
rem.s32 %r26, %r38, %r15;
add.s32 %r4, %r26, %r17;
div.s32 %r5, %r38, %r15;
setp.lt.s32	%p2, %r4, %r2;
mov.u32 %r39, 0;
@%p2 bra BB5_4;

sub.s32 %r27, %r4, %r2;
div.s32 %r28, %r27, %r18;
add.s32 %r39, %r28, 1;

BB5_4:
div.s32 %r29, %r4, %r18;
add.s32 %r30, %r29, 1;
min.s32 %r8, %r30, %r20;
mov.f64 %fd8, 0d0000000000000000;
setp.ge.s32	%p3, %r39, %r8;
@%p3 bra BB5_9;

mul.lo.s32 %r9, %r5, %r16;
mov.f64 %fd8, 0d0000000000000000;

BB5_6:
mul.lo.s32 %r31, %r39, %r18;
sub.s32 %r11, %r4, %r31;
rem.s32 %r32, %r11, %r19;
setp.ne.s32	%p4, %r32, 0;
@%p4 bra BB5_8;

div.s32 %r33, %r11, %r19;
add.s32 %r34, %r33, %r9;
mad.lo.s32 %r35, %r34, %r20, %r39;
mul.wide.s32 %rd4, %r35, 8;
add.s64 %rd5, %rd1, %rd4;
ld.global.f64 %fd7, [%rd5];
add.f64 %fd8, %fd8, %fd7;

BB5_8:
add.s32 %r39, %r39, 1;
setp.lt.s32	%p5, %r39, %r8;
@%p5 bra BB5_6;

BB5_9:
mul.wide.s32 %rd7, %r38, 8;
add.s64 %rd8, %rd6, %rd7;
st.global.f64 [%rd8], %fd8;
mov.u32 %r37, %nctaid.x;
mad.lo.s32 %r38, %r37, %r21, %r38;
setp.lt.s32	%p6, %r38, %r14;
@%p6 bra BB5_2;

BB5_10:
ret;
}


