Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Nov 12 16:33:41 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file my_UART_tx_timing_summary_routed.rpt -pb my_UART_tx_timing_summary_routed.pb -rpx my_UART_tx_timing_summary_routed.rpx -warn_on_violation
| Design       : my_UART_tx
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  49          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (49)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (117)
5. checking no_input_delay (7)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (49)
-------------------------
 There are 49 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (117)
--------------------------------------------------
 There are 117 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  119          inf        0.000                      0                  119           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           119 Endpoints
Min Delay           119 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shiftreg_0/q_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            sout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.133ns  (logic 4.076ns (66.459%)  route 2.057ns (33.541%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDSE                         0.000     0.000 r  shiftreg_0/q_reg[0]/C
    SLICE_X43Y38         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  shiftreg_0/q_reg[0]/Q
                         net (fo=1, routed)           2.057     2.513    sout_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.620     6.133 r  sout_OBUF_inst/O
                         net (fo=0)                   0.000     6.133    sout
    T11                                                               r  sout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmit_FSM_0/busy_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            busy
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.722ns  (logic 4.057ns (70.899%)  route 1.665ns (29.101%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE                         0.000     0.000 r  transmit_FSM_0/busy_reg/C
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  transmit_FSM_0/busy_reg/Q
                         net (fo=1, routed)           1.665     2.183    busy_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.539     5.722 r  busy_OBUF_inst/O
                         net (fo=0)                   0.000     5.722    busy
    M15                                                               r  busy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            transmit_FSM_0/busy_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.736ns  (logic 1.601ns (33.808%)  route 3.135ns (66.192%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=34, routed)          2.945     4.422    transmit_FSM_0/AR[0]
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.124     4.546 r  transmit_FSM_0/reset_timer_i_1/O
                         net (fo=6, routed)           0.190     4.736    transmit_FSM_0/reset_timer_i_1_n_0
    SLICE_X42Y53         FDRE                                         r  transmit_FSM_0/busy_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            transmit_FSM_0/increment_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.736ns  (logic 1.601ns (33.808%)  route 3.135ns (66.192%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=34, routed)          2.945     4.422    transmit_FSM_0/AR[0]
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.124     4.546 r  transmit_FSM_0/reset_timer_i_1/O
                         net (fo=6, routed)           0.190     4.736    transmit_FSM_0/reset_timer_i_1_n_0
    SLICE_X42Y53         FDRE                                         r  transmit_FSM_0/increment_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            transmit_FSM_0/load_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.736ns  (logic 1.601ns (33.808%)  route 3.135ns (66.192%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=34, routed)          2.945     4.422    transmit_FSM_0/AR[0]
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.124     4.546 r  transmit_FSM_0/reset_timer_i_1/O
                         net (fo=6, routed)           0.190     4.736    transmit_FSM_0/reset_timer_i_1_n_0
    SLICE_X42Y53         FDRE                                         r  transmit_FSM_0/load_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            transmit_FSM_0/reset_cnt_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.736ns  (logic 1.601ns (33.808%)  route 3.135ns (66.192%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=34, routed)          2.945     4.422    transmit_FSM_0/AR[0]
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.124     4.546 r  transmit_FSM_0/reset_timer_i_1/O
                         net (fo=6, routed)           0.190     4.736    transmit_FSM_0/reset_timer_i_1_n_0
    SLICE_X42Y53         FDRE                                         r  transmit_FSM_0/reset_cnt_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            transmit_FSM_0/reset_timer_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.736ns  (logic 1.601ns (33.808%)  route 3.135ns (66.192%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=34, routed)          2.945     4.422    transmit_FSM_0/AR[0]
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.124     4.546 r  transmit_FSM_0/reset_timer_i_1/O
                         net (fo=6, routed)           0.190     4.736    transmit_FSM_0/reset_timer_i_1_n_0
    SLICE_X42Y53         FDRE                                         r  transmit_FSM_0/reset_timer_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            transmit_FSM_0/shift_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.736ns  (logic 1.601ns (33.808%)  route 3.135ns (66.192%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=34, routed)          2.945     4.422    transmit_FSM_0/AR[0]
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.124     4.546 r  transmit_FSM_0/reset_timer_i_1/O
                         net (fo=6, routed)           0.190     4.736    transmit_FSM_0/reset_timer_i_1_n_0
    SLICE_X42Y53         FDRE                                         r  transmit_FSM_0/shift_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 send
                            (input port)
  Destination:            transmit_FSM_0/FSM_onehot_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.364ns  (logic 1.599ns (36.646%)  route 2.764ns (63.354%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  send (IN)
                         net (fo=0)                   0.000     0.000    send
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  send_IBUF_inst/O
                         net (fo=3, routed)           2.764     4.240    transmit_FSM_0/send_IBUF
    SLICE_X43Y54         LUT3 (Prop_lut3_I1_O)        0.124     4.364 r  transmit_FSM_0/FSM_onehot_next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.364    transmit_FSM_0/FSM_onehot_next_state[0]_i_1_n_0
    SLICE_X43Y54         FDPE                                         r  transmit_FSM_0/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            my_115200_timer_0/counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.125ns  (logic 1.477ns (35.807%)  route 2.648ns (64.193%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=34, routed)          2.648     4.125    my_115200_timer_0/AR[0]
    SLICE_X40Y53         FDCE                                         f  my_115200_timer_0/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmit_FSM_0/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            transmit_FSM_0/FSM_onehot_curr_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDCE                         0.000     0.000 r  transmit_FSM_0/FSM_onehot_next_state_reg[3]/C
    SLICE_X43Y54         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  transmit_FSM_0/FSM_onehot_next_state_reg[3]/Q
                         net (fo=1, routed)           0.114     0.242    transmit_FSM_0/FSM_onehot_next_state_reg_n_0_[3]
    SLICE_X43Y53         FDRE                                         r  transmit_FSM_0/FSM_onehot_curr_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmit_FSM_0/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            transmit_FSM_0/FSM_onehot_curr_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDPE                         0.000     0.000 r  transmit_FSM_0/FSM_onehot_next_state_reg[0]/C
    SLICE_X43Y54         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  transmit_FSM_0/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.105     0.246    transmit_FSM_0/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X43Y53         FDSE                                         r  transmit_FSM_0/FSM_onehot_curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmit_FSM_0/FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            transmit_FSM_0/FSM_onehot_curr_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDCE                         0.000     0.000 r  transmit_FSM_0/FSM_onehot_next_state_reg[1]/C
    SLICE_X43Y54         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  transmit_FSM_0/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.112     0.253    transmit_FSM_0/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X43Y53         FDRE                                         r  transmit_FSM_0/FSM_onehot_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmit_FSM_0/FSM_onehot_curr_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmit_FSM_0/increment_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.141ns (46.436%)  route 0.163ns (53.564%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE                         0.000     0.000 r  transmit_FSM_0/FSM_onehot_curr_state_reg[3]/C
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmit_FSM_0/FSM_onehot_curr_state_reg[3]/Q
                         net (fo=8, routed)           0.163     0.304    transmit_FSM_0/FSM_onehot_curr_state_reg_n_0_[3]
    SLICE_X42Y53         FDRE                                         r  transmit_FSM_0/increment_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmit_FSM_0/FSM_onehot_curr_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            transmit_FSM_0/load_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDSE                         0.000     0.000 r  transmit_FSM_0/FSM_onehot_curr_state_reg[0]/C
    SLICE_X43Y53         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  transmit_FSM_0/FSM_onehot_curr_state_reg[0]/Q
                         net (fo=7, routed)           0.121     0.262    transmit_FSM_0/FSM_onehot_curr_state_reg_n_0_[0]
    SLICE_X42Y53         LUT2 (Prop_lut2_I0_O)        0.048     0.310 r  transmit_FSM_0/load_i_1/O
                         net (fo=1, routed)           0.000     0.310    transmit_FSM_0/load_i_1_n_0
    SLICE_X42Y53         FDRE                                         r  transmit_FSM_0/load_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmit_FSM_0/FSM_onehot_curr_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            transmit_FSM_0/reset_timer_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDSE                         0.000     0.000 r  transmit_FSM_0/FSM_onehot_curr_state_reg[0]/C
    SLICE_X43Y53         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  transmit_FSM_0/FSM_onehot_curr_state_reg[0]/Q
                         net (fo=7, routed)           0.125     0.266    transmit_FSM_0/FSM_onehot_curr_state_reg_n_0_[0]
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.045     0.311 r  transmit_FSM_0/__4/i_/O
                         net (fo=1, routed)           0.000     0.311    transmit_FSM_0/__4/i__n_0
    SLICE_X42Y53         FDRE                                         r  transmit_FSM_0/reset_timer_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmit_FSM_0/FSM_onehot_next_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            transmit_FSM_0/FSM_onehot_curr_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.141ns (44.865%)  route 0.173ns (55.135%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDCE                         0.000     0.000 r  transmit_FSM_0/FSM_onehot_next_state_reg[2]/C
    SLICE_X43Y54         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  transmit_FSM_0/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.173     0.314    transmit_FSM_0/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X43Y53         FDRE                                         r  transmit_FSM_0/FSM_onehot_curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmit_FSM_0/FSM_onehot_curr_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            transmit_FSM_0/shift_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.189ns (60.106%)  route 0.125ns (39.894%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDSE                         0.000     0.000 r  transmit_FSM_0/FSM_onehot_curr_state_reg[0]/C
    SLICE_X43Y53         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  transmit_FSM_0/FSM_onehot_curr_state_reg[0]/Q
                         net (fo=7, routed)           0.125     0.266    transmit_FSM_0/FSM_onehot_curr_state_reg_n_0_[0]
    SLICE_X42Y53         LUT2 (Prop_lut2_I0_O)        0.048     0.314 r  transmit_FSM_0/shift_i_1/O
                         net (fo=1, routed)           0.000     0.314    transmit_FSM_0/shift_i_1_n_0
    SLICE_X42Y53         FDRE                                         r  transmit_FSM_0/shift_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mod10_0/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mod10_0/count_10_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.209ns (62.471%)  route 0.126ns (37.529%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE                         0.000     0.000 r  mod10_0/cnt_reg[2]/C
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  mod10_0/cnt_reg[2]/Q
                         net (fo=4, routed)           0.126     0.290    mod10_0/cnt_reg[2]
    SLICE_X40Y54         LUT6 (Prop_lut6_I3_O)        0.045     0.335 r  mod10_0/count_10_i_1/O
                         net (fo=1, routed)           0.000     0.335    mod10_0/count_10_i_1_n_0
    SLICE_X40Y54         FDCE                                         r  mod10_0/count_10_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftreg_0/q_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            shiftreg_0/q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.183ns (53.493%)  route 0.159ns (46.507%))
  Logic Levels:           2  (FDSE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDSE                         0.000     0.000 r  shiftreg_0/q_reg[7]/C
    SLICE_X43Y38         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  shiftreg_0/q_reg[7]/Q
                         net (fo=1, routed)           0.159     0.300    transmit_FSM_0/q_reg[8][2]
    SLICE_X43Y38         LUT3 (Prop_lut3_I2_O)        0.042     0.342 r  transmit_FSM_0/q[6]_i_1/O
                         net (fo=1, routed)           0.000     0.342    shiftreg_0/q_reg[6]_0
    SLICE_X43Y38         FDSE                                         r  shiftreg_0/q_reg[6]/D
  -------------------------------------------------------------------    -------------------





