
### Hello !

<div style="text-align: justify"> 

<p>Welcome to my personal page. Currently I am working as a senior verification engineer at Arteris IP. At Arteris, I develop innovative verification methodologies for highly parametric Network-on-Chips (NoCs).</p>

<p>Previously, I have completed my PhD thesis at <a href="https://www.ip-paris.fr/en">Institut Polytechnique de Paris</a> under the supervision of 
<a href="https://perso.telecom-paristech.fr/brandner/">Florian Brandner</a> and <a href="https://www.telecom-paris.fr/lirida-naviner?l=en">Lirida Naviner</a>.</p>

<p>Overall, although I am quite enthusiastic about learning and staying in touch with many different areas, my main research interest (and expertise) is on using formal methods to design correct-by-construction hardware.</p> 
</div>

### Alternative resources

<div style="text-align: justify"> 

<p>You can download my CV <a href="https://drive.google.com/file/d/1NQESaHiqf7FFKIsPDgnhKFpxE1qIpS_l/view?usp=sharing"> here</a>. You can also visit my <a href="https://scholar.google.com/citations?user=05zNVBwAAAAJ&hl=en&oi=sra"> Google Scholar page </a> or my <a href="https://www.linkedin.com/in/felipe-lisboa/"> Linkedin page. </a> </p>

</div>

### Education

<div style="text-align: justify"> 

<ul>
<li> <strong>PhD at Institut Polytechnique de Paris</strong>, Paris, France (2020-2024). Thesis: Secure Dynamic Memory Hierarchy.</li>
<li> <strong>MsC at Télécom Paris & Université Paris-Saclay</strong>, Paris, France  (2018-2020). Thesis: Implementation of a biometric library in a multi-core Trusted Execution Environment (TEE). GPA: 16.2/20.</li>
<li> <strong>BsC in Electrical Engineering at Universidade Federal de Minas Gerais (UFMG)</strong>, Belo Horizonte, Brazil (2015-2020). Focus on electronics and computer micro-architecture.</li>
<li> <strong>Technical Degree in Industrial Automation</strong> at Instituto Federal de Minas Gerais (IFMG), Ouro Preto, Brazil (2012-2014).</li>
</ul>

</div>

### Professional Experience

<div style="text-align: justify"> 

<ul>
<li> <strong> Senior Verification Engineer at <a href="https://www.arteris.com/">Arteris IP</a> (Jul 2024 - present)</strong>. </li>

<li> <strong> Graduate Research Intern at <a href="https://www.collinsaerospace.com/">Collins Aerospace</a> (Jan 2023 - Jun 2023) </strong>. I have been applying formal methods to verify the correctness of customised RISC-V microarchitectures -- with a strong focus on security and crypto-accelerators. </li>

<li> <strong> Intern at <a href="https://www.trustonic.com/"> Trustonic </a> (Mar 2020 - Sep 2020) </strong>. I implemented a biometric library and provided sample-code for fingerprint and face-recognitionin applications in a resource-limited Trusted Execution Environment (TEE). I've also contributed to the TEE by enabling C++ support on the kernel. </li>
</ul>

</div>


### Teaching
<div style="text-align: justify"> 
<ul>
<li> <strong> Teaching assistant at Télécom Paris (2020 - present)</strong>. I've been in charge of lab assignments for the following courses: SE201, about Computer Architecture; INF103, about Java and GUIs; INF104, about C programming; and INF106, about Operational Systems and Concurrency.</li>
</ul>
</div>

### Publications (from most to least recent)

<div style="text-align: justify"> 

<ol>

<li> <strong> (Accepted) Lisboa Malaquias, F. </strong>, Asavoae, M. & Brandner, F. Leveraging Reusable Code and Proofs to Design
Complex DRAM Controllers – A Case Study. 27th Euromicro Conference Series on Digital System Design (DSD), 2024. </li>

<li> <strong> Lisboa Malaquias, F. </strong>, Asavoae, M. & Brandner, F. A formal framework to design and prove trustworthy memory controllers. Real-Time Syst (2023). 
<a href="https://link.springer.com/article/10.1007/s11241-023-09411-3#citeas"> DOI </a> </li>

<li> <strong> Lisboa Malaquias, F.</strong>, Giantamidis, G., Basagiannis, S., Fulvio Rollini, S., & Amundson, I. (2023). Towards a Methodology to Design Provably Secure Cyber-physical Systems. ACM SIGAda Ada Letters, 43(1), 94-99. <a href="https://dl.acm.org/doi/10.1145/3631483.3631499"> DOI </a> </li> 

<li> <strong> Malaquias, Felipe Lisboa</strong>, Mihail Asavoae, and Florian Brandner. "From the Standards to Silicon: Formally Proved Memory Controllers." NASA Formal Methods: 15th International Symposium, NFM 2023, Houston, TX, USA, May 16–18, 2023, Proceedings. Cham: Springer Nature Switzerland, 2023. 
<a href="https://link.springer.com/chapter/10.1007/978-3-031-33170-1_18"> DOI</a>, <a href="https://perso.telecom-paristech.fr/brandner/paper/nfm23-lisboa-aam.pdf">AAM</a></li>

<li> <strong> (Best Paper Award) </strong> <strong>Felipe Lisboa Malaquias</strong>, Mihail Asavoae, and Florian Brandner. 2022. A Coq Framework for More Trustworthy DRAM Controllers. In Proceedings of the 30th International Conference on Real-Time Networks and Systems (RTNS ’22), June 7–8, 2022, Paris, France. ACM, New York, NY, USA, 11 pages. 
<a href="https://dl.acm.org/doi/10.1145/3534879.3534907?cid=99660422484"> <img alt="acm" src="assets/img/acm.png" width="30" height="30"> </a> </li> 
</ol>

</div>

### Awards and Honors

- **Best Paper Award** (RTNS, 2022).

- **1st place at the 1st National RISC-V student contest** (Paris, France, 2021). Organised by Thales, CNFM, and the GdR SOC2.

- **CAPES BRAFITEC Excellence Double Degree Fellowship** (Belo Horizonte, Brazil, 2018). Granted by [CAPES](https://www.gov.br/capes/pt-br).

- **1st place at CoRA, the Autonomous Robot Competition** (Belo Horizonte, Brazil, 2016). Organised by [PETEE](http://www.petee.cpdee.ufmg.br/), School of Enginering, UFMG. Along with two teamates, I've designed a high speed line follower robot. Our robot's performance granted us first place in the competition. You can check out the video from the championship round [here](https://www.youtube.com/shorts/w9acbkdc1_4). The software running on it is [here](https://github.com/felipelisboa-ml/cora2016_kombibot).

### Other Research Projects

- [Superscalar Processor Timing Anomalies Detector](https://github.com/felipelisboa-ml/RISC-V-competition). A software written in C to detect timing anomalies in super-scalar processor trace executions.

- [RISC-V National Competition](https://github.com/felipelisboa-ml/RISC-V-competition). My changes on the [Ariane](https://github.com/lowRISC/ariane) processor that awarded my first place on the 1st National RISC-V student contest.

### Skills

<!-- <div style="text-align: justify">  -->

- Proficiency: C, and the Coq Theorem Prover.

- Working level: SystemVerilog/Verilog, C++, Python, Java.

- Basic knownledge: 
	- Functional programming languages: Haskell, OCaml, Scala.
	- Formal verification languages/tools: F*, UPPALL, TLA+. 
	- Other: Matlab, HTML, CSS, SQL.
<!-- </div> -->	

### Trivia

I am passionate about languages. I can currently speak six languages: Portuguese, English, French, Spanish, Italian, and German.