
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.243808                       # Number of seconds simulated
sim_ticks                                2243807981500                       # Number of ticks simulated
final_tick                               2743924324500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 100371                       # Simulator instruction rate (inst/s)
host_op_rate                                   100371                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               75071007                       # Simulator tick rate (ticks/s)
host_mem_usage                                2333452                       # Number of bytes of host memory used
host_seconds                                 29889.14                       # Real time elapsed on the host
sim_insts                                  3000000007                       # Number of instructions simulated
sim_ops                                    3000000007                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data   4065221184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         4065221248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total            64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks   3048920704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      3048920704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data     63519081                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            63519082                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      47639386                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           47639386                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst           29                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data   1811750924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1811750953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst           29                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total               29                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1358815339                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1358815339                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1358815339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst           29                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data   1811750924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3170566292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    63519082                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                   47639386                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                  63519082                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                 47639386                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                 4065221248                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten              3048920704                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd           4065221248                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr           3048920704                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0             3969838                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1             3969847                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2             3969625                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3             3969672                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4             3969736                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5             3969851                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6             3969743                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7             3969871                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8             3969900                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9             3971180                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10            3970052                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11            3970036                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12            3970015                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13            3969852                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14            3969970                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15            3969894                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0             2977321                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1             2977334                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2             2977172                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3             2977286                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4             2977396                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5             2977714                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6             2977570                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7             2977512                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8             2977516                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9             2977578                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10            2977780                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11            2977524                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12            2977503                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13            2977340                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14            2977458                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15            2977382                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  2243807769500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6              63519082                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6             47639386                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                19215154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                19975527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                14255230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                10073171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                 1019286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                 1852258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                 2036949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                 2069386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                 2071264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                 2071278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                 2071278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                 2071278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                 2071278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                 2071278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                2071278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                2071278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                2071278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                2071278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                2071278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                2071277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                2071277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                2071277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                2071277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                2071277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                2071277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                2071277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                2071277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                1051992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 219020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  34329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     27851067                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    255.435009                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   193.023623                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   299.619699                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65      5647503     20.28%     20.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129      4192919     15.05%     35.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193      5255673     18.87%     54.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257      3138497     11.27%     65.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321      3149960     11.31%     76.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385      3997201     14.35%     91.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449      1133805      4.07%     95.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513       833848      2.99%     98.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577       149000      0.53%     98.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641        76912      0.28%     99.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705         4040      0.01%     99.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769         1915      0.01%     99.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833         1255      0.00%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897          177      0.00%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961           88      0.00%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025           62      0.00%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089           33      0.00%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153           19      0.00%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217           21      0.00%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281           29      0.00%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345           11      0.00%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409           57      0.00%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473          100      0.00%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537          172      0.00%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601          228      0.00%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665          194      0.00%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729          148      0.00%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793           45      0.00%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857            6      0.00%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921           12      0.00%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985        28264      0.10%     99.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049        28528      0.10%     99.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113        14446      0.05%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177            8      0.00%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241           13      0.00%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305            2      0.00%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369            7      0.00%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433           94      0.00%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497            4      0.00%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561          103      0.00%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625          134      0.00%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689          139      0.00%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753          289      0.00%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817          186      0.00%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881         3555      0.01%     99.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945         3289      0.01%     99.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009        11625      0.04%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073         7607      0.03%     99.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136-3137        11559      0.04%     99.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201        13811      0.05%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265        48976      0.18%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329        62889      0.23%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393        30191      0.11%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457         1266      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520-3521            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3585            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3649            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672-4673            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864-4865            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4928-4929            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5185            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5249            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888-5889            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5952-5953            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6016-6017            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6400-6401            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6464-6465            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6528-6529           44      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6592-6593           27      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6720-6721            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193           44      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     27851067                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                 2054561701250                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat            3563368616250                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat               317595410000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat              1191211505000                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     32345.58                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  18753.60                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                56099.18                       # Average memory access latency
system.mem_ctrls.avgRdBW                      1811.75                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                      1358.82                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW              1811.75                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW              1358.82                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                        24.77                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       1.59                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                       9.21                       # Average write queue length over time
system.mem_ctrls.readRowHits                 46528544                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                36778842                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.20                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      20185.67                       # Average gap between requests
system.membus.throughput                   3170566292                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq            15879910                       # Transaction distribution
system.membus.trans_dist::ReadResp           15879910                       # Transaction distribution
system.membus.trans_dist::Writeback          47639386                       # Transaction distribution
system.membus.trans_dist::ReadExReq          47639172                       # Transaction distribution
system.membus.trans_dist::ReadExResp         47639172                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    174677550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              174677550                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port   7114141952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total          7114141952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus             7114141952                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy        246136778000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy       300417356250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       196889747                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    140523419                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        85055                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     96312563                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        96312547                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.999983                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS              44                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits           1023652021                       # DTB read hits
system.switch_cpus.dtb.read_misses             925509                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses       1024577530                       # DTB read accesses
system.switch_cpus.dtb.write_hits           207403325                       # DTB write hits
system.switch_cpus.dtb.write_misses            425517                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       207828842                       # DTB write accesses
system.switch_cpus.dtb.data_hits           1231055346                       # DTB hits
system.switch_cpus.dtb.data_misses            1351026                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses       1232406372                       # DTB accesses
system.switch_cpus.itb.fetch_hits           836087216                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       836087220                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles               4487615963                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    935725021                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             7806125968                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           196889747                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     96312591                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            1099555068                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       581929284                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles     1859443434                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          580                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines         836087216                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      82815496                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   4294119487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.817864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.205996                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3194564419     74.39%     74.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            15816      0.00%     74.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         45296825      1.05%     75.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         22665472      0.53%     75.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         12745444      0.30%     76.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5        120852114      2.81%     79.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         59725215      1.39%     80.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         72107006      1.68%     82.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        766147176     17.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   4294119487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.043874                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.739482                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles       1142212833                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    1784904530                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         859816893                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles     107789853                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles      399395377                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     56363027                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred             5                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     6826097870                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts            22                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles      399395377                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles       1275328942                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles      1490213643                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         826859066                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     302322458                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     5933693104                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       9591225                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents      193259621                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents     136001830                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   5162691738                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    8647100290                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    614272132                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   8032828158                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1791849646                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps       3370842003                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         819883449                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads   1811217098                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    475516428                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     57272814                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     11438151                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         4448454639                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        3258573621                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued    304768384                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined   2448438246                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined   3002951458                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   4294119487                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.758846                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.462286                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   3169557855     73.81%     73.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    243661769      5.67%     79.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    207957666      4.84%     84.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    261729545      6.10%     90.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    289737395      6.75%     97.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     87234768      2.03%     99.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     22133137      0.52%     99.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     10973173      0.26%     99.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1134179      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   4294119487                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          263619      0.09%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd       5880549      1.93%      2.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      2.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      2.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     24675296      8.08%     10.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv      68618525     22.47%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     32.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      184924056     60.56%     93.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      20972945      6.87%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     256105914      7.86%      7.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%      7.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%      7.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    811337833     24.90%     32.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     32.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     32.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    452148930     13.88%     46.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv     17154663      0.53%     47.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     47.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     47.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     47.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     47.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     47.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     47.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     47.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     47.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     47.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     47.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     47.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     47.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     47.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     47.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     47.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     47.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     47.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     47.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1512320001     46.41%     93.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    209506280      6.43%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3258573621                       # Type of FU issued
system.switch_cpus.iq.rate                   0.726126                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           305334990                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.093702                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   5012945525                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    922490943                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    258300524                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   6408424570                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes   5974425971                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses   1851063692                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      343253130                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses      3220655481                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     51643354                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads   1440905370                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        24029                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores    297380470                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked    685724193                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles      399395377                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles      1121421516                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      38249066                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   4448454740                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      2506276                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts    1811217098                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    475516428                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents       32013030                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        251260                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        24029                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        12269                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        73481                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        85750                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2759387728                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts    1024577530                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts    499185885                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                   101                       # number of nop insts executed
system.switch_cpus.iew.exec_refs           1232406372                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         33754214                       # Number of branches executed
system.switch_cpus.iew.exec_stores          207828842                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.614889                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2110735347                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2109364216                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1636349879                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        2259658311                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.470041                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.724158                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts   2449104592                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts        85050                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   3894724110                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.513515                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.597480                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   3348643312     85.98%     85.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    177654488      4.56%     90.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     53865406      1.38%     91.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     61927166      1.59%     93.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     79534554      2.04%     95.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     41177108      1.06%     96.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     14594524      0.37%     96.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     21378078      0.55%     97.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     95949474      2.46%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   3894724110                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2000000036                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2000000036                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              548447673                       # Number of memory references committed
system.switch_cpus.commit.loads             370311718                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           30014407                       # Number of branches committed
system.switch_cpus.commit.fp_insts         1785581787                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         745004108                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls           10                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      95949474                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           8241226618                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          9297605748                       # The number of ROB writes
system.switch_cpus.timesIdled                 1508790                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles               193496476                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000006                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000006                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000006                       # Number of Instructions Simulated
system.switch_cpus.cpi                       2.243808                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.243808                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.445671                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.445671                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1476186920                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       224546359                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        2758104584                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes       1643680450                       # number of floating regfile writes
system.l2.tags.numFaultyBlocks_VDD1                 0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2                 0                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1                  0                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2                  0                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                          0                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                 5487848572                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2                    0                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3         32027085.493507                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          32027085.493507                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            5037.425790                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                  63519225                       # number of replacements
system.l2.tags.tagsinuse                 31961.706606                       # Cycle average of tags in use
system.l2.tags.total_refs                    34951944                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  63551148                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.549981                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    23904.909009                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst     0.000388                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  8054.828985                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data          1.968221                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.729520                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.245814                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975394                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data         2145                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    2145                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         82571939                       # number of Writeback hits
system.l2.Writeback_hits::total              82571939                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data     34932639                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              34932639                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data      34934784                       # number of demand (read+write) hits
system.l2.demand_hits::total                 34934784                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data     34934784                       # number of overall hits
system.l2.overall_hits::total                34934784                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst            1                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data     15879909                       # number of ReadReq misses
system.l2.ReadReq_misses::total              15879910                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data     47639172                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            47639172                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data     63519081                       # number of demand (read+write) misses
system.l2.demand_misses::total               63519082                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst            1                       # number of overall misses
system.l2.overall_misses::switch_cpus.data     63519081                       # number of overall misses
system.l2.overall_misses::total              63519082                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst        79750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 1564947882000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    1564947961750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 4149436663500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  4149436663500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst        79750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 5714384545500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     5714384625250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst        79750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 5714384545500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    5714384625250                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst            1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     15882054                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            15882055                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     82571939                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          82571939                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data     82571811                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          82571811                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     98453865                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             98453866                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     98453865                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            98453866                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.999865                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.999865                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.576942                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.576942                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.645166                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.645166                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.645166                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.645166                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst        79750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 98548.920022                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 98548.918838                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 87101.359854                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87101.359854                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst        79750                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 89963.274902                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89963.274741                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst        79750                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 89963.274902                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89963.274741                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks             47639386                       # number of writebacks
system.l2.writebacks::total                  47639386                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data     15879909                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total         15879910                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data     47639172                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       47639172                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data     63519081                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          63519082                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data     63519081                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         63519082                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst        68250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 1383267140000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 1383267208250                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 3603244540500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 3603244540500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst        68250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 4986511680500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 4986511748750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst        68250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 4986511680500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 4986511748750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.999865                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.999865                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.576942                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.576942                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.645166                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.645166                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.645166                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.645166                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst        68250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 87108.001689                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 87108.000502                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 75636.170597                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75636.170597                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst        68250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 78504.153429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78504.153268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst        68250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 78504.153429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78504.153268                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  5163388140                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq           15882055                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          15882055                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         82571939                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         82571811                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        82571811                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            2                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    279479669                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             279479671                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side           64                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side  11585651456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total        11585651520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus           11585651520                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy       173084841500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              1750                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      162225326250                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             7.2                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         5487848645                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 21796793.628267                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  21796793.628267                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements                 0                       # number of replacements
system.cpu.icache.tags.tagsinuse           647.828221                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1798362230                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               648                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2775250.354938                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst     0.828221                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst          647                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.000809                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.631836                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.632645                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    836087213                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       836087213                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    836087213                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        836087213                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    836087213                       # number of overall hits
system.cpu.icache.overall_hits::total       836087213                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total             3                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total              3                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::total             3                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst       228750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       228750                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst       228750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       228750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst       228750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       228750                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    836087216                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    836087216                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    836087216                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    836087216                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    836087216                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    836087216                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst        76250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        76250                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst        76250                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        76250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst        76250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        76250                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst            1                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst            1                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst            1                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst        80750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total        80750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst        80750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total        80750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst        80750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total        80750                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst        80750                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        80750                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst        80750                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        80750                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst        80750                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        80750                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3         5487848646                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3 13206137.259641                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  13206137.259641                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements          98453865                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           350087709                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          98454889                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.555818                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.992574                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     0.007426                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.000007                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    254327507                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       254327507                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     95564144                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       95564144                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    349891651                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        349891651                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    349891651                       # number of overall hits
system.cpu.dcache.overall_hits::total       349891651                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     74101064                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      74101064                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     82571811                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     82571811                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data    156672875                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      156672875                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data    156672875                       # number of overall misses
system.cpu.dcache.overall_misses::total     156672875                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 5850412751250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 5850412751250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 4525572807162                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 4525572807162                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 10375985558412                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 10375985558412                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 10375985558412                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 10375985558412                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    328428571                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    328428571                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    178135955                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    178135955                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    506564526                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    506564526                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    506564526                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    506564526                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.225623                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.225623                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.463533                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.463533                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.309285                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.309285                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.309285                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.309285                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 78951.804946                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78951.804946                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 54807.721332                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54807.721332                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 66227.070630                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66227.070630                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 66227.070630                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66227.070630                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs   2216193788                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          63969427                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.644578                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     82571939                       # number of writebacks
system.cpu.dcache.writebacks::total          82571939                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     58219010                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     58219010                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     58219010                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     58219010                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     58219010                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     58219010                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     15882054                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     15882054                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data     82571811                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     82571811                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     98453865                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     98453865                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     98453865                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     98453865                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 1581354250750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1581354250750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 4338339200162                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 4338339200162                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 5919693450912                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 5919693450912                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 5919693450912                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 5919693450912                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.048358                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048358                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.463533                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.463533                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.194356                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.194356                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.194356                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.194356                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 99568.623224                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 99568.623224                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 52540.196801                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52540.196801                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 60126.572491                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60126.572491                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 60126.572491                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60126.572491                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
