--------------- Build Started: 05/24/2020 18:57:35 Project: final_prova, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\marti\AppData\Local\Cypress Semiconductor\PSoC Creator\4.3" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\marti\OneDrive\Desktop\Final_Project\final_prova.cydsn\final_prova.cyprj -d CY8C5888LTI-LP097 -s C:\Users\marti\OneDrive\Desktop\Final_Project\final_prova.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: fit.M0032: warning: Clock Warning: (CLK_DBL's accuracy range '1  Hz -50% +100%, (0.5  Hz - 2  Hz)' is not within the specified tolerance range '1  Hz +/- 5%, (0.95  Hz - 1.05  Hz)'.).
 * C:\Users\marti\OneDrive\Desktop\Final_Project\final_prova.cydsn\final_prova.cydwr (CLK_DBL)
 * C:\Users\marti\OneDrive\Desktop\Final_Project\final_prova.cydsn\TopDesign\TopDesign.cysch (Instance:CLK_DBL)
HDL Generation...
Synthesis...
Tech Mapping...
Info: plm.M0038: The pin named INT_pin(0) at location P12[4] prevents usage of special purposes: I2C:SCL. (App=cydsfit)
Analog Placement...
Info: apr.M0002: Analog signal "\ADC_DelSig:Net_35\" is connected to one terminal only. (App=cydsfit)
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 05/24/2020 18:58:20 ---------------
