
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G
Install: C:\Gowin\Gowin_V1.9.5Beta\SynplifyPro
OS: Windows 6.2

Hostname: EYE-06

Implementation : rev_1

# Written on Fri Apr 10 09:08:02 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start             Requested     Requested     Clock        Clock                     Clock
Level     Clock             Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------
0 -       led_light|clk     225.7 MHz     4.431         inferred     Autoconstr_clkgroup_0     33   
====================================================================================================


Clock Load Summary
******************

                  Clock     Source        Clock Pin           Non-clock Pin     Non-clock Pin
Clock             Load      Pin           Seq Example         Seq Example       Comb Example 
---------------------------------------------------------------------------------------------
led_light|clk     33        clk(port)     led_status[0].C     -                 -            
=============================================================================================
