[INFO]: Run Directory: /home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_14_23_18
[INFO]: Saving runtime environment...
[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[INFO]: Running linter (Verilator) (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_14_23_18/logs/synthesis/linter.log)...
[INFO]: 0 errors found by linter
[WARNING]: 9 warnings found by linter
[INFO]: Running Synthesis (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_14_23_18/logs/synthesis/1-synthesis.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_14_23_18/logs/synthesis/2-sta.log)...
[INFO]: Creating a netlist with power/ground pins.
[INFO]: Running Initial Floorplanning (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_14_23_18/logs/floorplan/3-initial_fp.log)...
[INFO]: Floorplanned with width 1788.94 and height 1776.16.
[INFO]: Running IO Placement (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_14_23_18/logs/floorplan/4-place_io.log)...
[INFO]: Performing Manual Macro Placement (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_14_23_18/logs/placement/5-macro_placement.log)...
[INFO]: Running Tap/Decap Insertion (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_14_23_18/logs/floorplan/6-tap.log)...
[INFO]: Power planning with power {vccd1 vdda1} and ground {vssd1 vssa1}...
[INFO]: Generating PDN (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_14_23_18/logs/floorplan/7-pdn.log)...
[INFO]: Running Global Placement (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_14_23_18/logs/placement/8-global.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_14_23_18/logs/placement/9-gpl_sta.log)...
[INFO]: Running Placement Resizer Design Optimizations (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_14_23_18/logs/placement/10-resizer.log)...
[INFO]: Running Detailed Placement (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_14_23_18/logs/placement/11-detailed.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_14_23_18/logs/placement/12-dpl_sta.log)...
[INFO]: Running Clock Tree Synthesis (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_14_23_18/logs/cts/13-cts.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_14_23_18/logs/cts/14-cts_sta.log)...
[INFO]: Running Placement Resizer Timing Optimizations (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_14_23_18/logs/cts/15-resizer.log)...
[INFO]: Running Global Routing Resizer Design Optimizations (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_14_23_18/logs/routing/16-resizer_design.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_14_23_18/logs/routing/17-rsz_design_sta.log)...
[INFO]: Running Global Routing Resizer Timing Optimizations (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_14_23_18/logs/routing/18-resizer_timing.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_14_23_18/logs/routing/19-rsz_timing_sta.log)...
[INFO]: Running Heuristic Diode Insertion (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_14_23_18/logs/routing/20-diodes.log)...
[INFO]: Running Detailed Placement (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_14_23_18/logs/routing/21-diode_legalization.log)...
[INFO]: Running Global Routing (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_14_23_18/logs/routing/22-global.log)...
[INFO]: Starting OpenROAD Antenna Repair Iterations...
[INFO]: Writing Verilog (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_14_23_18/logs/routing/22-global_write_netlist.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_14_23_18/logs/routing/24-grt_sta.log)...
[INFO]: Running Fill Insertion (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_14_23_18/logs/routing/25-fill.log)...
[INFO]: Running Detailed Routing (log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_14_23_18/logs/routing/26-detailed.log)...
[ERROR]: during executing openroad script /openlane/scripts/openroad/droute.tcl
[ERROR]: Log: ../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_14_23_18/logs/routing/26-detailed.log
[ERROR]: Last 10 lines:
[INFO DRT-0033] via2 shape region query size = 27312.
[INFO DRT-0033] met3 shape region query size = 20526.
[INFO DRT-0033] via3 shape region query size = 29172.
[INFO DRT-0033] met4 shape region query size = 6935.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[ERROR DRT-0073] No access point for core_flat_v4/SEL1.
Error: droute.tcl, 38 DRT-0073
child process exited abnormally

[ERROR]: Creating issue reproducible...
[INFO]: Saving runtime environment...
[INFO]: Reproducible packaged: Please tarball and upload '../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_14_23_18/issue_reproducible' if you're going to submit an issue.
[ERROR]: Step 26 (routing) failed with error:
-code 1 -level 0 -errorcode NONE -errorinfo {
    while executing
"throw_error"
    (procedure "run_tcl_script" line 219)
    invoked from within
"run_tcl_script -tool openroad -no_consume {*}$args"
    (procedure "run_openroad_script" line 2)
    invoked from within
"run_openroad_script $::env(SCRIPTS_DIR)/openroad/droute.tcl -indexed_log $log -save "to=$::env(routing_results),noindex,def,odb,netlist,powered_netlis..."
    (procedure "detailed_routing_tritonroute" line 14)
    invoked from within
"detailed_routing_tritonroute {*}$args"
    (procedure "detailed_routing" line 2)
    invoked from within
"detailed_routing"
    (procedure "run_routing" line 32)
    invoked from within
"run_routing"
    (procedure "run_routing_step" line 7)
    invoked from within
"run_routing_step"} -errorline 1
[INFO]: Saving current set of views in '../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_14_23_18/results/final'...
[INFO]: Generating final set of reports...
[INFO]: Created manufacturability report at '../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_14_23_18/reports/manufacturability.rpt'.
[INFO]: Created metrics report at '../home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_14_23_18/reports/metrics.csv'.
[INFO]: Saving runtime environment...
[ERROR]: Flow failed.
[INFO]: The failure may have been because of the following warnings:
