# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../vga_sprites.ip_user_files/bd/ball64x448/ip/ball64x448_blk_mem_gen_0_0/ball64x448_blk_mem_gen_0_0_sim_netlist.vhdl" \
"../../../../vga_sprites.ip_user_files/bd/ball64x448/sim/ball64x448.vhd" \
"../../../../vga_sprites.ip_user_files/bd/cat64x128/ip/cat64x128_blk_mem_gen_0_0/cat64x128_blk_mem_gen_0_0_sim_netlist.vhdl" \
"../../../../vga_sprites.ip_user_files/bd/cat64x128/sim/cat64x128.vhd" \
"../../../../vga_sprites.srcs/sources_1/imports/hdl/ball64x448_wrapper.vhd" \
"../../../../vga_sprites.srcs/sources_1/imports/hdl/cat64x128_wrapper.vhd" \
"../../../../vga_sprites.srcs/sources_1/new/clk_div.vhd" \
"../../../../vga_sprites.srcs/sources_1/new/clk_pulse.vhd" \
"../../../../vga_sprites.srcs/sources_1/new/sprite_m.vhd" \
"../../../../vga_sprites.srcs/sources_1/new/vga_controller.vhd" \
"../../../../vga_sprites.srcs/sources_1/new/vga_pixels.vhd" \
"../../../../vga_sprites.srcs/sources_1/new/vga_sprites_top.vhd" \
"../../../../vga_sprites.srcs/sim_1/new/vga_sprites_top_tb.vhd" \

# Do not sort compile order
nosort
