================================================================================ 
Commit: 9939acfa76bcf115581a5972f15f2d81a95b11c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:31:14 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 970db0c7b895df42280a80ff007e181a12f51b2c
Original commit date: Wed Feb 7 00:13:55 2018 -0800
[TeamCity] Auto-Commit FSP
Update auto-generated FSP UPD header files
Wed Feb 7 00:13:55 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.fd

================================================================================ 
Commit: cc9f8c5802b00134f6dbebea5507fb276e6d9e35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:31:13 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: e858e6d4769686ebdd8068fc0f36c237e903736d
Original commit date: Wed Feb 7 14:53:25 2018 +0800
Change-Id: If8cc5d45a9bcee079bb451ddecf8ba4c4be8be48
[2201945023][][CFL-S] B0.D0.F0.R088h bit 4 is not set after resume from sleep - Take2

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInit.c
CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c
CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitFsp.c

================================================================================ 
Commit: 260119b2b6711d171b3864764004cd3a08dde3fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:31:12 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 58aa845ea93c630656a047b036ebbd00bf8f2969
Original commit date: Wed Feb 7 14:37:32 2018 +0800
Change-Id: I4dcf5a9fa3f4ccd0ebcb2cb8d386f844c12cdad2
Title:[CNL] Klocwork issues for CPU based on Daily_125_00_98 - Part II
Resolution: Fixed SUT ASSERT during POST.
Impacted Platform: CannonLake and CoffeeLake
HSD: 1504719657

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c

================================================================================ 
Commit: fa9bcae109ed0d14fef59b1fc41bd8e6be40d963 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:31:11 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: c91d78432ca8d9c7a0a8e579e5d995f000a9d90a
Original commit date: Wed Feb 7 14:21:45 2018 +0800
Change-Id: I7003821e2105b3d1b37e9bc7f4afca462b27e8e7
CannonLakeFspPkg/CannonLakePlatSamplePkg: Fix S3 00E9 hang.
Solution: Removed hardcoding alignment code from DxeIpl
to work with Align=Auto for all PEIMs.
Solution were in latest EDK2 already so added to overrides.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dsc
CannonLakeFspPkg/CannonLakeFspPkg.fdf
CannonLakePlatSamplePkg/PlatformPkg.dsc
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 0187eaad72b891136c2cec4da122b90ad7b8cc08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:31:10 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: b4f0f0b926afaf031eba774d6716085c864c50d7
Original commit date: Tue Feb 6 21:44:11 2018 -0800
Title: Back out CL@571058 to fix CPU Exception issue
Resolution:
Impacted Platform:
HSD:

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/Include/HstiFeatureBit_1_1a.h

================================================================================ 
Commit: f7d2941acdd671a8014e80b9ac350066111c243a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:31:09 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 2fccc473fee4776ee61c178ab72156a2f2a1c72d
Original commit date: Mon Feb 5 16:10:40 2018 +0800
Change-Id: I02ebd5798104a48a63d7283e0f95f88c04e7fd0f
Title: Duplicate naming of PCD may cause build failure in corner cases.
Resolution: Added a new PCD and ensure all of those PCD have same value
Hsd-es-id: 1504717277

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.dsc
CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchCycleDecodingLib/PchCycleDecodingLib.c
CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchCycleDecodingLib/PeiDxeSmmPchCycleDecodingLib.inf
CannonLakeSiliconPkg/Pch/Library/Private/PeiP2sbPrivateLib/PeiP2sbPrivateLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiP2sbPrivateLib/PeiP2sbPrivateLib.inf
CannonLakeSiliconPkg/Pch/Library/Private/PeiP2sbPrivateLib/PeiP2sbPrivateLibCnl.inf
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 11ba406a0fe96dff0ed6f7b5c107f9556e1767a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:31:08 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 00615bb41f7811f9c29028fe763a901522e155d6
Original commit date: Tue Feb 6 19:28:50 2018 -0800
Title: 1504719983: S3 resume hang up at post code "00E9"
Resolution: Removed hardcoding alignment code from DxeIpl to work with Align=Auto parameter for all PEIMs.
Impacted Platform: ICL, CNL, CFL
HSD:1504719983

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/Override/ClientSiliconPackageOverride.md
ClientSiliconPkg/Override/MdeModulePkg/Core/DxeIplPeim/Arm/DxeLoadFunc.c
ClientSiliconPkg/Override/MdeModulePkg/Core/DxeIplPeim/DxeIpl.h
ClientSiliconPkg/Override/MdeModulePkg/Core/DxeIplPeim/DxeIpl.inf
ClientSiliconPkg/Override/MdeModulePkg/Core/DxeIplPeim/DxeIpl.uni
ClientSiliconPkg/Override/MdeModulePkg/Core/DxeIplPeim/DxeIplExtra.uni
ClientSiliconPkg/Override/MdeModulePkg/Core/DxeIplPeim/DxeLoad.c
ClientSiliconPkg/Override/MdeModulePkg/Core/DxeIplPeim/Ebc/DxeLoadFunc.c
ClientSiliconPkg/Override/MdeModulePkg/Core/DxeIplPeim/Ia32/DxeLoadFunc.c
ClientSiliconPkg/Override/MdeModulePkg/Core/DxeIplPeim/Ia32/IdtVectorAsm.S
ClientSiliconPkg/Override/MdeModulePkg/Core/DxeIplPeim/Ia32/IdtVectorAsm.asm
ClientSiliconPkg/Override/MdeModulePkg/Core/DxeIplPeim/Ia32/IdtVectorAsm.nasm
ClientSiliconPkg/Override/MdeModulePkg/Core/DxeIplPeim/Ipf/DxeLoadFunc.c
ClientSiliconPkg/Override/MdeModulePkg/Core/DxeIplPeim/X64/DxeLoadFunc.c
ClientSiliconPkg/Override/MdeModulePkg/Core/DxeIplPeim/X64/VirtualMemory.c
ClientSiliconPkg/Override/MdeModulePkg/Core/DxeIplPeim/X64/VirtualMemory.h

================================================================================ 
Commit: 90f0daedcb755bff4e9b3cf518d1f199fd631af3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:31:07 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 501e6360da81333a558e3e6608a7c722fe3d0e7e
Original commit date: Tue Feb 6 19:29:05 2018 -0800
[TeamCity] Auto-Commit FSP
Update auto-generated FSP UPD header files
Tue Feb 6 19:29:05 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.fd

================================================================================ 
Commit: af5fab9360b56d49169ed130ac67a53c4cc16ba6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:31:06 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: bbc8f3442f9e30193f7f50854833ba4f64faaf46
Original commit date: Wed Feb 7 11:10:41 2018 +0800
Change-Id: I6ea8a2869646328cb712e80aa53d0fa2af6c16b4
[NO_HSD] Update FSP/RC version to be 7.x.25.30
Resolution: Update FSP/RC version
Impacted None

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 26445d1860d300f35f8dd915bfb1914d329d2847 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:31:05 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 53add47d995fe97958824fcdb648e1b9f56d7b94
Original commit date: Mon Jan 29 12:58:31 2018 -0800
Change-Id: I010f0c6cf30dd9a689204caea762fb670c1d77f9
CNL-H KC RVP: Revert "Integrate CNL P0 Patch 0x1E" to 0x12 for CNL-H62
This reverts commit 0faf852bde1ce090d390cddb7462f8c86795af3b.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 65051a2e9a6b8b8730551c0b50d0c282f7d8c7ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:31:04 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 194650ec10f5a7b7bff4f1bbe988db367f7f569d
Original commit date: Tue Feb 6 18:50:16 2018 -0800
[TeamCity] Auto-Commit FSP
Update auto-generated FSP UPD header files
Tue Feb 6 18:50:16 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.fd

================================================================================ 
Commit: 108edcb1c0ed8776d936e8b5390ffbf3f11be146 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:31:03 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: c9133cb5089dd358da664879076548c9a893bbd8
Original commit date: Wed Feb 7 10:11:33 2018 +0800
Change-Id: I12c1b736ca4702ca638e26067b600d41855c009d
[NO_HSD] Update ME for RC 7.0.23.3x API Review
Resolution: Correct Doxygen format
Impacted None

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Me/Include/Library/DxeMeLib.h
CannonLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: a2c46bdbea1d9818fdd4c9579d5b69e49632d432 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:31:02 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 9262a321ce7525dfb46cfd1955d205e77aa15c89
Original commit date: Tue Feb 6 17:56:12 2018 -0800
Title: [CNL] FV Alignment in EDK2 Chain-of-Trust Bypass
Resolution:  Add patch to CNL as an override
Impacted Platform: CNL/CFL
HSD:2201882862

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/Override/BaseTools/Source/Python/Common/Misc.py
ClientSiliconPkg/Override/BaseTools/Source/Python/GenPatchPcdTable/GenPatchPcdTable.py
ClientSiliconPkg/Override/ClientSiliconPackageOverride.md
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/BootMode/BootMode.c
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/CpuIo/CpuIo.c
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/Dependency/Dependency.c
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/Dependency/Dependency.h
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/Dispatcher/Dispatcher.c
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/FwVol/FwVol.c
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/FwVol/FwVol.h
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/Hob/Hob.c
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/Image/Image.c
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/Memory/MemoryServices.c
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/PciCfg2/PciCfg2.c
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/PeiCore.uni
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/PeiCoreExtra.uni
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/PeiMain.h
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/PeiMain.inf
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/PeiMain/PeiMain.c
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/Ppi/Ppi.c
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/Reset/Reset.c
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/Security/Security.c
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/StatusCode/StatusCode.c
ClientSiliconPkg/Override/NetworkPkg/IScsiDxe/IScsiDhcp.c
ClientSiliconPkg/Override/NetworkPkg/IScsiDxe/IScsiExtScsiPassThru.c

================================================================================ 
Commit: 1d8bcbbd2fdd5b59c580a9b9ceba99e56ad261a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:31:01 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 5c2a26e6d353cb87a319046da7c8c6b23092b028
Original commit date: Tue Feb 6 16:09:20 2018 -0800
[TeamCity] Weekly Update FSP/RC
Increment FSP Revision Number and reset FSP Build Number to 1
Tue Feb 6 16:09:20 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: a50932b2eb391a63d7fe69acbd84d6e9e66defbe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:31:00 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: c0eef18d7fcc391d303402030bf7481c8da3a28e
Original commit date: Tue Feb 6 15:47:03 2018 -0800
[TeamCity] Weekly Update BIOS ID
Increment BIOS Major Version and reset Minor Version to 0
Tue Feb 6 15:47:03 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 127c88e03eb73356d88563bdf74ca6c856f5e451 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:30:59 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: d0e69f9d33d9e9b54c9f3986840d7ceda51645b3
Original commit date: Tue Feb 6 15:26:50 2018 -0800
Title: [ICL] HSTI Code Porting, Improvement, Missing/New Features and Clean-up
Resolution:
HSTI Code Porting,
Improvement/Clean-up
- Updated copyright to 2018
- Code/String HSTI renamed from error to unexp status
- Missing/New Features: Allowed WriteStatus SPI OPCODE feature
- Tested on label ICL2062 on ICL-U A2 Environment
- Clen-up: Removed tab and replaced with spaces, removed non-standard comments
Impacted Platform: ICL
HSD: 1406673992
Code Review: 213313

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/Include/HstiFeatureBit_1_1a.h

================================================================================ 
Commit: 01ebbaa41a5e331b1fd51362efdb3accd61b89e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:30:58 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 71d8b629202ea275740a40ad87ef664e5c9f367c
Original commit date: Tue Feb 6 09:40:33 2018 -0800
Change-Id: I8ba1e9606d615bf2f7e56c57a784898c73397b0b
Title: CFL/CNP: Remove Gen9 device id's from source code
Resolution: Remove Gen 9 device id's
Impacted Platform: CFL/CNL platforms
HSD: 1406793676

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsHostBridge.h

================================================================================ 
Commit: 1431c29e0c323f9224d8fa6658cb64bf4ea81772 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:30:57 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 9f06496c81945c54cc9cae655399d142774da049
Original commit date: Tue Feb 6 01:54:34 2018 -0800
Title: Pinging fails after switching Network in Connection Manager/EDK Shell
Resolution: Adding patches from SSG
Impacted Platform: CNL/CFL
HSD:2201959647

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Impl.c

================================================================================ 
Commit: 8bd387483bcbe0d4f421939900e81d0a5ec93776 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:30:56 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: c96e13d1c50bb09a6c9d3720a8e5d047da7b0c2c
Original commit date: Tue Feb 6 14:43:00 2018 +0800
Change-Id: I135724533988d5c6a4279e3abe14e917670a63b0
Title:[No HSD] RC review for backward compatibility
Resolution:Rollback renaming of PchSerialIoTimingHSHx to PchSerialIoTimingHMHx;
rollback renaming of (SHA-1: 700990bfdec7c49c156a92e379358e30460c5fb9) [CNP-LP D1][CFL U] LPSS/ISH I2C AC timing settings are out of tune
Hsd-es-id: N/A
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/SerialIoTimingParameters.asl
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Setup/PchSetup.hfr
CannonLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 4bf9cbcc62488fc28eda5b7bb2984f3c13c53b9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:30:55 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 51271b21b2284e2f0855d1c4fa62add87464a857
Original commit date: Fri Feb 2 11:44:31 2018 -0800
Change-Id: Ib277fd483cb36a76324e71da79ecfe0fab69c8d1
Title: Windows cannot boot with PMEN(protected memory enable) set by ACM for IBB DMA protection
Resolution: As a part of VTD initilization in PEI phase,check wehtehr DMA protection was enabled
by ACM through PLMBASE/PMLLIMIT/PMEN (wrt to VTD bar) and those are enabled, we need to clear these
registers.
Impacted Platform: CannonLake

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsHostBridge.h
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiVtdInitLib/PeiVtdInitLib.c

================================================================================ 
Commit: ae979d879062fa166741baca818189e424d1f8c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:30:54 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: ee0693339fb26594629b7feb60e8091b405a7977
Original commit date: Mon Feb 5 22:00:15 2018 -0800
Title: Pinging fails after switching Network in Connection Manager/EDK Shell
Resolution: Adding patches from SSG
Impacted Platform: CNL/CFL
HSD:2201959647

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Driver.c
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Impl.c
ClientCommonPkg/Override/MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Impl.h
ClientCommonPkg/Override/RoyalParkCommonOverride.md

================================================================================ 
Commit: 36d212c5aa15f5314877a4c058aee0c43639e0ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:30:53 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: bffeab602ec13c6485f8075c23f2202377e8b5b3
Original commit date: Mon Feb 5 19:44:22 2018 +0800
Change-Id: I39160fb4fa3c9f1f93dc5c5e91ace13a079036ad
Title:[CNL] Klocwork issues for CPU based on Daily_125_00_98
Resolution: Fixed CpuOverClockingConfig is used, but is uninitialized.
Impacted Platform: CannonLake and CoffeeLake
HSD: 1504719657

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c

================================================================================ 
Commit: 0779aa2a85a47cb77aef380e50d9c647833426a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:30:52 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 2ffebf9e9933475fe67578bc10615daf0bf7c841
Original commit date: Fri Feb 2 16:56:30 2018 +0800
Change-Id: I4d17c99d6f77240711928fe84bb607da73579cdf
[CFL-S CNP-H][OC] BIOS: BIOS/EDK screen is temporarily hanging after enabling or disabling the NUM lock in Keyboard
Resolution: Check pS2 keyboard is connected or not. yes,  add ps2 keyboard device path . NO, Remove device path.
Impacted Platform: [CNL-all]

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 80ff326413d4c87904f1cf5bde9c29555a5eb7dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:30:51 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 44d0a39c9adc945a7cf0df7e890c965a35a4b00c
Original commit date: Fri Feb 2 16:11:57 2018 +0800
Change-Id: I83833fd7f9bc5a1844240466faadd59b018622e3
Title: [CNL\CFL] PlatSamplePkg is maintaining two .dec files.
Resolution:remove .dec file under PlatformPlatSamplePkg\Restricted
Hsd-es-id: 1504714727

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.dec
CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf

================================================================================ 
Commit: a1e68ecff397933560cecd567dd261a6f5f9c702 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:30:50 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: b9e5ca8e7ed590cfa3a27cccec0591e9be6f5b3e
Original commit date: Mon Feb 5 11:49:58 2018 -0800
[TeamCity] Daily Update FSP/RC
Increment FSP Build Number
Mon Feb 5 11:49:58 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: dc7214ed8decf6de5a5091a5b2b86cb28b337932 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:30:48 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 2263375eb57dd0fae9dc3047a502edb0454d1f2d
Original commit date: Mon Jan 29 13:35:17 2018 +0800
Change-Id: I4fa75ef827f76819d9fa134ae6bcbee395694342
Title: PcdUsb20Port14Afe & PcdUsb20Port15Afe need to assigned
Resolution: set PCD for port 14,15
Impacted Platform:CNL/CFL
HSD: 1504707756

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c

================================================================================ 
Commit: 72a7087fdee9772dead24aecd8dce6afb499f87e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:30:48 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: d3a20dba5dedd11964e1148d6150a0db370f0dc2
Original commit date: Fri Feb 2 16:37:32 2018 +0800
Change-Id: I49b5d86d8a029435467db8bc28e5e5dac2b12d30
CannonLakePlatSamplePkg: [CNL/CFL] Update year number in copy right
Update copy right for files modified in 2018

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlHRvpRtd3.asl
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlHLpDdr4.h
CannonLakePlatSamplePkg/BuildIafw.sh
CannonLakePlatSamplePkg/FlashMap/SIZE_100_UEFI_BOOT.fdf
CannonLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
CannonLakePlatSamplePkg/Setup/TbtSetup.c

================================================================================ 
Commit: 3e5c687b8ef009e24d056a5e53e3f49a244ed2f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:30:47 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 8fa7b04c6e91a87e660a87f9c8c8f1d735d01358
Original commit date: Sun Feb 4 18:20:53 2018 +0800
Change-Id: Ifcc6c99398e13a860b01518c4617676f4554dad3
Title:[NO_HSD] Update CPU for RC 7.0.23.3x API Review
Resolution: Update Configblock/SetupVariable revision and correct API backward capability issue.
Impacted Platform: CannonLake and CoffeeLake
HSD: NONE

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuOverclockingConfig.h
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuOcInitLib/CpuOcInit.c
CannonLakeSiliconPkg/Pch/Include/Library/PmcLib.h
CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPmc.h
CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPmcLib/PmcLib.c
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaOcInitLib/PeiSaOcInitLib.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 8965f1553c88664b2b8643d61fa27f96e1cce38a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:30:46 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: b33db4e1986cc220d01ec4f1cdba0a7f433e93a9
Original commit date: Sun Feb 4 12:04:27 2018 -0800
[TeamCity] Weekly Update FSP/RC
Increment FSP Revision Number and reset FSP Build Number to 1
Sun Feb 4 12:04:27 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 69d927afccc5307ce5175b58f35c9347469d4186 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:30:45 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: e3e9be0a024d2c2e866d74515e4732a225a33f2b
Original commit date: Fri Feb 2 12:42:00 2018 +0800
Change-Id: Icbbea4b7fd95860bf9bfbb36b22cc2429640b288
* Reference code must provide routine for accessing top swap bit - for CNL
[Description]
Since accessing RTC.TS (TopSwap) bit in SMM requires using P2SB register based SBI interface on CFL CPU,
reference code shall provide a library routine for Top Swap control while in SMM.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Library/Private/SmmPchPrivateLib/SmmPchPrivateLib.c
CannonLakeSiliconPkg/Pch/Library/SmmTopSwapLib/SmmTopSwapLib.c
CannonLakeSiliconPkg/Pch/Library/SmmTopSwapLib/SmmTopSwapLib.inf
CannonLakeSiliconPkg/Pch/Spi/Smm/PchSpi.c

================================================================================ 
Commit: eebc53350f99fe7891faae10036a71aef06607b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:30:43 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 2d1a70736c6ad388ee28200ca87037d46fbb8ae8
Original commit date: Fri Feb 2 17:01:45 2018 -0800
Change-Id: I7573e7f1f45a401c9408d54b5118f64167857499
CannonLakeSiliconPkg: [CNL-H] CNLH62 Daily MRC BIOS -20180202 fails Read Leveling training.
Change: Reduced reserved bits by 1 to adjust the structure size to 32 in TrainingStepsEn2 else this corrupts other bits in MrcInput. .

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcInterface.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e89cb8c12f2db0d69d05f3b0f6a9889d0dc9493b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:30:43 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 89bceba15190cb6f45ce5aa9abf11faac3c9c057
Original commit date: Fri Feb 2 14:30:26 2018 -0800
Change-Id: I003eacca62b1d0d78d57d8feba923551382d300b
Title:[RS3][Bios]:- BitLocker Tpm and Recovery password tests for AOAC/NONAOAC devices with PCR[7] failed with error "TPM is 2.0, but PCR[7] is not implemented."
Resolution: Bios incorrectly reports that system is in debug state by looking for
	IA32_FEATURE_CONTROL_MSR Bit0. This is incorrect and removed this check while reported debug state.
	Also moved the code which checks for debug state to end of pei callback.
Impacted Platform: CannonLake, CFL, ICL, TGL, LKF

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c

================================================================================ 
Commit: 2c0b4ed26e0b668e15efd4495809208929666a3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:30:42 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 9580ea34270af6f7cd364242ae2fbedb31ab08f7
Original commit date: Thu Feb 1 15:46:54 2018 -0800
Change-Id: I1aa7e2bf100de0c90c4bec171c96c46fe49b22f2
CannonLakeSiliconPkg: [CNL][MRC] Incorrect WrVref shown in Write voltage centering 2D DDR4
Change: Mrc version number fix. Initilizing the rank used in to display the vref value for each byte.Please refer the sighting for modified files.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 74d949989c80496fa80e135d79d2f381d32b0ae0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:30:41 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: a7e99cb848ba63b4e0b64c82ca33f43adaf4bf05
Original commit date: Fri Feb 2 11:48:16 2018 -0800
[TeamCity] Daily Update FSP/RC
Increment FSP Build Number
Fri Feb 2 11:48:16 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: bbbfd86ba66ad6d665971696faee69011ae7db66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:30:40 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 3e4e69ecf38da8c2935f8a002ef268a81c480fad
Original commit date: Thu Feb 1 13:44:51 2018 +0100
Change-Id: Icbfac1dc78ca0160928bcbf5bd8abba71267805e
[1805929572] Incorrect hotkey implementation for Ctrl+p
[Description] AMT Wrapper has an incorrect hotkey mapping for Ctrl + p combination, which prevents MEBx entry through serial redirection.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.c
CannonLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.h
CannonLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.inf

================================================================================ 
Commit: 7aebd4bdad38b3d7199301f3eb4250b48471b93c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:30:39 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: e5600434b0cb94e102972cb6fc3723411650297b
Original commit date: Thu Feb 1 16:35:15 2018 +0800
Change-Id: If708fcf3460f13842ee6a415db6f58ef038cd36f
[1504717919]The definition of REMAP_BASE and REMAP_LIMIT is incorrect

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsHostBridge.h

================================================================================ 
Commit: 1040dfc3f85fd13a54d65cceab0d2dc4c778114d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:30:38 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: c6d371b7972e90b107defdeb1871a8fda611b067
Original commit date: Fri Feb 2 00:20:40 2018 -0800
Title: Per CNL/CFL RC 7.x.23.3x RC review feedback, updated ClientCommonPkg revision to 1.4.1.0RP07 and ClientSiliconPkg revision to 0.2.0.A
Resolution: Bump up revisions
Impacted Platform: CNL/CFL/ICL
HSD:n/a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientSiliconPkg/ClientSiliconPkg.dec

================================================================================ 
Commit: ba0b4ac34f329b969ff152559947e132bc820a8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:30:37 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: f4c0405e082cb4a2430f127af60c9ae70dda1584
Original commit date: Thu Feb 1 18:16:10 2018 +0800
Change-Id: I561a92d94730937e4bcc4e206a28048f752f8c91
Title: [CNL] Untested Memory Not Covered by SMM Protection
Resolution:  Add patch to CNL as an override.
Impacted Platform: CNL

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Override/DoxygenRpOverride.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Dispatcher/Dependency.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Dispatcher/Dispatcher.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/DxeCore.uni
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/DxeCoreExtra.uni
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/DxeMain.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/DxeMain.inf
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/DxeMain/DxeMain.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/DxeMain/DxeProtocolNotify.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Event/Event.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Event/Event.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Event/Timer.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Event/Tpl.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/FwVol/Ffs.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/FwVol/FwVol.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/FwVol/FwVolAttrib.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/FwVol/FwVolDriver.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/FwVol/FwVolRead.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/FwVol/FwVolWrite.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/FwVolBlock/FwVolBlock.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/FwVolBlock/FwVolBlock.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Gcd/Gcd.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Gcd/Gcd.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Hand/DriverSupport.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Hand/Handle.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Hand/Handle.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Hand/Locate.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Hand/Notify.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Image/Image.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Image/Image.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Library/Library.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Mem/Imem.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Mem/MemData.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Mem/MemoryProfileRecord.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Mem/Page.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Mem/Pool.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Misc/DebugImageInfo.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Misc/InstallConfigurationTable.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Misc/MemoryAttributesTable.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Misc/MemoryProtection.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Misc/PropertiesTable.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Misc/SetWatchdogTimer.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/Misc/Stall.c
CannonLakePlatSamplePkg/Override/MdeModulePkg/Core/Dxe/SectionExtraction/CoreSectionExtraction.c
CannonLakePlatSamplePkg/Override/MdePkg/Library/SmmMemLib/SmmMemLib.c
CannonLakePlatSamplePkg/Override/MdePkg/Library/SmmMemLib/SmmMemLib.inf
CannonLakePlatSamplePkg/Override/MdePkg/Library/SmmMemLib/SmmMemLib.uni
CannonLakePlatSamplePkg/PlatformPkg.dsc
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 9a89a73f7bdf86d3feec260445f0def5979a12ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:30:36 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 16650faf242195ee7aee4b3e0c6d43d22be30983
Original commit date: Thu Feb 1 18:38:04 2018 +0800
Change-Id: Ib5c058a899b9165e5ad28bc7f5791aeb8c8fbf0c
Title: [CFL-H][CNP-H] BIOS changes required to support different boards and VR settings on 45W vs. 65W CFL-H DDR4 boards - Part 2
Resolution: Clean up MmPciLib to use PciSegmentLib, and use PcdGetPtr (PcdBoardPrivateData) instead of InternalGetBoardId ()
Impacted Platform: CannonLake and CoffeeLake
HSD: 1406518427

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.h
CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.inf
CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.h
CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/PeiDxeSmmCpuPlatformLib.inf
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtCommon.h

================================================================================ 
Commit: 672cfefc464d683ad6c2f2e3a972c0d6cb1b808c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:30:35 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: c40c95539fd641c3b2856c82b87ab08d152bd011
Original commit date: Thu Feb 1 18:40:02 2018 -0800
Back out changelist 569824 to fix CPU Exception issue
Title:
Resolution:
Impacted Platform:
HSD:

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/Include/HstiFeatureBit_1_1a.h

================================================================================ 
Commit: 69994d3c3a67a3aaef34668e1350575064414d8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:30:34 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: ba76f71859e130d659c74a115b2a5bed432b2d84
Original commit date: Wed Jan 31 19:53:31 2018 -0800
Change-Id: Ifd7805abfd4e85b98e7e9846e53f72bac5a50999
Title: CFL: Runtime Flash with BIOS Guard enabled fails with bios_guard_2.0_sdk_cfl_beta_rev0.9
Resolution: Disable Fault Tolerant Update attribute
Impacted Platform: all
HSD: 2201360384

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: beb0c984a476bbfec926aa73af78bd68d8237f8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:30:33 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 6395dd0efb63a268487c4c763e7b178dbffea542
Original commit date: Mon Jan 29 12:59:14 2018 -0800
Change-Id: If115b71c4131d70a59f3e14df3bc4350dbd6905d
[CNL] Add platform support for CNL-H LpDdr4 - Take2
Update PCIe Clock Mapping
Hsd-es-id: 1504712605

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c

================================================================================ 
Commit: fdb4a6f9731133d56419b524bcda543ab5d77c0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:30:18 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: b0d3ff66e7ff2d58f92ccd95e5534bb6bf22c679
Original commit date: Thu Feb 1 14:00:47 2018 -0800
Title: [ICL] HSTI Code Porting, Improvement, Missing/New Features and Clean-up
Resolution:
HSTI Code Porting,
Improvement/Clean-up
- Updated copyrigth to 2018
- Code/String HSTI renamed from error to unexp status
- Missing/New Features: Allowed WriteStatus SPI OPCODE feature
- Tested on label ICL2023 on Simics Environment
- Clen-up: Removed tab and replaced with spaces, removed non-standard comments
Impacted Platform: ICL

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/Include/HstiFeatureBit_1_1a.h

================================================================================ 
Commit: 69e995c3df9317f66a1bde0bd43d0649612b7fc7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:30:18 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 4eb076c0b42c2fdf0fb401a5c8e5ea9bce1b55dd
Original commit date: Thu Feb 1 13:10:53 2018 -0800
Change-Id: I732f4387324d9e29f42db9e0708d0ee2fb379f0f
CannonLakeSiliconPkg: [CFL][MRC] Add MiniBIOS Board Support for CFL-S 82 RVP
Change: Added BoardID for CFL-S 82 RVP mini bios

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/PlatformBoardId.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcOemPlatform.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 1ac4c64eb2a5050e7bf98f4563d255b429b9f012 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:30:17 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 2a4ef31ab6039c6b0c64262a379dbf15f152170e
Original commit date: Wed Jan 31 20:23:39 2018 -0800
Change-Id: I294d64891efa8c105fac734b398eed7eb76c7270
CannonLakeSiliconPkg: [CNL][MRC] Incorrect WrVref shown in Write voltage centering 2D DDR4
Change: Initilizing the rank used in to display the vref value for each byte

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: d28e8ee883bb09693a46def303eff063578a3778 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:29:22 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: ca231bffb70c7cd5bd3268d5744d0ebae14f8fe6
Original commit date: Sun Jan 21 20:59:19 2018 +0200
Change-Id: I65187d8ce48a20776812b7e1196685acdc479d84
CannonLakeSiliconPkg: [CNL][MRC] Mrc should not allow mixed DQVREF ranges across channel due to known bug
Issue:  MRC is required to enforce a single channel does not mix different dqvref ranges when running DDR4.
Root Cause: HW bug.
Change: Added new step at then end of MRC training, which enforces a single Dq Vref value for all DRAMs and ranks in each channel. EV data shows a common range should always exist, thus MRC
simply sweeps through all DRAMs and ranks and if mixed ranges are chosed enforces a new Vref to Offset mapping which uses only one of the ranges.
Hsd-es-id: 1305450261
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcDebugHook.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcInterface.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 395d027f55ada3baedf4b51d5d2020cb35a5a681 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:29:21 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 7921665bf2aed74cbc14698be9d3c8011183426d
Original commit date: Thu Feb 1 11:48:55 2018 -0800
[TeamCity] Daily Update FSP/RC
Increment FSP Build Number
Thu Feb 1 11:48:55 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: a48a8e453fff05f46ab86eda719eb1e090e66a11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:29:20 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 552528e81632644a26d1b3fd65fc52c0b67944b9
Original commit date: Thu Feb 1 18:20:29 2018 +0800
Change-Id: I1b3d9b094c95f88cfc25be8d96537a9985fdd92c
[1504717939] [CFL-S] [Capsule update] SysFw Update Config entry is not available in BIOS SETUP
[Description] Make SysFw Update Config entry visible on non-mobile SKU

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 98158d29a70a262931c31a3cfe940e3dfe56ffe1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:29:19 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: ad4d75ba3026f19d67a6d58578902b3a2fac17cb
Original commit date: Thu Feb 1 15:29:45 2018 +0800
Change-Id: I7c16bf0bf33a93576dd3000e149635ed0e742949
[2201945023][CFL-S] B0.D0.F0.R088h bit 4 is not set after resume from sleep
Root Cause: The R_SA_SMRAMC must be access by CF8/CFC, and the BootScriptLib is using PciSegmentLib that is MMIO access.
Solution: Move the SaSecurityInit to SaOnPciEnumerationCompleteFsp of SaInitFsp, it will be performed when PciEnumerationDone in normal boot and EndOfPei in S3 Resume.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInit.c
CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c
CannonLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitFsp.c

================================================================================ 
Commit: 75af3ae8e2533fc10f04764ff117d11ed6126c28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:29:18 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 1209cd62dbe44b2344269dec59538e742e35c489
Original commit date: Thu Feb 1 15:03:43 2018 +0800
Change-Id: Ia5cd105ab0c2fff620d4bbce6aad5a4ffedd1fac
Title: [CFL-S+CNL-H] System hang-up during serial port loopback test - Part 2 implement in CPU RC
Resolution: Remove support for checking ins/outs in SMM save state. Otherwise if ins/outs occurs in one thread during SMI, a page fault will occur.
Impacted Platform: All CannonLake and CoffeeLake
HSD: 2201619209

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmramSaveState.c

================================================================================ 
Commit: 9fcca4a806d4664ce11bf9acfeb9b5849daaa46a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:29:17 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 98167be52c44131dad8228df95151ae17a530de1
Original commit date: Fri Jan 26 10:10:22 2018 +0800
Change-Id: I3a32e8647242e7bdbe78325c4743e5d200c703a8
Title: [CNL] Potential TianoCompress overflow issues
Resolution:  Add patch to CNL
Impacted Platform: CNL

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dsc
CannonLakePlatSamplePkg/Override/BaseTools/Source/C/Common/Decompress.c
CannonLakePlatSamplePkg/Override/BaseTools/Source/C/TianoCompress/TianoCompress.c
CannonLakePlatSamplePkg/Override/DoxygenRpOverride.h
CannonLakePlatSamplePkg/PlatformPkg.dsc
CannonLakePlatSamplePkg/cln.bat
CannonLakePlatSamplePkg/prebuild.bat

================================================================================ 
Commit: a0bb715c086fe534477e33575c2c7a219dc5abde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:29:16 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: b086ce386045012634f42fb5eba2d3f45aae089c
Original commit date: Wed Jan 31 17:38:53 2018 -0800
Change-Id: I9a759e16f132c3f64924dc512128e9e2bc7eace8
CNP-H B1 Integrate Chipsetinit Version 6 - take 2
Add binaries

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/DSDT.ASL
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/HdaI2sCodec.asl
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCflHDdr4.h
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCflSDdr4.h
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCflSOc.h
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlHDdr4.h
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlUDdr4.h
CannonLakePlatSamplePkg/Features/Dptf/AcpiTables/StrgParticipant1.asl
CannonLakePlatSamplePkg/Features/Dptf/AcpiTables/StrgParticipant2.asl
CannonLakePlatSamplePkg/Features/Dptf/AcpiTables/Vir1Participant.asl
CannonLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/MiscBiosVendorData.c
CannonLakePlatSamplePkg/Include/SmbiosPlatformInfoDefault.h
CannonLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
CannonLakeSiliconPkg/Cpu/Include/Private/Library/CpuCommonLib.h
CannonLakeSiliconPkg/Cpu/Library/Private/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiSmbiosCpuLib/SmbiosType7.c
CannonLakeSiliconPkg/Pch/ChipsetInit/Binaries/CnlPchHChipsetInitTable_Bx.bin
CannonLakeSiliconPkg/Pch/ChipsetInit/Binaries/CnlPchHChipsetInitTable_Bx_Edbc.bin
CannonLakeSiliconPkg/Pch/ChipsetInit/Binaries/CnlPchLpChipsetInitTable_Dx.bin
CannonLakeSiliconPkg/Pch/ChipsetInit/Binaries/CnlPchLpChipsetInitTable_Dx_Edbc.bin
CannonLakeSiliconPkg/Pch/Include/Library/PchSbiAccessLib.h
CannonLakeSiliconPkg/Pch/Include/Library/TopSwapLib.h
CannonLakeSiliconPkg/Pch/Include/Private/CnlPchLpHsioDx.h
CannonLakeSiliconPkg/Pch/Include/Private/Library/SmmPchPrivateLib.h
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/CnlPchLpHsioDx.c
CannonLakeSiliconPkg/Pch/Library/Private/SmmPchPrivateLib/SmmPchPrivateLib.c
CannonLakeSiliconPkg/Pch/Library/Private/SmmPchPrivateLib/SmmPchPrivateLib.inf
CannonLakeSiliconPkg/Pch/Library/SmmTopSwapLib/SmmTopSwapLib.c
CannonLakeSiliconPkg/Pch/Library/SmmTopSwapLib/SmmTopSwapLib.inf
CannonLakeSiliconPkg/Pch/Spi/Smm/PchSpi.c
CannonLakeSiliconPkg/Pch/Spi/Smm/PchSpiSmm.inf
CannonLakeSiliconPkg/SiPkg.dec
CannonLakeSiliconPkg/SiPkgDxeLib.dsc

================================================================================ 
Commit: 60483edb1582baec084a1cb90ccbd92a71de6f56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:29:15 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: bb5b68210e9a66613b0d8709caab8d3a104d5bfb
Original commit date: Mon Feb 5 21:55:48 2018 +0800
Revert "Revert "[NO HSD] Update BIOS ID as 124.2 and FSP/RC version to be 7.x.23.31""
This reverts commit 30bc2904cc591eff0eb617369fa12f360039551f.
Mon Feb 5 21:55:48 2018 +0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 390183d8b4673a37277ab50055e09b5502dcee03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:29:14 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: d40bee1df09ccc9ff97f16929ab5d129b9688aa7
Original commit date: Mon Feb 5 21:54:25 2018 +0800
Revert "Revert "Revert "Reference code must provide routine for accessing top swap bit" caused [1604698201]CNL-Y-IFWI:CNL-Y-LP4x  SUT Hang at PC 109A""
This reverts commit a26f2459b6e9993d01d58ca41952ad7a12a54853.
Mon Feb 5 21:54:25 2018 +0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/Include/Private/Library/CpuCommonLib.h
CannonLakeSiliconPkg/Cpu/Library/Private/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
CannonLakeSiliconPkg/Pch/Include/Library/PchSbiAccessLib.h
CannonLakeSiliconPkg/Pch/Include/Library/TopSwapLib.h
CannonLakeSiliconPkg/Pch/Include/Private/Library/SmmPchPrivateLib.h
CannonLakeSiliconPkg/Pch/Library/Private/SmmPchPrivateLib/SmmPchPrivateLib.c
CannonLakeSiliconPkg/Pch/Library/Private/SmmPchPrivateLib/SmmPchPrivateLib.inf
CannonLakeSiliconPkg/Pch/Library/SmmTopSwapLib/SmmTopSwapLib.c
CannonLakeSiliconPkg/Pch/Library/SmmTopSwapLib/SmmTopSwapLib.inf
CannonLakeSiliconPkg/Pch/Spi/Smm/PchSpi.c
CannonLakeSiliconPkg/Pch/Spi/Smm/PchSpiSmm.inf
CannonLakeSiliconPkg/SiPkgDxeLib.dsc

================================================================================ 
Commit: a089c9108129309468345e4a5b4a2d982853ff48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:29:13 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: a26f2459b6e9993d01d58ca41952ad7a12a54853
Original commit date: Mon Feb 5 20:20:14 2018 +0800
Revert "Revert "Reference code must provide routine for accessing top swap bit" caused [1604698201]CNL-Y-IFWI:CNL-Y-LP4x  SUT Hang at PC 109A"
This reverts commit e7260f2caf786339adfe713d621f831d7ae93cb3.
Mon Feb 5 20:20:14 2018 +0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/Include/Private/Library/CpuCommonLib.h
CannonLakeSiliconPkg/Cpu/Library/Private/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
CannonLakeSiliconPkg/Pch/Include/Library/PchSbiAccessLib.h
CannonLakeSiliconPkg/Pch/Include/Library/TopSwapLib.h
CannonLakeSiliconPkg/Pch/Include/Private/Library/SmmPchPrivateLib.h
CannonLakeSiliconPkg/Pch/Library/Private/SmmPchPrivateLib/SmmPchPrivateLib.c
CannonLakeSiliconPkg/Pch/Library/Private/SmmPchPrivateLib/SmmPchPrivateLib.inf
CannonLakeSiliconPkg/Pch/Library/SmmTopSwapLib/SmmTopSwapLib.c
CannonLakeSiliconPkg/Pch/Library/SmmTopSwapLib/SmmTopSwapLib.inf
CannonLakeSiliconPkg/Pch/Spi/Smm/PchSpi.c
CannonLakeSiliconPkg/Pch/Spi/Smm/PchSpiSmm.inf
CannonLakeSiliconPkg/SiPkgDxeLib.dsc

================================================================================ 
Commit: 621d33496e0013aede73e000f48e289c3b50cc85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:29:12 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 30bc2904cc591eff0eb617369fa12f360039551f
Original commit date: Mon Feb 5 20:19:23 2018 +0800
Revert "[NO HSD] Update BIOS ID as 124.2 and FSP/RC version to be 7.x.23.31"
This reverts commit 0bd9c26cd34228bc61247c688af45111cc997ace.
Mon Feb 5 20:19:23 2018 +0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: dcb1caa74bfcd39cef9570e36ea21674089951d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:29:11 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 0bd9c26cd34228bc61247c688af45111cc997ace
Original commit date: Sat Feb 3 15:26:40 2018 +0800
Change-Id: Ia11b759fd1dddad76ca3c7c95b9e2c12fbf6dd07
[NO HSD] Update BIOS ID as 124.2 and FSP/RC version to be 7.x.23.31
Sat Feb 3 15:26:40 2018 +0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 2f8a8827063c8d5ea55eb1ae9102f556363cbb4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:29:10 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: e7260f2caf786339adfe713d621f831d7ae93cb3
Original commit date: Sat Feb 3 15:13:38 2018 +0800
Revert "Reference code must provide routine for accessing top swap bit" caused [1604698201]CNL-Y-IFWI:CNL-Y-LP4x  SUT Hang at PC 109A
This reverts commit 2f72ce7f07dd7652c9700b8432fad83571171212.
Sat Feb 3 15:13:38 2018 +0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/Include/Private/Library/CpuCommonLib.h
CannonLakeSiliconPkg/Cpu/Library/Private/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
CannonLakeSiliconPkg/Pch/Include/Library/PchSbiAccessLib.h
CannonLakeSiliconPkg/Pch/Include/Library/TopSwapLib.h
CannonLakeSiliconPkg/Pch/Include/Private/Library/SmmPchPrivateLib.h
CannonLakeSiliconPkg/Pch/Library/Private/SmmPchPrivateLib/SmmPchPrivateLib.c
CannonLakeSiliconPkg/Pch/Library/Private/SmmPchPrivateLib/SmmPchPrivateLib.inf
CannonLakeSiliconPkg/Pch/Library/SmmTopSwapLib/SmmTopSwapLib.c
CannonLakeSiliconPkg/Pch/Library/SmmTopSwapLib/SmmTopSwapLib.inf
CannonLakeSiliconPkg/Pch/Spi/Smm/PchSpi.c
CannonLakeSiliconPkg/Pch/Spi/Smm/PchSpiSmm.inf
CannonLakeSiliconPkg/SiPkgDxeLib.dsc

================================================================================ 
Commit: 2477f92acbad089786ac752ddad39f83d217cdc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:29:09 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 08a7ea0bd802a60faf8c75ca961dfefe0c1b54c7
Original commit date: Wed Jan 31 03:37:28 2018 -0800
[TeamCity] Auto-Commit FSP
Update auto-generated FSP UPD header files
Wed Jan 31 03:37:28 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.fd

================================================================================ 
Commit: 400de01061d6cb7f2276eade69d47552879050e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:29:08 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 18a9d0eeb3aaba2b2f892e4f83643095c11cee4e
Original commit date: Wed Jan 31 19:13:44 2018 +0800
Change-Id: If282ac9c2d353a63e619e24ecb82fe12339eade2
[NO HSD] Update FSP/RC version to be 7.x.23.30

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: b087950d15112ab67e41a7a370699df772ab6ade 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:29:08 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 7eb081f996ce3dbe757f580a0286c7bfae439978
Original commit date: Tue Jan 30 22:17:04 2018 -0800
Change-Id: Ida3dee89b377d0efe4ae890da77446ab33cf4e49
CNP-H B1 Integrate Chipsetinit Version 6

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Include/Private/CnlPchHHsioBx.h
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/CnlPchHHsioBx.c

================================================================================ 
Commit: 6a45a8dea58d482df76d3ab4e1a91e1cf6c4c727 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:29:07 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 398e0d833b208aa77916571fbdc55ebe1809106b
Original commit date: Wed Jan 31 18:37:13 2018 +0800
Change-Id: I87ce4191cdb08203d69e4041ecd803e52f032396
[1604688822] [CFL U Daily CI]:SUT Hangs at Post Code 00F9 after flashing Daily CI BIOS.
Resolution: Revert commit 60e6c7fbfba9828ce25915e74d876c7f9205106c : "[CFL-U] BIOS recovery switch is not causing system".
Impacted Platform: CFL-U platform.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlUDdr4PreMem.h

================================================================================ 
Commit: 4deffd34964d14fce204f49bca73013595a5f661 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:29:06 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 8ae958ae0564e61e868bd551d38107dd699d6c98
Original commit date: Tue Jan 30 14:21:09 2018 +0100
Change-Id: I36db22ca7f7a6cbcc3fd1afafb322a79503f99ef
    Fix issue for ODD missing size and serial number in Web UI.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Me/BiosExtensionLoader/Dxe/Inventory.c

================================================================================ 
Commit: e670b6cce99187107b2691b2a66ac0fc6875c636 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:29:05 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 17973c0d16f54bd7fb466552aec587e67b37cbad
Original commit date: Fri Jan 26 16:29:58 2018 +0800
Change-Id: I87fc4f492576fdef87537ac72023e6408e807630
CannonLakePlatSamplePkg: Implement DSM method under UCMX to notify attach/detach status on ECLess system
Resolution: Implement DSM method under UCMX

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/I2cUcmx.asl

================================================================================ 
Commit: 4b667b9b5211870058342014969828514f3e6c67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:29:04 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: ae2b7831e3418d08e7637df393918967f550dd38
Original commit date: Tue Jan 30 22:30:44 2018 -0800
Title: Potential TianoCompress overflow issues
Resolution:  Add patch to CFL/CNL as an override.
Impacted Platform: cannon_lake,coffee_lake,ice_lake

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/Override/ClientSiliconPackageOverride.md
ClientSiliconPkg/Override/MdePkg/Library/BaseUefiDecompressLib/BaseUefiDecompressLib.c
ClientSiliconPkg/Override/MdePkg/Library/BaseUefiDecompressLib/BaseUefiDecompressLib.inf
ClientSiliconPkg/Override/MdePkg/Library/BaseUefiDecompressLib/BaseUefiDecompressLib.uni
ClientSiliconPkg/Override/MdePkg/Library/BaseUefiDecompressLib/BaseUefiDecompressLibInternals.h

================================================================================ 
Commit: 2e567f85fd57d4ff31ddb417a82738187f2ca3f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:29:03 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: c6c8dc01760f5ce5ed37d8a66988a8e690cc8704
Original commit date: Wed Jan 31 11:25:46 2018 +0800
Change-Id: I98aee77d9063a6d242cc66ea46389250c39280a9
Change subject: Fix EDK2 thunk Build

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/FspDebugInit/Pei/FspDebugServicePei.c
CannonLakeFspPkg/Library/BaseDebugLibDebugPort/BaseDebugLibDebugPort.c

================================================================================ 
Commit: 611df7ba944f0d8cbad1fe14e45b725ed230a946 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:29:02 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 2f72ce7f07dd7652c9700b8432fad83571171212
Original commit date: Tue Jan 30 14:14:30 2018 +0800
Change-Id: I49df9d8052b14798fdbf8892b588ad70626469e7
Reference code must provide routine for accessing top swap bit
[Description]
Since accessing RTC.TS (TopSwap) bit in SMM requires using P2SB register based SBI interface on CFL CPU,
reference code shall provide a library routine for Top Swap control while in SMM.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/Include/Private/Library/CpuCommonLib.h
CannonLakeSiliconPkg/Cpu/Library/Private/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
CannonLakeSiliconPkg/Pch/Include/Library/PchSbiAccessLib.h
CannonLakeSiliconPkg/Pch/Include/Library/TopSwapLib.h
CannonLakeSiliconPkg/Pch/Include/Private/Library/SmmPchPrivateLib.h
CannonLakeSiliconPkg/Pch/Library/Private/SmmPchPrivateLib/SmmPchPrivateLib.c
CannonLakeSiliconPkg/Pch/Library/Private/SmmPchPrivateLib/SmmPchPrivateLib.inf
CannonLakeSiliconPkg/Pch/Library/SmmTopSwapLib/SmmTopSwapLib.c
CannonLakeSiliconPkg/Pch/Library/SmmTopSwapLib/SmmTopSwapLib.inf
CannonLakeSiliconPkg/Pch/Spi/Smm/PchSpi.c
CannonLakeSiliconPkg/Pch/Spi/Smm/PchSpiSmm.inf
CannonLakeSiliconPkg/SiPkgDxeLib.dsc

================================================================================ 
Commit: 19dfe0f4bde1f777f4ed627c7d346c75efc88bb9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:29:01 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 20af0f50fd3c2249cfbcf499f56c723ce577118e
Original commit date: Tue Jan 30 20:45:40 2018 -0800
[TeamCity] Auto-Commit FSP
Update auto-generated FSP UPD header files
Tue Jan 30 20:45:40 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.fd

================================================================================ 
Commit: eecd6936a71e52b7f11a3f53dc3f9616611cc691 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:29:00 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 8148393a7ccad72b2283de5039eda40414b21949
Original commit date: Tue Jan 30 20:12:20 2018 -0800
[TeamCity] Auto-Commit FSP
Update auto-generated FSP UPD header files
Tue Jan 30 20:12:20 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.bsf
CannonLakeFspBinPkg/Fsp.fd
CannonLakeFspBinPkg/Include/FspsUpd.h

================================================================================ 
Commit: 22a867773767a50ed70180385e728b8ce39457be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:28:59 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: ec4760b90a5ff4ed8f2d4f829ed4ebb0764e582f
Original commit date: Tue Jan 30 18:20:54 2018 -0800
Change-Id: Iaa0f8d638df41347cfc2ed0959ef5094e1e8f19e
LPCCLK run should be default enabled in BIOS
Workaround in PMC patch that enables BIOS to re-enable LPC Clock Run

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
CannonLakePlatSamplePkg/Setup/PchSetup.hfr
CannonLakeSiliconPkg/Pch/Include/ConfigBlock/PmConfig.h
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiLpcLib/PeiLpcLib.c

================================================================================ 
Commit: 805be53f8a817fa0634b4033ff6f521408258569 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:28:58 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 81584578b0b3c42c5232fb13a960d2ebc2d29370
Original commit date: Tue Jan 30 09:50:47 2018 +0800
Change-Id: I2ba44603c0cdfc36ebf336292a899adf49a46121
BIOS must not set SBILOCK bit
[Description]
Starting CNP P2SB is protected with SAI and SBILOCK must not be set as SBI is the only way
to access RTC.TS (Top Swap) bit from SMM for Capsule Update and BIOS Guard.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
CannonLakeFspPkg/Upd/FspsUpd.dsc
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPchPolicyInitLib.c
CannonLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugLib.c
CannonLakePlatSamplePkg/Setup/PchSetup.uni
CannonLakeSiliconPkg/Pch/Include/ConfigBlock/P2sbConfig.h
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiP2sbPrivateLib/PeiP2sbPrivateLib.c
CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.c

================================================================================ 
Commit: 573929513039fa96d9c85c52841a98b51829dd9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:28:57 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 106354f30e571cbfa4fe5e936015d614a14d360c
Original commit date: Tue Jan 30 10:20:52 2018 -0800
Change-Id: I46341f276fbb8175b053d39bfa6bf853567443d1
CannonLakeSiliconPkg: [CNL][MRC] When enabling BDAT Tests, Memory intitialization is failing
Need to merge Bdat Memory Hob pointer is zeroed out when SAGV is enabled
During MemoryInit, when Mrc Heap is initialized, the BdatMemoryHob is allocated and pointer to the HOB is stored in MrcOutput structure.
With SAGV enabled, during MrcStartMemoryConfiguration the MrcOutput structure is zeroed out between SAGV Low point and SAGV High point.
The pointer to any data stored in this HOB during SAGV Low point will be lost, and any attempts to store data during SAGV High point will not find the HOB Pointer.
Solution:
Create save variables for BdatSchemaHob and BdatMemoryHob Array and restore the pointers if SAGV is enabled.
If SAGV is Fixed Low or Fixed High, save variables are not needed.
MrcFillRmtStructure task should be skipped during SAGV Low Point if SAGV is enabled, this will save only SAGV High point RMT data.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3d2a760a3afdb5448b165fe7f49307ae27441ffc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:28:57 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 90033eaa7b04a9b4a41cb11ce225e64898924d0e
Original commit date: Tue Jan 30 12:58:00 2018 -0800
[TeamCity] Auto-Commit FSP
Update auto-generated FSP UPD header files
Tue Jan 30 12:58:00 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.fd

================================================================================ 
Commit: 20cc8cad98b38791a5c624268aa393ea0584cf6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:28:56 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 04eb777db6f69a6c32e78c3581742650e4dfd99a
Original commit date: Tue Jan 30 09:31:49 2018 -0800
Change-Id: I7ae4d3bdd4ace69f58e3b25a3bd952c8fa803ea0
Fix for EDK Xcode CI builds, broken by "Support NASM for TXT"
Resolution: Fixes to resolve EDK Xcode CI build failure.
Impacted Platform: CFL/CNL

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/Ia32/TxtPeiBspGccDummy.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/PeiTxtLib.inf
CannonLakeSiliconPkg/Cpu/TxtInit/Dxe/TxtDxe.inf
CannonLakeSiliconPkg/Cpu/TxtInit/Dxe/TxtDxeGccDummy.c
CannonLakeSiliconPkg/Cpu/TxtInit/Dxe/x64/TxtDxeBsp.nasm

================================================================================ 
Commit: 9537cd36d2a94f3b7b900b5bd762d5c4b049ac6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:28:55 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 67a53f37ac8ff782cbfb1fd65b11a364dfcf2cea
Original commit date: Tue Jan 30 11:48:20 2018 -0800
[TeamCity] Daily Update FSP/RC
Increment FSP Build Number
Tue Jan 30 11:48:20 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 80c17d6f8eea8d4b35576ecf0464f9707a4a7bb9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:28:54 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: bb4d9ebd21db2988b0dd958d2e5f18d7855c94a0
Original commit date: Wed Jan 24 16:41:31 2018 -0800
Change-Id: I714376b8d55b53f7924522b06d76fad8c2608a11
CannonLakeSiliconPkg: [CNLH][PO] Overclock Setup Menu Needs to Support LPDDR4 x8 Latencies for tWR
The oneof varid for SaSetup.tWR within OverclockSetup.hfr needs to add the new LPDDR4 x8 tWR latencies.
Without these latencies, with certain timings an ASSERT can occur during the Overclock DXE Setup

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/OverClockSetup.hfr
CannonLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 57a390bd07f26e6e749a396d171c5a63ac236df6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:28:53 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 4b032b73efdb71cba785bf5fec121661d5685a8d
Original commit date: Tue Jan 30 01:20:26 2018 -0800
[TeamCity] Auto-Commit FSP
Update auto-generated FSP UPD header files
Tue Jan 30 01:20:26 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.bsf
CannonLakeFspBinPkg/Fsp.fd

================================================================================ 
Commit: 28baff58bc8e2c7df0b51a682b31a45922942f30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:28:52 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: fe0fc005b87fef030bc063a9e1d5399f4d582e37
Original commit date: Mon Jan 29 21:20:18 2018 -0800
Change-Id: I1e9a05c15586a73e3c88b1b48cdce2a731c05d24
[CNL-Y12][ LP4X][PM] Bug Check 14F Seen while DUT in CMS Long Residency Test
Revert "Title: [CNL-Y Linux] Press power button cannot wake up SUT from freeze (fail rate 4/5) after enable EC low power mode in BIOS setup"
This reverts commit 94e0dfb6fcbdfeecc8953c48a091cd795d4f98f2.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/EC/EC.c
CannonLakePlatSamplePkg/EC/EC.h

================================================================================ 
Commit: 8a8fed18827872f9d6b65959ba06388915b21bca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:28:51 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 60e6c7fbfba9828ce25915e74d876c7f9205106c
Original commit date: Thu Jan 25 15:07:25 2018 +0800
Change-Id: I466617089ac8d314f0a5fb8eaa49d04b889616aa
[CFL-U] BIOS recovery switch is not causing system
to enter BIOS recovery mode due to "RecJumperFLag NOT set"
Resolution: Set RecJumperFLag for recovery mode.
Impacted Platform: [CFL-U / CNL-U]

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlUDdr4PreMem.h

================================================================================ 
Commit: 279d1e0a7c786dc40ad84ed51038fee2fa21d5bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:28:50 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 7be3f7da65496409c5a0fe2258375603b210f234
Original commit date: Thu Jan 18 00:24:04 2018 +0800
Change-Id: Ia5c0a4ea3fce80768b331a209d8879b4255e5cd7
Title:[CFL][CNP][OC] S3 fails when setting PLL Voltage offset
Resolution: Use PMC scratchpad to record OC PLL change on S3 sleep and resume to prioritize BootMode.
Impacted Platform: CFL OC SKUs

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuOcInitLib/CpuOcInit.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuOcInitLib/PeiCpuOcInitLib.inf
CannonLakeSiliconPkg/Pch/Include/Library/PmcLib.h
CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPmc.h
CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPmcLib/PmcLib.c
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaOcInitLib/PeiSaOcInitLib.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1bfe4c6ca04dcfdc055dd7992b11fc354498960f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:28:49 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 0ec75918ef48fc8f48e628867bb0446f44eb38b9
Original commit date: Fri Jan 26 18:49:22 2018 -0800
Change-Id: If685a92bfdb9bb2f9856dcd757ee82c655ef14f9
Title: Leverage SGX CPUID leaf definition from UefiCpuPkg
UefiCpuPkg (BP1410) has included SGX leafs.
Resolution: Updated BIOS to use SGX Leaf definitions
Impacted Platform: all

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
CannonLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.c
CannonLakeSiliconPkg/Cpu/CpuInit/Dxe/SoftwareGuard.c
CannonLakeSiliconPkg/Cpu/Include/CpuRegs.h
CannonLakeSiliconPkg/Cpu/Library/Private/PeiDxeSoftwareGuardLib/PeiDxeSoftwareGuardLib.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/CpuRegs.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/CpuRegs.h

================================================================================ 
Commit: 6fbdb4b0cb667cc966a36ba94ed4fc111cd9ba83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:28:49 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: eb4acce80eb9db8ce7b7760b928a635381c6bb9b
Original commit date: Wed Jan 17 15:36:24 2018 +0800
Change-Id: Ia0537cce1c9a607174da6ac291056a86b3a1bed6
CannonLakeFspPkg/CannonLakePlatSample: FSP/FMMT support
Support FMMT to replace GFX PEIM binary from FSP-S
Solution: Change FSP-S to FV_IMAGE type and move GFX PEIM to bottom
of FSP-S so UPD region offset will not change with different GFX PEIM
size. Also a SectionExtractionPei fix to support this model

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.fdf
CannonLakePlatSamplePkg/Override/DoxygenRpOverride.h
CannonLakePlatSamplePkg/PlatformPkg.dsc
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: a308b2b5c32968569e592ce871554f13513644d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:28:48 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: f81ebc7b5723f513479926a218a25f909c77c877
Original commit date: Fri Jan 26 10:29:37 2018 -0800
Change-Id: Id666abd980a362a80e1c92c9595c2b7874d41345
Title: CFL BIOS: Core Ratio Limit Override can't be below HFM value and BIOS help text need to update accordingly
Resolution: Update help text for core ratio limits.
Impacted Platform: CFL/CNL platforms

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 7ea24599d1e6b2954e6f7e9c27668d577c6fa30d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:28:47 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 410f39ab1ce798938095aebf8f022792b9aa2ff4
Original commit date: Sun Jan 28 19:57:17 2018 -0800
Change-Id: Icc363f2f68e5914b83c08647baf5e3162991a3ef
Update CNL IRTL policy defaults to match setup defaults
Impacted Platform: CNL

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Upd/FspsUpd.dsc
CannonLakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h
CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c

================================================================================ 
Commit: a2e12bf4bb4625fac56a13852d8726a3b9e7ec45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 7 01:28:34 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 3f444679cef84562f52f09189315f3a783b6bdea
Original commit date: Mon Jan 29 11:19:31 2018 -0800
Change-Id: Idac9cc66ed20c16c2bc5dc1410a3bddc7da72fc2
[CNL-LP4X]-Y12[GFX]-Blank display observed while running unigine heaven benchmark

LP4 SPD Processing: change the DimmSize calculation formula to use RankInDimm instead of DiePerSdramPackage.
Updating the built-in SPD table accordingly.
LP4 Alias Check: use "Channels per die" count to adjust the DRAM width in capacity calculation.

Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h

================================================================================ 
Commit: b24b81936aa9abb2de57471178fa9590df04382a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:25:14 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 0d5fd2d078cf622a6df4cb87380c27f71444eacd
Original commit date: Wed Jan 24 16:00:17 2018 -0800
Change-Id: I18d9e94e8891cf28301cbfa4995defb5450d8bb7
    Add HeciRevertIccToDefault, HeciGetIccRegister, HeciSetIccRegister HECI supportSupport for new ICC CSME requirement.
    

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClock.c
CannonLakePlatSamplePkg/Setup/IccSetup.c
CannonLakeSiliconPkg/Me/Include/CoreBiosMsg.h
CannonLakeSiliconPkg/Me/Include/Library/DxeMeLib.h
CannonLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: 70a99a3f5dd4f37c8f28106ea722ec399a8a328c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:25:13 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 8a7db94d17deb3dc510db1bea979540809894f50
Original commit date: Mon Jan 29 12:19:46 2018 -0800
Change-Id: I7910dd2d6c79551d166cc2870eff918c5445add6
[NO_HSD] Integrate CNL D0 Patch 0x16

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 53ea3360169bb27cecc003d50919c0e59d393543 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:25:12 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 82231496f32a676449357d459113c89979c0e70c
Original commit date: Fri Jan 26 19:36:40 2018 +0800
Change-Id: I9b29eb188e912912fb1faa3af70236c30f4f3bc1
Title:Request to add new Mailbox command for PECI interface fails to resume properly when exiting Pkg-C10
Resolution: Add MCU BIOS mailbox command = 0x24 / 0x36 to disable the PECI reset on exit PKG-C10 / Sx.
Impacted Platform: CannonLake and CoffeeLake

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Upd/FspmUpd.dsc
CannonLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterface.c
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspCpuPolicyInitLib.c
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
CannonLakePlatSamplePkg/Setup/PlatformSetup.hfr
CannonLakePlatSamplePkg/Setup/PlatformSetup.uni
CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
CannonLakeSiliconPkg/Cpu/Include/Library/CpuMailboxLib.h
CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPeim.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPeim.h
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/Features.c

================================================================================ 
Commit: 4bb7444fa3ee77cb7dd3b26dfb7edc11bf0f9865 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:25:11 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: f02b06e785c060e02560bd767c1ad16bd86ee1bc
Original commit date: Mon Jan 29 11:54:07 2018 -0800
[TeamCity] Daily Update FSP/RC
Increment FSP Build Number
Mon Jan 29 11:54:07 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: cd8a2b876da8524a1150a65a385bb240788eeed5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:25:10 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: a44346ad2e1fde393b3cf085ad487b9731d32b71
Original commit date: Mon Jan 29 14:27:45 2018 +0100
Change-Id: Id252410ddc4801abc2435edf8d5885cd468d7b41
    Fix incorrect IMR/DID message allowance set for ME Debug mode. 

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Me/Include/Private/Library/HeciInitLib.h

================================================================================ 
Commit: 52435d63f1df5a1dd5018e24f2c626680a0c6809 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:25:09 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 8d53acb17325852b68782cf8e45cab1218906a74
Original commit date: Mon Jan 29 13:30:37 2018 +0800
Change-Id: I64ba2434578c59553eccc432137292cb4ac3c971
Title: [CFL_Ebat_Validation][UEFI PlugFest  2017][SCT Test] HIITest test fail
Resolution: Now Setup Hii Driver will not handle UsbMassDevNum variable.
Impacted Platform: All CNL and CFL SKUs

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/Advanced.vfr
CannonLakePlatSamplePkg/Setup/HiiConfigAccess.c
CannonLakePlatSamplePkg/Setup/InitStringList.h

================================================================================ 
Commit: a09c0820d024553e104d5558e1bee81cbb440641 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:25:08 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 0177102b7bcded6f814602a38822009a32e7cb01
Original commit date: Sun Jan 28 13:11:59 2018 +0200
Change-Id: Ifd6d168852274a293ea80af4a3d630d04d309f4a
CannonLakeSiliconPkg: [CNL][MRC] Scomp init can be misconfigured for 1067.
Request:
Need to add DramDqOdtEn to the save/restore struct, should be per frequency.
Change:
add DramDqOdtEn to Save/Restore host structure list.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcInterface.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9c4dd3192d79d1feab1b54ffbced502ee58a63fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:25:07 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: e400603df0d0dd0559d631cf56007d20638b0062
Original commit date: Fri Jan 26 18:59:34 2018 -0800
[TeamCity] Auto-Commit NVS
Update auto-generated NVS structure definitions
Fri Jan 26 18:59:34 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
CannonLakePlatSamplePkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 3f2d184882ff9d30fc861d367718abd867171bac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:25:07 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: f7c19a33b323fd977cb63f61e7c3356a4afb8aaf
Original commit date: Fri Jan 26 18:36:13 2018 -0800
[TeamCity] Auto-Commit FSP
Update auto-generated FSP UPD header files
Fri Jan 26 18:36:13 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.bsf
CannonLakeFspBinPkg/Fsp.fd
CannonLakeFspBinPkg/Include/FspsUpd.h

================================================================================ 
Commit: 6ddc19243200ad76c030be7983dc0dec191fd0cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:25:06 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 758012c1b18d4e80b0c966b1db63ac3a249c9e00
Original commit date: Fri Jan 26 18:19:55 2018 -0800
Change-Id: Ie5351eb2743727831b5de9d3d23fa3552df34dc9
[NO_HSD] Update BIOS ID to 124.1

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: be9d74df17a77a9b8c22a0c88b459684b9d11cbc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:25:05 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: ad97e32563d2f7f1766b1c89e92bd6591a5d8180
Original commit date: Thu Jan 25 15:33:08 2018 -0800
Change-Id: I713ffce85d88e716483cbed9fb48817c02b2bd80
Title: [CFL-S][CNP-H] CFL82/62/42 compatibility: BIOS should override platform VR parameters based on Platform ID and not CPU ID
Resolution: Add table driven VR overrides and new VrBoardIdentifier config block item.
Impacted Platform: CFL/CNL platforms

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
CannonLakeFspPkg/Upd/FspsUpd.dsc
CannonLakePlatSamplePkg/Features/Tbt/Include/Library/TbtCommonLib.h
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtVrConfig.h
CannonLakeSiliconPkg/Cpu/Include/CpuPolicyCommon.h
CannonLakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h
CannonLakeSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.h
CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/PeiDxeSmmCpuPlatformLib.inf
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsHostBridge.h

================================================================================ 
Commit: 6b833b5ffd050ff7115d5e30080b51aebfe188a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:25:04 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 27aaba9c2cee45e0067240c801dc3f946a8a5ff6
Original commit date: Fri Jan 26 01:55:45 2018 -0800
Title: [CFL_Ebat_Validation][UEFI PlugFest  2017][SCT Test] HIITest test fail
Resolution: Now Setup Hii Driver will not handle UsbMassDevNum variable.
Impacted Platform: All CNL and CFL SKUs
for ClientCommonPkg

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/LegacyUsb/Setup/Usb.hfr

================================================================================ 
Commit: 7a3ec427c55762599c2842a1174b4e18cac7a490 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:25:03 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 916a87a19ee1f6ec47768ede4951a48328a8f4d8
Original commit date: Thu Jan 25 17:10:46 2018 +0800
Change-Id: I4a89fa93414cf94d57900a6780e659f3d79053f1
Title: [CFL_Ebat_Validation][UEFI PlugFest  2017][SCT Test] HIITest test fail
Resolution: Revert Usb.hfr
Impacted Platform: All CNL and CFL SKUs

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/Advanced.vfr
CannonLakePlatSamplePkg/Setup/HiiConfigAccess.c
CannonLakePlatSamplePkg/Setup/InitStringList.h
ClientCommonPkg/LegacyUsb/Setup/Usb.hfr

================================================================================ 
Commit: 29c8250bb763c34f1e0a32975f02686824e31658 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:25:02 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 7774165bdac18ba12587a584acf0492e63cf8968
Original commit date: Wed Jan 3 16:15:27 2018 -0800
Change-Id: I3981df36160ad20fe63c31324de1ead93a5efee7
Support NASM for TXT.
Resolution: NASM files available as alternative.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/Include/Private/Library/TxtPeiLib.h
CannonLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/Ia32/TxtPeiBsp.nasm
CannonLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/PeiTxtLib.inf
CannonLakeSiliconPkg/Cpu/TxtInit/Dxe/TxtDxe.inf
CannonLakeSiliconPkg/Cpu/TxtInit/Dxe/TxtDxeLib.h
CannonLakeSiliconPkg/Cpu/TxtInit/Dxe/x64/TxtDxeBsp.nasm

================================================================================ 
Commit: 6a7e08a00363ca0c35c84e677d83fd3a0248b585 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:25:01 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 8f87e2e90be2749ff37302bbd19918c3554ef9ae
Original commit date: Tue Dec 5 18:09:02 2017 -0800
Change-Id: I579ab762fe42d9685249b17a0fc8f43132d3d55e
Support NASM for FSP Wrapper SEC.
Resoultion: NASM files available as alternative.
Impacted Platform: All

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/Ia32/Fsp.h
CannonLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/Ia32/PeiCoreEntry.nasm
CannonLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/Ia32/SecEntry.nasm
CannonLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/Ia32/Stack.nasm
CannonLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf

================================================================================ 
Commit: acbf8211ee8a6d80030297b85bf7f360f4099e0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:25:00 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 973856700457d757474aa4fc6f850912911a7635
Original commit date: Wed Jan 24 14:23:58 2018 -0800
Change-Id: I282a22bab0071d3dab78320b66e25251f7caa921
Add BIOS Guard debug log messages that were previously removed.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c

================================================================================ 
Commit: 5eef346302bfb605a82212fd3ff7a677b4a36043 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:24:59 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: af9bda7586dbe6d1c23b065519ab77bed53bd7b3
Original commit date: Fri Jan 26 11:49:41 2018 -0800
[TeamCity] Daily Update FSP/RC
Increment FSP Build Number
Fri Jan 26 11:49:41 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: eee0f2da0008946a8372c6351f268ebb1af67136 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:24:59 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 0b86f8694f4458584034c443aecf14c8d5389993
Original commit date: Mon Jan 22 11:53:06 2018 -0800
Change-Id: I534cb4d6e022e7d13dea0e99fe0d78454760e370
[Title]:  [CFL-H] [CNP-H] BIOS changes required to support different boards and VR settings on 45W vs. 65W CFL-H DDR4 boards
[Resolution]: 45W and 65W have the same board id 0x16, but using bomId we differentiate between the two.
BomId for 65W = 011b
[Impacted Platform]: CFL H DDR4

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.h
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf

================================================================================ 
Commit: 5ec7df0c87ca3f37dd29e622f5c5f048e988b98c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:24:58 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 1a90a8e658303ceef8c005b62098aea8f050d2db
Original commit date: Thu Jan 25 13:10:16 2018 -0800
Change-Id: Ifb53f88e1214fcacc0a97a7ce2149033f548ff67
[1406761778] CNP - Add Mobile Halo SATA Device ID support

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Include/Register/PchRegsSata.h

================================================================================ 
Commit: 79906525a5fda9edc2c9a63bc2d3c89abc066017 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:24:57 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 7abd64c4b1445ef679933c9d1a694afb0f4d043f
Original commit date: Thu Jan 25 20:25:12 2018 +0800
Change-Id: I43617c9a0ffa618d628ac07e9715086391142723
[1504712605] [CNL] Add platform support for CNL-H LpDdr4 - take#1
Resolution: Add GPIO support for CNL-H LpDdr4.
Impacted Platform: CNL-H LpDdr4.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlHLpDdr4.h

================================================================================ 
Commit: 0bcc86f45590d7e16a4889133452444c35299492 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:24:56 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 48fbf9ca532011c04d1a9005ab890e0d0ae453cb
Original commit date: Fri Jan 26 15:40:29 2018 +0800
Change-Id: I785be15e7aadbaacc5a8de5331ae336395c69b5b
CannonLakePlatSamplePkg: [CNL-Y12][CNL-U][AUDIO] System is hanging with BT headset connected stage with different scenario
Resolution: Disable Preboot BLE by default as WA.
Impacted Platform: CNL

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/ConnectivitySetup.hfr

================================================================================ 
Commit: 4c0ada3da26079df93004258c066cd51a6e7a44c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:24:56 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 4c6d45f45bce0a646ef879839f5430a637c5f63b
Original commit date: Mon Jan 22 17:53:49 2018 +0800
Change-Id: I5edfaeeb3b72739b62ffa89d7e5e3a00ca219361
Title: [CFL][CNP][OC]: Add VR load line override for OC board
Resolution: Add Core VR load line override
Impacted Platform: All OC SKUs
HSD: 1305422956

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
CannonLakePlatSamplePkg/Setup/OverClockSetup.hfr
CannonLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 8573a9b87083840788bbc43b4998a70162577084 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:24:55 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 53b320031ceff5148fa53b3b0d941d8575e2ed03
Original commit date: Thu Jan 25 18:34:18 2018 +0800
BpCommonPkg: Fix FCE build failure with UDK2017 branch

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Tools/FCE/Source/FCE/IfrParse.c

================================================================================ 
Commit: c40e89e2a0650ee23791fa35b38fa7d70dc4f506 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:24:54 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: e16d913dbda577e1099b2612a833c5d291a5584d
Original commit date: Wed Jan 24 12:36:40 2018 -0800
Change-Id: Ia1029557db70a9e46dfc19559894bd764beeec78
[CNL P0 PowerON] PEG/DMI flags correctable errors along with FTS timeout when RxL0s enabled at Gen1/2/3
Hsd-es-id: 1406310438
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: fd6c00b39036941c240c459af0bb5423ee34f3eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:24:53 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 1dbd6ddd4d8ec9960f7ce140b4758996559ef16b
Original commit date: Thu Jan 25 11:31:54 2018 -0800
Change-Id: I802e07e2b95089b77e2a8a4d12dddacd030b031c
CannonLakeSiliconPkg: [CNL] Klocwork issues for Memory based on Daily_123_02_63
Change: No Major issue. Removed the DDR3 memory type instances.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 39f9bce2fc40f65fcf9b8837a23cf19493e6de39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:24:52 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 5e19252cd5bdc6a7368db2bc400dd1668ce9607e
Original commit date: Thu Jan 25 11:41:04 2018 +0800
Change-Id: I655a01d14d27391798eb0e5751e0bf63e16b9966
Title: [CNL] Klocwork issues for FSP based on Daily_123_02_63
Resolution: Corrected pointer 'Descriptor' may be NULL and will be dereferenced.
Impacted Platform: CFL/CNL all

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/FspInit/Pei/FspInitPreMem.c

================================================================================ 
Commit: 05b4d6bd2f95815a308f30d1792462a40b7c1f6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:24:51 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: f11d8bc06a47424aba4b00f9e4e4c72955872197
Original commit date: Wed Jan 24 19:36:28 2018 +0800
Change-Id: Iafb499d134327389e4e43334fbdd1f09d4c9bb49
CannonLakeSiliconPkg: Fix Linker illegal text relocation issue for Xcode toolchain
A Mach-O image using PIE does not support a 64-bit absolute address relocation fixup, so any assembly code that generates this type of fixup must be updated to avoid the use of this type of relocation fixup.
Sync up the latest update from EDK2 trunk to fix it by
    1. Use lea instruction to get the address instead of mov instruction.
    2. Use the dummy address as jmp destination, and add the logic to fix up the address to the absolute address at boot time.
   3. On MpFuncs.nasm, use ExchangeInfo to record InitializeFloatingPointUnits.
EDK2 trunk hash ID:
    SmmCpuFeatureLib: 1c7a65eba749ff62e5ba425c5e40e23cfd1de245
    PiSmmCpuDxeSmm: e21e355e2ca7fefb15b4df7078f995d3fb9c2b89

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/BuildIafw.sh
CannonLakePlatSamplePkg/Override/BaseTools/Conf/tools_def.template
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/IA32/SmiEntry.nasm
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiEntry.nasm
CannonLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiException.nasm
CannonLakeSiliconPkg/Override/DoxygenSiOverride.h
CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/CpuS3.c
CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiEntry.nasm
CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmInit.nasm
CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.c
CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.h
CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/MpFuncs.nasm
CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiEntry.nasm
CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiException.nasm
CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmmInit.nasm

================================================================================ 
Commit: a3830590a0e7d410d363250b23253c59dc2e3b76 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:24:50 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 0889c6cf9b74031e2d5e8e423a61d5d412fbc5b9
Original commit date: Thu Jan 25 10:52:51 2018 +0800
Change-Id: I14cf1a9b349c600e93c2b0250015f8c833b856c6
Title: [CNL] Add support for PCI segments in Cannonlake code using pcisegmentlib - Part4
Resolution: Support PCI segment for Cannonlake and use PciSegmentLib to replace MmPciLib

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLib.c
CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLibCnl.c
CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PeiDxeSmmPchSerialIoLibCnl.inf

================================================================================ 
Commit: 3c6a8c9ce752697861a860610a2c166612b03114 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:24:49 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: bc90e66b3434361d13969c11b7014b2e22a62b77
Original commit date: Thu Jan 25 12:11:12 2018 +0800
Change-Id: I7f0df2f503c9fd7da3cc81e844a54fc1ce5fe7e1
Title: [2201933401][cannon_lake.u_ddr4_il_merged_rails][CNL] Disable SATA ACPI PEP node if PCH SATA PCI device is function disabled
Resolution: Submitter requests to disable SATA PEP by detecting PCH SATA controller disabled thru IFWI.
Verified : Release build can boot to win10 on CNL-Y, tested code working by submitter with test BIOS.
Impacted Platform: CNL, CFL

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c

================================================================================ 
Commit: 05f8d001484afb79d8c3075cb82e3aabb7cd70fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:24:48 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 95a63a8bf3c968a30f3f00f48ebc5aa951a2557e
Original commit date: Wed Jan 24 17:50:46 2018 -0800
Change-Id: Icae72aa48e6dbc2db0c9cb9fecff245c30c1d7e8
Missing break in switch-case for CNP-H A1 ChipsetInit table loading

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c

================================================================================ 
Commit: 0d46c4db628ea3bc3e79ec7cc2200a3588febc79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:24:48 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 6bb1f4a838c8c29d0271189859504bb712fd101e
Original commit date: Tue Jan 23 08:56:41 2018 +0800
BpCommonPkg/LegacyBiosReverseThunkDxe: fix NX conflict
If PcdDxeNxMemoryProtectionPolicy is set to enable protection for memory
of EfiReservedMemoryType, the BIOS will hang at a page fault exception
triggered by VariableSmiInt15Dxe.
The root cause is that this driver will allocate memory of
EfiReservedMemoryType and relocate itself into this new memory. Since
EfiReservedMemoryType of memory is marked non-executable, re-start this
driver after relocation will cause exception. The fix is removing the NX
attribute after memory allocation.

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Csm/LegacyBiosReverseThunkDxe/LegacyBiosReverseThunk.c
BpCommonPkg/Csm/LegacyBiosReverseThunkDxe/LegacyBiosReverseThunk.inf

================================================================================ 
Commit: c261146c8b5b021468166aa52b2efdfcf284ef4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:24:47 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 6824b67588fc3a491f497b9a9dad620eaea01bda
Original commit date: Fri Jan 12 18:23:37 2018 +0800
BpCommonPkg/VariableSmiInt15Dxe: fix NX conflict
If PcdDxeNxMemoryProtectionPolicy is set to enable protection for memory
of EfiReservedMemoryType, the BIOS will hang at a page fault exception
triggered by VariableSmiInt15Dxe.
The root cause is that this driver will allocate memory of
EfiReservedMemoryType and relocate itself into this new memory. Since
EfiReservedMemoryType of memory is marked non-executable, re-start this
driver after relocation will cause exception. The fix is removing the NX
attribute after memory allocation.

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.c
BpCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.h
BpCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.inf

================================================================================ 
Commit: 917e0c7a0de5832750c042540261a25b06e108cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:24:46 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 0dd109167a10a468a9472f7d03ed8cc249423805
Original commit date: Mon Jan 22 14:53:11 2018 +0800
CryptoPkg: Sync-up some minor fixes from EDKII CryptoPkg.
Sync-up some EDKII fixes for CryptoPkg, including:
 - CrptoPkg/BaseCryptLib: Fix type mismatch when calling OpenSSL function
   (Commit: 2067d9f8bfdf172a5eab4d1abfe8b4ba8c5195d5)
 - CryptoPkg/OpensslLib: ignore uninitialized warning
   (Commit: 1dbd423fbb454152b787efbff1b5a98e104b31c7)
 - CryptoPkg/BaseCryptLib: Add error handling for time() wrapper
   (Commit: ab187ae25a7cc230af32a540ca14737bd93d9665)

-------------------------------------------------------------------------------- 
[Changed Files]
CryptoPkg/Library/BaseCryptLib/Pk/CryptX509.c
CryptoPkg/Library/BaseCryptLib/SysCall/TimerWrapper.c
CryptoPkg/Library/OpensslLib/OpensslLib.inf
CryptoPkg/Library/OpensslLib/OpensslLibCrypto.inf

================================================================================ 
Commit: dca17fb590cbff83ac62dc0e5e087dd0ffb878f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:24:37 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 3ff4876557315b7df01175ab52c6da8aeeb8da89
Original commit date: Thu Jan 18 16:12:38 2018 +0800
KeyEnroll: Rename some functions conflict with CommonLib
BaseTools Common add some functions for DevicePath parse,
KeyEnroll tool nmake would report conflict failure when
include Common lib, so rename those functions in KeyEnroll Tool.

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Tools/KeyEnroll/AuthVarCertDB.c
BpCommonPkg/Tools/KeyEnroll/AuthVariable.c
BpCommonPkg/Tools/KeyEnroll/KeyEnroll.c
BpCommonPkg/Tools/KeyEnroll/KeyEnroll.h
BpCommonPkg/Tools/KeyEnroll/Pkcs7Verify.c
BpCommonPkg/Tools/KeyEnroll/Unaligned.c
BpCommonPkg/Tools/KeyEnroll/Unaligned.h
BpCommonPkg/Tools/KeyEnroll/Variable.c

================================================================================ 
Commit: 015a71f00caf577cd96674ab87432c5c876a69dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:48 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: b15b185d97a8ae16b1760448d9f8947cff7c66da
Original commit date: Mon Jan 8 09:21:09 2018 +0800
FCE: Rename FCE some functions that conflict with BaseTools Common
BaseTools Common add some functions for DevicePath parse, FCE tool nmake
would report conflict failure when include Common lib, so rename those
functions in FCE Tool.
This change makes FCE tool work with BP1410 and edk2 trunk.

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Tools/FCE/Source/FCE/Common.c
BpCommonPkg/Tools/FCE/Source/FCE/Common.h
BpCommonPkg/Tools/FCE/Source/FCE/Expression.c
BpCommonPkg/Tools/FCE/Source/FCE/Fce.c
BpCommonPkg/Tools/FCE/Source/FCE/IfrParse.c
BpCommonPkg/Tools/FCE/Source/FCE/MonotonicBasedVariable.c
BpCommonPkg/Tools/FCE/Source/FCE/TimeBasedVariable.c
BpCommonPkg/Tools/FCE/Source/FCE/Variable.c

================================================================================ 
Commit: 4a84e073cea53823d32012d83bb19e63282214fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:48 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 2a33542f8822fbe873255a1c76fb877d55a6175a
Original commit date: Tue Jan 23 12:44:38 2018 -0800
Change-Id: I79a0a2e0ba49fb3df8304bd27b5ae245014cd8bd
CannonLakeSiliconPkg: MRC not issuing an assert when Alias check fails
Change:Added assert when Alias test detects an error

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 72bd52a47a86f65ab94488d98b1f1789242073dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:47 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 1abc26db3e25d6cfb7a623e682cb4a3f1fa96ad5
Original commit date: Wed Jan 24 13:33:28 2018 -0800
Change-Id: I6494c93ff92cb2871921c9684b5207c9586fc4e4
Integrate CFL B0/U0/D0 Patch 0x84
Ucode: e6926445_v2_GPz_excl_acc.patchlet - Ucode Speculation Patch
Resolution: Update CFL B0/U0/D0 with Patch 0x84

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 2e78063a0f4c858cc39ea6d8298acce4e1dd67b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:46 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 0d17e3d23b66c637b0d8c3a5c4355561a9e34f90
Original commit date: Wed Jan 17 14:00:26 2018 -0800
Change-Id: I86f29bfee241b8a85ccbc30c47370bba90dbb999
CannonLakeSiliconPkg: [CNL][MRC] Refactor MrcRunMrh to add 4 Rank Support
Current implementation of MrcRunMrh uses Rank 0-1 to denote Subchannel 0, and Rank 2-3 to denote Subchannel
To support 4-Rank LPDDR4 configs, SubChannel parameter will be added to MrcRunMrh(), so instead there will be no need for special translation of SubCh0 Rank2/3
Additional Change:
  Remove CR read from Multicast register.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: cec5839caf5100ddc7cf9923284d3e54b390ac2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:45 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 9fd98170d085a55e22b9038e700a4cb38f7c7656
Original commit date: Wed Jan 24 12:01:49 2018 -0800
Change-Id: I71011f2a1da7cefa4a1478e166b76e630ce6752e
Title: SGX FLexible Launch Control (FLC) enabling in client BIOS
Enable SGX FLexible Launch Control (FLC)
Resolution: Enable SGX FLexible Launch Control (FLC)
Impacted Platform: all

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
CannonLakeSiliconPkg/Cpu/Include/Private/Library/SoftwareGuardLib.h
CannonLakeSiliconPkg/Cpu/Library/Private/PeiDxeSoftwareGuardLib/PeiDxeSoftwareGuardLib.c

================================================================================ 
Commit: 4f27e48346526177c2cfac258a8505d117fcd950 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:45 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: ed548b9b5598c65727a7807419154a319e60f02c
Original commit date: Wed Jan 24 00:53:33 2018 -0800
[1504706940]Fix Linker illegal text relocation issue for Xcode toolchain
[Description]
A Mach-O image using PIE does not support a 64-bit absolute address relocation fixup, so any assembly code that generates this type of fixup must be updated to avoid the use of this type of relocation fixup.
[Solution]
  1. Use lea instruction to get the address instead of mov instruction.
  2. Use the dummy address as jmp destination, and add the logic to fix up the address to the absolute address at boot time.
  3. On MpFuncs.nasm, use ExchangeInfo to record InitializeFloatingPointUnits.
Title:
Resolution:
Impacted Platform:

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/Library/CpuExceptionHandlerLib/X64/ExceptionHandlerAsm.nasm

================================================================================ 
Commit: b6c4caf5c9f75d51a8d88c2cef23dfdd5d8053a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:44 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 3d5596827e32e05e3e36ec52f3e20ef52d47b95d
Original commit date: Mon Jan 22 01:18:45 2018 -0800
Title: CannonLakeFspPkg: RC 7.x.20.40 review feedbacks
Resolution: ClientCommonPkg revision to RP1410RP6 and ClientSiliconPkg revision to 0.2.0.9
Impacted Platform: all

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientSiliconPkg/ClientSiliconPkg.dec

================================================================================ 
Commit: 56051f5e2e6e577c48e1e305ad9691cab9901d65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:43 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 1339b5918a6cf4ec8e243293aa8218536af95617
Original commit date: Wed Jan 17 22:26:06 2018 -0800
Title: 1604613622:CFL+CNP BIOS: Gfx PEIM Merge Tools are not working.
Resolution: Change FSP-S to FV_IMAGE type, move IntelGraphicsPeim to bottom of FSP-S so UPD won't be impacted by different size of IntelGraphicsPeim. Also include a SectionExtractionPei fix from SSG to support FMMT in FSP case.
Impacted Platform: ICL

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/MdeModulePkg/Universal/SectionExtractionPei/SectionExtractionPei.c
ClientCommonPkg/Override/MdeModulePkg/Universal/SectionExtractionPei/SectionExtractionPei.inf
ClientCommonPkg/Override/MdeModulePkg/Universal/SectionExtractionPei/SectionExtractionPei.uni
ClientCommonPkg/Override/MdeModulePkg/Universal/SectionExtractionPei/SectionExtractionPeiExtra.uni
ClientCommonPkg/Override/RoyalParkCommonOverride.md

================================================================================ 
Commit: 7596a24e25708ca1aaadf98c5857995af39e54c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:34 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 4bec7529dd8b703be98a241768b9d89377b00d4c
Original commit date: Mon Jan 15 23:00:27 2018 -0800
Title: fsp parse tool enhancement
Resolution:  we need update this tool to support expression.
Impacted Platform:  ALL
code review:

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Tools/FspBinRebase/RebaseAndPatchFspBinBaseAddress.py

================================================================================ 
Commit: 672d4574344c86d7e422555bbd97607c62680610 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:33 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 25801615db318b5f17b7756ec5bb9d605658428f
Original commit date: Fri Jan 19 16:32:51 2018 -0800
Change-Id: I44c33d5524ae92bcd1372c5da89fed7857ed7e5f
[CFL-S][CNP][OC]: Interrupt storm at idle is seen with the OC board (1500/second)
Hsd-es-id: 1305500364
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCflSOc.h

================================================================================ 
Commit: a9ecdbdfc94593d5e13daef89e7264e6e15043a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:32 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: ec9731c23ac60efbbff7669c78897485f3f22938
Original commit date: Wed Jan 24 11:49:00 2018 -0800
[TeamCity] Daily Update FSP/RC
Increment FSP Build Number
Wed Jan 24 11:49:00 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: fe01ac2ddfecd951b38d27e47cb076a0046af068 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:32 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 700990bfdec7c49c156a92e379358e30460c5fb9
Original commit date: Tue Jan 23 16:22:53 2018 -0800
Change-Id: Iea3743e2f1e7afc49c24553125b35ff9ceb7950f
[CNP-LP D1][CFL U] LPSS/ISH I2C AC timing settings are out of tune

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/SerialIoTimingParameters.asl
CannonLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Library/PeiI2cAccessLib/PeiI2cAccessLib.c
CannonLakePlatSamplePkg/Setup/PchSetup.hfr
CannonLakePlatSamplePkg/Setup/PchSetup.uni
CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeI2cMasterCommonLib/I2cMasterCommonLib.c

================================================================================ 
Commit: 7c210069d6d43e2ce63363290d9654568f4100f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:19 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: a8eaa035bcc12e0d2725f1179f11d914ef779268
Original commit date: Mon Jan 22 11:25:13 2018 +0200
Change-Id: I2e19439e433188d10f2e574003709b3ebdfa6bf0
CannonLakeSiliconPkg: [CNL][MRC] Enable Park Mode during MRC training.
Request:
Park Mode Enable after MRC for now, need to enable it also during training.
Change:
Move Enable ParkMode to memory init.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: c887e0073a764133ea46d6a684b966dd591e97e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:18 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 925bef492b9e0d8b9b78eb74151f94be3a04733c
Original commit date: Sat Jan 20 17:39:58 2018 -0800
Change-Id: I6a8ce80a223447e8095d79e4e47214470be65ce9
    TPM commands timeout (3.5 seconds) is too short for some of TPM commands
    1) Increase TPM command timeout from 3.5 seconds to 90 seconds to handle time consuming commands too. Note: UEFI TPM core already have time out of 90 seconds
	2) Implement following BIOS flow when a TPM command takes longer than 90 seconds and timeout occurs
	       a) BIOS Sends cancel command
	       b) BIOS polls start bit to be cleared for TIMEOUT_B.
	       c) If Start bit is not cleared by TPM within TIMEOUT_B, BIOS clears Cancel bit and returns EFI_DEVICE_ERROR status
	       d) If Start bit is cleared by TPM within TIMEOUT_B, BIOS clears Cancel bit and reads response buffer. BIOS returns EFI_SUCCESS to the caller and it is the callers responsibility to parse response data and figure out the command was a RC_SUCCESS or RC_CANCELLED.


-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Me/Include/Library/PttPtpLib.h
CannonLakeSiliconPkg/Me/Include/PttPtpRegs.h
CannonLakeSiliconPkg/Me/Library/PeiDxePttPtpLib/PeiDxePttPtpLib.c

================================================================================ 
Commit: 3ebfbb3ee0127ecd296e10d3982c5c0695407c08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:18 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: e71012d7f101b07a1448d759a9947749d213998c
Original commit date: Tue Jan 23 04:56:09 2018 -0800
Change-Id: I1031d939625ea73f9e8859a79fbce935395e7753
    Extending the change to CNL as well for JHI testing failure.
 

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Me/Jhi/Dxe/Jhid.c

================================================================================ 
Commit: 1fb596b52400276f3f471dfe7302a7b4ea3a5ee1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:17 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: ff04fb4c59cff8d8e0718e2bafaf90452bea226f
Original commit date: Wed Jan 24 17:41:16 2018 +0800
Change-Id: I9388badd4dfd21f05a168b5922459b1c1f3076e7
Title: [CFLRVP] Duplicated entries in FSP.bsf when opened with BCT 3.3.1
Resolution: Corrected a typo "regsiter".
Impacted Platform: CFL/CNL all

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Include/ConfigBlock/LanConfig.h
CannonLakeSiliconPkg/Pch/Include/Library/PchCycleDecodingLib.h
CannonLakeSiliconPkg/Pch/Include/Library/PchPcrLib.h
CannonLakeSiliconPkg/Pch/Include/Register/PchRegsFia.h
CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPsf.h
CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPsfCnl.h
CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPsth.h
CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchCycleDecodingLib/PchCycleDecodingLib.c
CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchPcrLib/PchPcrLib.c
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsPmInit.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PchPcrLib.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PchPcrLib.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PchRegsPsf.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PchRegsPsfCnl.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/PchPcrLib.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/PchPcrLib.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/PchRegsPsf.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/PchRegsPsfCnl.h

================================================================================ 
Commit: 96bc240045040c3e8af9a6a5731b2bf3c5fcf9bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:16 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 928c643a73822a6d92a011b530a791c8f05ccc38
Original commit date: Wed Jan 24 12:43:28 2018 +0800
Change-Id: Id3ddeb5909ccf81e545acbc98ab3a99341988464
[1504711034] [CNL] Klocwork issues for TBT based on Daily_123_06_23

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/TbtSetup.c

================================================================================ 
Commit: 750a2a2a6cc87133c50609d2bf16dc5de49f8fb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:16 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 88a02f85140b8a240b419e63d922065faf5ba0e3
Original commit date: Wed Jan 24 10:22:28 2018 +0530
Change-Id: I9d698e14397b618b65ce76c0c0c2b4b5a468794a
CannonLakeFspPkg: Fix CNL FSP release build broken issue with GCC
Solution: This patch ensures that CannonLake GCC release build is
not broken.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.fdf

================================================================================ 
Commit: becc58dc83eabafa757989f764150af1b9a97076 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:15 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 5203e5d48233c74d575af92a8b46eddc4642bbad
Original commit date: Tue Jan 23 18:43:48 2018 -0800
[TeamCity] Auto-Commit FSP
Update auto-generated FSP UPD header files
Tue Jan 23 18:43:48 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.bsf
CannonLakeFspBinPkg/Fsp.fd

================================================================================ 
Commit: 02806582d7f10c9d7e56daf08b19c2cf86e750d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:14 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 41b3774409e01a8b274c8af546f8db0b1f603b80
Original commit date: Tue Jan 23 17:13:37 2018 -0800
Change-Id: I516ff8488969636c7d64f1f2fc31898931a94fb2
[NO_HSD] Update BIOS ID to 124

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 0fc313a5387251f52d4a7778f45450d2ed80cebc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:14 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: a916a75c8c74031de49eefd88b3f9ac7cf4ba2da
Original commit date: Tue Jan 23 18:29:06 2018 -0800
Change-Id: If886eec6ed42a7f096424de4e4d2a19d300445a2
[CNL-LP4X]-Y12[GFX]-Blank display observed while running unigine heaven benchmark

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: af366203d5c6c8c92dfa5f950f9ebf20631bfb8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:13 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 3f78b62ac62dac16a24614f983e03dd011772d9a
Original commit date: Fri Jan 19 15:16:30 2018 -0800
Change-Id: Ia46f82b48da08fc03195c41bcf3ce7612147cc46
Title: [CFL][CNP][OC]: Add Option to Disable Thermal Turbo Behavior for OC
Resolution: Add TVB ratio Clipping and TVB Voltage Optimization to the overclocking menu.
Impacted Platform: CFL/CNL platforms.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
CannonLakeFspPkg/Upd/FspmUpd.dsc
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspCpuPolicyInitLib.c
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
CannonLakePlatSamplePkg/Setup/OverClockSetup.hfr
CannonLakePlatSamplePkg/Setup/OverClockSetup.uni
CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuOverclockingConfig.h
CannonLakeSiliconPkg/Cpu/Include/Private/Library/CpuOcLib.h
CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuOcInitLib/CpuOcInit.c

================================================================================ 
Commit: 491ba90a4b00552e9ae03eac9aef7b5772a7865c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:12 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 8e0b795f62604cb2f58321a98ba6e60f0f5df0b6
Original commit date: Thu Jan 18 20:34:56 2018 -0800
Change-Id: Id3152b9628e654d25bd8b62bc03aef6fe36be60d
[CNP] Observed slowness in BIOS page because of implementing  GIT SHA ID - e3dc3e5069a1776daa04ef37894d467b7a02b786
Description : Enabling LPC Clock run only for CNL-LP PCH B1 and below

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
CannonLakeSiliconPkg/Pch/Include/ConfigBlock/PmConfig.h
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiLpcLib/PeiLpcLib.c

================================================================================ 
Commit: 2e58975d39b32cf66989f5f191397113cb39005c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:12 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: e6232d3adf65a1a798e9b03f4e1294fe98ece851
Original commit date: Mon Jan 22 13:28:06 2018 +0100
Change-Id: I458d219a5c900535287e491f9e05b030cb2ebc58
[1305416700] [Free-DOS]Platform doesn't boot to Free-DOS with Corporate SKU Image
[Description] AmtWrapperProtocol backward compatibility was broken

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Csm/LegacyBiosPlatformDxe/LegacyBiosPlatform.c
CannonLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.c
CannonLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.h
CannonLakePlatSamplePkg/Include/Protocol/AmtWrapperProtocol.h
CannonLakePlatSamplePkg/Library/BaseAmtWrapperLib/BaseAmtWrapperLib.c
CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/AmtSupport.c
CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 17dee50f2709161e1752ead0ff82f32eaa1694cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:11 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: a398dd5b5cd3d1957d7c078d4ab31e3f5a58bce2
Original commit date: Tue Jan 23 14:46:27 2018 +0800
Change-Id: I42b802ef6dc74cdc70f138adfa5de28540f49d8b
Title: [CFLRVP] Duplicated entries in FSP.bsf when opened with BCT 3.3.1
Resolution: Corrected duplicated name and help discription.
Impacted Platform: CFL/CNL all

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: 2535faf06b7034196b972899e770ce29c09463b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:10 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: eff49ff9435e986933320f2a6e84b2ff1481de14
Original commit date: Tue Jan 23 11:45:09 2018 +0800
Change-Id: I5c35e8c41cb91c676a473dab4dbfb4f4c514094d
Title: [1604643997] In Sleep study report, PCI0.RP09.PXSX active time is taking 100% in CFL_H_CNP board (PCIe NVME PEP) [2201933218][coffee_lake.h_ddr4_rvp][CFL] Add BIOS SETUP option for PEP NVME
        HSD: 1604643997, 2201933218
        Resolution: Adding BIOS setup option for PEP NVME and set default to disabled in order to workaround PCI0.RP09.PXSX active time is talking 100% in CFL_H_CNP board due to Intel RST driver does not support to register PoFX for Modern Standby.
        Verified : Release and Debug build can boot to windows 10 and test BIOS validated to fix 1604643997
        Impacted Platform: CFL/CNL

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
CannonLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Setup/AcpiSetup.hfr
CannonLakePlatSamplePkg/Setup/AcpiSetup.uni

================================================================================ 
Commit: 643d0c9d6701b8cbb5131a017eeee8065e171d14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:10 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: f2900482109922a6de7944344a7cfc534ae5b82f
Original commit date: Fri Jan 19 11:06:23 2018 +0800
Change-Id: I69e37475ac3f063813fb62ca95ca12f14004afcc
BIOS displays "Out of Resources" after MRC when using 16GB DD4 sodimms on CNLH
[Description]
Performance is not good in SMRAM. We should add it in cache area.
[Solution]
Set SMRAM as WB in "End of PEI" stage.
CannonLakePlatSamplePkg\PlatformInit\PlatformInitPei\PlatformInit.c

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c

================================================================================ 
Commit: 867cb9f6d168312460c831db740387b2ea360b6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:09 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 3a0a73d8afa23abb7b1ad61c7d8513f5300a5180
Original commit date: Mon Jan 22 11:42:37 2018 +0800
Change-Id: I1b5c11fdb2ce76d3e957e0f98803cd736b373d2f
Title: [OC] xtu 6.5.0.9 failures in CFL S/H
Resolution: Revert SHA-1 ID: 6179dd201045c52b7513146833ce50bd06751e0b, correct IccMax maximum should be 255.75A
Impacted Platform: All OC SKUs

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterface.c
CannonLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterface.h
CannonLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 7ade3beab5a97d079f2538ee20f8d252a113d80a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:08 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: f96474720dea41b1867f562c6d8de9a3cf3792cb
Original commit date: Mon Jan 22 16:28:02 2018 -0800
[TeamCity] Auto-Commit FSP
Update auto-generated FSP UPD header files
Mon Jan 22 16:28:02 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.bsf
CannonLakeFspBinPkg/Fsp.fd
CannonLakeFspBinPkg/Include/FspsUpd.h

================================================================================ 
Commit: 97cd49df7f50f34ab2a202511ce02ce80b07bcb7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:08 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 9679974473eed35c94a235bbedc95ff44c94ab31
Original commit date: Mon Jan 22 14:18:11 2018 -0800
Change-Id: Ia8a34eb9394278d98668526771ae7ef1d086e4ea
[NO_HSD] Update BIOS ID to 123.2

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 932f5b77c57ff9bb295d389d4c1666be893b0d31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:07 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 111589c501e64948949ff22b360dab84b57aa71c
Original commit date: Mon Jan 22 14:47:51 2018 -0800
[TeamCity] Auto-Commit NVS
Update auto-generated NVS structure definitions
Mon Jan 22 14:47:51 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h

================================================================================ 
Commit: c4156a1be225ec9bbd7a0b3597884efa5d82a5cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:06 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 283fde471681fc65c2169997d39d7e18bf81f6b8
Original commit date: Sun Jan 21 10:26:00 2018 +0200
Change-Id: Ic302b19023e5317a087a93f2742931ea0a419640
[CNL][MRC] Minor fix for read amplifier training in DDR4 done in MRC 0,5,1,27
Issue: In MRC 0,5,1,27 DDR4 Read amplifier was unintentionally changed to train IComp & RComp instead of IComp & RxbiasCb
Root Cause: Unintentional change in Read amplifier training.
Change: Restore DDR4 IComp / RxCben training

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 566d280f323ee36d31bbb248076136e37c88b0cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:06 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 2b945a975d8033a143d2c04ade6f8dae49205041
Original commit date: Mon Jan 8 17:02:41 2018 -0800
Change-Id: Iadfe99d0bd65589df4343a47177ebe58cf26ed4e
CFL U23e SelfTest CPU errors [Resolution]: Add back MSR 0x60A (Latency Control IRTL) definition for C3 to CFL code [Impacted Platform]: CFL all [HSD]: 1406695851

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
CannonLakeFspPkg/Upd/FspsUpd.dsc
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspCpuPolicyInitLib.c
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
CannonLakePlatSamplePkg/Setup/CpuSetup.hfr
CannonLakePlatSamplePkg/Setup/CpuSetup.uni
CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Cst.asl
CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtTestConfig.h
CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
CannonLakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h
CannonLakeSiliconPkg/Cpu/Include/CpuRegs.h
CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/IdleStates.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
CannonLakeSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c

================================================================================ 
Commit: 3ba123919d711fabb3490b393e4ceec2fc1d7c4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:05 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 1b140ffd99ac8f0adc8b6e2ccfd83a2a332601e1
Original commit date: Mon Jan 22 11:49:36 2018 -0800
[TeamCity] Daily Update FSP/RC
Increment FSP Build Number
Mon Jan 22 11:49:36 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 17e42419a88b3b4366e5edfaa82a8f2d29677718 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:04 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 038c24ac9b6f0ccc5a709a0155b89bfa74c0c361
Original commit date: Fri Jan 19 13:31:31 2018 -0800
Change-Id: I3a0a3a2e084300ed2b8398566c0dc0e8f81595b5
CFLH BIOS: Need to correct the slave address of PowerMeter chip in ACPI Table
Hsd-es-id: 2201060701
Attestation-link: CannonLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Platform.asl

================================================================================ 
Commit: 7c296180ee48a97d890921590e6fe2a93bd617c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:04 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 0cddf88eff05963a89468575749f3962c660d664
Original commit date: Fri Jan 19 17:35:01 2018 -0800
Change-Id: I0cd967859ab232f27e5f0922536b313722087569
[CNL-U7/U8/U11/Y8][PM] 9b00 hung observed on system while Sx cycles 3 strike error waiting for GBe to respond

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: b8406780e27b063b0ab226b2e768ea3d460e4f55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:03 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 59be1c3b9ea8aff0291d8e471bb888f5e24dc107
Original commit date: Mon Jan 22 13:56:12 2018 +0530
Change-Id: Ic6c22027cadda295db37d4a5ae34367aed54a47e

Description: Vt Info Tool is failing with BIOS 115.
Solution: Removed the device scopes having PCI devices as those devices need ANDD structure which is not required for PCI devices.
Platform Affected: CNL

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/AcpiTables/Dmar/Dmar.aslc
CannonLakeSiliconPkg/SystemAgent/Include/DmaRemappingTable.h

================================================================================ 
Commit: c8fabf2f8b37747af751ec670cbbf472e53b1e63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:03 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: f7f695c93a9d923774d9d89653110dc79956fb7c
Original commit date: Fri Jan 19 12:33:28 2018 +0100
Change-Id: I37370a32b477ce5a13b91b1e0beb5f534212f670
ACPI Error: AE_NOT_FOUND, Evaluating _PRS on Linux bug fix
Resolution: Set static interrupts for PciTree
Impacted Platform: CFL

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PciTree.asl
CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/IrqLink.asl
CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c

================================================================================ 
Commit: 481e30420bf81f82c7411d161f991ce7b181de38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:02 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: f82dda4d1ea573c6e32f8791b3b18a58d91acec4
Original commit date: Fri Jan 19 12:00:25 2018 +0100
Change-Id: I848fe1083438bab6deeec1d9fcad75caba41c45a
Check error status after sending IPC command to PMC
We performed error check for PMC IPC command in the same
loop where we did BSY bit polling. This made us miss the error
bit checking in the IPC status register. To fix this error bit
checking has been moved after we break from the polling loop.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: ffc358c841fc5b676bc3feb519dc279377838b39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:01 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 3af8120906eca0cb124d069a5b43a60b2b41af42
Original commit date: Mon Jan 22 17:26:49 2018 +0800
Change-Id: I47703e37011d1f57e89e3fe7aa4fac56ab3322a9
CannonLakeFspPkg: Re-do RC 7.x.20.40 review feedbacks
Copyright year extended to 2018 for touched files.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeFspPkg/CannonLakeFspPkg.dsc
CannonLakeFspPkg/FspBuildSteps.md
CannonLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
CannonLakeFspPkg/Library/TscAcpiTimerLib/PeiTscTimerLib.inf
CannonLakeFspPkg/Library/TscAcpiTimerLib/SecTscTimerLib.inf
CannonLakeFspPkg/Library/TscAcpiTimerLib/TscTimerLibShare.c
CannonLakeSiliconPkg/Include/SiFvi.h
CannonLakeSiliconPkg/Library/Private/PeiCpuAndPchTraceHubLib/PeiCpuAndPchTraceHubLib.c
CannonLakeSiliconPkg/Library/Private/PeiCpuAndPchTraceHubLib/PeiCpuAndPchTraceHubLib.inf
CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c
CannonLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/MpLib.c
CannonLakeSiliconPkg/SiPkgBuildOption.dsc

================================================================================ 
Commit: 8dddcce97a0f70c4fe2f4cd7d0da2fae489e8ddc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:01 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 885d3b34b790b0b6e398da1ca0c0b59d94689797
Original commit date: Mon Jan 22 15:53:46 2018 +0800
Change-Id: I66bc13799b978179604bb6d720fc869246629936
Revert "CannonLakeFspPkg: RC 7.x.20.40 review feedbacks"
This reverts commit 4d1a8f332ae6598dc5cd563936701dab57a9429e.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeFspPkg/CannonLakeFspPkg.dsc
CannonLakeFspPkg/FspBuildSteps.md
CannonLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
CannonLakeFspPkg/Library/TscAcpiTimerLib/PeiTscTimerLib.inf
CannonLakeFspPkg/Library/TscAcpiTimerLib/SecTscTimerLib.inf
CannonLakeFspPkg/Library/TscAcpiTimerLib/TscTimerLibShare.c
CannonLakeSiliconPkg/Include/SiFvi.h
CannonLakeSiliconPkg/Library/Private/PeiCpuAndPchTraceHubLib/PeiCpuAndPchTraceHubLib.c
CannonLakeSiliconPkg/Library/Private/PeiCpuAndPchTraceHubLib/PeiCpuAndPchTraceHubLib.inf
CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c
CannonLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/MpLib.c
CannonLakeSiliconPkg/SiPkgBuildOption.dsc
ClientCommonPkg/ClientCommonPkg.dec
ClientSiliconPkg/ClientSiliconPkg.dec

================================================================================ 
Commit: 879b54df5f5070397d274241ffdfddb439827b9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:00 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 8155d99a2c1af8911c4043e664bff65b2d7eed14
Original commit date: Mon Jan 22 16:13:34 2018 +0800
Change-Id: I6fb5a0dd5617a7677d6de2f8a7f4abce727ed966
Change subject: Fix EDK2 thunk Build

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.fdf
CannonLakeFspPkg/CannonLakeFspPkgConfig.dsc

================================================================================ 
Commit: 7436be3b6a21f95a1cddb43094a37014d5bdbe42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:18:00 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 9433fa1d5fffeeffbad86c70a42e269a2b379a48
Original commit date: Sat Jan 20 14:27:38 2018 +0530
Change-Id: I0e82889c0135f62a53b833952942fa13f4167364
Title : Automatically disable GFX PEP if CPU graphics PCI device (PCI 0.2.0) is not present in PCI config space
Resolution : Check if IGFX is present by checking its device ID and set PEP bit accordingly
Impacted Platforms : CNL/CFL all

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c

================================================================================ 
Commit: cca15d7beb48bb8bfca3008d47a9b0a12439a132 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:17:59 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: f049c414996969d7533f420d86badaae78cd1ea2
Original commit date: Sun Jan 21 12:07:43 2018 -0800
[TeamCity] Weekly Update FSP/RC
Increment FSP Revision Number and reset FSP Build Number to 1
Sun Jan 21 12:07:43 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 5ff9bd65becf8aaf174981375a9746be022a50a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:17:59 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 9f62f8ed413161f88ea2410f27425688fd13d586
Original commit date: Sun Jan 21 11:50:34 2018 -0800
[TeamCity] Daily Update FSP/RC
Increment FSP Build Number
Sun Jan 21 11:50:34 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: ab6ef43db66c9a7c22d588d7231b354f931ca421 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:17:58 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 2aa2465a875e55aa001e43655873aaf820bd051d
Original commit date: Sat Jan 20 11:48:29 2018 -0800
[TeamCity] Daily Update FSP/RC
Increment FSP Build Number
Sat Jan 20 11:48:29 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: b74ea3e886f0f84ccd7998e2596fc0083badd535 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:17:57 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 7817bf5182b4a2693a1ecbd7aae8c53e493a3325
Original commit date: Tue Jan 16 16:12:24 2018 -0800
Change-Id: Ic56ffe31c796601613ef7feb35e38dbfe2cbc9bf
Fixed functionality of "Alias Check Request" Setup option.
Resolution: Setup option to trigger TXT ACHECK was not working.
(1) "TxtAcheckRequest" policy wasn't being copied properly (via FSP-M UPD).
(2) TxtPeiLib was checking MSR_IA32_FEATURE_CONTROL (to determine if TXT
support enabled) before it was initialized by CpuInit.  Simplified this
check to instead use Txt policy (originating from CpuSetup).

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
CannonLakeFspPkg/Upd/FspmUpd.dsc
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspSecurityPolicyInitLib.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/TxtPeiLib.c

================================================================================ 
Commit: 81fe21a6365c374dafebba05693b6cfa5488adaa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:17:57 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 62221de30d3fdbb4ad5f24396e40c8e1207caeff
Original commit date: Wed Jan 17 17:57:13 2018 +0800
Change-Id: I8650d41c5b4e0287c408dd7911f1d15556cfc6fe
Title:[OC]: Enable Platform Voltage override control for Vccio, VccSA, VccSFR_OC, VccST and VccCore from SmbusLib
Resolution: Use SmbusLib instead of Smbus2Ppi
Impacted Platform: All CNL and CFL SKUs

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
CannonLakePlatSamplePkg/Setup/OverClockSetup.hfr
CannonLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 0a86639adeb0e7133f14f0741a80de082e15462f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:17:56 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: d726f82169f151591a170d306aa8d52761b2fc23
Original commit date: Fri Jan 19 11:49:29 2018 -0800
[TeamCity] Daily Update FSP/RC
Increment FSP Build Number
Fri Jan 19 11:49:29 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: cc82be8346a9cb1cef75880a48613d33ad6b4ff9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:17:56 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 65c3d55a709cd1df9104701e422068c061299c76
Original commit date: Fri Jan 19 02:19:49 2018 -0800
[TeamCity] Auto-Commit FSP
Update auto-generated FSP UPD header files
Fri Jan 19 02:19:49 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.bsf
CannonLakeFspBinPkg/Fsp.fd
CannonLakeFspBinPkg/Include/FspsUpd.h
CannonLakeFspBinPkg/Include/FsptUpd.h

================================================================================ 
Commit: 0c275da7fe12b30d9ccc5f81e279dfe83d45ade7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:17:55 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 100971c696a9da94d1526fca6b9bab7ad7c1358c
Original commit date: Fri Jan 19 18:05:53 2018 +0800
Change-Id: I2781209d1b9ea076a8544f39de0176acea4fa10e
[NO_HSD] Update BIOS ID to 123.1

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 2b557a0667491a3532d0e8772964d09ef00a75ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:17:54 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: e9bd01e47774697fc71324a936f6d02c5bad93ff
Original commit date: Fri Jan 19 17:41:11 2018 +0800
Change-Id: Iea8d751c6a50fab03838dcf654252cbba158ffbb
Revert "Revert "[Ingredient] Integrate CNL D0 Patch 0x14""
This reverts commit 6437ec2024f654edbec530aadb9b1e94cfe4974d.
Resolution: Re-check in CNL D0 Patch 0x14.
Impacted Platform: All CNL D0 SKU

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 7ac327df1c7d7e92bdfec5e7f1b909e8ff1e7885 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:17:54 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 00e04449b9bfddfccdefd715e19689f1cc60dbf6
Original commit date: Tue Jan 16 18:29:01 2018 +0200
Change-Id: I420a5a23b31935949acb67b256c36db2012dfbae
CannonLakeSiliconPkg: [CNL][MRC] Read amplifier settings are causing failures on marginal units.
Issue: Due to marginal RxBias RComp initial values and limited sweep in MRC, some CNL Y12 units which originated from new material failed in PPV.
Root Cause: Initial RxBias setting and Read Amplifier Training
Change: Program new initial RxBias values based on EV data collection on Y11, Y12, U11 new and old material.
Additionally for LPDDR4 we do a 2D sweep of RComp and IComp instead of Doing a sweep combinig both ICOmp & RComp vs RxCben

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 16ab1bd9c6a6a714d96cc74e680c8a0759a91607 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:17:53 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 6179dd201045c52b7513146833ce50bd06751e0b
Original commit date: Thu Jan 18 22:34:17 2018 +0800
Change-Id: Id518d2ce586989b1571c5c5be88b109e2c0f2682
Title: [OC] xtu 6.5.0.9 failures in CFL S/H
Resolution: IccMax maximum is incorrect, should be 81.91A
Impacted Platform: All OC SKUs

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterface.c
CannonLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 8a208c992c0fe35f25b72fafc22600dca16c9f32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:17:52 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: f84b4a18b25ec49c44d1e6a3a268aeed0bc999c9
Original commit date: Tue Jan 16 12:09:51 2018 -0800
Change-Id: I7cbfe7a4cba9bc9e42b391cd1f6d92697faa558e
CannonLakeSiliconPkg:  [CFL][MRC] Add check for PcdOverclockingEnabled to DMFC Limitation
Issue:
  MRC should not allow for automatic DDR Overclocking if DDR_OVERCLOCK fuse is set.
  This causes systems with this fuse set to automatically train at above POR frequency for some memory configurations.
Solution:
  When Overclocking is not enabled in BIOS, MRC should train to POR frequencies.
  Only when Overclocking is enabled should MRC allow for above POR frequencies (beyond DMFC).
  To minimize impact to boot time, MRC will save/restore a value to indicate if the DMFC was limited, and determine if full MRC training is needed as a result of enabling Overclock Support.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MrcInterface.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/PeiMemoryInitLib.inf
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8ae51b631fb80a699868bd2def54dd0423e1d398 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:17:52 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: bb49e8095475f34b9e86d3bc7aa1d4c9bee8bf89
Original commit date: Thu Jan 18 11:47:04 2018 -0800
[TeamCity] Daily Update FSP/RC
Increment FSP Build Number
Thu Jan 18 11:47:04 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 481d83d86bf6d6889d6b113cf5744778a0098014 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:17:51 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 8f2bad28bc424c06e57ff1dc2ff3b292bf2c4c2b
Original commit date: Tue Jan 16 14:12:45 2018 -0800
Change-Id: I5d9c906c80ead7401fdcda26f059a98b3d69e95c
[Correction]CFL FSP Debug BIOS x108. PT configuration broken
BIOS has been failing to reserve memory for Processor Trace.
Removing check for Processor Trace Enabled due to Processor Trace memory may be used later outside of BIOS.
Resolution: Calculate amount of memory specified by user and add it to amount needed to be allocated by BIOS for Processor Trace.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 8b3bff5af26cbb423a0936f468b979cf1d7ba839 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:17:51 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 9629f2f435262968829dde3af455a5f205170165
Original commit date: Thu Jan 18 17:51:17 2018 +0530
Change-Id: I91710f913821f4b2fba49417b30021dac88efcf8
Title:[CFL-H] S3/S4  Autowakes with ISH AIC (MOSAIC) and FPS connected on platform during S3/S4 cycle.
Resolution: BIOS needs to Program termination value for CIO_PLUG_EVENT GPIO to GpioTermWpu20K to avoid floating status of the pin, while in case of TBT enabled it has to program to GpioTermNone.
Impacted Platform: [CFL-H]
[CFL-H] S3/S4  Autowakes with ISH AIC (MOSAIC) and FPS connected on platform during S3/S4 cycle.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCflHDdr4.h

================================================================================ 
Commit: ae3c20eb96c156c6b792979ea700d77f4530ef2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:17:51 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 39b89f695cd2fbfb428fbdad9f858a162fb211a7
Original commit date: Thu Jan 18 15:39:57 2018 +0530
Change-Id: I3cd10f2cec7bb4fa8091e00b3eed800757989a5c
Title: [CNL] Klocwork issues for SystemAgent/TBT based on Daily_117_00_43
Impacted Platform: CFL - All
[CNL] Klocwork issues for SystemAgent/TBT based on Daily_117_00_43

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/TbtSetup.c

================================================================================ 
Commit: 4d2b25f76300662de5a80345f9d0ffc8cf83dfea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:17:50 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 301000140729d3846ffb8e3bf7c7381dd2d5cb3f
Original commit date: Wed Jan 17 18:10:05 2018 +0800
Change-Id: I28499c66c9e3438812de7573402dcd4c3bde5f18
Title: [CFL] Found Pci address usage error in DxeSiFvi
Resolution : Usage of S3BootScriptSaveMemWrite() should be memory address not Pci address.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Library/Private/DxeSiFviInitLib/DxeSiFvi.c

================================================================================ 
Commit: 48dbce2ff865170a16680ab1c9c2006b7f697ab3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:17:50 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 90df9cffc5e36c35acc79e7738189aa14c3e96d2
Original commit date: Thu Jan 18 18:04:16 2018 +0800
Change-Id: I00d0a2af9e2f4f10a33c270e3729869696b36bd1
[NO HSD] Set correct FSP/RC version to 7.x.21.40
Resolution: Update FSP/RC version.
Impacted Platform: All CNL/CFL platforms.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: d1ed39196d6061fd4cc03cf3229d7c483aa01dde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:17:49 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: d20ee3d9a60a9a7c0c15a30953ec83082ff51493
Original commit date: Wed Jan 17 16:15:07 2018 +0800
Change-Id: Ia8ba6a0e91a6b186ebed444fda1ea4c870579942
[Description]
CNL BIOS X121 changes DCI device VID from 8087 to 8086
[Solution]
Use ClientCommonPkg\Override\BpCommonPkg\Library\Usb3DebugPortLib\Usb3DebugPortLibDxe.inf
Execute Usb3DebugPortLib when USB3 is set in Status Code Flags.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: ef262891afd401ecbdbe536c23c08f560aa7af14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:17:49 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: f23699fc9fac6505b25b2a8265799e9da6baa067
Original commit date: Wed Jan 17 10:56:10 2018 +0800
FMMT Tool: Update binary to match with latest Source

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Tools/FMMT/FMMT.exe

================================================================================ 
Commit: cbf2e63ded94a57c66af6d3dce42eaacb02bd08d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:17:48 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: d63ba4df40fac9f8b0c8bf91708ff7cc342ee5ca
Original commit date: Mon Jan 15 14:47:13 2018 +0800
FMMT: Don't add alignment for GUIDED_SECTION/COMPRESS_SECTION

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Tools/FMMT/Source/FMMT/FmmtLib.c

================================================================================ 
Commit: b18c17b2956c87031ca409a91e98ed0db8ed7447 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:17:48 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 1d4412ec955e4fa7a53cfdedf66bdcdcc0519197
Original commit date: Wed Jan 17 09:20:54 2018 +0800
BpCommonPkg: Use relative address instead of absolute address in nasm for XCODE

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Csm/LegacyBiosReverseThunkDxe/X64/ReverseThunk.nasm

================================================================================ 
Commit: 3f80e4e6c0ca94eae0980aabe217801afdd26219 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:17:48 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 4cd6e2f16389c53ea2cd9726bc4e7e2b78b72343
Original commit date: Mon Jan 15 16:27:02 2018 +0800
BpCommonPkg WifiConnectionManagerDxe: Add connection status bar for connection status display
* Since popup can't be terminated by user input on TPL_CALLBACK level, the previous
  solution of connection error message display needs to be changed. This patch adds
  a connection status bar on connect configuration page to tell connection status and
  error messages.
* Fix an error in PEAP network configuration.

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxe.vfr
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxeStrings.uni
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrDriver.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrHiiConfigAccess.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrImpl.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrImpl.h

================================================================================ 
Commit: f5882ab8726b3852d0325f1e2b96923ef193036e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:17:47 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 1d6189d01ecd2a0fc225e7c74295be4034d44483
Original commit date: Wed Jan 3 12:46:50 2018 +0530
Change-Id: I249c8000cd5b30bad0562aadccee1a951083d525
Fixes the ASSERT raised when the connection is not successful

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Bluetooth/BluetoothBusDxe/iLE/apps/src/uefi_app.c

================================================================================ 
Commit: 8acbfe0aa1551da6c11c0fcbd6619ab608bd35cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 14:17:25 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 89c2f74f7e01c2222c23e4149e8363ae98cb50a1
Original commit date: Mon Jan 15 15:55:25 2018 +0800
CryptoPkg/OpensslLib: Suppress format warning with extra flag.
(Sync-up EDKII Commit: 228e4f47066307a593c16ad2f611f4219bdb5f28)
Under a certain [outdated] GCC482 compiler, the new-added "-Wno-format"
flag will not take effect, and break the x86_64 build.
This is one known issue in some Ubuntu/GCC-4.8.2 environment, which will
overwrite "-Wno-format" with some default setting.  see more information
and discussion from:

This patch adds one extra "-Wno-error=format" for gcc x86_64 builds to
suppress this warning.

-------------------------------------------------------------------------------- 
[Changed Files]
CryptoPkg/Library/OpensslLib/OpensslLib.inf
CryptoPkg/Library/OpensslLib/OpensslLibCrypto.inf

================================================================================ 
Commit: 625ac701d6010e717ddef8b1d2700ae126564951 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 12:09:01 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 4064298ae1d4cf10291fcc43d90ba785e129e79c
Original commit date: Fri Jan 5 18:49:40 2018 +0800
BpCommonPkg HddPassword: Add pack for the SMM communication structures
SMM communication buffer for HddPassword need to be packed to co-work
with old HddPassword override, otherwise there will be mismatch of the
SMM communication buffer size between non-override and override code.

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Include/Protocol/HddPasswordNotify.h

================================================================================ 
Commit: 9a24255d9dae723cb1a3b2fe54ae29deafed8f53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 5 10:29:38 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: d89230fdb73c687ee310fbe7cef7503a970c4730
Original commit date: Wed Jan 17 12:33:45 2018 -0800
Change-Id: I9ae884e4c00c39fa57797348e5261d5a2dc75e20
[NO_HSD] Update BIOS ID to 123

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeFspPkg/Upd/FspmUpd.dsc
CannonLakeFspPkg/Upd/FspsUpd.dsc
CannonLakePlatSamplePkg/2017CannonLake.sln
CannonLakePlatSamplePkg/2017CannonLake.vcxproj
CannonLakePlatSamplePkg/2017CannonLake.vcxproj.filters
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflHRvpRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflHRvpTbtRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflSRvpRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlHRvpRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlURvpRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlYRvpRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Cnvi.asl
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.inf
CannonLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePCHConfiguration.c
CannonLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
CannonLakePlatSamplePkg/FlashMap/SIZE_100_UEFI_BOOT.fdf
CannonLakePlatSamplePkg/PlatformPkg.fdf
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/IdleStates.c
CannonLakeSiliconPkg/Me/Include/Private/Library/HeciInitLib.h
CannonLakeSiliconPkg/Me/Library/Private/PeiDxeHeciInitLib/HeciCore.c
CannonLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/PchMeUma.c
CannonLakeSiliconPkg/Pch/Include/Register/PchRegsItss.h
CannonLakeSiliconPkg/Pch/Include/Register/PchRegsPmc.h
CannonLakeSiliconPkg/Pch/Library/Private/PeiEspiInitLib/PeiEspiInitLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiP2sbPrivateLib/PeiP2sbPrivateLib.c
CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatch.c
CannonLakeSiliconPkg/SiPkg.dec
