// Seed: 1886707704
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  input id_4;
  input id_3;
  input id_2;
  inout id_1;
  wor id_5;
  type_9 id_6 (
      .id_0(1),
      .id_1(id_1)
  );
  logic id_7;
  assign id_5[1] = id_2;
endmodule
