<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../code.css">
  </head>
  <body>
    third_party/cores/basejump_stl/bsg_tag/bsg_tag.vh
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a>
<a href="#l-37">37</a>
<a href="#l-38">38</a>
<a href="#l-39">39</a>
<a href="#l-40">40</a>
<a href="#l-41">41</a>
<a href="#l-42">42</a>
<a href="#l-43">43</a>
<a href="#l-44">44</a>
<a href="#l-45">45</a>
<a href="#l-46">46</a>
<a href="#l-47">47</a>
<a href="#l-48">48</a>
<a href="#l-49">49</a>
<a href="#l-50">50</a>
<a href="#l-51">51</a>
<a href="#l-52">52</a>
<a href="#l-53">53</a>
<a href="#l-54">54</a>
<a href="#l-55">55</a>
<a href="#l-56">56</a>
<a href="#l-57">57</a>
<a href="#l-58">58</a>
<a href="#l-59">59</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// bsg_tag</span>
<a name="l-2"></a><span class="c1">//</span>
<a name="l-3"></a><span class="c1">// bsg_tag implements a serial configuration network. </span>
<a name="l-4"></a><span class="c1">//</span>
<a name="l-5"></a><span class="c1">// the abstraction is that you have a number of multibit registers inside your chip that</span>
<a name="l-6"></a><span class="c1">// you would like to configure, either before the</span>
<a name="l-7"></a><span class="c1">// chip boots, or even as the chip runs. bsg_tag correctly handles</span>
<a name="l-8"></a><span class="c1">// clock domain crossings, so multibit registers will be updated atomically, allowing on-the-fly</span>
<a name="l-9"></a><span class="c1">// configuration changes. however, for this to happen, both the tag clock and the destination</span>
<a name="l-10"></a><span class="c1">// clock must be active, and enough clock cycles must pass on both sides for the data to be absorbed.</span>
<a name="l-11"></a><span class="c1">//</span>
<a name="l-12"></a><span class="c1">// bsg_tag enables this capability using only three</span>
<a name="l-13"></a><span class="c1">// external pins on the chip -- one for a clock, one for data, and one for a failsafe enable.</span>
<a name="l-14"></a><span class="c1">//</span>
<a name="l-15"></a><span class="c1">// each multibit register has a nodeID, and a customized length, and is implemented with a bsg_tag_client</span>
<a name="l-16"></a><span class="c1">//</span>
<a name="l-17"></a><span class="c1">// when you stream data into the chip, a single bsg_tag_master module demultiplexes the incoming packets </span>
<a name="l-18"></a><span class="c1">// according to nodeID out to the bsg_tag_client nodes. each client has a 4-wire connection to the master</span>
<a name="l-19"></a><span class="c1">// -- the shared tag clock, the failsafe enable, and a two-bit opcode. the opcode encodes 4 operations:</span>
<a name="l-20"></a><span class="c1">// shift in 1, shift in 0, reset, and noop. A noop immediately following a shift indicates that the </span>
<a name="l-21"></a><span class="c1">// transfer is done and should be sent across the CDC.</span>
<a name="l-22"></a><span class="c1">//</span>
<a name="l-23"></a><span class="c1">// - to reset the bsg_tag_master node, a stream of 0&#39;s is sent. </span>
<a name="l-24"></a><span class="c1">// - to reset the client, you</span>
<a name="l-25"></a><span class="c1">//   transmit a 1, then the nodeID, a 0, then a length, and then length &#39; 1 bits.</span>
<a name="l-26"></a><span class="c1">// - to transmit data to a client, you </span>
<a name="l-27"></a><span class="c1">//   transmit a 1, then the nodeID, a 1, then the length, then the data.</span>
<a name="l-28"></a><span class="c1">// - to not send data, transmit 0&#39;s.</span>
<a name="l-29"></a><span class="c1">//</span>
<a name="l-30"></a><span class="c1">// the enable signal is an out-of-band signal. if enable is low, then all of the bsg_tag_clients</span>
<a name="l-31"></a><span class="c1">// are disconnected from the masters. it should not be asserted / deasserted </span>
<a name="l-32"></a><span class="c1">// when trying to send data at the same time. </span>
<a name="l-33"></a><span class="c1">//</span>
<a name="l-34"></a><span class="c1">// when using bsg_tag to program the clock generators, the enable signal must be low</span>
<a name="l-35"></a><span class="c1">// initially because the clock generators must already be running in order to absorb data</span>
<a name="l-36"></a><span class="c1">// from the bsg_tag and be programmed. =)</span>
<a name="l-37"></a><span class="c1">//</span>
<a name="l-38"></a><span class="c1">// see bsg_ip_cores/testing/bsg_clk_gen/bsg_nonsynth_clk_gen_tester.v for an example usage</span>
<a name="l-39"></a><span class="c1">//</span>
<a name="l-40"></a><span class="c1">// the bsg_tag clock should be asserted 180 degrees out of phase with the data/en signals, to</span>
<a name="l-41"></a><span class="c1">// avoid setup/hold time violations. i.e. use negedge clock.</span>
<a name="l-42"></a><span class="c1">//</span>
<a name="l-43"></a>
<a name="l-44"></a><span class="no">`ifndef</span> <span class="n">BSG_TAG_VH</span>
<a name="l-45"></a><span class="cp">`define BSG_TAG_VH</span>
<a name="l-46"></a>
<a name="l-47"></a><span class="cp">`define declare_bsg_tag_header_s(PARAM_els,PARAM_lg_width)                  \</span>
<a name="l-48"></a><span class="cp">                                                                            \</span>
<a name="l-49"></a><span class="cp">   typedef struct packed {                                                  \</span>
<a name="l-50"></a><span class="cp">      logic [`BSG_SAFE_CLOG2((PARAM_els))-1:0]       nodeID;                \</span>
<a name="l-51"></a><span class="cp">      logic                                          data_not_reset;        \</span>
<a name="l-52"></a><span class="cp">      logic [(PARAM_lg_width)-1:0] len;                                     \</span>
<a name="l-53"></a><span class="cp">      } bsg_tag_header_s;</span>
<a name="l-54"></a>
<a name="l-55"></a><span class="cp">`define bsg_tag_max_packet_len(PARAM_els,PARAM_lg_width) ((1 &lt;&lt; (PARAM_lg_width)) - 1 + $bits(bsg_tag_header_s))</span>
<a name="l-56"></a><span class="cp">`define bsg_tag_reset_len(PARAM_els,PARAM_lg_width) ((1 &lt;&lt; `BSG_SAFE_CLOG2(`bsg_tag_max_packet_len((PARAM_els),(PARAM_lg_width))+1))+1)</span>
<a name="l-57"></a>
<a name="l-58"></a>
<a name="l-59"></a><span class="no">`endif</span> <span class="c1">//  `ifndef BSG_TAG_VH</span>
</pre></div>
</td></tr></table>
  </body>
</html>