// Seed: 1067131053
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  output id_4;
  input id_3;
  input id_2;
  inout id_1;
  logic id_5;
  assign id_5 = 1 + id_2;
endmodule
