Logfile for Reveal Analyzer
Version: Diamond 3.12.0.240.2
Platform: Windows8 64bit
Filename: D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
First created: 周五 5月 23 10:27:07 2025
[10:27:22] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[10:27:22] Connecting cableserver to run Reveal debugger....
[10:27:29] @Connect
[10:27:29] @SetSharableApplications,2,Reveal,Mico
[10:27:29] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[10:27:29] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-1). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[10:27:29] @Disconnect
[10:27:31] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[10:27:31] Connecting cableserver to run Reveal debugger....
[10:27:31] @Connect
[10:27:31] @SetSharableApplications,2,Reveal,Mico
[10:27:31] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[10:27:31] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-1). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[10:27:31] @Disconnect
[10:27:33] @ReleaseCablePort
[10:27:33] @Disconnect
[10:27:33] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
[10:27:37] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[10:27:37] Connecting cableserver to run Reveal debugger....
[10:27:44] @Connect
[10:27:44] @SetSharableApplications,2,Reveal,Mico
[10:27:44] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[10:27:44] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-1). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[10:27:44] @Disconnect
[10:27:46] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[10:27:46] Connecting cableserver to run Reveal debugger....
[10:27:46] @Connect
[10:27:46] @SetSharableApplications,2,Reveal,Mico
[10:27:46] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[10:27:46] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-1). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[10:27:46] @Disconnect
[10:27:48] @ReleaseCablePort
[10:27:48] @Disconnect
[10:27:48] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
[10:28:04] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[10:28:04] Connecting cableserver to run Reveal debugger....
[10:28:11] @Connect
[10:28:11] @SetSharableApplications,2,Reveal,Mico
[10:28:11] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[10:28:11] @LockCable
[10:28:11] @GetServerStatus
[10:28:11] @Read
[10:28:11] @SetTargetDevice,0
[10:28:11] Connecting core0....
[10:28:11] @ShiftIR,8,0,ER1
[10:28:11] @ShiftDR,21,0,data (select core0)
[10:28:11] @ShiftIR,8,0,ER2
[10:28:11] Configuring core0....
[10:28:11] @JumpState,RUN_TEST_IDLE
[10:28:11] @JumpState,RUN_TEST_IDLE
[10:28:11] @JumpState,RUN_TEST_IDLE
[10:28:11] @ShiftIR,8,0,NOP
[10:28:11] @JumpState,RUN_TEST_IDLE
[10:28:11] @ShiftIR,8,0,ER2
[10:28:11] @Set Odd Parity readback
[10:28:11] @Set Odd Parity
[10:28:11] @Set LA Start/Stop readback
[10:28:11] @Set LA Start/Stop 
[10:28:11] #Reveal IP Version = 1_6_042617
[10:28:11] @Get Pattern
[10:28:11] #pattern readout = a5a5
[10:28:11] pattern readout passed!
[10:28:11] @Get Tracy Signature
[10:28:11] @Get Tracy Signature
[10:28:11] #signature from core0 = 628007760
[10:28:11] signature from core0 passed!
[10:28:11] @Set Opcode Value
[10:28:11] @Set Comp Value
[10:28:11] @Set Mask Value
[10:28:11] @Set Opcode Value
[10:28:11] @Set Comp Value
[10:28:11] @Set Mask Value
[10:28:11] @Set Opcode Value
[10:28:11] @Set Comp Value
[10:28:11] @Set Mask Value
[10:28:11] @Set Then Num
[10:28:11] @Set NEXT THEN
[10:28:11] @Set Cnt Cntg
[10:28:11] @Set Event Count
[10:28:11] @Set Event Count
[10:28:11] @Set Event Count
[10:28:11] @Set Event Count
[10:28:11] @Set Event Count
[10:28:11] @Set Event Count
[10:28:11] @Set Event Count
[10:28:11] @Set Event Count
[10:28:11] @Set Event Count
[10:28:11] @Set Event Count
[10:28:11] @Set Event Count
[10:28:11] @Set Event Count
[10:28:11] @Set Event Count
[10:28:11] @Set Event Count
[10:28:11] @Set Event Count
[10:28:11] @Set Event Count
[10:28:11] @Get BurstWrite CRC
[10:28:11] @Set Truth Tbl Addr Cnter Init
[10:28:11] @Set Truth Table Prog
[10:28:11] Configuring in burst mode....
[10:28:11] @Get BurstWrite CRC
[10:28:11] @Enable TE Trig
[10:28:11] @Enable Trig Output OR All readback
[10:28:11] @Enable Trig Output OR All
[10:28:11] @Enable Multiple Trig
[10:28:11] @Set Pre-Trig Sample
[10:28:11] @Set Post-Trig Sample
[10:28:11] finished configuration of core0
[10:28:11] Starting all active cores....
[10:28:11] @ShiftIR,8,0,ER1
[10:28:11] @ShiftDR,21,0,data (select active cores)
[10:28:11] @ShiftIR,8,0,ER2
[10:28:11] @Set LA Start cores
[10:28:11] @UnlockCable
[10:28:11] Running all active cores....
[10:28:11] @LockCable
[10:28:11] Polling trigger memory of core0....
[10:28:11] @ShiftIR,8,0,ER1
[10:28:11] @ShiftDR,21,0,data (select core0)
[10:28:11] @ShiftIR,8,0,ER2
[10:28:11] @Get Force Trigger bit
[10:28:11] #TM_CTL_0=5
[10:28:11] @Get Trig Detected Cnt
[10:28:11] #numDetectedTriggers = 1
[10:28:11] @Get Mem Block Full Cnt
[10:28:11] #memFullCnt = 1
[10:28:11] Downloading trigger memory of core0....
[10:28:11] @Is LA Armed
[10:28:11] @Set LA Start/Stop readback
[10:28:11] @Set LA Start/Stop 
[10:28:11] @Set LA Start/Stop readback
[10:28:11] @Set LA Start/Stop 
[10:28:11] @Get Trig Detected Cnt
[10:28:11] #numDetectedTriggers = 1
[10:28:11] @Get Mem Block Full Cnt
[10:28:11] #memFullCnt = 1
[10:28:11] @Get Last Addr Written
[10:28:11] #lastAddrWritten = 318
[10:28:11] @Get Multiple Trig Enbl
[10:28:11] #traceWidth=74, userSelectedTriggers=1, numTrigEnable=1
[10:28:11] @Get BurstRead CRC
[10:28:11] @Set Trace Mem Cnter Init
[10:28:11] Uploading in burst mode....
[10:28:11] @ShiftDR,75776,1,data (burst read)
[10:28:11] @GetTDO,data,75776
[10:28:11] @Get BurstRead CRC
[10:28:11] @Get BurstRead CRC
[10:28:11] @Get Pre-Trig Sample Num
[10:28:11] @Get Post-Trig Sample Num
[10:28:11] @Get Pre-Trig Samples Captured
[10:28:11] @Get Trig Ptr
[10:28:11] #trigPtr = 192
[10:28:11] #dataSize=10, numRead=1024, trace_out=1024
[10:28:11] #trig0={blockPosition:0,triggerPosition:892}
[10:28:11] finished download trigger memory of core0
[10:28:11] @UnlockCable
[10:28:11] @ReleaseCablePort
[10:28:11] @Disconnect
[10:28:11] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
[10:40:02] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[10:40:02] Connecting cableserver to run Reveal debugger....
[10:40:09] @Connect
[10:40:09] @SetSharableApplications,2,Reveal,Mico
[10:40:19] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[10:40:19] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-5). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[10:40:19] @Disconnect
[10:40:21] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[10:40:21] Connecting cableserver to run Reveal debugger....
[10:40:21] @Connect
[10:40:21] @SetSharableApplications,2,Reveal,Mico
[10:40:21] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[10:40:21] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-1). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[10:40:21] @Disconnect
[10:40:23] @ReleaseCablePort
[10:40:23] @Disconnect
[10:40:23] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
[10:40:39] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[10:40:39] Connecting cableserver to run Reveal debugger....
[10:40:46] @Connect
[10:40:46] @SetSharableApplications,2,Reveal,Mico
[10:40:46] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[10:40:46] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-5). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[10:40:46] @Disconnect
[10:40:48] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[10:40:48] Connecting cableserver to run Reveal debugger....
[10:40:48] @Connect
[10:40:48] @SetSharableApplications,2,Reveal,Mico
[10:40:48] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[10:40:48] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-1). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[10:40:48] @Disconnect
[10:40:50] @ReleaseCablePort
[10:40:50] @Disconnect
[10:40:50] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
[10:41:13] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[10:41:13] Connecting cableserver to run Reveal debugger....
[10:41:20] @Connect
[10:41:20] @SetSharableApplications,2,Reveal,Mico
[10:41:20] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[10:41:20] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-1). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[10:41:20] @Disconnect
[10:41:22] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[10:41:22] Connecting cableserver to run Reveal debugger....
[10:41:22] @Connect
[10:41:22] @SetSharableApplications,2,Reveal,Mico
[10:41:22] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[10:41:22] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-1). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[10:41:22] @Disconnect
[10:41:25] @ReleaseCablePort
[10:41:25] @Disconnect
[10:41:25] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
[10:41:53] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[10:41:53] Connecting cableserver to run Reveal debugger....
[10:42:00] @Connect
[10:42:00] @SetSharableApplications,2,Reveal,Mico
[10:42:00] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[10:42:00] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-1). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[10:42:00] @Disconnect
[10:42:02] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[10:42:02] Connecting cableserver to run Reveal debugger....
[10:42:02] @Connect
[10:42:02] @SetSharableApplications,2,Reveal,Mico
[10:42:02] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[10:42:02] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-1). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[10:42:02] @Disconnect
[10:42:04] @ReleaseCablePort
[10:42:04] @Disconnect
[10:42:04] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
[10:42:23] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[10:42:23] Connecting cableserver to run Reveal debugger....
[10:42:30] @Connect
[10:42:30] @SetSharableApplications,2,Reveal,Mico
[10:42:30] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[10:42:30] @LockCable
[10:42:30] @GetServerStatus
[10:42:30] @Read
[10:42:30] @SetTargetDevice,0
[10:42:30] Connecting core0....
[10:42:30] @ShiftIR,8,0,ER1
[10:42:30] @ShiftDR,21,0,data (select core0)
[10:42:30] @ShiftIR,8,0,ER2
[10:42:30] Configuring core0....
[10:42:30] @JumpState,RUN_TEST_IDLE
[10:42:30] @JumpState,RUN_TEST_IDLE
[10:42:30] @JumpState,RUN_TEST_IDLE
[10:42:30] @ShiftIR,8,0,NOP
[10:42:30] @JumpState,RUN_TEST_IDLE
[10:42:30] @ShiftIR,8,0,ER2
[10:42:30] @Set Odd Parity readback
[10:42:30] @Set Odd Parity
[10:42:30] @Set LA Start/Stop readback
[10:42:30] @Set LA Start/Stop 
[10:42:30] #Reveal IP Version = 1_6_042617
[10:42:30] @Get Pattern
[10:42:30] #pattern readout = a5a5
[10:42:30] pattern readout passed!
[10:42:30] @Get Tracy Signature
[10:42:30] @Get Tracy Signature
[10:42:30] #signature from core0 = 628007760
[10:42:30] signature from core0 passed!
[10:42:30] @Set Opcode Value
[10:42:30] @Set Comp Value
[10:42:30] @Set Mask Value
[10:42:30] @Set Opcode Value
[10:42:30] @Set Comp Value
[10:42:30] @Set Mask Value
[10:42:30] @Set Opcode Value
[10:42:30] @Set Comp Value
[10:42:30] @Set Mask Value
[10:42:30] @Set Then Num
[10:42:30] @Set NEXT THEN
[10:42:30] @Set Cnt Cntg
[10:42:30] @Set Event Count
[10:42:30] @Set Event Count
[10:42:30] @Set Event Count
[10:42:30] @Set Event Count
[10:42:30] @Set Event Count
[10:42:30] @Set Event Count
[10:42:30] @Set Event Count
[10:42:30] @Set Event Count
[10:42:30] @Set Event Count
[10:42:30] @Set Event Count
[10:42:30] @Set Event Count
[10:42:30] @Set Event Count
[10:42:30] @Set Event Count
[10:42:30] @Set Event Count
[10:42:30] @Set Event Count
[10:42:30] @Set Event Count
[10:42:30] @Get BurstWrite CRC
[10:42:30] @Set Truth Tbl Addr Cnter Init
[10:42:30] @Set Truth Table Prog
[10:42:30] Configuring in burst mode....
[10:42:30] @Get BurstWrite CRC
[10:42:30] @Enable TE Trig
[10:42:30] @Enable Trig Output OR All readback
[10:42:30] @Enable Trig Output OR All
[10:42:30] @Enable Multiple Trig
[10:42:30] @Set Pre-Trig Sample
[10:42:30] @Set Post-Trig Sample
[10:42:30] finished configuration of core0
[10:42:30] Starting all active cores....
[10:42:30] @ShiftIR,8,0,ER1
[10:42:30] @ShiftDR,21,0,data (select active cores)
[10:42:30] @ShiftIR,8,0,ER2
[10:42:30] @Set LA Start cores
[10:42:30] @UnlockCable
[10:42:30] Running all active cores....
[10:42:30] @LockCable
[10:42:30] Polling trigger memory of core0....
[10:42:30] @ShiftIR,8,0,ER1
[10:42:30] @ShiftDR,21,0,data (select core0)
[10:42:30] @ShiftIR,8,0,ER2
[10:42:30] @Get Force Trigger bit
[10:42:30] #TM_CTL_0=3
[10:42:30] @Get Trig Detected Cnt
[10:42:30] #numDetectedTriggers = 0
[10:42:30] @Get Mem Block Full Cnt
[10:42:30] #memFullCnt = 0
[10:42:30] detected 0 triggers of core0
[10:42:30] captured 0 memory blocks of core0
[10:42:30] @UnlockCable
[10:42:31] Running all active cores....
[10:42:31] @LockCable
[10:42:31] Polling trigger memory of core0....
[10:42:31] @ShiftIR,8,0,ER1
[10:42:31] @ShiftDR,21,0,data (select core0)
[10:42:31] @ShiftIR,8,0,ER2
[10:42:31] @Get Force Trigger bit
[10:42:31] #TM_CTL_0=5
[10:42:31] @Get Trig Detected Cnt
[10:42:31] #numDetectedTriggers = 1
[10:42:31] @Get Mem Block Full Cnt
[10:42:31] #memFullCnt = 1
[10:42:31] Downloading trigger memory of core0....
[10:42:31] @Is LA Armed
[10:42:31] @Set LA Start/Stop readback
[10:42:31] @Set LA Start/Stop 
[10:42:31] @Set LA Start/Stop readback
[10:42:31] @Set LA Start/Stop 
[10:42:31] @Get Trig Detected Cnt
[10:42:31] #numDetectedTriggers = 1
[10:42:31] @Get Mem Block Full Cnt
[10:42:31] #memFullCnt = 1
[10:42:31] @Get Last Addr Written
[10:42:31] #lastAddrWritten = 727
[10:42:31] @Get Multiple Trig Enbl
[10:42:31] #traceWidth=74, userSelectedTriggers=1, numTrigEnable=1
[10:42:31] @Get BurstRead CRC
[10:42:31] @Set Trace Mem Cnter Init
[10:42:31] Uploading in burst mode....
[10:42:31] @ShiftDR,75776,1,data (burst read)
[10:42:31] @GetTDO,data,75776
[10:42:31] @Get BurstRead CRC
[10:42:31] @Get BurstRead CRC
[10:42:31] @Get Pre-Trig Sample Num
[10:42:31] @Get Post-Trig Sample Num
[10:42:31] @Get Pre-Trig Samples Captured
[10:42:31] @Get Trig Ptr
[10:42:31] #trigPtr = 601
[10:42:31] #dataSize=10, numRead=1024, trace_out=1024
[10:42:31] #trig0={blockPosition:0,triggerPosition:892}
[10:42:31] finished download trigger memory of core0
[10:42:31] @UnlockCable
[10:42:31] @ReleaseCablePort
[10:42:31] @Disconnect
[10:42:31] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
[10:50:26] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[10:50:26] Connecting cableserver to run Reveal debugger....
[10:50:33] @Connect
[10:50:33] @SetSharableApplications,2,Reveal,Mico
[10:50:43] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[10:50:43] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-5). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[10:50:43] @Disconnect
[10:50:45] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[10:50:45] Connecting cableserver to run Reveal debugger....
[10:50:45] @Connect
[10:50:45] @SetSharableApplications,2,Reveal,Mico
[10:50:45] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[10:50:45] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-1). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[10:50:45] @Disconnect
[10:50:47] @ReleaseCablePort
[10:50:47] @Disconnect
[10:50:47] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
[10:50:52] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[10:50:52] Connecting cableserver to run Reveal debugger....
[10:50:59] @Connect
[10:50:59] @SetSharableApplications,2,Reveal,Mico
[10:51:00] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[10:51:00] @LockCable
[10:51:00] @GetServerStatus
[10:51:00] @Read
[10:51:00] @SetTargetDevice,0
[10:51:00] Connecting core0....
[10:51:00] @ShiftIR,8,0,ER1
[10:51:00] @ShiftDR,21,0,data (select core0)
[10:51:00] @ShiftIR,8,0,ER2
[10:51:00] Configuring core0....
[10:51:00] @JumpState,RUN_TEST_IDLE
[10:51:00] @JumpState,RUN_TEST_IDLE
[10:51:00] @JumpState,RUN_TEST_IDLE
[10:51:00] @ShiftIR,8,0,NOP
[10:51:00] @JumpState,RUN_TEST_IDLE
[10:51:00] @ShiftIR,8,0,ER2
[10:51:00] @Set Odd Parity readback
[10:51:00] @Set Odd Parity
[10:51:00] @Set LA Start/Stop readback
[10:51:00] @Set LA Start/Stop 
[10:51:00] #Reveal IP Version = 1_6_042617
[10:51:00] @Get Pattern
[10:51:00] #pattern readout = a5a5
[10:51:00] pattern readout passed!
[10:51:00] @Get Tracy Signature
[10:51:00] @Get Tracy Signature
[10:51:00] #signature from core0 = 628007760
[10:51:00] signature from core0 passed!
[10:51:00] @Set Opcode Value
[10:51:00] @Set Comp Value
[10:51:00] @Set Mask Value
[10:51:00] @Set Opcode Value
[10:51:00] @Set Comp Value
[10:51:00] @Set Mask Value
[10:51:00] @Set Opcode Value
[10:51:00] @Set Comp Value
[10:51:00] @Set Mask Value
[10:51:00] @Set Then Num
[10:51:00] @Set NEXT THEN
[10:51:00] @Set Cnt Cntg
[10:51:00] @Set Event Count
[10:51:00] @Set Event Count
[10:51:00] @Set Event Count
[10:51:00] @Set Event Count
[10:51:00] @Set Event Count
[10:51:00] @Set Event Count
[10:51:00] @Set Event Count
[10:51:00] @Set Event Count
[10:51:00] @Set Event Count
[10:51:00] @Set Event Count
[10:51:00] @Set Event Count
[10:51:00] @Set Event Count
[10:51:00] @Set Event Count
[10:51:00] @Set Event Count
[10:51:00] @Set Event Count
[10:51:00] @Set Event Count
[10:51:00] @Get BurstWrite CRC
[10:51:00] @Set Truth Tbl Addr Cnter Init
[10:51:00] @Set Truth Table Prog
[10:51:00] Configuring in burst mode....
[10:51:00] @Get BurstWrite CRC
[10:51:00] @Enable TE Trig
[10:51:00] @Enable Trig Output OR All readback
[10:51:00] @Enable Trig Output OR All
[10:51:00] @Enable Multiple Trig
[10:51:00] @Set Pre-Trig Sample
[10:51:00] @Set Post-Trig Sample
[10:51:00] finished configuration of core0
[10:51:00] Starting all active cores....
[10:51:00] @ShiftIR,8,0,ER1
[10:51:00] @ShiftDR,21,0,data (select active cores)
[10:51:00] @ShiftIR,8,0,ER2
[10:51:00] @Set LA Start cores
[10:51:00] @UnlockCable
[10:51:00] Running all active cores....
[10:51:00] @LockCable
[10:51:00] Polling trigger memory of core0....
[10:51:00] @ShiftIR,8,0,ER1
[10:51:00] @ShiftDR,21,0,data (select core0)
[10:51:00] @ShiftIR,8,0,ER2
[10:51:00] @Get Force Trigger bit
[10:51:00] #TM_CTL_0=3
[10:51:00] @Get Trig Detected Cnt
[10:51:00] #numDetectedTriggers = 0
[10:51:00] @Get Mem Block Full Cnt
[10:51:00] #memFullCnt = 0
[10:51:00] detected 0 triggers of core0
[10:51:00] captured 0 memory blocks of core0
[10:51:00] @UnlockCable
[10:51:01] Running all active cores....
[10:51:01] @LockCable
[10:51:01] Polling trigger memory of core0....
[10:51:01] @ShiftIR,8,0,ER1
[10:51:01] @ShiftDR,21,0,data (select core0)
[10:51:01] @ShiftIR,8,0,ER2
[10:51:01] @Get Force Trigger bit
[10:51:01] #TM_CTL_0=5
[10:51:01] @Get Trig Detected Cnt
[10:51:01] #numDetectedTriggers = 1
[10:51:01] @Get Mem Block Full Cnt
[10:51:01] #memFullCnt = 1
[10:51:01] Downloading trigger memory of core0....
[10:51:01] @Is LA Armed
[10:51:01] @Set LA Start/Stop readback
[10:51:01] @Set LA Start/Stop 
[10:51:01] @Set LA Start/Stop readback
[10:51:01] @Set LA Start/Stop 
[10:51:01] @Get Trig Detected Cnt
[10:51:01] #numDetectedTriggers = 1
[10:51:01] @Get Mem Block Full Cnt
[10:51:01] #memFullCnt = 1
[10:51:01] @Get Last Addr Written
[10:51:01] #lastAddrWritten = 552
[10:51:01] @Get Multiple Trig Enbl
[10:51:01] #traceWidth=74, userSelectedTriggers=1, numTrigEnable=1
[10:51:01] @Get BurstRead CRC
[10:51:01] @Set Trace Mem Cnter Init
[10:51:01] Uploading in burst mode....
[10:51:01] @ShiftDR,75776,1,data (burst read)
[10:51:01] @GetTDO,data,75776
[10:51:01] @Get BurstRead CRC
[10:51:01] @Get BurstRead CRC
[10:51:01] @Get Pre-Trig Sample Num
[10:51:01] @Get Post-Trig Sample Num
[10:51:01] @Get Pre-Trig Samples Captured
[10:51:01] @Get Trig Ptr
[10:51:01] #trigPtr = 426
[10:51:01] #dataSize=10, numRead=1024, trace_out=1024
[10:51:01] #trig0={blockPosition:0,triggerPosition:892}
[10:51:01] finished download trigger memory of core0
[10:51:01] @UnlockCable
[10:51:01] @ReleaseCablePort
[10:51:01] @Disconnect
[10:51:01] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
Last closed: 周五 5月 23 11:21:02 2025
