{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805541 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1663489805541 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805597 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1663489805597 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "WEAK_PULL_UP_RESISTOR ON " "New assignment WEAK_PULL_UP_RESISTOR with value ON has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Design Software" 0 -1 1663489805654 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1663489805654 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Analysis & Synthesis " "Smart recompilation skipped module Analysis & Synthesis because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1663489805687 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663489806567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663489806568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 18 04:30:06 2022 " "Processing started: Sun Sep 18 04:30:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663489806568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1663489806568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off M6502_VGA -c M6502_VGA " "Command: quartus_fit --read_settings_files=on --write_settings_files=off M6502_VGA -c M6502_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1663489806569 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1663489806720 ""}
{ "Info" "0" "" "Project  = M6502_VGA" {  } {  } 0 0 "Project  = M6502_VGA" 0 0 "Fitter" 0 0 1663489806721 ""}
{ "Info" "0" "" "Revision = M6502_VGA" {  } {  } 0 0 "Revision = M6502_VGA" 0 0 "Fitter" 0 0 1663489806721 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1663489807090 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "M6502_VGA 10CL006YU256C8G " "Selected device 10CL006YU256C8G for design \"M6502_VGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1663489807119 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1663489807186 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1663489807186 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1663489807327 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1663489807334 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256C8G " "Device 10CL010YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1663489807400 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256C8G " "Device 10CL016YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1663489807400 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256C8G " "Device 10CL025YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1663489807400 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1663489807400 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_ASDO_DATA1~" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1663489807411 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_FLASH_nCE_nCSO~" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1663489807411 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_DCLK~" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1663489807411 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_DATA0~" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1663489807411 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1663489807411 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1663489807419 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1663489807507 ""}
{ "Error" "EFIOMGR_PIN_HAS_NO_BUS_HOLD_OR_WEAK_PULLUP" "IO_PIN\[35\] M16 weak pullup " "Can't place I/O pin IO_PIN\[35\] at pin location M16 -- I/O pin uses weak pullup, which is not supported by this pin location" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[35] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[35\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169057 "Can't place I/O pin %1!s! at pin location %2!s! -- I/O pin uses %3!s!, which is not supported by this pin location" 0 0 "Fitter" 0 -1 1663489808383 ""}
{ "Error" "EFIOMGR_PIN_HAS_NO_BUS_HOLD_OR_WEAK_PULLUP" "IO_PIN\[36\] M15 weak pullup " "Can't place I/O pin IO_PIN\[36\] at pin location M15 -- I/O pin uses weak pullup, which is not supported by this pin location" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[36] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[36\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169057 "Can't place I/O pin %1!s! at pin location %2!s! -- I/O pin uses %3!s!, which is not supported by this pin location" 0 0 "Fitter" 0 -1 1663489808383 ""}
{ "Error" "EFIOMGR_PIN_HAS_NO_BUS_HOLD_OR_WEAK_PULLUP" "IO_PIN\[57\] E16 weak pullup " "Can't place I/O pin IO_PIN\[57\] at pin location E16 -- I/O pin uses weak pullup, which is not supported by this pin location" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[57] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[57\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169057 "Can't place I/O pin %1!s! at pin location %2!s! -- I/O pin uses %3!s!, which is not supported by this pin location" 0 0 "Fitter" 0 -1 1663489808383 ""}
{ "Error" "EFIOMGR_PIN_HAS_NO_BUS_HOLD_OR_WEAK_PULLUP" "IO_PIN\[58\] E15 weak pullup " "Can't place I/O pin IO_PIN\[58\] at pin location E15 -- I/O pin uses weak pullup, which is not supported by this pin location" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[58] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[58\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169057 "Can't place I/O pin %1!s! at pin location %2!s! -- I/O pin uses %3!s!, which is not supported by this pin location" 0 0 "Fitter" 0 -1 1663489808383 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1663489808385 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1663489810216 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1663489810248 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "83 Cyclone 10 LP " "83 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_n_CardDet 3.3-V LVTTL C16 " "Pin i_n_CardDet uses I/O standard 3.3-V LVTTL at C16" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { i_n_CardDet } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_n_CardDet" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[7\] 3.3-V LVTTL R9 " "Pin IO_PIN\[7\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[7\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[8\] 3.3-V LVTTL T9 " "Pin IO_PIN\[8\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[8\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[9\] 3.3-V LVTTL R10 " "Pin IO_PIN\[9\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[9\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[10\] 3.3-V LVTTL T10 " "Pin IO_PIN\[10\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[10\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[11\] 3.3-V LVTTL R11 " "Pin IO_PIN\[11\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[11\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[12\] 3.3-V LVTTL T11 " "Pin IO_PIN\[12\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[12\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[13\] 3.3-V LVTTL R12 " "Pin IO_PIN\[13\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[13\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[14\] 3.3-V LVTTL T12 " "Pin IO_PIN\[14\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[14] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[14\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[15\] 3.3-V LVTTL N9 " "Pin IO_PIN\[15\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[15] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[15\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[16\] 3.3-V LVTTL M9 " "Pin IO_PIN\[16\] uses I/O standard 3.3-V LVTTL at M9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[16] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[16\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[17\] 3.3-V LVTTL M10 " "Pin IO_PIN\[17\] uses I/O standard 3.3-V LVTTL at M10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[17] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[17\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[18\] 3.3-V LVTTL P9 " "Pin IO_PIN\[18\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[18] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[18\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[19\] 3.3-V LVTTL P11 " "Pin IO_PIN\[19\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[19] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[19\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[20\] 3.3-V LVTTL N11 " "Pin IO_PIN\[20\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[20] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[20\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[21\] 3.3-V LVTTL R13 " "Pin IO_PIN\[21\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[21] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[21\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[22\] 3.3-V LVTTL T13 " "Pin IO_PIN\[22\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[22] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[22\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[23\] 3.3-V LVTTL T15 " "Pin IO_PIN\[23\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[23] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[23\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[24\] 3.3-V LVTTL T14 " "Pin IO_PIN\[24\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[24] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[24\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[25\] 3.3-V LVTTL N12 " "Pin IO_PIN\[25\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[25] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[25\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[26\] 3.3-V LVTTL M11 " "Pin IO_PIN\[26\] uses I/O standard 3.3-V LVTTL at M11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[26] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[26\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[27\] 3.3-V LVTTL R14 " "Pin IO_PIN\[27\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[27] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[27\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[28\] 3.3-V LVTTL N13 " "Pin IO_PIN\[28\] uses I/O standard 3.3-V LVTTL at N13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[28] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[28\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[29\] 3.3-V LVTTL N14 " "Pin IO_PIN\[29\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[29] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[29\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[30\] 3.3-V LVTTL P14 " "Pin IO_PIN\[30\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[30] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[30\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[31\] 3.3-V LVTTL P16 " "Pin IO_PIN\[31\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[31] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[31\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[32\] 3.3-V LVTTL R16 " "Pin IO_PIN\[32\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[32] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[32\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[33\] 3.3-V LVTTL N16 " "Pin IO_PIN\[33\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[33] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[33\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[34\] 3.3-V LVTTL N15 " "Pin IO_PIN\[34\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[34] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[34\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[37\] 3.3-V LVTTL L16 " "Pin IO_PIN\[37\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[37] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[37\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[38\] 3.3-V LVTTL L15 " "Pin IO_PIN\[38\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[38] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[38\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[39\] 3.3-V LVTTL P15 " "Pin IO_PIN\[39\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[39] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[39\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[40\] 3.3-V LVTTL M12 " "Pin IO_PIN\[40\] uses I/O standard 3.3-V LVTTL at M12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[40] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[40\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[41\] 3.3-V LVTTL L14 " "Pin IO_PIN\[41\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[41] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[41\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[42\] 3.3-V LVTTL L13 " "Pin IO_PIN\[42\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[42] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[42\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[43\] 3.3-V LVTTL K16 " "Pin IO_PIN\[43\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[43] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[43\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[44\] 3.3-V LVTTL K15 " "Pin IO_PIN\[44\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[44] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[44\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[45\] 3.3-V LVTTL K12 " "Pin IO_PIN\[45\] uses I/O standard 3.3-V LVTTL at K12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[45] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[45\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[46\] 3.3-V LVTTL J12 " "Pin IO_PIN\[46\] uses I/O standard 3.3-V LVTTL at J12" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[46] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[46\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[47\] 3.3-V LVTTL J14 " "Pin IO_PIN\[47\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[47] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[47\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[48\] 3.3-V LVTTL J13 " "Pin IO_PIN\[48\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[48] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[48\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[49\] 3.3-V LVTTL K11 " "Pin IO_PIN\[49\] uses I/O standard 3.3-V LVTTL at K11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[49] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[49\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[50\] 3.3-V LVTTL J11 " "Pin IO_PIN\[50\] uses I/O standard 3.3-V LVTTL at J11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[50] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[50\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[51\] 3.3-V LVTTL G11 " "Pin IO_PIN\[51\] uses I/O standard 3.3-V LVTTL at G11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[51] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[51\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[52\] 3.3-V LVTTL F11 " "Pin IO_PIN\[52\] uses I/O standard 3.3-V LVTTL at F11" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[52] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[52\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[53\] 3.3-V LVTTL F13 " "Pin IO_PIN\[53\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[53] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[53\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[54\] 3.3-V LVTTL F14 " "Pin IO_PIN\[54\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[54] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[54\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[55\] 3.3-V LVTTL F10 " "Pin IO_PIN\[55\] uses I/O standard 3.3-V LVTTL at F10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[55] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[55\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[56\] 3.3-V LVTTL F9 " "Pin IO_PIN\[56\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[56] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[56\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[59\] 3.3-V LVTTL D16 " "Pin IO_PIN\[59\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[59] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[59\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_PIN\[60\] 3.3-V LVTTL D15 " "Pin IO_PIN\[60\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { IO_PIN[60] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_PIN\[60\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[0\] 3.3-V LVTTL K5 " "Pin sdRamData\[0\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sdRamData[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[0\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[1\] 3.3-V LVTTL L3 " "Pin sdRamData\[1\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sdRamData[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[1\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[2\] 3.3-V LVTTL L4 " "Pin sdRamData\[2\] uses I/O standard 3.3-V LVTTL at L4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sdRamData[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[2\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[3\] 3.3-V LVTTL K6 " "Pin sdRamData\[3\] uses I/O standard 3.3-V LVTTL at K6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sdRamData[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[3\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[4\] 3.3-V LVTTL N3 " "Pin sdRamData\[4\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sdRamData[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[4\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[5\] 3.3-V LVTTL M6 " "Pin sdRamData\[5\] uses I/O standard 3.3-V LVTTL at M6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sdRamData[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[5\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[6\] 3.3-V LVTTL P3 " "Pin sdRamData\[6\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sdRamData[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[6\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[7\] 3.3-V LVTTL N5 " "Pin sdRamData\[7\] uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sdRamData[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[7\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[8\] 3.3-V LVTTL N2 " "Pin sdRamData\[8\] uses I/O standard 3.3-V LVTTL at N2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sdRamData[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[8\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[9\] 3.3-V LVTTL N1 " "Pin sdRamData\[9\] uses I/O standard 3.3-V LVTTL at N1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sdRamData[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[9\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[10\] 3.3-V LVTTL L1 " "Pin sdRamData\[10\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sdRamData[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[10\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[11\] 3.3-V LVTTL L2 " "Pin sdRamData\[11\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sdRamData[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[11\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[12\] 3.3-V LVTTL K1 " "Pin sdRamData\[12\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sdRamData[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[12\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[13\] 3.3-V LVTTL K2 " "Pin sdRamData\[13\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sdRamData[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[13\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[14\] 3.3-V LVTTL J1 " "Pin sdRamData\[14\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sdRamData[14] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[14\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdRamData\[15\] 3.3-V LVTTL J2 " "Pin sdRamData\[15\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sdRamData[15] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdRamData\[15\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sramData\[0\] 3.3-V LVTTL C6 " "Pin io_sramData\[0\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { io_sramData[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_sramData\[0\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sramData\[1\] 3.3-V LVTTL B5 " "Pin io_sramData\[1\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { io_sramData[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_sramData\[1\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sramData\[2\] 3.3-V LVTTL B6 " "Pin io_sramData\[2\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { io_sramData[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_sramData\[2\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sramData\[3\] 3.3-V LVTTL B7 " "Pin io_sramData\[3\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { io_sramData[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_sramData\[3\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sramData\[4\] 3.3-V LVTTL A6 " "Pin io_sramData\[4\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { io_sramData[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_sramData\[4\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sramData\[5\] 3.3-V LVTTL A5 " "Pin io_sramData\[5\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { io_sramData[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_sramData\[5\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sramData\[6\] 3.3-V LVTTL D6 " "Pin io_sramData\[6\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { io_sramData[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_sramData\[6\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_sramData\[7\] 3.3-V LVTTL E6 " "Pin io_sramData\[7\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { io_sramData[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_sramData\[7\]" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "o_n_sRamCS 3.3-V LVTTL D4 " "Pin o_n_sRamCS uses I/O standard 3.3-V LVTTL at D4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { o_n_sRamCS } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_n_sRamCS" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_ps2Clk 3.3-V LVTTL C2 " "Pin io_ps2Clk uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { io_ps2Clk } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_ps2Clk" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io_ps2Data 3.3-V LVTTL D1 " "Pin io_ps2Data uses I/O standard 3.3-V LVTTL at D1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { io_ps2Data } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io_ps2Data" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_clk_50 3.3-V LVTTL E1 " "Pin i_clk_50 uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { i_clk_50 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_clk_50" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_n_cts 3.3-V LVTTL A15 " "Pin i_n_cts uses I/O standard 3.3-V LVTTL at A15" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { i_n_cts } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_n_cts" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdMISO 3.3-V LVTTL C14 " "Pin sdMISO uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { sdMISO } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdMISO" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_rxd 3.3-V LVTTL D14 " "Pin i_rxd uses I/O standard 3.3-V LVTTL at D14" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { i_rxd } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_rxd" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_n_reset 3.3-V LVTTL J6 " "Pin i_n_reset uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { i_n_reset } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_n_reset" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1663489810256 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1663489810256 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "o_n_sRamCS a permanently enabled " "Pin o_n_sRamCS has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { o_n_sRamCS } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_n_sRamCS" } } } } { "M6502_VGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/M6502_VGA.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_FPGA-ITX-01/M6502_VGA_Int65C816_Cyclone10/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1663489810261 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1663489810261 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 5 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 5 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4944 " "Peak virtual memory: 4944 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663489810622 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 18 04:30:10 2022 " "Processing ended: Sun Sep 18 04:30:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663489810622 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663489810622 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663489810622 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1663489810622 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Fitter" 0 -1 1663489811422 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1663489811422 ""}
