<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p41" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_41{left:796px;bottom:68px;letter-spacing:0.1px;}
#t2_41{left:839px;bottom:68px;letter-spacing:-0.08px;}
#t3_41{left:786px;bottom:1141px;letter-spacing:-0.16px;}
#t4_41{left:824px;bottom:1112px;letter-spacing:0.13px;}
#t5_41{left:70px;bottom:1088px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6_41{left:162px;bottom:1088px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t7_41{left:582px;bottom:1088px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t8_41{left:805px;bottom:1088px;letter-spacing:-0.17px;}
#t9_41{left:70px;bottom:1072px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ta_41{left:162px;bottom:1072px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tb_41{left:372px;bottom:1072px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#tc_41{left:805px;bottom:1072px;letter-spacing:-0.17px;}
#td_41{left:70px;bottom:1057px;letter-spacing:-0.13px;word-spacing:0.01px;}
#te_41{left:162px;bottom:1057px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tf_41{left:444px;bottom:1057px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#tg_41{left:805px;bottom:1057px;letter-spacing:-0.17px;}
#th_41{left:70px;bottom:1042px;letter-spacing:-0.13px;word-spacing:0.02px;}
#ti_41{left:162px;bottom:1042px;letter-spacing:-0.12px;}
#tj_41{left:558px;bottom:1042px;letter-spacing:-0.06px;}
#tk_41{left:805px;bottom:1042px;letter-spacing:-0.17px;}
#tl_41{left:70px;bottom:1027px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tm_41{left:162px;bottom:1027px;letter-spacing:-0.12px;}
#tn_41{left:564px;bottom:1027px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#to_41{left:805px;bottom:1027px;letter-spacing:-0.17px;}
#tp_41{left:70px;bottom:1011px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tq_41{left:162px;bottom:1011px;letter-spacing:-0.14px;}
#tr_41{left:504px;bottom:1011px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#ts_41{left:805px;bottom:1011px;letter-spacing:-0.17px;}
#tt_41{left:70px;bottom:996px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tu_41{left:162px;bottom:996px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tv_41{left:498px;bottom:996px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#tw_41{left:805px;bottom:996px;letter-spacing:-0.17px;}
#tx_41{left:70px;bottom:981px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ty_41{left:162px;bottom:981px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tz_41{left:546px;bottom:981px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t10_41{left:805px;bottom:981px;letter-spacing:-0.17px;}
#t11_41{left:70px;bottom:965px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t12_41{left:162px;bottom:965px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t13_41{left:564px;bottom:965px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t14_41{left:805px;bottom:965px;letter-spacing:-0.17px;}
#t15_41{left:70px;bottom:950px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t16_41{left:162px;bottom:950px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t17_41{left:348px;bottom:950px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t18_41{left:805px;bottom:950px;letter-spacing:-0.17px;}
#t19_41{left:70px;bottom:935px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1a_41{left:162px;bottom:935px;letter-spacing:-0.12px;}
#t1b_41{left:636px;bottom:935px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1c_41{left:805px;bottom:935px;letter-spacing:-0.17px;}
#t1d_41{left:70px;bottom:920px;letter-spacing:-0.12px;}
#t1e_41{left:162px;bottom:920px;letter-spacing:-0.12px;}
#t1f_41{left:738px;bottom:920px;letter-spacing:-0.07px;word-spacing:0.01px;}
#t1g_41{left:805px;bottom:920px;letter-spacing:-0.15px;}
#t1h_41{left:70px;bottom:904px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1i_41{left:162px;bottom:904px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1j_41{left:438px;bottom:904px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1k_41{left:805px;bottom:904px;letter-spacing:-0.17px;}
#t1l_41{left:70px;bottom:889px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1m_41{left:162px;bottom:889px;letter-spacing:-0.12px;}
#t1n_41{left:552px;bottom:889px;letter-spacing:-0.05px;}
#t1o_41{left:805px;bottom:889px;letter-spacing:-0.17px;}
#t1p_41{left:70px;bottom:874px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1q_41{left:162px;bottom:874px;letter-spacing:-0.13px;}
#t1r_41{left:570px;bottom:874px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1s_41{left:805px;bottom:874px;letter-spacing:-0.17px;}
#t1t_41{left:70px;bottom:859px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1u_41{left:162px;bottom:859px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1v_41{left:390px;bottom:859px;letter-spacing:-0.05px;}
#t1w_41{left:805px;bottom:859px;letter-spacing:-0.17px;}
#t1x_41{left:70px;bottom:843px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1y_41{left:162px;bottom:843px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1z_41{left:408px;bottom:843px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t20_41{left:797px;bottom:843px;letter-spacing:-0.16px;}
#t21_41{left:70px;bottom:828px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t22_41{left:162px;bottom:828px;letter-spacing:-0.14px;}
#t23_41{left:426px;bottom:828px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t24_41{left:797px;bottom:828px;letter-spacing:-0.16px;}
#t25_41{left:70px;bottom:813px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t26_41{left:162px;bottom:813px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t27_41{left:438px;bottom:813px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t28_41{left:797px;bottom:813px;letter-spacing:-0.16px;}
#t29_41{left:70px;bottom:797px;letter-spacing:-0.12px;}
#t2a_41{left:162px;bottom:797px;letter-spacing:-0.11px;}
#t2b_41{left:162px;bottom:782px;letter-spacing:-0.13px;}
#t2c_41{left:210px;bottom:782px;letter-spacing:-0.06px;}
#t2d_41{left:797px;bottom:782px;letter-spacing:-0.16px;}
#t2e_41{left:70px;bottom:767px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2f_41{left:162px;bottom:767px;letter-spacing:-0.12px;}
#t2g_41{left:528px;bottom:767px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2h_41{left:797px;bottom:767px;letter-spacing:-0.16px;}
#t2i_41{left:70px;bottom:752px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2j_41{left:162px;bottom:752px;letter-spacing:-0.12px;}
#t2k_41{left:432px;bottom:752px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2l_41{left:797px;bottom:752px;letter-spacing:-0.16px;}
#t2m_41{left:70px;bottom:736px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2n_41{left:162px;bottom:736px;letter-spacing:-0.11px;}
#t2o_41{left:306px;bottom:736px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2p_41{left:797px;bottom:736px;letter-spacing:-0.16px;}
#t2q_41{left:70px;bottom:721px;letter-spacing:-0.12px;}
#t2r_41{left:162px;bottom:721px;letter-spacing:-0.11px;}
#t2s_41{left:162px;bottom:706px;letter-spacing:-0.12px;}
#t2t_41{left:486px;bottom:706px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2u_41{left:797px;bottom:706px;letter-spacing:-0.16px;}
#t2v_41{left:70px;bottom:690px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2w_41{left:162px;bottom:690px;letter-spacing:-0.12px;}
#t2x_41{left:432px;bottom:690px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2y_41{left:797px;bottom:690px;letter-spacing:-0.16px;}
#t2z_41{left:70px;bottom:675px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t30_41{left:162px;bottom:675px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t31_41{left:558px;bottom:675px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t32_41{left:797px;bottom:675px;letter-spacing:-0.16px;}
#t33_41{left:70px;bottom:660px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t34_41{left:162px;bottom:660px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t35_41{left:468px;bottom:660px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t36_41{left:797px;bottom:660px;letter-spacing:-0.16px;}
#t37_41{left:70px;bottom:645px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t38_41{left:162px;bottom:645px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t39_41{left:468px;bottom:645px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3a_41{left:797px;bottom:645px;letter-spacing:-0.16px;}
#t3b_41{left:70px;bottom:629px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3c_41{left:162px;bottom:629px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t3d_41{left:474px;bottom:629px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3e_41{left:797px;bottom:629px;letter-spacing:-0.16px;}
#t3f_41{left:70px;bottom:614px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3g_41{left:162px;bottom:614px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t3h_41{left:588px;bottom:614px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3i_41{left:797px;bottom:614px;letter-spacing:-0.15px;}
#t3j_41{left:70px;bottom:599px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3k_41{left:162px;bottom:599px;letter-spacing:-0.12px;}
#t3l_41{left:492px;bottom:599px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3m_41{left:797px;bottom:599px;letter-spacing:-0.16px;}
#t3n_41{left:70px;bottom:584px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3o_41{left:162px;bottom:584px;letter-spacing:-0.12px;}
#t3p_41{left:492px;bottom:584px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3q_41{left:797px;bottom:584px;letter-spacing:-0.16px;}
#t3r_41{left:70px;bottom:568px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3s_41{left:162px;bottom:568px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t3t_41{left:510px;bottom:568px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3u_41{left:797px;bottom:568px;letter-spacing:-0.16px;}
#t3v_41{left:70px;bottom:553px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3w_41{left:162px;bottom:553px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t3x_41{left:504px;bottom:553px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3y_41{left:797px;bottom:553px;letter-spacing:-0.16px;}
#t3z_41{left:70px;bottom:538px;letter-spacing:-0.12px;}
#t40_41{left:162px;bottom:538px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t41_41{left:534px;bottom:538px;letter-spacing:-0.05px;}
#t42_41{left:797px;bottom:538px;letter-spacing:-0.16px;}
#t43_41{left:70px;bottom:522px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t44_41{left:162px;bottom:522px;letter-spacing:-0.12px;}
#t45_41{left:366px;bottom:522px;letter-spacing:-0.05px;}
#t46_41{left:797px;bottom:522px;letter-spacing:-0.16px;}
#t47_41{left:70px;bottom:507px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t48_41{left:162px;bottom:507px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t49_41{left:372px;bottom:507px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4a_41{left:797px;bottom:507px;letter-spacing:-0.16px;}
#t4b_41{left:70px;bottom:492px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4c_41{left:162px;bottom:492px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4d_41{left:402px;bottom:492px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4e_41{left:797px;bottom:492px;letter-spacing:-0.16px;}
#t4f_41{left:70px;bottom:477px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4g_41{left:162px;bottom:477px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4h_41{left:372px;bottom:477px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4i_41{left:797px;bottom:477px;letter-spacing:-0.16px;}
#t4j_41{left:70px;bottom:461px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4k_41{left:162px;bottom:461px;letter-spacing:-0.13px;}
#t4l_41{left:354px;bottom:461px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4m_41{left:797px;bottom:461px;letter-spacing:-0.16px;}
#t4n_41{left:70px;bottom:446px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4o_41{left:162px;bottom:446px;letter-spacing:-0.12px;}
#t4p_41{left:516px;bottom:446px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4q_41{left:797px;bottom:446px;letter-spacing:-0.16px;}
#t4r_41{left:70px;bottom:431px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4s_41{left:162px;bottom:431px;letter-spacing:-0.13px;}
#t4t_41{left:546px;bottom:431px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4u_41{left:797px;bottom:431px;letter-spacing:-0.16px;}
#t4v_41{left:70px;bottom:415px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t4w_41{left:162px;bottom:415px;letter-spacing:-0.15px;}
#t4x_41{left:300px;bottom:415px;letter-spacing:-0.05px;}
#t4y_41{left:797px;bottom:415px;letter-spacing:-0.16px;}
#t4z_41{left:70px;bottom:400px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t50_41{left:162px;bottom:400px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t51_41{left:396px;bottom:400px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t52_41{left:813px;bottom:400px;letter-spacing:-0.14px;}
#t53_41{left:70px;bottom:385px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t54_41{left:162px;bottom:385px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t55_41{left:426px;bottom:385px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t56_41{left:813px;bottom:385px;letter-spacing:-0.13px;}
#t57_41{left:70px;bottom:370px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t58_41{left:162px;bottom:370px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t59_41{left:402px;bottom:370px;letter-spacing:-0.05px;}
#t5a_41{left:813px;bottom:370px;letter-spacing:-0.14px;}
#t5b_41{left:70px;bottom:354px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5c_41{left:162px;bottom:354px;letter-spacing:-0.12px;}
#t5d_41{left:588px;bottom:354px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5e_41{left:805px;bottom:354px;letter-spacing:-0.17px;}
#t5f_41{left:70px;bottom:339px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5g_41{left:162px;bottom:339px;letter-spacing:-0.11px;}
#t5h_41{left:432px;bottom:339px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5i_41{left:805px;bottom:339px;letter-spacing:-0.17px;}
#t5j_41{left:70px;bottom:324px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5k_41{left:162px;bottom:324px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t5l_41{left:372px;bottom:324px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5m_41{left:813px;bottom:324px;letter-spacing:-0.14px;}
#t5n_41{left:70px;bottom:309px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5o_41{left:162px;bottom:309px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5p_41{left:360px;bottom:309px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5q_41{left:805px;bottom:309px;letter-spacing:-0.17px;}
#t5r_41{left:70px;bottom:293px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5s_41{left:162px;bottom:293px;letter-spacing:-0.12px;}
#t5t_41{left:462px;bottom:293px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5u_41{left:813px;bottom:293px;letter-spacing:-0.14px;}
#t5v_41{left:70px;bottom:278px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t5w_41{left:162px;bottom:278px;letter-spacing:-0.12px;}
#t5x_41{left:270px;bottom:278px;letter-spacing:-0.06px;}
#t5y_41{left:813px;bottom:278px;letter-spacing:-0.14px;}
#t5z_41{left:70px;bottom:263px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t60_41{left:162px;bottom:263px;letter-spacing:-0.12px;}
#t61_41{left:462px;bottom:263px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t62_41{left:805px;bottom:263px;letter-spacing:-0.17px;}
#t63_41{left:70px;bottom:247px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t64_41{left:162px;bottom:247px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t65_41{left:270px;bottom:247px;letter-spacing:-0.05px;}
#t66_41{left:813px;bottom:247px;letter-spacing:-0.14px;}
#t67_41{left:70px;bottom:232px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t68_41{left:162px;bottom:232px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t69_41{left:276px;bottom:232px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6a_41{left:813px;bottom:232px;letter-spacing:-0.14px;}
#t6b_41{left:70px;bottom:217px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6c_41{left:162px;bottom:217px;letter-spacing:-0.15px;}
#t6d_41{left:246px;bottom:217px;letter-spacing:-0.06px;}
#t6e_41{left:813px;bottom:217px;letter-spacing:-0.14px;}
#t6f_41{left:70px;bottom:202px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6g_41{left:162px;bottom:202px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6h_41{left:300px;bottom:202px;letter-spacing:-0.06px;}
#t6i_41{left:805px;bottom:202px;letter-spacing:-0.17px;}
#t6j_41{left:70px;bottom:186px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6k_41{left:162px;bottom:186px;letter-spacing:-0.12px;}
#t6l_41{left:306px;bottom:186px;letter-spacing:-0.06px;}
#t6m_41{left:805px;bottom:186px;letter-spacing:-0.17px;}
#t6n_41{left:70px;bottom:171px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6o_41{left:162px;bottom:171px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6p_41{left:306px;bottom:171px;letter-spacing:-0.05px;}
#t6q_41{left:805px;bottom:171px;letter-spacing:-0.17px;}
#t6r_41{left:70px;bottom:156px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6s_41{left:162px;bottom:156px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6t_41{left:324px;bottom:156px;letter-spacing:-0.05px;}
#t6u_41{left:805px;bottom:156px;letter-spacing:-0.17px;}
#t6v_41{left:70px;bottom:140px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6w_41{left:162px;bottom:140px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6x_41{left:312px;bottom:140px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6y_41{left:805px;bottom:140px;letter-spacing:-0.17px;}
#t6z_41{left:70px;bottom:125px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t70_41{left:162px;bottom:125px;letter-spacing:-0.12px;}
#t71_41{left:324px;bottom:125px;letter-spacing:-0.06px;}
#t72_41{left:805px;bottom:125px;letter-spacing:-0.17px;}
#t73_41{left:70px;bottom:110px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t74_41{left:162px;bottom:110px;letter-spacing:-0.11px;}
#t75_41{left:444px;bottom:110px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t76_41{left:805px;bottom:110px;letter-spacing:-0.17px;}

.s1_41{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_41{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s3_41{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_41{font-size:12px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts41" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg41Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg41" style="-webkit-user-select: none;"><object width="935" height="1210" data="41/41.svg" type="image/svg+xml" id="pdf41" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_41" class="t s1_41">Vol. 3A </span><span id="t2_41" class="t s2_41">xli </span>
<span id="t3_41" class="t s3_41">CONTENTS </span>
<span id="t4_41" class="t s4_41">PAGE </span>
<span id="t5_41" class="t s2_41">Figure 20-28. </span><span id="t6_41" class="t s2_41">IA32_PERF_GLOBAL_OVF_CTRL MSR in Sandy Bridge Microarchitecture </span><span id="t7_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t8_41" class="t s2_41">20-36 </span>
<span id="t9_41" class="t s2_41">Figure 20-29. </span><span id="ta_41" class="t s2_41">Layout of IA32_PEBS_ENABLE MSR </span><span id="tb_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tc_41" class="t s2_41">20-38 </span>
<span id="td_41" class="t s2_41">Figure 20-30. </span><span id="te_41" class="t s2_41">Request_Type Fields for MSR_OFFCORE_RSP_x </span><span id="tf_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tg_41" class="t s2_41">20-42 </span>
<span id="th_41" class="t s2_41">Figure 20-31. </span><span id="ti_41" class="t s2_41">Response_Supplier and Snoop Info Fields for MSR_OFFCORE_RSP_x </span><span id="tj_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tk_41" class="t s2_41">20-43 </span>
<span id="tl_41" class="t s2_41">Figure 20-32. </span><span id="tm_41" class="t s2_41">Layout of Uncore PERFEVTSEL MSR for a C-Box Unit or the ARB Unit </span><span id="tn_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="to_41" class="t s2_41">20-44 </span>
<span id="tp_41" class="t s2_41">Figure 20-33. </span><span id="tq_41" class="t s2_41">Layout of MSR_UNC_PERF_GLOBAL_CTRL MSR for Uncore </span><span id="tr_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="ts_41" class="t s2_41">20-45 </span>
<span id="tt_41" class="t s2_41">Figure 20-34. </span><span id="tu_41" class="t s2_41">Layout of IA32_PERFEVTSELx MSRs Supporting Intel TSX</span><span id="tv_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tw_41" class="t s2_41">20-54 </span>
<span id="tx_41" class="t s2_41">Figure 20-35. </span><span id="ty_41" class="t s2_41">IA32_PERF_GLOBAL_STATUS MSR in Broadwell Microarchitecture</span><span id="tz_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t10_41" class="t s2_41">20-56 </span>
<span id="t11_41" class="t s2_41">Figure 20-36. </span><span id="t12_41" class="t s2_41">IA32_PERF_GLOBAL_OVF_CTRL MSR in Broadwell microarchitecture </span><span id="t13_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t14_41" class="t s2_41">20-56 </span>
<span id="t15_41" class="t s2_41">Figure 20-37. </span><span id="t16_41" class="t s2_41">MSR_PERF_METRICS Definition </span><span id="t17_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t18_41" class="t s2_41">20-69 </span>
<span id="t19_41" class="t s2_41">Figure 20-38. </span><span id="t1a_41" class="t s2_41">PERF_METRICS MSR Definition for 12th Generation Intel® Core™ Processor P-core </span><span id="t1b_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1c_41" class="t s2_41">20-71 </span>
<span id="t1d_41" class="t s2_41">Figure 20-39. </span><span id="t1e_41" class="t s2_41">Deducing Implied Level 2 Metrics in the Core PMU for12th Generation Intel® Core™ Processor P-core</span><span id="t1f_41" class="t s2_41">. . . . . . . . . . . </span><span id="t1g_41" class="t s2_41">20-72 </span>
<span id="t1h_41" class="t s2_41">Figure 20-40. </span><span id="t1i_41" class="t s2_41">Request_Type Fields for MSR_OFFCORE_RSPx </span><span id="t1j_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1k_41" class="t s2_41">20-83 </span>
<span id="t1l_41" class="t s2_41">Figure 20-41. </span><span id="t1m_41" class="t s2_41">Response_Supplier and Snoop Info Fields for MSR_OFFCORE_RSPx </span><span id="t1n_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1o_41" class="t s2_41">20-84 </span>
<span id="t1p_41" class="t s2_41">Figure 20-42. </span><span id="t1q_41" class="t s2_41">IA32_PEBS_ENABLE MSR with PEBS Output to Intel® Processor Trace </span><span id="t1r_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1s_41" class="t s2_41">20-93 </span>
<span id="t1t_41" class="t s2_41">Figure 20-43. </span><span id="t1u_41" class="t s2_41">Layout of IA32_FIXED_CTR_CTRL MSR </span><span id="t1v_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1w_41" class="t s2_41">20-99 </span>
<span id="t1x_41" class="t s2_41">Figure 20-44. </span><span id="t1y_41" class="t s2_41">Layout of MSR_PERF_GLOBAL_CTRL MSR </span><span id="t1z_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t20_41" class="t s2_41">20-100 </span>
<span id="t21_41" class="t s2_41">Figure 20-45. </span><span id="t22_41" class="t s2_41">Layout of MSR_PERF_GLOBAL_STATUS MSR </span><span id="t23_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t24_41" class="t s2_41">20-100 </span>
<span id="t25_41" class="t s2_41">Figure 20-46. </span><span id="t26_41" class="t s2_41">Layout of MSR_PERF_GLOBAL_OVF_CTRL MSR </span><span id="t27_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t28_41" class="t s2_41">20-101 </span>
<span id="t29_41" class="t s2_41">Figure 20-47. </span><span id="t2a_41" class="t s2_41">Event Selection Control Register (ESCR) for Pentium 4 and Intel® Xeon® Processors without Intel HT Technology </span>
<span id="t2b_41" class="t s2_41">Support </span><span id="t2c_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2d_41" class="t s2_41">20-107 </span>
<span id="t2e_41" class="t s2_41">Figure 20-48. </span><span id="t2f_41" class="t s2_41">Performance Counter (Pentium 4 and Intel® Xeon® Processors) </span><span id="t2g_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2h_41" class="t s2_41">20-109 </span>
<span id="t2i_41" class="t s2_41">Figure 20-49. </span><span id="t2j_41" class="t s2_41">Counter Configuration Control Register (CCCR) </span><span id="t2k_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2l_41" class="t s2_41">20-110 </span>
<span id="t2m_41" class="t s2_41">Figure 20-50. </span><span id="t2n_41" class="t s2_41">Effects of Edge Filtering </span><span id="t2o_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2p_41" class="t s2_41">20-113 </span>
<span id="t2q_41" class="t s2_41">Figure 20-51. </span><span id="t2r_41" class="t s2_41">Event Selection Control Register (ESCR) for the Pentium 4 Processor, Intel® Xeon® Processor, and Intel® Xeon® </span>
<span id="t2s_41" class="t s2_41">Processor MP Supporting Hyper-Threading Technology </span><span id="t2t_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2u_41" class="t s2_41">20-121 </span>
<span id="t2v_41" class="t s2_41">Figure 20-52. </span><span id="t2w_41" class="t s2_41">Counter Configuration Control Register (CCCR) </span><span id="t2x_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2y_41" class="t s2_41">20-122 </span>
<span id="t2z_41" class="t s2_41">Figure 20-53. </span><span id="t30_41" class="t s2_41">Block Diagram of 64-bit Intel® Xeon® Processor MP with 8-MByte L3 </span><span id="t31_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t32_41" class="t s2_41">20-125 </span>
<span id="t33_41" class="t s2_41">Figure 20-54. </span><span id="t34_41" class="t s2_41">MSR_IFSB_IBUSQx, Addresses: 107CCH and 107CDH</span><span id="t35_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t36_41" class="t s2_41">20-126 </span>
<span id="t37_41" class="t s2_41">Figure 20-55. </span><span id="t38_41" class="t s2_41">MSR_IFSB_ISNPQx, Addresses: 107CEH and 107CFH </span><span id="t39_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3a_41" class="t s2_41">20-126 </span>
<span id="t3b_41" class="t s2_41">Figure 20-56. </span><span id="t3c_41" class="t s2_41">MSR_EFSB_DRDYx, Addresses: 107D0H and 107D1H </span><span id="t3d_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3e_41" class="t s2_41">20-127 </span>
<span id="t3f_41" class="t s2_41">Figure 20-57. </span><span id="t3g_41" class="t s2_41">MSR_IFSB_CTL6, Address: 107D2H; MSR_IFSB_CNTR7, Address: 107D3H</span><span id="t3h_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3i_41" class="t s2_41">20-127 </span>
<span id="t3j_41" class="t s2_41">Figure 20-58. </span><span id="t3k_41" class="t s2_41">Block Diagram of the Intel® Xeon® Processor 7400 Series </span><span id="t3l_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3m_41" class="t s2_41">20-128 </span>
<span id="t3n_41" class="t s2_41">Figure 20-59. </span><span id="t3o_41" class="t s2_41">Block Diagram of the Intel® Xeon® Processor 7100 Series </span><span id="t3p_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3q_41" class="t s2_41">20-129 </span>
<span id="t3r_41" class="t s2_41">Figure 20-60. </span><span id="t3s_41" class="t s2_41">MSR_EMON_L3_CTR_CTL0/1, Addresses: 107CCH/107CDH </span><span id="t3t_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3u_41" class="t s2_41">20-130 </span>
<span id="t3v_41" class="t s2_41">Figure 20-61. </span><span id="t3w_41" class="t s2_41">MSR_EMON_L3_CTR_CTL2/3, Addresses: 107CEH/107CFH</span><span id="t3x_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3y_41" class="t s2_41">20-132 </span>
<span id="t3z_41" class="t s2_41">Figure 20-62. </span><span id="t40_41" class="t s2_41">MSR_EMON_L3_CTR_CTL4/5/6/7, Addresses: 107D0H-107D3H </span><span id="t41_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t42_41" class="t s2_41">20-132 </span>
<span id="t43_41" class="t s2_41">Figure 20-63. </span><span id="t44_41" class="t s2_41">PerfEvtSel0 and PerfEvtSel1 MSRs </span><span id="t45_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t46_41" class="t s2_41">20-134 </span>
<span id="t47_41" class="t s2_41">Figure 20-64. </span><span id="t48_41" class="t s2_41">CESR MSR (Pentium Processor Only) </span><span id="t49_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4a_41" class="t s2_41">20-137 </span>
<span id="t4b_41" class="t s2_41">Figure 20-65. </span><span id="t4c_41" class="t s2_41">Layout of IA32_PERF_CAPABILITIES MSR</span><span id="t4d_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4e_41" class="t s2_41">20-142 </span>
<span id="t4f_41" class="t s2_41">Figure 20-66. </span><span id="t4g_41" class="t s2_41">Layout of IA32_PEBS_ENABLE MSR </span><span id="t4h_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4i_41" class="t s2_41">20-143 </span>
<span id="t4j_41" class="t s2_41">Figure 20-67. </span><span id="t4k_41" class="t s2_41">PEBS Programming Environment </span><span id="t4l_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4m_41" class="t s2_41">20-144 </span>
<span id="t4n_41" class="t s2_41">Figure 20-68. </span><span id="t4o_41" class="t s2_41">Layout of IA32_PerfEvtSelX MSR Supporting Adaptive PEBS </span><span id="t4p_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4q_41" class="t s2_41">20-145 </span>
<span id="t4r_41" class="t s2_41">Figure 20-69. </span><span id="t4s_41" class="t s2_41">Layout of IA32_FIXED_CTR_CTRL MSR Supporting Adaptive PEBS </span><span id="t4t_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4u_41" class="t s2_41">20-146 </span>
<span id="t4v_41" class="t s2_41">Figure 20-70. </span><span id="t4w_41" class="t s2_41">MSR_PEBS_DATA_CFG </span><span id="t4x_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4y_41" class="t s2_41">20-150 </span>
<span id="t4z_41" class="t s2_41">Figure 21-1. </span><span id="t50_41" class="t s2_41">Real-Address Mode Address Translation </span><span id="t51_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t52_41" class="t s2_41">21-3 </span>
<span id="t53_41" class="t s2_41">Figure 21-2. </span><span id="t54_41" class="t s2_41">Interrupt Vector Table in Real-Address Mode </span><span id="t55_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t56_41" class="t s2_41">21-5 </span>
<span id="t57_41" class="t s2_41">Figure 21-3. </span><span id="t58_41" class="t s2_41">Entering and Leaving Virtual-8086 Mode </span><span id="t59_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5a_41" class="t s2_41">21-9 </span>
<span id="t5b_41" class="t s2_41">Figure 21-4. </span><span id="t5c_41" class="t s2_41">Privilege Level 0 Stack After Interrupt or Exception in Virtual-8086 Mode</span><span id="t5d_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5e_41" class="t s2_41">21-13 </span>
<span id="t5f_41" class="t s2_41">Figure 21-5. </span><span id="t5g_41" class="t s2_41">Software Interrupt Redirection Bit Map in TSS </span><span id="t5h_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5i_41" class="t s2_41">21-18 </span>
<span id="t5j_41" class="t s2_41">Figure 22-1. </span><span id="t5k_41" class="t s2_41">Stack after Far 16- and 32-Bit Calls </span><span id="t5l_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5m_41" class="t s2_41">22-5 </span>
<span id="t5n_41" class="t s2_41">Figure 23-1. </span><span id="t5o_41" class="t s2_41">I/O Map Base Address Differences </span><span id="t5p_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5q_41" class="t s2_41">23-30 </span>
<span id="t5r_41" class="t s2_41">Figure 24-1. </span><span id="t5s_41" class="t s2_41">Interaction of a Virtual-Machine Monitor and Guests</span><span id="t5t_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5u_41" class="t s2_41">24-2 </span>
<span id="t5v_41" class="t s2_41">Figure 25-1. </span><span id="t5w_41" class="t s2_41">States of VMCS X </span><span id="t5x_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5y_41" class="t s2_41">25-2 </span>
<span id="t5z_41" class="t s2_41">Figure 29-1. </span><span id="t60_41" class="t s2_41">Formats of EPTP and EPT Paging-Structure Entries </span><span id="t61_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t62_41" class="t s2_41">29-12 </span>
<span id="t63_41" class="t s2_41">Figure 31-1. </span><span id="t64_41" class="t s2_41">INVEPT Descriptor </span><span id="t65_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t66_41" class="t s2_41">31-3 </span>
<span id="t67_41" class="t s2_41">Figure 31-2. </span><span id="t68_41" class="t s2_41">INVVPID Descriptor </span><span id="t69_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6a_41" class="t s2_41">31-6 </span>
<span id="t6b_41" class="t s2_41">Figure 32-1. </span><span id="t6c_41" class="t s2_41">SMRAM Usage</span><span id="t6d_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6e_41" class="t s2_41">32-4 </span>
<span id="t6f_41" class="t s2_41">Figure 32-2. </span><span id="t6g_41" class="t s2_41">SMM Revision Identifier </span><span id="t6h_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6i_41" class="t s2_41">32-13 </span>
<span id="t6j_41" class="t s2_41">Figure 32-3. </span><span id="t6k_41" class="t s2_41">Auto HALT Restart Field </span><span id="t6l_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6m_41" class="t s2_41">32-14 </span>
<span id="t6n_41" class="t s2_41">Figure 32-4. </span><span id="t6o_41" class="t s2_41">SMBASE Relocation Field</span><span id="t6p_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6q_41" class="t s2_41">32-15 </span>
<span id="t6r_41" class="t s2_41">Figure 32-5. </span><span id="t6s_41" class="t s2_41">I/O Instruction Restart Field </span><span id="t6t_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6u_41" class="t s2_41">32-15 </span>
<span id="t6v_41" class="t s2_41">Figure 33-1. </span><span id="t6w_41" class="t s2_41">ToPA Memory Illustration </span><span id="t6x_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6y_41" class="t s2_41">33-11 </span>
<span id="t6z_41" class="t s2_41">Figure 33-2. </span><span id="t70_41" class="t s2_41">Layout of ToPA Table Entry</span><span id="t71_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t72_41" class="t s2_41">33-12 </span>
<span id="t73_41" class="t s2_41">Figure 33-3. </span><span id="t74_41" class="t s2_41">Interpreting Tabular Definition of Packet Format </span><span id="t75_41" class="t s2_41">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t76_41" class="t s2_41">33-38 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
