# OR Gate Project

## Description
This folder contains the VHDL implementation of a 2-input OR gate.

## Files
- `or_gate.vhd` - Main VHDL source code (to be uploaded)
- `or_gate_tb.vhd` - Testbench for simulation (to be uploaded)
- `README.md` - This documentation file

## Truth Table
| A | B | Y |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

## Status
Placeholder created. Source and testbench files pending upload.
