{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Web Edition " "Info: Version 6.0 Build 178 04/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 21 11:22:36 2018 " "Info: Processing started: Sat Jul 21 11:22:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fzyDigital -c fzyDigital " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fzyDigital -c fzyDigital" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IVRFX_VERI_OBJ_DIFF_ONLY_IN_CASE" "EN en fzyDigital.v(21) " "Info (10281): Verilog HDL Declaration information at fzyDigital.v(21): object \"EN\" differs only in case from object \"en\" in the same scope" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "en fzyDigital.v(33) " "Info (10151): Verilog HDL Declaration information at fzyDigital.v(33): \"en\" is declared here" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 33 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fzyDigital.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fzyDigital.v" { { "Info" "ISGN_ENTITY_NAME" "1 fzyDigital " "Info: Found entity 1: fzyDigital" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Info: Found entity 1: clock" {  } { { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "fzyDigital " "Info: Elaborating entity \"fzyDigital\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fzyDigital.v(128) " "Warning (10230): Verilog HDL assignment warning at fzyDigital.v(128): truncated value with size 32 to match size of target (4)" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fzyDigital.v(129) " "Warning (10230): Verilog HDL assignment warning at fzyDigital.v(129): truncated value with size 32 to match size of target (4)" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fzyDigital.v(134) " "Warning (10230): Verilog HDL assignment warning at fzyDigital.v(134): truncated value with size 32 to match size of target (4)" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fzyDigital.v(135) " "Warning (10230): Verilog HDL assignment warning at fzyDigital.v(135): truncated value with size 32 to match size of target (4)" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "led8 fzyDigital.v(18) " "Warning (10034): Output port \"led8\" at fzyDigital.v(18) has no driver" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "s_1.v(8) " "Warning (10261): Verilog HDL Event Control warning at s_1.v(8): Event Control contains a complex event expression" {  } { { "s_1.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/s_1.v" 8 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "s_1.v 1 1 " "Warning: Using design file s_1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 s_1 " "Info: Found entity 1: s_1" {  } { { "s_1.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/s_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_1 s_1:clk_s1 " "Info: Elaborating entity \"s_1\" for hierarchy \"s_1:clk_s1\"" {  } { { "fzyDigital.v" "clk_s1" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 93 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "m_60.v 1 1 " "Warning: Using design file m_60.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 m_60 " "Info: Found entity 1: m_60" {  } { { "m_60.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_60.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_60 m_60:second " "Info: Elaborating entity \"m_60\" for hierarchy \"m_60:second\"" {  } { { "fzyDigital.v" "second" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 100 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 m_60.v(26) " "Warning (10230): Verilog HDL assignment warning at m_60.v(26): truncated value with size 32 to match size of target (4)" {  } { { "m_60.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_60.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 m_60.v(32) " "Warning (10230): Verilog HDL assignment warning at m_60.v(32): truncated value with size 32 to match size of target (4)" {  } { { "m_60.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_60.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "m_24.v 1 1 " "Warning: Using design file m_24.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 m_24 " "Info: Found entity 1: m_24" {  } { { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m_24 m_24:hour " "Info: Elaborating entity \"m_24\" for hierarchy \"m_24:hour\"" {  } { { "fzyDigital.v" "hour" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 102 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 m_24.v(19) " "Warning (10230): Verilog HDL assignment warning at m_24.v(19): truncated value with size 32 to match size of target (4)" {  } { { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 m_24.v(27) " "Warning (10230): Verilog HDL assignment warning at m_24.v(27): truncated value with size 32 to match size of target (4)" {  } { { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 m_24.v(30) " "Warning (10230): Verilog HDL assignment warning at m_24.v(30): truncated value with size 32 to match size of target (1)" {  } { { "m_24.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/m_24.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "clk_s2.v 1 1 " "Warning: Using design file clk_s2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_s2 " "Info: Found entity 1: clk_s2" {  } { { "clk_s2.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clk_s2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_s2 clk_s2:clk_s2 " "Info: Elaborating entity \"clk_s2\" for hierarchy \"clk_s2:clk_s2\"" {  } { { "fzyDigital.v" "clk_s2" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 105 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "LED_1.v 1 1 " "Warning: Using design file LED_1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LED_1 " "Info: Found entity 1: LED_1" {  } { { "LED_1.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LED_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_1 LED_1:LED_1 " "Info: Elaborating entity \"LED_1\" for hierarchy \"LED_1:LED_1\"" {  } { { "fzyDigital.v" "LED_1" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 106 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:clock_user " "Info: Elaborating entity \"clock\" for hierarchy \"clock:clock_user\"" {  } { { "fzyDigital.v" "clock_user" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 113 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_Hh clock.v(55) " "Warning (10235): Verilog HDL Always Construct warning at clock.v(55): variable \"out_Hh\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Hh clock.v(55) " "Warning (10235): Verilog HDL Always Construct warning at clock.v(55): variable \"Hh\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_Hl clock.v(55) " "Warning (10235): Verilog HDL Always Construct warning at clock.v(55): variable \"out_Hl\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Hl clock.v(55) " "Warning (10235): Verilog HDL Always Construct warning at clock.v(55): variable \"Hl\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_mh clock.v(55) " "Warning (10235): Verilog HDL Always Construct warning at clock.v(55): variable \"out_mh\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Mh clock.v(55) " "Warning (10235): Verilog HDL Always Construct warning at clock.v(55): variable \"Mh\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out_ml clock.v(55) " "Warning (10235): Verilog HDL Always Construct warning at clock.v(55): variable \"out_ml\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ml clock.v(55) " "Warning (10235): Verilog HDL Always Construct warning at clock.v(55): variable \"Ml\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "backclock.v 1 1 " "Warning: Using design file backclock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 backclock " "Info: Found entity 1: backclock" {  } { { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "backclock backclock:bcak_user " "Info: Elaborating entity \"backclock\" for hierarchy \"backclock:bcak_user\"" {  } { { "fzyDigital.v" "bcak_user" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 126 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 backclock.v(51) " "Warning (10230): Verilog HDL assignment warning at backclock.v(51): truncated value with size 32 to match size of target (4)" {  } { { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 backclock.v(57) " "Warning (10230): Verilog HDL assignment warning at backclock.v(57): truncated value with size 32 to match size of target (4)" {  } { { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 backclock.v(63) " "Warning (10230): Verilog HDL assignment warning at backclock.v(63): truncated value with size 32 to match size of target (4)" {  } { { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 backclock.v(69) " "Warning (10230): Verilog HDL assignment warning at backclock.v(69): truncated value with size 32 to match size of target (4)" {  } { { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 backclock.v(75) " "Warning (10230): Verilog HDL assignment warning at backclock.v(75): truncated value with size 32 to match size of target (4)" {  } { { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 backclock.v(81) " "Warning (10230): Verilog HDL assignment warning at backclock.v(81): truncated value with size 32 to match size of target (4)" {  } { { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 backclock.v(98) " "Warning (10230): Verilog HDL assignment warning at backclock.v(98): truncated value with size 32 to match size of target (4)" {  } { { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 backclock.v(101) " "Warning (10230): Verilog HDL assignment warning at backclock.v(101): truncated value with size 32 to match size of target (4)" {  } { { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 backclock.v(112) " "Warning (10230): Verilog HDL assignment warning at backclock.v(112): truncated value with size 32 to match size of target (4)" {  } { { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 backclock.v(115) " "Warning (10230): Verilog HDL assignment warning at backclock.v(115): truncated value with size 32 to match size of target (4)" {  } { { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 backclock.v(126) " "Warning (10230): Verilog HDL assignment warning at backclock.v(126): truncated value with size 32 to match size of target (4)" {  } { { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 backclock.v(129) " "Warning (10230): Verilog HDL assignment warning at backclock.v(129): truncated value with size 32 to match size of target (4)" {  } { { "backclock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/backclock.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_XZ_EXTEND_SIGNIFICANT" "decorder.v(21) " "Warning (10273): Verilog HDL warning at decorder.v(21): extended using \"x\" or \"z\"" {  } { { "decorder.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/decorder.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0}
{ "Warning" "WSGN_SEARCH_FILE" "decorder.v 1 1 " "Warning: Using design file decorder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decorder " "Info: Found entity 1: decorder" {  } { { "decorder.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/decorder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decorder decorder:decorder_0 " "Info: Elaborating entity \"decorder\" for hierarchy \"decorder:decorder_0\"" {  } { { "fzyDigital.v" "decorder_0" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 139 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "LcdWord.v 1 1 " "Warning: Using design file LcdWord.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LcdWord " "Info: Found entity 1: LcdWord" {  } { { "LcdWord.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LcdWord.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LcdWord LcdWord:LcdWordhh " "Info: Elaborating entity \"LcdWord\" for hierarchy \"LcdWord:LcdWordhh\"" {  } { { "fzyDigital.v" "LcdWordhh" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 149 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "LCD1602.v 1 1 " "Warning: Using design file LCD1602.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD1602 " "Info: Found entity 1: LCD1602" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD1602 LCD1602:Lcd1602 " "Info: Elaborating entity \"LCD1602\" for hierarchy \"LCD1602:Lcd1602\"" {  } { { "fzyDigital.v" "Lcd1602" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 160 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "clock:clock_user\|Hh\[2\] data_in GND " "Warning: Reduced register \"clock:clock_user\|Hh\[2\]\" with stuck data_in port to stuck value GND" {  } { { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 20 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "clock:clock_user\|Hh\[3\] data_in GND " "Warning: Reduced register \"clock:clock_user\|Hh\[3\]\" with stuck data_in port to stuck value GND" {  } { { "clock.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clock.v" 20 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "LED_1:LED_1\|led1 LED_1:LED_1\|led2 " "Info: Duplicate register \"LED_1:LED_1\|led1\" merged to single register \"LED_1:LED_1\|led2\"" {  } { { "LED_1.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LED_1.v" 5 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "LED_1:LED_1\|led3 LED_1:LED_1\|led2 " "Info: Duplicate register \"LED_1:LED_1\|led3\" merged to single register \"LED_1:LED_1\|led2\"" {  } { { "LED_1.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LED_1.v" 5 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "LED_1:LED_1\|led4 LED_1:LED_1\|led2 " "Info: Duplicate register \"LED_1:LED_1\|led4\" merged to single register \"LED_1:LED_1\|led2\"" {  } { { "LED_1.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LED_1.v" 5 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "LED_1:LED_1\|led5 LED_1:LED_1\|led2 " "Info: Duplicate register \"LED_1:LED_1\|led5\" merged to single register \"LED_1:LED_1\|led2\"" {  } { { "LED_1.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LED_1.v" 5 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "LED_1:LED_1\|led6 LED_1:LED_1\|led2 " "Info: Duplicate register \"LED_1:LED_1\|led6\" merged to single register \"LED_1:LED_1\|led2\"" {  } { { "LED_1.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LED_1.v" 5 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "LED_1:LED_1\|led7 LED_1:LED_1\|led2 " "Info: Duplicate register \"LED_1:LED_1\|led7\" merged to single register \"LED_1:LED_1\|led2\"" {  } { { "LED_1.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LED_1.v" 5 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "clk_s2:clk_s2\|a clk_s2:clk_s2\|clk_2 " "Info: Duplicate register \"clk_s2:clk_s2\|a\" merged to single register \"clk_s2:clk_s2\|clk_2\", power-up level changed" {  } { { "clk_s2.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/clk_s2.v" 4 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "LCD1602:Lcd1602\|Data_Buf\[6\] LCD1602:Lcd1602\|Data_Buf\[7\] " "Info: Duplicate register \"LCD1602:Lcd1602\|Data_Buf\[6\]\" merged to single register \"LCD1602:Lcd1602\|Data_Buf\[7\]\"" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 50 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "LCD1602:Lcd1602\|Data_Buf\[4\] LCD1602:Lcd1602\|Data_Buf\[7\] " "Info: Duplicate register \"LCD1602:Lcd1602\|Data_Buf\[4\]\" merged to single register \"LCD1602:Lcd1602\|Data_Buf\[7\]\"" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 50 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "LCD1602:Lcd1602\|Data_Buf\[2\] LCD1602:Lcd1602\|Data_Buf\[3\] " "Info: Duplicate register \"LCD1602:Lcd1602\|Data_Buf\[2\]\" merged to single register \"LCD1602:Lcd1602\|Data_Buf\[3\]\"" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 50 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "LCD1602:Lcd1602\|Data_Buf\[0\] LCD1602:Lcd1602\|Data_Buf\[3\] " "Info: Duplicate register \"LCD1602:Lcd1602\|Data_Buf\[0\]\" merged to single register \"LCD1602:Lcd1602\|Data_Buf\[3\]\"" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 50 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "LCD1602:Lcd1602\|Data_Buf\[1\] LCD1602:Lcd1602\|Data_Buf\[3\] " "Info: Duplicate register \"LCD1602:Lcd1602\|Data_Buf\[1\]\" merged to single register \"LCD1602:Lcd1602\|Data_Buf\[3\]\"" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 50 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "LCD1602:Lcd1602\|Data_Buf\[12\] LCD1602:Lcd1602\|Data_Buf\[14\] " "Info: Duplicate register \"LCD1602:Lcd1602\|Data_Buf\[12\]\" merged to single register \"LCD1602:Lcd1602\|Data_Buf\[14\]\"" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 50 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "LCD1602:Lcd1602\|Data_Buf\[10\] LCD1602:Lcd1602\|Data_Buf\[11\] " "Info: Duplicate register \"LCD1602:Lcd1602\|Data_Buf\[10\]\" merged to single register \"LCD1602:Lcd1602\|Data_Buf\[11\]\"" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 50 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "LCD1602:Lcd1602\|Data_Buf\[9\] LCD1602:Lcd1602\|Data_Buf\[11\] " "Info: Duplicate register \"LCD1602:Lcd1602\|Data_Buf\[9\]\" merged to single register \"LCD1602:Lcd1602\|Data_Buf\[11\]\"" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 50 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "LCD1602:Lcd1602\|Data_Buf\[20\] LCD1602:Lcd1602\|Data_Buf\[22\] " "Info: Duplicate register \"LCD1602:Lcd1602\|Data_Buf\[20\]\" merged to single register \"LCD1602:Lcd1602\|Data_Buf\[22\]\"" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 50 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "LCD1602:Lcd1602\|Data_Buf\[18\] LCD1602:Lcd1602\|Data_Buf\[19\] " "Info: Duplicate register \"LCD1602:Lcd1602\|Data_Buf\[18\]\" merged to single register \"LCD1602:Lcd1602\|Data_Buf\[19\]\"" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 50 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "LCD1602:Lcd1602\|Data_Buf\[17\] LCD1602:Lcd1602\|Data_Buf\[19\] " "Info: Duplicate register \"LCD1602:Lcd1602\|Data_Buf\[17\]\" merged to single register \"LCD1602:Lcd1602\|Data_Buf\[19\]\"" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 50 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "LCD1602:Lcd1602\|Data_Buf\[28\] LCD1602:Lcd1602\|Data_Buf\[30\] " "Info: Duplicate register \"LCD1602:Lcd1602\|Data_Buf\[28\]\" merged to single register \"LCD1602:Lcd1602\|Data_Buf\[30\]\"" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 50 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "LCD1602:Lcd1602\|Data_Buf\[26\] LCD1602:Lcd1602\|Data_Buf\[27\] " "Info: Duplicate register \"LCD1602:Lcd1602\|Data_Buf\[26\]\" merged to single register \"LCD1602:Lcd1602\|Data_Buf\[27\]\"" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 50 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "LCD1602:Lcd1602\|Data_Buf\[25\] LCD1602:Lcd1602\|Data_Buf\[27\] " "Info: Duplicate register \"LCD1602:Lcd1602\|Data_Buf\[25\]\" merged to single register \"LCD1602:Lcd1602\|Data_Buf\[27\]\"" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 50 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LCD1602:Lcd1602\|Data_Buf\[7\] data_in GND " "Warning: Reduced register \"LCD1602:Lcd1602\|Data_Buf\[7\]\" with stuck data_in port to stuck value GND" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 50 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LCD1602:Lcd1602\|Data_Buf\[15\] data_in GND " "Warning: Reduced register \"LCD1602:Lcd1602\|Data_Buf\[15\]\" with stuck data_in port to stuck value GND" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 50 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LCD1602:Lcd1602\|Data_Buf\[23\] data_in GND " "Warning: Reduced register \"LCD1602:Lcd1602\|Data_Buf\[23\]\" with stuck data_in port to stuck value GND" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 50 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LCD1602:Lcd1602\|Data_Buf\[31\] data_in GND " "Warning: Reduced register \"LCD1602:Lcd1602\|Data_Buf\[31\]\" with stuck data_in port to stuck value GND" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 50 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LCD1602:Lcd1602\|Data_Buf\[39\] data_in GND " "Warning: Reduced register \"LCD1602:Lcd1602\|Data_Buf\[39\]\" with stuck data_in port to stuck value GND" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 50 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LCD1602:Lcd1602\|Data_Buf\[47\] data_in GND " "Warning: Reduced register \"LCD1602:Lcd1602\|Data_Buf\[47\]\" with stuck data_in port to stuck value GND" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 50 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LCD1602:Lcd1602\|Data_Buf\[55\] data_in GND " "Warning: Reduced register \"LCD1602:Lcd1602\|Data_Buf\[55\]\" with stuck data_in port to stuck value GND" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 50 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LCD1602:Lcd1602\|Data_Buf\[63\] data_in GND " "Warning: Reduced register \"LCD1602:Lcd1602\|Data_Buf\[63\]\" with stuck data_in port to stuck value GND" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 50 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LCD1602:Lcd1602\|Data_Buf\[71\] data_in GND " "Warning: Reduced register \"LCD1602:Lcd1602\|Data_Buf\[71\]\" with stuck data_in port to stuck value GND" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 50 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LCD1602:Lcd1602\|Data_Buf\[79\] data_in GND " "Warning: Reduced register \"LCD1602:Lcd1602\|Data_Buf\[79\]\" with stuck data_in port to stuck value GND" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 50 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LCD1602:Lcd1602\|Data_Buf\[87\] data_in GND " "Warning: Reduced register \"LCD1602:Lcd1602\|Data_Buf\[87\]\" with stuck data_in port to stuck value GND" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 50 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LCD1602:Lcd1602\|Data_Buf\[95\] data_in GND " "Warning: Reduced register \"LCD1602:Lcd1602\|Data_Buf\[95\]\" with stuck data_in port to stuck value GND" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 50 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LCD1602:Lcd1602\|Data_Buf\[103\] data_in GND " "Warning: Reduced register \"LCD1602:Lcd1602\|Data_Buf\[103\]\" with stuck data_in port to stuck value GND" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 50 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LCD1602:Lcd1602\|Data_Buf\[111\] data_in GND " "Warning: Reduced register \"LCD1602:Lcd1602\|Data_Buf\[111\]\" with stuck data_in port to stuck value GND" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 50 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LCD1602:Lcd1602\|Data_Buf\[119\] data_in GND " "Warning: Reduced register \"LCD1602:Lcd1602\|Data_Buf\[119\]\" with stuck data_in port to stuck value GND" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 50 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LCD1602:Lcd1602\|Data_Buf\[127\] data_in GND " "Warning: Reduced register \"LCD1602:Lcd1602\|Data_Buf\[127\]\" with stuck data_in port to stuck value GND" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 50 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|fzyDigital\|LCD1602:Lcd1602\|state 7 " "Info: State machine \"\|fzyDigital\|LCD1602:Lcd1602\|state\" contains 7 states" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 33 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|fzyDigital\|LCD1602:Lcd1602\|state " "Info: Selected Auto state machine encoding method for state machine \"\|fzyDigital\|LCD1602:Lcd1602\|state\"" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 33 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|fzyDigital\|LCD1602:Lcd1602\|state " "Info: Encoding result for state machine \"\|fzyDigital\|LCD1602:Lcd1602\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "7 " "Info: Completed encoding using 7 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD1602:Lcd1602\|state.Write_Data_Second " "Info: Encoded state bit \"LCD1602:Lcd1602\|state.Write_Data_Second\"" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 33 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD1602:Lcd1602\|state.Set_Disp_Mode " "Info: Encoded state bit \"LCD1602:Lcd1602\|state.Set_Disp_Mode\"" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 33 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD1602:Lcd1602\|state.Disp_On " "Info: Encoded state bit \"LCD1602:Lcd1602\|state.Disp_On\"" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 33 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD1602:Lcd1602\|state.Shift_Down " "Info: Encoded state bit \"LCD1602:Lcd1602\|state.Shift_Down\"" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 33 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD1602:Lcd1602\|state.Write_Addr " "Info: Encoded state bit \"LCD1602:Lcd1602\|state.Write_Addr\"" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 33 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD1602:Lcd1602\|state.Write_Data_First " "Info: Encoded state bit \"LCD1602:Lcd1602\|state.Write_Data_First\"" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 33 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD1602:Lcd1602\|state.Clear_Lcd " "Info: Encoded state bit \"LCD1602:Lcd1602\|state.Clear_Lcd\"" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 33 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|fzyDigital\|LCD1602:Lcd1602\|state.Clear_Lcd 0000000 " "Info: State \"\|fzyDigital\|LCD1602:Lcd1602\|state.Clear_Lcd\" uses code string \"0000000\"" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 33 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|fzyDigital\|LCD1602:Lcd1602\|state.Write_Data_First 0000011 " "Info: State \"\|fzyDigital\|LCD1602:Lcd1602\|state.Write_Data_First\" uses code string \"0000011\"" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 33 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|fzyDigital\|LCD1602:Lcd1602\|state.Write_Addr 0000101 " "Info: State \"\|fzyDigital\|LCD1602:Lcd1602\|state.Write_Addr\" uses code string \"0000101\"" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 33 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|fzyDigital\|LCD1602:Lcd1602\|state.Shift_Down 0001001 " "Info: State \"\|fzyDigital\|LCD1602:Lcd1602\|state.Shift_Down\" uses code string \"0001001\"" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 33 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|fzyDigital\|LCD1602:Lcd1602\|state.Disp_On 0010001 " "Info: State \"\|fzyDigital\|LCD1602:Lcd1602\|state.Disp_On\" uses code string \"0010001\"" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 33 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|fzyDigital\|LCD1602:Lcd1602\|state.Set_Disp_Mode 0100001 " "Info: State \"\|fzyDigital\|LCD1602:Lcd1602\|state.Set_Disp_Mode\" uses code string \"0100001\"" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 33 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|fzyDigital\|LCD1602:Lcd1602\|state.Write_Data_Second 1000001 " "Info: State \"\|fzyDigital\|LCD1602:Lcd1602\|state.Write_Data_Second\" uses code string \"1000001\"" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 33 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 33 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "decorder:decorder_7\|Y\[6\] " "Warning: Removed always-enabled tri-state buffer decorder:decorder_7\|Y\[6\] feeding logic, open-drain buffer, or output pin" {  } { { "decorder.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/decorder.v" 3 -1 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "decorder:decorder_6\|Y\[6\] " "Warning: Removed always-enabled tri-state buffer decorder:decorder_6\|Y\[6\] feeding logic, open-drain buffer, or output pin" {  } { { "decorder.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/decorder.v" 3 -1 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0}
{ "Warning" "WOPT_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "decorder:decorder_7\|Y\[0\]~2 out_Hhz\[0\] " "Warning: Removing always-enabled open-drain buffer decorder:decorder_7\|Y\[0\]~2 and setting the output pin out_Hhz\[0\] that it feeds to GND" {  } { { "decorder.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/decorder.v" 3 -1 0 } }  } 0 0 "Removing always-enabled open-drain buffer %1!s! and setting the output pin %2!s! that it feeds to GND" 0 0}
{ "Warning" "WOPT_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "decorder:decorder_7\|Y\[1\]~3 out_Hhz\[1\] " "Warning: Removing always-enabled open-drain buffer decorder:decorder_7\|Y\[1\]~3 and setting the output pin out_Hhz\[1\] that it feeds to GND" {  } { { "decorder.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/decorder.v" 3 -1 0 } }  } 0 0 "Removing always-enabled open-drain buffer %1!s! and setting the output pin %2!s! that it feeds to GND" 0 0}
{ "Warning" "WOPT_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "decorder:decorder_7\|Y\[2\]~4 out_Hhz\[2\] " "Warning: Removing always-enabled open-drain buffer decorder:decorder_7\|Y\[2\]~4 and setting the output pin out_Hhz\[2\] that it feeds to GND" {  } { { "decorder.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/decorder.v" 3 -1 0 } }  } 0 0 "Removing always-enabled open-drain buffer %1!s! and setting the output pin %2!s! that it feeds to GND" 0 0}
{ "Warning" "WOPT_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "decorder:decorder_7\|Y\[3\]~5 out_Hhz\[3\] " "Warning: Removing always-enabled open-drain buffer decorder:decorder_7\|Y\[3\]~5 and setting the output pin out_Hhz\[3\] that it feeds to GND" {  } { { "decorder.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/decorder.v" 3 -1 0 } }  } 0 0 "Removing always-enabled open-drain buffer %1!s! and setting the output pin %2!s! that it feeds to GND" 0 0}
{ "Warning" "WOPT_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "decorder:decorder_7\|Y\[4\]~6 out_Hhz\[4\] " "Warning: Removing always-enabled open-drain buffer decorder:decorder_7\|Y\[4\]~6 and setting the output pin out_Hhz\[4\] that it feeds to GND" {  } { { "decorder.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/decorder.v" 3 -1 0 } }  } 0 0 "Removing always-enabled open-drain buffer %1!s! and setting the output pin %2!s! that it feeds to GND" 0 0}
{ "Warning" "WOPT_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "decorder:decorder_7\|Y\[5\]~7 out_Hhz\[5\] " "Warning: Removing always-enabled open-drain buffer decorder:decorder_7\|Y\[5\]~7 and setting the output pin out_Hhz\[5\] that it feeds to GND" {  } { { "decorder.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/decorder.v" 3 -1 0 } }  } 0 0 "Removing always-enabled open-drain buffer %1!s! and setting the output pin %2!s! that it feeds to GND" 0 0}
{ "Warning" "WOPT_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "decorder:decorder_6\|Y\[0\]~2 out_Hlz\[0\] " "Warning: Removing always-enabled open-drain buffer decorder:decorder_6\|Y\[0\]~2 and setting the output pin out_Hlz\[0\] that it feeds to GND" {  } { { "decorder.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/decorder.v" 3 -1 0 } }  } 0 0 "Removing always-enabled open-drain buffer %1!s! and setting the output pin %2!s! that it feeds to GND" 0 0}
{ "Warning" "WOPT_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "decorder:decorder_6\|Y\[1\]~3 out_Hlz\[1\] " "Warning: Removing always-enabled open-drain buffer decorder:decorder_6\|Y\[1\]~3 and setting the output pin out_Hlz\[1\] that it feeds to GND" {  } { { "decorder.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/decorder.v" 3 -1 0 } }  } 0 0 "Removing always-enabled open-drain buffer %1!s! and setting the output pin %2!s! that it feeds to GND" 0 0}
{ "Warning" "WOPT_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "decorder:decorder_6\|Y\[2\]~4 out_Hlz\[2\] " "Warning: Removing always-enabled open-drain buffer decorder:decorder_6\|Y\[2\]~4 and setting the output pin out_Hlz\[2\] that it feeds to GND" {  } { { "decorder.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/decorder.v" 3 -1 0 } }  } 0 0 "Removing always-enabled open-drain buffer %1!s! and setting the output pin %2!s! that it feeds to GND" 0 0}
{ "Warning" "WOPT_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "decorder:decorder_6\|Y\[3\]~5 out_Hlz\[3\] " "Warning: Removing always-enabled open-drain buffer decorder:decorder_6\|Y\[3\]~5 and setting the output pin out_Hlz\[3\] that it feeds to GND" {  } { { "decorder.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/decorder.v" 3 -1 0 } }  } 0 0 "Removing always-enabled open-drain buffer %1!s! and setting the output pin %2!s! that it feeds to GND" 0 0}
{ "Warning" "WOPT_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "decorder:decorder_6\|Y\[4\]~6 out_Hlz\[4\] " "Warning: Removing always-enabled open-drain buffer decorder:decorder_6\|Y\[4\]~6 and setting the output pin out_Hlz\[4\] that it feeds to GND" {  } { { "decorder.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/decorder.v" 3 -1 0 } }  } 0 0 "Removing always-enabled open-drain buffer %1!s! and setting the output pin %2!s! that it feeds to GND" 0 0}
{ "Warning" "WOPT_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "decorder:decorder_6\|Y\[5\]~7 out_Hlz\[5\] " "Warning: Removing always-enabled open-drain buffer decorder:decorder_6\|Y\[5\]~7 and setting the output pin out_Hlz\[5\] that it feeds to GND" {  } { { "decorder.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/decorder.v" 3 -1 0 } }  } 0 0 "Removing always-enabled open-drain buffer %1!s! and setting the output pin %2!s! that it feeds to GND" 0 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "LCD1602.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/LCD1602.v" 6 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "out_Hhz\[0\] GND " "Warning: Pin \"out_Hhz\[0\]\" stuck at GND" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 25 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out_Hhz\[1\] GND " "Warning: Pin \"out_Hhz\[1\]\" stuck at GND" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 25 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out_Hhz\[2\] GND " "Warning: Pin \"out_Hhz\[2\]\" stuck at GND" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 25 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out_Hhz\[3\] GND " "Warning: Pin \"out_Hhz\[3\]\" stuck at GND" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 25 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out_Hhz\[4\] GND " "Warning: Pin \"out_Hhz\[4\]\" stuck at GND" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 25 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out_Hhz\[5\] GND " "Warning: Pin \"out_Hhz\[5\]\" stuck at GND" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 25 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out_Hhz\[6\] VCC " "Warning: Pin \"out_Hhz\[6\]\" stuck at VCC" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 25 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out_Hlz\[0\] GND " "Warning: Pin \"out_Hlz\[0\]\" stuck at GND" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 26 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out_Hlz\[1\] GND " "Warning: Pin \"out_Hlz\[1\]\" stuck at GND" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 26 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out_Hlz\[2\] GND " "Warning: Pin \"out_Hlz\[2\]\" stuck at GND" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 26 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out_Hlz\[3\] GND " "Warning: Pin \"out_Hlz\[3\]\" stuck at GND" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 26 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out_Hlz\[4\] GND " "Warning: Pin \"out_Hlz\[4\]\" stuck at GND" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 26 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out_Hlz\[5\] GND " "Warning: Pin \"out_Hlz\[5\]\" stuck at GND" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 26 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out_Hlz\[6\] VCC " "Warning: Pin \"out_Hlz\[6\]\" stuck at VCC" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 26 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "led8 GND " "Warning: Pin \"led8\" stuck at GND" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 18 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "RW GND " "Warning: Pin \"RW\" stuck at GND" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 36 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_ON VCC " "Warning: Pin \"LCD_ON\" stuck at VCC" {  } { { "fzyDigital.v" "" { Text "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.v" 36 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "569 " "Info: Implemented 569 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "15 " "Info: Implemented 15 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "79 " "Info: Implemented 79 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "475 " "Info: Implemented 475 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 90 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 21 11:22:38 2018 " "Info: Processing ended: Sat Jul 21 11:22:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.map.smsg " "Info: Generated suppressed messages file C:/fuujiro/fuujiroCode/verilog/fzy-digital/fzyDigital.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0}
