// Seed: 1778591555
module module_0;
  always id_1 <= id_1;
  initial
  `define pp_2 0
  always $display(`pp_2, id_1, `pp_2);
endmodule
module module_1 (
    output supply0 id_0,
    input  supply1 id_1
);
  id_3 :
  assert property (@(id_3 or -1 or 1 or id_1) id_1) $display(-1'b0);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_4;
endmodule
module module_2 (
    input  wire  id_0,
    input  uwire id_1,
    id_21,
    output tri0  id_2,
    output uwire id_3,
    input  uwire id_4,
    output wor   id_5,
    output tri0  id_6,
    input  wor   id_7,
    input  tri1  id_8,
    output tri0  id_9,
    output uwire id_10,
    output wire  id_11,
    output tri0  id_12,
    output uwire id_13,
    inout  tri0  id_14,
    input  tri   id_15,
    output wire  id_16,
    output tri   id_17,
    input  uwire id_18,
    output tri1  id_19
);
  module_0 modCall_1 ();
endmodule
