$date
2024-09-28T15:12+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module Imem $end
 $var wire 32 " io_out $end
 $var wire 30 $ _T $end
 $var wire 32 & io_data_in $end
 $var wire 32 ' io_address $end
 $var wire 1 * io_enable $end
 $var wire 32 , memory $end
 $var wire 1 . clock $end
 $var wire 1 6 reset $end
  $scope module memory $end
   $var wire 32 2 MPORT $end
    $scope module io_out_MPORT $end
     $var wire 1 ! clk $end
     $var wire 32 # data $end
     $var wire 1 / en $end
     $var wire 8 5 addr $end
    $upscope $end
    $scope module MPORT $end
     $var wire 32 % data $end
     $var wire 1 ( en $end
     $var wire 8 ) pipeline_addr_0 $end
     $var wire 1 + clk $end
     $var wire 1 - mask $end
     $var wire 1 0 pipeline_valid_0 $end
     $var wire 1 1 valid $end
     $var wire 32 3 pipeline_data_0 $end
     $var wire 8 4 addr $end
    $upscope $end
  $upscope $end
$upscope $end
$enddefinitions $end
$dumpvars
b00000000000000000000000000000000 &
b00000000000000000000000000000000 '
b00000000 )
0.
1-
06
0!
00
b00000000000000000000000000000000 "
0(
b00000000000000000000000000000000 #
01
b000000000000000000000000000000 $
1/
0*
b00000000000000000000000000000000 2
b00000000 4
0+
b00000000000000000000000000000000 3
b00000000 5
b00000000000000000000000010010011 ,
b00000000000000000000000000000000 %
$end
#0
b00000000000000000000000010010011 "
b00000000000000000000000010010011 #
16
#1
1!
1.
1+
#6
0!
0.
06
0+
#11
1!
1.
1+
#16
0.
