{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682698660708 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682698660709 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 09:17:40 2023 " "Processing started: Fri Apr 28 09:17:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682698660709 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1682698660709 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MCycMIPS32 -c MCycMIPS32_top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off MCycMIPS32 -c MCycMIPS32_top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1682698660709 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Design Software" 0 -1 1682698661141 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1682698661182 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1682698661182 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "_OP_JR SourceCode/MyDefines.v 123 MyDefines.v(124) " "Verilog HDL macro warning at MyDefines.v(124): overriding existing definition for macro \"_OP_JR\", which was defined in \"SourceCode/MyDefines.v\", line 123" {  } { { "SourceCode/MyDefines.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/MyDefines.v" 124 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Design Software" 0 -1 1682698668322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/outputcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/outputcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 outputControl " "Found entity 1: outputControl" {  } { { "SourceCode/outputControl.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/outputControl.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682698668326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682698668326 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "_OP_JR SourceCode/MyDefines.v 123 MyDefines.v(123) " "Verilog HDL macro warning at MyDefines.v(123): overriding existing definition for macro \"_OP_JR\", which was defined in \"SourceCode/MyDefines.v\", line 123" {  } { { "SourceCode/MyDefines.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/MyDefines.v" 123 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Design Software" 0 -1 1682698668330 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "_OP_JR SourceCode/MyDefines.v 123 MyDefines.v(124) " "Verilog HDL macro warning at MyDefines.v(124): overriding existing definition for macro \"_OP_JR\", which was defined in \"SourceCode/MyDefines.v\", line 123" {  } { { "SourceCode/MyDefines.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/MyDefines.v" 124 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Design Software" 0 -1 1682698668330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/mydefines.v 0 0 " "Found 0 design units, including 0 entities, in source file sourcecode/mydefines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682698668331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/signext.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/signext.v" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "SourceCode/signext.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/signext.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682698668334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682698668334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/shiftleft2.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/shiftleft2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft2 " "Found entity 1: shiftLeft2" {  } { { "SourceCode/shiftLeft2.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/shiftLeft2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682698668336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682698668336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "SourceCode/RegisterFile.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682698668337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682698668337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "SourceCode/PC.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682698668340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682698668340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/mux2to1_32.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/mux2to1_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_32 " "Found entity 1: mux2to1_32" {  } { { "SourceCode/mux2to1_32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/mux2to1_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682698668342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682698668342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/id.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/id.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "SourceCode/ID.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682698668344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682698668344 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "_OP_JR SourceCode/MyDefines.v 123 MyDefines.v(123) " "Verilog HDL macro warning at MyDefines.v(123): overriding existing definition for macro \"_OP_JR\", which was defined in \"SourceCode/MyDefines.v\", line 123" {  } { { "SourceCode/MyDefines.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/MyDefines.v" 123 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Design Software" 0 -1 1682698668347 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "_OP_JR SourceCode/MyDefines.v 123 MyDefines.v(124) " "Verilog HDL macro warning at MyDefines.v(124): overriding existing definition for macro \"_OP_JR\", which was defined in \"SourceCode/MyDefines.v\", line 123" {  } { { "SourceCode/MyDefines.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/MyDefines.v" 124 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Design Software" 0 -1 1682698668347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "SourceCode/ALU.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682698668348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682698668348 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "M21 MCycMIPS32_top.v(104) " "Verilog HDL Declaration error at MCycMIPS32_top.v(104): identifier \"M21\" is already declared in the present scope" {  } { { "SourceCode/MCycMIPS32_top.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/MCycMIPS32_top.v" 104 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1682698668349 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "MCycMIPS32_top MCycMIPS32_top.v(1) " "Ignored design unit \"MCycMIPS32_top\" at MCycMIPS32_top.v(1) due to previous errors" {  } { { "SourceCode/MCycMIPS32_top.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/MCycMIPS32_top.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1682698668350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/mcycmips32_top.v 0 0 " "Found 0 design units, including 0 entities, in source file sourcecode/mcycmips32_top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682698668350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/zeroextimm.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/zeroextimm.v" { { "Info" "ISGN_ENTITY_NAME" "1 zeroExtImm " "Found entity 1: zeroExtImm" {  } { { "SourceCode/zeroExtImm.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/zeroExtImm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682698668352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682698668352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/shiftright2.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/shiftright2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRight2 " "Found entity 1: shiftRight2" {  } { { "SourceCode/shiftRight2.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/shiftRight2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682698668354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682698668354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/mux8to1_32.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/mux8to1_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8to1_32 " "Found entity 1: mux8to1_32" {  } { { "SourceCode/mux8to1_32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/mux8to1_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682698668355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682698668355 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "do reg32.v(5) " "Verilog HDL Declaration warning at reg32.v(5): \"do\" is SystemVerilog-2005 keyword" {  } { { "SourceCode/reg32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/reg32.v" 5 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Design Software" 0 -1 1682698668357 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "do reg32.v(7) " "Verilog HDL Declaration warning at reg32.v(7): \"do\" is SystemVerilog-2005 keyword" {  } { { "SourceCode/reg32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/reg32.v" 7 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Design Software" 0 -1 1682698668358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "SourceCode/reg32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/reg32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682698668358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682698668358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/bit_extender_4.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/bit_extender_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_extender_4 " "Found entity 1: bit_extender_4" {  } { { "SourceCode/bit_extender_4.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/bit_extender_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682698668359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682698668359 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "do shiftleft2_26.v(3) " "Verilog HDL Declaration warning at shiftleft2_26.v(3): \"do\" is SystemVerilog-2005 keyword" {  } { { "SourceCode/shiftleft2_26.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/shiftleft2_26.v" 3 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Design Software" 0 -1 1682698668361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/shiftleft2_26.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/shiftleft2_26.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftleft2_26 " "Found entity 1: shiftleft2_26" {  } { { "SourceCode/shiftleft2_26.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/shiftleft2_26.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682698668361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682698668361 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "_OP_JR SourceCode/MyDefines.v 123 MyDefines.v(123) " "Verilog HDL macro warning at MyDefines.v(123): overriding existing definition for macro \"_OP_JR\", which was defined in \"SourceCode/MyDefines.v\", line 123" {  } { { "SourceCode/MyDefines.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/MyDefines.v" 123 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Design Software" 0 -1 1682698668365 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "_OP_JR SourceCode/MyDefines.v 123 MyDefines.v(124) " "Verilog HDL macro warning at MyDefines.v(124): overriding existing definition for macro \"_OP_JR\", which was defined in \"SourceCode/MyDefines.v\", line 123" {  } { { "SourceCode/MyDefines.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/MyDefines.v" 124 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Design Software" 0 -1 1682698668365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/control.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "SourceCode/control.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682698668366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682698668366 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 11 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682698668382 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 28 09:17:48 2023 " "Processing ended: Fri Apr 28 09:17:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682698668382 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682698668382 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682698668382 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1682698668382 ""}
