
Hydra_Telemetry_System_2020_v1_CubeIDE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ed78  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000888  0800ef48  0800ef48  0001ef48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f7d0  0800f7d0  000200cc  2**0
                  CONTENTS
  4 .ARM          00000008  0800f7d0  0800f7d0  0001f7d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f7d8  0800f7d8  000200cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f7d8  0800f7d8  0001f7d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f7dc  0800f7dc  0001f7dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000cc  20000000  0800f7e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008ef0  200000cc  0800f8ac  000200cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20008fbc  0800f8ac  00028fbc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000218c3  00000000  00000000  000200fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004217  00000000  00000000  000419bf  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001940  00000000  00000000  00045bd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001740  00000000  00000000  00047518  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00024bdd  00000000  00000000  00048c58  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000165ce  00000000  00000000  0006d835  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d2b68  00000000  00000000  00083e03  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0015696b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006fec  00000000  00000000  001569e8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000cc 	.word	0x200000cc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800ef30 	.word	0x0800ef30

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000d0 	.word	0x200000d0
 800020c:	0800ef30 	.word	0x0800ef30

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2uiz>:
 8000b98:	004a      	lsls	r2, r1, #1
 8000b9a:	d211      	bcs.n	8000bc0 <__aeabi_d2uiz+0x28>
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d211      	bcs.n	8000bc6 <__aeabi_d2uiz+0x2e>
 8000ba2:	d50d      	bpl.n	8000bc0 <__aeabi_d2uiz+0x28>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d40e      	bmi.n	8000bcc <__aeabi_d2uiz+0x34>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	fa23 f002 	lsr.w	r0, r3, r2
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bca:	d102      	bne.n	8000bd2 <__aeabi_d2uiz+0x3a>
 8000bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8000bd0:	4770      	bx	lr
 8000bd2:	f04f 0000 	mov.w	r0, #0
 8000bd6:	4770      	bx	lr

08000bd8 <__aeabi_d2f>:
 8000bd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000be0:	bf24      	itt	cs
 8000be2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000be6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bea:	d90d      	bls.n	8000c08 <__aeabi_d2f+0x30>
 8000bec:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c00:	bf08      	it	eq
 8000c02:	f020 0001 	biceq.w	r0, r0, #1
 8000c06:	4770      	bx	lr
 8000c08:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c0c:	d121      	bne.n	8000c52 <__aeabi_d2f+0x7a>
 8000c0e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c12:	bfbc      	itt	lt
 8000c14:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c18:	4770      	bxlt	lr
 8000c1a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c22:	f1c2 0218 	rsb	r2, r2, #24
 8000c26:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c32:	bf18      	it	ne
 8000c34:	f040 0001 	orrne.w	r0, r0, #1
 8000c38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c44:	ea40 000c 	orr.w	r0, r0, ip
 8000c48:	fa23 f302 	lsr.w	r3, r3, r2
 8000c4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c50:	e7cc      	b.n	8000bec <__aeabi_d2f+0x14>
 8000c52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c56:	d107      	bne.n	8000c68 <__aeabi_d2f+0x90>
 8000c58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c5c:	bf1e      	ittt	ne
 8000c5e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c62:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c66:	4770      	bxne	lr
 8000c68:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c6c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_uldivmod>:
 8000c78:	b953      	cbnz	r3, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7a:	b94a      	cbnz	r2, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	bf1c      	itt	ne
 8000c84:	f04f 31ff 	movne.w	r1, #4294967295
 8000c88:	f04f 30ff 	movne.w	r0, #4294967295
 8000c8c:	f000 b972 	b.w	8000f74 <__aeabi_idiv0>
 8000c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c98:	f000 f806 	bl	8000ca8 <__udivmoddi4>
 8000c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca4:	b004      	add	sp, #16
 8000ca6:	4770      	bx	lr

08000ca8 <__udivmoddi4>:
 8000ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cac:	9e08      	ldr	r6, [sp, #32]
 8000cae:	4604      	mov	r4, r0
 8000cb0:	4688      	mov	r8, r1
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d14b      	bne.n	8000d4e <__udivmoddi4+0xa6>
 8000cb6:	428a      	cmp	r2, r1
 8000cb8:	4615      	mov	r5, r2
 8000cba:	d967      	bls.n	8000d8c <__udivmoddi4+0xe4>
 8000cbc:	fab2 f282 	clz	r2, r2
 8000cc0:	b14a      	cbz	r2, 8000cd6 <__udivmoddi4+0x2e>
 8000cc2:	f1c2 0720 	rsb	r7, r2, #32
 8000cc6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cca:	fa20 f707 	lsr.w	r7, r0, r7
 8000cce:	4095      	lsls	r5, r2
 8000cd0:	ea47 0803 	orr.w	r8, r7, r3
 8000cd4:	4094      	lsls	r4, r2
 8000cd6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cda:	0c23      	lsrs	r3, r4, #16
 8000cdc:	fbb8 f7fe 	udiv	r7, r8, lr
 8000ce0:	fa1f fc85 	uxth.w	ip, r5
 8000ce4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000ce8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cec:	fb07 f10c 	mul.w	r1, r7, ip
 8000cf0:	4299      	cmp	r1, r3
 8000cf2:	d909      	bls.n	8000d08 <__udivmoddi4+0x60>
 8000cf4:	18eb      	adds	r3, r5, r3
 8000cf6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cfa:	f080 811b 	bcs.w	8000f34 <__udivmoddi4+0x28c>
 8000cfe:	4299      	cmp	r1, r3
 8000d00:	f240 8118 	bls.w	8000f34 <__udivmoddi4+0x28c>
 8000d04:	3f02      	subs	r7, #2
 8000d06:	442b      	add	r3, r5
 8000d08:	1a5b      	subs	r3, r3, r1
 8000d0a:	b2a4      	uxth	r4, r4
 8000d0c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d10:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d14:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d18:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d1c:	45a4      	cmp	ip, r4
 8000d1e:	d909      	bls.n	8000d34 <__udivmoddi4+0x8c>
 8000d20:	192c      	adds	r4, r5, r4
 8000d22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d26:	f080 8107 	bcs.w	8000f38 <__udivmoddi4+0x290>
 8000d2a:	45a4      	cmp	ip, r4
 8000d2c:	f240 8104 	bls.w	8000f38 <__udivmoddi4+0x290>
 8000d30:	3802      	subs	r0, #2
 8000d32:	442c      	add	r4, r5
 8000d34:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d38:	eba4 040c 	sub.w	r4, r4, ip
 8000d3c:	2700      	movs	r7, #0
 8000d3e:	b11e      	cbz	r6, 8000d48 <__udivmoddi4+0xa0>
 8000d40:	40d4      	lsrs	r4, r2
 8000d42:	2300      	movs	r3, #0
 8000d44:	e9c6 4300 	strd	r4, r3, [r6]
 8000d48:	4639      	mov	r1, r7
 8000d4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d909      	bls.n	8000d66 <__udivmoddi4+0xbe>
 8000d52:	2e00      	cmp	r6, #0
 8000d54:	f000 80eb 	beq.w	8000f2e <__udivmoddi4+0x286>
 8000d58:	2700      	movs	r7, #0
 8000d5a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d5e:	4638      	mov	r0, r7
 8000d60:	4639      	mov	r1, r7
 8000d62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d66:	fab3 f783 	clz	r7, r3
 8000d6a:	2f00      	cmp	r7, #0
 8000d6c:	d147      	bne.n	8000dfe <__udivmoddi4+0x156>
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d302      	bcc.n	8000d78 <__udivmoddi4+0xd0>
 8000d72:	4282      	cmp	r2, r0
 8000d74:	f200 80fa 	bhi.w	8000f6c <__udivmoddi4+0x2c4>
 8000d78:	1a84      	subs	r4, r0, r2
 8000d7a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d7e:	2001      	movs	r0, #1
 8000d80:	4698      	mov	r8, r3
 8000d82:	2e00      	cmp	r6, #0
 8000d84:	d0e0      	beq.n	8000d48 <__udivmoddi4+0xa0>
 8000d86:	e9c6 4800 	strd	r4, r8, [r6]
 8000d8a:	e7dd      	b.n	8000d48 <__udivmoddi4+0xa0>
 8000d8c:	b902      	cbnz	r2, 8000d90 <__udivmoddi4+0xe8>
 8000d8e:	deff      	udf	#255	; 0xff
 8000d90:	fab2 f282 	clz	r2, r2
 8000d94:	2a00      	cmp	r2, #0
 8000d96:	f040 808f 	bne.w	8000eb8 <__udivmoddi4+0x210>
 8000d9a:	1b49      	subs	r1, r1, r5
 8000d9c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000da0:	fa1f f885 	uxth.w	r8, r5
 8000da4:	2701      	movs	r7, #1
 8000da6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000daa:	0c23      	lsrs	r3, r4, #16
 8000dac:	fb0e 111c 	mls	r1, lr, ip, r1
 8000db0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000db4:	fb08 f10c 	mul.w	r1, r8, ip
 8000db8:	4299      	cmp	r1, r3
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x124>
 8000dbc:	18eb      	adds	r3, r5, r3
 8000dbe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x122>
 8000dc4:	4299      	cmp	r1, r3
 8000dc6:	f200 80cd 	bhi.w	8000f64 <__udivmoddi4+0x2bc>
 8000dca:	4684      	mov	ip, r0
 8000dcc:	1a59      	subs	r1, r3, r1
 8000dce:	b2a3      	uxth	r3, r4
 8000dd0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000dd4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000dd8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000ddc:	fb08 f800 	mul.w	r8, r8, r0
 8000de0:	45a0      	cmp	r8, r4
 8000de2:	d907      	bls.n	8000df4 <__udivmoddi4+0x14c>
 8000de4:	192c      	adds	r4, r5, r4
 8000de6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dea:	d202      	bcs.n	8000df2 <__udivmoddi4+0x14a>
 8000dec:	45a0      	cmp	r8, r4
 8000dee:	f200 80b6 	bhi.w	8000f5e <__udivmoddi4+0x2b6>
 8000df2:	4618      	mov	r0, r3
 8000df4:	eba4 0408 	sub.w	r4, r4, r8
 8000df8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dfc:	e79f      	b.n	8000d3e <__udivmoddi4+0x96>
 8000dfe:	f1c7 0c20 	rsb	ip, r7, #32
 8000e02:	40bb      	lsls	r3, r7
 8000e04:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e08:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e0c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e10:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e14:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e18:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e1c:	4325      	orrs	r5, r4
 8000e1e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e22:	0c2c      	lsrs	r4, r5, #16
 8000e24:	fb08 3319 	mls	r3, r8, r9, r3
 8000e28:	fa1f fa8e 	uxth.w	sl, lr
 8000e2c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e30:	fb09 f40a 	mul.w	r4, r9, sl
 8000e34:	429c      	cmp	r4, r3
 8000e36:	fa02 f207 	lsl.w	r2, r2, r7
 8000e3a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e3e:	d90b      	bls.n	8000e58 <__udivmoddi4+0x1b0>
 8000e40:	eb1e 0303 	adds.w	r3, lr, r3
 8000e44:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e48:	f080 8087 	bcs.w	8000f5a <__udivmoddi4+0x2b2>
 8000e4c:	429c      	cmp	r4, r3
 8000e4e:	f240 8084 	bls.w	8000f5a <__udivmoddi4+0x2b2>
 8000e52:	f1a9 0902 	sub.w	r9, r9, #2
 8000e56:	4473      	add	r3, lr
 8000e58:	1b1b      	subs	r3, r3, r4
 8000e5a:	b2ad      	uxth	r5, r5
 8000e5c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e60:	fb08 3310 	mls	r3, r8, r0, r3
 8000e64:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e68:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e6c:	45a2      	cmp	sl, r4
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x1da>
 8000e70:	eb1e 0404 	adds.w	r4, lr, r4
 8000e74:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e78:	d26b      	bcs.n	8000f52 <__udivmoddi4+0x2aa>
 8000e7a:	45a2      	cmp	sl, r4
 8000e7c:	d969      	bls.n	8000f52 <__udivmoddi4+0x2aa>
 8000e7e:	3802      	subs	r0, #2
 8000e80:	4474      	add	r4, lr
 8000e82:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e86:	fba0 8902 	umull	r8, r9, r0, r2
 8000e8a:	eba4 040a 	sub.w	r4, r4, sl
 8000e8e:	454c      	cmp	r4, r9
 8000e90:	46c2      	mov	sl, r8
 8000e92:	464b      	mov	r3, r9
 8000e94:	d354      	bcc.n	8000f40 <__udivmoddi4+0x298>
 8000e96:	d051      	beq.n	8000f3c <__udivmoddi4+0x294>
 8000e98:	2e00      	cmp	r6, #0
 8000e9a:	d069      	beq.n	8000f70 <__udivmoddi4+0x2c8>
 8000e9c:	ebb1 050a 	subs.w	r5, r1, sl
 8000ea0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ea4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ea8:	40fd      	lsrs	r5, r7
 8000eaa:	40fc      	lsrs	r4, r7
 8000eac:	ea4c 0505 	orr.w	r5, ip, r5
 8000eb0:	e9c6 5400 	strd	r5, r4, [r6]
 8000eb4:	2700      	movs	r7, #0
 8000eb6:	e747      	b.n	8000d48 <__udivmoddi4+0xa0>
 8000eb8:	f1c2 0320 	rsb	r3, r2, #32
 8000ebc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ec0:	4095      	lsls	r5, r2
 8000ec2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ec6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eca:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ece:	4338      	orrs	r0, r7
 8000ed0:	0c01      	lsrs	r1, r0, #16
 8000ed2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ed6:	fa1f f885 	uxth.w	r8, r5
 8000eda:	fb0e 3317 	mls	r3, lr, r7, r3
 8000ede:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee2:	fb07 f308 	mul.w	r3, r7, r8
 8000ee6:	428b      	cmp	r3, r1
 8000ee8:	fa04 f402 	lsl.w	r4, r4, r2
 8000eec:	d907      	bls.n	8000efe <__udivmoddi4+0x256>
 8000eee:	1869      	adds	r1, r5, r1
 8000ef0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ef4:	d22f      	bcs.n	8000f56 <__udivmoddi4+0x2ae>
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	d92d      	bls.n	8000f56 <__udivmoddi4+0x2ae>
 8000efa:	3f02      	subs	r7, #2
 8000efc:	4429      	add	r1, r5
 8000efe:	1acb      	subs	r3, r1, r3
 8000f00:	b281      	uxth	r1, r0
 8000f02:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f06:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f0a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f0e:	fb00 f308 	mul.w	r3, r0, r8
 8000f12:	428b      	cmp	r3, r1
 8000f14:	d907      	bls.n	8000f26 <__udivmoddi4+0x27e>
 8000f16:	1869      	adds	r1, r5, r1
 8000f18:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f1c:	d217      	bcs.n	8000f4e <__udivmoddi4+0x2a6>
 8000f1e:	428b      	cmp	r3, r1
 8000f20:	d915      	bls.n	8000f4e <__udivmoddi4+0x2a6>
 8000f22:	3802      	subs	r0, #2
 8000f24:	4429      	add	r1, r5
 8000f26:	1ac9      	subs	r1, r1, r3
 8000f28:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f2c:	e73b      	b.n	8000da6 <__udivmoddi4+0xfe>
 8000f2e:	4637      	mov	r7, r6
 8000f30:	4630      	mov	r0, r6
 8000f32:	e709      	b.n	8000d48 <__udivmoddi4+0xa0>
 8000f34:	4607      	mov	r7, r0
 8000f36:	e6e7      	b.n	8000d08 <__udivmoddi4+0x60>
 8000f38:	4618      	mov	r0, r3
 8000f3a:	e6fb      	b.n	8000d34 <__udivmoddi4+0x8c>
 8000f3c:	4541      	cmp	r1, r8
 8000f3e:	d2ab      	bcs.n	8000e98 <__udivmoddi4+0x1f0>
 8000f40:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f44:	eb69 020e 	sbc.w	r2, r9, lr
 8000f48:	3801      	subs	r0, #1
 8000f4a:	4613      	mov	r3, r2
 8000f4c:	e7a4      	b.n	8000e98 <__udivmoddi4+0x1f0>
 8000f4e:	4660      	mov	r0, ip
 8000f50:	e7e9      	b.n	8000f26 <__udivmoddi4+0x27e>
 8000f52:	4618      	mov	r0, r3
 8000f54:	e795      	b.n	8000e82 <__udivmoddi4+0x1da>
 8000f56:	4667      	mov	r7, ip
 8000f58:	e7d1      	b.n	8000efe <__udivmoddi4+0x256>
 8000f5a:	4681      	mov	r9, r0
 8000f5c:	e77c      	b.n	8000e58 <__udivmoddi4+0x1b0>
 8000f5e:	3802      	subs	r0, #2
 8000f60:	442c      	add	r4, r5
 8000f62:	e747      	b.n	8000df4 <__udivmoddi4+0x14c>
 8000f64:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f68:	442b      	add	r3, r5
 8000f6a:	e72f      	b.n	8000dcc <__udivmoddi4+0x124>
 8000f6c:	4638      	mov	r0, r7
 8000f6e:	e708      	b.n	8000d82 <__udivmoddi4+0xda>
 8000f70:	4637      	mov	r7, r6
 8000f72:	e6e9      	b.n	8000d48 <__udivmoddi4+0xa0>

08000f74 <__aeabi_idiv0>:
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop

08000f78 <AESK_CAN_Init>:
 */

#include <AESK_CAN_Library.h>

CAN_ErrorState AESK_CAN_Init( AESK_CAN_Struct *can_struct, uint32_t activateInterrupt)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 8000f80:	6039      	str	r1, [r7, #0]

	 // can_struct->hcan = hcan;

	  if(HAL_CAN_ActivateNotification((can_struct->hcan), activateInterrupt) != HAL_OK)
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	6839      	ldr	r1, [r7, #0]
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f004 fc2a 	bl	80057e2 <HAL_CAN_ActivateNotification>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d001      	beq.n	8000f98 <AESK_CAN_Init+0x20>
	  {
		  return CAN_Error;
 8000f94:	2300      	movs	r3, #0
 8000f96:	e00a      	b.n	8000fae <AESK_CAN_Init+0x36>
	  }


	  if(HAL_CAN_Start((can_struct->hcan)) != HAL_OK)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f004 f9ef 	bl	8005380 <HAL_CAN_Start>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d001      	beq.n	8000fac <AESK_CAN_Init+0x34>
	  {
		  return CAN_Error;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	e000      	b.n	8000fae <AESK_CAN_Init+0x36>
	  }

	  return CAN_OK;
 8000fac:	2301      	movs	r3, #1
}
 8000fae:	4618      	mov	r0, r3
 8000fb0:	3708      	adds	r7, #8
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}

08000fb6 <AESK_CAN_ExtIDMaskFilterConfiguration>:
	return CAN_OK;
}

CAN_ErrorState AESK_CAN_ExtIDMaskFilterConfiguration(AESK_CAN_Struct *can_struct, uint32_t filterAddress,
									   uint32_t filterMaskAddress, uint32_t FIFOSelect, uint32_t filterBank)
{
 8000fb6:	b580      	push	{r7, lr}
 8000fb8:	b084      	sub	sp, #16
 8000fba:	af00      	add	r7, sp, #0
 8000fbc:	60f8      	str	r0, [r7, #12]
 8000fbe:	60b9      	str	r1, [r7, #8]
 8000fc0:	607a      	str	r2, [r7, #4]
 8000fc2:	603b      	str	r3, [r7, #0]
	can_struct->sConfig.FilterActivation = CAN_FILTER_ENABLE;
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	659a      	str	r2, [r3, #88]	; 0x58
	can_struct->sConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	2200      	movs	r2, #0
 8000fce:	651a      	str	r2, [r3, #80]	; 0x50
	can_struct->sConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	655a      	str	r2, [r3, #84]	; 0x54
	can_struct->sConfig.FilterBank = filterBank;
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	69ba      	ldr	r2, [r7, #24]
 8000fda:	64da      	str	r2, [r3, #76]	; 0x4c
	can_struct->sConfig.FilterIdHigh = (uint16_t)(filterAddress >> 13);
 8000fdc:	68bb      	ldr	r3, [r7, #8]
 8000fde:	0b5b      	lsrs	r3, r3, #13
 8000fe0:	b29b      	uxth	r3, r3
 8000fe2:	461a      	mov	r2, r3
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	639a      	str	r2, [r3, #56]	; 0x38
	can_struct->sConfig.FilterIdLow = (uint16_t)(filterAddress << 3) | CAN_IDE_32;
 8000fe8:	68bb      	ldr	r3, [r7, #8]
 8000fea:	b29b      	uxth	r3, r3
 8000fec:	00db      	lsls	r3, r3, #3
 8000fee:	b29b      	uxth	r3, r3
 8000ff0:	f043 0304 	orr.w	r3, r3, #4
 8000ff4:	b29b      	uxth	r3, r3
 8000ff6:	461a      	mov	r2, r3
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	63da      	str	r2, [r3, #60]	; 0x3c
	can_struct->sConfig.FilterMaskIdHigh = (uint16_t)(filterMaskAddress >> 13);
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	0b5b      	lsrs	r3, r3, #13
 8001000:	b29b      	uxth	r3, r3
 8001002:	461a      	mov	r2, r3
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	641a      	str	r2, [r3, #64]	; 0x40
	can_struct->sConfig.FilterMaskIdLow = (uint16_t)(filterMaskAddress << 3) | CAN_IDE_32;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	b29b      	uxth	r3, r3
 800100c:	00db      	lsls	r3, r3, #3
 800100e:	b29b      	uxth	r3, r3
 8001010:	f043 0304 	orr.w	r3, r3, #4
 8001014:	b29b      	uxth	r3, r3
 8001016:	461a      	mov	r2, r3
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	645a      	str	r2, [r3, #68]	; 0x44
	can_struct->sConfig.FilterFIFOAssignment = FIFOSelect;
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	683a      	ldr	r2, [r7, #0]
 8001020:	649a      	str	r2, [r3, #72]	; 0x48

	if(HAL_CAN_ConfigFilter((can_struct->hcan), &(can_struct->sConfig)) != HAL_OK)
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	681a      	ldr	r2, [r3, #0]
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	3338      	adds	r3, #56	; 0x38
 800102a:	4619      	mov	r1, r3
 800102c:	4610      	mov	r0, r2
 800102e:	f004 f8c7 	bl	80051c0 <HAL_CAN_ConfigFilter>
 8001032:	4603      	mov	r3, r0
 8001034:	2b00      	cmp	r3, #0
 8001036:	d001      	beq.n	800103c <AESK_CAN_ExtIDMaskFilterConfiguration+0x86>
	{
		return CAN_Error;
 8001038:	2300      	movs	r3, #0
 800103a:	e000      	b.n	800103e <AESK_CAN_ExtIDMaskFilterConfiguration+0x88>
	}

	return CAN_OK;
 800103c:	2301      	movs	r3, #1
}
 800103e:	4618      	mov	r0, r3
 8001040:	3710      	adds	r7, #16
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}

08001046 <AESK_CAN_SendExtIDMessage>:

	return CAN_OK;
}

CAN_ErrorState AESK_CAN_SendExtIDMessage(AESK_CAN_Struct *can_struct, uint32_t address, uint8_t *transmitBuf, uint32_t size)
{
 8001046:	b580      	push	{r7, lr}
 8001048:	b084      	sub	sp, #16
 800104a:	af00      	add	r7, sp, #0
 800104c:	60f8      	str	r0, [r7, #12]
 800104e:	60b9      	str	r1, [r7, #8]
 8001050:	607a      	str	r2, [r7, #4]
 8001052:	603b      	str	r3, [r7, #0]
	can_struct->txMsg.ExtId = address;//////////
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	68ba      	ldr	r2, [r7, #8]
 8001058:	609a      	str	r2, [r3, #8]
	can_struct->txMsg.IDE = CAN_ID_EXT;//////
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	2204      	movs	r2, #4
 800105e:	60da      	str	r2, [r3, #12]
	can_struct->txMsg.RTR = CAN_RTR_DATA;///////
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	2200      	movs	r2, #0
 8001064:	611a      	str	r2, [r3, #16]
	can_struct->txMsg.DLC = size;////////////////
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	683a      	ldr	r2, [r7, #0]
 800106a:	615a      	str	r2, [r3, #20]

	if(HAL_CAN_AddTxMessage((can_struct->hcan), &(can_struct->txMsg), transmitBuf, &(can_struct->pTxMailbox)) != HAL_OK)
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	6818      	ldr	r0, [r3, #0]
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	1d19      	adds	r1, r3, #4
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	3360      	adds	r3, #96	; 0x60
 8001078:	687a      	ldr	r2, [r7, #4]
 800107a:	f004 f9c5 	bl	8005408 <HAL_CAN_AddTxMessage>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <AESK_CAN_SendExtIDMessage+0x42>
	{
		return CAN_TransmitError;
 8001084:	2302      	movs	r3, #2
 8001086:	e000      	b.n	800108a <AESK_CAN_SendExtIDMessage+0x44>
	}
	
	//while(HAL_CAN_IsTxMessagePending((can_struct->hcan), (can_struct->pTxMailbox)));
	return CAN_OK;
 8001088:	2301      	movs	r3, #1
}
 800108a:	4618      	mov	r0, r3
 800108c:	3710      	adds	r7, #16
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}

08001092 <AESK_CAN_ReadExtIDMessage>:
	
	return CAN_OK;
}

CAN_ErrorState AESK_CAN_ReadExtIDMessage(AESK_CAN_Struct *can_struct, uint32_t FIFOSelect)
{
 8001092:	b580      	push	{r7, lr}
 8001094:	b082      	sub	sp, #8
 8001096:	af00      	add	r7, sp, #0
 8001098:	6078      	str	r0, [r7, #4]
 800109a:	6039      	str	r1, [r7, #0]
	if(HAL_CAN_GetRxMessage((can_struct->hcan), FIFOSelect, &(can_struct->rxMsg), can_struct->receivedData) != HAL_OK)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	6818      	ldr	r0, [r3, #0]
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	f103 021c 	add.w	r2, r3, #28
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	3364      	adds	r3, #100	; 0x64
 80010aa:	6839      	ldr	r1, [r7, #0]
 80010ac:	f004 fa87 	bl	80055be <HAL_CAN_GetRxMessage>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <AESK_CAN_ReadExtIDMessage+0x28>
	{
		return CAN_ReceiveError;
 80010b6:	2303      	movs	r3, #3
 80010b8:	e000      	b.n	80010bc <AESK_CAN_ReadExtIDMessage+0x2a>
	}

		return CAN_OK;
 80010ba:	2301      	movs	r3, #1

}
 80010bc:	4618      	mov	r0, r3
 80010be:	3708      	adds	r7, #8
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}

080010c4 <AESK_CAN_Send_RingBuffer>:

			return CAN_OK;
}

CAN_ErrorState AESK_CAN_Send_RingBuffer(AESK_CAN_Struct *can_struct, AESK_Ring_Buffer* ring_buf, uint32_t address)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b08a      	sub	sp, #40	; 0x28
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	60f8      	str	r0, [r7, #12]
 80010cc:	60b9      	str	r1, [r7, #8]
 80010ce:	607a      	str	r2, [r7, #4]
	if(ring_buf->remainder_byte > 8)
 80010d0:	68bb      	ldr	r3, [r7, #8]
 80010d2:	f8b3 3804 	ldrh.w	r3, [r3, #2052]	; 0x804
 80010d6:	2b08      	cmp	r3, #8
 80010d8:	d923      	bls.n	8001122 <AESK_CAN_Send_RingBuffer+0x5e>
	{
		uint8_t temp_buf[8] = { 0 };
 80010da:	f107 031c 	add.w	r3, r7, #28
 80010de:	2200      	movs	r2, #0
 80010e0:	601a      	str	r2, [r3, #0]
 80010e2:	605a      	str	r2, [r3, #4]

		for(uint8_t i = 0; i < 8; i++)
 80010e4:	2300      	movs	r3, #0
 80010e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80010ea:	e00d      	b.n	8001108 <AESK_CAN_Send_RingBuffer+0x44>
		{
			Read_Byte_Ring_Buffer(ring_buf, &(temp_buf[i]));
 80010ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80010f0:	f107 021c 	add.w	r2, r7, #28
 80010f4:	4413      	add	r3, r2
 80010f6:	4619      	mov	r1, r3
 80010f8:	68b8      	ldr	r0, [r7, #8]
 80010fa:	f000 fdc8 	bl	8001c8e <Read_Byte_Ring_Buffer>
		for(uint8_t i = 0; i < 8; i++)
 80010fe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001102:	3301      	adds	r3, #1
 8001104:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001108:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800110c:	2b07      	cmp	r3, #7
 800110e:	d9ed      	bls.n	80010ec <AESK_CAN_Send_RingBuffer+0x28>
		}
		return AESK_CAN_SendExtIDMessage(can_struct, address, temp_buf, sizeof(temp_buf));
 8001110:	f107 021c 	add.w	r2, r7, #28
 8001114:	2308      	movs	r3, #8
 8001116:	6879      	ldr	r1, [r7, #4]
 8001118:	68f8      	ldr	r0, [r7, #12]
 800111a:	f7ff ff94 	bl	8001046 <AESK_CAN_SendExtIDMessage>
 800111e:	4603      	mov	r3, r0
 8001120:	e02c      	b.n	800117c <AESK_CAN_Send_RingBuffer+0xb8>

	}
	else
	{

		if(ring_buf->remainder_byte == 0)
 8001122:	68bb      	ldr	r3, [r7, #8]
 8001124:	f8b3 3804 	ldrh.w	r3, [r3, #2052]	; 0x804
 8001128:	2b00      	cmp	r3, #0
 800112a:	d102      	bne.n	8001132 <AESK_CAN_Send_RingBuffer+0x6e>
		{
			return CAN_BUFFER_MOD;
 800112c:	f04f 33ff 	mov.w	r3, #4294967295
 8001130:	e024      	b.n	800117c <AESK_CAN_Send_RingBuffer+0xb8>
		}

		uint8_t temp_buf[8] = { 0 };
 8001132:	f107 0314 	add.w	r3, r7, #20
 8001136:	2200      	movs	r2, #0
 8001138:	601a      	str	r2, [r3, #0]
 800113a:	605a      	str	r2, [r3, #4]
		uint8_t i = 0;
 800113c:	2300      	movs	r3, #0
 800113e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	    while(ring_buf->remainder_byte)
 8001142:	e00d      	b.n	8001160 <AESK_CAN_Send_RingBuffer+0x9c>
	    {
	    	Read_Byte_Ring_Buffer(ring_buf, &(temp_buf[i]));
 8001144:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001148:	f107 0214 	add.w	r2, r7, #20
 800114c:	4413      	add	r3, r2
 800114e:	4619      	mov	r1, r3
 8001150:	68b8      	ldr	r0, [r7, #8]
 8001152:	f000 fd9c 	bl	8001c8e <Read_Byte_Ring_Buffer>
	    	i++;
 8001156:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800115a:	3301      	adds	r3, #1
 800115c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	    while(ring_buf->remainder_byte)
 8001160:	68bb      	ldr	r3, [r7, #8]
 8001162:	f8b3 3804 	ldrh.w	r3, [r3, #2052]	; 0x804
 8001166:	2b00      	cmp	r3, #0
 8001168:	d1ec      	bne.n	8001144 <AESK_CAN_Send_RingBuffer+0x80>
	    }
	    return AESK_CAN_SendExtIDMessage(can_struct, address, temp_buf, i);
 800116a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800116e:	f107 0214 	add.w	r2, r7, #20
 8001172:	6879      	ldr	r1, [r7, #4]
 8001174:	68f8      	ldr	r0, [r7, #12]
 8001176:	f7ff ff66 	bl	8001046 <AESK_CAN_SendExtIDMessage>
 800117a:	4603      	mov	r3, r0
	}


}
 800117c:	4618      	mov	r0, r3
 800117e:	3728      	adds	r7, #40	; 0x28
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}

08001184 <AESK_UINT16toUINT8_LE>:
 *  		dizi[0] = 0x55;
 *  		dizi[1] = 0x45;
 *  		fonksiyonun k yukarda gsterildii gibi olur.
 */
void AESK_UINT16toUINT8_LE(uint16_t *packData, uint8_t *packBuf, uint16_t *index)
{
 8001184:	b480      	push	{r7}
 8001186:	b085      	sub	sp, #20
 8001188:	af00      	add	r7, sp, #0
 800118a:	60f8      	str	r0, [r7, #12]
 800118c:	60b9      	str	r1, [r7, #8]
 800118e:	607a      	str	r2, [r7, #4]
	packBuf[*index] = ((uint8_t*)packData)[0];
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	881b      	ldrh	r3, [r3, #0]
 8001194:	461a      	mov	r2, r3
 8001196:	68bb      	ldr	r3, [r7, #8]
 8001198:	4413      	add	r3, r2
 800119a:	68fa      	ldr	r2, [r7, #12]
 800119c:	7812      	ldrb	r2, [r2, #0]
 800119e:	701a      	strb	r2, [r3, #0]
	packBuf[(*index) + 1] = ((uint8_t*)packData)[1];
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	881b      	ldrh	r3, [r3, #0]
 80011a4:	3301      	adds	r3, #1
 80011a6:	68ba      	ldr	r2, [r7, #8]
 80011a8:	4413      	add	r3, r2
 80011aa:	68fa      	ldr	r2, [r7, #12]
 80011ac:	7852      	ldrb	r2, [r2, #1]
 80011ae:	701a      	strb	r2, [r3, #0]

	*index = *index + sizeof(uint16_t);
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	881b      	ldrh	r3, [r3, #0]
 80011b4:	3302      	adds	r3, #2
 80011b6:	b29a      	uxth	r2, r3
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	801a      	strh	r2, [r3, #0]
}
 80011bc:	bf00      	nop
 80011be:	3714      	adds	r7, #20
 80011c0:	46bd      	mov	sp, r7
 80011c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c6:	4770      	bx	lr

080011c8 <AESK_INT16toUINT8_LE>:
 *  		dizi[0] = 0x55;
 *  		dizi[1] = 0x45;
 *  		fonksiyonun k yukarda gsterildii gibi olur.
 */
void AESK_INT16toUINT8_LE(int16_t *packData, uint8_t *packBuf, uint16_t *index)
{
 80011c8:	b480      	push	{r7}
 80011ca:	b085      	sub	sp, #20
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	60f8      	str	r0, [r7, #12]
 80011d0:	60b9      	str	r1, [r7, #8]
 80011d2:	607a      	str	r2, [r7, #4]
	packBuf[*index] = ((uint8_t*)packData)[0];
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	881b      	ldrh	r3, [r3, #0]
 80011d8:	461a      	mov	r2, r3
 80011da:	68bb      	ldr	r3, [r7, #8]
 80011dc:	4413      	add	r3, r2
 80011de:	68fa      	ldr	r2, [r7, #12]
 80011e0:	7812      	ldrb	r2, [r2, #0]
 80011e2:	701a      	strb	r2, [r3, #0]
	packBuf[(*index) + 1] = ((uint8_t*)packData)[1];
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	881b      	ldrh	r3, [r3, #0]
 80011e8:	3301      	adds	r3, #1
 80011ea:	68ba      	ldr	r2, [r7, #8]
 80011ec:	4413      	add	r3, r2
 80011ee:	68fa      	ldr	r2, [r7, #12]
 80011f0:	7852      	ldrb	r2, [r2, #1]
 80011f2:	701a      	strb	r2, [r3, #0]

	*index = *index + sizeof(int16_t);
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	881b      	ldrh	r3, [r3, #0]
 80011f8:	3302      	adds	r3, #2
 80011fa:	b29a      	uxth	r2, r3
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	801a      	strh	r2, [r3, #0]
}
 8001200:	bf00      	nop
 8001202:	3714      	adds	r7, #20
 8001204:	46bd      	mov	sp, r7
 8001206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120a:	4770      	bx	lr

0800120c <AESK_UINT32toUINT8_LE>:
 *  		dizi[2] = 0x55;
 *  		dizi[3] = 0x45;
 *  		fonksiyonun k yukarda gsterildii gibi olur.
 */
void AESK_UINT32toUINT8_LE(uint32_t *packData, uint8_t *packBuf, uint16_t *index)
{
 800120c:	b480      	push	{r7}
 800120e:	b085      	sub	sp, #20
 8001210:	af00      	add	r7, sp, #0
 8001212:	60f8      	str	r0, [r7, #12]
 8001214:	60b9      	str	r1, [r7, #8]
 8001216:	607a      	str	r2, [r7, #4]
	packBuf[*index] = ((uint8_t*)packData)[0];
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	881b      	ldrh	r3, [r3, #0]
 800121c:	461a      	mov	r2, r3
 800121e:	68bb      	ldr	r3, [r7, #8]
 8001220:	4413      	add	r3, r2
 8001222:	68fa      	ldr	r2, [r7, #12]
 8001224:	7812      	ldrb	r2, [r2, #0]
 8001226:	701a      	strb	r2, [r3, #0]
	packBuf[(*index) + 1] = ((uint8_t*)packData)[1];
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	881b      	ldrh	r3, [r3, #0]
 800122c:	3301      	adds	r3, #1
 800122e:	68ba      	ldr	r2, [r7, #8]
 8001230:	4413      	add	r3, r2
 8001232:	68fa      	ldr	r2, [r7, #12]
 8001234:	7852      	ldrb	r2, [r2, #1]
 8001236:	701a      	strb	r2, [r3, #0]
	packBuf[(*index) + 2] = ((uint8_t*)packData)[2];
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	881b      	ldrh	r3, [r3, #0]
 800123c:	3302      	adds	r3, #2
 800123e:	68ba      	ldr	r2, [r7, #8]
 8001240:	4413      	add	r3, r2
 8001242:	68fa      	ldr	r2, [r7, #12]
 8001244:	7892      	ldrb	r2, [r2, #2]
 8001246:	701a      	strb	r2, [r3, #0]
	packBuf[(*index) + 3] = ((uint8_t*)packData)[3];
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	881b      	ldrh	r3, [r3, #0]
 800124c:	3303      	adds	r3, #3
 800124e:	68ba      	ldr	r2, [r7, #8]
 8001250:	4413      	add	r3, r2
 8001252:	68fa      	ldr	r2, [r7, #12]
 8001254:	78d2      	ldrb	r2, [r2, #3]
 8001256:	701a      	strb	r2, [r3, #0]

	*index = *index + sizeof(uint32_t);
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	881b      	ldrh	r3, [r3, #0]
 800125c:	3304      	adds	r3, #4
 800125e:	b29a      	uxth	r2, r3
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	801a      	strh	r2, [r3, #0]
}
 8001264:	bf00      	nop
 8001266:	3714      	adds	r7, #20
 8001268:	46bd      	mov	sp, r7
 800126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126e:	4770      	bx	lr

08001270 <AESK_UINT8toUINT8CODE>:

/***************************************  FLOAT64(DOUBLE) PACKAGE END *********************************************************/
/***************************************  UINT8 PACKAGE START *********************************************************/

void AESK_UINT8toUINT8CODE(uint8_t *packData, uint8_t *packBuf, uint16_t *index)
{
 8001270:	b480      	push	{r7}
 8001272:	b085      	sub	sp, #20
 8001274:	af00      	add	r7, sp, #0
 8001276:	60f8      	str	r0, [r7, #12]
 8001278:	60b9      	str	r1, [r7, #8]
 800127a:	607a      	str	r2, [r7, #4]
	packBuf[*index] = ((uint8_t*)packData)[0];
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	881b      	ldrh	r3, [r3, #0]
 8001280:	461a      	mov	r2, r3
 8001282:	68bb      	ldr	r3, [r7, #8]
 8001284:	4413      	add	r3, r2
 8001286:	68fa      	ldr	r2, [r7, #12]
 8001288:	7812      	ldrb	r2, [r2, #0]
 800128a:	701a      	strb	r2, [r3, #0]

	*index = *index + sizeof(uint8_t);
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	881b      	ldrh	r3, [r3, #0]
 8001290:	3301      	adds	r3, #1
 8001292:	b29a      	uxth	r2, r3
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	801a      	strh	r2, [r3, #0]
}
 8001298:	bf00      	nop
 800129a:	3714      	adds	r7, #20
 800129c:	46bd      	mov	sp, r7
 800129e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a2:	4770      	bx	lr

080012a4 <AESK_INT8toUINT8CODE>:

void AESK_INT8toUINT8CODE(int8_t *packData, uint8_t *packBuf, uint16_t *index)
{
 80012a4:	b480      	push	{r7}
 80012a6:	b085      	sub	sp, #20
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	60f8      	str	r0, [r7, #12]
 80012ac:	60b9      	str	r1, [r7, #8]
 80012ae:	607a      	str	r2, [r7, #4]
	packBuf[*index] = ((uint8_t*)packData)[0];
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	881b      	ldrh	r3, [r3, #0]
 80012b4:	461a      	mov	r2, r3
 80012b6:	68bb      	ldr	r3, [r7, #8]
 80012b8:	4413      	add	r3, r2
 80012ba:	68fa      	ldr	r2, [r7, #12]
 80012bc:	7812      	ldrb	r2, [r2, #0]
 80012be:	701a      	strb	r2, [r3, #0]

		*index = *index + sizeof(int8_t);
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	881b      	ldrh	r3, [r3, #0]
 80012c4:	3301      	adds	r3, #1
 80012c6:	b29a      	uxth	r2, r3
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	801a      	strh	r2, [r3, #0]
}
 80012cc:	bf00      	nop
 80012ce:	3714      	adds	r7, #20
 80012d0:	46bd      	mov	sp, r7
 80012d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d6:	4770      	bx	lr

080012d8 <AESK_GL_Init>:


#include "AESK_GL.h"

void AESK_GL_Init(AESK_GL* aesk_gl)
{
 80012d8:	b480      	push	{r7}
 80012da:	b085      	sub	sp, #20
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
	for(uint32_t i = 0; i < sizeof(AESK_GL); i++)
 80012e0:	2300      	movs	r3, #0
 80012e2:	60fb      	str	r3, [r7, #12]
 80012e4:	e007      	b.n	80012f6 <AESK_GL_Init+0x1e>
	{
		((uint8_t*)aesk_gl)[i] = 0;
 80012e6:	687a      	ldr	r2, [r7, #4]
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	4413      	add	r3, r2
 80012ec:	2200      	movs	r2, #0
 80012ee:	701a      	strb	r2, [r3, #0]
	for(uint32_t i = 0; i < sizeof(AESK_GL); i++)
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	3301      	adds	r3, #1
 80012f4:	60fb      	str	r3, [r7, #12]
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	f643 320f 	movw	r2, #15119	; 0x3b0f
 80012fc:	4293      	cmp	r3, r2
 80012fe:	d9f2      	bls.n	80012e6 <AESK_GL_Init+0xe>
	}
}
 8001300:	bf00      	nop
 8001302:	3714      	adds	r7, #20
 8001304:	46bd      	mov	sp, r7
 8001306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130a:	4770      	bx	lr

0800130c <HAL_CAN_TxMailbox0CompleteCallback>:

void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
 {
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
		if(hcan == aesk_gl.aesk_can_2.hcan)
 8001314:	4b0c      	ldr	r3, [pc, #48]	; (8001348 <HAL_CAN_TxMailbox0CompleteCallback+0x3c>)
 8001316:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 800131a:	687a      	ldr	r2, [r7, #4]
 800131c:	429a      	cmp	r2, r3
 800131e:	d108      	bne.n	8001332 <HAL_CAN_TxMailbox0CompleteCallback+0x26>
		{
			AESK_CAN_Send_RingBuffer(&aesk_gl.aesk_can_2, &aesk_gl.CAN2_Rng_Buf_Tx, aesk_gl.aesk_can_2.txMsg.ExtId);
 8001320:	4b09      	ldr	r3, [pc, #36]	; (8001348 <HAL_CAN_TxMailbox0CompleteCallback+0x3c>)
 8001322:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 8001326:	461a      	mov	r2, r3
 8001328:	4908      	ldr	r1, [pc, #32]	; (800134c <HAL_CAN_TxMailbox0CompleteCallback+0x40>)
 800132a:	4809      	ldr	r0, [pc, #36]	; (8001350 <HAL_CAN_TxMailbox0CompleteCallback+0x44>)
 800132c:	f7ff feca 	bl	80010c4 <AESK_CAN_Send_RingBuffer>
		}
		else
		{
			AESK_CAN_Send_RingBuffer(&aesk_gl.aesk_can_1, &aesk_gl.CAN1_Rng_Buf_Tx, aesk_gl.aesk_can_1.txMsg.ExtId);
		}
 }
 8001330:	e006      	b.n	8001340 <HAL_CAN_TxMailbox0CompleteCallback+0x34>
			AESK_CAN_Send_RingBuffer(&aesk_gl.aesk_can_1, &aesk_gl.CAN1_Rng_Buf_Tx, aesk_gl.aesk_can_1.txMsg.ExtId);
 8001332:	4b05      	ldr	r3, [pc, #20]	; (8001348 <HAL_CAN_TxMailbox0CompleteCallback+0x3c>)
 8001334:	689b      	ldr	r3, [r3, #8]
 8001336:	461a      	mov	r2, r3
 8001338:	4906      	ldr	r1, [pc, #24]	; (8001354 <HAL_CAN_TxMailbox0CompleteCallback+0x48>)
 800133a:	4803      	ldr	r0, [pc, #12]	; (8001348 <HAL_CAN_TxMailbox0CompleteCallback+0x3c>)
 800133c:	f7ff fec2 	bl	80010c4 <AESK_CAN_Send_RingBuffer>
 }
 8001340:	bf00      	nop
 8001342:	3708      	adds	r7, #8
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}
 8001348:	200004a4 	.word	0x200004a4
 800134c:	20002fa2 	.word	0x20002fa2
 8001350:	20000614 	.word	0x20000614
 8001354:	2000279c 	.word	0x2000279c

08001358 <HAL_CAN_TxMailbox1CompleteCallback>:

 void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
 {
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
		if(hcan == aesk_gl.aesk_can_2.hcan)
 8001360:	4b0c      	ldr	r3, [pc, #48]	; (8001394 <HAL_CAN_TxMailbox1CompleteCallback+0x3c>)
 8001362:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 8001366:	687a      	ldr	r2, [r7, #4]
 8001368:	429a      	cmp	r2, r3
 800136a:	d108      	bne.n	800137e <HAL_CAN_TxMailbox1CompleteCallback+0x26>
		{
			AESK_CAN_Send_RingBuffer(&aesk_gl.aesk_can_2, &aesk_gl.CAN2_Rng_Buf_Tx, aesk_gl.aesk_can_2.txMsg.ExtId);
 800136c:	4b09      	ldr	r3, [pc, #36]	; (8001394 <HAL_CAN_TxMailbox1CompleteCallback+0x3c>)
 800136e:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 8001372:	461a      	mov	r2, r3
 8001374:	4908      	ldr	r1, [pc, #32]	; (8001398 <HAL_CAN_TxMailbox1CompleteCallback+0x40>)
 8001376:	4809      	ldr	r0, [pc, #36]	; (800139c <HAL_CAN_TxMailbox1CompleteCallback+0x44>)
 8001378:	f7ff fea4 	bl	80010c4 <AESK_CAN_Send_RingBuffer>
		}
		else
		{
			AESK_CAN_Send_RingBuffer(&aesk_gl.aesk_can_1, &aesk_gl.CAN1_Rng_Buf_Tx, aesk_gl.aesk_can_1.txMsg.ExtId);
		}
 }
 800137c:	e006      	b.n	800138c <HAL_CAN_TxMailbox1CompleteCallback+0x34>
			AESK_CAN_Send_RingBuffer(&aesk_gl.aesk_can_1, &aesk_gl.CAN1_Rng_Buf_Tx, aesk_gl.aesk_can_1.txMsg.ExtId);
 800137e:	4b05      	ldr	r3, [pc, #20]	; (8001394 <HAL_CAN_TxMailbox1CompleteCallback+0x3c>)
 8001380:	689b      	ldr	r3, [r3, #8]
 8001382:	461a      	mov	r2, r3
 8001384:	4906      	ldr	r1, [pc, #24]	; (80013a0 <HAL_CAN_TxMailbox1CompleteCallback+0x48>)
 8001386:	4803      	ldr	r0, [pc, #12]	; (8001394 <HAL_CAN_TxMailbox1CompleteCallback+0x3c>)
 8001388:	f7ff fe9c 	bl	80010c4 <AESK_CAN_Send_RingBuffer>
 }
 800138c:	bf00      	nop
 800138e:	3708      	adds	r7, #8
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	200004a4 	.word	0x200004a4
 8001398:	20002fa2 	.word	0x20002fa2
 800139c:	20000614 	.word	0x20000614
 80013a0:	2000279c 	.word	0x2000279c

080013a4 <HAL_CAN_TxMailbox2CompleteCallback>:
 void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
 {
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b082      	sub	sp, #8
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
		if(hcan == aesk_gl.aesk_can_2.hcan)
 80013ac:	4b0c      	ldr	r3, [pc, #48]	; (80013e0 <HAL_CAN_TxMailbox2CompleteCallback+0x3c>)
 80013ae:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 80013b2:	687a      	ldr	r2, [r7, #4]
 80013b4:	429a      	cmp	r2, r3
 80013b6:	d108      	bne.n	80013ca <HAL_CAN_TxMailbox2CompleteCallback+0x26>
		{
			AESK_CAN_Send_RingBuffer(&aesk_gl.aesk_can_2, &aesk_gl.CAN2_Rng_Buf_Tx, aesk_gl.aesk_can_2.txMsg.ExtId);
 80013b8:	4b09      	ldr	r3, [pc, #36]	; (80013e0 <HAL_CAN_TxMailbox2CompleteCallback+0x3c>)
 80013ba:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 80013be:	461a      	mov	r2, r3
 80013c0:	4908      	ldr	r1, [pc, #32]	; (80013e4 <HAL_CAN_TxMailbox2CompleteCallback+0x40>)
 80013c2:	4809      	ldr	r0, [pc, #36]	; (80013e8 <HAL_CAN_TxMailbox2CompleteCallback+0x44>)
 80013c4:	f7ff fe7e 	bl	80010c4 <AESK_CAN_Send_RingBuffer>
		}
		else
		{
			AESK_CAN_Send_RingBuffer(&aesk_gl.aesk_can_1, &aesk_gl.CAN1_Rng_Buf_Tx, aesk_gl.aesk_can_1.txMsg.ExtId);
		}
 }
 80013c8:	e006      	b.n	80013d8 <HAL_CAN_TxMailbox2CompleteCallback+0x34>
			AESK_CAN_Send_RingBuffer(&aesk_gl.aesk_can_1, &aesk_gl.CAN1_Rng_Buf_Tx, aesk_gl.aesk_can_1.txMsg.ExtId);
 80013ca:	4b05      	ldr	r3, [pc, #20]	; (80013e0 <HAL_CAN_TxMailbox2CompleteCallback+0x3c>)
 80013cc:	689b      	ldr	r3, [r3, #8]
 80013ce:	461a      	mov	r2, r3
 80013d0:	4906      	ldr	r1, [pc, #24]	; (80013ec <HAL_CAN_TxMailbox2CompleteCallback+0x48>)
 80013d2:	4803      	ldr	r0, [pc, #12]	; (80013e0 <HAL_CAN_TxMailbox2CompleteCallback+0x3c>)
 80013d4:	f7ff fe76 	bl	80010c4 <AESK_CAN_Send_RingBuffer>
 }
 80013d8:	bf00      	nop
 80013da:	3708      	adds	r7, #8
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	200004a4 	.word	0x200004a4
 80013e4:	20002fa2 	.word	0x20002fa2
 80013e8:	20000614 	.word	0x20000614
 80013ec:	2000279c 	.word	0x2000279c

080013f0 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
	if(hcan == aesk_gl.aesk_can_1.hcan)
 80013f8:	4b10      	ldr	r3, [pc, #64]	; (800143c <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	687a      	ldr	r2, [r7, #4]
 80013fe:	429a      	cmp	r2, r3
 8001400:	d10b      	bne.n	800141a <HAL_CAN_RxFifo0MsgPendingCallback+0x2a>
	{
		AESK_CAN_ReadExtIDMessage(&aesk_gl.aesk_can_1, FIFO_0);
 8001402:	2100      	movs	r1, #0
 8001404:	480d      	ldr	r0, [pc, #52]	; (800143c <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 8001406:	f7ff fe44 	bl	8001092 <AESK_CAN_ReadExtIDMessage>
		Write_Data_Ring_Buffer(&(aesk_gl.CAN_Rng_Buf_1[FIFO_0]), aesk_gl.aesk_can_1.receivedData, aesk_gl.aesk_can_1.rxMsg.DLC);
 800140a:	4b0c      	ldr	r3, [pc, #48]	; (800143c <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 800140c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800140e:	461a      	mov	r2, r3
 8001410:	490b      	ldr	r1, [pc, #44]	; (8001440 <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 8001412:	480c      	ldr	r0, [pc, #48]	; (8001444 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8001414:	f000 fbf2 	bl	8001bfc <Write_Data_Ring_Buffer>
	else
	{
		AESK_CAN_ReadExtIDMessage(&aesk_gl.aesk_can_2, FIFO_0);
		Write_Data_Ring_Buffer(&(aesk_gl.CAN_Rng_Buf_2[FIFO_0]), aesk_gl.aesk_can_2.receivedData, aesk_gl.aesk_can_2.rxMsg.DLC);
	}
}
 8001418:	e00b      	b.n	8001432 <HAL_CAN_RxFifo0MsgPendingCallback+0x42>
		AESK_CAN_ReadExtIDMessage(&aesk_gl.aesk_can_2, FIFO_0);
 800141a:	2100      	movs	r1, #0
 800141c:	480a      	ldr	r0, [pc, #40]	; (8001448 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 800141e:	f7ff fe38 	bl	8001092 <AESK_CAN_ReadExtIDMessage>
		Write_Data_Ring_Buffer(&(aesk_gl.CAN_Rng_Buf_2[FIFO_0]), aesk_gl.aesk_can_2.receivedData, aesk_gl.aesk_can_2.rxMsg.DLC);
 8001422:	4b06      	ldr	r3, [pc, #24]	; (800143c <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 8001424:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8001428:	461a      	mov	r2, r3
 800142a:	4908      	ldr	r1, [pc, #32]	; (800144c <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>)
 800142c:	4808      	ldr	r0, [pc, #32]	; (8001450 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>)
 800142e:	f000 fbe5 	bl	8001bfc <Write_Data_Ring_Buffer>
}
 8001432:	bf00      	nop
 8001434:	3708      	adds	r7, #8
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	200004a4 	.word	0x200004a4
 8001440:	20000508 	.word	0x20000508
 8001444:	20000784 	.word	0x20000784
 8001448:	20000614 	.word	0x20000614
 800144c:	20000678 	.word	0x20000678
 8001450:	20001790 	.word	0x20001790

08001454 <HAL_CAN_RxFifo1MsgPendingCallback>:

void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
	if(hcan == aesk_gl.aesk_can_1.hcan)
 800145c:	4b10      	ldr	r3, [pc, #64]	; (80014a0 <HAL_CAN_RxFifo1MsgPendingCallback+0x4c>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	687a      	ldr	r2, [r7, #4]
 8001462:	429a      	cmp	r2, r3
 8001464:	d10b      	bne.n	800147e <HAL_CAN_RxFifo1MsgPendingCallback+0x2a>
	{
		AESK_CAN_ReadExtIDMessage(&aesk_gl.aesk_can_1, FIFO_1);
 8001466:	2101      	movs	r1, #1
 8001468:	480d      	ldr	r0, [pc, #52]	; (80014a0 <HAL_CAN_RxFifo1MsgPendingCallback+0x4c>)
 800146a:	f7ff fe12 	bl	8001092 <AESK_CAN_ReadExtIDMessage>
		Write_Data_Ring_Buffer(&(aesk_gl.CAN_Rng_Buf_1[FIFO_1]), aesk_gl.aesk_can_1.receivedData, aesk_gl.aesk_can_1.rxMsg.DLC);
 800146e:	4b0c      	ldr	r3, [pc, #48]	; (80014a0 <HAL_CAN_RxFifo1MsgPendingCallback+0x4c>)
 8001470:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001472:	461a      	mov	r2, r3
 8001474:	490b      	ldr	r1, [pc, #44]	; (80014a4 <HAL_CAN_RxFifo1MsgPendingCallback+0x50>)
 8001476:	480c      	ldr	r0, [pc, #48]	; (80014a8 <HAL_CAN_RxFifo1MsgPendingCallback+0x54>)
 8001478:	f000 fbc0 	bl	8001bfc <Write_Data_Ring_Buffer>
	else
	{
		AESK_CAN_ReadExtIDMessage(&aesk_gl.aesk_can_2, FIFO_1);
		Write_Data_Ring_Buffer(&(aesk_gl.CAN_Rng_Buf_2[FIFO_1]), aesk_gl.aesk_can_2.receivedData, aesk_gl.aesk_can_2.rxMsg.DLC);
	}
}
 800147c:	e00b      	b.n	8001496 <HAL_CAN_RxFifo1MsgPendingCallback+0x42>
		AESK_CAN_ReadExtIDMessage(&aesk_gl.aesk_can_2, FIFO_1);
 800147e:	2101      	movs	r1, #1
 8001480:	480a      	ldr	r0, [pc, #40]	; (80014ac <HAL_CAN_RxFifo1MsgPendingCallback+0x58>)
 8001482:	f7ff fe06 	bl	8001092 <AESK_CAN_ReadExtIDMessage>
		Write_Data_Ring_Buffer(&(aesk_gl.CAN_Rng_Buf_2[FIFO_1]), aesk_gl.aesk_can_2.receivedData, aesk_gl.aesk_can_2.rxMsg.DLC);
 8001486:	4b06      	ldr	r3, [pc, #24]	; (80014a0 <HAL_CAN_RxFifo1MsgPendingCallback+0x4c>)
 8001488:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 800148c:	461a      	mov	r2, r3
 800148e:	4908      	ldr	r1, [pc, #32]	; (80014b0 <HAL_CAN_RxFifo1MsgPendingCallback+0x5c>)
 8001490:	4808      	ldr	r0, [pc, #32]	; (80014b4 <HAL_CAN_RxFifo1MsgPendingCallback+0x60>)
 8001492:	f000 fbb3 	bl	8001bfc <Write_Data_Ring_Buffer>
}
 8001496:	bf00      	nop
 8001498:	3708      	adds	r7, #8
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	200004a4 	.word	0x200004a4
 80014a4:	20000508 	.word	0x20000508
 80014a8:	20000f8a 	.word	0x20000f8a
 80014ac:	20000614 	.word	0x20000614
 80014b0:	20000678 	.word	0x20000678
 80014b4:	20001f96 	.word	0x20001f96

080014b8 <CHECKSUM_Find>:
void AESK_Receive_Interrupt_Control(UART_HandleTypeDef *huart, GPS_Handle *gpsDatas)
{
	HAL_UART_Receive_IT(huart, &gpsDatas->uartReceiveData_u8, SIZE_OF_INTERRUPT);
}
uint16_t CHECKSUM_Find(const char *data)
{
 80014b8:	b590      	push	{r4, r7, lr}
 80014ba:	b085      	sub	sp, #20
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
	uint16_t CHK;
	CHK = Hex2Int(*(strchr(data, '*') + 1)) * 16 + Hex2Int(*(strchr(data, '*') + 2));
 80014c0:	212a      	movs	r1, #42	; 0x2a
 80014c2:	6878      	ldr	r0, [r7, #4]
 80014c4:	f00c ff99 	bl	800e3fa <strchr>
 80014c8:	4603      	mov	r3, r0
 80014ca:	3301      	adds	r3, #1
 80014cc:	781b      	ldrb	r3, [r3, #0]
 80014ce:	4618      	mov	r0, r3
 80014d0:	f000 f836 	bl	8001540 <Hex2Int>
 80014d4:	4603      	mov	r3, r0
 80014d6:	b29b      	uxth	r3, r3
 80014d8:	011b      	lsls	r3, r3, #4
 80014da:	b29c      	uxth	r4, r3
 80014dc:	212a      	movs	r1, #42	; 0x2a
 80014de:	6878      	ldr	r0, [r7, #4]
 80014e0:	f00c ff8b 	bl	800e3fa <strchr>
 80014e4:	4603      	mov	r3, r0
 80014e6:	3302      	adds	r3, #2
 80014e8:	781b      	ldrb	r3, [r3, #0]
 80014ea:	4618      	mov	r0, r3
 80014ec:	f000 f828 	bl	8001540 <Hex2Int>
 80014f0:	4603      	mov	r3, r0
 80014f2:	b29b      	uxth	r3, r3
 80014f4:	4423      	add	r3, r4
 80014f6:	81fb      	strh	r3, [r7, #14]
	return CHK;
 80014f8:	89fb      	ldrh	r3, [r7, #14]
}
 80014fa:	4618      	mov	r0, r3
 80014fc:	3714      	adds	r7, #20
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd90      	pop	{r4, r7, pc}

08001502 <NMEA_CheckSum>:


uint16_t NMEA_CheckSum(const char * data, char* startSearch)
{
 8001502:	b580      	push	{r7, lr}
 8001504:	b084      	sub	sp, #16
 8001506:	af00      	add	r7, sp, #0
 8001508:	6078      	str	r0, [r7, #4]
 800150a:	6039      	str	r1, [r7, #0]
	uint16_t CHK = 0;
 800150c:	2300      	movs	r3, #0
 800150e:	81fb      	strh	r3, [r7, #14]
	char *finishSearch = strchr(data, '*');
 8001510:	212a      	movs	r1, #42	; 0x2a
 8001512:	6878      	ldr	r0, [r7, #4]
 8001514:	f00c ff71 	bl	800e3fa <strchr>
 8001518:	60b8      	str	r0, [r7, #8]

	while(startSearch != finishSearch)
 800151a:	e008      	b.n	800152e <NMEA_CheckSum+0x2c>
	{
		CHK ^= *startSearch;
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	b29a      	uxth	r2, r3
 8001522:	89fb      	ldrh	r3, [r7, #14]
 8001524:	4053      	eors	r3, r2
 8001526:	81fb      	strh	r3, [r7, #14]
		startSearch++;
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	3301      	adds	r3, #1
 800152c:	603b      	str	r3, [r7, #0]
	while(startSearch != finishSearch)
 800152e:	683a      	ldr	r2, [r7, #0]
 8001530:	68bb      	ldr	r3, [r7, #8]
 8001532:	429a      	cmp	r2, r3
 8001534:	d1f2      	bne.n	800151c <NMEA_CheckSum+0x1a>
	}
	return CHK;
 8001536:	89fb      	ldrh	r3, [r7, #14]
}
 8001538:	4618      	mov	r0, r3
 800153a:	3710      	adds	r7, #16
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}

08001540 <Hex2Int>:



uint8_t Hex2Int(char c)
{
 8001540:	b480      	push	{r7}
 8001542:	b085      	sub	sp, #20
 8001544:	af00      	add	r7, sp, #0
 8001546:	4603      	mov	r3, r0
 8001548:	71fb      	strb	r3, [r7, #7]
	uint8_t result = 0;
 800154a:	2300      	movs	r3, #0
 800154c:	73fb      	strb	r3, [r7, #15]
	if (c >= '0' && c <= '9')
 800154e:	79fb      	ldrb	r3, [r7, #7]
 8001550:	2b2f      	cmp	r3, #47	; 0x2f
 8001552:	d905      	bls.n	8001560 <Hex2Int+0x20>
 8001554:	79fb      	ldrb	r3, [r7, #7]
 8001556:	2b39      	cmp	r3, #57	; 0x39
 8001558:	d802      	bhi.n	8001560 <Hex2Int+0x20>
	{
	result = c - '0';
 800155a:	79fb      	ldrb	r3, [r7, #7]
 800155c:	3b30      	subs	r3, #48	; 0x30
 800155e:	73fb      	strb	r3, [r7, #15]
	}
	if (c >= 'A' && c <= 'F')
 8001560:	79fb      	ldrb	r3, [r7, #7]
 8001562:	2b40      	cmp	r3, #64	; 0x40
 8001564:	d905      	bls.n	8001572 <Hex2Int+0x32>
 8001566:	79fb      	ldrb	r3, [r7, #7]
 8001568:	2b46      	cmp	r3, #70	; 0x46
 800156a:	d802      	bhi.n	8001572 <Hex2Int+0x32>
	{
	result = c - 'A' + 10;
 800156c:	79fb      	ldrb	r3, [r7, #7]
 800156e:	3b37      	subs	r3, #55	; 0x37
 8001570:	73fb      	strb	r3, [r7, #15]
	}
	if (c >= 'a' && c <= 'f')
 8001572:	79fb      	ldrb	r3, [r7, #7]
 8001574:	2b60      	cmp	r3, #96	; 0x60
 8001576:	d905      	bls.n	8001584 <Hex2Int+0x44>
 8001578:	79fb      	ldrb	r3, [r7, #7]
 800157a:	2b66      	cmp	r3, #102	; 0x66
 800157c:	d802      	bhi.n	8001584 <Hex2Int+0x44>
	{
	result = c - 'a' + 10;
 800157e:	79fb      	ldrb	r3, [r7, #7]
 8001580:	3b57      	subs	r3, #87	; 0x57
 8001582:	73fb      	strb	r3, [r7, #15]
	}
	return result;
 8001584:	7bfb      	ldrb	r3, [r7, #15]
}
 8001586:	4618      	mov	r0, r3
 8001588:	3714      	adds	r7, #20
 800158a:	46bd      	mov	sp, r7
 800158c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001590:	4770      	bx	lr

08001592 <Find_Comma_Address>:



char* Find_Comma_Address(const char * data, uint8_t commaNumber)
{
 8001592:	b480      	push	{r7}
 8001594:	b085      	sub	sp, #20
 8001596:	af00      	add	r7, sp, #0
 8001598:	6078      	str	r0, [r7, #4]
 800159a:	460b      	mov	r3, r1
 800159c:	70fb      	strb	r3, [r7, #3]
	char* startAddress = (char *)data;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	60fb      	str	r3, [r7, #12]

	while (commaNumber)
 80015a2:	e00d      	b.n	80015c0 <Find_Comma_Address+0x2e>
	{
		if (*(startAddress) == ',')
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	2b2c      	cmp	r3, #44	; 0x2c
 80015aa:	d106      	bne.n	80015ba <Find_Comma_Address+0x28>
		{
			commaNumber--;
 80015ac:	78fb      	ldrb	r3, [r7, #3]
 80015ae:	3b01      	subs	r3, #1
 80015b0:	70fb      	strb	r3, [r7, #3]
			startAddress++;
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	3301      	adds	r3, #1
 80015b6:	60fb      	str	r3, [r7, #12]
 80015b8:	e002      	b.n	80015c0 <Find_Comma_Address+0x2e>
		}
		else
		{
			startAddress++;
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	3301      	adds	r3, #1
 80015be:	60fb      	str	r3, [r7, #12]
	while (commaNumber)
 80015c0:	78fb      	ldrb	r3, [r7, #3]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d1ee      	bne.n	80015a4 <Find_Comma_Address+0x12>
		}
	}
	return startAddress;
 80015c6:	68fb      	ldr	r3, [r7, #12]
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	3714      	adds	r7, #20
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr
 80015d4:	0000      	movs	r0, r0
	...

080015d8 <convertDegMinToDecDeg>:


double convertDegMinToDecDeg(float degMin)
{
 80015d8:	b5b0      	push	{r4, r5, r7, lr}
 80015da:	b086      	sub	sp, #24
 80015dc:	af00      	add	r7, sp, #0
 80015de:	ed87 0a01 	vstr	s0, [r7, #4]
	double min = 0.0;
 80015e2:	f04f 0300 	mov.w	r3, #0
 80015e6:	f04f 0400 	mov.w	r4, #0
 80015ea:	e9c7 3404 	strd	r3, r4, [r7, #16]
	double decDeg = 0.0;
 80015ee:	f04f 0300 	mov.w	r3, #0
 80015f2:	f04f 0400 	mov.w	r4, #0
 80015f6:	e9c7 3402 	strd	r3, r4, [r7, #8]

	//get the minutes, fmod() requires double
	min = fmod((double)degMin, 100.0);
 80015fa:	6878      	ldr	r0, [r7, #4]
 80015fc:	f7fe ffc4 	bl	8000588 <__aeabi_f2d>
 8001600:	4603      	mov	r3, r0
 8001602:	460c      	mov	r4, r1
 8001604:	ed9f 1b1a 	vldr	d1, [pc, #104]	; 8001670 <convertDegMinToDecDeg+0x98>
 8001608:	ec44 3b10 	vmov	d0, r3, r4
 800160c:	f00d fb18 	bl	800ec40 <fmod>
 8001610:	ed87 0b04 	vstr	d0, [r7, #16]

	//rebuild coordinates in decimal degrees
	degMin = (int)(degMin / 100);
 8001614:	ed97 7a01 	vldr	s14, [r7, #4]
 8001618:	eddf 6a17 	vldr	s13, [pc, #92]	; 8001678 <convertDegMinToDecDeg+0xa0>
 800161c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001620:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001624:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001628:	edc7 7a01 	vstr	s15, [r7, #4]
	decDeg = degMin + (min / 60);
 800162c:	6878      	ldr	r0, [r7, #4]
 800162e:	f7fe ffab 	bl	8000588 <__aeabi_f2d>
 8001632:	4604      	mov	r4, r0
 8001634:	460d      	mov	r5, r1
 8001636:	f04f 0200 	mov.w	r2, #0
 800163a:	4b10      	ldr	r3, [pc, #64]	; (800167c <convertDegMinToDecDeg+0xa4>)
 800163c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001640:	f7ff f924 	bl	800088c <__aeabi_ddiv>
 8001644:	4602      	mov	r2, r0
 8001646:	460b      	mov	r3, r1
 8001648:	4620      	mov	r0, r4
 800164a:	4629      	mov	r1, r5
 800164c:	f7fe fe3e 	bl	80002cc <__adddf3>
 8001650:	4603      	mov	r3, r0
 8001652:	460c      	mov	r4, r1
 8001654:	e9c7 3402 	strd	r3, r4, [r7, #8]

	return decDeg;
 8001658:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800165c:	ec44 3b17 	vmov	d7, r3, r4
}
 8001660:	eeb0 0a47 	vmov.f32	s0, s14
 8001664:	eef0 0a67 	vmov.f32	s1, s15
 8001668:	3718      	adds	r7, #24
 800166a:	46bd      	mov	sp, r7
 800166c:	bdb0      	pop	{r4, r5, r7, pc}
 800166e:	bf00      	nop
 8001670:	00000000 	.word	0x00000000
 8001674:	40590000 	.word	0x40590000
 8001678:	42c80000 	.word	0x42c80000
 800167c:	404e0000 	.word	0x404e0000

08001680 <GPS_Control>:


void GPS_Control(GPS_Handle *gpsDatas)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
	if(gpsDatas->uartReceiveData_u8 != FINAL_CHARACTER)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	789b      	ldrb	r3, [r3, #2]
 800168c:	2b0a      	cmp	r3, #10
 800168e:	d01a      	beq.n	80016c6 <GPS_Control+0x46>
	{
		gpsDatas->gpsDatasArray[gpsDatas->indeks_u16++] = gpsDatas->uartReceiveData_u8;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	881b      	ldrh	r3, [r3, #0]
 8001694:	1c5a      	adds	r2, r3, #1
 8001696:	b291      	uxth	r1, r2
 8001698:	687a      	ldr	r2, [r7, #4]
 800169a:	8011      	strh	r1, [r2, #0]
 800169c:	4619      	mov	r1, r3
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	789a      	ldrb	r2, [r3, #2]
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	440b      	add	r3, r1
 80016a6:	70da      	strb	r2, [r3, #3]
		if(gpsDatas->indeks_u16 == BUFFER_SIZE)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	881b      	ldrh	r3, [r3, #0]
 80016ac:	2bff      	cmp	r3, #255	; 0xff
 80016ae:	d117      	bne.n	80016e0 <GPS_Control+0x60>
		{
			gpsDatas->indeks_u16 = 0;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	2200      	movs	r2, #0
 80016b4:	801a      	strh	r2, [r3, #0]
			memset(gpsDatas->gpsDatasArray, 0, BUFFER_SIZE);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	3303      	adds	r3, #3
 80016ba:	22ff      	movs	r2, #255	; 0xff
 80016bc:	2100      	movs	r1, #0
 80016be:	4618      	mov	r0, r3
 80016c0:	f00c fe63 	bl	800e38a <memset>
	{
		GPRMC_Parser(gpsDatas);
		gpsDatas->indeks_u16 = 0;
		memset(gpsDatas->gpsDatasArray, 0, BUFFER_SIZE);
	}
}
 80016c4:	e00c      	b.n	80016e0 <GPS_Control+0x60>
		GPRMC_Parser(gpsDatas);
 80016c6:	6878      	ldr	r0, [r7, #4]
 80016c8:	f000 f80e 	bl	80016e8 <GPRMC_Parser>
		gpsDatas->indeks_u16 = 0;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2200      	movs	r2, #0
 80016d0:	801a      	strh	r2, [r3, #0]
		memset(gpsDatas->gpsDatasArray, 0, BUFFER_SIZE);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	3303      	adds	r3, #3
 80016d6:	22ff      	movs	r2, #255	; 0xff
 80016d8:	2100      	movs	r1, #0
 80016da:	4618      	mov	r0, r3
 80016dc:	f00c fe55 	bl	800e38a <memset>
}
 80016e0:	bf00      	nop
 80016e2:	3708      	adds	r7, #8
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}

080016e8 <GPRMC_Parser>:
 *  11   = E or W
 *  12   = Checksum
*/

void GPRMC_Parser(GPS_Handle *gpsDatas)
{
 80016e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016ea:	b085      	sub	sp, #20
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
	char* startAddressGPRMC = strstr((const char*)gpsDatas->gpsDatasArray, "$GNRMC");
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	3303      	adds	r3, #3
 80016f4:	49d8      	ldr	r1, [pc, #864]	; (8001a58 <GPRMC_Parser+0x370>)
 80016f6:	4618      	mov	r0, r3
 80016f8:	f00c fe8c 	bl	800e414 <strstr>
 80016fc:	60f8      	str	r0, [r7, #12]
	char* startAddressGPGGA = strstr((const char*)gpsDatas->gpsDatasArray, "$GNGGA");
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	3303      	adds	r3, #3
 8001702:	49d6      	ldr	r1, [pc, #856]	; (8001a5c <GPRMC_Parser+0x374>)
 8001704:	4618      	mov	r0, r3
 8001706:	f00c fe85 	bl	800e414 <strstr>
 800170a:	60b8      	str	r0, [r7, #8]
	if(startAddressGPRMC != NULL)
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	2b00      	cmp	r3, #0
 8001710:	f000 80dc 	beq.w	80018cc <GPRMC_Parser+0x1e4>
	{
		if (NMEA_CheckSum((const char *)gpsDatas->gpsDatasArray, startAddressGPRMC + 1) == CHECKSUM_Find((const char *)gpsDatas->gpsDatasArray))
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	1cda      	adds	r2, r3, #3
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	3301      	adds	r3, #1
 800171c:	4619      	mov	r1, r3
 800171e:	4610      	mov	r0, r2
 8001720:	f7ff feef 	bl	8001502 <NMEA_CheckSum>
 8001724:	4603      	mov	r3, r0
 8001726:	461c      	mov	r4, r3
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	3303      	adds	r3, #3
 800172c:	4618      	mov	r0, r3
 800172e:	f7ff fec3 	bl	80014b8 <CHECKSUM_Find>
 8001732:	4603      	mov	r3, r0
 8001734:	429c      	cmp	r4, r3
 8001736:	f040 80c1 	bne.w	80018bc <GPRMC_Parser+0x1d4>
		{
			if (*Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, VALID_CONTROL_COMMA) == 'A')
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	3303      	adds	r3, #3
 800173e:	2102      	movs	r1, #2
 8001740:	4618      	mov	r0, r3
 8001742:	f7ff ff26 	bl	8001592 <Find_Comma_Address>
 8001746:	4603      	mov	r3, r0
 8001748:	781b      	ldrb	r3, [r3, #0]
 800174a:	2b41      	cmp	r3, #65	; 0x41
 800174c:	f040 80ae 	bne.w	80018ac <GPRMC_Parser+0x1c4>
			{
				memcpy(gpsDatas->gpsLatitudeArray, Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, LATITUDE_START_COMMA), Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, LATITUDE_STOP_COMMA) - Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, LATITUDE_START_COMMA) - 1);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	f503 7481 	add.w	r4, r3, #258	; 0x102
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	3303      	adds	r3, #3
 800175a:	2103      	movs	r1, #3
 800175c:	4618      	mov	r0, r3
 800175e:	f7ff ff18 	bl	8001592 <Find_Comma_Address>
 8001762:	4606      	mov	r6, r0
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	3303      	adds	r3, #3
 8001768:	2104      	movs	r1, #4
 800176a:	4618      	mov	r0, r3
 800176c:	f7ff ff11 	bl	8001592 <Find_Comma_Address>
 8001770:	4603      	mov	r3, r0
 8001772:	461d      	mov	r5, r3
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	3303      	adds	r3, #3
 8001778:	2103      	movs	r1, #3
 800177a:	4618      	mov	r0, r3
 800177c:	f7ff ff09 	bl	8001592 <Find_Comma_Address>
 8001780:	4603      	mov	r3, r0
 8001782:	1aeb      	subs	r3, r5, r3
 8001784:	3b01      	subs	r3, #1
 8001786:	461a      	mov	r2, r3
 8001788:	4631      	mov	r1, r6
 800178a:	4620      	mov	r0, r4
 800178c:	f00c fdf2 	bl	800e374 <memcpy>
				memcpy(gpsDatas->gpsLongtitudeArray, Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, LONGTITUDE_START_COMMA), Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, LONGTITUDE_STOP_COMMA) - Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, LONGTITUDE_START_COMMA) - 1);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	f503 748b 	add.w	r4, r3, #278	; 0x116
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	3303      	adds	r3, #3
 800179a:	2105      	movs	r1, #5
 800179c:	4618      	mov	r0, r3
 800179e:	f7ff fef8 	bl	8001592 <Find_Comma_Address>
 80017a2:	4606      	mov	r6, r0
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	3303      	adds	r3, #3
 80017a8:	2106      	movs	r1, #6
 80017aa:	4618      	mov	r0, r3
 80017ac:	f7ff fef1 	bl	8001592 <Find_Comma_Address>
 80017b0:	4603      	mov	r3, r0
 80017b2:	461d      	mov	r5, r3
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	3303      	adds	r3, #3
 80017b8:	2105      	movs	r1, #5
 80017ba:	4618      	mov	r0, r3
 80017bc:	f7ff fee9 	bl	8001592 <Find_Comma_Address>
 80017c0:	4603      	mov	r3, r0
 80017c2:	1aeb      	subs	r3, r5, r3
 80017c4:	3b01      	subs	r3, #1
 80017c6:	461a      	mov	r2, r3
 80017c8:	4631      	mov	r1, r6
 80017ca:	4620      	mov	r0, r4
 80017cc:	f00c fdd2 	bl	800e374 <memcpy>
				memcpy(gpsDatas->gpsSpeedKnotArray, Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, KNOT_START_COMMA), Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, KNOT_STOP_COMMA) - Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, KNOT_START_COMMA) - 1);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	f503 7495 	add.w	r4, r3, #298	; 0x12a
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	3303      	adds	r3, #3
 80017da:	2107      	movs	r1, #7
 80017dc:	4618      	mov	r0, r3
 80017de:	f7ff fed8 	bl	8001592 <Find_Comma_Address>
 80017e2:	4606      	mov	r6, r0
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	3303      	adds	r3, #3
 80017e8:	2108      	movs	r1, #8
 80017ea:	4618      	mov	r0, r3
 80017ec:	f7ff fed1 	bl	8001592 <Find_Comma_Address>
 80017f0:	4603      	mov	r3, r0
 80017f2:	461d      	mov	r5, r3
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	3303      	adds	r3, #3
 80017f8:	2107      	movs	r1, #7
 80017fa:	4618      	mov	r0, r3
 80017fc:	f7ff fec9 	bl	8001592 <Find_Comma_Address>
 8001800:	4603      	mov	r3, r0
 8001802:	1aeb      	subs	r3, r5, r3
 8001804:	3b01      	subs	r3, #1
 8001806:	461a      	mov	r2, r3
 8001808:	4631      	mov	r1, r6
 800180a:	4620      	mov	r0, r4
 800180c:	f00c fdb2 	bl	800e374 <memcpy>
				gpsDatas->speed_u8 = my_getnbr((gpsDatas->gpsSpeedKnotArray)) * KNOT_TO_KMH_CONVERTER;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 8001816:	4618      	mov	r0, r3
 8001818:	f000 f95c 	bl	8001ad4 <my_getnbr>
 800181c:	4603      	mov	r3, r0
 800181e:	4618      	mov	r0, r3
 8001820:	f7fe fea0 	bl	8000564 <__aeabi_i2d>
 8001824:	a38a      	add	r3, pc, #552	; (adr r3, 8001a50 <GPRMC_Parser+0x368>)
 8001826:	e9d3 2300 	ldrd	r2, r3, [r3]
 800182a:	f7fe ff05 	bl	8000638 <__aeabi_dmul>
 800182e:	4603      	mov	r3, r0
 8001830:	460c      	mov	r4, r1
 8001832:	4618      	mov	r0, r3
 8001834:	4621      	mov	r1, r4
 8001836:	f7ff f9af 	bl	8000b98 <__aeabi_d2uiz>
 800183a:	4603      	mov	r3, r0
 800183c:	b2da      	uxtb	r2, r3
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
			  gpsDatas->latitude_f32 = (float)convertDegMinToDecDeg(stof(gpsDatas->gpsLatitudeArray));
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	f503 7381 	add.w	r3, r3, #258	; 0x102
 800184a:	4618      	mov	r0, r3
 800184c:	f000 f97e 	bl	8001b4c <stof>
 8001850:	eef0 7a40 	vmov.f32	s15, s0
 8001854:	eeb0 0a67 	vmov.f32	s0, s15
 8001858:	f7ff febe 	bl	80015d8 <convertDegMinToDecDeg>
 800185c:	ec54 3b10 	vmov	r3, r4, d0
 8001860:	4618      	mov	r0, r3
 8001862:	4621      	mov	r1, r4
 8001864:	f7ff f9b8 	bl	8000bd8 <__aeabi_d2f>
 8001868:	4602      	mov	r2, r0
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
			  gpsDatas->longtitude_f32 = (float)convertDegMinToDecDeg(stof(gpsDatas->gpsLongtitudeArray));
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	f503 738b 	add.w	r3, r3, #278	; 0x116
 8001876:	4618      	mov	r0, r3
 8001878:	f000 f968 	bl	8001b4c <stof>
 800187c:	eef0 7a40 	vmov.f32	s15, s0
 8001880:	eeb0 0a67 	vmov.f32	s0, s15
 8001884:	f7ff fea8 	bl	80015d8 <convertDegMinToDecDeg>
 8001888:	ec54 3b10 	vmov	r3, r4, d0
 800188c:	4618      	mov	r0, r3
 800188e:	4621      	mov	r1, r4
 8001890:	f7ff f9a2 	bl	8000bd8 <__aeabi_d2f>
 8001894:	4602      	mov	r2, r0
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
			  gpsDatas->gps_errorhandler.trueData_u32++;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 80018a2:	1c5a      	adds	r2, r3, #1
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
 80018aa:	e0ea      	b.n	8001a82 <GPRMC_Parser+0x39a>
			}

			else
			{
				gpsDatas->gps_errorhandler.validDataError_u32++;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	f8d3 3164 	ldr.w	r3, [r3, #356]	; 0x164
 80018b2:	1c5a      	adds	r2, r3, #1
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
 80018ba:	e0e2      	b.n	8001a82 <GPRMC_Parser+0x39a>
			}
		}
		else
		{
		gpsDatas->gps_errorhandler.checksumError_u32++;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 80018c2:	1c5a      	adds	r2, r3, #1
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
 80018ca:	e0da      	b.n	8001a82 <GPRMC_Parser+0x39a>
		}

	}

	else if(startAddressGPGGA != NULL)
 80018cc:	68bb      	ldr	r3, [r7, #8]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	f000 80d7 	beq.w	8001a82 <GPRMC_Parser+0x39a>
	{
		if (NMEA_CheckSum((const char *)gpsDatas->gpsDatasArray, startAddressGPGGA + 1) == CHECKSUM_Find((const char *)gpsDatas->gpsDatasArray))
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	1cda      	adds	r2, r3, #3
 80018d8:	68bb      	ldr	r3, [r7, #8]
 80018da:	3301      	adds	r3, #1
 80018dc:	4619      	mov	r1, r3
 80018de:	4610      	mov	r0, r2
 80018e0:	f7ff fe0f 	bl	8001502 <NMEA_CheckSum>
 80018e4:	4603      	mov	r3, r0
 80018e6:	461c      	mov	r4, r3
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	3303      	adds	r3, #3
 80018ec:	4618      	mov	r0, r3
 80018ee:	f7ff fde3 	bl	80014b8 <CHECKSUM_Find>
 80018f2:	4603      	mov	r3, r0
 80018f4:	429c      	cmp	r4, r3
 80018f6:	f040 80bd 	bne.w	8001a74 <GPRMC_Parser+0x38c>
		{
			if (*Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, 6) == '1')
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	3303      	adds	r3, #3
 80018fe:	2106      	movs	r1, #6
 8001900:	4618      	mov	r0, r3
 8001902:	f7ff fe46 	bl	8001592 <Find_Comma_Address>
 8001906:	4603      	mov	r3, r0
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	2b31      	cmp	r3, #49	; 0x31
 800190c:	f040 80aa 	bne.w	8001a64 <GPRMC_Parser+0x37c>
			{
				memcpy(gpsDatas->gpsLatitudeArray, Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, 2), Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, 3) - Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, 2) - 1);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	f503 7481 	add.w	r4, r3, #258	; 0x102
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	3303      	adds	r3, #3
 800191a:	2102      	movs	r1, #2
 800191c:	4618      	mov	r0, r3
 800191e:	f7ff fe38 	bl	8001592 <Find_Comma_Address>
 8001922:	4606      	mov	r6, r0
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	3303      	adds	r3, #3
 8001928:	2103      	movs	r1, #3
 800192a:	4618      	mov	r0, r3
 800192c:	f7ff fe31 	bl	8001592 <Find_Comma_Address>
 8001930:	4603      	mov	r3, r0
 8001932:	461d      	mov	r5, r3
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	3303      	adds	r3, #3
 8001938:	2102      	movs	r1, #2
 800193a:	4618      	mov	r0, r3
 800193c:	f7ff fe29 	bl	8001592 <Find_Comma_Address>
 8001940:	4603      	mov	r3, r0
 8001942:	1aeb      	subs	r3, r5, r3
 8001944:	3b01      	subs	r3, #1
 8001946:	461a      	mov	r2, r3
 8001948:	4631      	mov	r1, r6
 800194a:	4620      	mov	r0, r4
 800194c:	f00c fd12 	bl	800e374 <memcpy>
				memcpy(gpsDatas->gpsLongtitudeArray, Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, 4), Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, 5) - Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, 4) - 1);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	f503 748b 	add.w	r4, r3, #278	; 0x116
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	3303      	adds	r3, #3
 800195a:	2104      	movs	r1, #4
 800195c:	4618      	mov	r0, r3
 800195e:	f7ff fe18 	bl	8001592 <Find_Comma_Address>
 8001962:	4606      	mov	r6, r0
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	3303      	adds	r3, #3
 8001968:	2105      	movs	r1, #5
 800196a:	4618      	mov	r0, r3
 800196c:	f7ff fe11 	bl	8001592 <Find_Comma_Address>
 8001970:	4603      	mov	r3, r0
 8001972:	461d      	mov	r5, r3
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	3303      	adds	r3, #3
 8001978:	2104      	movs	r1, #4
 800197a:	4618      	mov	r0, r3
 800197c:	f7ff fe09 	bl	8001592 <Find_Comma_Address>
 8001980:	4603      	mov	r3, r0
 8001982:	1aeb      	subs	r3, r5, r3
 8001984:	3b01      	subs	r3, #1
 8001986:	461a      	mov	r2, r3
 8001988:	4631      	mov	r1, r6
 800198a:	4620      	mov	r0, r4
 800198c:	f00c fcf2 	bl	800e374 <memcpy>
				memcpy(gpsDatas->gpsSatelliteNumberArray, Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, KNOT_START_COMMA), Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, KNOT_STOP_COMMA) - Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, KNOT_START_COMMA) - 1);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	f503 749f 	add.w	r4, r3, #318	; 0x13e
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	3303      	adds	r3, #3
 800199a:	2107      	movs	r1, #7
 800199c:	4618      	mov	r0, r3
 800199e:	f7ff fdf8 	bl	8001592 <Find_Comma_Address>
 80019a2:	4606      	mov	r6, r0
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	3303      	adds	r3, #3
 80019a8:	2108      	movs	r1, #8
 80019aa:	4618      	mov	r0, r3
 80019ac:	f7ff fdf1 	bl	8001592 <Find_Comma_Address>
 80019b0:	4603      	mov	r3, r0
 80019b2:	461d      	mov	r5, r3
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	3303      	adds	r3, #3
 80019b8:	2107      	movs	r1, #7
 80019ba:	4618      	mov	r0, r3
 80019bc:	f7ff fde9 	bl	8001592 <Find_Comma_Address>
 80019c0:	4603      	mov	r3, r0
 80019c2:	1aeb      	subs	r3, r5, r3
 80019c4:	3b01      	subs	r3, #1
 80019c6:	461a      	mov	r2, r3
 80019c8:	4631      	mov	r1, r6
 80019ca:	4620      	mov	r0, r4
 80019cc:	f00c fcd2 	bl	800e374 <memcpy>
			  gpsDatas->latitude_f32 = (float)convertDegMinToDecDeg(stof(gpsDatas->gpsLatitudeArray));
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	f503 7381 	add.w	r3, r3, #258	; 0x102
 80019d6:	4618      	mov	r0, r3
 80019d8:	f000 f8b8 	bl	8001b4c <stof>
 80019dc:	eef0 7a40 	vmov.f32	s15, s0
 80019e0:	eeb0 0a67 	vmov.f32	s0, s15
 80019e4:	f7ff fdf8 	bl	80015d8 <convertDegMinToDecDeg>
 80019e8:	ec54 3b10 	vmov	r3, r4, d0
 80019ec:	4618      	mov	r0, r3
 80019ee:	4621      	mov	r1, r4
 80019f0:	f7ff f8f2 	bl	8000bd8 <__aeabi_d2f>
 80019f4:	4602      	mov	r2, r0
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
			  gpsDatas->longtitude_f32 = (float)convertDegMinToDecDeg(stof(gpsDatas->gpsLongtitudeArray));
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	f503 738b 	add.w	r3, r3, #278	; 0x116
 8001a02:	4618      	mov	r0, r3
 8001a04:	f000 f8a2 	bl	8001b4c <stof>
 8001a08:	eef0 7a40 	vmov.f32	s15, s0
 8001a0c:	eeb0 0a67 	vmov.f32	s0, s15
 8001a10:	f7ff fde2 	bl	80015d8 <convertDegMinToDecDeg>
 8001a14:	ec54 3b10 	vmov	r3, r4, d0
 8001a18:	4618      	mov	r0, r3
 8001a1a:	4621      	mov	r1, r4
 8001a1c:	f7ff f8dc 	bl	8000bd8 <__aeabi_d2f>
 8001a20:	4602      	mov	r2, r0
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
			  gpsDatas->satellite_number_u8 = my_getnbr(gpsDatas->gpsSatelliteNumberArray);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	f503 739f 	add.w	r3, r3, #318	; 0x13e
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f000 f850 	bl	8001ad4 <my_getnbr>
 8001a34:	4603      	mov	r3, r0
 8001a36:	b2da      	uxtb	r2, r3
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	f883 215e 	strb.w	r2, [r3, #350]	; 0x15e
			  gpsDatas->gps_errorhandler.trueData_u32++;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 8001a44:	1c5a      	adds	r2, r3, #1
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
 8001a4c:	e019      	b.n	8001a82 <GPRMC_Parser+0x39a>
 8001a4e:	bf00      	nop
 8001a50:	c083126f 	.word	0xc083126f
 8001a54:	3ffda1ca 	.word	0x3ffda1ca
 8001a58:	0800ef48 	.word	0x0800ef48
 8001a5c:	0800ef50 	.word	0x0800ef50
 8001a60:	42c80000 	.word	0x42c80000
			}

			else
			{
				gpsDatas->gps_errorhandler.validDataError_u32++;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	f8d3 3164 	ldr.w	r3, [r3, #356]	; 0x164
 8001a6a:	1c5a      	adds	r2, r3, #1
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
 8001a72:	e006      	b.n	8001a82 <GPRMC_Parser+0x39a>
			}
		}
		else
		{
		gpsDatas->gps_errorhandler.checksumError_u32++;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8001a7a:	1c5a      	adds	r2, r3, #1
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
		}
	}

	gpsDatas->gpsEfficiency_u8 = ((float)gpsDatas->gps_errorhandler.trueData_u32 /(gpsDatas->gps_errorhandler.checksumError_u32 + gpsDatas->gps_errorhandler.validDataError_u32 + gpsDatas->gps_errorhandler.trueData_u32) * PERCENTAGE_CONVERTER);
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 8001a88:	ee07 3a90 	vmov	s15, r3
 8001a8c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	f8d3 2160 	ldr.w	r2, [r3, #352]	; 0x160
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	f8d3 3164 	ldr.w	r3, [r3, #356]	; 0x164
 8001a9c:	441a      	add	r2, r3
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 8001aa4:	4413      	add	r3, r2
 8001aa6:	ee07 3a90 	vmov	s15, r3
 8001aaa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001aae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ab2:	ed1f 7a15 	vldr	s14, [pc, #-84]	; 8001a60 <GPRMC_Parser+0x378>
 8001ab6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001aba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001abe:	edc7 7a00 	vstr	s15, [r7]
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	b2da      	uxtb	r2, r3
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	f883 215d 	strb.w	r2, [r3, #349]	; 0x15d
}
 8001acc:	bf00      	nop
 8001ace:	3714      	adds	r7, #20
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001ad4 <my_getnbr>:

int my_getnbr(char *str)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b085      	sub	sp, #20
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  int result;
  int puiss;

  result = 0;
 8001adc:	2300      	movs	r3, #0
 8001ade:	60fb      	str	r3, [r7, #12]
  puiss = 1;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	60bb      	str	r3, [r7, #8]
  while (('-' == (*str)) || ((*str) == '+'))
 8001ae4:	e009      	b.n	8001afa <my_getnbr+0x26>
  {
      if (*str == '-')
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	781b      	ldrb	r3, [r3, #0]
 8001aea:	2b2d      	cmp	r3, #45	; 0x2d
 8001aec:	d102      	bne.n	8001af4 <my_getnbr+0x20>
        puiss = puiss * -1;
 8001aee:	68bb      	ldr	r3, [r7, #8]
 8001af0:	425b      	negs	r3, r3
 8001af2:	60bb      	str	r3, [r7, #8]
      str++;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	3301      	adds	r3, #1
 8001af8:	607b      	str	r3, [r7, #4]
  while (('-' == (*str)) || ((*str) == '+'))
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	2b2d      	cmp	r3, #45	; 0x2d
 8001b00:	d0f1      	beq.n	8001ae6 <my_getnbr+0x12>
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	781b      	ldrb	r3, [r3, #0]
 8001b06:	2b2b      	cmp	r3, #43	; 0x2b
 8001b08:	d0ed      	beq.n	8001ae6 <my_getnbr+0x12>
  }
  while ((*str >= '0') && (*str <= '9'))
 8001b0a:	e00d      	b.n	8001b28 <my_getnbr+0x54>
  {
      result = (result * 10) + ((*str) - '0');
 8001b0c:	68fa      	ldr	r2, [r7, #12]
 8001b0e:	4613      	mov	r3, r2
 8001b10:	009b      	lsls	r3, r3, #2
 8001b12:	4413      	add	r3, r2
 8001b14:	005b      	lsls	r3, r3, #1
 8001b16:	461a      	mov	r2, r3
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	781b      	ldrb	r3, [r3, #0]
 8001b1c:	3b30      	subs	r3, #48	; 0x30
 8001b1e:	4413      	add	r3, r2
 8001b20:	60fb      	str	r3, [r7, #12]
      str++;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	3301      	adds	r3, #1
 8001b26:	607b      	str	r3, [r7, #4]
  while ((*str >= '0') && (*str <= '9'))
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	781b      	ldrb	r3, [r3, #0]
 8001b2c:	2b2f      	cmp	r3, #47	; 0x2f
 8001b2e:	d903      	bls.n	8001b38 <my_getnbr+0x64>
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	781b      	ldrb	r3, [r3, #0]
 8001b34:	2b39      	cmp	r3, #57	; 0x39
 8001b36:	d9e9      	bls.n	8001b0c <my_getnbr+0x38>
  }
  return (result * puiss);
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	68ba      	ldr	r2, [r7, #8]
 8001b3c:	fb02 f303 	mul.w	r3, r2, r3
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	3714      	adds	r7, #20
 8001b44:	46bd      	mov	sp, r7
 8001b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4a:	4770      	bx	lr

08001b4c <stof>:

float stof(const char* s)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b087      	sub	sp, #28
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  float rez = 0, fact = 1;
 8001b54:	f04f 0300 	mov.w	r3, #0
 8001b58:	617b      	str	r3, [r7, #20]
 8001b5a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001b5e:	613b      	str	r3, [r7, #16]
  if (*s == '-')
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	2b2d      	cmp	r3, #45	; 0x2d
 8001b66:	d104      	bne.n	8001b72 <stof+0x26>
	{
    s++;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	3301      	adds	r3, #1
 8001b6c:	607b      	str	r3, [r7, #4]
    fact = -1;
 8001b6e:	4b22      	ldr	r3, [pc, #136]	; (8001bf8 <stof+0xac>)
 8001b70:	613b      	str	r3, [r7, #16]
  };
  for (int point_seen = 0; *s; s++)
 8001b72:	2300      	movs	r3, #0
 8001b74:	60fb      	str	r3, [r7, #12]
 8001b76:	e02d      	b.n	8001bd4 <stof+0x88>
	{
    if (*s == '.')
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	2b2e      	cmp	r3, #46	; 0x2e
 8001b7e:	d102      	bne.n	8001b86 <stof+0x3a>
		{
      point_seen = 1; 
 8001b80:	2301      	movs	r3, #1
 8001b82:	60fb      	str	r3, [r7, #12]
      continue;
 8001b84:	e023      	b.n	8001bce <stof+0x82>
    };
    int d = *s - '0';
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	781b      	ldrb	r3, [r3, #0]
 8001b8a:	3b30      	subs	r3, #48	; 0x30
 8001b8c:	60bb      	str	r3, [r7, #8]
    if (d >= 0 && d <= 9)
 8001b8e:	68bb      	ldr	r3, [r7, #8]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	db1c      	blt.n	8001bce <stof+0x82>
 8001b94:	68bb      	ldr	r3, [r7, #8]
 8001b96:	2b09      	cmp	r3, #9
 8001b98:	dc19      	bgt.n	8001bce <stof+0x82>
		{
      if (point_seen) fact /= 10.0f;
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d007      	beq.n	8001bb0 <stof+0x64>
 8001ba0:	ed97 7a04 	vldr	s14, [r7, #16]
 8001ba4:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8001ba8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001bac:	edc7 7a04 	vstr	s15, [r7, #16]
      rez = rez * 10.0f + (float)d;
 8001bb0:	edd7 7a05 	vldr	s15, [r7, #20]
 8001bb4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001bb8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001bbc:	68bb      	ldr	r3, [r7, #8]
 8001bbe:	ee07 3a90 	vmov	s15, r3
 8001bc2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bc6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bca:	edc7 7a05 	vstr	s15, [r7, #20]
  for (int point_seen = 0; *s; s++)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	3301      	adds	r3, #1
 8001bd2:	607b      	str	r3, [r7, #4]
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	781b      	ldrb	r3, [r3, #0]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d1cd      	bne.n	8001b78 <stof+0x2c>
    };
  };
  return rez * fact;
 8001bdc:	ed97 7a05 	vldr	s14, [r7, #20]
 8001be0:	edd7 7a04 	vldr	s15, [r7, #16]
 8001be4:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8001be8:	eeb0 0a67 	vmov.f32	s0, s15
 8001bec:	371c      	adds	r7, #28
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf4:	4770      	bx	lr
 8001bf6:	bf00      	nop
 8001bf8:	bf800000 	.word	0xbf800000

08001bfc <Write_Data_Ring_Buffer>:
		((uint8_t*)rng_buf)[i] = 0;
	}
}

void Write_Data_Ring_Buffer(AESK_Ring_Buffer* rng_buf, const uint8_t* tmp_buf, size_t size)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	b087      	sub	sp, #28
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	60f8      	str	r0, [r7, #12]
 8001c04:	60b9      	str	r1, [r7, #8]
 8001c06:	607a      	str	r2, [r7, #4]
	for(uint8_t i = 0; i < size; i++)
 8001c08:	2300      	movs	r3, #0
 8001c0a:	75fb      	strb	r3, [r7, #23]
 8001c0c:	e035      	b.n	8001c7a <Write_Data_Ring_Buffer+0x7e>
	{
		if(rng_buf->remainder_byte < RING_BUFFER_SIZE)
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	f8b3 3804 	ldrh.w	r3, [r3, #2052]	; 0x804
 8001c14:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001c18:	d21f      	bcs.n	8001c5a <Write_Data_Ring_Buffer+0x5e>
		{
			rng_buf->remainder_byte++;
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	f8b3 3804 	ldrh.w	r3, [r3, #2052]	; 0x804
 8001c20:	3301      	adds	r3, #1
 8001c22:	b29a      	uxth	r2, r3
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	f8a3 2804 	strh.w	r2, [r3, #2052]	; 0x804
			rng_buf->ring_buffer[rng_buf->head] = tmp_buf[i];
 8001c2a:	7dfb      	ldrb	r3, [r7, #23]
 8001c2c:	68ba      	ldr	r2, [r7, #8]
 8001c2e:	4413      	add	r3, r2
 8001c30:	68fa      	ldr	r2, [r7, #12]
 8001c32:	8852      	ldrh	r2, [r2, #2]
 8001c34:	4611      	mov	r1, r2
 8001c36:	781a      	ldrb	r2, [r3, #0]
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	440b      	add	r3, r1
 8001c3c:	711a      	strb	r2, [r3, #4]
			rng_buf->head = ((rng_buf->head + 1) % RING_BUFFER_SIZE);
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	885b      	ldrh	r3, [r3, #2]
 8001c42:	3301      	adds	r3, #1
 8001c44:	425a      	negs	r2, r3
 8001c46:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001c4a:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8001c4e:	bf58      	it	pl
 8001c50:	4253      	negpl	r3, r2
 8001c52:	b29a      	uxth	r2, r3
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	805a      	strh	r2, [r3, #2]
 8001c58:	e00c      	b.n	8001c74 <Write_Data_Ring_Buffer+0x78>
		}

		else
		{
			rng_buf->tail = ((rng_buf->tail + 1) % RING_BUFFER_SIZE);
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	881b      	ldrh	r3, [r3, #0]
 8001c5e:	3301      	adds	r3, #1
 8001c60:	425a      	negs	r2, r3
 8001c62:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001c66:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8001c6a:	bf58      	it	pl
 8001c6c:	4253      	negpl	r3, r2
 8001c6e:	b29a      	uxth	r2, r3
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	801a      	strh	r2, [r3, #0]
	for(uint8_t i = 0; i < size; i++)
 8001c74:	7dfb      	ldrb	r3, [r7, #23]
 8001c76:	3301      	adds	r3, #1
 8001c78:	75fb      	strb	r3, [r7, #23]
 8001c7a:	7dfb      	ldrb	r3, [r7, #23]
 8001c7c:	687a      	ldr	r2, [r7, #4]
 8001c7e:	429a      	cmp	r2, r3
 8001c80:	d8c5      	bhi.n	8001c0e <Write_Data_Ring_Buffer+0x12>
		}
	}
}
 8001c82:	bf00      	nop
 8001c84:	371c      	adds	r7, #28
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr

08001c8e <Read_Byte_Ring_Buffer>:

int16_t Read_Byte_Ring_Buffer(AESK_Ring_Buffer* rng_buf, uint8_t* tmp_buf)
{
 8001c8e:	b480      	push	{r7}
 8001c90:	b085      	sub	sp, #20
 8001c92:	af00      	add	r7, sp, #0
 8001c94:	6078      	str	r0, [r7, #4]
 8001c96:	6039      	str	r1, [r7, #0]
	uint16_t read_byte = 0;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	81fb      	strh	r3, [r7, #14]

	if(rng_buf->remainder_byte > 0)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	f8b3 3804 	ldrh.w	r3, [r3, #2052]	; 0x804
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d022      	beq.n	8001cec <Read_Byte_Ring_Buffer+0x5e>
	{
		*tmp_buf = rng_buf->ring_buffer[rng_buf->tail];
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	881b      	ldrh	r3, [r3, #0]
 8001caa:	461a      	mov	r2, r3
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	4413      	add	r3, r2
 8001cb0:	791a      	ldrb	r2, [r3, #4]
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	701a      	strb	r2, [r3, #0]
		read_byte++;
 8001cb6:	89fb      	ldrh	r3, [r7, #14]
 8001cb8:	3301      	adds	r3, #1
 8001cba:	81fb      	strh	r3, [r7, #14]
		rng_buf->tail = ((rng_buf->tail + 1) % RING_BUFFER_SIZE);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	881b      	ldrh	r3, [r3, #0]
 8001cc0:	3301      	adds	r3, #1
 8001cc2:	425a      	negs	r2, r3
 8001cc4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001cc8:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8001ccc:	bf58      	it	pl
 8001cce:	4253      	negpl	r3, r2
 8001cd0:	b29a      	uxth	r2, r3
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	801a      	strh	r2, [r3, #0]
		rng_buf->remainder_byte--;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	f8b3 3804 	ldrh.w	r3, [r3, #2052]	; 0x804
 8001cdc:	3b01      	subs	r3, #1
 8001cde:	b29a      	uxth	r2, r3
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	f8a3 2804 	strh.w	r2, [r3, #2052]	; 0x804
	else
	{
		return read_byte;
	}

	return read_byte;
 8001ce6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001cea:	e001      	b.n	8001cf0 <Read_Byte_Ring_Buffer+0x62>
		return read_byte;
 8001cec:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	3714      	adds	r7, #20
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfa:	4770      	bx	lr

08001cfc <HAL_UART_TxCpltCallback>:

	write_DMA_Buffer(huart, temp_buf, idx);
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b082      	sub	sp, #8
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
	HAL_UART_DMA_Tx_Stop(huart);
 8001d04:	6878      	ldr	r0, [r7, #4]
 8001d06:	f000 f804 	bl	8001d12 <HAL_UART_DMA_Tx_Stop>
}
 8001d0a:	bf00      	nop
 8001d0c:	3708      	adds	r7, #8
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}

08001d12 <HAL_UART_DMA_Tx_Stop>:

HAL_StatusTypeDef HAL_UART_DMA_Tx_Stop(UART_HandleTypeDef *huart)
{
 8001d12:	b580      	push	{r7, lr}
 8001d14:	b084      	sub	sp, #16
 8001d16:	af00      	add	r7, sp, #0
 8001d18:	6078      	str	r0, [r7, #4]
uint32_t dmarequest = 0x00U;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	60fb      	str	r3, [r7, #12]
dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	695b      	ldr	r3, [r3, #20]
 8001d24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d28:	2b80      	cmp	r3, #128	; 0x80
 8001d2a:	bf0c      	ite	eq
 8001d2c:	2301      	moveq	r3, #1
 8001d2e:	2300      	movne	r3, #0
 8001d30:	b2db      	uxtb	r3, r3
 8001d32:	60fb      	str	r3, [r7, #12]
if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001d3a:	b2db      	uxtb	r3, r3
 8001d3c:	2b21      	cmp	r3, #33	; 0x21
 8001d3e:	d121      	bne.n	8001d84 <HAL_UART_DMA_Tx_Stop+0x72>
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d01e      	beq.n	8001d84 <HAL_UART_DMA_Tx_Stop+0x72>
{
CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	695a      	ldr	r2, [r3, #20]
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001d54:	615a      	str	r2, [r3, #20]

/* Abort the UART DMA Tx channel */
if(huart->hdmatx != NULL)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d004      	beq.n	8001d68 <HAL_UART_DMA_Tx_Stop+0x56>
{
  HAL_DMA_Abort(huart->hdmatx);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d62:	4618      	mov	r0, r3
 8001d64:	f004 f97c 	bl	8006060 <HAL_DMA_Abort>
}
//UART_EndTxTransfer(huart);
	  /* Disable TXEIE and TCIE interrupts */
	CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	68da      	ldr	r2, [r3, #12]
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8001d76:	60da      	str	r2, [r3, #12]
	huart->gState = HAL_UART_STATE_READY;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2220      	movs	r2, #32
 8001d7c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

	return HAL_OK;
 8001d80:	2300      	movs	r3, #0
 8001d82:	e000      	b.n	8001d86 <HAL_UART_DMA_Tx_Stop+0x74>
}
else return HAL_ERROR;
 8001d84:	2301      	movs	r3, #1

}
 8001d86:	4618      	mov	r0, r3
 8001d88:	3710      	adds	r7, #16
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}

08001d8e <AESK_Compro_Init>:
 */

#include "AESK_comm_pro.h"

void AESK_Compro_Init(Aesk_Compro_Settings* com_set, const Vehicle_Id vehicle_id, const Hardware_No hardware_id, const uint8_t target_id, void(*pack_solver_func)(const Aesk_Compro_Pack*))
{
 8001d8e:	b480      	push	{r7}
 8001d90:	b085      	sub	sp, #20
 8001d92:	af00      	add	r7, sp, #0
 8001d94:	6078      	str	r0, [r7, #4]
 8001d96:	4608      	mov	r0, r1
 8001d98:	4611      	mov	r1, r2
 8001d9a:	461a      	mov	r2, r3
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	70fb      	strb	r3, [r7, #3]
 8001da0:	460b      	mov	r3, r1
 8001da2:	70bb      	strb	r3, [r7, #2]
 8001da4:	4613      	mov	r3, r2
 8001da6:	707b      	strb	r3, [r7, #1]
	for (uint16_t i = 0; i < sizeof(Aesk_Compro_Settings); i++)
 8001da8:	2300      	movs	r3, #0
 8001daa:	81fb      	strh	r3, [r7, #14]
 8001dac:	e007      	b.n	8001dbe <AESK_Compro_Init+0x30>
	{
		((uint8_t*)com_set)[i] = 0;
 8001dae:	89fb      	ldrh	r3, [r7, #14]
 8001db0:	687a      	ldr	r2, [r7, #4]
 8001db2:	4413      	add	r3, r2
 8001db4:	2200      	movs	r2, #0
 8001db6:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < sizeof(Aesk_Compro_Settings); i++)
 8001db8:	89fb      	ldrh	r3, [r7, #14]
 8001dba:	3301      	adds	r3, #1
 8001dbc:	81fb      	strh	r3, [r7, #14]
 8001dbe:	89fb      	ldrh	r3, [r7, #14]
 8001dc0:	f5b3 7f90 	cmp.w	r3, #288	; 0x120
 8001dc4:	d3f3      	bcc.n	8001dae <AESK_Compro_Init+0x20>
	}
	com_set->vehicle_id_set = vehicle_id;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	78fa      	ldrb	r2, [r7, #3]
 8001dca:	701a      	strb	r2, [r3, #0]
	com_set->source_id_set = hardware_id;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	78ba      	ldrb	r2, [r7, #2]
 8001dd0:	709a      	strb	r2, [r3, #2]
	com_set->target_id_set = target_id;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	787a      	ldrb	r2, [r7, #1]
 8001dd6:	705a      	strb	r2, [r3, #1]
	com_set->pack_solver = pack_solver_func;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	69ba      	ldr	r2, [r7, #24]
 8001ddc:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
}
 8001de0:	bf00      	nop
 8001de2:	3714      	adds	r7, #20
 8001de4:	46bd      	mov	sp, r7
 8001de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dea:	4770      	bx	lr

08001dec <SendATCommand>:
#include "string.h"



void SendATCommand(Gsm_Datas* gsm_data, char * command, char* response)
{
 8001dec:	b590      	push	{r4, r7, lr}
 8001dee:	b085      	sub	sp, #20
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	60f8      	str	r0, [r7, #12]
 8001df4:	60b9      	str	r1, [r7, #8]
 8001df6:	607a      	str	r2, [r7, #4]
	gsm_data->at_response = response;
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	687a      	ldr	r2, [r7, #4]
 8001dfc:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_UART_Transmit(gsm_data->gsm_uart, (uint8_t *)command, strlen(command), HAL_DELAY);
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	f8d3 423c 	ldr.w	r4, [r3, #572]	; 0x23c
 8001e04:	68b8      	ldr	r0, [r7, #8]
 8001e06:	f7fe fa03 	bl	8000210 <strlen>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	b29a      	uxth	r2, r3
 8001e0e:	f241 7370 	movw	r3, #6000	; 0x1770
 8001e12:	68b9      	ldr	r1, [r7, #8]
 8001e14:	4620      	mov	r0, r4
 8001e16:	f007 fbec 	bl	80095f2 <HAL_UART_Transmit>
}
 8001e1a:	bf00      	nop
 8001e1c:	3714      	adds	r7, #20
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd90      	pop	{r4, r7, pc}

08001e22 <writeChar>:

void writeChar(unsigned char** pptr, char c)
{
 8001e22:	b480      	push	{r7}
 8001e24:	b083      	sub	sp, #12
 8001e26:	af00      	add	r7, sp, #0
 8001e28:	6078      	str	r0, [r7, #4]
 8001e2a:	460b      	mov	r3, r1
 8001e2c:	70fb      	strb	r3, [r7, #3]
	**pptr = c;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	78fa      	ldrb	r2, [r7, #3]
 8001e34:	701a      	strb	r2, [r3, #0]
	(*pptr)++;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	1c5a      	adds	r2, r3, #1
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	601a      	str	r2, [r3, #0]
}
 8001e40:	bf00      	nop
 8001e42:	370c      	adds	r7, #12
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr

08001e4c <writeInt>:
 * Writes an integer as 2 bytes to an output buffer.
 * @param pptr pointer to the output buffer - incremented by the number of bytes used & returned
 * @param anInt the integer to write
 */
void writeInt(unsigned char** pptr, int anInt)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b083      	sub	sp, #12
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
 8001e54:	6039      	str	r1, [r7, #0]
	**pptr = (unsigned char)(anInt / 256);
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	da00      	bge.n	8001e5e <writeInt+0x12>
 8001e5c:	33ff      	adds	r3, #255	; 0xff
 8001e5e:	121b      	asrs	r3, r3, #8
 8001e60:	461a      	mov	r2, r3
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	b2d2      	uxtb	r2, r2
 8001e68:	701a      	strb	r2, [r3, #0]
	(*pptr)++;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	1c5a      	adds	r2, r3, #1
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	601a      	str	r2, [r3, #0]
	**pptr = (unsigned char)(anInt % 256);
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	425a      	negs	r2, r3
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	b2d2      	uxtb	r2, r2
 8001e7c:	bf58      	it	pl
 8001e7e:	4253      	negpl	r3, r2
 8001e80:	687a      	ldr	r2, [r7, #4]
 8001e82:	6812      	ldr	r2, [r2, #0]
 8001e84:	b2db      	uxtb	r3, r3
 8001e86:	7013      	strb	r3, [r2, #0]
	(*pptr)++;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	1c5a      	adds	r2, r3, #1
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	601a      	str	r2, [r3, #0]
}
 8001e92:	bf00      	nop
 8001e94:	370c      	adds	r7, #12
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr

08001e9e <writeCString>:
 * Writes a "UTF" string to an output buffer.  Converts C string to length-delimited.
 * @param pptr pointer to the output buffer - incremented by the number of bytes used & returned
 * @param string the C string to write
 */
void writeCString(unsigned char** pptr, const char* string)
{
 8001e9e:	b580      	push	{r7, lr}
 8001ea0:	b084      	sub	sp, #16
 8001ea2:	af00      	add	r7, sp, #0
 8001ea4:	6078      	str	r0, [r7, #4]
 8001ea6:	6039      	str	r1, [r7, #0]
	int len = strlen(string);
 8001ea8:	6838      	ldr	r0, [r7, #0]
 8001eaa:	f7fe f9b1 	bl	8000210 <strlen>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	60fb      	str	r3, [r7, #12]
	writeInt(pptr, len);
 8001eb2:	68f9      	ldr	r1, [r7, #12]
 8001eb4:	6878      	ldr	r0, [r7, #4]
 8001eb6:	f7ff ffc9 	bl	8001e4c <writeInt>
	memcpy(*pptr, string, len);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	68fa      	ldr	r2, [r7, #12]
 8001ec0:	6839      	ldr	r1, [r7, #0]
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f00c fa56 	bl	800e374 <memcpy>
	*pptr += len;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	441a      	add	r2, r3
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	601a      	str	r2, [r3, #0]
}
 8001ed4:	bf00      	nop
 8001ed6:	3710      	adds	r7, #16
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}

08001edc <MQTTPacket_encode>:

int MQTTPacket_encode(unsigned char* buf, int length)
{
 8001edc:	b480      	push	{r7}
 8001ede:	b085      	sub	sp, #20
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
 8001ee4:	6039      	str	r1, [r7, #0]
	int rc = 0;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	60fb      	str	r3, [r7, #12]

	//FUNC_ENTRY;
	do
	{
		char d = length % 128;
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	425a      	negs	r2, r3
 8001eee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001ef2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001ef6:	bf58      	it	pl
 8001ef8:	4253      	negpl	r3, r2
 8001efa:	72fb      	strb	r3, [r7, #11]
		length /= 128;
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	da00      	bge.n	8001f04 <MQTTPacket_encode+0x28>
 8001f02:	337f      	adds	r3, #127	; 0x7f
 8001f04:	11db      	asrs	r3, r3, #7
 8001f06:	603b      	str	r3, [r7, #0]
		/* if there are more digits to encode, set the top bit of this digit */
		if (length > 0)
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	dd03      	ble.n	8001f16 <MQTTPacket_encode+0x3a>
			d |= 0x80;
 8001f0e:	7afb      	ldrb	r3, [r7, #11]
 8001f10:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001f14:	72fb      	strb	r3, [r7, #11]
		buf[rc++] = d;
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	1c5a      	adds	r2, r3, #1
 8001f1a:	60fa      	str	r2, [r7, #12]
 8001f1c:	461a      	mov	r2, r3
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	4413      	add	r3, r2
 8001f22:	7afa      	ldrb	r2, [r7, #11]
 8001f24:	701a      	strb	r2, [r3, #0]
	} while (length > 0);
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	dcde      	bgt.n	8001eea <MQTTPacket_encode+0xe>
	FUNC_EXIT_RC(rc);
	return rc;
 8001f2c:	68fb      	ldr	r3, [r7, #12]
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	3714      	adds	r7, #20
 8001f32:	46bd      	mov	sp, r7
 8001f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f38:	4770      	bx	lr

08001f3a <MQTTstrlen>:

int MQTTstrlen(MQTTString mqttstring)
{
 8001f3a:	b580      	push	{r7, lr}
 8001f3c:	b086      	sub	sp, #24
 8001f3e:	af00      	add	r7, sp, #0
 8001f40:	1d3b      	adds	r3, r7, #4
 8001f42:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	int rc = 0;
 8001f46:	2300      	movs	r3, #0
 8001f48:	617b      	str	r3, [r7, #20]

	if (mqttstring.cstring)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d006      	beq.n	8001f5e <MQTTstrlen+0x24>
		rc = strlen(mqttstring.cstring);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	4618      	mov	r0, r3
 8001f54:	f7fe f95c 	bl	8000210 <strlen>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	617b      	str	r3, [r7, #20]
 8001f5c:	e001      	b.n	8001f62 <MQTTstrlen+0x28>
	else
		rc = mqttstring.lenstring.len;
 8001f5e:	68bb      	ldr	r3, [r7, #8]
 8001f60:	617b      	str	r3, [r7, #20]
	return rc;
 8001f62:	697b      	ldr	r3, [r7, #20]
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	3718      	adds	r7, #24
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}

08001f6c <MQTTSerialize_connectLength>:

int MQTTSerialize_connectLength(MQTTPacket_connectData* options)
{
 8001f6c:	b590      	push	{r4, r7, lr}
 8001f6e:	b085      	sub	sp, #20
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
	int len = 0;
 8001f74:	2300      	movs	r3, #0
 8001f76:	60fb      	str	r3, [r7, #12]

	//FUNC_ENTRY;

	if (options->MQTTVersion == 3)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	7a1b      	ldrb	r3, [r3, #8]
 8001f7c:	2b03      	cmp	r3, #3
 8001f7e:	d102      	bne.n	8001f86 <MQTTSerialize_connectLength+0x1a>
		len = 12; /* variable depending on MQTT or MQIsdp */
 8001f80:	230c      	movs	r3, #12
 8001f82:	60fb      	str	r3, [r7, #12]
 8001f84:	e005      	b.n	8001f92 <MQTTSerialize_connectLength+0x26>
	else if (options->MQTTVersion == 4)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	7a1b      	ldrb	r3, [r3, #8]
 8001f8a:	2b04      	cmp	r3, #4
 8001f8c:	d101      	bne.n	8001f92 <MQTTSerialize_connectLength+0x26>
		len = 10;
 8001f8e:	230a      	movs	r3, #10
 8001f90:	60fb      	str	r3, [r7, #12]

	len += MQTTstrlen(options->clientID)+2;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	330c      	adds	r3, #12
 8001f96:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001f9a:	f7ff ffce 	bl	8001f3a <MQTTstrlen>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	3302      	adds	r3, #2
 8001fa2:	68fa      	ldr	r2, [r7, #12]
 8001fa4:	4413      	add	r3, r2
 8001fa6:	60fb      	str	r3, [r7, #12]
	if (options->willFlag)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	7edb      	ldrb	r3, [r3, #27]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d013      	beq.n	8001fd8 <MQTTSerialize_connectLength+0x6c>
		len += MQTTstrlen(options->will.topicName)+2 + MQTTstrlen(options->will.message)+2;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	3324      	adds	r3, #36	; 0x24
 8001fb4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001fb8:	f7ff ffbf 	bl	8001f3a <MQTTstrlen>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	1c9c      	adds	r4, r3, #2
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	3330      	adds	r3, #48	; 0x30
 8001fc4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001fc8:	f7ff ffb7 	bl	8001f3a <MQTTstrlen>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	4423      	add	r3, r4
 8001fd0:	3302      	adds	r3, #2
 8001fd2:	68fa      	ldr	r2, [r7, #12]
 8001fd4:	4413      	add	r3, r2
 8001fd6:	60fb      	str	r3, [r7, #12]
	if (options->username.cstring || options->username.lenstring.data)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d103      	bne.n	8001fe8 <MQTTSerialize_connectLength+0x7c>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d00a      	beq.n	8001ffe <MQTTSerialize_connectLength+0x92>
		len += MQTTstrlen(options->username)+2;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	3340      	adds	r3, #64	; 0x40
 8001fec:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001ff0:	f7ff ffa3 	bl	8001f3a <MQTTstrlen>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	3302      	adds	r3, #2
 8001ff8:	68fa      	ldr	r2, [r7, #12]
 8001ffa:	4413      	add	r3, r2
 8001ffc:	60fb      	str	r3, [r7, #12]
	if (options->password.cstring || options->password.lenstring.data)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002002:	2b00      	cmp	r3, #0
 8002004:	d103      	bne.n	800200e <MQTTSerialize_connectLength+0xa2>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800200a:	2b00      	cmp	r3, #0
 800200c:	d00a      	beq.n	8002024 <MQTTSerialize_connectLength+0xb8>
		len += MQTTstrlen(options->password)+2;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	334c      	adds	r3, #76	; 0x4c
 8002012:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002016:	f7ff ff90 	bl	8001f3a <MQTTstrlen>
 800201a:	4603      	mov	r3, r0
 800201c:	3302      	adds	r3, #2
 800201e:	68fa      	ldr	r2, [r7, #12]
 8002020:	4413      	add	r3, r2
 8002022:	60fb      	str	r3, [r7, #12]

	FUNC_EXIT_RC(len);
	return len;
 8002024:	68fb      	ldr	r3, [r7, #12]
}
 8002026:	4618      	mov	r0, r3
 8002028:	3714      	adds	r7, #20
 800202a:	46bd      	mov	sp, r7
 800202c:	bd90      	pop	{r4, r7, pc}
	...

08002030 <MQTTPacket_len>:

int MQTTPacket_len(int rem_len)
{
 8002030:	b480      	push	{r7}
 8002032:	b083      	sub	sp, #12
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
	rem_len += 1; /* header byte */
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	3301      	adds	r3, #1
 800203c:	607b      	str	r3, [r7, #4]

	/* now remaining_length field */
	if (rem_len < 128)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2b7f      	cmp	r3, #127	; 0x7f
 8002042:	dc03      	bgt.n	800204c <MQTTPacket_len+0x1c>
		rem_len += 1;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	3301      	adds	r3, #1
 8002048:	607b      	str	r3, [r7, #4]
 800204a:	e012      	b.n	8002072 <MQTTPacket_len+0x42>
	else if (rem_len < 16384)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002052:	da03      	bge.n	800205c <MQTTPacket_len+0x2c>
		rem_len += 2;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	3302      	adds	r3, #2
 8002058:	607b      	str	r3, [r7, #4]
 800205a:	e00a      	b.n	8002072 <MQTTPacket_len+0x42>
	else if (rem_len < 2097151)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	4a08      	ldr	r2, [pc, #32]	; (8002080 <MQTTPacket_len+0x50>)
 8002060:	4293      	cmp	r3, r2
 8002062:	dc03      	bgt.n	800206c <MQTTPacket_len+0x3c>
		rem_len += 3;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	3303      	adds	r3, #3
 8002068:	607b      	str	r3, [r7, #4]
 800206a:	e002      	b.n	8002072 <MQTTPacket_len+0x42>
	else
		rem_len += 4;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	3304      	adds	r3, #4
 8002070:	607b      	str	r3, [r7, #4]
	return rem_len;
 8002072:	687b      	ldr	r3, [r7, #4]
}
 8002074:	4618      	mov	r0, r3
 8002076:	370c      	adds	r7, #12
 8002078:	46bd      	mov	sp, r7
 800207a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207e:	4770      	bx	lr
 8002080:	001ffffe 	.word	0x001ffffe

08002084 <writeMQTTString>:

void writeMQTTString(unsigned char** pptr, MQTTString mqttstring)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b084      	sub	sp, #16
 8002088:	af00      	add	r7, sp, #0
 800208a:	60f8      	str	r0, [r7, #12]
 800208c:	4638      	mov	r0, r7
 800208e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	if (mqttstring.lenstring.len > 0)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2b00      	cmp	r3, #0
 8002096:	dd12      	ble.n	80020be <writeMQTTString+0x3a>
	{
		writeInt(pptr, mqttstring.lenstring.len);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	4619      	mov	r1, r3
 800209c:	68f8      	ldr	r0, [r7, #12]
 800209e:	f7ff fed5 	bl	8001e4c <writeInt>
		memcpy(*pptr, mqttstring.lenstring.data, mqttstring.lenstring.len);
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	68b9      	ldr	r1, [r7, #8]
 80020a8:	687a      	ldr	r2, [r7, #4]
 80020aa:	4618      	mov	r0, r3
 80020ac:	f00c f962 	bl	800e374 <memcpy>
		*pptr += mqttstring.lenstring.len;
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	687a      	ldr	r2, [r7, #4]
 80020b6:	441a      	add	r2, r3
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	601a      	str	r2, [r3, #0]
	}
	else if (mqttstring.cstring)
		writeCString(pptr, mqttstring.cstring);
	else
		writeInt(pptr, 0);
}
 80020bc:	e00c      	b.n	80020d8 <writeMQTTString+0x54>
	else if (mqttstring.cstring)
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d005      	beq.n	80020d0 <writeMQTTString+0x4c>
		writeCString(pptr, mqttstring.cstring);
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	4619      	mov	r1, r3
 80020c8:	68f8      	ldr	r0, [r7, #12]
 80020ca:	f7ff fee8 	bl	8001e9e <writeCString>
}
 80020ce:	e003      	b.n	80020d8 <writeMQTTString+0x54>
		writeInt(pptr, 0);
 80020d0:	2100      	movs	r1, #0
 80020d2:	68f8      	ldr	r0, [r7, #12]
 80020d4:	f7ff feba 	bl	8001e4c <writeInt>
}
 80020d8:	bf00      	nop
 80020da:	3710      	adds	r7, #16
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}

080020e0 <MQTTSerialize_connect>:

int MQTTSerialize_connect(unsigned char* buf, int buflen, MQTTPacket_connectData* options)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b08a      	sub	sp, #40	; 0x28
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	60f8      	str	r0, [r7, #12]
 80020e8:	60b9      	str	r1, [r7, #8]
 80020ea:	607a      	str	r2, [r7, #4]
	unsigned char *ptr = buf;
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	61fb      	str	r3, [r7, #28]
	MQTTHeader header = {0};
 80020f0:	2300      	movs	r3, #0
 80020f2:	61bb      	str	r3, [r7, #24]
	MQTTConnectFlags flags = {0};
 80020f4:	2300      	movs	r3, #0
 80020f6:	617b      	str	r3, [r7, #20]
	int len = 0;
 80020f8:	2300      	movs	r3, #0
 80020fa:	623b      	str	r3, [r7, #32]
	int rc = -1;
 80020fc:	f04f 33ff 	mov.w	r3, #4294967295
 8002100:	627b      	str	r3, [r7, #36]	; 0x24

	//FUNC_ENTRY;
	if (MQTTPacket_len(len = MQTTSerialize_connectLength(options)) > buflen)
 8002102:	6878      	ldr	r0, [r7, #4]
 8002104:	f7ff ff32 	bl	8001f6c <MQTTSerialize_connectLength>
 8002108:	6238      	str	r0, [r7, #32]
 800210a:	6a38      	ldr	r0, [r7, #32]
 800210c:	f7ff ff90 	bl	8002030 <MQTTPacket_len>
 8002110:	4602      	mov	r2, r0
 8002112:	68bb      	ldr	r3, [r7, #8]
 8002114:	4293      	cmp	r3, r2
 8002116:	da03      	bge.n	8002120 <MQTTSerialize_connect+0x40>
	{
		rc = MQTTPACKET_BUFFER_TOO_SHORT;
 8002118:	f06f 0301 	mvn.w	r3, #1
 800211c:	627b      	str	r3, [r7, #36]	; 0x24
		goto exit;
 800211e:	e0c3      	b.n	80022a8 <MQTTSerialize_connect+0x1c8>
	}

	header.byte = 0;
 8002120:	2300      	movs	r3, #0
 8002122:	763b      	strb	r3, [r7, #24]
	header.bits.type = CONNECT;
 8002124:	7e3b      	ldrb	r3, [r7, #24]
 8002126:	2201      	movs	r2, #1
 8002128:	f362 1307 	bfi	r3, r2, #4, #4
 800212c:	763b      	strb	r3, [r7, #24]
	writeChar(&ptr, header.byte); /* write header */
 800212e:	7e3a      	ldrb	r2, [r7, #24]
 8002130:	f107 031c 	add.w	r3, r7, #28
 8002134:	4611      	mov	r1, r2
 8002136:	4618      	mov	r0, r3
 8002138:	f7ff fe73 	bl	8001e22 <writeChar>

	ptr += MQTTPacket_encode(ptr, len); /* write remaining length */
 800213c:	69fb      	ldr	r3, [r7, #28]
 800213e:	6a39      	ldr	r1, [r7, #32]
 8002140:	4618      	mov	r0, r3
 8002142:	f7ff fecb 	bl	8001edc <MQTTPacket_encode>
 8002146:	4602      	mov	r2, r0
 8002148:	69fb      	ldr	r3, [r7, #28]
 800214a:	4413      	add	r3, r2
 800214c:	61fb      	str	r3, [r7, #28]

	if (options->MQTTVersion == 4)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	7a1b      	ldrb	r3, [r3, #8]
 8002152:	2b04      	cmp	r3, #4
 8002154:	d10c      	bne.n	8002170 <MQTTSerialize_connect+0x90>
	{
		writeCString(&ptr, "MQTT");
 8002156:	f107 031c 	add.w	r3, r7, #28
 800215a:	4956      	ldr	r1, [pc, #344]	; (80022b4 <MQTTSerialize_connect+0x1d4>)
 800215c:	4618      	mov	r0, r3
 800215e:	f7ff fe9e 	bl	8001e9e <writeCString>
		writeChar(&ptr, (char) 4);
 8002162:	f107 031c 	add.w	r3, r7, #28
 8002166:	2104      	movs	r1, #4
 8002168:	4618      	mov	r0, r3
 800216a:	f7ff fe5a 	bl	8001e22 <writeChar>
 800216e:	e00b      	b.n	8002188 <MQTTSerialize_connect+0xa8>
	}
	else
	{
		writeCString(&ptr, "MQIsdp");
 8002170:	f107 031c 	add.w	r3, r7, #28
 8002174:	4950      	ldr	r1, [pc, #320]	; (80022b8 <MQTTSerialize_connect+0x1d8>)
 8002176:	4618      	mov	r0, r3
 8002178:	f7ff fe91 	bl	8001e9e <writeCString>
		writeChar(&ptr, (char) 3);
 800217c:	f107 031c 	add.w	r3, r7, #28
 8002180:	2103      	movs	r1, #3
 8002182:	4618      	mov	r0, r3
 8002184:	f7ff fe4d 	bl	8001e22 <writeChar>
	}

	flags.all = 0;
 8002188:	2300      	movs	r3, #0
 800218a:	753b      	strb	r3, [r7, #20]
	flags.bits.cleansession = options->cleansession;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	7e9b      	ldrb	r3, [r3, #26]
 8002190:	f003 0301 	and.w	r3, r3, #1
 8002194:	b2da      	uxtb	r2, r3
 8002196:	7d3b      	ldrb	r3, [r7, #20]
 8002198:	f362 0341 	bfi	r3, r2, #1, #1
 800219c:	753b      	strb	r3, [r7, #20]
	flags.bits.will = (options->willFlag) ? 1 : 0;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	7edb      	ldrb	r3, [r3, #27]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	bf14      	ite	ne
 80021a6:	2301      	movne	r3, #1
 80021a8:	2300      	moveq	r3, #0
 80021aa:	b2da      	uxtb	r2, r3
 80021ac:	7d3b      	ldrb	r3, [r7, #20]
 80021ae:	f362 0382 	bfi	r3, r2, #2, #1
 80021b2:	753b      	strb	r3, [r7, #20]
	if (flags.bits.will)
 80021b4:	7d3b      	ldrb	r3, [r7, #20]
 80021b6:	f003 0304 	and.w	r3, r3, #4
 80021ba:	b2db      	uxtb	r3, r3
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d013      	beq.n	80021e8 <MQTTSerialize_connect+0x108>
	{
		flags.bits.willQoS = options->will.qos;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80021c6:	f003 0303 	and.w	r3, r3, #3
 80021ca:	b2da      	uxtb	r2, r3
 80021cc:	7d3b      	ldrb	r3, [r7, #20]
 80021ce:	f362 03c4 	bfi	r3, r2, #3, #2
 80021d2:	753b      	strb	r3, [r7, #20]
		flags.bits.willRetain = options->will.retained;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021da:	f003 0301 	and.w	r3, r3, #1
 80021de:	b2da      	uxtb	r2, r3
 80021e0:	7d3b      	ldrb	r3, [r7, #20]
 80021e2:	f362 1345 	bfi	r3, r2, #5, #1
 80021e6:	753b      	strb	r3, [r7, #20]
	}

	if (options->username.cstring || options->username.lenstring.data)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d103      	bne.n	80021f8 <MQTTSerialize_connect+0x118>
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d003      	beq.n	8002200 <MQTTSerialize_connect+0x120>
		flags.bits.username = 1;
 80021f8:	7d3b      	ldrb	r3, [r7, #20]
 80021fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80021fe:	753b      	strb	r3, [r7, #20]
	if (options->password.cstring || options->password.lenstring.data)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002204:	2b00      	cmp	r3, #0
 8002206:	d103      	bne.n	8002210 <MQTTSerialize_connect+0x130>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800220c:	2b00      	cmp	r3, #0
 800220e:	d003      	beq.n	8002218 <MQTTSerialize_connect+0x138>
		flags.bits.password = 1;
 8002210:	7d3b      	ldrb	r3, [r7, #20]
 8002212:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002216:	753b      	strb	r3, [r7, #20]

	writeChar(&ptr, flags.all);
 8002218:	7d3a      	ldrb	r2, [r7, #20]
 800221a:	f107 031c 	add.w	r3, r7, #28
 800221e:	4611      	mov	r1, r2
 8002220:	4618      	mov	r0, r3
 8002222:	f7ff fdfe 	bl	8001e22 <writeChar>
	writeInt(&ptr, options->keepAliveInterval);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	8b1b      	ldrh	r3, [r3, #24]
 800222a:	461a      	mov	r2, r3
 800222c:	f107 031c 	add.w	r3, r7, #28
 8002230:	4611      	mov	r1, r2
 8002232:	4618      	mov	r0, r3
 8002234:	f7ff fe0a 	bl	8001e4c <writeInt>
	writeMQTTString(&ptr, options->clientID);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	f107 001c 	add.w	r0, r7, #28
 800223e:	330c      	adds	r3, #12
 8002240:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002242:	f7ff ff1f 	bl	8002084 <writeMQTTString>
	if (options->willFlag)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	7edb      	ldrb	r3, [r3, #27]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d00d      	beq.n	800226a <MQTTSerialize_connect+0x18a>
	{
		writeMQTTString(&ptr, options->will.topicName);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	f107 001c 	add.w	r0, r7, #28
 8002254:	3324      	adds	r3, #36	; 0x24
 8002256:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002258:	f7ff ff14 	bl	8002084 <writeMQTTString>
		writeMQTTString(&ptr, options->will.message);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	f107 001c 	add.w	r0, r7, #28
 8002262:	3330      	adds	r3, #48	; 0x30
 8002264:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002266:	f7ff ff0d 	bl	8002084 <writeMQTTString>
	}
	if (flags.bits.username)
 800226a:	7d3b      	ldrb	r3, [r7, #20]
 800226c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002270:	b2db      	uxtb	r3, r3
 8002272:	2b00      	cmp	r3, #0
 8002274:	d006      	beq.n	8002284 <MQTTSerialize_connect+0x1a4>
		writeMQTTString(&ptr, options->username);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	f107 001c 	add.w	r0, r7, #28
 800227c:	3340      	adds	r3, #64	; 0x40
 800227e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002280:	f7ff ff00 	bl	8002084 <writeMQTTString>
	if (flags.bits.password)
 8002284:	7d3b      	ldrb	r3, [r7, #20]
 8002286:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800228a:	b2db      	uxtb	r3, r3
 800228c:	2b00      	cmp	r3, #0
 800228e:	d006      	beq.n	800229e <MQTTSerialize_connect+0x1be>
		writeMQTTString(&ptr, options->password);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	f107 001c 	add.w	r0, r7, #28
 8002296:	334c      	adds	r3, #76	; 0x4c
 8002298:	cb0e      	ldmia	r3, {r1, r2, r3}
 800229a:	f7ff fef3 	bl	8002084 <writeMQTTString>

	rc = ptr - buf;
 800229e:	69fb      	ldr	r3, [r7, #28]
 80022a0:	461a      	mov	r2, r3
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	1ad3      	subs	r3, r2, r3
 80022a6:	627b      	str	r3, [r7, #36]	; 0x24

	exit: FUNC_EXIT_RC(rc);
	return rc;
 80022a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	3728      	adds	r7, #40	; 0x28
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	bf00      	nop
 80022b4:	0800ef58 	.word	0x0800ef58
 80022b8:	0800ef60 	.word	0x0800ef60

080022bc <MQTTSerialize_publishLength>:

int MQTTSerialize_publishLength(int qos, MQTTString topicName, int payloadlen)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b086      	sub	sp, #24
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	60f8      	str	r0, [r7, #12]
 80022c4:	4638      	mov	r0, r7
 80022c6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	int len = 0;
 80022ca:	2300      	movs	r3, #0
 80022cc:	617b      	str	r3, [r7, #20]

	len += 2 + MQTTstrlen(topicName) + payloadlen;
 80022ce:	463b      	mov	r3, r7
 80022d0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80022d4:	f7ff fe31 	bl	8001f3a <MQTTstrlen>
 80022d8:	4603      	mov	r3, r0
 80022da:	1c9a      	adds	r2, r3, #2
 80022dc:	6a3b      	ldr	r3, [r7, #32]
 80022de:	4413      	add	r3, r2
 80022e0:	697a      	ldr	r2, [r7, #20]
 80022e2:	4413      	add	r3, r2
 80022e4:	617b      	str	r3, [r7, #20]
	if (qos > 0)
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	dd02      	ble.n	80022f2 <MQTTSerialize_publishLength+0x36>
		len += 2; /* packetid */
 80022ec:	697b      	ldr	r3, [r7, #20]
 80022ee:	3302      	adds	r3, #2
 80022f0:	617b      	str	r3, [r7, #20]
	return len;
 80022f2:	697b      	ldr	r3, [r7, #20]
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	3718      	adds	r7, #24
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}

080022fc <MQTTSerialize_publish>:


int MQTTSerialize_publish(unsigned char* buf, int buflen, unsigned char dup, int qos, unsigned char retained, unsigned short packetid,
		MQTTString topicName, unsigned char* payload, int payloadlen)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b08a      	sub	sp, #40	; 0x28
 8002300:	af02      	add	r7, sp, #8
 8002302:	60f8      	str	r0, [r7, #12]
 8002304:	60b9      	str	r1, [r7, #8]
 8002306:	603b      	str	r3, [r7, #0]
 8002308:	4613      	mov	r3, r2
 800230a:	71fb      	strb	r3, [r7, #7]
	unsigned char *ptr = buf;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	617b      	str	r3, [r7, #20]
	MQTTHeader header = {0};
 8002310:	2300      	movs	r3, #0
 8002312:	613b      	str	r3, [r7, #16]
	int rem_len = 0;
 8002314:	2300      	movs	r3, #0
 8002316:	61bb      	str	r3, [r7, #24]
	int rc = 0;
 8002318:	2300      	movs	r3, #0
 800231a:	61fb      	str	r3, [r7, #28]

	//FUNC_ENTRY;
	if (MQTTPacket_len(rem_len = MQTTSerialize_publishLength(qos, topicName, payloadlen)) > buflen)
 800231c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800231e:	9300      	str	r3, [sp, #0]
 8002320:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002324:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002326:	6838      	ldr	r0, [r7, #0]
 8002328:	f7ff ffc8 	bl	80022bc <MQTTSerialize_publishLength>
 800232c:	61b8      	str	r0, [r7, #24]
 800232e:	69b8      	ldr	r0, [r7, #24]
 8002330:	f7ff fe7e 	bl	8002030 <MQTTPacket_len>
 8002334:	4602      	mov	r2, r0
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	4293      	cmp	r3, r2
 800233a:	da03      	bge.n	8002344 <MQTTSerialize_publish+0x48>
	{
		rc = MQTTPACKET_BUFFER_TOO_SHORT;
 800233c:	f06f 0301 	mvn.w	r3, #1
 8002340:	61fb      	str	r3, [r7, #28]
		goto exit;
 8002342:	e04d      	b.n	80023e0 <MQTTSerialize_publish+0xe4>
	}

	header.bits.type = PUBLISH;
 8002344:	7c3b      	ldrb	r3, [r7, #16]
 8002346:	2203      	movs	r2, #3
 8002348:	f362 1307 	bfi	r3, r2, #4, #4
 800234c:	743b      	strb	r3, [r7, #16]
	header.bits.dup = dup;
 800234e:	79fb      	ldrb	r3, [r7, #7]
 8002350:	f003 0301 	and.w	r3, r3, #1
 8002354:	b2da      	uxtb	r2, r3
 8002356:	7c3b      	ldrb	r3, [r7, #16]
 8002358:	f362 03c3 	bfi	r3, r2, #3, #1
 800235c:	743b      	strb	r3, [r7, #16]
	header.bits.qos = qos;
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	f003 0303 	and.w	r3, r3, #3
 8002364:	b2da      	uxtb	r2, r3
 8002366:	7c3b      	ldrb	r3, [r7, #16]
 8002368:	f362 0342 	bfi	r3, r2, #1, #2
 800236c:	743b      	strb	r3, [r7, #16]
	header.bits.retain = retained;
 800236e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002372:	f003 0301 	and.w	r3, r3, #1
 8002376:	b2da      	uxtb	r2, r3
 8002378:	7c3b      	ldrb	r3, [r7, #16]
 800237a:	f362 0300 	bfi	r3, r2, #0, #1
 800237e:	743b      	strb	r3, [r7, #16]
	writeChar(&ptr, header.byte); /* write header */
 8002380:	7c3a      	ldrb	r2, [r7, #16]
 8002382:	f107 0314 	add.w	r3, r7, #20
 8002386:	4611      	mov	r1, r2
 8002388:	4618      	mov	r0, r3
 800238a:	f7ff fd4a 	bl	8001e22 <writeChar>

	ptr += MQTTPacket_encode(ptr, rem_len); /* write remaining length */;
 800238e:	697b      	ldr	r3, [r7, #20]
 8002390:	69b9      	ldr	r1, [r7, #24]
 8002392:	4618      	mov	r0, r3
 8002394:	f7ff fda2 	bl	8001edc <MQTTPacket_encode>
 8002398:	4602      	mov	r2, r0
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	4413      	add	r3, r2
 800239e:	617b      	str	r3, [r7, #20]

	writeMQTTString(&ptr, topicName);
 80023a0:	f107 0014 	add.w	r0, r7, #20
 80023a4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80023a8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80023aa:	f7ff fe6b 	bl	8002084 <writeMQTTString>

	if (qos > 0)
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	dd06      	ble.n	80023c2 <MQTTSerialize_publish+0xc6>
		writeInt(&ptr, packetid);
 80023b4:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80023b6:	f107 0314 	add.w	r3, r7, #20
 80023ba:	4611      	mov	r1, r2
 80023bc:	4618      	mov	r0, r3
 80023be:	f7ff fd45 	bl	8001e4c <writeInt>

	memcpy(ptr, payload, payloadlen);
 80023c2:	697b      	ldr	r3, [r7, #20]
 80023c4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80023c6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80023c8:	4618      	mov	r0, r3
 80023ca:	f00b ffd3 	bl	800e374 <memcpy>
	ptr += payloadlen;
 80023ce:	697a      	ldr	r2, [r7, #20]
 80023d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80023d2:	4413      	add	r3, r2
 80023d4:	617b      	str	r3, [r7, #20]

	rc = ptr - buf;
 80023d6:	697b      	ldr	r3, [r7, #20]
 80023d8:	461a      	mov	r2, r3
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	1ad3      	subs	r3, r2, r3
 80023de:	61fb      	str	r3, [r7, #28]

exit:
	FUNC_EXIT_RC(rc);
	return rc;
 80023e0:	69fb      	ldr	r3, [r7, #28]
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	3720      	adds	r7, #32
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
	...

080023ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80023ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80023f0:	b0ef      	sub	sp, #444	; 0x1bc
 80023f2:	af3a      	add	r7, sp, #232	; 0xe8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80023f4:	f002 fd54 	bl	8004ea0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80023f8:	f000 fb1c 	bl	8002a34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80023fc:	f000 fd48 	bl	8002e90 <MX_GPIO_Init>
  MX_DMA_Init();
 8002400:	f000 fd08 	bl	8002e14 <MX_DMA_Init>
  MX_CAN1_Init();
 8002404:	f000 fba0 	bl	8002b48 <MX_CAN1_Init>
  MX_CAN2_Init();
 8002408:	f000 fbd4 	bl	8002bb4 <MX_CAN2_Init>
  MX_RTC_Init();
 800240c:	f000 fc08 	bl	8002c20 <MX_RTC_Init>
  MX_SDIO_SD_Init();
 8002410:	f000 fc2c 	bl	8002c6c <MX_SDIO_SD_Init>
  MX_TIM6_Init();
 8002414:	f000 fc4a 	bl	8002cac <MX_TIM6_Init>
  MX_USART1_UART_Init();
 8002418:	f000 fc7e 	bl	8002d18 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800241c:	f000 fca6 	bl	8002d6c <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8002420:	f000 fcce 	bl	8002dc0 <MX_USART3_UART_Init>
  MX_FATFS_Init();
 8002424:	f008 fe8a 	bl	800b13c <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
   gsm_data.gsm_uart = &huart1;
 8002428:	4b3b      	ldr	r3, [pc, #236]	; (8002518 <main+0x12c>)
 800242a:	4a3c      	ldr	r2, [pc, #240]	; (800251c <main+0x130>)
 800242c:	f8c3 223c 	str.w	r2, [r3, #572]	; 0x23c
   aesk_gl.aesk_can_1.hcan = &hcan1;
 8002430:	4b3b      	ldr	r3, [pc, #236]	; (8002520 <main+0x134>)
 8002432:	4a3c      	ldr	r2, [pc, #240]	; (8002524 <main+0x138>)
 8002434:	601a      	str	r2, [r3, #0]

   AESK_Compro_Init(&compro_set_can_rx, Hydromobile, TELEMETRI, VCU, &Solver);
 8002436:	4b3c      	ldr	r3, [pc, #240]	; (8002528 <main+0x13c>)
 8002438:	9300      	str	r3, [sp, #0]
 800243a:	2302      	movs	r3, #2
 800243c:	2204      	movs	r2, #4
 800243e:	2169      	movs	r1, #105	; 0x69
 8002440:	483a      	ldr	r0, [pc, #232]	; (800252c <main+0x140>)
 8002442:	f7ff fca4 	bl	8001d8e <AESK_Compro_Init>
   AESK_GL_Init(&aesk_gl);
 8002446:	4836      	ldr	r0, [pc, #216]	; (8002520 <main+0x134>)
 8002448:	f7fe ff46 	bl	80012d8 <AESK_GL_Init>
   AESK_CAN_Init(&aesk_gl.aesk_can_1,CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_TX_MAILBOX_EMPTY );
 800244c:	2103      	movs	r1, #3
 800244e:	4834      	ldr	r0, [pc, #208]	; (8002520 <main+0x134>)
 8002450:	f7fe fd92 	bl	8000f78 <AESK_CAN_Init>

   MX_RTC_Init();
 8002454:	f000 fbe4 	bl	8002c20 <MX_RTC_Init>
   RTC_Set_Time_Date();
 8002458:	f001 fc82 	bl	8003d60 <RTC_Set_Time_Date>
	   vars_to_str(sd_card_data.path, "%d_%d_%d_%d_%d_%d_(%d).txt", sDate.Date, sDate.Month, sDate.Year, sTime.Hours, sTime.Minutes, sTime.Seconds, sd_card_data.logger_u32);
	   sd_card_data.state = SD_Card_Detect;
   }*/
	 
	 
	 char * SDHeader = "Time\twake_up\tset_velocity\tPhase_A_Current\tPhase_B_Current\tId\tIq\tIArms\tTorque\tdrive_status\tdriver_error\tOdometer\tactual_velocity\tBat_Voltage\tBat_Current\tBat_Cons\tSoc\tbms_error\tdc_bus_state\tlatitude\tlongtitude\tems_bat_cons\tems_bat_cur\tems_bat_soc\tems_fc_cons\tems_fc_cons_lt\tems_fc_cur\tems_fc_volt\tems_error\tems_out_cons\tems_out_cur\tems_out_volt\tems_penalty\tems_fc_i_share\tems_fc_i_sp\n";
 800245c:	4b34      	ldr	r3, [pc, #208]	; (8002530 <main+0x144>)
 800245e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	 
   if(f_mount(&sd_card_data.myFATAFS,(TCHAR const *)SDPath, 1) == FR_OK)
 8002462:	2201      	movs	r2, #1
 8002464:	4933      	ldr	r1, [pc, #204]	; (8002534 <main+0x148>)
 8002466:	4834      	ldr	r0, [pc, #208]	; (8002538 <main+0x14c>)
 8002468:	f00b f9ea 	bl	800d840 <f_mount>
 800246c:	4603      	mov	r3, r0
 800246e:	2b00      	cmp	r3, #0
 8002470:	d140      	bne.n	80024f4 <main+0x108>
   {
	   HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8002472:	2200      	movs	r2, #0
 8002474:	4931      	ldr	r1, [pc, #196]	; (800253c <main+0x150>)
 8002476:	4832      	ldr	r0, [pc, #200]	; (8002540 <main+0x154>)
 8002478:	f005 f9aa 	bl	80077d0 <HAL_RTC_GetTime>
	   HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800247c:	2200      	movs	r2, #0
 800247e:	4931      	ldr	r1, [pc, #196]	; (8002544 <main+0x158>)
 8002480:	482f      	ldr	r0, [pc, #188]	; (8002540 <main+0x154>)
 8002482:	f005 faaa 	bl	80079da <HAL_RTC_GetDate>
	   vars_to_str(sd_card_data.path, "%d_%d_%d_%d_%d_%d_(%d).txt", sDate.Date, sDate.Month, sDate.Year, sTime.Hours, sTime.Minutes, sTime.Seconds, sd_card_data.logger_u32);
 8002486:	4b2f      	ldr	r3, [pc, #188]	; (8002544 <main+0x158>)
 8002488:	789b      	ldrb	r3, [r3, #2]
 800248a:	461d      	mov	r5, r3
 800248c:	4b2d      	ldr	r3, [pc, #180]	; (8002544 <main+0x158>)
 800248e:	785b      	ldrb	r3, [r3, #1]
 8002490:	461e      	mov	r6, r3
 8002492:	4b2c      	ldr	r3, [pc, #176]	; (8002544 <main+0x158>)
 8002494:	78db      	ldrb	r3, [r3, #3]
 8002496:	461a      	mov	r2, r3
 8002498:	4b28      	ldr	r3, [pc, #160]	; (800253c <main+0x150>)
 800249a:	781b      	ldrb	r3, [r3, #0]
 800249c:	4619      	mov	r1, r3
 800249e:	4b27      	ldr	r3, [pc, #156]	; (800253c <main+0x150>)
 80024a0:	785b      	ldrb	r3, [r3, #1]
 80024a2:	4618      	mov	r0, r3
 80024a4:	4b25      	ldr	r3, [pc, #148]	; (800253c <main+0x150>)
 80024a6:	789b      	ldrb	r3, [r3, #2]
 80024a8:	461c      	mov	r4, r3
 80024aa:	4b27      	ldr	r3, [pc, #156]	; (8002548 <main+0x15c>)
 80024ac:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 80024b0:	9304      	str	r3, [sp, #16]
 80024b2:	9403      	str	r4, [sp, #12]
 80024b4:	9002      	str	r0, [sp, #8]
 80024b6:	9101      	str	r1, [sp, #4]
 80024b8:	9200      	str	r2, [sp, #0]
 80024ba:	4633      	mov	r3, r6
 80024bc:	462a      	mov	r2, r5
 80024be:	4923      	ldr	r1, [pc, #140]	; (800254c <main+0x160>)
 80024c0:	4823      	ldr	r0, [pc, #140]	; (8002550 <main+0x164>)
 80024c2:	f001 fc73 	bl	8003dac <vars_to_str>
		 
		 f_open(&sd_card_data.myFile, sd_card_data.path, FA_WRITE | FA_OPEN_APPEND | FA_OPEN_EXISTING | FA_OPEN_ALWAYS);
 80024c6:	2232      	movs	r2, #50	; 0x32
 80024c8:	4921      	ldr	r1, [pc, #132]	; (8002550 <main+0x164>)
 80024ca:	4822      	ldr	r0, [pc, #136]	; (8002554 <main+0x168>)
 80024cc:	f00b f9fe 	bl	800d8cc <f_open>
		 f_write(&sd_card_data.myFile, SDHeader, strlen(SDHeader), (void*)&sd_card_data.writtenbyte);
 80024d0:	f8d7 00cc 	ldr.w	r0, [r7, #204]	; 0xcc
 80024d4:	f7fd fe9c 	bl	8000210 <strlen>
 80024d8:	4602      	mov	r2, r0
 80024da:	4b1f      	ldr	r3, [pc, #124]	; (8002558 <main+0x16c>)
 80024dc:	f8d7 10cc 	ldr.w	r1, [r7, #204]	; 0xcc
 80024e0:	481c      	ldr	r0, [pc, #112]	; (8002554 <main+0x168>)
 80024e2:	f00b fbbf 	bl	800dc64 <f_write>
	   f_close(&sd_card_data.myFile);
 80024e6:	481b      	ldr	r0, [pc, #108]	; (8002554 <main+0x168>)
 80024e8:	f00b fdce 	bl	800e088 <f_close>
		 
		 sd_card_data.state = SD_Card_Detect;
 80024ec:	4b16      	ldr	r3, [pc, #88]	; (8002548 <main+0x15c>)
 80024ee:	2201      	movs	r2, #1
 80024f0:	f883 2258 	strb.w	r2, [r3, #600]	; 0x258
   }
	 

   if((GSM_STATUS_GPIO_Port->IDR & GSM_STATUS_Pin) == (uint32_t)GPIO_PIN_RESET)
 80024f4:	4b19      	ldr	r3, [pc, #100]	; (800255c <main+0x170>)
 80024f6:	691b      	ldr	r3, [r3, #16]
 80024f8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d131      	bne.n	8002564 <main+0x178>
   {
			GSM_ON_OFF_GPIO_Port->BSRR = GSM_ON_OFF_Pin;
 8002500:	4b17      	ldr	r3, [pc, #92]	; (8002560 <main+0x174>)
 8002502:	2204      	movs	r2, #4
 8002504:	619a      	str	r2, [r3, #24]
	    HAL_Delay(1500);
 8002506:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800250a:	f002 fd3b 	bl	8004f84 <HAL_Delay>
	    GSM_ON_OFF_GPIO_Port->BSRR = GSM_ON_OFF_Pin << 16U;
 800250e:	4b14      	ldr	r3, [pc, #80]	; (8002560 <main+0x174>)
 8002510:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8002514:	619a      	str	r2, [r3, #24]
 8002516:	e02e      	b.n	8002576 <main+0x18a>
 8002518:	200067c8 	.word	0x200067c8
 800251c:	20006b04 	.word	0x20006b04
 8002520:	200004a4 	.word	0x200004a4
 8002524:	20006e4c 	.word	0x20006e4c
 8002528:	080032c9 	.word	0x080032c9
 800252c:	20003fb8 	.word	0x20003fb8
 8002530:	0800ef68 	.word	0x0800ef68
 8002534:	20006f4c 	.word	0x20006f4c
 8002538:	200045f0 	.word	0x200045f0
 800253c:	200041e0 	.word	0x200041e0
 8002540:	20006b48 	.word	0x20006b48
 8002544:	20006b44 	.word	0x20006b44
 8002548:	200041f8 	.word	0x200041f8
 800254c:	0800f0e8 	.word	0x0800f0e8
 8002550:	20004388 	.word	0x20004388
 8002554:	20005628 	.word	0x20005628
 8002558:	200045ec 	.word	0x200045ec
 800255c:	40020400 	.word	0x40020400
 8002560:	40020c00 	.word	0x40020c00
   }

   else
   {
			HAL_UART_Transmit(gsm_data.gsm_uart, (uint8_t*)RESET_AT_COMMAND, (uint16_t)strlen(RESET_AT_COMMAND), HAL_DELAY);
 8002564:	4baa      	ldr	r3, [pc, #680]	; (8002810 <main+0x424>)
 8002566:	f8d3 023c 	ldr.w	r0, [r3, #572]	; 0x23c
 800256a:	f241 7370 	movw	r3, #6000	; 0x1770
 800256e:	220d      	movs	r2, #13
 8002570:	49a8      	ldr	r1, [pc, #672]	; (8002814 <main+0x428>)
 8002572:	f007 f83e 	bl	80095f2 <HAL_UART_Transmit>
   }

   while((GSM_STATUS_GPIO_Port->IDR & GSM_STATUS_Pin) == (uint32_t)GPIO_PIN_RESET)
 8002576:	bf00      	nop
 8002578:	4ba7      	ldr	r3, [pc, #668]	; (8002818 <main+0x42c>)
 800257a:	691b      	ldr	r3, [r3, #16]
 800257c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002580:	2b00      	cmp	r3, #0
 8002582:	d0f9      	beq.n	8002578 <main+0x18c>
	   ;
   }
	

	 
		AESK_CAN_ExtIDMaskFilterConfiguration(&aesk_can, 0, 0, CAN_RX_FIFO0, 0);
 8002584:	2300      	movs	r3, #0
 8002586:	9300      	str	r3, [sp, #0]
 8002588:	2300      	movs	r3, #0
 800258a:	2200      	movs	r2, #0
 800258c:	2100      	movs	r1, #0
 800258e:	48a3      	ldr	r0, [pc, #652]	; (800281c <main+0x430>)
 8002590:	f7fe fd11 	bl	8000fb6 <AESK_CAN_ExtIDMaskFilterConfiguration>
	 	AESK_CAN_ExtIDMaskFilterConfiguration(&aesk_can, 0, 0, CAN_RX_FIFO1, 0);
 8002594:	2300      	movs	r3, #0
 8002596:	9300      	str	r3, [sp, #0]
 8002598:	2301      	movs	r3, #1
 800259a:	2200      	movs	r2, #0
 800259c:	2100      	movs	r1, #0
 800259e:	489f      	ldr	r0, [pc, #636]	; (800281c <main+0x430>)
 80025a0:	f7fe fd09 	bl	8000fb6 <AESK_CAN_ExtIDMaskFilterConfiguration>
	  AESK_CAN_Init(&aesk_can, CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_RX_FIFO1_MSG_PENDING);
 80025a4:	2112      	movs	r1, #18
 80025a6:	489d      	ldr	r0, [pc, #628]	; (800281c <main+0x430>)
 80025a8:	f7fe fce6 	bl	8000f78 <AESK_CAN_Init>
	 
  /* CAN1 WAKE - CAN2 SLEEP*/
		CAN2_STDBY_GPIO_Port->BSRR = CAN2_STDBY_Pin;
 80025ac:	4b9a      	ldr	r3, [pc, #616]	; (8002818 <main+0x42c>)
 80025ae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80025b2:	619a      	str	r2, [r3, #24]
		CAN1_STDBY_GPIO_Port->BSRR = (uint32_t)CAN1_STDBY_Pin << 16U;
 80025b4:	4b9a      	ldr	r3, [pc, #616]	; (8002820 <main+0x434>)
 80025b6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80025ba:	619a      	str	r2, [r3, #24]
  //////////////////////////
    HAL_UART_Receive_IT(gsm_data.gsm_uart, &gsm_data.receivegsmdata, 1);
 80025bc:	4b94      	ldr	r3, [pc, #592]	; (8002810 <main+0x424>)
 80025be:	f8d3 323c 	ldr.w	r3, [r3, #572]	; 0x23c
 80025c2:	2201      	movs	r2, #1
 80025c4:	4992      	ldr	r1, [pc, #584]	; (8002810 <main+0x424>)
 80025c6:	4618      	mov	r0, r3
 80025c8:	f007 f8ac 	bl	8009724 <HAL_UART_Receive_IT>
    HAL_UART_Receive_IT(&huart3, &xbee_data.receiveData, 1);
 80025cc:	2201      	movs	r2, #1
 80025ce:	4995      	ldr	r1, [pc, #596]	; (8002824 <main+0x438>)
 80025d0:	4895      	ldr	r0, [pc, #596]	; (8002828 <main+0x43c>)
 80025d2:	f007 f8a7 	bl	8009724 <HAL_UART_Receive_IT>
    HAL_UART_Receive_DMA(&huart2, &gps_data.uartReceiveData_u8, 1);
 80025d6:	2201      	movs	r2, #1
 80025d8:	4994      	ldr	r1, [pc, #592]	; (800282c <main+0x440>)
 80025da:	4895      	ldr	r0, [pc, #596]	; (8002830 <main+0x444>)
 80025dc:	f007 f8f8 	bl	80097d0 <HAL_UART_Receive_DMA>
    HAL_TIM_Base_Start_IT(&htim6); 
 80025e0:	4894      	ldr	r0, [pc, #592]	; (8002834 <main+0x448>)
 80025e2:	f006 fd34 	bl	800904e <HAL_TIM_Base_Start_IT>
	  hydradata.can_error.can_error_u8 = 7; // every can control bit initialize 1
 80025e6:	4b94      	ldr	r3, [pc, #592]	; (8002838 <main+0x44c>)
 80025e8:	2207      	movs	r2, #7
 80025ea:	f883 20cc 	strb.w	r2, [r3, #204]	; 0xcc
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		if(time_task.Time_Task.Task_5000_ms == TRUE)
 80025ee:	4b93      	ldr	r3, [pc, #588]	; (800283c <main+0x450>)
 80025f0:	785b      	ldrb	r3, [r3, #1]
 80025f2:	f003 0308 	and.w	r3, r3, #8
 80025f6:	b2db      	uxtb	r3, r3
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d006      	beq.n	800260a <main+0x21e>
		{			
			Can_Error_Control();
 80025fc:	f001 fee8 	bl	80043d0 <Can_Error_Control>
			time_task.Time_Task.Task_5000_ms = FALSE;			
 8002600:	4a8e      	ldr	r2, [pc, #568]	; (800283c <main+0x450>)
 8002602:	7853      	ldrb	r3, [r2, #1]
 8002604:	f36f 03c3 	bfc	r3, #3, #1
 8002608:	7053      	strb	r3, [r2, #1]
		}
	  if(time_task.Time_Task.Task_80_ms == TRUE)
 800260a:	4b8c      	ldr	r3, [pc, #560]	; (800283c <main+0x450>)
 800260c:	781b      	ldrb	r3, [r3, #0]
 800260e:	f003 0304 	and.w	r3, r3, #4
 8002612:	b2db      	uxtb	r3, r3
 8002614:	2b00      	cmp	r3, #0
 8002616:	d007      	beq.n	8002628 <main+0x23c>
	  {
		  Gsm_Calibration(&gsm_data);
 8002618:	487d      	ldr	r0, [pc, #500]	; (8002810 <main+0x424>)
 800261a:	f000 fe61 	bl	80032e0 <Gsm_Calibration>
		  time_task.Time_Task.Task_80_ms = FALSE;
 800261e:	4a87      	ldr	r2, [pc, #540]	; (800283c <main+0x450>)
 8002620:	7813      	ldrb	r3, [r2, #0]
 8002622:	f36f 0382 	bfc	r3, #2, #1
 8002626:	7013      	strb	r3, [r2, #0]
	  }
		
		if(time_task.Time_Task.Task_500_ms == TRUE)
 8002628:	4b84      	ldr	r3, [pc, #528]	; (800283c <main+0x450>)
 800262a:	785b      	ldrb	r3, [r3, #1]
 800262c:	f003 0302 	and.w	r3, r3, #2
 8002630:	b2db      	uxtb	r3, r3
 8002632:	2b00      	cmp	r3, #0
 8002634:	d017      	beq.n	8002666 <main+0x27a>
		{
			xbee_data.xbee_index = 0;
 8002636:	4b82      	ldr	r3, [pc, #520]	; (8002840 <main+0x454>)
 8002638:	2200      	movs	r2, #0
 800263a:	f8a3 20ca 	strh.w	r2, [r3, #202]	; 0xca
			createXBEEPackage(&hydradata, &gps_data, xbee_data.transmitBuf, &(xbee_data.xbee_index));
 800263e:	4b81      	ldr	r3, [pc, #516]	; (8002844 <main+0x458>)
 8002640:	4a81      	ldr	r2, [pc, #516]	; (8002848 <main+0x45c>)
 8002642:	4982      	ldr	r1, [pc, #520]	; (800284c <main+0x460>)
 8002644:	487c      	ldr	r0, [pc, #496]	; (8002838 <main+0x44c>)
 8002646:	f001 fbc5 	bl	8003dd4 <createXBEEPackage>
			HAL_UART_Transmit(&huart3, xbee_data.transmitBuf, xbee_data.xbee_index, HAL_MAX_DELAY);
 800264a:	4b7d      	ldr	r3, [pc, #500]	; (8002840 <main+0x454>)
 800264c:	f8b3 20ca 	ldrh.w	r2, [r3, #202]	; 0xca
 8002650:	f04f 33ff 	mov.w	r3, #4294967295
 8002654:	497c      	ldr	r1, [pc, #496]	; (8002848 <main+0x45c>)
 8002656:	4874      	ldr	r0, [pc, #464]	; (8002828 <main+0x43c>)
 8002658:	f006 ffcb 	bl	80095f2 <HAL_UART_Transmit>
			time_task.Time_Task.Task_500_ms = FALSE;
 800265c:	4a77      	ldr	r2, [pc, #476]	; (800283c <main+0x450>)
 800265e:	7853      	ldrb	r3, [r2, #1]
 8002660:	f36f 0341 	bfc	r3, #1, #1
 8002664:	7053      	strb	r3, [r2, #1]
		}

	  if(time_task.Time_Task.Task_50_ms == TRUE)
 8002666:	4b75      	ldr	r3, [pc, #468]	; (800283c <main+0x450>)
 8002668:	781b      	ldrb	r3, [r3, #0]
 800266a:	f003 0302 	and.w	r3, r3, #2
 800266e:	b2db      	uxtb	r3, r3
 8002670:	2b00      	cmp	r3, #0
 8002672:	d0bc      	beq.n	80025ee <main+0x202>
	  {
		  if(sd_card_data.state == SD_Card_Detect)
 8002674:	4b76      	ldr	r3, [pc, #472]	; (8002850 <main+0x464>)
 8002676:	f893 3258 	ldrb.w	r3, [r3, #600]	; 0x258
 800267a:	2b01      	cmp	r3, #1
 800267c:	f040 81bb 	bne.w	80029f6 <main+0x60a>
		  {

			  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8002680:	2200      	movs	r2, #0
 8002682:	4974      	ldr	r1, [pc, #464]	; (8002854 <main+0x468>)
 8002684:	4874      	ldr	r0, [pc, #464]	; (8002858 <main+0x46c>)
 8002686:	f005 f8a3 	bl	80077d0 <HAL_RTC_GetTime>
			  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800268a:	2200      	movs	r2, #0
 800268c:	4973      	ldr	r1, [pc, #460]	; (800285c <main+0x470>)
 800268e:	4872      	ldr	r0, [pc, #456]	; (8002858 <main+0x46c>)
 8002690:	f005 f9a3 	bl	80079da <HAL_RTC_GetDate>
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
				 					 	 	 	 	 	 	 	 	 	 	 hydradata.vcu_data.wake_up_union.wake_up_u8, hydradata.vcu_data.set_velocity_u8,
 8002694:	4b68      	ldr	r3, [pc, #416]	; (8002838 <main+0x44c>)
 8002696:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 800269a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
				 					 	 	 	 	 	 	 	 	 	 	 hydradata.vcu_data.wake_up_union.wake_up_u8, hydradata.vcu_data.set_velocity_u8,
 800269e:	4b66      	ldr	r3, [pc, #408]	; (8002838 <main+0x44c>)
 80026a0:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 80026a4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
																			 hydradata.driver_data.Phase_A_Current_f32, hydradata.driver_data.Phase_B_Current_f32,
 80026a8:	4b63      	ldr	r3, [pc, #396]	; (8002838 <main+0x44c>)
 80026aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 80026ac:	4618      	mov	r0, r3
 80026ae:	f7fd ff6b 	bl	8000588 <__aeabi_f2d>
 80026b2:	e9c7 012e 	strd	r0, r1, [r7, #184]	; 0xb8
																			 hydradata.driver_data.Phase_A_Current_f32, hydradata.driver_data.Phase_B_Current_f32,
 80026b6:	4b60      	ldr	r3, [pc, #384]	; (8002838 <main+0x44c>)
 80026b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 80026ba:	4618      	mov	r0, r3
 80026bc:	f7fd ff64 	bl	8000588 <__aeabi_f2d>
 80026c0:	e9c7 012c 	strd	r0, r1, [r7, #176]	; 0xb0
																			 hydradata.driver_data.Id_f32, hydradata.driver_data.Iq_f32, hydradata.driver_data.IArms_f32, hydradata.driver_data.Torque_f32,
 80026c4:	4b5c      	ldr	r3, [pc, #368]	; (8002838 <main+0x44c>)
 80026c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 80026c8:	4618      	mov	r0, r3
 80026ca:	f7fd ff5d 	bl	8000588 <__aeabi_f2d>
 80026ce:	e9c7 012a 	strd	r0, r1, [r7, #168]	; 0xa8
																			 hydradata.driver_data.Id_f32, hydradata.driver_data.Iq_f32, hydradata.driver_data.IArms_f32, hydradata.driver_data.Torque_f32,
 80026d2:	4b59      	ldr	r3, [pc, #356]	; (8002838 <main+0x44c>)
 80026d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 80026d6:	4618      	mov	r0, r3
 80026d8:	f7fd ff56 	bl	8000588 <__aeabi_f2d>
 80026dc:	e9c7 0128 	strd	r0, r1, [r7, #160]	; 0xa0
																			 hydradata.driver_data.Id_f32, hydradata.driver_data.Iq_f32, hydradata.driver_data.IArms_f32, hydradata.driver_data.Torque_f32,
 80026e0:	4b55      	ldr	r3, [pc, #340]	; (8002838 <main+0x44c>)
 80026e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 80026e4:	4618      	mov	r0, r3
 80026e6:	f7fd ff4f 	bl	8000588 <__aeabi_f2d>
 80026ea:	e9c7 0126 	strd	r0, r1, [r7, #152]	; 0x98
																			 hydradata.driver_data.Id_f32, hydradata.driver_data.Iq_f32, hydradata.driver_data.IArms_f32, hydradata.driver_data.Torque_f32,
 80026ee:	4b52      	ldr	r3, [pc, #328]	; (8002838 <main+0x44c>)
 80026f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 80026f2:	4618      	mov	r0, r3
 80026f4:	f7fd ff48 	bl	8000588 <__aeabi_f2d>
 80026f8:	e9c7 0124 	strd	r0, r1, [r7, #144]	; 0x90
																			 hydradata.driver_data.drive_status_union.drive_status_u8, hydradata.driver_data.driver_error_union.driver_error_u8, hydradata.driver_data.Odometer_u32,
 80026fc:	4b4e      	ldr	r3, [pc, #312]	; (8002838 <main+0x44c>)
 80026fe:	f893 305f 	ldrb.w	r3, [r3, #95]	; 0x5f
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 8002702:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
																			 hydradata.driver_data.drive_status_union.drive_status_u8, hydradata.driver_data.driver_error_union.driver_error_u8, hydradata.driver_data.Odometer_u32,
 8002706:	4b4c      	ldr	r3, [pc, #304]	; (8002838 <main+0x44c>)
 8002708:	f893 305e 	ldrb.w	r3, [r3, #94]	; 0x5e
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 800270c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002710:	4b49      	ldr	r3, [pc, #292]	; (8002838 <main+0x44c>)
 8002712:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8002714:	f8c7 1084 	str.w	r1, [r7, #132]	; 0x84
																			 hydradata.driver_data.actual_velocity_u8, hydradata.bms_data.Bat_Voltage_f32,
 8002718:	4b47      	ldr	r3, [pc, #284]	; (8002838 <main+0x44c>)
 800271a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 800271e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
																			 hydradata.driver_data.actual_velocity_u8, hydradata.bms_data.Bat_Voltage_f32,
 8002722:	4b45      	ldr	r3, [pc, #276]	; (8002838 <main+0x44c>)
 8002724:	681b      	ldr	r3, [r3, #0]
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 8002726:	4618      	mov	r0, r3
 8002728:	f7fd ff2e 	bl	8000588 <__aeabi_f2d>
 800272c:	e9c7 011e 	strd	r0, r1, [r7, #120]	; 0x78
																			 hydradata.bms_data.Bat_Current_f32, hydradata.bms_data.Bat_Cons_f32, hydradata.bms_data.Soc_f32, hydradata.bms_data.bms_error.bms_error_u8,
 8002730:	4b41      	ldr	r3, [pc, #260]	; (8002838 <main+0x44c>)
 8002732:	685b      	ldr	r3, [r3, #4]
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 8002734:	4618      	mov	r0, r3
 8002736:	f7fd ff27 	bl	8000588 <__aeabi_f2d>
 800273a:	e9c7 011c 	strd	r0, r1, [r7, #112]	; 0x70
																			 hydradata.bms_data.Bat_Current_f32, hydradata.bms_data.Bat_Cons_f32, hydradata.bms_data.Soc_f32, hydradata.bms_data.bms_error.bms_error_u8,
 800273e:	4b3e      	ldr	r3, [pc, #248]	; (8002838 <main+0x44c>)
 8002740:	689b      	ldr	r3, [r3, #8]
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 8002742:	4618      	mov	r0, r3
 8002744:	f7fd ff20 	bl	8000588 <__aeabi_f2d>
 8002748:	e9c7 011a 	strd	r0, r1, [r7, #104]	; 0x68
																			 hydradata.bms_data.Bat_Current_f32, hydradata.bms_data.Bat_Cons_f32, hydradata.bms_data.Soc_f32, hydradata.bms_data.bms_error.bms_error_u8,
 800274c:	4b3a      	ldr	r3, [pc, #232]	; (8002838 <main+0x44c>)
 800274e:	68db      	ldr	r3, [r3, #12]
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 8002750:	4618      	mov	r0, r3
 8002752:	f7fd ff19 	bl	8000588 <__aeabi_f2d>
 8002756:	e9c7 0118 	strd	r0, r1, [r7, #96]	; 0x60
																			 hydradata.bms_data.Bat_Current_f32, hydradata.bms_data.Bat_Cons_f32, hydradata.bms_data.Soc_f32, hydradata.bms_data.bms_error.bms_error_u8,
 800275a:	4b37      	ldr	r3, [pc, #220]	; (8002838 <main+0x44c>)
 800275c:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 8002760:	65fb      	str	r3, [r7, #92]	; 0x5c
																			 hydradata.bms_data.dc_bus_state.dc_bus_state_u8,
 8002762:	4b35      	ldr	r3, [pc, #212]	; (8002838 <main+0x44c>)
 8002764:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 8002768:	65bb      	str	r3, [r7, #88]	; 0x58
																			 gps_data.latitude_f32, gps_data.longtitude_f32,
 800276a:	4b38      	ldr	r3, [pc, #224]	; (800284c <main+0x460>)
 800276c:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 8002770:	4618      	mov	r0, r3
 8002772:	f7fd ff09 	bl	8000588 <__aeabi_f2d>
 8002776:	e9c7 0114 	strd	r0, r1, [r7, #80]	; 0x50
																			 gps_data.latitude_f32, gps_data.longtitude_f32,
 800277a:	4b34      	ldr	r3, [pc, #208]	; (800284c <main+0x460>)
 800277c:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 8002780:	4618      	mov	r0, r3
 8002782:	f7fd ff01 	bl	8000588 <__aeabi_f2d>
 8002786:	e9c7 0112 	strd	r0, r1, [r7, #72]	; 0x48
																			 hydradata.ems_data.bat_cons_f32,hydradata.ems_data.bat_current_f32, hydradata.ems_data.bat_soc__f32, hydradata.ems_data.fc_cons_f32,
 800278a:	4b2b      	ldr	r3, [pc, #172]	; (8002838 <main+0x44c>)
 800278c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 800278e:	4618      	mov	r0, r3
 8002790:	f7fd fefa 	bl	8000588 <__aeabi_f2d>
 8002794:	e9c7 0110 	strd	r0, r1, [r7, #64]	; 0x40
																			 hydradata.ems_data.bat_cons_f32,hydradata.ems_data.bat_current_f32, hydradata.ems_data.bat_soc__f32, hydradata.ems_data.fc_cons_f32,
 8002798:	4b27      	ldr	r3, [pc, #156]	; (8002838 <main+0x44c>)
 800279a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 800279c:	4618      	mov	r0, r3
 800279e:	f7fd fef3 	bl	8000588 <__aeabi_f2d>
 80027a2:	e9c7 010e 	strd	r0, r1, [r7, #56]	; 0x38
																			 hydradata.ems_data.bat_cons_f32,hydradata.ems_data.bat_current_f32, hydradata.ems_data.bat_soc__f32, hydradata.ems_data.fc_cons_f32,
 80027a6:	4b24      	ldr	r3, [pc, #144]	; (8002838 <main+0x44c>)
 80027a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 80027ac:	4618      	mov	r0, r3
 80027ae:	f7fd feeb 	bl	8000588 <__aeabi_f2d>
 80027b2:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
																			 hydradata.ems_data.bat_cons_f32,hydradata.ems_data.bat_current_f32, hydradata.ems_data.bat_soc__f32, hydradata.ems_data.fc_cons_f32,
 80027b6:	4b20      	ldr	r3, [pc, #128]	; (8002838 <main+0x44c>)
 80027b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 80027ba:	4618      	mov	r0, r3
 80027bc:	f7fd fee4 	bl	8000588 <__aeabi_f2d>
 80027c0:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
																			 hydradata.ems_data.fc_cons_lt_f32, hydradata.ems_data.fc_current_f32,  hydradata.ems_data.fc_voltage_f32, hydradata.ems_data.general_error_handler_u8, hydradata.ems_data.out_cons_f32,
 80027c4:	4b1c      	ldr	r3, [pc, #112]	; (8002838 <main+0x44c>)
 80027c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 80027ca:	4618      	mov	r0, r3
 80027cc:	f7fd fedc 	bl	8000588 <__aeabi_f2d>
 80027d0:	e9c7 0108 	strd	r0, r1, [r7, #32]
																			 hydradata.ems_data.fc_cons_lt_f32, hydradata.ems_data.fc_current_f32,  hydradata.ems_data.fc_voltage_f32, hydradata.ems_data.general_error_handler_u8, hydradata.ems_data.out_cons_f32,
 80027d4:	4b18      	ldr	r3, [pc, #96]	; (8002838 <main+0x44c>)
 80027d6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 80027d8:	4618      	mov	r0, r3
 80027da:	f7fd fed5 	bl	8000588 <__aeabi_f2d>
 80027de:	e9c7 0106 	strd	r0, r1, [r7, #24]
																			 hydradata.ems_data.fc_cons_lt_f32, hydradata.ems_data.fc_current_f32,  hydradata.ems_data.fc_voltage_f32, hydradata.ems_data.general_error_handler_u8, hydradata.ems_data.out_cons_f32,
 80027e2:	4b15      	ldr	r3, [pc, #84]	; (8002838 <main+0x44c>)
 80027e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 80027e6:	4618      	mov	r0, r3
 80027e8:	f7fd fece 	bl	8000588 <__aeabi_f2d>
 80027ec:	e9c7 0104 	strd	r0, r1, [r7, #16]
																			 hydradata.ems_data.fc_cons_lt_f32, hydradata.ems_data.fc_current_f32,  hydradata.ems_data.fc_voltage_f32, hydradata.ems_data.general_error_handler_u8, hydradata.ems_data.out_cons_f32,
 80027f0:	4b11      	ldr	r3, [pc, #68]	; (8002838 <main+0x44c>)
 80027f2:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 80027f6:	60fb      	str	r3, [r7, #12]
																			 hydradata.ems_data.fc_cons_lt_f32, hydradata.ems_data.fc_current_f32,  hydradata.ems_data.fc_voltage_f32, hydradata.ems_data.general_error_handler_u8, hydradata.ems_data.out_cons_f32,
 80027f8:	4b0f      	ldr	r3, [pc, #60]	; (8002838 <main+0x44c>)
 80027fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 80027fe:	4618      	mov	r0, r3
 8002800:	f7fd fec2 	bl	8000588 <__aeabi_f2d>
 8002804:	e9c7 0100 	strd	r0, r1, [r7]
				                               hydradata.ems_data.out_current_f32,hydradata.ems_data.out_voltage_f32, hydradata.ems_data.penalty_s8, hydradata.ems_data.FC_I_share, hydradata.ems_data.FC_I_Sp);
 8002808:	4b0b      	ldr	r3, [pc, #44]	; (8002838 <main+0x44c>)
 800280a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 800280c:	4618      	mov	r0, r3
 800280e:	e027      	b.n	8002860 <main+0x474>
 8002810:	200067c8 	.word	0x200067c8
 8002814:	0800f104 	.word	0x0800f104
 8002818:	40020400 	.word	0x40020400
 800281c:	20006658 	.word	0x20006658
 8002820:	40020800 	.word	0x40020800
 8002824:	20006a0d 	.word	0x20006a0d
 8002828:	2000419c 	.word	0x2000419c
 800282c:	20006c0a 	.word	0x20006c0a
 8002830:	20006e0c 	.word	0x20006e0c
 8002834:	20006bc8 	.word	0x20006bc8
 8002838:	20006e74 	.word	0x20006e74
 800283c:	20004198 	.word	0x20004198
 8002840:	20006a0c 	.word	0x20006a0c
 8002844:	20006ad6 	.word	0x20006ad6
 8002848:	20006a0e 	.word	0x20006a0e
 800284c:	20006c08 	.word	0x20006c08
 8002850:	200041f8 	.word	0x200041f8
 8002854:	200041e0 	.word	0x200041e0
 8002858:	20006b48 	.word	0x20006b48
 800285c:	20006b44 	.word	0x20006b44
 8002860:	f7fd fe92 	bl	8000588 <__aeabi_f2d>
 8002864:	4682      	mov	sl, r0
 8002866:	468b      	mov	fp, r1
				                               hydradata.ems_data.out_current_f32,hydradata.ems_data.out_voltage_f32, hydradata.ems_data.penalty_s8, hydradata.ems_data.FC_I_share, hydradata.ems_data.FC_I_Sp);
 8002868:	4b66      	ldr	r3, [pc, #408]	; (8002a04 <main+0x618>)
 800286a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 800286c:	4618      	mov	r0, r3
 800286e:	f7fd fe8b 	bl	8000588 <__aeabi_f2d>
 8002872:	4680      	mov	r8, r0
 8002874:	4689      	mov	r9, r1
				                               hydradata.ems_data.out_current_f32,hydradata.ems_data.out_voltage_f32, hydradata.ems_data.penalty_s8, hydradata.ems_data.FC_I_share, hydradata.ems_data.FC_I_Sp);
 8002876:	4b63      	ldr	r3, [pc, #396]	; (8002a04 <main+0x618>)
 8002878:	f993 3090 	ldrsb.w	r3, [r3, #144]	; 0x90
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 800287c:	60bb      	str	r3, [r7, #8]
				                               hydradata.ems_data.out_current_f32,hydradata.ems_data.out_voltage_f32, hydradata.ems_data.penalty_s8, hydradata.ems_data.FC_I_share, hydradata.ems_data.FC_I_Sp);
 800287e:	4b61      	ldr	r3, [pc, #388]	; (8002a04 <main+0x618>)
 8002880:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 8002884:	4618      	mov	r0, r3
 8002886:	f7fd fe7f 	bl	8000588 <__aeabi_f2d>
 800288a:	4605      	mov	r5, r0
 800288c:	460e      	mov	r6, r1
				                               hydradata.ems_data.out_current_f32,hydradata.ems_data.out_voltage_f32, hydradata.ems_data.penalty_s8, hydradata.ems_data.FC_I_share, hydradata.ems_data.FC_I_Sp);
 800288e:	4b5d      	ldr	r3, [pc, #372]	; (8002a04 <main+0x618>)
 8002890:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 8002894:	4618      	mov	r0, r3
 8002896:	f7fd fe77 	bl	8000588 <__aeabi_f2d>
 800289a:	4603      	mov	r3, r0
 800289c:	460c      	mov	r4, r1
 800289e:	e9cd 3438 	strd	r3, r4, [sp, #224]	; 0xe0
 80028a2:	e9cd 5636 	strd	r5, r6, [sp, #216]	; 0xd8
 80028a6:	68bc      	ldr	r4, [r7, #8]
 80028a8:	9434      	str	r4, [sp, #208]	; 0xd0
 80028aa:	e9cd 8932 	strd	r8, r9, [sp, #200]	; 0xc8
 80028ae:	e9cd ab30 	strd	sl, fp, [sp, #192]	; 0xc0
 80028b2:	ed97 7b00 	vldr	d7, [r7]
 80028b6:	ed8d 7b2e 	vstr	d7, [sp, #184]	; 0xb8
 80028ba:	68fc      	ldr	r4, [r7, #12]
 80028bc:	942c      	str	r4, [sp, #176]	; 0xb0
 80028be:	ed97 7b04 	vldr	d7, [r7, #16]
 80028c2:	ed8d 7b2a 	vstr	d7, [sp, #168]	; 0xa8
 80028c6:	ed97 7b06 	vldr	d7, [r7, #24]
 80028ca:	ed8d 7b28 	vstr	d7, [sp, #160]	; 0xa0
 80028ce:	ed97 7b08 	vldr	d7, [r7, #32]
 80028d2:	ed8d 7b26 	vstr	d7, [sp, #152]	; 0x98
 80028d6:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 80028da:	ed8d 7b24 	vstr	d7, [sp, #144]	; 0x90
 80028de:	ed97 7b0c 	vldr	d7, [r7, #48]	; 0x30
 80028e2:	ed8d 7b22 	vstr	d7, [sp, #136]	; 0x88
 80028e6:	ed97 7b0e 	vldr	d7, [r7, #56]	; 0x38
 80028ea:	ed8d 7b20 	vstr	d7, [sp, #128]	; 0x80
 80028ee:	ed97 7b10 	vldr	d7, [r7, #64]	; 0x40
 80028f2:	ed8d 7b1e 	vstr	d7, [sp, #120]	; 0x78
 80028f6:	ed97 7b12 	vldr	d7, [r7, #72]	; 0x48
 80028fa:	ed8d 7b1c 	vstr	d7, [sp, #112]	; 0x70
 80028fe:	ed97 7b14 	vldr	d7, [r7, #80]	; 0x50
 8002902:	ed8d 7b1a 	vstr	d7, [sp, #104]	; 0x68
 8002906:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 8002908:	9419      	str	r4, [sp, #100]	; 0x64
 800290a:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
 800290c:	9418      	str	r4, [sp, #96]	; 0x60
 800290e:	ed97 7b18 	vldr	d7, [r7, #96]	; 0x60
 8002912:	ed8d 7b16 	vstr	d7, [sp, #88]	; 0x58
 8002916:	ed97 7b1a 	vldr	d7, [r7, #104]	; 0x68
 800291a:	ed8d 7b14 	vstr	d7, [sp, #80]	; 0x50
 800291e:	ed97 7b1c 	vldr	d7, [r7, #112]	; 0x70
 8002922:	ed8d 7b12 	vstr	d7, [sp, #72]	; 0x48
 8002926:	ed97 7b1e 	vldr	d7, [r7, #120]	; 0x78
 800292a:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800292e:	f8d7 4080 	ldr.w	r4, [r7, #128]	; 0x80
 8002932:	940f      	str	r4, [sp, #60]	; 0x3c
 8002934:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 8002938:	910e      	str	r1, [sp, #56]	; 0x38
 800293a:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 800293e:	910d      	str	r1, [sp, #52]	; 0x34
 8002940:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 8002944:	910c      	str	r1, [sp, #48]	; 0x30
 8002946:	ed97 7b24 	vldr	d7, [r7, #144]	; 0x90
 800294a:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800294e:	ed97 7b26 	vldr	d7, [r7, #152]	; 0x98
 8002952:	ed8d 7b08 	vstr	d7, [sp, #32]
 8002956:	ed97 7b28 	vldr	d7, [r7, #160]	; 0xa0
 800295a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800295e:	ed97 7b2a 	vldr	d7, [r7, #168]	; 0xa8
 8002962:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002966:	ed97 7b2c 	vldr	d7, [r7, #176]	; 0xb0
 800296a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800296e:	ed97 7b2e 	vldr	d7, [r7, #184]	; 0xb8
 8002972:	ed8d 7b00 	vstr	d7, [sp]
 8002976:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800297a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800297e:	4922      	ldr	r1, [pc, #136]	; (8002a08 <main+0x61c>)
 8002980:	4822      	ldr	r0, [pc, #136]	; (8002a0c <main+0x620>)
 8002982:	f001 fa13 	bl	8003dac <vars_to_str>
				
			  vars_to_str((char *)sd_card_data.total_log, "%d:%d:%d\t", sTime.Hours, sTime.Minutes, sTime.Seconds);
 8002986:	4b22      	ldr	r3, [pc, #136]	; (8002a10 <main+0x624>)
 8002988:	781b      	ldrb	r3, [r3, #0]
 800298a:	461a      	mov	r2, r3
 800298c:	4b20      	ldr	r3, [pc, #128]	; (8002a10 <main+0x624>)
 800298e:	785b      	ldrb	r3, [r3, #1]
 8002990:	4619      	mov	r1, r3
 8002992:	4b1f      	ldr	r3, [pc, #124]	; (8002a10 <main+0x624>)
 8002994:	789b      	ldrb	r3, [r3, #2]
 8002996:	9300      	str	r3, [sp, #0]
 8002998:	460b      	mov	r3, r1
 800299a:	491e      	ldr	r1, [pc, #120]	; (8002a14 <main+0x628>)
 800299c:	481e      	ldr	r0, [pc, #120]	; (8002a18 <main+0x62c>)
 800299e:	f001 fa05 	bl	8003dac <vars_to_str>
			  strcat(sd_card_data.total_log, (const char*)sd_card_data.transmitBuf);
 80029a2:	491a      	ldr	r1, [pc, #104]	; (8002a0c <main+0x620>)
 80029a4:	481c      	ldr	r0, [pc, #112]	; (8002a18 <main+0x62c>)
 80029a6:	f00b fd19 	bl	800e3dc <strcat>
			  sd_card_data.result = f_open(&sd_card_data.myFile, sd_card_data.path, FA_WRITE | FA_OPEN_APPEND | FA_OPEN_EXISTING | FA_OPEN_ALWAYS);
 80029aa:	2232      	movs	r2, #50	; 0x32
 80029ac:	491b      	ldr	r1, [pc, #108]	; (8002a1c <main+0x630>)
 80029ae:	481c      	ldr	r0, [pc, #112]	; (8002a20 <main+0x634>)
 80029b0:	f00a ff8c 	bl	800d8cc <f_open>
 80029b4:	4603      	mov	r3, r0
 80029b6:	461a      	mov	r2, r3
 80029b8:	4b14      	ldr	r3, [pc, #80]	; (8002a0c <main+0x620>)
 80029ba:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
			  f_write(&sd_card_data.myFile, sd_card_data.total_log, strlen(sd_card_data.total_log), (void*)&sd_card_data.writtenbyte);
 80029be:	4816      	ldr	r0, [pc, #88]	; (8002a18 <main+0x62c>)
 80029c0:	f7fd fc26 	bl	8000210 <strlen>
 80029c4:	4602      	mov	r2, r0
 80029c6:	4b17      	ldr	r3, [pc, #92]	; (8002a24 <main+0x638>)
 80029c8:	4913      	ldr	r1, [pc, #76]	; (8002a18 <main+0x62c>)
 80029ca:	4815      	ldr	r0, [pc, #84]	; (8002a20 <main+0x634>)
 80029cc:	f00b f94a 	bl	800dc64 <f_write>
			  if((sd_card_data.writtenbyte != 0) && (sd_card_data.result == FR_OK))
 80029d0:	4b0e      	ldr	r3, [pc, #56]	; (8002a0c <main+0x620>)
 80029d2:	f8d3 33f4 	ldr.w	r3, [r3, #1012]	; 0x3f4
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d008      	beq.n	80029ec <main+0x600>
 80029da:	4b0c      	ldr	r3, [pc, #48]	; (8002a0c <main+0x620>)
 80029dc:	f893 33f0 	ldrb.w	r3, [r3, #1008]	; 0x3f0
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d103      	bne.n	80029ec <main+0x600>
			  {
				  f_close(&sd_card_data.myFile);
 80029e4:	480e      	ldr	r0, [pc, #56]	; (8002a20 <main+0x634>)
 80029e6:	f00b fb4f 	bl	800e088 <f_close>
 80029ea:	e004      	b.n	80029f6 <main+0x60a>
			  }

			  else
			  {
				  f_mount(&sd_card_data.myFATAFS,(TCHAR const *)SDPath, 1);
 80029ec:	2201      	movs	r2, #1
 80029ee:	490e      	ldr	r1, [pc, #56]	; (8002a28 <main+0x63c>)
 80029f0:	480e      	ldr	r0, [pc, #56]	; (8002a2c <main+0x640>)
 80029f2:	f00a ff25 	bl	800d840 <f_mount>
			  }
			}
	 		time_task.Time_Task.Task_50_ms = FALSE;
 80029f6:	4a0e      	ldr	r2, [pc, #56]	; (8002a30 <main+0x644>)
 80029f8:	7813      	ldrb	r3, [r2, #0]
 80029fa:	f36f 0341 	bfc	r3, #1, #1
 80029fe:	7013      	strb	r3, [r2, #0]
		if(time_task.Time_Task.Task_5000_ms == TRUE)
 8002a00:	e5f5      	b.n	80025ee <main+0x202>
 8002a02:	bf00      	nop
 8002a04:	20006e74 	.word	0x20006e74
 8002a08:	0800f114 	.word	0x0800f114
 8002a0c:	200041f8 	.word	0x200041f8
 8002a10:	200041e0 	.word	0x200041e0
 8002a14:	0800f1ac 	.word	0x0800f1ac
 8002a18:	20004451 	.word	0x20004451
 8002a1c:	20004388 	.word	0x20004388
 8002a20:	20005628 	.word	0x20005628
 8002a24:	200045ec 	.word	0x200045ec
 8002a28:	20006f4c 	.word	0x20006f4c
 8002a2c:	200045f0 	.word	0x200045f0
 8002a30:	20004198 	.word	0x20004198

08002a34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b0a4      	sub	sp, #144	; 0x90
 8002a38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a3a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002a3e:	2234      	movs	r2, #52	; 0x34
 8002a40:	2100      	movs	r1, #0
 8002a42:	4618      	mov	r0, r3
 8002a44:	f00b fca1 	bl	800e38a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a48:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	601a      	str	r2, [r3, #0]
 8002a50:	605a      	str	r2, [r3, #4]
 8002a52:	609a      	str	r2, [r3, #8]
 8002a54:	60da      	str	r2, [r3, #12]
 8002a56:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002a58:	f107 030c 	add.w	r3, r7, #12
 8002a5c:	223c      	movs	r2, #60	; 0x3c
 8002a5e:	2100      	movs	r1, #0
 8002a60:	4618      	mov	r0, r3
 8002a62:	f00b fc92 	bl	800e38a <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a66:	2300      	movs	r3, #0
 8002a68:	60bb      	str	r3, [r7, #8]
 8002a6a:	4b35      	ldr	r3, [pc, #212]	; (8002b40 <SystemClock_Config+0x10c>)
 8002a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a6e:	4a34      	ldr	r2, [pc, #208]	; (8002b40 <SystemClock_Config+0x10c>)
 8002a70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a74:	6413      	str	r3, [r2, #64]	; 0x40
 8002a76:	4b32      	ldr	r3, [pc, #200]	; (8002b40 <SystemClock_Config+0x10c>)
 8002a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a7e:	60bb      	str	r3, [r7, #8]
 8002a80:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a82:	2300      	movs	r3, #0
 8002a84:	607b      	str	r3, [r7, #4]
 8002a86:	4b2f      	ldr	r3, [pc, #188]	; (8002b44 <SystemClock_Config+0x110>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a2e      	ldr	r2, [pc, #184]	; (8002b44 <SystemClock_Config+0x110>)
 8002a8c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002a90:	6013      	str	r3, [r2, #0]
 8002a92:	4b2c      	ldr	r3, [pc, #176]	; (8002b44 <SystemClock_Config+0x110>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002a9a:	607b      	str	r3, [r7, #4]
 8002a9c:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8002a9e:	2305      	movs	r3, #5
 8002aa0:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002aa2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002aa6:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002aac:	2302      	movs	r3, #2
 8002aae:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002ab0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002ab4:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = 12;
 8002ab6:	230c      	movs	r3, #12
 8002ab8:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8002aba:	2360      	movs	r3, #96	; 0x60
 8002abc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002ac0:	2302      	movs	r3, #2
 8002ac2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002ac6:	2304      	movs	r3, #4
 8002ac8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002acc:	2302      	movs	r3, #2
 8002ace:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002ad2:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f004 faea 	bl	80070b0 <HAL_RCC_OscConfig>
 8002adc:	4603      	mov	r3, r0
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d001      	beq.n	8002ae6 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8002ae2:	f001 fd63 	bl	80045ac <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002ae6:	230f      	movs	r3, #15
 8002ae8:	64bb      	str	r3, [r7, #72]	; 0x48
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002aea:	2302      	movs	r3, #2
 8002aec:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002aee:	2300      	movs	r3, #0
 8002af0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002af2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002af6:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002af8:	2300      	movs	r3, #0
 8002afa:	65bb      	str	r3, [r7, #88]	; 0x58

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002afc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002b00:	2103      	movs	r1, #3
 8002b02:	4618      	mov	r0, r3
 8002b04:	f003 ff3a 	bl	800697c <HAL_RCC_ClockConfig>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d001      	beq.n	8002b12 <SystemClock_Config+0xde>
  {
    Error_Handler();
 8002b0e:	f001 fd4d 	bl	80045ac <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_SDIO
 8002b12:	2368      	movs	r3, #104	; 0x68
 8002b14:	60fb      	str	r3, [r7, #12]
                              |RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002b16:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b1a:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	637b      	str	r3, [r7, #52]	; 0x34
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 8002b20:	2300      	movs	r3, #0
 8002b22:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b24:	f107 030c 	add.w	r3, r7, #12
 8002b28:	4618      	mov	r0, r3
 8002b2a:	f004 f8f3 	bl	8006d14 <HAL_RCCEx_PeriphCLKConfig>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d001      	beq.n	8002b38 <SystemClock_Config+0x104>
  {
    Error_Handler();
 8002b34:	f001 fd3a 	bl	80045ac <Error_Handler>
  }
}
 8002b38:	bf00      	nop
 8002b3a:	3790      	adds	r7, #144	; 0x90
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}
 8002b40:	40023800 	.word	0x40023800
 8002b44:	40007000 	.word	0x40007000

08002b48 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8002b4c:	4b17      	ldr	r3, [pc, #92]	; (8002bac <MX_CAN1_Init+0x64>)
 8002b4e:	4a18      	ldr	r2, [pc, #96]	; (8002bb0 <MX_CAN1_Init+0x68>)
 8002b50:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 20;
 8002b52:	4b16      	ldr	r3, [pc, #88]	; (8002bac <MX_CAN1_Init+0x64>)
 8002b54:	2214      	movs	r2, #20
 8002b56:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8002b58:	4b14      	ldr	r3, [pc, #80]	; (8002bac <MX_CAN1_Init+0x64>)
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002b5e:	4b13      	ldr	r3, [pc, #76]	; (8002bac <MX_CAN1_Init+0x64>)
 8002b60:	2200      	movs	r2, #0
 8002b62:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_8TQ;
 8002b64:	4b11      	ldr	r3, [pc, #68]	; (8002bac <MX_CAN1_Init+0x64>)
 8002b66:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8002b6a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8002b6c:	4b0f      	ldr	r3, [pc, #60]	; (8002bac <MX_CAN1_Init+0x64>)
 8002b6e:	2200      	movs	r2, #0
 8002b70:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8002b72:	4b0e      	ldr	r3, [pc, #56]	; (8002bac <MX_CAN1_Init+0x64>)
 8002b74:	2200      	movs	r2, #0
 8002b76:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 8002b78:	4b0c      	ldr	r3, [pc, #48]	; (8002bac <MX_CAN1_Init+0x64>)
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8002b7e:	4b0b      	ldr	r3, [pc, #44]	; (8002bac <MX_CAN1_Init+0x64>)
 8002b80:	2200      	movs	r2, #0
 8002b82:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8002b84:	4b09      	ldr	r3, [pc, #36]	; (8002bac <MX_CAN1_Init+0x64>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8002b8a:	4b08      	ldr	r3, [pc, #32]	; (8002bac <MX_CAN1_Init+0x64>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8002b90:	4b06      	ldr	r3, [pc, #24]	; (8002bac <MX_CAN1_Init+0x64>)
 8002b92:	2200      	movs	r2, #0
 8002b94:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8002b96:	4805      	ldr	r0, [pc, #20]	; (8002bac <MX_CAN1_Init+0x64>)
 8002b98:	f002 fa16 	bl	8004fc8 <HAL_CAN_Init>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d001      	beq.n	8002ba6 <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8002ba2:	f001 fd03 	bl	80045ac <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8002ba6:	bf00      	nop
 8002ba8:	bd80      	pop	{r7, pc}
 8002baa:	bf00      	nop
 8002bac:	20006e4c 	.word	0x20006e4c
 8002bb0:	40006400 	.word	0x40006400

08002bb4 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8002bb8:	4b17      	ldr	r3, [pc, #92]	; (8002c18 <MX_CAN2_Init+0x64>)
 8002bba:	4a18      	ldr	r2, [pc, #96]	; (8002c1c <MX_CAN2_Init+0x68>)
 8002bbc:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 20;
 8002bbe:	4b16      	ldr	r3, [pc, #88]	; (8002c18 <MX_CAN2_Init+0x64>)
 8002bc0:	2214      	movs	r2, #20
 8002bc2:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8002bc4:	4b14      	ldr	r3, [pc, #80]	; (8002c18 <MX_CAN2_Init+0x64>)
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002bca:	4b13      	ldr	r3, [pc, #76]	; (8002c18 <MX_CAN2_Init+0x64>)
 8002bcc:	2200      	movs	r2, #0
 8002bce:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_8TQ;
 8002bd0:	4b11      	ldr	r3, [pc, #68]	; (8002c18 <MX_CAN2_Init+0x64>)
 8002bd2:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8002bd6:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 8002bd8:	4b0f      	ldr	r3, [pc, #60]	; (8002c18 <MX_CAN2_Init+0x64>)
 8002bda:	2200      	movs	r2, #0
 8002bdc:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8002bde:	4b0e      	ldr	r3, [pc, #56]	; (8002c18 <MX_CAN2_Init+0x64>)
 8002be0:	2200      	movs	r2, #0
 8002be2:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = ENABLE;
 8002be4:	4b0c      	ldr	r3, [pc, #48]	; (8002c18 <MX_CAN2_Init+0x64>)
 8002be6:	2201      	movs	r2, #1
 8002be8:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8002bea:	4b0b      	ldr	r3, [pc, #44]	; (8002c18 <MX_CAN2_Init+0x64>)
 8002bec:	2200      	movs	r2, #0
 8002bee:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8002bf0:	4b09      	ldr	r3, [pc, #36]	; (8002c18 <MX_CAN2_Init+0x64>)
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8002bf6:	4b08      	ldr	r3, [pc, #32]	; (8002c18 <MX_CAN2_Init+0x64>)
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8002bfc:	4b06      	ldr	r3, [pc, #24]	; (8002c18 <MX_CAN2_Init+0x64>)
 8002bfe:	2200      	movs	r2, #0
 8002c00:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8002c02:	4805      	ldr	r0, [pc, #20]	; (8002c18 <MX_CAN2_Init+0x64>)
 8002c04:	f002 f9e0 	bl	8004fc8 <HAL_CAN_Init>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d001      	beq.n	8002c12 <MX_CAN2_Init+0x5e>
  {
    Error_Handler();
 8002c0e:	f001 fccd 	bl	80045ac <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8002c12:	bf00      	nop
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	20006adc 	.word	0x20006adc
 8002c1c:	40006800 	.word	0x40006800

08002c20 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002c24:	4b0f      	ldr	r3, [pc, #60]	; (8002c64 <MX_RTC_Init+0x44>)
 8002c26:	4a10      	ldr	r2, [pc, #64]	; (8002c68 <MX_RTC_Init+0x48>)
 8002c28:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002c2a:	4b0e      	ldr	r3, [pc, #56]	; (8002c64 <MX_RTC_Init+0x44>)
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002c30:	4b0c      	ldr	r3, [pc, #48]	; (8002c64 <MX_RTC_Init+0x44>)
 8002c32:	227f      	movs	r2, #127	; 0x7f
 8002c34:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002c36:	4b0b      	ldr	r3, [pc, #44]	; (8002c64 <MX_RTC_Init+0x44>)
 8002c38:	22ff      	movs	r2, #255	; 0xff
 8002c3a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002c3c:	4b09      	ldr	r3, [pc, #36]	; (8002c64 <MX_RTC_Init+0x44>)
 8002c3e:	2200      	movs	r2, #0
 8002c40:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002c42:	4b08      	ldr	r3, [pc, #32]	; (8002c64 <MX_RTC_Init+0x44>)
 8002c44:	2200      	movs	r2, #0
 8002c46:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002c48:	4b06      	ldr	r3, [pc, #24]	; (8002c64 <MX_RTC_Init+0x44>)
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002c4e:	4805      	ldr	r0, [pc, #20]	; (8002c64 <MX_RTC_Init+0x44>)
 8002c50:	f004 fc70 	bl	8007534 <HAL_RTC_Init>
 8002c54:	4603      	mov	r3, r0
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d001      	beq.n	8002c5e <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8002c5a:	f001 fca7 	bl	80045ac <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002c5e:	bf00      	nop
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	20006b48 	.word	0x20006b48
 8002c68:	40002800 	.word	0x40002800

08002c6c <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8002c70:	4b0c      	ldr	r3, [pc, #48]	; (8002ca4 <MX_SDIO_SD_Init+0x38>)
 8002c72:	4a0d      	ldr	r2, [pc, #52]	; (8002ca8 <MX_SDIO_SD_Init+0x3c>)
 8002c74:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8002c76:	4b0b      	ldr	r3, [pc, #44]	; (8002ca4 <MX_SDIO_SD_Init+0x38>)
 8002c78:	2200      	movs	r2, #0
 8002c7a:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8002c7c:	4b09      	ldr	r3, [pc, #36]	; (8002ca4 <MX_SDIO_SD_Init+0x38>)
 8002c7e:	2200      	movs	r2, #0
 8002c80:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8002c82:	4b08      	ldr	r3, [pc, #32]	; (8002ca4 <MX_SDIO_SD_Init+0x38>)
 8002c84:	2200      	movs	r2, #0
 8002c86:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8002c88:	4b06      	ldr	r3, [pc, #24]	; (8002ca4 <MX_SDIO_SD_Init+0x38>)
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8002c8e:	4b05      	ldr	r3, [pc, #20]	; (8002ca4 <MX_SDIO_SD_Init+0x38>)
 8002c90:	2200      	movs	r2, #0
 8002c92:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8002c94:	4b03      	ldr	r3, [pc, #12]	; (8002ca4 <MX_SDIO_SD_Init+0x38>)
 8002c96:	2200      	movs	r2, #0
 8002c98:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8002c9a:	bf00      	nop
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca2:	4770      	bx	lr
 8002ca4:	20006d74 	.word	0x20006d74
 8002ca8:	40012c00 	.word	0x40012c00

08002cac <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b082      	sub	sp, #8
 8002cb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cb2:	463b      	mov	r3, r7
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	601a      	str	r2, [r3, #0]
 8002cb8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002cba:	4b15      	ldr	r3, [pc, #84]	; (8002d10 <MX_TIM6_Init+0x64>)
 8002cbc:	4a15      	ldr	r2, [pc, #84]	; (8002d14 <MX_TIM6_Init+0x68>)
 8002cbe:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 999;
 8002cc0:	4b13      	ldr	r3, [pc, #76]	; (8002d10 <MX_TIM6_Init+0x64>)
 8002cc2:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002cc6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cc8:	4b11      	ldr	r3, [pc, #68]	; (8002d10 <MX_TIM6_Init+0x64>)
 8002cca:	2200      	movs	r2, #0
 8002ccc:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 99;
 8002cce:	4b10      	ldr	r3, [pc, #64]	; (8002d10 <MX_TIM6_Init+0x64>)
 8002cd0:	2263      	movs	r2, #99	; 0x63
 8002cd2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cd4:	4b0e      	ldr	r3, [pc, #56]	; (8002d10 <MX_TIM6_Init+0x64>)
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002cda:	480d      	ldr	r0, [pc, #52]	; (8002d10 <MX_TIM6_Init+0x64>)
 8002cdc:	f006 f98c 	bl	8008ff8 <HAL_TIM_Base_Init>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d001      	beq.n	8002cea <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8002ce6:	f001 fc61 	bl	80045ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002cea:	2300      	movs	r3, #0
 8002cec:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002cf2:	463b      	mov	r3, r7
 8002cf4:	4619      	mov	r1, r3
 8002cf6:	4806      	ldr	r0, [pc, #24]	; (8002d10 <MX_TIM6_Init+0x64>)
 8002cf8:	f006 fb9e 	bl	8009438 <HAL_TIMEx_MasterConfigSynchronization>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d001      	beq.n	8002d06 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8002d02:	f001 fc53 	bl	80045ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002d06:	bf00      	nop
 8002d08:	3708      	adds	r7, #8
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	bf00      	nop
 8002d10:	20006bc8 	.word	0x20006bc8
 8002d14:	40001000 	.word	0x40001000

08002d18 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002d1c:	4b11      	ldr	r3, [pc, #68]	; (8002d64 <MX_USART1_UART_Init+0x4c>)
 8002d1e:	4a12      	ldr	r2, [pc, #72]	; (8002d68 <MX_USART1_UART_Init+0x50>)
 8002d20:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002d22:	4b10      	ldr	r3, [pc, #64]	; (8002d64 <MX_USART1_UART_Init+0x4c>)
 8002d24:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002d28:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002d2a:	4b0e      	ldr	r3, [pc, #56]	; (8002d64 <MX_USART1_UART_Init+0x4c>)
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002d30:	4b0c      	ldr	r3, [pc, #48]	; (8002d64 <MX_USART1_UART_Init+0x4c>)
 8002d32:	2200      	movs	r2, #0
 8002d34:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002d36:	4b0b      	ldr	r3, [pc, #44]	; (8002d64 <MX_USART1_UART_Init+0x4c>)
 8002d38:	2200      	movs	r2, #0
 8002d3a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002d3c:	4b09      	ldr	r3, [pc, #36]	; (8002d64 <MX_USART1_UART_Init+0x4c>)
 8002d3e:	220c      	movs	r2, #12
 8002d40:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d42:	4b08      	ldr	r3, [pc, #32]	; (8002d64 <MX_USART1_UART_Init+0x4c>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d48:	4b06      	ldr	r3, [pc, #24]	; (8002d64 <MX_USART1_UART_Init+0x4c>)
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002d4e:	4805      	ldr	r0, [pc, #20]	; (8002d64 <MX_USART1_UART_Init+0x4c>)
 8002d50:	f006 fc02 	bl	8009558 <HAL_UART_Init>
 8002d54:	4603      	mov	r3, r0
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d001      	beq.n	8002d5e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002d5a:	f001 fc27 	bl	80045ac <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002d5e:	bf00      	nop
 8002d60:	bd80      	pop	{r7, pc}
 8002d62:	bf00      	nop
 8002d64:	20006b04 	.word	0x20006b04
 8002d68:	40011000 	.word	0x40011000

08002d6c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002d70:	4b11      	ldr	r3, [pc, #68]	; (8002db8 <MX_USART2_UART_Init+0x4c>)
 8002d72:	4a12      	ldr	r2, [pc, #72]	; (8002dbc <MX_USART2_UART_Init+0x50>)
 8002d74:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8002d76:	4b10      	ldr	r3, [pc, #64]	; (8002db8 <MX_USART2_UART_Init+0x4c>)
 8002d78:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002d7c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002d7e:	4b0e      	ldr	r3, [pc, #56]	; (8002db8 <MX_USART2_UART_Init+0x4c>)
 8002d80:	2200      	movs	r2, #0
 8002d82:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002d84:	4b0c      	ldr	r3, [pc, #48]	; (8002db8 <MX_USART2_UART_Init+0x4c>)
 8002d86:	2200      	movs	r2, #0
 8002d88:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002d8a:	4b0b      	ldr	r3, [pc, #44]	; (8002db8 <MX_USART2_UART_Init+0x4c>)
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002d90:	4b09      	ldr	r3, [pc, #36]	; (8002db8 <MX_USART2_UART_Init+0x4c>)
 8002d92:	220c      	movs	r2, #12
 8002d94:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d96:	4b08      	ldr	r3, [pc, #32]	; (8002db8 <MX_USART2_UART_Init+0x4c>)
 8002d98:	2200      	movs	r2, #0
 8002d9a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d9c:	4b06      	ldr	r3, [pc, #24]	; (8002db8 <MX_USART2_UART_Init+0x4c>)
 8002d9e:	2200      	movs	r2, #0
 8002da0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002da2:	4805      	ldr	r0, [pc, #20]	; (8002db8 <MX_USART2_UART_Init+0x4c>)
 8002da4:	f006 fbd8 	bl	8009558 <HAL_UART_Init>
 8002da8:	4603      	mov	r3, r0
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d001      	beq.n	8002db2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002dae:	f001 fbfd 	bl	80045ac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002db2:	bf00      	nop
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	bf00      	nop
 8002db8:	20006e0c 	.word	0x20006e0c
 8002dbc:	40004400 	.word	0x40004400

08002dc0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002dc4:	4b11      	ldr	r3, [pc, #68]	; (8002e0c <MX_USART3_UART_Init+0x4c>)
 8002dc6:	4a12      	ldr	r2, [pc, #72]	; (8002e10 <MX_USART3_UART_Init+0x50>)
 8002dc8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002dca:	4b10      	ldr	r3, [pc, #64]	; (8002e0c <MX_USART3_UART_Init+0x4c>)
 8002dcc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002dd0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002dd2:	4b0e      	ldr	r3, [pc, #56]	; (8002e0c <MX_USART3_UART_Init+0x4c>)
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002dd8:	4b0c      	ldr	r3, [pc, #48]	; (8002e0c <MX_USART3_UART_Init+0x4c>)
 8002dda:	2200      	movs	r2, #0
 8002ddc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002dde:	4b0b      	ldr	r3, [pc, #44]	; (8002e0c <MX_USART3_UART_Init+0x4c>)
 8002de0:	2200      	movs	r2, #0
 8002de2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002de4:	4b09      	ldr	r3, [pc, #36]	; (8002e0c <MX_USART3_UART_Init+0x4c>)
 8002de6:	220c      	movs	r2, #12
 8002de8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002dea:	4b08      	ldr	r3, [pc, #32]	; (8002e0c <MX_USART3_UART_Init+0x4c>)
 8002dec:	2200      	movs	r2, #0
 8002dee:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002df0:	4b06      	ldr	r3, [pc, #24]	; (8002e0c <MX_USART3_UART_Init+0x4c>)
 8002df2:	2200      	movs	r2, #0
 8002df4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002df6:	4805      	ldr	r0, [pc, #20]	; (8002e0c <MX_USART3_UART_Init+0x4c>)
 8002df8:	f006 fbae 	bl	8009558 <HAL_UART_Init>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d001      	beq.n	8002e06 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002e02:	f001 fbd3 	bl	80045ac <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002e06:	bf00      	nop
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	bf00      	nop
 8002e0c:	2000419c 	.word	0x2000419c
 8002e10:	40004800 	.word	0x40004800

08002e14 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b082      	sub	sp, #8
 8002e18:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	607b      	str	r3, [r7, #4]
 8002e1e:	4b1b      	ldr	r3, [pc, #108]	; (8002e8c <MX_DMA_Init+0x78>)
 8002e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e22:	4a1a      	ldr	r2, [pc, #104]	; (8002e8c <MX_DMA_Init+0x78>)
 8002e24:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002e28:	6313      	str	r3, [r2, #48]	; 0x30
 8002e2a:	4b18      	ldr	r3, [pc, #96]	; (8002e8c <MX_DMA_Init+0x78>)
 8002e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e2e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e32:	607b      	str	r3, [r7, #4]
 8002e34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002e36:	2300      	movs	r3, #0
 8002e38:	603b      	str	r3, [r7, #0]
 8002e3a:	4b14      	ldr	r3, [pc, #80]	; (8002e8c <MX_DMA_Init+0x78>)
 8002e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e3e:	4a13      	ldr	r2, [pc, #76]	; (8002e8c <MX_DMA_Init+0x78>)
 8002e40:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002e44:	6313      	str	r3, [r2, #48]	; 0x30
 8002e46:	4b11      	ldr	r3, [pc, #68]	; (8002e8c <MX_DMA_Init+0x78>)
 8002e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e4e:	603b      	str	r3, [r7, #0]
 8002e50:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8002e52:	2200      	movs	r2, #0
 8002e54:	2100      	movs	r1, #0
 8002e56:	2010      	movs	r0, #16
 8002e58:	f002 ffc5 	bl	8005de6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002e5c:	2010      	movs	r0, #16
 8002e5e:	f002 ffde 	bl	8005e1e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8002e62:	2200      	movs	r2, #0
 8002e64:	2100      	movs	r1, #0
 8002e66:	203b      	movs	r0, #59	; 0x3b
 8002e68:	f002 ffbd 	bl	8005de6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8002e6c:	203b      	movs	r0, #59	; 0x3b
 8002e6e:	f002 ffd6 	bl	8005e1e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8002e72:	2200      	movs	r2, #0
 8002e74:	2100      	movs	r1, #0
 8002e76:	2045      	movs	r0, #69	; 0x45
 8002e78:	f002 ffb5 	bl	8005de6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8002e7c:	2045      	movs	r0, #69	; 0x45
 8002e7e:	f002 ffce 	bl	8005e1e <HAL_NVIC_EnableIRQ>

}
 8002e82:	bf00      	nop
 8002e84:	3708      	adds	r7, #8
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	40023800 	.word	0x40023800

08002e90 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b08a      	sub	sp, #40	; 0x28
 8002e94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e96:	f107 0314 	add.w	r3, r7, #20
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	601a      	str	r2, [r3, #0]
 8002e9e:	605a      	str	r2, [r3, #4]
 8002ea0:	609a      	str	r2, [r3, #8]
 8002ea2:	60da      	str	r2, [r3, #12]
 8002ea4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	613b      	str	r3, [r7, #16]
 8002eaa:	4b4f      	ldr	r3, [pc, #316]	; (8002fe8 <MX_GPIO_Init+0x158>)
 8002eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eae:	4a4e      	ldr	r2, [pc, #312]	; (8002fe8 <MX_GPIO_Init+0x158>)
 8002eb0:	f043 0304 	orr.w	r3, r3, #4
 8002eb4:	6313      	str	r3, [r2, #48]	; 0x30
 8002eb6:	4b4c      	ldr	r3, [pc, #304]	; (8002fe8 <MX_GPIO_Init+0x158>)
 8002eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eba:	f003 0304 	and.w	r3, r3, #4
 8002ebe:	613b      	str	r3, [r7, #16]
 8002ec0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	60fb      	str	r3, [r7, #12]
 8002ec6:	4b48      	ldr	r3, [pc, #288]	; (8002fe8 <MX_GPIO_Init+0x158>)
 8002ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eca:	4a47      	ldr	r2, [pc, #284]	; (8002fe8 <MX_GPIO_Init+0x158>)
 8002ecc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ed0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ed2:	4b45      	ldr	r3, [pc, #276]	; (8002fe8 <MX_GPIO_Init+0x158>)
 8002ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ed6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002eda:	60fb      	str	r3, [r7, #12]
 8002edc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ede:	2300      	movs	r3, #0
 8002ee0:	60bb      	str	r3, [r7, #8]
 8002ee2:	4b41      	ldr	r3, [pc, #260]	; (8002fe8 <MX_GPIO_Init+0x158>)
 8002ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ee6:	4a40      	ldr	r2, [pc, #256]	; (8002fe8 <MX_GPIO_Init+0x158>)
 8002ee8:	f043 0301 	orr.w	r3, r3, #1
 8002eec:	6313      	str	r3, [r2, #48]	; 0x30
 8002eee:	4b3e      	ldr	r3, [pc, #248]	; (8002fe8 <MX_GPIO_Init+0x158>)
 8002ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ef2:	f003 0301 	and.w	r3, r3, #1
 8002ef6:	60bb      	str	r3, [r7, #8]
 8002ef8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002efa:	2300      	movs	r3, #0
 8002efc:	607b      	str	r3, [r7, #4]
 8002efe:	4b3a      	ldr	r3, [pc, #232]	; (8002fe8 <MX_GPIO_Init+0x158>)
 8002f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f02:	4a39      	ldr	r2, [pc, #228]	; (8002fe8 <MX_GPIO_Init+0x158>)
 8002f04:	f043 0302 	orr.w	r3, r3, #2
 8002f08:	6313      	str	r3, [r2, #48]	; 0x30
 8002f0a:	4b37      	ldr	r3, [pc, #220]	; (8002fe8 <MX_GPIO_Init+0x158>)
 8002f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f0e:	f003 0302 	and.w	r3, r3, #2
 8002f12:	607b      	str	r3, [r7, #4]
 8002f14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002f16:	2300      	movs	r3, #0
 8002f18:	603b      	str	r3, [r7, #0]
 8002f1a:	4b33      	ldr	r3, [pc, #204]	; (8002fe8 <MX_GPIO_Init+0x158>)
 8002f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f1e:	4a32      	ldr	r2, [pc, #200]	; (8002fe8 <MX_GPIO_Init+0x158>)
 8002f20:	f043 0308 	orr.w	r3, r3, #8
 8002f24:	6313      	str	r3, [r2, #48]	; 0x30
 8002f26:	4b30      	ldr	r3, [pc, #192]	; (8002fe8 <MX_GPIO_Init+0x158>)
 8002f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f2a:	f003 0308 	and.w	r3, r3, #8
 8002f2e:	603b      	str	r3, [r7, #0]
 8002f30:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN2_STDBY_GPIO_Port, CAN2_STDBY_Pin, GPIO_PIN_RESET);
 8002f32:	2200      	movs	r2, #0
 8002f34:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002f38:	482c      	ldr	r0, [pc, #176]	; (8002fec <MX_GPIO_Init+0x15c>)
 8002f3a:	f003 fd05 	bl	8006948 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN1_STDBY_GPIO_Port, CAN1_STDBY_Pin, GPIO_PIN_RESET);
 8002f3e:	2200      	movs	r2, #0
 8002f40:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002f44:	482a      	ldr	r0, [pc, #168]	; (8002ff0 <MX_GPIO_Init+0x160>)
 8002f46:	f003 fcff 	bl	8006948 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GSM_ON_OFF_GPIO_Port, GSM_ON_OFF_Pin, GPIO_PIN_RESET);
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	2104      	movs	r1, #4
 8002f4e:	4829      	ldr	r0, [pc, #164]	; (8002ff4 <MX_GPIO_Init+0x164>)
 8002f50:	f003 fcfa 	bl	8006948 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CAN2_STDBY_Pin */
  GPIO_InitStruct.Pin = CAN2_STDBY_Pin;
 8002f54:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002f58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f62:	2300      	movs	r3, #0
 8002f64:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CAN2_STDBY_GPIO_Port, &GPIO_InitStruct);
 8002f66:	f107 0314 	add.w	r3, r7, #20
 8002f6a:	4619      	mov	r1, r3
 8002f6c:	481f      	ldr	r0, [pc, #124]	; (8002fec <MX_GPIO_Init+0x15c>)
 8002f6e:	f003 fb71 	bl	8006654 <HAL_GPIO_Init>

  /*Configure GPIO pin : CAN1_STDBY_Pin */
  GPIO_InitStruct.Pin = CAN1_STDBY_Pin;
 8002f72:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f80:	2300      	movs	r3, #0
 8002f82:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CAN1_STDBY_GPIO_Port, &GPIO_InitStruct);
 8002f84:	f107 0314 	add.w	r3, r7, #20
 8002f88:	4619      	mov	r1, r3
 8002f8a:	4819      	ldr	r0, [pc, #100]	; (8002ff0 <MX_GPIO_Init+0x160>)
 8002f8c:	f003 fb62 	bl	8006654 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002f90:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002f94:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f96:	2300      	movs	r3, #0
 8002f98:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f9e:	f107 0314 	add.w	r3, r7, #20
 8002fa2:	4619      	mov	r1, r3
 8002fa4:	4814      	ldr	r0, [pc, #80]	; (8002ff8 <MX_GPIO_Init+0x168>)
 8002fa6:	f003 fb55 	bl	8006654 <HAL_GPIO_Init>

  /*Configure GPIO pin : GSM_ON_OFF_Pin */
  GPIO_InitStruct.Pin = GSM_ON_OFF_Pin;
 8002faa:	2304      	movs	r3, #4
 8002fac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GSM_ON_OFF_GPIO_Port, &GPIO_InitStruct);
 8002fba:	f107 0314 	add.w	r3, r7, #20
 8002fbe:	4619      	mov	r1, r3
 8002fc0:	480c      	ldr	r0, [pc, #48]	; (8002ff4 <MX_GPIO_Init+0x164>)
 8002fc2:	f003 fb47 	bl	8006654 <HAL_GPIO_Init>

  /*Configure GPIO pin : GSM_STATUS_Pin */
  GPIO_InitStruct.Pin = GSM_STATUS_Pin;
 8002fc6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002fca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002fd0:	2302      	movs	r3, #2
 8002fd2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GSM_STATUS_GPIO_Port, &GPIO_InitStruct);
 8002fd4:	f107 0314 	add.w	r3, r7, #20
 8002fd8:	4619      	mov	r1, r3
 8002fda:	4804      	ldr	r0, [pc, #16]	; (8002fec <MX_GPIO_Init+0x15c>)
 8002fdc:	f003 fb3a 	bl	8006654 <HAL_GPIO_Init>

}
 8002fe0:	bf00      	nop
 8002fe2:	3728      	adds	r7, #40	; 0x28
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bd80      	pop	{r7, pc}
 8002fe8:	40023800 	.word	0x40023800
 8002fec:	40020400 	.word	0x40020400
 8002ff0:	40020800 	.word	0x40020800
 8002ff4:	40020c00 	.word	0x40020c00
 8002ff8:	40020000 	.word	0x40020000

08002ffc <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b083      	sub	sp, #12
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
	static uint32_t  task_counter_50_ms = 0;
	static uint32_t task_counter_80_ms = 0;
	static uint32_t task_counter_500_ms = 0;
	static uint32_t task_counter_5_sn = 0;
	task_counter_80_ms++;
 8003004:	4b26      	ldr	r3, [pc, #152]	; (80030a0 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	3301      	adds	r3, #1
 800300a:	4a25      	ldr	r2, [pc, #148]	; (80030a0 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800300c:	6013      	str	r3, [r2, #0]
	task_counter_50_ms++;
 800300e:	4b25      	ldr	r3, [pc, #148]	; (80030a4 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	3301      	adds	r3, #1
 8003014:	4a23      	ldr	r2, [pc, #140]	; (80030a4 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8003016:	6013      	str	r3, [r2, #0]
	task_counter_500_ms++;
 8003018:	4b23      	ldr	r3, [pc, #140]	; (80030a8 <HAL_TIM_PeriodElapsedCallback+0xac>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	3301      	adds	r3, #1
 800301e:	4a22      	ldr	r2, [pc, #136]	; (80030a8 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8003020:	6013      	str	r3, [r2, #0]
	task_counter_5_sn++;
 8003022:	4b22      	ldr	r3, [pc, #136]	; (80030ac <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	3301      	adds	r3, #1
 8003028:	4a20      	ldr	r2, [pc, #128]	; (80030ac <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800302a:	6013      	str	r3, [r2, #0]
	if(task_counter_50_ms == 50)
 800302c:	4b1d      	ldr	r3, [pc, #116]	; (80030a4 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	2b32      	cmp	r3, #50	; 0x32
 8003032:	d107      	bne.n	8003044 <HAL_TIM_PeriodElapsedCallback+0x48>
	{
		time_task.Time_Task.Task_50_ms = TRUE;
 8003034:	4a1e      	ldr	r2, [pc, #120]	; (80030b0 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8003036:	7813      	ldrb	r3, [r2, #0]
 8003038:	f043 0302 	orr.w	r3, r3, #2
 800303c:	7013      	strb	r3, [r2, #0]
		task_counter_50_ms = 0;
 800303e:	4b19      	ldr	r3, [pc, #100]	; (80030a4 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8003040:	2200      	movs	r2, #0
 8003042:	601a      	str	r2, [r3, #0]
	}

	if(task_counter_80_ms == 80)
 8003044:	4b16      	ldr	r3, [pc, #88]	; (80030a0 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	2b50      	cmp	r3, #80	; 0x50
 800304a:	d107      	bne.n	800305c <HAL_TIM_PeriodElapsedCallback+0x60>
	{
		time_task.Time_Task.Task_80_ms = TRUE;
 800304c:	4a18      	ldr	r2, [pc, #96]	; (80030b0 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800304e:	7813      	ldrb	r3, [r2, #0]
 8003050:	f043 0304 	orr.w	r3, r3, #4
 8003054:	7013      	strb	r3, [r2, #0]
		task_counter_80_ms = 0;
 8003056:	4b12      	ldr	r3, [pc, #72]	; (80030a0 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8003058:	2200      	movs	r2, #0
 800305a:	601a      	str	r2, [r3, #0]
	}
	
	if(task_counter_500_ms == 500)
 800305c:	4b12      	ldr	r3, [pc, #72]	; (80030a8 <HAL_TIM_PeriodElapsedCallback+0xac>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003064:	d107      	bne.n	8003076 <HAL_TIM_PeriodElapsedCallback+0x7a>
	{
		time_task.Time_Task.Task_500_ms = TRUE;
 8003066:	4a12      	ldr	r2, [pc, #72]	; (80030b0 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8003068:	7853      	ldrb	r3, [r2, #1]
 800306a:	f043 0302 	orr.w	r3, r3, #2
 800306e:	7053      	strb	r3, [r2, #1]
		task_counter_500_ms = 0;
 8003070:	4b0d      	ldr	r3, [pc, #52]	; (80030a8 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8003072:	2200      	movs	r2, #0
 8003074:	601a      	str	r2, [r3, #0]
	}
	
	if(task_counter_5_sn == 5000)
 8003076:	4b0d      	ldr	r3, [pc, #52]	; (80030ac <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f241 3288 	movw	r2, #5000	; 0x1388
 800307e:	4293      	cmp	r3, r2
 8003080:	d107      	bne.n	8003092 <HAL_TIM_PeriodElapsedCallback+0x96>
	{
		time_task.Time_Task.Task_5000_ms = TRUE;
 8003082:	4a0b      	ldr	r2, [pc, #44]	; (80030b0 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8003084:	7853      	ldrb	r3, [r2, #1]
 8003086:	f043 0308 	orr.w	r3, r3, #8
 800308a:	7053      	strb	r3, [r2, #1]
		task_counter_5_sn = 0;
 800308c:	4b07      	ldr	r3, [pc, #28]	; (80030ac <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800308e:	2200      	movs	r2, #0
 8003090:	601a      	str	r2, [r3, #0]
	}
}
 8003092:	bf00      	nop
 8003094:	370c      	adds	r7, #12
 8003096:	46bd      	mov	sp, r7
 8003098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309c:	4770      	bx	lr
 800309e:	bf00      	nop
 80030a0:	200000fc 	.word	0x200000fc
 80030a4:	20000100 	.word	0x20000100
 80030a8:	20000104 	.word	0x20000104
 80030ac:	20000108 	.word	0x20000108
 80030b0:	20004198 	.word	0x20004198

080030b4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b082      	sub	sp, #8
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]

		if(huart == &huart1)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	4a77      	ldr	r2, [pc, #476]	; (800329c <HAL_UART_RxCpltCallback+0x1e8>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	f040 8091 	bne.w	80031e8 <HAL_UART_RxCpltCallback+0x134>
		{
			static uint8_t cifsr_control = 0;

			gsm_data.gsmreceivebuffer[gsm_data.gsmreceivebuffer_index++] = gsm_data.receivegsmdata;
 80030c6:	4b76      	ldr	r3, [pc, #472]	; (80032a0 <HAL_UART_RxCpltCallback+0x1ec>)
 80030c8:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80030cc:	1c5a      	adds	r2, r3, #1
 80030ce:	b2d1      	uxtb	r1, r2
 80030d0:	4a73      	ldr	r2, [pc, #460]	; (80032a0 <HAL_UART_RxCpltCallback+0x1ec>)
 80030d2:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
 80030d6:	4619      	mov	r1, r3
 80030d8:	4b71      	ldr	r3, [pc, #452]	; (80032a0 <HAL_UART_RxCpltCallback+0x1ec>)
 80030da:	781a      	ldrb	r2, [r3, #0]
 80030dc:	4b70      	ldr	r3, [pc, #448]	; (80032a0 <HAL_UART_RxCpltCallback+0x1ec>)
 80030de:	440b      	add	r3, r1
 80030e0:	705a      	strb	r2, [r3, #1]
			if((strstr((const char *)gsm_data.gsmreceivebuffer, gsm_data.at_response) != NULL))
 80030e2:	4b6f      	ldr	r3, [pc, #444]	; (80032a0 <HAL_UART_RxCpltCallback+0x1ec>)
 80030e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e6:	4619      	mov	r1, r3
 80030e8:	486e      	ldr	r0, [pc, #440]	; (80032a4 <HAL_UART_RxCpltCallback+0x1f0>)
 80030ea:	f00b f993 	bl	800e414 <strstr>
 80030ee:	4603      	mov	r3, r0
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d00f      	beq.n	8003114 <HAL_UART_RxCpltCallback+0x60>
			{
				gsm_data.gsm_state_current_index = gsm_data.gsm_state_next_index;
 80030f4:	4b6a      	ldr	r3, [pc, #424]	; (80032a0 <HAL_UART_RxCpltCallback+0x1ec>)
 80030f6:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 80030fa:	4b69      	ldr	r3, [pc, #420]	; (80032a0 <HAL_UART_RxCpltCallback+0x1ec>)
 80030fc:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
				memset(gsm_data.gsmreceivebuffer, 0, sizeof(gsm_data.gsmreceivebuffer));
 8003100:	2220      	movs	r2, #32
 8003102:	2100      	movs	r1, #0
 8003104:	4867      	ldr	r0, [pc, #412]	; (80032a4 <HAL_UART_RxCpltCallback+0x1f0>)
 8003106:	f00b f940 	bl	800e38a <memset>
				gsm_data.gsmreceivebuffer_index = 0;
 800310a:	4b65      	ldr	r3, [pc, #404]	; (80032a0 <HAL_UART_RxCpltCallback+0x1ec>)
 800310c:	2200      	movs	r2, #0
 800310e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
 8003112:	e017      	b.n	8003144 <HAL_UART_RxCpltCallback+0x90>
			}
			
			else if(strstr((const char *)gsm_data.gsmreceivebuffer, (const char *)"ERROR") != NULL)
 8003114:	4964      	ldr	r1, [pc, #400]	; (80032a8 <HAL_UART_RxCpltCallback+0x1f4>)
 8003116:	4863      	ldr	r0, [pc, #396]	; (80032a4 <HAL_UART_RxCpltCallback+0x1f0>)
 8003118:	f00b f97c 	bl	800e414 <strstr>
 800311c:	4603      	mov	r3, r0
 800311e:	2b00      	cmp	r3, #0
 8003120:	d010      	beq.n	8003144 <HAL_UART_RxCpltCallback+0x90>
			{
				gsm_data.gsm_state_current_index = gsm_data.gsm_state_next_index - 1;
 8003122:	4b5f      	ldr	r3, [pc, #380]	; (80032a0 <HAL_UART_RxCpltCallback+0x1ec>)
 8003124:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003128:	3b01      	subs	r3, #1
 800312a:	b2da      	uxtb	r2, r3
 800312c:	4b5c      	ldr	r3, [pc, #368]	; (80032a0 <HAL_UART_RxCpltCallback+0x1ec>)
 800312e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
				memset(gsm_data.gsmreceivebuffer, 0, sizeof(gsm_data.gsmreceivebuffer));
 8003132:	2220      	movs	r2, #32
 8003134:	2100      	movs	r1, #0
 8003136:	485b      	ldr	r0, [pc, #364]	; (80032a4 <HAL_UART_RxCpltCallback+0x1f0>)
 8003138:	f00b f927 	bl	800e38a <memset>
				gsm_data.gsmreceivebuffer_index = 0;
 800313c:	4b58      	ldr	r3, [pc, #352]	; (80032a0 <HAL_UART_RxCpltCallback+0x1ec>)
 800313e:	2200      	movs	r2, #0
 8003140:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
			}

			if(gsm_data.receivegsmdata =='.')
 8003144:	4b56      	ldr	r3, [pc, #344]	; (80032a0 <HAL_UART_RxCpltCallback+0x1ec>)
 8003146:	781b      	ldrb	r3, [r3, #0]
 8003148:	2b2e      	cmp	r3, #46	; 0x2e
 800314a:	d105      	bne.n	8003158 <HAL_UART_RxCpltCallback+0xa4>
			{
				cifsr_control++;
 800314c:	4b57      	ldr	r3, [pc, #348]	; (80032ac <HAL_UART_RxCpltCallback+0x1f8>)
 800314e:	781b      	ldrb	r3, [r3, #0]
 8003150:	3301      	adds	r3, #1
 8003152:	b2da      	uxtb	r2, r3
 8003154:	4b55      	ldr	r3, [pc, #340]	; (80032ac <HAL_UART_RxCpltCallback+0x1f8>)
 8003156:	701a      	strb	r2, [r3, #0]
			}

			if(cifsr_control == 3 && gsm_data.receivegsmdata == '\n')
 8003158:	4b54      	ldr	r3, [pc, #336]	; (80032ac <HAL_UART_RxCpltCallback+0x1f8>)
 800315a:	781b      	ldrb	r3, [r3, #0]
 800315c:	2b03      	cmp	r3, #3
 800315e:	d115      	bne.n	800318c <HAL_UART_RxCpltCallback+0xd8>
 8003160:	4b4f      	ldr	r3, [pc, #316]	; (80032a0 <HAL_UART_RxCpltCallback+0x1ec>)
 8003162:	781b      	ldrb	r3, [r3, #0]
 8003164:	2b0a      	cmp	r3, #10
 8003166:	d111      	bne.n	800318c <HAL_UART_RxCpltCallback+0xd8>
			{
				gsm_data.gsm_state_current_index = gsm_data.gsm_state_next_index;
 8003168:	4b4d      	ldr	r3, [pc, #308]	; (80032a0 <HAL_UART_RxCpltCallback+0x1ec>)
 800316a:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 800316e:	4b4c      	ldr	r3, [pc, #304]	; (80032a0 <HAL_UART_RxCpltCallback+0x1ec>)
 8003170:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
				memset(gsm_data.gsmreceivebuffer, 0, sizeof(gsm_data.gsmreceivebuffer));
 8003174:	2220      	movs	r2, #32
 8003176:	2100      	movs	r1, #0
 8003178:	484a      	ldr	r0, [pc, #296]	; (80032a4 <HAL_UART_RxCpltCallback+0x1f0>)
 800317a:	f00b f906 	bl	800e38a <memset>
				gsm_data.gsmreceivebuffer_index = 0;
 800317e:	4b48      	ldr	r3, [pc, #288]	; (80032a0 <HAL_UART_RxCpltCallback+0x1ec>)
 8003180:	2200      	movs	r2, #0
 8003182:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
				cifsr_control = 0;
 8003186:	4b49      	ldr	r3, [pc, #292]	; (80032ac <HAL_UART_RxCpltCallback+0x1f8>)
 8003188:	2200      	movs	r2, #0
 800318a:	701a      	strb	r2, [r3, #0]
			}

			if(gsm_data.gsm_state_next_index == SendMQTTPublishPack && gsm_data.receivegsmdata == '>')
 800318c:	4b44      	ldr	r3, [pc, #272]	; (80032a0 <HAL_UART_RxCpltCallback+0x1ec>)
 800318e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003192:	2b0d      	cmp	r3, #13
 8003194:	d112      	bne.n	80031bc <HAL_UART_RxCpltCallback+0x108>
 8003196:	4b42      	ldr	r3, [pc, #264]	; (80032a0 <HAL_UART_RxCpltCallback+0x1ec>)
 8003198:	781b      	ldrb	r3, [r3, #0]
 800319a:	2b3e      	cmp	r3, #62	; 0x3e
 800319c:	d10e      	bne.n	80031bc <HAL_UART_RxCpltCallback+0x108>
			{

				gsm_data.gsm_state_current_index = gsm_data.gsm_state_next_index;
 800319e:	4b40      	ldr	r3, [pc, #256]	; (80032a0 <HAL_UART_RxCpltCallback+0x1ec>)
 80031a0:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 80031a4:	4b3e      	ldr	r3, [pc, #248]	; (80032a0 <HAL_UART_RxCpltCallback+0x1ec>)
 80031a6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
				memset(gsm_data.gsmreceivebuffer, 0, sizeof(gsm_data.gsmreceivebuffer));
 80031aa:	2220      	movs	r2, #32
 80031ac:	2100      	movs	r1, #0
 80031ae:	483d      	ldr	r0, [pc, #244]	; (80032a4 <HAL_UART_RxCpltCallback+0x1f0>)
 80031b0:	f00b f8eb 	bl	800e38a <memset>
				gsm_data.gsmreceivebuffer_index = 0;
 80031b4:	4b3a      	ldr	r3, [pc, #232]	; (80032a0 <HAL_UART_RxCpltCallback+0x1ec>)
 80031b6:	2200      	movs	r2, #0
 80031b8:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
			}

			if(gsm_data.gsmreceivebuffer_index == 31)
 80031bc:	4b38      	ldr	r3, [pc, #224]	; (80032a0 <HAL_UART_RxCpltCallback+0x1ec>)
 80031be:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80031c2:	2b1f      	cmp	r3, #31
 80031c4:	d108      	bne.n	80031d8 <HAL_UART_RxCpltCallback+0x124>
			{
				memset(gsm_data.gsmreceivebuffer, 0, sizeof(gsm_data.gsmreceivebuffer));
 80031c6:	2220      	movs	r2, #32
 80031c8:	2100      	movs	r1, #0
 80031ca:	4836      	ldr	r0, [pc, #216]	; (80032a4 <HAL_UART_RxCpltCallback+0x1f0>)
 80031cc:	f00b f8dd 	bl	800e38a <memset>
				gsm_data.gsmreceivebuffer_index = 0;
 80031d0:	4b33      	ldr	r3, [pc, #204]	; (80032a0 <HAL_UART_RxCpltCallback+0x1ec>)
 80031d2:	2200      	movs	r2, #0
 80031d4:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
			}
			HAL_UART_Receive_IT(gsm_data.gsm_uart, &gsm_data.receivegsmdata, 1);
 80031d8:	4b31      	ldr	r3, [pc, #196]	; (80032a0 <HAL_UART_RxCpltCallback+0x1ec>)
 80031da:	f8d3 323c 	ldr.w	r3, [r3, #572]	; 0x23c
 80031de:	2201      	movs	r2, #1
 80031e0:	492f      	ldr	r1, [pc, #188]	; (80032a0 <HAL_UART_RxCpltCallback+0x1ec>)
 80031e2:	4618      	mov	r0, r3
 80031e4:	f006 fa9e 	bl	8009724 <HAL_UART_Receive_IT>
		}

		if(huart == &huart2)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	4a31      	ldr	r2, [pc, #196]	; (80032b0 <HAL_UART_RxCpltCallback+0x1fc>)
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d107      	bne.n	8003200 <HAL_UART_RxCpltCallback+0x14c>
		{
			GPS_Control(&gps_data);
 80031f0:	4830      	ldr	r0, [pc, #192]	; (80032b4 <HAL_UART_RxCpltCallback+0x200>)
 80031f2:	f7fe fa45 	bl	8001680 <GPS_Control>
			HAL_UART_Receive_DMA(&huart2, &gps_data.uartReceiveData_u8, 1);
 80031f6:	2201      	movs	r2, #1
 80031f8:	492f      	ldr	r1, [pc, #188]	; (80032b8 <HAL_UART_RxCpltCallback+0x204>)
 80031fa:	482d      	ldr	r0, [pc, #180]	; (80032b0 <HAL_UART_RxCpltCallback+0x1fc>)
 80031fc:	f006 fae8 	bl	80097d0 <HAL_UART_Receive_DMA>
		}

		if(huart == &huart3)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	4a2e      	ldr	r2, [pc, #184]	; (80032bc <HAL_UART_RxCpltCallback+0x208>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d145      	bne.n	8003294 <HAL_UART_RxCpltCallback+0x1e0>
		{
			switch(xbee_data.states)
 8003208:	4b2d      	ldr	r3, [pc, #180]	; (80032c0 <HAL_UART_RxCpltCallback+0x20c>)
 800320a:	781b      	ldrb	r3, [r3, #0]
 800320c:	2b03      	cmp	r3, #3
 800320e:	d83c      	bhi.n	800328a <HAL_UART_RxCpltCallback+0x1d6>
 8003210:	a201      	add	r2, pc, #4	; (adr r2, 8003218 <HAL_UART_RxCpltCallback+0x164>)
 8003212:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003216:	bf00      	nop
 8003218:	08003229 	.word	0x08003229
 800321c:	08003239 	.word	0x08003239
 8003220:	08003251 	.word	0x08003251
 8003224:	08003269 	.word	0x08003269
			{
				case ID_Control :
				{
					if(xbee_data.receiveData == FIRST_CONTROL_BYTE)
 8003228:	4b25      	ldr	r3, [pc, #148]	; (80032c0 <HAL_UART_RxCpltCallback+0x20c>)
 800322a:	785b      	ldrb	r3, [r3, #1]
 800322c:	2b34      	cmp	r3, #52	; 0x34
 800322e:	d12b      	bne.n	8003288 <HAL_UART_RxCpltCallback+0x1d4>
					{
						xbee_data.states = Reset_Data_Control;
 8003230:	4b23      	ldr	r3, [pc, #140]	; (80032c0 <HAL_UART_RxCpltCallback+0x20c>)
 8003232:	2201      	movs	r2, #1
 8003234:	701a      	strb	r2, [r3, #0]
					}
				break;
 8003236:	e027      	b.n	8003288 <HAL_UART_RxCpltCallback+0x1d4>
				}
				case Reset_Data_Control:
				{
					if(xbee_data.receiveData == SECOND_CONTROL_BYTE)
 8003238:	4b21      	ldr	r3, [pc, #132]	; (80032c0 <HAL_UART_RxCpltCallback+0x20c>)
 800323a:	785b      	ldrb	r3, [r3, #1]
 800323c:	2bff      	cmp	r3, #255	; 0xff
 800323e:	d103      	bne.n	8003248 <HAL_UART_RxCpltCallback+0x194>
					{
						xbee_data.states = End_Communication_Control_1;
 8003240:	4b1f      	ldr	r3, [pc, #124]	; (80032c0 <HAL_UART_RxCpltCallback+0x20c>)
 8003242:	2202      	movs	r2, #2
 8003244:	701a      	strb	r2, [r3, #0]
					}
					else
					{
						xbee_data.states = Reset_Data_Control;
					}
					break;
 8003246:	e020      	b.n	800328a <HAL_UART_RxCpltCallback+0x1d6>
						xbee_data.states = Reset_Data_Control;
 8003248:	4b1d      	ldr	r3, [pc, #116]	; (80032c0 <HAL_UART_RxCpltCallback+0x20c>)
 800324a:	2201      	movs	r2, #1
 800324c:	701a      	strb	r2, [r3, #0]
					break;
 800324e:	e01c      	b.n	800328a <HAL_UART_RxCpltCallback+0x1d6>
				}
				case End_Communication_Control_1:
				{
					if(xbee_data.receiveData == FIRST_COMMAND)
 8003250:	4b1b      	ldr	r3, [pc, #108]	; (80032c0 <HAL_UART_RxCpltCallback+0x20c>)
 8003252:	785b      	ldrb	r3, [r3, #1]
 8003254:	2baf      	cmp	r3, #175	; 0xaf
 8003256:	d103      	bne.n	8003260 <HAL_UART_RxCpltCallback+0x1ac>
					{
						xbee_data.states = End_Communication_Control_2;
 8003258:	4b19      	ldr	r3, [pc, #100]	; (80032c0 <HAL_UART_RxCpltCallback+0x20c>)
 800325a:	2203      	movs	r2, #3
 800325c:	701a      	strb	r2, [r3, #0]
					}
					else
					{
						xbee_data.states = Reset_Data_Control;
					}
					break;
 800325e:	e014      	b.n	800328a <HAL_UART_RxCpltCallback+0x1d6>
						xbee_data.states = Reset_Data_Control;
 8003260:	4b17      	ldr	r3, [pc, #92]	; (80032c0 <HAL_UART_RxCpltCallback+0x20c>)
 8003262:	2201      	movs	r2, #1
 8003264:	701a      	strb	r2, [r3, #0]
					break;
 8003266:	e010      	b.n	800328a <HAL_UART_RxCpltCallback+0x1d6>
				}

				case End_Communication_Control_2:
				{
					if(xbee_data.receiveData == SECOND_COMMAND)
 8003268:	4b15      	ldr	r3, [pc, #84]	; (80032c0 <HAL_UART_RxCpltCallback+0x20c>)
 800326a:	785b      	ldrb	r3, [r3, #1]
 800326c:	2bbf      	cmp	r3, #191	; 0xbf
 800326e:	d107      	bne.n	8003280 <HAL_UART_RxCpltCallback+0x1cc>
					{
						gsm_data.gsm_state_current_index = GsmOnOffSet;
 8003270:	4b0b      	ldr	r3, [pc, #44]	; (80032a0 <HAL_UART_RxCpltCallback+0x1ec>)
 8003272:	220f      	movs	r2, #15
 8003274:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
						HAL_UART_AbortReceive_IT(&huart1);
 8003278:	4808      	ldr	r0, [pc, #32]	; (800329c <HAL_UART_RxCpltCallback+0x1e8>)
 800327a:	f006 fb29 	bl	80098d0 <HAL_UART_AbortReceive_IT>
					}
					else
					{
						xbee_data.states = Reset_Data_Control;
					}
					break;
 800327e:	e004      	b.n	800328a <HAL_UART_RxCpltCallback+0x1d6>
						xbee_data.states = Reset_Data_Control;
 8003280:	4b0f      	ldr	r3, [pc, #60]	; (80032c0 <HAL_UART_RxCpltCallback+0x20c>)
 8003282:	2201      	movs	r2, #1
 8003284:	701a      	strb	r2, [r3, #0]
					break;
 8003286:	e000      	b.n	800328a <HAL_UART_RxCpltCallback+0x1d6>
				break;
 8003288:	bf00      	nop
				}
			}
			HAL_UART_Receive_IT(&huart3, &xbee_data.receiveData, 1);
 800328a:	2201      	movs	r2, #1
 800328c:	490d      	ldr	r1, [pc, #52]	; (80032c4 <HAL_UART_RxCpltCallback+0x210>)
 800328e:	480b      	ldr	r0, [pc, #44]	; (80032bc <HAL_UART_RxCpltCallback+0x208>)
 8003290:	f006 fa48 	bl	8009724 <HAL_UART_Receive_IT>
		}
	}
 8003294:	bf00      	nop
 8003296:	3708      	adds	r7, #8
 8003298:	46bd      	mov	sp, r7
 800329a:	bd80      	pop	{r7, pc}
 800329c:	20006b04 	.word	0x20006b04
 80032a0:	200067c8 	.word	0x200067c8
 80032a4:	200067c9 	.word	0x200067c9
 80032a8:	0800f1b8 	.word	0x0800f1b8
 80032ac:	2000010c 	.word	0x2000010c
 80032b0:	20006e0c 	.word	0x20006e0c
 80032b4:	20006c08 	.word	0x20006c08
 80032b8:	20006c0a 	.word	0x20006c0a
 80032bc:	2000419c 	.word	0x2000419c
 80032c0:	20006a0c 	.word	0x20006a0c
 80032c4:	20006a0d 	.word	0x20006a0d

080032c8 <Solver>:
void Solver(const Aesk_Compro_Pack * pack)
{
 80032c8:	b480      	push	{r7}
 80032ca:	b085      	sub	sp, #20
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
	uint8_t * temp;
	temp = pack;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	60fb      	str	r3, [r7, #12]
}
 80032d4:	bf00      	nop
 80032d6:	3714      	adds	r7, #20
 80032d8:	46bd      	mov	sp, r7
 80032da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032de:	4770      	bx	lr

080032e0 <Gsm_Calibration>:
void Gsm_Calibration(Gsm_Datas* gsm_data)
{
 80032e0:	b590      	push	{r4, r7, lr}
 80032e2:	b0cd      	sub	sp, #308	; 0x134
 80032e4:	af08      	add	r7, sp, #32
 80032e6:	1d3b      	adds	r3, r7, #4
 80032e8:	6018      	str	r0, [r3, #0]
	switch(gsm_data->gsm_state_current_index)
 80032ea:	1d3b      	adds	r3, r7, #4
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80032f2:	2b10      	cmp	r3, #16
 80032f4:	f200 81db 	bhi.w	80036ae <Gsm_Calibration+0x3ce>
 80032f8:	a201      	add	r2, pc, #4	; (adr r2, 8003300 <Gsm_Calibration+0x20>)
 80032fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032fe:	bf00      	nop
 8003300:	08003345 	.word	0x08003345
 8003304:	08003367 	.word	0x08003367
 8003308:	080036af 	.word	0x080036af
 800330c:	080036af 	.word	0x080036af
 8003310:	08003389 	.word	0x08003389
 8003314:	080033ab 	.word	0x080033ab
 8003318:	080033cd 	.word	0x080033cd
 800331c:	080033ef 	.word	0x080033ef
 8003320:	08003411 	.word	0x08003411
 8003324:	08003433 	.word	0x08003433
 8003328:	08003455 	.word	0x08003455
 800332c:	080034c7 	.word	0x080034c7
 8003330:	08003507 	.word	0x08003507
 8003334:	080035a1 	.word	0x080035a1
 8003338:	080035d9 	.word	0x080035d9
 800333c:	080035f1 	.word	0x080035f1
 8003340:	08003611 	.word	0x08003611
	{
		case SerialCommunicationControl :
		{
			SendATCommand(gsm_data, "AT\r\n", "OK\r\n");
 8003344:	1d3b      	adds	r3, r7, #4
 8003346:	4ab8      	ldr	r2, [pc, #736]	; (8003628 <Gsm_Calibration+0x348>)
 8003348:	49b8      	ldr	r1, [pc, #736]	; (800362c <Gsm_Calibration+0x34c>)
 800334a:	6818      	ldr	r0, [r3, #0]
 800334c:	f7fe fd4e 	bl	8001dec <SendATCommand>
			gsm_data->gsm_state_next_index = SerialEchoOff;
 8003350:	1d3b      	adds	r3, r7, #4
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	2201      	movs	r2, #1
 8003356:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			gsm_data->gsm_state_current_index = SerialCommunicationControl;
 800335a:	1d3b      	adds	r3, r7, #4
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	2200      	movs	r2, #0
 8003360:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			break;
 8003364:	e1a3      	b.n	80036ae <Gsm_Calibration+0x3ce>
		}

		case SerialEchoOff :
		{
			SendATCommand(gsm_data, "ATE0\r\n", "OK\r\n");
 8003366:	1d3b      	adds	r3, r7, #4
 8003368:	4aaf      	ldr	r2, [pc, #700]	; (8003628 <Gsm_Calibration+0x348>)
 800336a:	49b1      	ldr	r1, [pc, #708]	; (8003630 <Gsm_Calibration+0x350>)
 800336c:	6818      	ldr	r0, [r3, #0]
 800336e:	f7fe fd3d 	bl	8001dec <SendATCommand>
			gsm_data->gsm_state_next_index = DeactiveGPRS;
 8003372:	1d3b      	adds	r3, r7, #4
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	2204      	movs	r2, #4
 8003378:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			gsm_data->gsm_state_current_index = EmptyState;
 800337c:	1d3b      	adds	r3, r7, #4
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	220e      	movs	r2, #14
 8003382:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			break;
 8003386:	e192      	b.n	80036ae <Gsm_Calibration+0x3ce>
		}

		case DeactiveGPRS :
		{
			SendATCommand(gsm_data, "AT+CIPSHUT\r\n", "SHUT OK\r\n");
 8003388:	1d3b      	adds	r3, r7, #4
 800338a:	4aaa      	ldr	r2, [pc, #680]	; (8003634 <Gsm_Calibration+0x354>)
 800338c:	49aa      	ldr	r1, [pc, #680]	; (8003638 <Gsm_Calibration+0x358>)
 800338e:	6818      	ldr	r0, [r3, #0]
 8003390:	f7fe fd2c 	bl	8001dec <SendATCommand>
			gsm_data->gsm_state_next_index = ConnectGPRS;
 8003394:	1d3b      	adds	r3, r7, #4
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	2205      	movs	r2, #5
 800339a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			gsm_data->gsm_state_current_index = EmptyState;
 800339e:	1d3b      	adds	r3, r7, #4
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	220e      	movs	r2, #14
 80033a4:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			break;
 80033a8:	e181      	b.n	80036ae <Gsm_Calibration+0x3ce>
		}


		case ConnectGPRS :
		{
			SendATCommand(gsm_data, "AT+CGATT=1\r\n", "OK\r\n");
 80033aa:	1d3b      	adds	r3, r7, #4
 80033ac:	4a9e      	ldr	r2, [pc, #632]	; (8003628 <Gsm_Calibration+0x348>)
 80033ae:	49a3      	ldr	r1, [pc, #652]	; (800363c <Gsm_Calibration+0x35c>)
 80033b0:	6818      	ldr	r0, [r3, #0]
 80033b2:	f7fe fd1b 	bl	8001dec <SendATCommand>
			gsm_data->gsm_state_next_index = SetGPRSProfile;
 80033b6:	1d3b      	adds	r3, r7, #4
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	2206      	movs	r2, #6
 80033bc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			gsm_data->gsm_state_current_index = EmptyState;
 80033c0:	1d3b      	adds	r3, r7, #4
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	220e      	movs	r2, #14
 80033c6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			break;
 80033ca:	e170      	b.n	80036ae <Gsm_Calibration+0x3ce>
		}

		case SetGPRSProfile :
		{
			SendATCommand(gsm_data, "AT+CSTT=\"internet\",\"\",\"\"\r\n", "OK\r\n");
 80033cc:	1d3b      	adds	r3, r7, #4
 80033ce:	4a96      	ldr	r2, [pc, #600]	; (8003628 <Gsm_Calibration+0x348>)
 80033d0:	499b      	ldr	r1, [pc, #620]	; (8003640 <Gsm_Calibration+0x360>)
 80033d2:	6818      	ldr	r0, [r3, #0]
 80033d4:	f7fe fd0a 	bl	8001dec <SendATCommand>
			gsm_data->gsm_state_next_index = BringUPGPRS;
 80033d8:	1d3b      	adds	r3, r7, #4
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	2207      	movs	r2, #7
 80033de:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			gsm_data->gsm_state_current_index = EmptyState;
 80033e2:	1d3b      	adds	r3, r7, #4
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	220e      	movs	r2, #14
 80033e8:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			break;
 80033ec:	e15f      	b.n	80036ae <Gsm_Calibration+0x3ce>
		}

		case BringUPGPRS :
		{
			SendATCommand(gsm_data, "AT+CIICR\r\n", "OK\r\n");
 80033ee:	1d3b      	adds	r3, r7, #4
 80033f0:	4a8d      	ldr	r2, [pc, #564]	; (8003628 <Gsm_Calibration+0x348>)
 80033f2:	4994      	ldr	r1, [pc, #592]	; (8003644 <Gsm_Calibration+0x364>)
 80033f4:	6818      	ldr	r0, [r3, #0]
 80033f6:	f7fe fcf9 	bl	8001dec <SendATCommand>
			gsm_data->gsm_state_next_index = LearnSIM800IP;
 80033fa:	1d3b      	adds	r3, r7, #4
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	2208      	movs	r2, #8
 8003400:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			gsm_data->gsm_state_current_index = EmptyState;
 8003404:	1d3b      	adds	r3, r7, #4
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	220e      	movs	r2, #14
 800340a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			break;
 800340e:	e14e      	b.n	80036ae <Gsm_Calibration+0x3ce>
		}

		case LearnSIM800IP :
		{
			SendATCommand(gsm_data, "AT+CIFSR\r\n", "OK\r\n");
 8003410:	1d3b      	adds	r3, r7, #4
 8003412:	4a85      	ldr	r2, [pc, #532]	; (8003628 <Gsm_Calibration+0x348>)
 8003414:	498c      	ldr	r1, [pc, #560]	; (8003648 <Gsm_Calibration+0x368>)
 8003416:	6818      	ldr	r0, [r3, #0]
 8003418:	f7fe fce8 	bl	8001dec <SendATCommand>
			gsm_data->gsm_state_next_index = StartTCPConnect;
 800341c:	1d3b      	adds	r3, r7, #4
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	2209      	movs	r2, #9
 8003422:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			gsm_data->gsm_state_current_index = EmptyState;
 8003426:	1d3b      	adds	r3, r7, #4
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	220e      	movs	r2, #14
 800342c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			break;
 8003430:	e13d      	b.n	80036ae <Gsm_Calibration+0x3ce>
		}

		case StartTCPConnect :
		{
			SendATCommand(gsm_data, "AT+CIPSTART=\"TCP\",\"broker.mqttdashboard.com\",\"1883\"\r\n", "CONNECT OK\r\n");
 8003432:	1d3b      	adds	r3, r7, #4
 8003434:	4a85      	ldr	r2, [pc, #532]	; (800364c <Gsm_Calibration+0x36c>)
 8003436:	4986      	ldr	r1, [pc, #536]	; (8003650 <Gsm_Calibration+0x370>)
 8003438:	6818      	ldr	r0, [r3, #0]
 800343a:	f7fe fcd7 	bl	8001dec <SendATCommand>
			gsm_data->gsm_state_next_index = CreateMQTTConnectPack;
 800343e:	1d3b      	adds	r3, r7, #4
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	220a      	movs	r2, #10
 8003444:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			gsm_data->gsm_state_current_index = EmptyState;
 8003448:	1d3b      	adds	r3, r7, #4
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	220e      	movs	r2, #14
 800344e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			break;
 8003452:	e12c      	b.n	80036ae <Gsm_Calibration+0x3ce>
		}

		case CreateMQTTConnectPack :
		{
			char atcommand[255];
			connectData.username.cstring = MQTT_USERNAME;
 8003454:	4b7f      	ldr	r3, [pc, #508]	; (8003654 <Gsm_Calibration+0x374>)
 8003456:	4a80      	ldr	r2, [pc, #512]	; (8003658 <Gsm_Calibration+0x378>)
 8003458:	641a      	str	r2, [r3, #64]	; 0x40
			connectData.password.cstring = MQTT_PASSWORd;
 800345a:	4b7e      	ldr	r3, [pc, #504]	; (8003654 <Gsm_Calibration+0x374>)
 800345c:	4a7f      	ldr	r2, [pc, #508]	; (800365c <Gsm_Calibration+0x37c>)
 800345e:	64da      	str	r2, [r3, #76]	; 0x4c
			connectData.clientID.cstring = MQTT_CLIENT_ID;
 8003460:	4b7c      	ldr	r3, [pc, #496]	; (8003654 <Gsm_Calibration+0x374>)
 8003462:	4a7f      	ldr	r2, [pc, #508]	; (8003660 <Gsm_Calibration+0x380>)
 8003464:	60da      	str	r2, [r3, #12]
			connectData.keepAliveInterval = 60;
 8003466:	4b7b      	ldr	r3, [pc, #492]	; (8003654 <Gsm_Calibration+0x374>)
 8003468:	223c      	movs	r2, #60	; 0x3c
 800346a:	831a      	strh	r2, [r3, #24]
			connectData.cleansession = SendMQTTConnectPack;
 800346c:	4b79      	ldr	r3, [pc, #484]	; (8003654 <Gsm_Calibration+0x374>)
 800346e:	220b      	movs	r2, #11
 8003470:	769a      	strb	r2, [r3, #26]
			gsm_data->len =  MQTTSerialize_connect((unsigned char *)gsm_data->gsmconnectpackage, (int)sizeof(gsm_data->gsmconnectpackage),&connectData);
 8003472:	1d3b      	adds	r3, r7, #4
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	332c      	adds	r3, #44	; 0x2c
 8003478:	4a76      	ldr	r2, [pc, #472]	; (8003654 <Gsm_Calibration+0x374>)
 800347a:	2140      	movs	r1, #64	; 0x40
 800347c:	4618      	mov	r0, r3
 800347e:	f7fe fe2f 	bl	80020e0 <MQTTSerialize_connect>
 8003482:	4602      	mov	r2, r0
 8003484:	1d3b      	adds	r3, r7, #4
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f8c3 2234 	str.w	r2, [r3, #564]	; 0x234
			sprintf(atcommand,(const char*)"AT+CIPSEND=%d\r\n", gsm_data->len);
 800348c:	1d3b      	adds	r3, r7, #4
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f8d3 2234 	ldr.w	r2, [r3, #564]	; 0x234
 8003494:	f107 030c 	add.w	r3, r7, #12
 8003498:	4972      	ldr	r1, [pc, #456]	; (8003664 <Gsm_Calibration+0x384>)
 800349a:	4618      	mov	r0, r3
 800349c:	f00a ff7e 	bl	800e39c <siprintf>
			SendATCommand(gsm_data, atcommand, ">");
 80034a0:	f107 010c 	add.w	r1, r7, #12
 80034a4:	1d3b      	adds	r3, r7, #4
 80034a6:	4a70      	ldr	r2, [pc, #448]	; (8003668 <Gsm_Calibration+0x388>)
 80034a8:	6818      	ldr	r0, [r3, #0]
 80034aa:	f7fe fc9f 	bl	8001dec <SendATCommand>
			gsm_data->gsm_state_next_index = SendMQTTConnectPack;
 80034ae:	1d3b      	adds	r3, r7, #4
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	220b      	movs	r2, #11
 80034b4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			gsm_data->gsm_state_current_index = EmptyState;
 80034b8:	1d3b      	adds	r3, r7, #4
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	220e      	movs	r2, #14
 80034be:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			break;
 80034c2:	bf00      	nop
 80034c4:	e0f3      	b.n	80036ae <Gsm_Calibration+0x3ce>
		}

		case SendMQTTConnectPack :
		{
			gsm_data->at_response = "SEND OK\r\n";
 80034c6:	1d3b      	adds	r3, r7, #4
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a68      	ldr	r2, [pc, #416]	; (800366c <Gsm_Calibration+0x38c>)
 80034cc:	625a      	str	r2, [r3, #36]	; 0x24
			HAL_UART_Transmit(gsm_data->gsm_uart, (uint8_t *)gsm_data->gsmconnectpackage, gsm_data->len, HAL_DELAY);
 80034ce:	1d3b      	adds	r3, r7, #4
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f8d3 023c 	ldr.w	r0, [r3, #572]	; 0x23c
 80034d6:	1d3b      	adds	r3, r7, #4
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f103 012c 	add.w	r1, r3, #44	; 0x2c
 80034de:	1d3b      	adds	r3, r7, #4
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f8d3 3234 	ldr.w	r3, [r3, #564]	; 0x234
 80034e6:	b29a      	uxth	r2, r3
 80034e8:	f241 7370 	movw	r3, #6000	; 0x1770
 80034ec:	f006 f881 	bl	80095f2 <HAL_UART_Transmit>
			gsm_data->gsm_state_next_index = CreateMQTTPublishPack;
 80034f0:	1d3b      	adds	r3, r7, #4
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	220c      	movs	r2, #12
 80034f6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			gsm_data->gsm_state_current_index = EmptyState;
 80034fa:	1d3b      	adds	r3, r7, #4
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	220e      	movs	r2, #14
 8003500:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			break;
 8003504:	e0d3      	b.n	80036ae <Gsm_Calibration+0x3ce>
		}

		case CreateMQTTPublishPack :
		{

		  topicString.cstring = MQTT_TOPIC;
 8003506:	4b5a      	ldr	r3, [pc, #360]	; (8003670 <Gsm_Calibration+0x390>)
 8003508:	4a5a      	ldr	r2, [pc, #360]	; (8003674 <Gsm_Calibration+0x394>)
 800350a:	601a      	str	r2, [r3, #0]
		  char atcommand[255];
		  uint16_t index = 0;
 800350c:	2300      	movs	r3, #0
 800350e:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
		  createMQTTPackage(&hydradata, &gps_data, gsm_data->MQTTPackage, &index);
 8003512:	1d3b      	adds	r3, r7, #4
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f203 126b 	addw	r2, r3, #363	; 0x16b
 800351a:	f507 7387 	add.w	r3, r7, #270	; 0x10e
 800351e:	4956      	ldr	r1, [pc, #344]	; (8003678 <Gsm_Calibration+0x398>)
 8003520:	4856      	ldr	r0, [pc, #344]	; (800367c <Gsm_Calibration+0x39c>)
 8003522:	f000 f8c9 	bl	80036b8 <createMQTTPackage>
		  gsm_data->mqtt_len = MQTTSerialize_publish(gsm_data->gsmpublishpackage, (int)sizeof(gsm_data->gsmpublishpackage), 0, 0, 0, 0, topicString, gsm_data->MQTTPackage, index);
 8003526:	1d3b      	adds	r3, r7, #4
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f103 046c 	add.w	r4, r3, #108	; 0x6c
 800352e:	1d3b      	adds	r3, r7, #4
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8003536:	f8b7 210e 	ldrh.w	r2, [r7, #270]	; 0x10e
 800353a:	9206      	str	r2, [sp, #24]
 800353c:	9305      	str	r3, [sp, #20]
 800353e:	4a4c      	ldr	r2, [pc, #304]	; (8003670 <Gsm_Calibration+0x390>)
 8003540:	ab02      	add	r3, sp, #8
 8003542:	ca07      	ldmia	r2, {r0, r1, r2}
 8003544:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8003548:	2300      	movs	r3, #0
 800354a:	9301      	str	r3, [sp, #4]
 800354c:	2300      	movs	r3, #0
 800354e:	9300      	str	r3, [sp, #0]
 8003550:	2300      	movs	r3, #0
 8003552:	2200      	movs	r2, #0
 8003554:	21ff      	movs	r1, #255	; 0xff
 8003556:	4620      	mov	r0, r4
 8003558:	f7fe fed0 	bl	80022fc <MQTTSerialize_publish>
 800355c:	4602      	mov	r2, r0
 800355e:	1d3b      	adds	r3, r7, #4
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f8c3 2238 	str.w	r2, [r3, #568]	; 0x238
			sprintf(atcommand,(const char*)"AT+CIPSEND=%d\r\n", gsm_data->mqtt_len);
 8003566:	1d3b      	adds	r3, r7, #4
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f8d3 2238 	ldr.w	r2, [r3, #568]	; 0x238
 800356e:	f107 030c 	add.w	r3, r7, #12
 8003572:	493c      	ldr	r1, [pc, #240]	; (8003664 <Gsm_Calibration+0x384>)
 8003574:	4618      	mov	r0, r3
 8003576:	f00a ff11 	bl	800e39c <siprintf>
			SendATCommand(gsm_data, atcommand, "\r\n");
 800357a:	f107 010c 	add.w	r1, r7, #12
 800357e:	1d3b      	adds	r3, r7, #4
 8003580:	4a3f      	ldr	r2, [pc, #252]	; (8003680 <Gsm_Calibration+0x3a0>)
 8003582:	6818      	ldr	r0, [r3, #0]
 8003584:	f7fe fc32 	bl	8001dec <SendATCommand>
			gsm_data->gsm_state_next_index = SendMQTTPublishPack;
 8003588:	1d3b      	adds	r3, r7, #4
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	220d      	movs	r2, #13
 800358e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			gsm_data->gsm_state_current_index = EmptyState;
 8003592:	1d3b      	adds	r3, r7, #4
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	220e      	movs	r2, #14
 8003598:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			break;
 800359c:	bf00      	nop
 800359e:	e086      	b.n	80036ae <Gsm_Calibration+0x3ce>
		}

		case SendMQTTPublishPack :
		{

			HAL_UART_Transmit(gsm_data->gsm_uart, (uint8_t *)gsm_data->gsmpublishpackage, gsm_data->mqtt_len, HAL_DELAY);
 80035a0:	1d3b      	adds	r3, r7, #4
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f8d3 023c 	ldr.w	r0, [r3, #572]	; 0x23c
 80035a8:	1d3b      	adds	r3, r7, #4
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f103 016c 	add.w	r1, r3, #108	; 0x6c
 80035b0:	1d3b      	adds	r3, r7, #4
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f8d3 3238 	ldr.w	r3, [r3, #568]	; 0x238
 80035b8:	b29a      	uxth	r2, r3
 80035ba:	f241 7370 	movw	r3, #6000	; 0x1770
 80035be:	f006 f818 	bl	80095f2 <HAL_UART_Transmit>
			gsm_data->gsm_state_current_index = CreateMQTTPublishPack;
 80035c2:	1d3b      	adds	r3, r7, #4
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	220c      	movs	r2, #12
 80035c8:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			gsm_data->gsm_state_next_index = CreateMQTTPublishPack;
 80035cc:	1d3b      	adds	r3, r7, #4
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	220c      	movs	r2, #12
 80035d2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			break;
 80035d6:	e06a      	b.n	80036ae <Gsm_Calibration+0x3ce>
		}
		
		case EmptyState :
		{
			
			if(gsm_data->gsm_state_next_index == SendMQTTPublishPack)
 80035d8:	1d3b      	adds	r3, r7, #4
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80035e0:	2b0d      	cmp	r3, #13
 80035e2:	d163      	bne.n	80036ac <Gsm_Calibration+0x3cc>
			{
				gsm_data->gsm_state_current_index = CreateMQTTPublishPack;
 80035e4:	1d3b      	adds	r3, r7, #4
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	220c      	movs	r2, #12
 80035ea:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			}
			break;
 80035ee:	e05d      	b.n	80036ac <Gsm_Calibration+0x3cc>
		}

		case GsmOnOffSet :
		{
			HAL_UART_Transmit(gsm_data->gsm_uart, (uint8_t*)RESET_AT_COMMAND, (uint16_t)strlen(RESET_AT_COMMAND), HAL_DELAY);
 80035f0:	1d3b      	adds	r3, r7, #4
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f8d3 023c 	ldr.w	r0, [r3, #572]	; 0x23c
 80035f8:	f241 7370 	movw	r3, #6000	; 0x1770
 80035fc:	220d      	movs	r2, #13
 80035fe:	4921      	ldr	r1, [pc, #132]	; (8003684 <Gsm_Calibration+0x3a4>)
 8003600:	f005 fff7 	bl	80095f2 <HAL_UART_Transmit>
			gsm_data->gsm_state_current_index = Gsm1500msWait;
 8003604:	1d3b      	adds	r3, r7, #4
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	2210      	movs	r2, #16
 800360a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			break;
 800360e:	e04e      	b.n	80036ae <Gsm_Calibration+0x3ce>
		}

		case Gsm1500msWait :
		{
			if((GSM_STATUS_GPIO_Port->IDR & GSM_STATUS_Pin) == (uint32_t)GPIO_PIN_RESET)
 8003610:	4b1d      	ldr	r3, [pc, #116]	; (8003688 <Gsm_Calibration+0x3a8>)
 8003612:	691b      	ldr	r3, [r3, #16]
 8003614:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003618:	2b00      	cmp	r3, #0
 800361a:	d137      	bne.n	800368c <Gsm_Calibration+0x3ac>
			{
				gsm_data->gsm_state_current_index = Gsm1500msWait;
 800361c:	1d3b      	adds	r3, r7, #4
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	2210      	movs	r2, #16
 8003622:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			else
			{
				gsm_data->gsm_state_current_index = SerialCommunicationControl;
				HAL_UART_Receive_IT(gsm_data-> gsm_uart, &gsm_data-> receivegsmdata, 1);
			}
			break;
 8003626:	e042      	b.n	80036ae <Gsm_Calibration+0x3ce>
 8003628:	0800f1c0 	.word	0x0800f1c0
 800362c:	0800f1c8 	.word	0x0800f1c8
 8003630:	0800f1d0 	.word	0x0800f1d0
 8003634:	0800f1d8 	.word	0x0800f1d8
 8003638:	0800f1e4 	.word	0x0800f1e4
 800363c:	0800f1f4 	.word	0x0800f1f4
 8003640:	0800f204 	.word	0x0800f204
 8003644:	0800f220 	.word	0x0800f220
 8003648:	0800f22c 	.word	0x0800f22c
 800364c:	0800f238 	.word	0x0800f238
 8003650:	0800f248 	.word	0x0800f248
 8003654:	20000000 	.word	0x20000000
 8003658:	0800f280 	.word	0x0800f280
 800365c:	0800f288 	.word	0x0800f288
 8003660:	0800f290 	.word	0x0800f290
 8003664:	0800f298 	.word	0x0800f298
 8003668:	0800f2a8 	.word	0x0800f2a8
 800366c:	0800f2ac 	.word	0x0800f2ac
 8003670:	200000f0 	.word	0x200000f0
 8003674:	0800f2b8 	.word	0x0800f2b8
 8003678:	20006c08 	.word	0x20006c08
 800367c:	20006e74 	.word	0x20006e74
 8003680:	0800f2c4 	.word	0x0800f2c4
 8003684:	0800f104 	.word	0x0800f104
 8003688:	40020400 	.word	0x40020400
				gsm_data->gsm_state_current_index = SerialCommunicationControl;
 800368c:	1d3b      	adds	r3, r7, #4
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	2200      	movs	r2, #0
 8003692:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
				HAL_UART_Receive_IT(gsm_data-> gsm_uart, &gsm_data-> receivegsmdata, 1);
 8003696:	1d3b      	adds	r3, r7, #4
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f8d3 023c 	ldr.w	r0, [r3, #572]	; 0x23c
 800369e:	1d3b      	adds	r3, r7, #4
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	2201      	movs	r2, #1
 80036a4:	4619      	mov	r1, r3
 80036a6:	f006 f83d 	bl	8009724 <HAL_UART_Receive_IT>
			break;
 80036aa:	e000      	b.n	80036ae <Gsm_Calibration+0x3ce>
			break;
 80036ac:	bf00      	nop
		}
	}
}
 80036ae:	bf00      	nop
 80036b0:	f507 778a 	add.w	r7, r7, #276	; 0x114
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bd90      	pop	{r4, r7, pc}

080036b8 <createMQTTPackage>:


void createMQTTPackage(HydraDatas *hydradata, GPS_Handle*gps_data, uint8_t* packBuf, uint16_t *index)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b094      	sub	sp, #80	; 0x50
 80036bc:	af00      	add	r7, sp, #0
 80036be:	60f8      	str	r0, [r7, #12]
 80036c0:	60b9      	str	r1, [r7, #8]
 80036c2:	607a      	str	r2, [r7, #4]
 80036c4:	603b      	str	r3, [r7, #0]
	AESK_UINT8toUINT8CODE(&hydradata->vcu_data.wake_up_union.wake_up_u8, packBuf, index);
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	3334      	adds	r3, #52	; 0x34
 80036ca:	683a      	ldr	r2, [r7, #0]
 80036cc:	6879      	ldr	r1, [r7, #4]
 80036ce:	4618      	mov	r0, r3
 80036d0:	f7fd fdce 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&hydradata->vcu_data.set_velocity_u8, packBuf, index);
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	3336      	adds	r3, #54	; 0x36
 80036d8:	683a      	ldr	r2, [r7, #0]
 80036da:	6879      	ldr	r1, [r7, #4]
 80036dc:	4618      	mov	r0, r3
 80036de:	f7fd fdc7 	bl	8001270 <AESK_UINT8toUINT8CODE>
	int16_t phase_a_current_s16 = (int16_t)(hydradata->driver_data.Phase_A_Current_f32 * FLOAT_CONVERTER_2);
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80036e8:	ed9f 7ac9 	vldr	s14, [pc, #804]	; 8003a10 <createMQTTPackage+0x358>
 80036ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80036f0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80036f4:	ee17 3a90 	vmov	r3, s15
 80036f8:	b21b      	sxth	r3, r3
 80036fa:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	int16_t phase_b_current_s16 = (int16_t)(hydradata->driver_data.Phase_B_Current_f32 * FLOAT_CONVERTER_2);
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8003704:	ed9f 7ac2 	vldr	s14, [pc, #776]	; 8003a10 <createMQTTPackage+0x358>
 8003708:	ee67 7a87 	vmul.f32	s15, s15, s14
 800370c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003710:	ee17 3a90 	vmov	r3, s15
 8003714:	b21b      	sxth	r3, r3
 8003716:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	uint16_t dc_bus_voltage_u16 = (uint16_t)(hydradata->driver_data.Dc_Bus_voltage_f32 * FLOAT_CONVERTER_1);
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8003720:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003724:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003728:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800372c:	ee17 3a90 	vmov	r3, s15
 8003730:	b29b      	uxth	r3, r3
 8003732:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
	int16_t dc_bus_current_s16 = (int16_t)(hydradata->driver_data.Dc_Bus_Current_f32 * FLOAT_CONVERTER_2);
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 800373c:	ed9f 7ab4 	vldr	s14, [pc, #720]	; 8003a10 <createMQTTPackage+0x358>
 8003740:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003744:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003748:	ee17 3a90 	vmov	r3, s15
 800374c:	b21b      	sxth	r3, r3
 800374e:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
	int16_t id_f32 = (int16_t)(hydradata->driver_data.Id_f32 * FLOAT_CONVERTER_2);
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8003758:	ed9f 7aad 	vldr	s14, [pc, #692]	; 8003a10 <createMQTTPackage+0x358>
 800375c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003760:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003764:	ee17 3a90 	vmov	r3, s15
 8003768:	b21b      	sxth	r3, r3
 800376a:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	int16_t iq_f32 = (int16_t)(hydradata->driver_data.Iq_f32 * FLOAT_CONVERTER_2);
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8003774:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 8003a10 <createMQTTPackage+0x358>
 8003778:	ee67 7a87 	vmul.f32	s15, s15, s14
 800377c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003780:	ee17 3a90 	vmov	r3, s15
 8003784:	b21b      	sxth	r3, r3
 8003786:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	int16_t IArms_f32 = (int16_t)(hydradata->driver_data.IArms_f32 * FLOAT_CONVERTER_2);
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8003790:	ed9f 7a9f 	vldr	s14, [pc, #636]	; 8003a10 <createMQTTPackage+0x358>
 8003794:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003798:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800379c:	ee17 3a90 	vmov	r3, s15
 80037a0:	b21b      	sxth	r3, r3
 80037a2:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	int16_t torque_f32 = (int16_t)(hydradata->driver_data.Torque_f32 * FLOAT_CONVERTER_2);
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 80037ac:	ed9f 7a98 	vldr	s14, [pc, #608]	; 8003a10 <createMQTTPackage+0x358>
 80037b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037b4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80037b8:	ee17 3a90 	vmov	r3, s15
 80037bc:	b21b      	sxth	r3, r3
 80037be:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
	AESK_INT16toUINT8_LE(&phase_a_current_s16, packBuf, index);
 80037c2:	f107 034e 	add.w	r3, r7, #78	; 0x4e
 80037c6:	683a      	ldr	r2, [r7, #0]
 80037c8:	6879      	ldr	r1, [r7, #4]
 80037ca:	4618      	mov	r0, r3
 80037cc:	f7fd fcfc 	bl	80011c8 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&phase_b_current_s16, packBuf, index);
 80037d0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80037d4:	683a      	ldr	r2, [r7, #0]
 80037d6:	6879      	ldr	r1, [r7, #4]
 80037d8:	4618      	mov	r0, r3
 80037da:	f7fd fcf5 	bl	80011c8 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&dc_bus_current_s16, packBuf, index);
 80037de:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80037e2:	683a      	ldr	r2, [r7, #0]
 80037e4:	6879      	ldr	r1, [r7, #4]
 80037e6:	4618      	mov	r0, r3
 80037e8:	f7fd fcee 	bl	80011c8 <AESK_INT16toUINT8_LE>
	AESK_UINT16toUINT8_LE(&dc_bus_voltage_u16, packBuf, index);
 80037ec:	f107 034a 	add.w	r3, r7, #74	; 0x4a
 80037f0:	683a      	ldr	r2, [r7, #0]
 80037f2:	6879      	ldr	r1, [r7, #4]
 80037f4:	4618      	mov	r0, r3
 80037f6:	f7fd fcc5 	bl	8001184 <AESK_UINT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&id_f32, packBuf, index);
 80037fa:	f107 0346 	add.w	r3, r7, #70	; 0x46
 80037fe:	683a      	ldr	r2, [r7, #0]
 8003800:	6879      	ldr	r1, [r7, #4]
 8003802:	4618      	mov	r0, r3
 8003804:	f7fd fce0 	bl	80011c8 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&iq_f32, packBuf, index);
 8003808:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800380c:	683a      	ldr	r2, [r7, #0]
 800380e:	6879      	ldr	r1, [r7, #4]
 8003810:	4618      	mov	r0, r3
 8003812:	f7fd fcd9 	bl	80011c8 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&IArms_f32, packBuf, index);
 8003816:	f107 0342 	add.w	r3, r7, #66	; 0x42
 800381a:	683a      	ldr	r2, [r7, #0]
 800381c:	6879      	ldr	r1, [r7, #4]
 800381e:	4618      	mov	r0, r3
 8003820:	f7fd fcd2 	bl	80011c8 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&torque_f32, packBuf, index);
 8003824:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003828:	683a      	ldr	r2, [r7, #0]
 800382a:	6879      	ldr	r1, [r7, #4]
 800382c:	4618      	mov	r0, r3
 800382e:	f7fd fccb 	bl	80011c8 <AESK_INT16toUINT8_LE>
	AESK_UINT8toUINT8CODE(&(hydradata->driver_data.drive_status_union.drive_status_u8), packBuf, index);
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	335f      	adds	r3, #95	; 0x5f
 8003836:	683a      	ldr	r2, [r7, #0]
 8003838:	6879      	ldr	r1, [r7, #4]
 800383a:	4618      	mov	r0, r3
 800383c:	f7fd fd18 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->driver_data.driver_error_union.driver_error_u8), packBuf, index);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	335e      	adds	r3, #94	; 0x5e
 8003844:	683a      	ldr	r2, [r7, #0]
 8003846:	6879      	ldr	r1, [r7, #4]
 8003848:	4618      	mov	r0, r3
 800384a:	f7fd fd11 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT32toUINT8_LE(&(hydradata->driver_data.Odometer_u32), packBuf, index);
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	3358      	adds	r3, #88	; 0x58
 8003852:	683a      	ldr	r2, [r7, #0]
 8003854:	6879      	ldr	r1, [r7, #4]
 8003856:	4618      	mov	r0, r3
 8003858:	f7fd fcd8 	bl	800120c <AESK_UINT32toUINT8_LE>
	AESK_UINT8toUINT8CODE(&(hydradata->driver_data.Motor_Temperature_u8), packBuf, index);
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	335c      	adds	r3, #92	; 0x5c
 8003860:	683a      	ldr	r2, [r7, #0]
 8003862:	6879      	ldr	r1, [r7, #4]
 8003864:	4618      	mov	r0, r3
 8003866:	f7fd fd03 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->driver_data.actual_velocity_u8), packBuf, index);
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	335d      	adds	r3, #93	; 0x5d
 800386e:	683a      	ldr	r2, [r7, #0]
 8003870:	6879      	ldr	r1, [r7, #4]
 8003872:	4618      	mov	r0, r3
 8003874:	f7fd fcfc 	bl	8001270 <AESK_UINT8toUINT8CODE>
	uint16_t bat_volt_u16 = (uint16_t)(hydradata->bms_data.Bat_Voltage_f32 * FLOAT_CONVERTER_2);
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	edd3 7a00 	vldr	s15, [r3]
 800387e:	ed9f 7a64 	vldr	s14, [pc, #400]	; 8003a10 <createMQTTPackage+0x358>
 8003882:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003886:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800388a:	ee17 3a90 	vmov	r3, s15
 800388e:	b29b      	uxth	r3, r3
 8003890:	87fb      	strh	r3, [r7, #62]	; 0x3e
	int16_t  bat_cur_s16 = (int16_t)(hydradata->bms_data.Bat_Current_f32 * FLOAT_CONVERTER_2);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	edd3 7a01 	vldr	s15, [r3, #4]
 8003898:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 8003a10 <createMQTTPackage+0x358>
 800389c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80038a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80038a4:	ee17 3a90 	vmov	r3, s15
 80038a8:	b21b      	sxth	r3, r3
 80038aa:	87bb      	strh	r3, [r7, #60]	; 0x3c
	uint16_t bat_cons_u16 = (uint16_t)(hydradata->bms_data.Bat_Cons_f32 * FLOAT_CONVERTER_1);
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	edd3 7a02 	vldr	s15, [r3, #8]
 80038b2:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80038b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80038ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80038be:	ee17 3a90 	vmov	r3, s15
 80038c2:	b29b      	uxth	r3, r3
 80038c4:	877b      	strh	r3, [r7, #58]	; 0x3a
	uint16_t soc_u16 = (uint16_t)(hydradata->bms_data.Soc_f32 * FLOAT_CONVERTER_2);
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	edd3 7a03 	vldr	s15, [r3, #12]
 80038cc:	ed9f 7a50 	vldr	s14, [pc, #320]	; 8003a10 <createMQTTPackage+0x358>
 80038d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80038d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80038d8:	ee17 3a90 	vmov	r3, s15
 80038dc:	b29b      	uxth	r3, r3
 80038de:	873b      	strh	r3, [r7, #56]	; 0x38
	uint16_t worst_cell_voltage_u16 = (uint16_t)(hydradata->bms_data.Worst_Cell_Voltage_f32 * FLOAT_CONVERTER_1);
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	edd3 7a04 	vldr	s15, [r3, #16]
 80038e6:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80038ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80038ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80038f2:	ee17 3a90 	vmov	r3, s15
 80038f6:	b29b      	uxth	r3, r3
 80038f8:	86fb      	strh	r3, [r7, #54]	; 0x36
	AESK_UINT16toUINT8_LE(&bat_volt_u16, packBuf, index);
 80038fa:	f107 033e 	add.w	r3, r7, #62	; 0x3e
 80038fe:	683a      	ldr	r2, [r7, #0]
 8003900:	6879      	ldr	r1, [r7, #4]
 8003902:	4618      	mov	r0, r3
 8003904:	f7fd fc3e 	bl	8001184 <AESK_UINT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&bat_cur_s16, packBuf, index);
 8003908:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800390c:	683a      	ldr	r2, [r7, #0]
 800390e:	6879      	ldr	r1, [r7, #4]
 8003910:	4618      	mov	r0, r3
 8003912:	f7fd fc59 	bl	80011c8 <AESK_INT16toUINT8_LE>
	AESK_UINT16toUINT8_LE(&bat_cons_u16, packBuf, index);
 8003916:	f107 033a 	add.w	r3, r7, #58	; 0x3a
 800391a:	683a      	ldr	r2, [r7, #0]
 800391c:	6879      	ldr	r1, [r7, #4]
 800391e:	4618      	mov	r0, r3
 8003920:	f7fd fc30 	bl	8001184 <AESK_UINT16toUINT8_LE>
	AESK_UINT16toUINT8_LE(&soc_u16, packBuf, index);
 8003924:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003928:	683a      	ldr	r2, [r7, #0]
 800392a:	6879      	ldr	r1, [r7, #4]
 800392c:	4618      	mov	r0, r3
 800392e:	f7fd fc29 	bl	8001184 <AESK_UINT16toUINT8_LE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_error.bms_error_u8), packBuf, index);
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	3326      	adds	r3, #38	; 0x26
 8003936:	683a      	ldr	r2, [r7, #0]
 8003938:	6879      	ldr	r1, [r7, #4]
 800393a:	4618      	mov	r0, r3
 800393c:	f7fd fc98 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.dc_bus_state.dc_bus_state_u8), packBuf, index);
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	3327      	adds	r3, #39	; 0x27
 8003944:	683a      	ldr	r2, [r7, #0]
 8003946:	6879      	ldr	r1, [r7, #4]
 8003948:	4618      	mov	r0, r3
 800394a:	f7fd fc91 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT16toUINT8_LE(&worst_cell_voltage_u16, packBuf, index);
 800394e:	f107 0336 	add.w	r3, r7, #54	; 0x36
 8003952:	683a      	ldr	r2, [r7, #0]
 8003954:	6879      	ldr	r1, [r7, #4]
 8003956:	4618      	mov	r0, r3
 8003958:	f7fd fc14 	bl	8001184 <AESK_UINT16toUINT8_LE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.Worst_Cell_Address_u8), packBuf, index);
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	3314      	adds	r3, #20
 8003960:	683a      	ldr	r2, [r7, #0]
 8003962:	6879      	ldr	r1, [r7, #4]
 8003964:	4618      	mov	r0, r3
 8003966:	f7fd fc83 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.Temperature_u8), packBuf, index);
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	3315      	adds	r3, #21
 800396e:	683a      	ldr	r2, [r7, #0]
 8003970:	6879      	ldr	r1, [r7, #4]
 8003972:	4618      	mov	r0, r3
 8003974:	f7fd fc7c 	bl	8001270 <AESK_UINT8toUINT8CODE>
	
	uint32_t latitude_u32 = gps_data->latitude_f32 * GPS_CONVERTER;
 8003978:	68bb      	ldr	r3, [r7, #8]
 800397a:	edd3 7a55 	vldr	s15, [r3, #340]	; 0x154
 800397e:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8003a14 <createMQTTPackage+0x35c>
 8003982:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003986:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800398a:	ee17 3a90 	vmov	r3, s15
 800398e:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t longtitude_u32 = gps_data->longtitude_f32 * GPS_CONVERTER;
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	edd3 7a56 	vldr	s15, [r3, #344]	; 0x158
 8003996:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8003a14 <createMQTTPackage+0x35c>
 800399a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800399e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80039a2:	ee17 3a90 	vmov	r3, s15
 80039a6:	62fb      	str	r3, [r7, #44]	; 0x2c
	AESK_UINT32toUINT8_LE(&(latitude_u32), packBuf, index);
 80039a8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80039ac:	683a      	ldr	r2, [r7, #0]
 80039ae:	6879      	ldr	r1, [r7, #4]
 80039b0:	4618      	mov	r0, r3
 80039b2:	f7fd fc2b 	bl	800120c <AESK_UINT32toUINT8_LE>
	AESK_UINT32toUINT8_LE(&(longtitude_u32), packBuf, index);
 80039b6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80039ba:	683a      	ldr	r2, [r7, #0]
 80039bc:	6879      	ldr	r1, [r7, #4]
 80039be:	4618      	mov	r0, r3
 80039c0:	f7fd fc24 	bl	800120c <AESK_UINT32toUINT8_LE>
	AESK_UINT8toUINT8CODE(&(gps_data->speed_u8), packBuf, index);
 80039c4:	68bb      	ldr	r3, [r7, #8]
 80039c6:	f503 73ae 	add.w	r3, r3, #348	; 0x15c
 80039ca:	683a      	ldr	r2, [r7, #0]
 80039cc:	6879      	ldr	r1, [r7, #4]
 80039ce:	4618      	mov	r0, r3
 80039d0:	f7fd fc4e 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(gps_data->satellite_number_u8), packBuf, index);
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	f503 73af 	add.w	r3, r3, #350	; 0x15e
 80039da:	683a      	ldr	r2, [r7, #0]
 80039dc:	6879      	ldr	r1, [r7, #4]
 80039de:	4618      	mov	r0, r3
 80039e0:	f7fd fc46 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(gps_data->gpsEfficiency_u8), packBuf, index);
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	f203 135d 	addw	r3, r3, #349	; 0x15d
 80039ea:	683a      	ldr	r2, [r7, #0]
 80039ec:	6879      	ldr	r1, [r7, #4]
 80039ee:	4618      	mov	r0, r3
 80039f0:	f7fd fc3e 	bl	8001270 <AESK_UINT8toUINT8CODE>
	
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_1_u8), packBuf, index);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	3316      	adds	r3, #22
 80039f8:	683a      	ldr	r2, [r7, #0]
 80039fa:	6879      	ldr	r1, [r7, #4]
 80039fc:	4618      	mov	r0, r3
 80039fe:	f7fd fc37 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_2_u8), packBuf, index);
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	3317      	adds	r3, #23
 8003a06:	683a      	ldr	r2, [r7, #0]
 8003a08:	6879      	ldr	r1, [r7, #4]
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	e006      	b.n	8003a1c <createMQTTPackage+0x364>
 8003a0e:	bf00      	nop
 8003a10:	42c80000 	.word	0x42c80000
 8003a14:	49742400 	.word	0x49742400
 8003a18:	42c80000 	.word	0x42c80000
 8003a1c:	f7fd fc28 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_3_u8), packBuf, index);
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	3318      	adds	r3, #24
 8003a24:	683a      	ldr	r2, [r7, #0]
 8003a26:	6879      	ldr	r1, [r7, #4]
 8003a28:	4618      	mov	r0, r3
 8003a2a:	f7fd fc21 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_4_u8), packBuf, index);
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	3319      	adds	r3, #25
 8003a32:	683a      	ldr	r2, [r7, #0]
 8003a34:	6879      	ldr	r1, [r7, #4]
 8003a36:	4618      	mov	r0, r3
 8003a38:	f7fd fc1a 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_5_u8), packBuf, index);
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	331a      	adds	r3, #26
 8003a40:	683a      	ldr	r2, [r7, #0]
 8003a42:	6879      	ldr	r1, [r7, #4]
 8003a44:	4618      	mov	r0, r3
 8003a46:	f7fd fc13 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_6_u8), packBuf, index);
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	331b      	adds	r3, #27
 8003a4e:	683a      	ldr	r2, [r7, #0]
 8003a50:	6879      	ldr	r1, [r7, #4]
 8003a52:	4618      	mov	r0, r3
 8003a54:	f7fd fc0c 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_7_u8), packBuf, index);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	331c      	adds	r3, #28
 8003a5c:	683a      	ldr	r2, [r7, #0]
 8003a5e:	6879      	ldr	r1, [r7, #4]
 8003a60:	4618      	mov	r0, r3
 8003a62:	f7fd fc05 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_8_u8), packBuf, index);
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	331d      	adds	r3, #29
 8003a6a:	683a      	ldr	r2, [r7, #0]
 8003a6c:	6879      	ldr	r1, [r7, #4]
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f7fd fbfe 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_9_u8), packBuf, index);
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	331e      	adds	r3, #30
 8003a78:	683a      	ldr	r2, [r7, #0]
 8003a7a:	6879      	ldr	r1, [r7, #4]
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	f7fd fbf7 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_10_u8), packBuf, index);
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	331f      	adds	r3, #31
 8003a86:	683a      	ldr	r2, [r7, #0]
 8003a88:	6879      	ldr	r1, [r7, #4]
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	f7fd fbf0 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_11_u8), packBuf, index);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	3320      	adds	r3, #32
 8003a94:	683a      	ldr	r2, [r7, #0]
 8003a96:	6879      	ldr	r1, [r7, #4]
 8003a98:	4618      	mov	r0, r3
 8003a9a:	f7fd fbe9 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_12_u8), packBuf, index);
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	3321      	adds	r3, #33	; 0x21
 8003aa2:	683a      	ldr	r2, [r7, #0]
 8003aa4:	6879      	ldr	r1, [r7, #4]
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	f7fd fbe2 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_13_u8), packBuf, index);
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	3322      	adds	r3, #34	; 0x22
 8003ab0:	683a      	ldr	r2, [r7, #0]
 8003ab2:	6879      	ldr	r1, [r7, #4]
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	f7fd fbdb 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_14_u8), packBuf, index);
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	3323      	adds	r3, #35	; 0x23
 8003abe:	683a      	ldr	r2, [r7, #0]
 8003ac0:	6879      	ldr	r1, [r7, #4]
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	f7fd fbd4 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_15_u8), packBuf, index);
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	3324      	adds	r3, #36	; 0x24
 8003acc:	683a      	ldr	r2, [r7, #0]
 8003ace:	6879      	ldr	r1, [r7, #4]
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	f7fd fbcd 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_16_u8), packBuf, index);
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	3325      	adds	r3, #37	; 0x25
 8003ada:	683a      	ldr	r2, [r7, #0]
 8003adc:	6879      	ldr	r1, [r7, #4]
 8003ade:	4618      	mov	r0, r3
 8003ae0:	f7fd fbc6 	bl	8001270 <AESK_UINT8toUINT8CODE>
	
	uint16_t ems_bat_cons_u16 = (uint16_t)(hydradata->ems_data.bat_cons_f32 * FLOAT_CONVERTER_1);
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8003aea:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003aee:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003af2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003af6:	ee17 3a90 	vmov	r3, s15
 8003afa:	b29b      	uxth	r3, r3
 8003afc:	857b      	strh	r3, [r7, #42]	; 0x2a
	uint16_t ems_fc_cons_u16 = (uint16_t)(hydradata->ems_data.fc_cons_f32 * FLOAT_CONVERTER_1);
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8003b04:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003b08:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b0c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b10:	ee17 3a90 	vmov	r3, s15
 8003b14:	b29b      	uxth	r3, r3
 8003b16:	853b      	strh	r3, [r7, #40]	; 0x28
	uint16_t ems_fc_cons_lt_u16 = (uint16_t)(hydradata->ems_data.fc_cons_lt_f32 * FLOAT_CONVERTER_1);
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8003b1e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003b22:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b26:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b2a:	ee17 3a90 	vmov	r3, s15
 8003b2e:	b29b      	uxth	r3, r3
 8003b30:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t ems_out_cons_u16 = (uint16_t)(hydradata->ems_data.out_cons_f32 * FLOAT_CONVERTER_1);
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8003b38:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003b3c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b40:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b44:	ee17 3a90 	vmov	r3, s15
 8003b48:	b29b      	uxth	r3, r3
 8003b4a:	84bb      	strh	r3, [r7, #36]	; 0x24
	
	AESK_UINT16toUINT8_LE(&ems_bat_cons_u16, packBuf, index);
 8003b4c:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 8003b50:	683a      	ldr	r2, [r7, #0]
 8003b52:	6879      	ldr	r1, [r7, #4]
 8003b54:	4618      	mov	r0, r3
 8003b56:	f7fd fb15 	bl	8001184 <AESK_UINT16toUINT8_LE>
	AESK_UINT16toUINT8_LE(&ems_fc_cons_u16, packBuf, index);
 8003b5a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003b5e:	683a      	ldr	r2, [r7, #0]
 8003b60:	6879      	ldr	r1, [r7, #4]
 8003b62:	4618      	mov	r0, r3
 8003b64:	f7fd fb0e 	bl	8001184 <AESK_UINT16toUINT8_LE>
	AESK_UINT16toUINT8_LE(&ems_fc_cons_lt_u16, packBuf, index);
 8003b68:	f107 0326 	add.w	r3, r7, #38	; 0x26
 8003b6c:	683a      	ldr	r2, [r7, #0]
 8003b6e:	6879      	ldr	r1, [r7, #4]
 8003b70:	4618      	mov	r0, r3
 8003b72:	f7fd fb07 	bl	8001184 <AESK_UINT16toUINT8_LE>
	AESK_UINT16toUINT8_LE(&ems_out_cons_u16, packBuf, index);
 8003b76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003b7a:	683a      	ldr	r2, [r7, #0]
 8003b7c:	6879      	ldr	r1, [r7, #4]
 8003b7e:	4618      	mov	r0, r3
 8003b80:	f7fd fb00 	bl	8001184 <AESK_UINT16toUINT8_LE>

	int16_t ems_bat_current_s16 = (int16_t)(hydradata->ems_data.bat_current_f32 * FLOAT_CONVERTER_1);
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8003b8a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003b8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b92:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003b96:	ee17 3a90 	vmov	r3, s15
 8003b9a:	b21b      	sxth	r3, r3
 8003b9c:	847b      	strh	r3, [r7, #34]	; 0x22
	int16_t ems_fc_current_s16 = (int16_t)(hydradata->ems_data.fc_current_f32 * FLOAT_CONVERTER_1);
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8003ba4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003ba8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003bac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003bb0:	ee17 3a90 	vmov	r3, s15
 8003bb4:	b21b      	sxth	r3, r3
 8003bb6:	843b      	strh	r3, [r7, #32]
	int16_t ems_out_current_s16 =(int16_t)(hydradata->ems_data.out_current_f32 * FLOAT_CONVERTER_1);
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8003bbe:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003bc2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003bc6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003bca:	ee17 3a90 	vmov	r3, s15
 8003bce:	b21b      	sxth	r3, r3
 8003bd0:	83fb      	strh	r3, [r7, #30]
	
	AESK_INT16toUINT8_LE(&ems_bat_current_s16, packBuf, index);
 8003bd2:	f107 0322 	add.w	r3, r7, #34	; 0x22
 8003bd6:	683a      	ldr	r2, [r7, #0]
 8003bd8:	6879      	ldr	r1, [r7, #4]
 8003bda:	4618      	mov	r0, r3
 8003bdc:	f7fd faf4 	bl	80011c8 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&ems_fc_current_s16, packBuf, index);
 8003be0:	f107 0320 	add.w	r3, r7, #32
 8003be4:	683a      	ldr	r2, [r7, #0]
 8003be6:	6879      	ldr	r1, [r7, #4]
 8003be8:	4618      	mov	r0, r3
 8003bea:	f7fd faed 	bl	80011c8 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&ems_out_current_s16, packBuf, index);
 8003bee:	f107 031e 	add.w	r3, r7, #30
 8003bf2:	683a      	ldr	r2, [r7, #0]
 8003bf4:	6879      	ldr	r1, [r7, #4]
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	f7fd fae6 	bl	80011c8 <AESK_INT16toUINT8_LE>
	
	int16_t ems_bat_voltage_s16 = (int16_t)(hydradata->ems_data.bat_voltage_f32 * FLOAT_CONVERTER_1);
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8003c02:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003c06:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003c0a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003c0e:	ee17 3a90 	vmov	r3, s15
 8003c12:	b21b      	sxth	r3, r3
 8003c14:	83bb      	strh	r3, [r7, #28]
	int16_t ems_fc_voltage_s16 = (int16_t)(hydradata->ems_data.fc_voltage_f32 * FLOAT_CONVERTER_1);
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8003c1c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003c20:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003c24:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003c28:	ee17 3a90 	vmov	r3, s15
 8003c2c:	b21b      	sxth	r3, r3
 8003c2e:	837b      	strh	r3, [r7, #26]
	int16_t ems_out_voltage_s16 = (int16_t)(hydradata->ems_data.out_voltage_f32 * FLOAT_CONVERTER_1);	
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8003c36:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003c3a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003c3e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003c42:	ee17 3a90 	vmov	r3, s15
 8003c46:	b21b      	sxth	r3, r3
 8003c48:	833b      	strh	r3, [r7, #24]
	
	AESK_INT16toUINT8_LE(&ems_bat_voltage_s16, packBuf, index);
 8003c4a:	f107 031c 	add.w	r3, r7, #28
 8003c4e:	683a      	ldr	r2, [r7, #0]
 8003c50:	6879      	ldr	r1, [r7, #4]
 8003c52:	4618      	mov	r0, r3
 8003c54:	f7fd fab8 	bl	80011c8 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&ems_fc_voltage_s16, packBuf, index);
 8003c58:	f107 031a 	add.w	r3, r7, #26
 8003c5c:	683a      	ldr	r2, [r7, #0]
 8003c5e:	6879      	ldr	r1, [r7, #4]
 8003c60:	4618      	mov	r0, r3
 8003c62:	f7fd fab1 	bl	80011c8 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&ems_out_voltage_s16, packBuf, index);
 8003c66:	f107 0318 	add.w	r3, r7, #24
 8003c6a:	683a      	ldr	r2, [r7, #0]
 8003c6c:	6879      	ldr	r1, [r7, #4]
 8003c6e:	4618      	mov	r0, r3
 8003c70:	f7fd faaa 	bl	80011c8 <AESK_INT16toUINT8_LE>
	
	uint16_t bat_soc_u16 = (uint16_t)(hydradata->ems_data.bat_soc__f32 * FLOAT_CONVERTER_2);
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 8003c7a:	ed1f 7a99 	vldr	s14, [pc, #-612]	; 8003a18 <createMQTTPackage+0x360>
 8003c7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003c82:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003c86:	ee17 3a90 	vmov	r3, s15
 8003c8a:	b29b      	uxth	r3, r3
 8003c8c:	82fb      	strh	r3, [r7, #22]
	AESK_INT8toUINT8CODE(&(hydradata->ems_data.penalty_s8), packBuf, index);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	3390      	adds	r3, #144	; 0x90
 8003c92:	683a      	ldr	r2, [r7, #0]
 8003c94:	6879      	ldr	r1, [r7, #4]
 8003c96:	4618      	mov	r0, r3
 8003c98:	f7fd fb04 	bl	80012a4 <AESK_INT8toUINT8CODE>
	AESK_UINT16toUINT8_LE(&bat_soc_u16, packBuf, index);
 8003c9c:	f107 0316 	add.w	r3, r7, #22
 8003ca0:	683a      	ldr	r2, [r7, #0]
 8003ca2:	6879      	ldr	r1, [r7, #4]
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	f7fd fa6d 	bl	8001184 <AESK_UINT16toUINT8_LE>
	AESK_UINT8toUINT8CODE(&(hydradata->ems_data.temperature_u8), packBuf, index);
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	3398      	adds	r3, #152	; 0x98
 8003cae:	683a      	ldr	r2, [r7, #0]
 8003cb0:	6879      	ldr	r1, [r7, #4]
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	f7fd fadc 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->ems_data.general_error_handler_u8), packBuf, index);
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	3399      	adds	r3, #153	; 0x99
 8003cbc:	683a      	ldr	r2, [r7, #0]
 8003cbe:	6879      	ldr	r1, [r7, #4]
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	f7fd fad5 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->can_error.can_error_u8), packBuf, index);
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	33cc      	adds	r3, #204	; 0xcc
 8003cca:	683a      	ldr	r2, [r7, #0]
 8003ccc:	6879      	ldr	r1, [r7, #4]
 8003cce:	4618      	mov	r0, r3
 8003cd0:	f7fd face 	bl	8001270 <AESK_UINT8toUINT8CODE>
	gsm_data.MQTT_Counter++;
 8003cd4:	4b20      	ldr	r3, [pc, #128]	; (8003d58 <createMQTTPackage+0x6a0>)
 8003cd6:	f8d3 3240 	ldr.w	r3, [r3, #576]	; 0x240
 8003cda:	3301      	adds	r3, #1
 8003cdc:	4a1e      	ldr	r2, [pc, #120]	; (8003d58 <createMQTTPackage+0x6a0>)
 8003cde:	f8c2 3240 	str.w	r3, [r2, #576]	; 0x240
	AESK_UINT32toUINT8_LE(&gsm_data.MQTT_Counter, packBuf, index);
 8003ce2:	683a      	ldr	r2, [r7, #0]
 8003ce4:	6879      	ldr	r1, [r7, #4]
 8003ce6:	481d      	ldr	r0, [pc, #116]	; (8003d5c <createMQTTPackage+0x6a4>)
 8003ce8:	f7fd fa90 	bl	800120c <AESK_UINT32toUINT8_LE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_temp.temp_1_u8), packBuf, index);
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	3328      	adds	r3, #40	; 0x28
 8003cf0:	683a      	ldr	r2, [r7, #0]
 8003cf2:	6879      	ldr	r1, [r7, #4]
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	f7fd fabb 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_temp.temp_2_u8), packBuf, index);
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	3329      	adds	r3, #41	; 0x29
 8003cfe:	683a      	ldr	r2, [r7, #0]
 8003d00:	6879      	ldr	r1, [r7, #4]
 8003d02:	4618      	mov	r0, r3
 8003d04:	f7fd fab4 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_temp.temp_3_u8), packBuf, index);
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	332a      	adds	r3, #42	; 0x2a
 8003d0c:	683a      	ldr	r2, [r7, #0]
 8003d0e:	6879      	ldr	r1, [r7, #4]
 8003d10:	4618      	mov	r0, r3
 8003d12:	f7fd faad 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_temp.temp_4_u8), packBuf, index);
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	332b      	adds	r3, #43	; 0x2b
 8003d1a:	683a      	ldr	r2, [r7, #0]
 8003d1c:	6879      	ldr	r1, [r7, #4]
 8003d1e:	4618      	mov	r0, r3
 8003d20:	f7fd faa6 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_temp.temp_5_u8), packBuf, index);
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	332c      	adds	r3, #44	; 0x2c
 8003d28:	683a      	ldr	r2, [r7, #0]
 8003d2a:	6879      	ldr	r1, [r7, #4]
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f7fd fa9f 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_temp.temp_6_u8), packBuf, index);
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	332d      	adds	r3, #45	; 0x2d
 8003d36:	683a      	ldr	r2, [r7, #0]
 8003d38:	6879      	ldr	r1, [r7, #4]
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	f7fd fa98 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_temp.temp_7_u8), packBuf, index);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	332e      	adds	r3, #46	; 0x2e
 8003d44:	683a      	ldr	r2, [r7, #0]
 8003d46:	6879      	ldr	r1, [r7, #4]
 8003d48:	4618      	mov	r0, r3
 8003d4a:	f7fd fa91 	bl	8001270 <AESK_UINT8toUINT8CODE>
}
 8003d4e:	bf00      	nop
 8003d50:	3750      	adds	r7, #80	; 0x50
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}
 8003d56:	bf00      	nop
 8003d58:	200067c8 	.word	0x200067c8
 8003d5c:	20006a08 	.word	0x20006a08

08003d60 <RTC_Set_Time_Date>:
		}
}
*/

void RTC_Set_Time_Date()
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	af00      	add	r7, sp, #0
	if(SetTime == 1)
 8003d64:	4b0c      	ldr	r3, [pc, #48]	; (8003d98 <RTC_Set_Time_Date+0x38>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	2b01      	cmp	r3, #1
 8003d6a:	d107      	bne.n	8003d7c <RTC_Set_Time_Date+0x1c>
	{
	HAL_RTC_SetTime(&hrtc, &rtctime, RTC_FORMAT_BIN);
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	490b      	ldr	r1, [pc, #44]	; (8003d9c <RTC_Set_Time_Date+0x3c>)
 8003d70:	480b      	ldr	r0, [pc, #44]	; (8003da0 <RTC_Set_Time_Date+0x40>)
 8003d72:	f003 fc70 	bl	8007656 <HAL_RTC_SetTime>
	SetTime = 0;
 8003d76:	4b08      	ldr	r3, [pc, #32]	; (8003d98 <RTC_Set_Time_Date+0x38>)
 8003d78:	2200      	movs	r2, #0
 8003d7a:	601a      	str	r2, [r3, #0]
	}
	if(SetDate == 1)
 8003d7c:	4b09      	ldr	r3, [pc, #36]	; (8003da4 <RTC_Set_Time_Date+0x44>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	2b01      	cmp	r3, #1
 8003d82:	d107      	bne.n	8003d94 <RTC_Set_Time_Date+0x34>
	{
	HAL_RTC_SetDate(&hrtc, &rtcdate, RTC_FORMAT_BIN);
 8003d84:	2200      	movs	r2, #0
 8003d86:	4908      	ldr	r1, [pc, #32]	; (8003da8 <RTC_Set_Time_Date+0x48>)
 8003d88:	4805      	ldr	r0, [pc, #20]	; (8003da0 <RTC_Set_Time_Date+0x40>)
 8003d8a:	f003 fd7f 	bl	800788c <HAL_RTC_SetDate>
	SetDate = 0;
 8003d8e:	4b05      	ldr	r3, [pc, #20]	; (8003da4 <RTC_Set_Time_Date+0x44>)
 8003d90:	2200      	movs	r2, #0
 8003d92:	601a      	str	r2, [r3, #0]
	}
}
 8003d94:	bf00      	nop
 8003d96:	bd80      	pop	{r7, pc}
 8003d98:	200000e8 	.word	0x200000e8
 8003d9c:	20006df8 	.word	0x20006df8
 8003da0:	20006b48 	.word	0x20006b48
 8003da4:	200000ec 	.word	0x200000ec
 8003da8:	200041f4 	.word	0x200041f4

08003dac <vars_to_str>:

void vars_to_str(char *buffer, const char *format, ...)
{
 8003dac:	b40e      	push	{r1, r2, r3}
 8003dae:	b580      	push	{r7, lr}
 8003db0:	b085      	sub	sp, #20
 8003db2:	af00      	add	r7, sp, #0
 8003db4:	6078      	str	r0, [r7, #4]
	va_list args;
	va_start (args, format);
 8003db6:	f107 0320 	add.w	r3, r7, #32
 8003dba:	60fb      	str	r3, [r7, #12]
	vsprintf (buffer, format, args);
 8003dbc:	68fa      	ldr	r2, [r7, #12]
 8003dbe:	69f9      	ldr	r1, [r7, #28]
 8003dc0:	6878      	ldr	r0, [r7, #4]
 8003dc2:	f00a fb57 	bl	800e474 <vsiprintf>
	va_end (args);
}
 8003dc6:	bf00      	nop
 8003dc8:	3714      	adds	r7, #20
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003dd0:	b003      	add	sp, #12
 8003dd2:	4770      	bx	lr

08003dd4 <createXBEEPackage>:

void createXBEEPackage(HydraDatas *hydradata, GPS_Handle*gps_data, uint8_t* packBuf, uint16_t *index)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b094      	sub	sp, #80	; 0x50
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	60f8      	str	r0, [r7, #12]
 8003ddc:	60b9      	str	r1, [r7, #8]
 8003dde:	607a      	str	r2, [r7, #4]
 8003de0:	603b      	str	r3, [r7, #0]
	uint8_t header = HYDRAHEADER;
 8003de2:	2331      	movs	r3, #49	; 0x31
 8003de4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	AESK_UINT8toUINT8CODE(&header, packBuf, index);
 8003de8:	f107 034f 	add.w	r3, r7, #79	; 0x4f
 8003dec:	683a      	ldr	r2, [r7, #0]
 8003dee:	6879      	ldr	r1, [r7, #4]
 8003df0:	4618      	mov	r0, r3
 8003df2:	f7fd fa3d 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&hydradata->vcu_data.wake_up_union.wake_up_u8, packBuf, index);
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	3334      	adds	r3, #52	; 0x34
 8003dfa:	683a      	ldr	r2, [r7, #0]
 8003dfc:	6879      	ldr	r1, [r7, #4]
 8003dfe:	4618      	mov	r0, r3
 8003e00:	f7fd fa36 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&hydradata->vcu_data.set_velocity_u8, packBuf, index);
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	3336      	adds	r3, #54	; 0x36
 8003e08:	683a      	ldr	r2, [r7, #0]
 8003e0a:	6879      	ldr	r1, [r7, #4]
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	f7fd fa2f 	bl	8001270 <AESK_UINT8toUINT8CODE>
	int16_t phase_a_current_s16 = (int16_t)(hydradata->driver_data.Phase_A_Current_f32 * FLOAT_CONVERTER_2);
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8003e18:	ed9f 7ac9 	vldr	s14, [pc, #804]	; 8004140 <createXBEEPackage+0x36c>
 8003e1c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e20:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003e24:	ee17 3a90 	vmov	r3, s15
 8003e28:	b21b      	sxth	r3, r3
 8003e2a:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	int16_t phase_b_current_s16 = (int16_t)(hydradata->driver_data.Phase_B_Current_f32 * FLOAT_CONVERTER_2);
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8003e34:	ed9f 7ac2 	vldr	s14, [pc, #776]	; 8004140 <createXBEEPackage+0x36c>
 8003e38:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e3c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003e40:	ee17 3a90 	vmov	r3, s15
 8003e44:	b21b      	sxth	r3, r3
 8003e46:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
	uint16_t dc_bus_voltage_u16 = (uint16_t)(hydradata->driver_data.Dc_Bus_voltage_f32 * FLOAT_CONVERTER_1);
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8003e50:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003e54:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003e5c:	ee17 3a90 	vmov	r3, s15
 8003e60:	b29b      	uxth	r3, r3
 8003e62:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
	int16_t dc_bus_current_s16 = (int16_t)(hydradata->driver_data.Dc_Bus_Current_f32 * FLOAT_CONVERTER_2);
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8003e6c:	ed9f 7ab4 	vldr	s14, [pc, #720]	; 8004140 <createXBEEPackage+0x36c>
 8003e70:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e74:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003e78:	ee17 3a90 	vmov	r3, s15
 8003e7c:	b21b      	sxth	r3, r3
 8003e7e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	int16_t id_f32 = (int16_t)(hydradata->driver_data.Id_f32 * FLOAT_CONVERTER_2);
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8003e88:	ed9f 7aad 	vldr	s14, [pc, #692]	; 8004140 <createXBEEPackage+0x36c>
 8003e8c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e90:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003e94:	ee17 3a90 	vmov	r3, s15
 8003e98:	b21b      	sxth	r3, r3
 8003e9a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	int16_t iq_f32 = (int16_t)(hydradata->driver_data.Iq_f32 * FLOAT_CONVERTER_2);
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8003ea4:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 8004140 <createXBEEPackage+0x36c>
 8003ea8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003eac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003eb0:	ee17 3a90 	vmov	r3, s15
 8003eb4:	b21b      	sxth	r3, r3
 8003eb6:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	int16_t IArms_f32 = (int16_t)(hydradata->driver_data.IArms_f32 * FLOAT_CONVERTER_2);
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8003ec0:	ed9f 7a9f 	vldr	s14, [pc, #636]	; 8004140 <createXBEEPackage+0x36c>
 8003ec4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003ec8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003ecc:	ee17 3a90 	vmov	r3, s15
 8003ed0:	b21b      	sxth	r3, r3
 8003ed2:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
	int16_t torque_f32 = (int16_t)(hydradata->driver_data.Torque_f32 * FLOAT_CONVERTER_2);
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8003edc:	ed9f 7a98 	vldr	s14, [pc, #608]	; 8004140 <createXBEEPackage+0x36c>
 8003ee0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003ee4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003ee8:	ee17 3a90 	vmov	r3, s15
 8003eec:	b21b      	sxth	r3, r3
 8003eee:	87fb      	strh	r3, [r7, #62]	; 0x3e
	AESK_INT16toUINT8_LE(&phase_a_current_s16, packBuf, index);
 8003ef0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003ef4:	683a      	ldr	r2, [r7, #0]
 8003ef6:	6879      	ldr	r1, [r7, #4]
 8003ef8:	4618      	mov	r0, r3
 8003efa:	f7fd f965 	bl	80011c8 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&phase_b_current_s16, packBuf, index);
 8003efe:	f107 034a 	add.w	r3, r7, #74	; 0x4a
 8003f02:	683a      	ldr	r2, [r7, #0]
 8003f04:	6879      	ldr	r1, [r7, #4]
 8003f06:	4618      	mov	r0, r3
 8003f08:	f7fd f95e 	bl	80011c8 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&dc_bus_current_s16, packBuf, index);
 8003f0c:	f107 0346 	add.w	r3, r7, #70	; 0x46
 8003f10:	683a      	ldr	r2, [r7, #0]
 8003f12:	6879      	ldr	r1, [r7, #4]
 8003f14:	4618      	mov	r0, r3
 8003f16:	f7fd f957 	bl	80011c8 <AESK_INT16toUINT8_LE>
	AESK_UINT16toUINT8_LE(&dc_bus_voltage_u16, packBuf, index);
 8003f1a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003f1e:	683a      	ldr	r2, [r7, #0]
 8003f20:	6879      	ldr	r1, [r7, #4]
 8003f22:	4618      	mov	r0, r3
 8003f24:	f7fd f92e 	bl	8001184 <AESK_UINT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&id_f32, packBuf, index);
 8003f28:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003f2c:	683a      	ldr	r2, [r7, #0]
 8003f2e:	6879      	ldr	r1, [r7, #4]
 8003f30:	4618      	mov	r0, r3
 8003f32:	f7fd f949 	bl	80011c8 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&iq_f32, packBuf, index);
 8003f36:	f107 0342 	add.w	r3, r7, #66	; 0x42
 8003f3a:	683a      	ldr	r2, [r7, #0]
 8003f3c:	6879      	ldr	r1, [r7, #4]
 8003f3e:	4618      	mov	r0, r3
 8003f40:	f7fd f942 	bl	80011c8 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&IArms_f32, packBuf, index);
 8003f44:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003f48:	683a      	ldr	r2, [r7, #0]
 8003f4a:	6879      	ldr	r1, [r7, #4]
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	f7fd f93b 	bl	80011c8 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&torque_f32, packBuf, index);
 8003f52:	f107 033e 	add.w	r3, r7, #62	; 0x3e
 8003f56:	683a      	ldr	r2, [r7, #0]
 8003f58:	6879      	ldr	r1, [r7, #4]
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	f7fd f934 	bl	80011c8 <AESK_INT16toUINT8_LE>
	AESK_UINT8toUINT8CODE(&(hydradata->driver_data.drive_status_union.drive_status_u8), packBuf, index);
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	335f      	adds	r3, #95	; 0x5f
 8003f64:	683a      	ldr	r2, [r7, #0]
 8003f66:	6879      	ldr	r1, [r7, #4]
 8003f68:	4618      	mov	r0, r3
 8003f6a:	f7fd f981 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->driver_data.driver_error_union.driver_error_u8), packBuf, index);
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	335e      	adds	r3, #94	; 0x5e
 8003f72:	683a      	ldr	r2, [r7, #0]
 8003f74:	6879      	ldr	r1, [r7, #4]
 8003f76:	4618      	mov	r0, r3
 8003f78:	f7fd f97a 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT32toUINT8_LE(&(hydradata->driver_data.Odometer_u32), packBuf, index);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	3358      	adds	r3, #88	; 0x58
 8003f80:	683a      	ldr	r2, [r7, #0]
 8003f82:	6879      	ldr	r1, [r7, #4]
 8003f84:	4618      	mov	r0, r3
 8003f86:	f7fd f941 	bl	800120c <AESK_UINT32toUINT8_LE>
	AESK_UINT8toUINT8CODE(&(hydradata->driver_data.Motor_Temperature_u8), packBuf, index);
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	335c      	adds	r3, #92	; 0x5c
 8003f8e:	683a      	ldr	r2, [r7, #0]
 8003f90:	6879      	ldr	r1, [r7, #4]
 8003f92:	4618      	mov	r0, r3
 8003f94:	f7fd f96c 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->driver_data.actual_velocity_u8), packBuf, index);
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	335d      	adds	r3, #93	; 0x5d
 8003f9c:	683a      	ldr	r2, [r7, #0]
 8003f9e:	6879      	ldr	r1, [r7, #4]
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	f7fd f965 	bl	8001270 <AESK_UINT8toUINT8CODE>
	uint16_t bat_volt_u16 = (uint16_t)(hydradata->bms_data.Bat_Voltage_f32 * FLOAT_CONVERTER_2);
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	edd3 7a00 	vldr	s15, [r3]
 8003fac:	ed9f 7a64 	vldr	s14, [pc, #400]	; 8004140 <createXBEEPackage+0x36c>
 8003fb0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003fb4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003fb8:	ee17 3a90 	vmov	r3, s15
 8003fbc:	b29b      	uxth	r3, r3
 8003fbe:	87bb      	strh	r3, [r7, #60]	; 0x3c
	int16_t  bat_cur_s16 = (int16_t)(hydradata->bms_data.Bat_Current_f32 * FLOAT_CONVERTER_2);
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	edd3 7a01 	vldr	s15, [r3, #4]
 8003fc6:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 8004140 <createXBEEPackage+0x36c>
 8003fca:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003fce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003fd2:	ee17 3a90 	vmov	r3, s15
 8003fd6:	b21b      	sxth	r3, r3
 8003fd8:	877b      	strh	r3, [r7, #58]	; 0x3a
	uint16_t bat_cons_u16 = (uint16_t)(hydradata->bms_data.Bat_Cons_f32 * FLOAT_CONVERTER_1);
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	edd3 7a02 	vldr	s15, [r3, #8]
 8003fe0:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003fe4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003fe8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003fec:	ee17 3a90 	vmov	r3, s15
 8003ff0:	b29b      	uxth	r3, r3
 8003ff2:	873b      	strh	r3, [r7, #56]	; 0x38
	uint16_t soc_u16 = (uint16_t)(hydradata->bms_data.Soc_f32 * FLOAT_CONVERTER_2);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	edd3 7a03 	vldr	s15, [r3, #12]
 8003ffa:	ed9f 7a51 	vldr	s14, [pc, #324]	; 8004140 <createXBEEPackage+0x36c>
 8003ffe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004002:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004006:	ee17 3a90 	vmov	r3, s15
 800400a:	b29b      	uxth	r3, r3
 800400c:	86fb      	strh	r3, [r7, #54]	; 0x36
	uint16_t worst_cell_voltage_u16 = (uint16_t)(hydradata->bms_data.Worst_Cell_Voltage_f32 * FLOAT_CONVERTER_1);
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	edd3 7a04 	vldr	s15, [r3, #16]
 8004014:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004018:	ee67 7a87 	vmul.f32	s15, s15, s14
 800401c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004020:	ee17 3a90 	vmov	r3, s15
 8004024:	b29b      	uxth	r3, r3
 8004026:	86bb      	strh	r3, [r7, #52]	; 0x34
	AESK_UINT16toUINT8_LE(&bat_volt_u16, packBuf, index);
 8004028:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800402c:	683a      	ldr	r2, [r7, #0]
 800402e:	6879      	ldr	r1, [r7, #4]
 8004030:	4618      	mov	r0, r3
 8004032:	f7fd f8a7 	bl	8001184 <AESK_UINT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&bat_cur_s16, packBuf, index);
 8004036:	f107 033a 	add.w	r3, r7, #58	; 0x3a
 800403a:	683a      	ldr	r2, [r7, #0]
 800403c:	6879      	ldr	r1, [r7, #4]
 800403e:	4618      	mov	r0, r3
 8004040:	f7fd f8c2 	bl	80011c8 <AESK_INT16toUINT8_LE>
	AESK_UINT16toUINT8_LE(&bat_cons_u16, packBuf, index);
 8004044:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004048:	683a      	ldr	r2, [r7, #0]
 800404a:	6879      	ldr	r1, [r7, #4]
 800404c:	4618      	mov	r0, r3
 800404e:	f7fd f899 	bl	8001184 <AESK_UINT16toUINT8_LE>
	AESK_UINT16toUINT8_LE(&soc_u16, packBuf, index);
 8004052:	f107 0336 	add.w	r3, r7, #54	; 0x36
 8004056:	683a      	ldr	r2, [r7, #0]
 8004058:	6879      	ldr	r1, [r7, #4]
 800405a:	4618      	mov	r0, r3
 800405c:	f7fd f892 	bl	8001184 <AESK_UINT16toUINT8_LE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_error.bms_error_u8), packBuf, index);
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	3326      	adds	r3, #38	; 0x26
 8004064:	683a      	ldr	r2, [r7, #0]
 8004066:	6879      	ldr	r1, [r7, #4]
 8004068:	4618      	mov	r0, r3
 800406a:	f7fd f901 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.dc_bus_state.dc_bus_state_u8), packBuf, index);
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	3327      	adds	r3, #39	; 0x27
 8004072:	683a      	ldr	r2, [r7, #0]
 8004074:	6879      	ldr	r1, [r7, #4]
 8004076:	4618      	mov	r0, r3
 8004078:	f7fd f8fa 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT16toUINT8_LE(&worst_cell_voltage_u16, packBuf, index);
 800407c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004080:	683a      	ldr	r2, [r7, #0]
 8004082:	6879      	ldr	r1, [r7, #4]
 8004084:	4618      	mov	r0, r3
 8004086:	f7fd f87d 	bl	8001184 <AESK_UINT16toUINT8_LE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.Worst_Cell_Address_u8), packBuf, index);
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	3314      	adds	r3, #20
 800408e:	683a      	ldr	r2, [r7, #0]
 8004090:	6879      	ldr	r1, [r7, #4]
 8004092:	4618      	mov	r0, r3
 8004094:	f7fd f8ec 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.Temperature_u8), packBuf, index);
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	3315      	adds	r3, #21
 800409c:	683a      	ldr	r2, [r7, #0]
 800409e:	6879      	ldr	r1, [r7, #4]
 80040a0:	4618      	mov	r0, r3
 80040a2:	f7fd f8e5 	bl	8001270 <AESK_UINT8toUINT8CODE>
	
	uint32_t latitude_u32 = gps_data->latitude_f32 * GPS_CONVERTER;
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	edd3 7a55 	vldr	s15, [r3, #340]	; 0x154
 80040ac:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8004144 <createXBEEPackage+0x370>
 80040b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80040b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80040b8:	ee17 3a90 	vmov	r3, s15
 80040bc:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t longtitude_u32 = gps_data->longtitude_f32 * GPS_CONVERTER;
 80040be:	68bb      	ldr	r3, [r7, #8]
 80040c0:	edd3 7a56 	vldr	s15, [r3, #344]	; 0x158
 80040c4:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8004144 <createXBEEPackage+0x370>
 80040c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80040cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80040d0:	ee17 3a90 	vmov	r3, s15
 80040d4:	62fb      	str	r3, [r7, #44]	; 0x2c
	AESK_UINT32toUINT8_LE(&(latitude_u32), packBuf, index);
 80040d6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80040da:	683a      	ldr	r2, [r7, #0]
 80040dc:	6879      	ldr	r1, [r7, #4]
 80040de:	4618      	mov	r0, r3
 80040e0:	f7fd f894 	bl	800120c <AESK_UINT32toUINT8_LE>
	AESK_UINT32toUINT8_LE(&(longtitude_u32), packBuf, index);
 80040e4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80040e8:	683a      	ldr	r2, [r7, #0]
 80040ea:	6879      	ldr	r1, [r7, #4]
 80040ec:	4618      	mov	r0, r3
 80040ee:	f7fd f88d 	bl	800120c <AESK_UINT32toUINT8_LE>
	AESK_UINT8toUINT8CODE(&(gps_data->speed_u8), packBuf, index);
 80040f2:	68bb      	ldr	r3, [r7, #8]
 80040f4:	f503 73ae 	add.w	r3, r3, #348	; 0x15c
 80040f8:	683a      	ldr	r2, [r7, #0]
 80040fa:	6879      	ldr	r1, [r7, #4]
 80040fc:	4618      	mov	r0, r3
 80040fe:	f7fd f8b7 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(gps_data->satellite_number_u8), packBuf, index);
 8004102:	68bb      	ldr	r3, [r7, #8]
 8004104:	f503 73af 	add.w	r3, r3, #350	; 0x15e
 8004108:	683a      	ldr	r2, [r7, #0]
 800410a:	6879      	ldr	r1, [r7, #4]
 800410c:	4618      	mov	r0, r3
 800410e:	f7fd f8af 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(gps_data->gpsEfficiency_u8), packBuf, index);
 8004112:	68bb      	ldr	r3, [r7, #8]
 8004114:	f203 135d 	addw	r3, r3, #349	; 0x15d
 8004118:	683a      	ldr	r2, [r7, #0]
 800411a:	6879      	ldr	r1, [r7, #4]
 800411c:	4618      	mov	r0, r3
 800411e:	f7fd f8a7 	bl	8001270 <AESK_UINT8toUINT8CODE>
	

	uint16_t ems_bat_cons_u16 = (uint16_t)(hydradata->ems_data.bat_cons_f32 * FLOAT_CONVERTER_1);
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8004128:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800412c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004130:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004134:	ee17 3a90 	vmov	r3, s15
 8004138:	b29b      	uxth	r3, r3
 800413a:	857b      	strh	r3, [r7, #42]	; 0x2a
	uint16_t ems_fc_cons_u16 = (uint16_t)(hydradata->ems_data.fc_cons_f32 * FLOAT_CONVERTER_1);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	e005      	b.n	800414c <createXBEEPackage+0x378>
 8004140:	42c80000 	.word	0x42c80000
 8004144:	49742400 	.word	0x49742400
 8004148:	42c80000 	.word	0x42c80000
 800414c:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8004150:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004154:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004158:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800415c:	ee17 3a90 	vmov	r3, s15
 8004160:	b29b      	uxth	r3, r3
 8004162:	853b      	strh	r3, [r7, #40]	; 0x28
	uint16_t ems_fc_cons_lt_u16 = (uint16_t)(hydradata->ems_data.fc_cons_lt_f32 * FLOAT_CONVERTER_1);
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 800416a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800416e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004172:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004176:	ee17 3a90 	vmov	r3, s15
 800417a:	b29b      	uxth	r3, r3
 800417c:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t ems_out_cons_u16 = (uint16_t)(hydradata->ems_data.out_cons_f32 * FLOAT_CONVERTER_1);
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8004184:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004188:	ee67 7a87 	vmul.f32	s15, s15, s14
 800418c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004190:	ee17 3a90 	vmov	r3, s15
 8004194:	b29b      	uxth	r3, r3
 8004196:	84bb      	strh	r3, [r7, #36]	; 0x24
	
	AESK_UINT16toUINT8_LE(&ems_bat_cons_u16, packBuf, index);
 8004198:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 800419c:	683a      	ldr	r2, [r7, #0]
 800419e:	6879      	ldr	r1, [r7, #4]
 80041a0:	4618      	mov	r0, r3
 80041a2:	f7fc ffef 	bl	8001184 <AESK_UINT16toUINT8_LE>
	AESK_UINT16toUINT8_LE(&ems_fc_cons_u16, packBuf, index);
 80041a6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80041aa:	683a      	ldr	r2, [r7, #0]
 80041ac:	6879      	ldr	r1, [r7, #4]
 80041ae:	4618      	mov	r0, r3
 80041b0:	f7fc ffe8 	bl	8001184 <AESK_UINT16toUINT8_LE>
	AESK_UINT16toUINT8_LE(&ems_fc_cons_lt_u16, packBuf, index);
 80041b4:	f107 0326 	add.w	r3, r7, #38	; 0x26
 80041b8:	683a      	ldr	r2, [r7, #0]
 80041ba:	6879      	ldr	r1, [r7, #4]
 80041bc:	4618      	mov	r0, r3
 80041be:	f7fc ffe1 	bl	8001184 <AESK_UINT16toUINT8_LE>
	AESK_UINT16toUINT8_LE(&ems_out_cons_u16, packBuf, index);
 80041c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80041c6:	683a      	ldr	r2, [r7, #0]
 80041c8:	6879      	ldr	r1, [r7, #4]
 80041ca:	4618      	mov	r0, r3
 80041cc:	f7fc ffda 	bl	8001184 <AESK_UINT16toUINT8_LE>

	int16_t ems_bat_current_s16 = (int16_t)(hydradata->ems_data.bat_current_f32 * FLOAT_CONVERTER_1);
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80041d6:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80041da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80041de:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80041e2:	ee17 3a90 	vmov	r3, s15
 80041e6:	b21b      	sxth	r3, r3
 80041e8:	847b      	strh	r3, [r7, #34]	; 0x22
	int16_t ems_fc_current_s16 = (int16_t)(hydradata->ems_data.fc_current_f32 * FLOAT_CONVERTER_1);
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80041f0:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80041f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80041f8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80041fc:	ee17 3a90 	vmov	r3, s15
 8004200:	b21b      	sxth	r3, r3
 8004202:	843b      	strh	r3, [r7, #32]
	int16_t ems_out_current_s16 =(int16_t)(hydradata->ems_data.out_current_f32 * FLOAT_CONVERTER_1);
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 800420a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800420e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004212:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004216:	ee17 3a90 	vmov	r3, s15
 800421a:	b21b      	sxth	r3, r3
 800421c:	83fb      	strh	r3, [r7, #30]
	
	AESK_INT16toUINT8_LE(&ems_bat_current_s16, packBuf, index);
 800421e:	f107 0322 	add.w	r3, r7, #34	; 0x22
 8004222:	683a      	ldr	r2, [r7, #0]
 8004224:	6879      	ldr	r1, [r7, #4]
 8004226:	4618      	mov	r0, r3
 8004228:	f7fc ffce 	bl	80011c8 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&ems_fc_current_s16, packBuf, index);
 800422c:	f107 0320 	add.w	r3, r7, #32
 8004230:	683a      	ldr	r2, [r7, #0]
 8004232:	6879      	ldr	r1, [r7, #4]
 8004234:	4618      	mov	r0, r3
 8004236:	f7fc ffc7 	bl	80011c8 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&ems_out_current_s16, packBuf, index);
 800423a:	f107 031e 	add.w	r3, r7, #30
 800423e:	683a      	ldr	r2, [r7, #0]
 8004240:	6879      	ldr	r1, [r7, #4]
 8004242:	4618      	mov	r0, r3
 8004244:	f7fc ffc0 	bl	80011c8 <AESK_INT16toUINT8_LE>
	
	int16_t ems_bat_voltage_s16 = (int16_t)(hydradata->ems_data.bat_voltage_f32 * FLOAT_CONVERTER_1);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 800424e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004252:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004256:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800425a:	ee17 3a90 	vmov	r3, s15
 800425e:	b21b      	sxth	r3, r3
 8004260:	83bb      	strh	r3, [r7, #28]
	int16_t ems_fc_voltage_s16 = (int16_t)(hydradata->ems_data.fc_voltage_f32 * FLOAT_CONVERTER_1);
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8004268:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800426c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004270:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004274:	ee17 3a90 	vmov	r3, s15
 8004278:	b21b      	sxth	r3, r3
 800427a:	837b      	strh	r3, [r7, #26]
	int16_t ems_out_voltage_s16 = (int16_t)(hydradata->ems_data.out_voltage_f32 * FLOAT_CONVERTER_1);	
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8004282:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004286:	ee67 7a87 	vmul.f32	s15, s15, s14
 800428a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800428e:	ee17 3a90 	vmov	r3, s15
 8004292:	b21b      	sxth	r3, r3
 8004294:	833b      	strh	r3, [r7, #24]
	
	AESK_INT16toUINT8_LE(&ems_bat_voltage_s16, packBuf, index);
 8004296:	f107 031c 	add.w	r3, r7, #28
 800429a:	683a      	ldr	r2, [r7, #0]
 800429c:	6879      	ldr	r1, [r7, #4]
 800429e:	4618      	mov	r0, r3
 80042a0:	f7fc ff92 	bl	80011c8 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&ems_fc_voltage_s16, packBuf, index);
 80042a4:	f107 031a 	add.w	r3, r7, #26
 80042a8:	683a      	ldr	r2, [r7, #0]
 80042aa:	6879      	ldr	r1, [r7, #4]
 80042ac:	4618      	mov	r0, r3
 80042ae:	f7fc ff8b 	bl	80011c8 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&ems_out_voltage_s16, packBuf, index);
 80042b2:	f107 0318 	add.w	r3, r7, #24
 80042b6:	683a      	ldr	r2, [r7, #0]
 80042b8:	6879      	ldr	r1, [r7, #4]
 80042ba:	4618      	mov	r0, r3
 80042bc:	f7fc ff84 	bl	80011c8 <AESK_INT16toUINT8_LE>
	
	uint16_t bat_soc_u16 = (uint16_t)(hydradata->ems_data.bat_soc__f32 * FLOAT_CONVERTER_2);
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 80042c6:	ed1f 7a60 	vldr	s14, [pc, #-384]	; 8004148 <createXBEEPackage+0x374>
 80042ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80042ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80042d2:	ee17 3a90 	vmov	r3, s15
 80042d6:	b29b      	uxth	r3, r3
 80042d8:	82fb      	strh	r3, [r7, #22]
	AESK_INT8toUINT8CODE(&(hydradata->ems_data.penalty_s8), packBuf, index);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	3390      	adds	r3, #144	; 0x90
 80042de:	683a      	ldr	r2, [r7, #0]
 80042e0:	6879      	ldr	r1, [r7, #4]
 80042e2:	4618      	mov	r0, r3
 80042e4:	f7fc ffde 	bl	80012a4 <AESK_INT8toUINT8CODE>
	AESK_UINT16toUINT8_LE(&bat_soc_u16, packBuf, index);
 80042e8:	f107 0316 	add.w	r3, r7, #22
 80042ec:	683a      	ldr	r2, [r7, #0]
 80042ee:	6879      	ldr	r1, [r7, #4]
 80042f0:	4618      	mov	r0, r3
 80042f2:	f7fc ff47 	bl	8001184 <AESK_UINT16toUINT8_LE>
	AESK_UINT8toUINT8CODE(&(hydradata->ems_data.temperature_u8), packBuf, index);
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	3398      	adds	r3, #152	; 0x98
 80042fa:	683a      	ldr	r2, [r7, #0]
 80042fc:	6879      	ldr	r1, [r7, #4]
 80042fe:	4618      	mov	r0, r3
 8004300:	f7fc ffb6 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->ems_data.general_error_handler_u8), packBuf, index);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	3399      	adds	r3, #153	; 0x99
 8004308:	683a      	ldr	r2, [r7, #0]
 800430a:	6879      	ldr	r1, [r7, #4]
 800430c:	4618      	mov	r0, r3
 800430e:	f7fc ffaf 	bl	8001270 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->can_error.can_error_u8), packBuf, index);
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	33cc      	adds	r3, #204	; 0xcc
 8004316:	683a      	ldr	r2, [r7, #0]
 8004318:	6879      	ldr	r1, [r7, #4]
 800431a:	4618      	mov	r0, r3
 800431c:	f7fc ffa8 	bl	8001270 <AESK_UINT8toUINT8CODE>
	xbee_data.crc = aeskCRCCalculator(packBuf, *(index));
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	881b      	ldrh	r3, [r3, #0]
 8004324:	4619      	mov	r1, r3
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	f000 f812 	bl	8004350 <aeskCRCCalculator>
 800432c:	4603      	mov	r3, r0
 800432e:	461a      	mov	r2, r3
 8004330:	4b05      	ldr	r3, [pc, #20]	; (8004348 <createXBEEPackage+0x574>)
 8004332:	f8a3 20cc 	strh.w	r2, [r3, #204]	; 0xcc
	AESK_UINT16toUINT8_LE(&(xbee_data.crc), packBuf, index); 	
 8004336:	683a      	ldr	r2, [r7, #0]
 8004338:	6879      	ldr	r1, [r7, #4]
 800433a:	4804      	ldr	r0, [pc, #16]	; (800434c <createXBEEPackage+0x578>)
 800433c:	f7fc ff22 	bl	8001184 <AESK_UINT16toUINT8_LE>
}
 8004340:	bf00      	nop
 8004342:	3750      	adds	r7, #80	; 0x50
 8004344:	46bd      	mov	sp, r7
 8004346:	bd80      	pop	{r7, pc}
 8004348:	20006a0c 	.word	0x20006a0c
 800434c:	20006ad8 	.word	0x20006ad8

08004350 <aeskCRCCalculator>:

uint16_t aeskCRCCalculator(uint8_t * frame, size_t framesize) 
{
 8004350:	b480      	push	{r7}
 8004352:	b085      	sub	sp, #20
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
 8004358:	6039      	str	r1, [r7, #0]
  uint16_t crc16_data = 0;
 800435a:	2300      	movs	r3, #0
 800435c:	81fb      	strh	r3, [r7, #14]
  uint8_t data = 0;
 800435e:	2300      	movs	r3, #0
 8004360:	733b      	strb	r3, [r7, #12]
  for (uint8_t mlen = 0; mlen < framesize; mlen++) {
 8004362:	2300      	movs	r3, #0
 8004364:	737b      	strb	r3, [r7, #13]
 8004366:	e027      	b.n	80043b8 <aeskCRCCalculator+0x68>
    data = frame[mlen] ^ ((uint8_t)(crc16_data) & (uint8_t)(0xFF));
 8004368:	7b7b      	ldrb	r3, [r7, #13]
 800436a:	687a      	ldr	r2, [r7, #4]
 800436c:	4413      	add	r3, r2
 800436e:	781a      	ldrb	r2, [r3, #0]
 8004370:	89fb      	ldrh	r3, [r7, #14]
 8004372:	b2db      	uxtb	r3, r3
 8004374:	4053      	eors	r3, r2
 8004376:	733b      	strb	r3, [r7, #12]
    data ^= data << 4;
 8004378:	7b3b      	ldrb	r3, [r7, #12]
 800437a:	011b      	lsls	r3, r3, #4
 800437c:	b25a      	sxtb	r2, r3
 800437e:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8004382:	4053      	eors	r3, r2
 8004384:	b25b      	sxtb	r3, r3
 8004386:	733b      	strb	r3, [r7, #12]
    crc16_data = ((((uint16_t)data << 8) | ((crc16_data & 0xFF00) >> 8)) ^ (uint8_t)(data >> 4) ^ ((uint16_t)data << 3));
 8004388:	7b3b      	ldrb	r3, [r7, #12]
 800438a:	021b      	lsls	r3, r3, #8
 800438c:	b21a      	sxth	r2, r3
 800438e:	89fb      	ldrh	r3, [r7, #14]
 8004390:	0a1b      	lsrs	r3, r3, #8
 8004392:	b29b      	uxth	r3, r3
 8004394:	b21b      	sxth	r3, r3
 8004396:	4313      	orrs	r3, r2
 8004398:	b21a      	sxth	r2, r3
 800439a:	7b3b      	ldrb	r3, [r7, #12]
 800439c:	091b      	lsrs	r3, r3, #4
 800439e:	b2db      	uxtb	r3, r3
 80043a0:	b21b      	sxth	r3, r3
 80043a2:	4053      	eors	r3, r2
 80043a4:	b21a      	sxth	r2, r3
 80043a6:	7b3b      	ldrb	r3, [r7, #12]
 80043a8:	00db      	lsls	r3, r3, #3
 80043aa:	b21b      	sxth	r3, r3
 80043ac:	4053      	eors	r3, r2
 80043ae:	b21b      	sxth	r3, r3
 80043b0:	81fb      	strh	r3, [r7, #14]
  for (uint8_t mlen = 0; mlen < framesize; mlen++) {
 80043b2:	7b7b      	ldrb	r3, [r7, #13]
 80043b4:	3301      	adds	r3, #1
 80043b6:	737b      	strb	r3, [r7, #13]
 80043b8:	7b7b      	ldrb	r3, [r7, #13]
 80043ba:	683a      	ldr	r2, [r7, #0]
 80043bc:	429a      	cmp	r2, r3
 80043be:	d8d3      	bhi.n	8004368 <aeskCRCCalculator+0x18>
  }
  return (crc16_data);
 80043c0:	89fb      	ldrh	r3, [r7, #14]
}
 80043c2:	4618      	mov	r0, r3
 80043c4:	3714      	adds	r7, #20
 80043c6:	46bd      	mov	sp, r7
 80043c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043cc:	4770      	bx	lr
	...

080043d0 <Can_Error_Control>:

void Can_Error_Control(void)
{
 80043d0:	b480      	push	{r7}
 80043d2:	af00      	add	r7, sp, #0
	static uint32_t ems_can_ID_3_counter = 0;
	static uint32_t ems_can_ID_4_counter = 0;	
	

	
	if(hydradata.driver_can_ID_1_counter > driver_can_ID_1_counter || hydradata.driver_can_ID_2_counter > driver_can_ID_2_counter ||
 80043d4:	4b68      	ldr	r3, [pc, #416]	; (8004578 <Can_Error_Control+0x1a8>)
 80043d6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 80043da:	4b68      	ldr	r3, [pc, #416]	; (800457c <Can_Error_Control+0x1ac>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	429a      	cmp	r2, r3
 80043e0:	d80d      	bhi.n	80043fe <Can_Error_Control+0x2e>
 80043e2:	4b65      	ldr	r3, [pc, #404]	; (8004578 <Can_Error_Control+0x1a8>)
 80043e4:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 80043e8:	4b65      	ldr	r3, [pc, #404]	; (8004580 <Can_Error_Control+0x1b0>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	429a      	cmp	r2, r3
 80043ee:	d806      	bhi.n	80043fe <Can_Error_Control+0x2e>
		 hydradata.driver_can_ID_3_counter > driver_can_ID_3_counter)
 80043f0:	4b61      	ldr	r3, [pc, #388]	; (8004578 <Can_Error_Control+0x1a8>)
 80043f2:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 80043f6:	4b63      	ldr	r3, [pc, #396]	; (8004584 <Can_Error_Control+0x1b4>)
 80043f8:	681b      	ldr	r3, [r3, #0]
	if(hydradata.driver_can_ID_1_counter > driver_can_ID_1_counter || hydradata.driver_can_ID_2_counter > driver_can_ID_2_counter ||
 80043fa:	429a      	cmp	r2, r3
 80043fc:	d907      	bls.n	800440e <Can_Error_Control+0x3e>
	{
		hydradata.can_error.can_error_state.driver_can_error = 0;
 80043fe:	4a5e      	ldr	r2, [pc, #376]	; (8004578 <Can_Error_Control+0x1a8>)
 8004400:	f892 30cc 	ldrb.w	r3, [r2, #204]	; 0xcc
 8004404:	f36f 0382 	bfc	r3, #2, #1
 8004408:	f882 30cc 	strb.w	r3, [r2, #204]	; 0xcc
 800440c:	e006      	b.n	800441c <Can_Error_Control+0x4c>
	}
	
	else
	{
		hydradata.can_error.can_error_state.driver_can_error = 1;
 800440e:	4a5a      	ldr	r2, [pc, #360]	; (8004578 <Can_Error_Control+0x1a8>)
 8004410:	f892 30cc 	ldrb.w	r3, [r2, #204]	; 0xcc
 8004414:	f043 0304 	orr.w	r3, r3, #4
 8004418:	f882 30cc 	strb.w	r3, [r2, #204]	; 0xcc
	}
	
	if(hydradata.bms_can_ID_1_counter > bms_can_ID_1_counter || hydradata.bms_can_ID_2_counter > bms_can_ID_2_counter ||
 800441c:	4b56      	ldr	r3, [pc, #344]	; (8004578 <Can_Error_Control+0x1a8>)
 800441e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8004422:	4b59      	ldr	r3, [pc, #356]	; (8004588 <Can_Error_Control+0x1b8>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	429a      	cmp	r2, r3
 8004428:	d814      	bhi.n	8004454 <Can_Error_Control+0x84>
 800442a:	4b53      	ldr	r3, [pc, #332]	; (8004578 <Can_Error_Control+0x1a8>)
 800442c:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8004430:	4b56      	ldr	r3, [pc, #344]	; (800458c <Can_Error_Control+0x1bc>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	429a      	cmp	r2, r3
 8004436:	d80d      	bhi.n	8004454 <Can_Error_Control+0x84>
		 hydradata.bms_can_ID_3_counter > bms_can_ID_3_counter || hydradata.bms_can_ID_4_counter > bms_can_ID_4_counter)
 8004438:	4b4f      	ldr	r3, [pc, #316]	; (8004578 <Can_Error_Control+0x1a8>)
 800443a:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
 800443e:	4b54      	ldr	r3, [pc, #336]	; (8004590 <Can_Error_Control+0x1c0>)
 8004440:	681b      	ldr	r3, [r3, #0]
	if(hydradata.bms_can_ID_1_counter > bms_can_ID_1_counter || hydradata.bms_can_ID_2_counter > bms_can_ID_2_counter ||
 8004442:	429a      	cmp	r2, r3
 8004444:	d806      	bhi.n	8004454 <Can_Error_Control+0x84>
		 hydradata.bms_can_ID_3_counter > bms_can_ID_3_counter || hydradata.bms_can_ID_4_counter > bms_can_ID_4_counter)
 8004446:	4b4c      	ldr	r3, [pc, #304]	; (8004578 <Can_Error_Control+0x1a8>)
 8004448:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 800444c:	4b51      	ldr	r3, [pc, #324]	; (8004594 <Can_Error_Control+0x1c4>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	429a      	cmp	r2, r3
 8004452:	d907      	bls.n	8004464 <Can_Error_Control+0x94>
	{
		hydradata.can_error.can_error_state.bms_can_error = 0;
 8004454:	4a48      	ldr	r2, [pc, #288]	; (8004578 <Can_Error_Control+0x1a8>)
 8004456:	f892 30cc 	ldrb.w	r3, [r2, #204]	; 0xcc
 800445a:	f36f 0341 	bfc	r3, #1, #1
 800445e:	f882 30cc 	strb.w	r3, [r2, #204]	; 0xcc
 8004462:	e006      	b.n	8004472 <Can_Error_Control+0xa2>
	}
	
	else
	{
		hydradata.can_error.can_error_state.bms_can_error = 1;
 8004464:	4a44      	ldr	r2, [pc, #272]	; (8004578 <Can_Error_Control+0x1a8>)
 8004466:	f892 30cc 	ldrb.w	r3, [r2, #204]	; 0xcc
 800446a:	f043 0302 	orr.w	r3, r3, #2
 800446e:	f882 30cc 	strb.w	r3, [r2, #204]	; 0xcc
	}
	
	if(hydradata.vcu_can_ID_1_counter > vcu_can_ID_1_counter)
 8004472:	4b41      	ldr	r3, [pc, #260]	; (8004578 <Can_Error_Control+0x1a8>)
 8004474:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8004478:	4b47      	ldr	r3, [pc, #284]	; (8004598 <Can_Error_Control+0x1c8>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	429a      	cmp	r2, r3
 800447e:	d907      	bls.n	8004490 <Can_Error_Control+0xc0>
	{
		hydradata.can_error.can_error_state.vcu_can_error = 0;
 8004480:	4a3d      	ldr	r2, [pc, #244]	; (8004578 <Can_Error_Control+0x1a8>)
 8004482:	f892 30cc 	ldrb.w	r3, [r2, #204]	; 0xcc
 8004486:	f36f 0300 	bfc	r3, #0, #1
 800448a:	f882 30cc 	strb.w	r3, [r2, #204]	; 0xcc
 800448e:	e006      	b.n	800449e <Can_Error_Control+0xce>
	}
	
	else
	{
		hydradata.can_error.can_error_state.vcu_can_error = 1;
 8004490:	4a39      	ldr	r2, [pc, #228]	; (8004578 <Can_Error_Control+0x1a8>)
 8004492:	f892 30cc 	ldrb.w	r3, [r2, #204]	; 0xcc
 8004496:	f043 0301 	orr.w	r3, r3, #1
 800449a:	f882 30cc 	strb.w	r3, [r2, #204]	; 0xcc
	}
	
	if(hydradata.ems_can_ID_1_counter > ems_can_ID_1_counter || hydradata.ems_can_ID_2_counter > ems_can_ID_2_counter ||
 800449e:	4b36      	ldr	r3, [pc, #216]	; (8004578 <Can_Error_Control+0x1a8>)
 80044a0:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80044a4:	4b3d      	ldr	r3, [pc, #244]	; (800459c <Can_Error_Control+0x1cc>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	429a      	cmp	r2, r3
 80044aa:	d814      	bhi.n	80044d6 <Can_Error_Control+0x106>
 80044ac:	4b32      	ldr	r3, [pc, #200]	; (8004578 <Can_Error_Control+0x1a8>)
 80044ae:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 80044b2:	4b3b      	ldr	r3, [pc, #236]	; (80045a0 <Can_Error_Control+0x1d0>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	429a      	cmp	r2, r3
 80044b8:	d80d      	bhi.n	80044d6 <Can_Error_Control+0x106>
		 hydradata.ems_can_ID_3_counter > ems_can_ID_3_counter || hydradata.ems_can_ID_4_counter > ems_can_ID_4_counter)
 80044ba:	4b2f      	ldr	r3, [pc, #188]	; (8004578 <Can_Error_Control+0x1a8>)
 80044bc:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 80044c0:	4b38      	ldr	r3, [pc, #224]	; (80045a4 <Can_Error_Control+0x1d4>)
 80044c2:	681b      	ldr	r3, [r3, #0]
	if(hydradata.ems_can_ID_1_counter > ems_can_ID_1_counter || hydradata.ems_can_ID_2_counter > ems_can_ID_2_counter ||
 80044c4:	429a      	cmp	r2, r3
 80044c6:	d806      	bhi.n	80044d6 <Can_Error_Control+0x106>
		 hydradata.ems_can_ID_3_counter > ems_can_ID_3_counter || hydradata.ems_can_ID_4_counter > ems_can_ID_4_counter)
 80044c8:	4b2b      	ldr	r3, [pc, #172]	; (8004578 <Can_Error_Control+0x1a8>)
 80044ca:	f8d3 20bc 	ldr.w	r2, [r3, #188]	; 0xbc
 80044ce:	4b36      	ldr	r3, [pc, #216]	; (80045a8 <Can_Error_Control+0x1d8>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	429a      	cmp	r2, r3
 80044d4:	d907      	bls.n	80044e6 <Can_Error_Control+0x116>
	{
		hydradata.can_error.can_error_state.ems_can_error = 0;
 80044d6:	4a28      	ldr	r2, [pc, #160]	; (8004578 <Can_Error_Control+0x1a8>)
 80044d8:	f892 30cc 	ldrb.w	r3, [r2, #204]	; 0xcc
 80044dc:	f36f 03c3 	bfc	r3, #3, #1
 80044e0:	f882 30cc 	strb.w	r3, [r2, #204]	; 0xcc
 80044e4:	e006      	b.n	80044f4 <Can_Error_Control+0x124>
	}
	
	else
	{
		hydradata.can_error.can_error_state.ems_can_error = 1;
 80044e6:	4a24      	ldr	r2, [pc, #144]	; (8004578 <Can_Error_Control+0x1a8>)
 80044e8:	f892 30cc 	ldrb.w	r3, [r2, #204]	; 0xcc
 80044ec:	f043 0308 	orr.w	r3, r3, #8
 80044f0:	f882 30cc 	strb.w	r3, [r2, #204]	; 0xcc
	}
	
	
	
	vcu_can_ID_1_counter = hydradata.vcu_can_ID_1_counter;	
 80044f4:	4b20      	ldr	r3, [pc, #128]	; (8004578 <Can_Error_Control+0x1a8>)
 80044f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80044fa:	4a27      	ldr	r2, [pc, #156]	; (8004598 <Can_Error_Control+0x1c8>)
 80044fc:	6013      	str	r3, [r2, #0]
	
	bms_can_ID_1_counter = hydradata.bms_can_ID_1_counter;
 80044fe:	4b1e      	ldr	r3, [pc, #120]	; (8004578 <Can_Error_Control+0x1a8>)
 8004500:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8004504:	4a20      	ldr	r2, [pc, #128]	; (8004588 <Can_Error_Control+0x1b8>)
 8004506:	6013      	str	r3, [r2, #0]
	bms_can_ID_2_counter = hydradata.bms_can_ID_2_counter;
 8004508:	4b1b      	ldr	r3, [pc, #108]	; (8004578 <Can_Error_Control+0x1a8>)
 800450a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800450e:	4a1f      	ldr	r2, [pc, #124]	; (800458c <Can_Error_Control+0x1bc>)
 8004510:	6013      	str	r3, [r2, #0]
	bms_can_ID_3_counter = hydradata.bms_can_ID_3_counter;
 8004512:	4b19      	ldr	r3, [pc, #100]	; (8004578 <Can_Error_Control+0x1a8>)
 8004514:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004518:	4a1d      	ldr	r2, [pc, #116]	; (8004590 <Can_Error_Control+0x1c0>)
 800451a:	6013      	str	r3, [r2, #0]
	bms_can_ID_4_counter = hydradata.bms_can_ID_4_counter;
 800451c:	4b16      	ldr	r3, [pc, #88]	; (8004578 <Can_Error_Control+0x1a8>)
 800451e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8004522:	4a1c      	ldr	r2, [pc, #112]	; (8004594 <Can_Error_Control+0x1c4>)
 8004524:	6013      	str	r3, [r2, #0]
	
	driver_can_ID_1_counter = hydradata.driver_can_ID_1_counter;
 8004526:	4b14      	ldr	r3, [pc, #80]	; (8004578 <Can_Error_Control+0x1a8>)
 8004528:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800452c:	4a13      	ldr	r2, [pc, #76]	; (800457c <Can_Error_Control+0x1ac>)
 800452e:	6013      	str	r3, [r2, #0]
	driver_can_ID_2_counter = hydradata.driver_can_ID_2_counter;
 8004530:	4b11      	ldr	r3, [pc, #68]	; (8004578 <Can_Error_Control+0x1a8>)
 8004532:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8004536:	4a12      	ldr	r2, [pc, #72]	; (8004580 <Can_Error_Control+0x1b0>)
 8004538:	6013      	str	r3, [r2, #0]
	driver_can_ID_3_counter = hydradata.driver_can_ID_3_counter;
 800453a:	4b0f      	ldr	r3, [pc, #60]	; (8004578 <Can_Error_Control+0x1a8>)
 800453c:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8004540:	4a10      	ldr	r2, [pc, #64]	; (8004584 <Can_Error_Control+0x1b4>)
 8004542:	6013      	str	r3, [r2, #0]

	ems_can_ID_1_counter = hydradata.ems_can_ID_1_counter;
 8004544:	4b0c      	ldr	r3, [pc, #48]	; (8004578 <Can_Error_Control+0x1a8>)
 8004546:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800454a:	4a14      	ldr	r2, [pc, #80]	; (800459c <Can_Error_Control+0x1cc>)
 800454c:	6013      	str	r3, [r2, #0]
	ems_can_ID_2_counter = hydradata.ems_can_ID_2_counter;
 800454e:	4b0a      	ldr	r3, [pc, #40]	; (8004578 <Can_Error_Control+0x1a8>)
 8004550:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8004554:	4a12      	ldr	r2, [pc, #72]	; (80045a0 <Can_Error_Control+0x1d0>)
 8004556:	6013      	str	r3, [r2, #0]
	ems_can_ID_3_counter = hydradata.ems_can_ID_3_counter;
 8004558:	4b07      	ldr	r3, [pc, #28]	; (8004578 <Can_Error_Control+0x1a8>)
 800455a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800455e:	4a11      	ldr	r2, [pc, #68]	; (80045a4 <Can_Error_Control+0x1d4>)
 8004560:	6013      	str	r3, [r2, #0]
	ems_can_ID_4_counter = hydradata.ems_can_ID_4_counter;
 8004562:	4b05      	ldr	r3, [pc, #20]	; (8004578 <Can_Error_Control+0x1a8>)
 8004564:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8004568:	4a0f      	ldr	r2, [pc, #60]	; (80045a8 <Can_Error_Control+0x1d8>)
 800456a:	6013      	str	r3, [r2, #0]
	
}
 800456c:	bf00      	nop
 800456e:	46bd      	mov	sp, r7
 8004570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004574:	4770      	bx	lr
 8004576:	bf00      	nop
 8004578:	20006e74 	.word	0x20006e74
 800457c:	20000110 	.word	0x20000110
 8004580:	20000114 	.word	0x20000114
 8004584:	20000118 	.word	0x20000118
 8004588:	2000011c 	.word	0x2000011c
 800458c:	20000120 	.word	0x20000120
 8004590:	20000124 	.word	0x20000124
 8004594:	20000128 	.word	0x20000128
 8004598:	2000012c 	.word	0x2000012c
 800459c:	20000130 	.word	0x20000130
 80045a0:	20000134 	.word	0x20000134
 80045a4:	20000138 	.word	0x20000138
 80045a8:	2000013c 	.word	0x2000013c

080045ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80045ac:	b480      	push	{r7}
 80045ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80045b0:	bf00      	nop
 80045b2:	46bd      	mov	sp, r7
 80045b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b8:	4770      	bx	lr
	...

080045bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80045bc:	b480      	push	{r7}
 80045be:	b083      	sub	sp, #12
 80045c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045c2:	2300      	movs	r3, #0
 80045c4:	607b      	str	r3, [r7, #4]
 80045c6:	4b10      	ldr	r3, [pc, #64]	; (8004608 <HAL_MspInit+0x4c>)
 80045c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045ca:	4a0f      	ldr	r2, [pc, #60]	; (8004608 <HAL_MspInit+0x4c>)
 80045cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80045d0:	6453      	str	r3, [r2, #68]	; 0x44
 80045d2:	4b0d      	ldr	r3, [pc, #52]	; (8004608 <HAL_MspInit+0x4c>)
 80045d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80045da:	607b      	str	r3, [r7, #4]
 80045dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80045de:	2300      	movs	r3, #0
 80045e0:	603b      	str	r3, [r7, #0]
 80045e2:	4b09      	ldr	r3, [pc, #36]	; (8004608 <HAL_MspInit+0x4c>)
 80045e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045e6:	4a08      	ldr	r2, [pc, #32]	; (8004608 <HAL_MspInit+0x4c>)
 80045e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045ec:	6413      	str	r3, [r2, #64]	; 0x40
 80045ee:	4b06      	ldr	r3, [pc, #24]	; (8004608 <HAL_MspInit+0x4c>)
 80045f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045f6:	603b      	str	r3, [r7, #0]
 80045f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80045fa:	bf00      	nop
 80045fc:	370c      	adds	r7, #12
 80045fe:	46bd      	mov	sp, r7
 8004600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004604:	4770      	bx	lr
 8004606:	bf00      	nop
 8004608:	40023800 	.word	0x40023800

0800460c <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b08c      	sub	sp, #48	; 0x30
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004614:	f107 031c 	add.w	r3, r7, #28
 8004618:	2200      	movs	r2, #0
 800461a:	601a      	str	r2, [r3, #0]
 800461c:	605a      	str	r2, [r3, #4]
 800461e:	609a      	str	r2, [r3, #8]
 8004620:	60da      	str	r2, [r3, #12]
 8004622:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a53      	ldr	r2, [pc, #332]	; (8004778 <HAL_CAN_MspInit+0x16c>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d146      	bne.n	80046bc <HAL_CAN_MspInit+0xb0>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 800462e:	4b53      	ldr	r3, [pc, #332]	; (800477c <HAL_CAN_MspInit+0x170>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	3301      	adds	r3, #1
 8004634:	4a51      	ldr	r2, [pc, #324]	; (800477c <HAL_CAN_MspInit+0x170>)
 8004636:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8004638:	4b50      	ldr	r3, [pc, #320]	; (800477c <HAL_CAN_MspInit+0x170>)
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	2b01      	cmp	r3, #1
 800463e:	d10d      	bne.n	800465c <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8004640:	2300      	movs	r3, #0
 8004642:	61bb      	str	r3, [r7, #24]
 8004644:	4b4e      	ldr	r3, [pc, #312]	; (8004780 <HAL_CAN_MspInit+0x174>)
 8004646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004648:	4a4d      	ldr	r2, [pc, #308]	; (8004780 <HAL_CAN_MspInit+0x174>)
 800464a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800464e:	6413      	str	r3, [r2, #64]	; 0x40
 8004650:	4b4b      	ldr	r3, [pc, #300]	; (8004780 <HAL_CAN_MspInit+0x174>)
 8004652:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004654:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004658:	61bb      	str	r3, [r7, #24]
 800465a:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800465c:	2300      	movs	r3, #0
 800465e:	617b      	str	r3, [r7, #20]
 8004660:	4b47      	ldr	r3, [pc, #284]	; (8004780 <HAL_CAN_MspInit+0x174>)
 8004662:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004664:	4a46      	ldr	r2, [pc, #280]	; (8004780 <HAL_CAN_MspInit+0x174>)
 8004666:	f043 0301 	orr.w	r3, r3, #1
 800466a:	6313      	str	r3, [r2, #48]	; 0x30
 800466c:	4b44      	ldr	r3, [pc, #272]	; (8004780 <HAL_CAN_MspInit+0x174>)
 800466e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004670:	f003 0301 	and.w	r3, r3, #1
 8004674:	617b      	str	r3, [r7, #20]
 8004676:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8004678:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800467c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800467e:	2302      	movs	r3, #2
 8004680:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004682:	2300      	movs	r3, #0
 8004684:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004686:	2303      	movs	r3, #3
 8004688:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800468a:	2309      	movs	r3, #9
 800468c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800468e:	f107 031c 	add.w	r3, r7, #28
 8004692:	4619      	mov	r1, r3
 8004694:	483b      	ldr	r0, [pc, #236]	; (8004784 <HAL_CAN_MspInit+0x178>)
 8004696:	f001 ffdd 	bl	8006654 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 3, 0);
 800469a:	2200      	movs	r2, #0
 800469c:	2103      	movs	r1, #3
 800469e:	2014      	movs	r0, #20
 80046a0:	f001 fba1 	bl	8005de6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80046a4:	2014      	movs	r0, #20
 80046a6:	f001 fbba 	bl	8005e1e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 3, 0);
 80046aa:	2200      	movs	r2, #0
 80046ac:	2103      	movs	r1, #3
 80046ae:	2015      	movs	r0, #21
 80046b0:	f001 fb99 	bl	8005de6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 80046b4:	2015      	movs	r0, #21
 80046b6:	f001 fbb2 	bl	8005e1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 80046ba:	e058      	b.n	800476e <HAL_CAN_MspInit+0x162>
  else if(hcan->Instance==CAN2)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a31      	ldr	r2, [pc, #196]	; (8004788 <HAL_CAN_MspInit+0x17c>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d153      	bne.n	800476e <HAL_CAN_MspInit+0x162>
    HAL_RCC_CAN1_CLK_ENABLED++;
 80046c6:	4b2d      	ldr	r3, [pc, #180]	; (800477c <HAL_CAN_MspInit+0x170>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	3301      	adds	r3, #1
 80046cc:	4a2b      	ldr	r2, [pc, #172]	; (800477c <HAL_CAN_MspInit+0x170>)
 80046ce:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80046d0:	4b2a      	ldr	r3, [pc, #168]	; (800477c <HAL_CAN_MspInit+0x170>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	2b01      	cmp	r3, #1
 80046d6:	d10d      	bne.n	80046f4 <HAL_CAN_MspInit+0xe8>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80046d8:	2300      	movs	r3, #0
 80046da:	613b      	str	r3, [r7, #16]
 80046dc:	4b28      	ldr	r3, [pc, #160]	; (8004780 <HAL_CAN_MspInit+0x174>)
 80046de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046e0:	4a27      	ldr	r2, [pc, #156]	; (8004780 <HAL_CAN_MspInit+0x174>)
 80046e2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80046e6:	6413      	str	r3, [r2, #64]	; 0x40
 80046e8:	4b25      	ldr	r3, [pc, #148]	; (8004780 <HAL_CAN_MspInit+0x174>)
 80046ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046f0:	613b      	str	r3, [r7, #16]
 80046f2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_CAN2_CLK_ENABLE();
 80046f4:	2300      	movs	r3, #0
 80046f6:	60fb      	str	r3, [r7, #12]
 80046f8:	4b21      	ldr	r3, [pc, #132]	; (8004780 <HAL_CAN_MspInit+0x174>)
 80046fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046fc:	4a20      	ldr	r2, [pc, #128]	; (8004780 <HAL_CAN_MspInit+0x174>)
 80046fe:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004702:	6413      	str	r3, [r2, #64]	; 0x40
 8004704:	4b1e      	ldr	r3, [pc, #120]	; (8004780 <HAL_CAN_MspInit+0x174>)
 8004706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004708:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800470c:	60fb      	str	r3, [r7, #12]
 800470e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004710:	2300      	movs	r3, #0
 8004712:	60bb      	str	r3, [r7, #8]
 8004714:	4b1a      	ldr	r3, [pc, #104]	; (8004780 <HAL_CAN_MspInit+0x174>)
 8004716:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004718:	4a19      	ldr	r2, [pc, #100]	; (8004780 <HAL_CAN_MspInit+0x174>)
 800471a:	f043 0302 	orr.w	r3, r3, #2
 800471e:	6313      	str	r3, [r2, #48]	; 0x30
 8004720:	4b17      	ldr	r3, [pc, #92]	; (8004780 <HAL_CAN_MspInit+0x174>)
 8004722:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004724:	f003 0302 	and.w	r3, r3, #2
 8004728:	60bb      	str	r3, [r7, #8]
 800472a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800472c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004730:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004732:	2302      	movs	r3, #2
 8004734:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004736:	2300      	movs	r3, #0
 8004738:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800473a:	2303      	movs	r3, #3
 800473c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 800473e:	2309      	movs	r3, #9
 8004740:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004742:	f107 031c 	add.w	r3, r7, #28
 8004746:	4619      	mov	r1, r3
 8004748:	4810      	ldr	r0, [pc, #64]	; (800478c <HAL_CAN_MspInit+0x180>)
 800474a:	f001 ff83 	bl	8006654 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 800474e:	2200      	movs	r2, #0
 8004750:	2100      	movs	r1, #0
 8004752:	2040      	movs	r0, #64	; 0x40
 8004754:	f001 fb47 	bl	8005de6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8004758:	2040      	movs	r0, #64	; 0x40
 800475a:	f001 fb60 	bl	8005e1e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 0, 0);
 800475e:	2200      	movs	r2, #0
 8004760:	2100      	movs	r1, #0
 8004762:	2041      	movs	r0, #65	; 0x41
 8004764:	f001 fb3f 	bl	8005de6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 8004768:	2041      	movs	r0, #65	; 0x41
 800476a:	f001 fb58 	bl	8005e1e <HAL_NVIC_EnableIRQ>
}
 800476e:	bf00      	nop
 8004770:	3730      	adds	r7, #48	; 0x30
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}
 8004776:	bf00      	nop
 8004778:	40006400 	.word	0x40006400
 800477c:	20000140 	.word	0x20000140
 8004780:	40023800 	.word	0x40023800
 8004784:	40020000 	.word	0x40020000
 8004788:	40006800 	.word	0x40006800
 800478c:	40020400 	.word	0x40020400

08004790 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004790:	b480      	push	{r7}
 8004792:	b083      	sub	sp, #12
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a05      	ldr	r2, [pc, #20]	; (80047b4 <HAL_RTC_MspInit+0x24>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d102      	bne.n	80047a8 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80047a2:	4b05      	ldr	r3, [pc, #20]	; (80047b8 <HAL_RTC_MspInit+0x28>)
 80047a4:	2201      	movs	r2, #1
 80047a6:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80047a8:	bf00      	nop
 80047aa:	370c      	adds	r7, #12
 80047ac:	46bd      	mov	sp, r7
 80047ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b2:	4770      	bx	lr
 80047b4:	40002800 	.word	0x40002800
 80047b8:	42470e3c 	.word	0x42470e3c

080047bc <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b08c      	sub	sp, #48	; 0x30
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047c4:	f107 031c 	add.w	r3, r7, #28
 80047c8:	2200      	movs	r2, #0
 80047ca:	601a      	str	r2, [r3, #0]
 80047cc:	605a      	str	r2, [r3, #4]
 80047ce:	609a      	str	r2, [r3, #8]
 80047d0:	60da      	str	r2, [r3, #12]
 80047d2:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a77      	ldr	r2, [pc, #476]	; (80049b8 <HAL_SD_MspInit+0x1fc>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	f040 80e8 	bne.w	80049b0 <HAL_SD_MspInit+0x1f4>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80047e0:	2300      	movs	r3, #0
 80047e2:	61bb      	str	r3, [r7, #24]
 80047e4:	4b75      	ldr	r3, [pc, #468]	; (80049bc <HAL_SD_MspInit+0x200>)
 80047e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047e8:	4a74      	ldr	r2, [pc, #464]	; (80049bc <HAL_SD_MspInit+0x200>)
 80047ea:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80047ee:	6453      	str	r3, [r2, #68]	; 0x44
 80047f0:	4b72      	ldr	r3, [pc, #456]	; (80049bc <HAL_SD_MspInit+0x200>)
 80047f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047f4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80047f8:	61bb      	str	r3, [r7, #24]
 80047fa:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80047fc:	2300      	movs	r3, #0
 80047fe:	617b      	str	r3, [r7, #20]
 8004800:	4b6e      	ldr	r3, [pc, #440]	; (80049bc <HAL_SD_MspInit+0x200>)
 8004802:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004804:	4a6d      	ldr	r2, [pc, #436]	; (80049bc <HAL_SD_MspInit+0x200>)
 8004806:	f043 0301 	orr.w	r3, r3, #1
 800480a:	6313      	str	r3, [r2, #48]	; 0x30
 800480c:	4b6b      	ldr	r3, [pc, #428]	; (80049bc <HAL_SD_MspInit+0x200>)
 800480e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004810:	f003 0301 	and.w	r3, r3, #1
 8004814:	617b      	str	r3, [r7, #20]
 8004816:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004818:	2300      	movs	r3, #0
 800481a:	613b      	str	r3, [r7, #16]
 800481c:	4b67      	ldr	r3, [pc, #412]	; (80049bc <HAL_SD_MspInit+0x200>)
 800481e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004820:	4a66      	ldr	r2, [pc, #408]	; (80049bc <HAL_SD_MspInit+0x200>)
 8004822:	f043 0302 	orr.w	r3, r3, #2
 8004826:	6313      	str	r3, [r2, #48]	; 0x30
 8004828:	4b64      	ldr	r3, [pc, #400]	; (80049bc <HAL_SD_MspInit+0x200>)
 800482a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800482c:	f003 0302 	and.w	r3, r3, #2
 8004830:	613b      	str	r3, [r7, #16]
 8004832:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004834:	2300      	movs	r3, #0
 8004836:	60fb      	str	r3, [r7, #12]
 8004838:	4b60      	ldr	r3, [pc, #384]	; (80049bc <HAL_SD_MspInit+0x200>)
 800483a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800483c:	4a5f      	ldr	r2, [pc, #380]	; (80049bc <HAL_SD_MspInit+0x200>)
 800483e:	f043 0304 	orr.w	r3, r3, #4
 8004842:	6313      	str	r3, [r2, #48]	; 0x30
 8004844:	4b5d      	ldr	r3, [pc, #372]	; (80049bc <HAL_SD_MspInit+0x200>)
 8004846:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004848:	f003 0304 	and.w	r3, r3, #4
 800484c:	60fb      	str	r3, [r7, #12]
 800484e:	68fb      	ldr	r3, [r7, #12]
    /**SDIO GPIO Configuration
    PA6     ------> SDIO_CMD
    PB15     ------> SDIO_CK
    PC8     ------> SDIO_D0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004850:	2340      	movs	r3, #64	; 0x40
 8004852:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004854:	2302      	movs	r3, #2
 8004856:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004858:	2300      	movs	r3, #0
 800485a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800485c:	2303      	movs	r3, #3
 800485e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8004860:	230c      	movs	r3, #12
 8004862:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004864:	f107 031c 	add.w	r3, r7, #28
 8004868:	4619      	mov	r1, r3
 800486a:	4855      	ldr	r0, [pc, #340]	; (80049c0 <HAL_SD_MspInit+0x204>)
 800486c:	f001 fef2 	bl	8006654 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004870:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004874:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004876:	2302      	movs	r3, #2
 8004878:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800487a:	2300      	movs	r3, #0
 800487c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800487e:	2303      	movs	r3, #3
 8004880:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8004882:	230c      	movs	r3, #12
 8004884:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004886:	f107 031c 	add.w	r3, r7, #28
 800488a:	4619      	mov	r1, r3
 800488c:	484d      	ldr	r0, [pc, #308]	; (80049c4 <HAL_SD_MspInit+0x208>)
 800488e:	f001 fee1 	bl	8006654 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004892:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004896:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004898:	2302      	movs	r3, #2
 800489a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800489c:	2300      	movs	r3, #0
 800489e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80048a0:	2303      	movs	r3, #3
 80048a2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80048a4:	230c      	movs	r3, #12
 80048a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80048a8:	f107 031c 	add.w	r3, r7, #28
 80048ac:	4619      	mov	r1, r3
 80048ae:	4846      	ldr	r0, [pc, #280]	; (80049c8 <HAL_SD_MspInit+0x20c>)
 80048b0:	f001 fed0 	bl	8006654 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream6;
 80048b4:	4b45      	ldr	r3, [pc, #276]	; (80049cc <HAL_SD_MspInit+0x210>)
 80048b6:	4a46      	ldr	r2, [pc, #280]	; (80049d0 <HAL_SD_MspInit+0x214>)
 80048b8:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 80048ba:	4b44      	ldr	r3, [pc, #272]	; (80049cc <HAL_SD_MspInit+0x210>)
 80048bc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80048c0:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80048c2:	4b42      	ldr	r3, [pc, #264]	; (80049cc <HAL_SD_MspInit+0x210>)
 80048c4:	2200      	movs	r2, #0
 80048c6:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80048c8:	4b40      	ldr	r3, [pc, #256]	; (80049cc <HAL_SD_MspInit+0x210>)
 80048ca:	2200      	movs	r2, #0
 80048cc:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 80048ce:	4b3f      	ldr	r3, [pc, #252]	; (80049cc <HAL_SD_MspInit+0x210>)
 80048d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80048d4:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80048d6:	4b3d      	ldr	r3, [pc, #244]	; (80049cc <HAL_SD_MspInit+0x210>)
 80048d8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80048dc:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80048de:	4b3b      	ldr	r3, [pc, #236]	; (80049cc <HAL_SD_MspInit+0x210>)
 80048e0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80048e4:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 80048e6:	4b39      	ldr	r3, [pc, #228]	; (80049cc <HAL_SD_MspInit+0x210>)
 80048e8:	2220      	movs	r2, #32
 80048ea:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 80048ec:	4b37      	ldr	r3, [pc, #220]	; (80049cc <HAL_SD_MspInit+0x210>)
 80048ee:	2200      	movs	r2, #0
 80048f0:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80048f2:	4b36      	ldr	r3, [pc, #216]	; (80049cc <HAL_SD_MspInit+0x210>)
 80048f4:	2204      	movs	r2, #4
 80048f6:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80048f8:	4b34      	ldr	r3, [pc, #208]	; (80049cc <HAL_SD_MspInit+0x210>)
 80048fa:	2203      	movs	r2, #3
 80048fc:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 80048fe:	4b33      	ldr	r3, [pc, #204]	; (80049cc <HAL_SD_MspInit+0x210>)
 8004900:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8004904:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8004906:	4b31      	ldr	r3, [pc, #196]	; (80049cc <HAL_SD_MspInit+0x210>)
 8004908:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800490c:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 800490e:	482f      	ldr	r0, [pc, #188]	; (80049cc <HAL_SD_MspInit+0x210>)
 8004910:	f001 faa0 	bl	8005e54 <HAL_DMA_Init>
 8004914:	4603      	mov	r3, r0
 8004916:	2b00      	cmp	r3, #0
 8004918:	d001      	beq.n	800491e <HAL_SD_MspInit+0x162>
    {
      Error_Handler();
 800491a:	f7ff fe47 	bl	80045ac <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	4a2a      	ldr	r2, [pc, #168]	; (80049cc <HAL_SD_MspInit+0x210>)
 8004922:	641a      	str	r2, [r3, #64]	; 0x40
 8004924:	4a29      	ldr	r2, [pc, #164]	; (80049cc <HAL_SD_MspInit+0x210>)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream3;
 800492a:	4b2a      	ldr	r3, [pc, #168]	; (80049d4 <HAL_SD_MspInit+0x218>)
 800492c:	4a2a      	ldr	r2, [pc, #168]	; (80049d8 <HAL_SD_MspInit+0x21c>)
 800492e:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8004930:	4b28      	ldr	r3, [pc, #160]	; (80049d4 <HAL_SD_MspInit+0x218>)
 8004932:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004936:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004938:	4b26      	ldr	r3, [pc, #152]	; (80049d4 <HAL_SD_MspInit+0x218>)
 800493a:	2240      	movs	r2, #64	; 0x40
 800493c:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800493e:	4b25      	ldr	r3, [pc, #148]	; (80049d4 <HAL_SD_MspInit+0x218>)
 8004940:	2200      	movs	r2, #0
 8004942:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004944:	4b23      	ldr	r3, [pc, #140]	; (80049d4 <HAL_SD_MspInit+0x218>)
 8004946:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800494a:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800494c:	4b21      	ldr	r3, [pc, #132]	; (80049d4 <HAL_SD_MspInit+0x218>)
 800494e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004952:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004954:	4b1f      	ldr	r3, [pc, #124]	; (80049d4 <HAL_SD_MspInit+0x218>)
 8004956:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800495a:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 800495c:	4b1d      	ldr	r3, [pc, #116]	; (80049d4 <HAL_SD_MspInit+0x218>)
 800495e:	2220      	movs	r2, #32
 8004960:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004962:	4b1c      	ldr	r3, [pc, #112]	; (80049d4 <HAL_SD_MspInit+0x218>)
 8004964:	2200      	movs	r2, #0
 8004966:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8004968:	4b1a      	ldr	r3, [pc, #104]	; (80049d4 <HAL_SD_MspInit+0x218>)
 800496a:	2204      	movs	r2, #4
 800496c:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800496e:	4b19      	ldr	r3, [pc, #100]	; (80049d4 <HAL_SD_MspInit+0x218>)
 8004970:	2203      	movs	r2, #3
 8004972:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8004974:	4b17      	ldr	r3, [pc, #92]	; (80049d4 <HAL_SD_MspInit+0x218>)
 8004976:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800497a:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 800497c:	4b15      	ldr	r3, [pc, #84]	; (80049d4 <HAL_SD_MspInit+0x218>)
 800497e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8004982:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8004984:	4813      	ldr	r0, [pc, #76]	; (80049d4 <HAL_SD_MspInit+0x218>)
 8004986:	f001 fa65 	bl	8005e54 <HAL_DMA_Init>
 800498a:	4603      	mov	r3, r0
 800498c:	2b00      	cmp	r3, #0
 800498e:	d001      	beq.n	8004994 <HAL_SD_MspInit+0x1d8>
    {
      Error_Handler();
 8004990:	f7ff fe0c 	bl	80045ac <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	4a0f      	ldr	r2, [pc, #60]	; (80049d4 <HAL_SD_MspInit+0x218>)
 8004998:	63da      	str	r2, [r3, #60]	; 0x3c
 800499a:	4a0e      	ldr	r2, [pc, #56]	; (80049d4 <HAL_SD_MspInit+0x218>)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 80049a0:	2200      	movs	r2, #0
 80049a2:	2100      	movs	r1, #0
 80049a4:	2031      	movs	r0, #49	; 0x31
 80049a6:	f001 fa1e 	bl	8005de6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 80049aa:	2031      	movs	r0, #49	; 0x31
 80049ac:	f001 fa37 	bl	8005e1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 80049b0:	bf00      	nop
 80049b2:	3730      	adds	r7, #48	; 0x30
 80049b4:	46bd      	mov	sp, r7
 80049b6:	bd80      	pop	{r7, pc}
 80049b8:	40012c00 	.word	0x40012c00
 80049bc:	40023800 	.word	0x40023800
 80049c0:	40020000 	.word	0x40020000
 80049c4:	40020400 	.word	0x40020400
 80049c8:	40020800 	.word	0x40020800
 80049cc:	200040d8 	.word	0x200040d8
 80049d0:	400264a0 	.word	0x400264a0
 80049d4:	20006b68 	.word	0x20006b68
 80049d8:	40026458 	.word	0x40026458

080049dc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b084      	sub	sp, #16
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4a0e      	ldr	r2, [pc, #56]	; (8004a24 <HAL_TIM_Base_MspInit+0x48>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d115      	bne.n	8004a1a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80049ee:	2300      	movs	r3, #0
 80049f0:	60fb      	str	r3, [r7, #12]
 80049f2:	4b0d      	ldr	r3, [pc, #52]	; (8004a28 <HAL_TIM_Base_MspInit+0x4c>)
 80049f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f6:	4a0c      	ldr	r2, [pc, #48]	; (8004a28 <HAL_TIM_Base_MspInit+0x4c>)
 80049f8:	f043 0310 	orr.w	r3, r3, #16
 80049fc:	6413      	str	r3, [r2, #64]	; 0x40
 80049fe:	4b0a      	ldr	r3, [pc, #40]	; (8004a28 <HAL_TIM_Base_MspInit+0x4c>)
 8004a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a02:	f003 0310 	and.w	r3, r3, #16
 8004a06:	60fb      	str	r3, [r7, #12]
 8004a08:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 2, 0);
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	2102      	movs	r1, #2
 8004a0e:	2036      	movs	r0, #54	; 0x36
 8004a10:	f001 f9e9 	bl	8005de6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8004a14:	2036      	movs	r0, #54	; 0x36
 8004a16:	f001 fa02 	bl	8005e1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8004a1a:	bf00      	nop
 8004a1c:	3710      	adds	r7, #16
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	bd80      	pop	{r7, pc}
 8004a22:	bf00      	nop
 8004a24:	40001000 	.word	0x40001000
 8004a28:	40023800 	.word	0x40023800

08004a2c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b08e      	sub	sp, #56	; 0x38
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a34:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004a38:	2200      	movs	r2, #0
 8004a3a:	601a      	str	r2, [r3, #0]
 8004a3c:	605a      	str	r2, [r3, #4]
 8004a3e:	609a      	str	r2, [r3, #8]
 8004a40:	60da      	str	r2, [r3, #12]
 8004a42:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4a7e      	ldr	r2, [pc, #504]	; (8004c44 <HAL_UART_MspInit+0x218>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d135      	bne.n	8004aba <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004a4e:	2300      	movs	r3, #0
 8004a50:	623b      	str	r3, [r7, #32]
 8004a52:	4b7d      	ldr	r3, [pc, #500]	; (8004c48 <HAL_UART_MspInit+0x21c>)
 8004a54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a56:	4a7c      	ldr	r2, [pc, #496]	; (8004c48 <HAL_UART_MspInit+0x21c>)
 8004a58:	f043 0310 	orr.w	r3, r3, #16
 8004a5c:	6453      	str	r3, [r2, #68]	; 0x44
 8004a5e:	4b7a      	ldr	r3, [pc, #488]	; (8004c48 <HAL_UART_MspInit+0x21c>)
 8004a60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a62:	f003 0310 	and.w	r3, r3, #16
 8004a66:	623b      	str	r3, [r7, #32]
 8004a68:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	61fb      	str	r3, [r7, #28]
 8004a6e:	4b76      	ldr	r3, [pc, #472]	; (8004c48 <HAL_UART_MspInit+0x21c>)
 8004a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a72:	4a75      	ldr	r2, [pc, #468]	; (8004c48 <HAL_UART_MspInit+0x21c>)
 8004a74:	f043 0301 	orr.w	r3, r3, #1
 8004a78:	6313      	str	r3, [r2, #48]	; 0x30
 8004a7a:	4b73      	ldr	r3, [pc, #460]	; (8004c48 <HAL_UART_MspInit+0x21c>)
 8004a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a7e:	f003 0301 	and.w	r3, r3, #1
 8004a82:	61fb      	str	r3, [r7, #28]
 8004a84:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004a86:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8004a8a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a8c:	2302      	movs	r3, #2
 8004a8e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a90:	2300      	movs	r3, #0
 8004a92:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a94:	2303      	movs	r3, #3
 8004a96:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004a98:	2307      	movs	r3, #7
 8004a9a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004aa0:	4619      	mov	r1, r3
 8004aa2:	486a      	ldr	r0, [pc, #424]	; (8004c4c <HAL_UART_MspInit+0x220>)
 8004aa4:	f001 fdd6 	bl	8006654 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	2101      	movs	r1, #1
 8004aac:	2025      	movs	r0, #37	; 0x25
 8004aae:	f001 f99a 	bl	8005de6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004ab2:	2025      	movs	r0, #37	; 0x25
 8004ab4:	f001 f9b3 	bl	8005e1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8004ab8:	e0bf      	b.n	8004c3a <HAL_UART_MspInit+0x20e>
  else if(huart->Instance==USART2)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	4a64      	ldr	r2, [pc, #400]	; (8004c50 <HAL_UART_MspInit+0x224>)
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d162      	bne.n	8004b8a <HAL_UART_MspInit+0x15e>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	61bb      	str	r3, [r7, #24]
 8004ac8:	4b5f      	ldr	r3, [pc, #380]	; (8004c48 <HAL_UART_MspInit+0x21c>)
 8004aca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004acc:	4a5e      	ldr	r2, [pc, #376]	; (8004c48 <HAL_UART_MspInit+0x21c>)
 8004ace:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004ad2:	6413      	str	r3, [r2, #64]	; 0x40
 8004ad4:	4b5c      	ldr	r3, [pc, #368]	; (8004c48 <HAL_UART_MspInit+0x21c>)
 8004ad6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ad8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004adc:	61bb      	str	r3, [r7, #24]
 8004ade:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	617b      	str	r3, [r7, #20]
 8004ae4:	4b58      	ldr	r3, [pc, #352]	; (8004c48 <HAL_UART_MspInit+0x21c>)
 8004ae6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ae8:	4a57      	ldr	r2, [pc, #348]	; (8004c48 <HAL_UART_MspInit+0x21c>)
 8004aea:	f043 0301 	orr.w	r3, r3, #1
 8004aee:	6313      	str	r3, [r2, #48]	; 0x30
 8004af0:	4b55      	ldr	r3, [pc, #340]	; (8004c48 <HAL_UART_MspInit+0x21c>)
 8004af2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004af4:	f003 0301 	and.w	r3, r3, #1
 8004af8:	617b      	str	r3, [r7, #20]
 8004afa:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004afc:	230c      	movs	r3, #12
 8004afe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b00:	2302      	movs	r3, #2
 8004b02:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b04:	2300      	movs	r3, #0
 8004b06:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b08:	2303      	movs	r3, #3
 8004b0a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004b0c:	2307      	movs	r3, #7
 8004b0e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b10:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004b14:	4619      	mov	r1, r3
 8004b16:	484d      	ldr	r0, [pc, #308]	; (8004c4c <HAL_UART_MspInit+0x220>)
 8004b18:	f001 fd9c 	bl	8006654 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8004b1c:	4b4d      	ldr	r3, [pc, #308]	; (8004c54 <HAL_UART_MspInit+0x228>)
 8004b1e:	4a4e      	ldr	r2, [pc, #312]	; (8004c58 <HAL_UART_MspInit+0x22c>)
 8004b20:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8004b22:	4b4c      	ldr	r3, [pc, #304]	; (8004c54 <HAL_UART_MspInit+0x228>)
 8004b24:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004b28:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004b2a:	4b4a      	ldr	r3, [pc, #296]	; (8004c54 <HAL_UART_MspInit+0x228>)
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004b30:	4b48      	ldr	r3, [pc, #288]	; (8004c54 <HAL_UART_MspInit+0x228>)
 8004b32:	2200      	movs	r2, #0
 8004b34:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004b36:	4b47      	ldr	r3, [pc, #284]	; (8004c54 <HAL_UART_MspInit+0x228>)
 8004b38:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004b3c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004b3e:	4b45      	ldr	r3, [pc, #276]	; (8004c54 <HAL_UART_MspInit+0x228>)
 8004b40:	2200      	movs	r2, #0
 8004b42:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004b44:	4b43      	ldr	r3, [pc, #268]	; (8004c54 <HAL_UART_MspInit+0x228>)
 8004b46:	2200      	movs	r2, #0
 8004b48:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8004b4a:	4b42      	ldr	r3, [pc, #264]	; (8004c54 <HAL_UART_MspInit+0x228>)
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004b50:	4b40      	ldr	r3, [pc, #256]	; (8004c54 <HAL_UART_MspInit+0x228>)
 8004b52:	2200      	movs	r2, #0
 8004b54:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004b56:	4b3f      	ldr	r3, [pc, #252]	; (8004c54 <HAL_UART_MspInit+0x228>)
 8004b58:	2200      	movs	r2, #0
 8004b5a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004b5c:	483d      	ldr	r0, [pc, #244]	; (8004c54 <HAL_UART_MspInit+0x228>)
 8004b5e:	f001 f979 	bl	8005e54 <HAL_DMA_Init>
 8004b62:	4603      	mov	r3, r0
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d001      	beq.n	8004b6c <HAL_UART_MspInit+0x140>
      Error_Handler();
 8004b68:	f7ff fd20 	bl	80045ac <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	4a39      	ldr	r2, [pc, #228]	; (8004c54 <HAL_UART_MspInit+0x228>)
 8004b70:	635a      	str	r2, [r3, #52]	; 0x34
 8004b72:	4a38      	ldr	r2, [pc, #224]	; (8004c54 <HAL_UART_MspInit+0x228>)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 8004b78:	2200      	movs	r2, #0
 8004b7a:	2101      	movs	r1, #1
 8004b7c:	2026      	movs	r0, #38	; 0x26
 8004b7e:	f001 f932 	bl	8005de6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004b82:	2026      	movs	r0, #38	; 0x26
 8004b84:	f001 f94b 	bl	8005e1e <HAL_NVIC_EnableIRQ>
}
 8004b88:	e057      	b.n	8004c3a <HAL_UART_MspInit+0x20e>
  else if(huart->Instance==USART3)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4a33      	ldr	r2, [pc, #204]	; (8004c5c <HAL_UART_MspInit+0x230>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d152      	bne.n	8004c3a <HAL_UART_MspInit+0x20e>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004b94:	2300      	movs	r3, #0
 8004b96:	613b      	str	r3, [r7, #16]
 8004b98:	4b2b      	ldr	r3, [pc, #172]	; (8004c48 <HAL_UART_MspInit+0x21c>)
 8004b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b9c:	4a2a      	ldr	r2, [pc, #168]	; (8004c48 <HAL_UART_MspInit+0x21c>)
 8004b9e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004ba2:	6413      	str	r3, [r2, #64]	; 0x40
 8004ba4:	4b28      	ldr	r3, [pc, #160]	; (8004c48 <HAL_UART_MspInit+0x21c>)
 8004ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ba8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004bac:	613b      	str	r3, [r7, #16]
 8004bae:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	60fb      	str	r3, [r7, #12]
 8004bb4:	4b24      	ldr	r3, [pc, #144]	; (8004c48 <HAL_UART_MspInit+0x21c>)
 8004bb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bb8:	4a23      	ldr	r2, [pc, #140]	; (8004c48 <HAL_UART_MspInit+0x21c>)
 8004bba:	f043 0304 	orr.w	r3, r3, #4
 8004bbe:	6313      	str	r3, [r2, #48]	; 0x30
 8004bc0:	4b21      	ldr	r3, [pc, #132]	; (8004c48 <HAL_UART_MspInit+0x21c>)
 8004bc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bc4:	f003 0304 	and.w	r3, r3, #4
 8004bc8:	60fb      	str	r3, [r7, #12]
 8004bca:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004bcc:	2300      	movs	r3, #0
 8004bce:	60bb      	str	r3, [r7, #8]
 8004bd0:	4b1d      	ldr	r3, [pc, #116]	; (8004c48 <HAL_UART_MspInit+0x21c>)
 8004bd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bd4:	4a1c      	ldr	r2, [pc, #112]	; (8004c48 <HAL_UART_MspInit+0x21c>)
 8004bd6:	f043 0302 	orr.w	r3, r3, #2
 8004bda:	6313      	str	r3, [r2, #48]	; 0x30
 8004bdc:	4b1a      	ldr	r3, [pc, #104]	; (8004c48 <HAL_UART_MspInit+0x21c>)
 8004bde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004be0:	f003 0302 	and.w	r3, r3, #2
 8004be4:	60bb      	str	r3, [r7, #8]
 8004be6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004be8:	2320      	movs	r3, #32
 8004bea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bec:	2302      	movs	r3, #2
 8004bee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004bf4:	2303      	movs	r3, #3
 8004bf6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004bf8:	2307      	movs	r3, #7
 8004bfa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004bfc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004c00:	4619      	mov	r1, r3
 8004c02:	4817      	ldr	r0, [pc, #92]	; (8004c60 <HAL_UART_MspInit+0x234>)
 8004c04:	f001 fd26 	bl	8006654 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004c08:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004c0c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c0e:	2302      	movs	r3, #2
 8004c10:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c12:	2300      	movs	r3, #0
 8004c14:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c16:	2303      	movs	r3, #3
 8004c18:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004c1a:	2307      	movs	r3, #7
 8004c1c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004c22:	4619      	mov	r1, r3
 8004c24:	480f      	ldr	r0, [pc, #60]	; (8004c64 <HAL_UART_MspInit+0x238>)
 8004c26:	f001 fd15 	bl	8006654 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 3, 0);
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	2103      	movs	r1, #3
 8004c2e:	2027      	movs	r0, #39	; 0x27
 8004c30:	f001 f8d9 	bl	8005de6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004c34:	2027      	movs	r0, #39	; 0x27
 8004c36:	f001 f8f2 	bl	8005e1e <HAL_NVIC_EnableIRQ>
}
 8004c3a:	bf00      	nop
 8004c3c:	3738      	adds	r7, #56	; 0x38
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	bd80      	pop	{r7, pc}
 8004c42:	bf00      	nop
 8004c44:	40011000 	.word	0x40011000
 8004c48:	40023800 	.word	0x40023800
 8004c4c:	40020000 	.word	0x40020000
 8004c50:	40004400 	.word	0x40004400
 8004c54:	20004138 	.word	0x20004138
 8004c58:	40026088 	.word	0x40026088
 8004c5c:	40004800 	.word	0x40004800
 8004c60:	40020800 	.word	0x40020800
 8004c64:	40020400 	.word	0x40020400

08004c68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004c6c:	bf00      	nop
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c74:	4770      	bx	lr

08004c76 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004c76:	b480      	push	{r7}
 8004c78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004c7a:	e7fe      	b.n	8004c7a <HardFault_Handler+0x4>

08004c7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004c7c:	b480      	push	{r7}
 8004c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004c80:	e7fe      	b.n	8004c80 <MemManage_Handler+0x4>

08004c82 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004c82:	b480      	push	{r7}
 8004c84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004c86:	e7fe      	b.n	8004c86 <BusFault_Handler+0x4>

08004c88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004c88:	b480      	push	{r7}
 8004c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004c8c:	e7fe      	b.n	8004c8c <UsageFault_Handler+0x4>

08004c8e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004c8e:	b480      	push	{r7}
 8004c90:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004c92:	bf00      	nop
 8004c94:	46bd      	mov	sp, r7
 8004c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9a:	4770      	bx	lr

08004c9c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004ca0:	bf00      	nop
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca8:	4770      	bx	lr

08004caa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004caa:	b480      	push	{r7}
 8004cac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004cae:	bf00      	nop
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb6:	4770      	bx	lr

08004cb8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004cbc:	f000 f942 	bl	8004f44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004cc0:	bf00      	nop
 8004cc2:	bd80      	pop	{r7, pc}

08004cc4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8004cc8:	4802      	ldr	r0, [pc, #8]	; (8004cd4 <DMA1_Stream5_IRQHandler+0x10>)
 8004cca:	f001 fa5b 	bl	8006184 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8004cce:	bf00      	nop
 8004cd0:	bd80      	pop	{r7, pc}
 8004cd2:	bf00      	nop
 8004cd4:	20004138 	.word	0x20004138

08004cd8 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004cdc:	4802      	ldr	r0, [pc, #8]	; (8004ce8 <CAN1_RX0_IRQHandler+0x10>)
 8004cde:	f000 fda6 	bl	800582e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8004ce2:	bf00      	nop
 8004ce4:	bd80      	pop	{r7, pc}
 8004ce6:	bf00      	nop
 8004ce8:	20006e4c 	.word	0x20006e4c

08004cec <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004cf0:	4802      	ldr	r0, [pc, #8]	; (8004cfc <CAN1_RX1_IRQHandler+0x10>)
 8004cf2:	f000 fd9c 	bl	800582e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8004cf6:	bf00      	nop
 8004cf8:	bd80      	pop	{r7, pc}
 8004cfa:	bf00      	nop
 8004cfc:	20006e4c 	.word	0x20006e4c

08004d00 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004d04:	4802      	ldr	r0, [pc, #8]	; (8004d10 <USART1_IRQHandler+0x10>)
 8004d06:	f004 fe3b 	bl	8009980 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004d0a:	bf00      	nop
 8004d0c:	bd80      	pop	{r7, pc}
 8004d0e:	bf00      	nop
 8004d10:	20006b04 	.word	0x20006b04

08004d14 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004d18:	4802      	ldr	r0, [pc, #8]	; (8004d24 <USART2_IRQHandler+0x10>)
 8004d1a:	f004 fe31 	bl	8009980 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004d1e:	bf00      	nop
 8004d20:	bd80      	pop	{r7, pc}
 8004d22:	bf00      	nop
 8004d24:	20006e0c 	.word	0x20006e0c

08004d28 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004d2c:	4802      	ldr	r0, [pc, #8]	; (8004d38 <USART3_IRQHandler+0x10>)
 8004d2e:	f004 fe27 	bl	8009980 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004d32:	bf00      	nop
 8004d34:	bd80      	pop	{r7, pc}
 8004d36:	bf00      	nop
 8004d38:	2000419c 	.word	0x2000419c

08004d3c <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8004d40:	4802      	ldr	r0, [pc, #8]	; (8004d4c <SDIO_IRQHandler+0x10>)
 8004d42:	f003 fb51 	bl	80083e8 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8004d46:	bf00      	nop
 8004d48:	bd80      	pop	{r7, pc}
 8004d4a:	bf00      	nop
 8004d4c:	20006d74 	.word	0x20006d74

08004d50 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004d54:	4802      	ldr	r0, [pc, #8]	; (8004d60 <TIM6_IRQHandler+0x10>)
 8004d56:	f004 f99e 	bl	8009096 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8004d5a:	bf00      	nop
 8004d5c:	bd80      	pop	{r7, pc}
 8004d5e:	bf00      	nop
 8004d60:	20006bc8 	.word	0x20006bc8

08004d64 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8004d68:	4802      	ldr	r0, [pc, #8]	; (8004d74 <DMA2_Stream3_IRQHandler+0x10>)
 8004d6a:	f001 fa0b 	bl	8006184 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8004d6e:	bf00      	nop
 8004d70:	bd80      	pop	{r7, pc}
 8004d72:	bf00      	nop
 8004d74:	20006b68 	.word	0x20006b68

08004d78 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8004d7c:	4802      	ldr	r0, [pc, #8]	; (8004d88 <CAN2_RX0_IRQHandler+0x10>)
 8004d7e:	f000 fd56 	bl	800582e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8004d82:	bf00      	nop
 8004d84:	bd80      	pop	{r7, pc}
 8004d86:	bf00      	nop
 8004d88:	20006adc 	.word	0x20006adc

08004d8c <CAN2_RX1_IRQHandler>:

/**
  * @brief This function handles CAN2 RX1 interrupt.
  */
void CAN2_RX1_IRQHandler(void)
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX1_IRQn 0 */

  /* USER CODE END CAN2_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8004d90:	4802      	ldr	r0, [pc, #8]	; (8004d9c <CAN2_RX1_IRQHandler+0x10>)
 8004d92:	f000 fd4c 	bl	800582e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX1_IRQn 1 */

  /* USER CODE END CAN2_RX1_IRQn 1 */
}
 8004d96:	bf00      	nop
 8004d98:	bd80      	pop	{r7, pc}
 8004d9a:	bf00      	nop
 8004d9c:	20006adc 	.word	0x20006adc

08004da0 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8004da4:	4802      	ldr	r0, [pc, #8]	; (8004db0 <DMA2_Stream6_IRQHandler+0x10>)
 8004da6:	f001 f9ed 	bl	8006184 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8004daa:	bf00      	nop
 8004dac:	bd80      	pop	{r7, pc}
 8004dae:	bf00      	nop
 8004db0:	200040d8 	.word	0x200040d8

08004db4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b086      	sub	sp, #24
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004dbc:	4a14      	ldr	r2, [pc, #80]	; (8004e10 <_sbrk+0x5c>)
 8004dbe:	4b15      	ldr	r3, [pc, #84]	; (8004e14 <_sbrk+0x60>)
 8004dc0:	1ad3      	subs	r3, r2, r3
 8004dc2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004dc4:	697b      	ldr	r3, [r7, #20]
 8004dc6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004dc8:	4b13      	ldr	r3, [pc, #76]	; (8004e18 <_sbrk+0x64>)
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d102      	bne.n	8004dd6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004dd0:	4b11      	ldr	r3, [pc, #68]	; (8004e18 <_sbrk+0x64>)
 8004dd2:	4a12      	ldr	r2, [pc, #72]	; (8004e1c <_sbrk+0x68>)
 8004dd4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004dd6:	4b10      	ldr	r3, [pc, #64]	; (8004e18 <_sbrk+0x64>)
 8004dd8:	681a      	ldr	r2, [r3, #0]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	4413      	add	r3, r2
 8004dde:	693a      	ldr	r2, [r7, #16]
 8004de0:	429a      	cmp	r2, r3
 8004de2:	d207      	bcs.n	8004df4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004de4:	f009 fa9c 	bl	800e320 <__errno>
 8004de8:	4602      	mov	r2, r0
 8004dea:	230c      	movs	r3, #12
 8004dec:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8004dee:	f04f 33ff 	mov.w	r3, #4294967295
 8004df2:	e009      	b.n	8004e08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004df4:	4b08      	ldr	r3, [pc, #32]	; (8004e18 <_sbrk+0x64>)
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004dfa:	4b07      	ldr	r3, [pc, #28]	; (8004e18 <_sbrk+0x64>)
 8004dfc:	681a      	ldr	r2, [r3, #0]
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	4413      	add	r3, r2
 8004e02:	4a05      	ldr	r2, [pc, #20]	; (8004e18 <_sbrk+0x64>)
 8004e04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004e06:	68fb      	ldr	r3, [r7, #12]
}
 8004e08:	4618      	mov	r0, r3
 8004e0a:	3718      	adds	r7, #24
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	bd80      	pop	{r7, pc}
 8004e10:	20040000 	.word	0x20040000
 8004e14:	00000400 	.word	0x00000400
 8004e18:	20000144 	.word	0x20000144
 8004e1c:	20008fc0 	.word	0x20008fc0

08004e20 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004e20:	b480      	push	{r7}
 8004e22:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004e24:	4b08      	ldr	r3, [pc, #32]	; (8004e48 <SystemInit+0x28>)
 8004e26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e2a:	4a07      	ldr	r2, [pc, #28]	; (8004e48 <SystemInit+0x28>)
 8004e2c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004e30:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004e34:	4b04      	ldr	r3, [pc, #16]	; (8004e48 <SystemInit+0x28>)
 8004e36:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004e3a:	609a      	str	r2, [r3, #8]
#endif
}
 8004e3c:	bf00      	nop
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e44:	4770      	bx	lr
 8004e46:	bf00      	nop
 8004e48:	e000ed00 	.word	0xe000ed00

08004e4c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8004e4c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004e84 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8004e50:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004e52:	e003      	b.n	8004e5c <LoopCopyDataInit>

08004e54 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004e54:	4b0c      	ldr	r3, [pc, #48]	; (8004e88 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8004e56:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004e58:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004e5a:	3104      	adds	r1, #4

08004e5c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004e5c:	480b      	ldr	r0, [pc, #44]	; (8004e8c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004e5e:	4b0c      	ldr	r3, [pc, #48]	; (8004e90 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004e60:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004e62:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004e64:	d3f6      	bcc.n	8004e54 <CopyDataInit>
  ldr  r2, =_sbss
 8004e66:	4a0b      	ldr	r2, [pc, #44]	; (8004e94 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004e68:	e002      	b.n	8004e70 <LoopFillZerobss>

08004e6a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8004e6a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004e6c:	f842 3b04 	str.w	r3, [r2], #4

08004e70 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004e70:	4b09      	ldr	r3, [pc, #36]	; (8004e98 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004e72:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004e74:	d3f9      	bcc.n	8004e6a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004e76:	f7ff ffd3 	bl	8004e20 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004e7a:	f009 fa57 	bl	800e32c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004e7e:	f7fd fab5 	bl	80023ec <main>
  bx  lr    
 8004e82:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8004e84:	20040000 	.word	0x20040000
  ldr  r3, =_sidata
 8004e88:	0800f7e0 	.word	0x0800f7e0
  ldr  r0, =_sdata
 8004e8c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004e90:	200000cc 	.word	0x200000cc
  ldr  r2, =_sbss
 8004e94:	200000cc 	.word	0x200000cc
  ldr  r3, = _ebss
 8004e98:	20008fbc 	.word	0x20008fbc

08004e9c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004e9c:	e7fe      	b.n	8004e9c <ADC_IRQHandler>
	...

08004ea0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004ea4:	4b0e      	ldr	r3, [pc, #56]	; (8004ee0 <HAL_Init+0x40>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4a0d      	ldr	r2, [pc, #52]	; (8004ee0 <HAL_Init+0x40>)
 8004eaa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004eae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004eb0:	4b0b      	ldr	r3, [pc, #44]	; (8004ee0 <HAL_Init+0x40>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a0a      	ldr	r2, [pc, #40]	; (8004ee0 <HAL_Init+0x40>)
 8004eb6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004eba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004ebc:	4b08      	ldr	r3, [pc, #32]	; (8004ee0 <HAL_Init+0x40>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a07      	ldr	r2, [pc, #28]	; (8004ee0 <HAL_Init+0x40>)
 8004ec2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ec6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004ec8:	2003      	movs	r0, #3
 8004eca:	f000 ff81 	bl	8005dd0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004ece:	2000      	movs	r0, #0
 8004ed0:	f000 f808 	bl	8004ee4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004ed4:	f7ff fb72 	bl	80045bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004ed8:	2300      	movs	r3, #0
}
 8004eda:	4618      	mov	r0, r3
 8004edc:	bd80      	pop	{r7, pc}
 8004ede:	bf00      	nop
 8004ee0:	40023c00 	.word	0x40023c00

08004ee4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b082      	sub	sp, #8
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004eec:	4b12      	ldr	r3, [pc, #72]	; (8004f38 <HAL_InitTick+0x54>)
 8004eee:	681a      	ldr	r2, [r3, #0]
 8004ef0:	4b12      	ldr	r3, [pc, #72]	; (8004f3c <HAL_InitTick+0x58>)
 8004ef2:	781b      	ldrb	r3, [r3, #0]
 8004ef4:	4619      	mov	r1, r3
 8004ef6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004efa:	fbb3 f3f1 	udiv	r3, r3, r1
 8004efe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f02:	4618      	mov	r0, r3
 8004f04:	f000 ff99 	bl	8005e3a <HAL_SYSTICK_Config>
 8004f08:	4603      	mov	r3, r0
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d001      	beq.n	8004f12 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004f0e:	2301      	movs	r3, #1
 8004f10:	e00e      	b.n	8004f30 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2b0f      	cmp	r3, #15
 8004f16:	d80a      	bhi.n	8004f2e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004f18:	2200      	movs	r2, #0
 8004f1a:	6879      	ldr	r1, [r7, #4]
 8004f1c:	f04f 30ff 	mov.w	r0, #4294967295
 8004f20:	f000 ff61 	bl	8005de6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004f24:	4a06      	ldr	r2, [pc, #24]	; (8004f40 <HAL_InitTick+0x5c>)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	e000      	b.n	8004f30 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004f2e:	2301      	movs	r3, #1
}
 8004f30:	4618      	mov	r0, r3
 8004f32:	3708      	adds	r7, #8
 8004f34:	46bd      	mov	sp, r7
 8004f36:	bd80      	pop	{r7, pc}
 8004f38:	20000058 	.word	0x20000058
 8004f3c:	20000060 	.word	0x20000060
 8004f40:	2000005c 	.word	0x2000005c

08004f44 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004f44:	b480      	push	{r7}
 8004f46:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004f48:	4b06      	ldr	r3, [pc, #24]	; (8004f64 <HAL_IncTick+0x20>)
 8004f4a:	781b      	ldrb	r3, [r3, #0]
 8004f4c:	461a      	mov	r2, r3
 8004f4e:	4b06      	ldr	r3, [pc, #24]	; (8004f68 <HAL_IncTick+0x24>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4413      	add	r3, r2
 8004f54:	4a04      	ldr	r2, [pc, #16]	; (8004f68 <HAL_IncTick+0x24>)
 8004f56:	6013      	str	r3, [r2, #0]
}
 8004f58:	bf00      	nop
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f60:	4770      	bx	lr
 8004f62:	bf00      	nop
 8004f64:	20000060 	.word	0x20000060
 8004f68:	20006f44 	.word	0x20006f44

08004f6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	af00      	add	r7, sp, #0
  return uwTick;
 8004f70:	4b03      	ldr	r3, [pc, #12]	; (8004f80 <HAL_GetTick+0x14>)
 8004f72:	681b      	ldr	r3, [r3, #0]
}
 8004f74:	4618      	mov	r0, r3
 8004f76:	46bd      	mov	sp, r7
 8004f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7c:	4770      	bx	lr
 8004f7e:	bf00      	nop
 8004f80:	20006f44 	.word	0x20006f44

08004f84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b084      	sub	sp, #16
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004f8c:	f7ff ffee 	bl	8004f6c <HAL_GetTick>
 8004f90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f9c:	d005      	beq.n	8004faa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004f9e:	4b09      	ldr	r3, [pc, #36]	; (8004fc4 <HAL_Delay+0x40>)
 8004fa0:	781b      	ldrb	r3, [r3, #0]
 8004fa2:	461a      	mov	r2, r3
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	4413      	add	r3, r2
 8004fa8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004faa:	bf00      	nop
 8004fac:	f7ff ffde 	bl	8004f6c <HAL_GetTick>
 8004fb0:	4602      	mov	r2, r0
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	1ad3      	subs	r3, r2, r3
 8004fb6:	68fa      	ldr	r2, [r7, #12]
 8004fb8:	429a      	cmp	r2, r3
 8004fba:	d8f7      	bhi.n	8004fac <HAL_Delay+0x28>
  {
  }
}
 8004fbc:	bf00      	nop
 8004fbe:	3710      	adds	r7, #16
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	bd80      	pop	{r7, pc}
 8004fc4:	20000060 	.word	0x20000060

08004fc8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b084      	sub	sp, #16
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d101      	bne.n	8004fda <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8004fd6:	2301      	movs	r3, #1
 8004fd8:	e0ed      	b.n	80051b6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004fe0:	b2db      	uxtb	r3, r3
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d102      	bne.n	8004fec <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8004fe6:	6878      	ldr	r0, [r7, #4]
 8004fe8:	f7ff fb10 	bl	800460c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	681a      	ldr	r2, [r3, #0]
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f022 0202 	bic.w	r2, r2, #2
 8004ffa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004ffc:	f7ff ffb6 	bl	8004f6c <HAL_GetTick>
 8005000:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005002:	e012      	b.n	800502a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005004:	f7ff ffb2 	bl	8004f6c <HAL_GetTick>
 8005008:	4602      	mov	r2, r0
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	1ad3      	subs	r3, r2, r3
 800500e:	2b0a      	cmp	r3, #10
 8005010:	d90b      	bls.n	800502a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005016:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2205      	movs	r2, #5
 8005022:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005026:	2301      	movs	r3, #1
 8005028:	e0c5      	b.n	80051b6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	685b      	ldr	r3, [r3, #4]
 8005030:	f003 0302 	and.w	r3, r3, #2
 8005034:	2b00      	cmp	r3, #0
 8005036:	d1e5      	bne.n	8005004 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	681a      	ldr	r2, [r3, #0]
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f042 0201 	orr.w	r2, r2, #1
 8005046:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005048:	f7ff ff90 	bl	8004f6c <HAL_GetTick>
 800504c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800504e:	e012      	b.n	8005076 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005050:	f7ff ff8c 	bl	8004f6c <HAL_GetTick>
 8005054:	4602      	mov	r2, r0
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	1ad3      	subs	r3, r2, r3
 800505a:	2b0a      	cmp	r3, #10
 800505c:	d90b      	bls.n	8005076 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005062:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2205      	movs	r2, #5
 800506e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005072:	2301      	movs	r3, #1
 8005074:	e09f      	b.n	80051b6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	685b      	ldr	r3, [r3, #4]
 800507c:	f003 0301 	and.w	r3, r3, #1
 8005080:	2b00      	cmp	r3, #0
 8005082:	d0e5      	beq.n	8005050 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	7e1b      	ldrb	r3, [r3, #24]
 8005088:	2b01      	cmp	r3, #1
 800508a:	d108      	bne.n	800509e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	681a      	ldr	r2, [r3, #0]
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800509a:	601a      	str	r2, [r3, #0]
 800509c:	e007      	b.n	80050ae <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	681a      	ldr	r2, [r3, #0]
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80050ac:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	7e5b      	ldrb	r3, [r3, #25]
 80050b2:	2b01      	cmp	r3, #1
 80050b4:	d108      	bne.n	80050c8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	681a      	ldr	r2, [r3, #0]
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80050c4:	601a      	str	r2, [r3, #0]
 80050c6:	e007      	b.n	80050d8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	681a      	ldr	r2, [r3, #0]
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80050d6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	7e9b      	ldrb	r3, [r3, #26]
 80050dc:	2b01      	cmp	r3, #1
 80050de:	d108      	bne.n	80050f2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	681a      	ldr	r2, [r3, #0]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f042 0220 	orr.w	r2, r2, #32
 80050ee:	601a      	str	r2, [r3, #0]
 80050f0:	e007      	b.n	8005102 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	681a      	ldr	r2, [r3, #0]
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f022 0220 	bic.w	r2, r2, #32
 8005100:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	7edb      	ldrb	r3, [r3, #27]
 8005106:	2b01      	cmp	r3, #1
 8005108:	d108      	bne.n	800511c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	681a      	ldr	r2, [r3, #0]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f022 0210 	bic.w	r2, r2, #16
 8005118:	601a      	str	r2, [r3, #0]
 800511a:	e007      	b.n	800512c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	681a      	ldr	r2, [r3, #0]
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f042 0210 	orr.w	r2, r2, #16
 800512a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	7f1b      	ldrb	r3, [r3, #28]
 8005130:	2b01      	cmp	r3, #1
 8005132:	d108      	bne.n	8005146 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	681a      	ldr	r2, [r3, #0]
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f042 0208 	orr.w	r2, r2, #8
 8005142:	601a      	str	r2, [r3, #0]
 8005144:	e007      	b.n	8005156 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	681a      	ldr	r2, [r3, #0]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f022 0208 	bic.w	r2, r2, #8
 8005154:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	7f5b      	ldrb	r3, [r3, #29]
 800515a:	2b01      	cmp	r3, #1
 800515c:	d108      	bne.n	8005170 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	681a      	ldr	r2, [r3, #0]
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f042 0204 	orr.w	r2, r2, #4
 800516c:	601a      	str	r2, [r3, #0]
 800516e:	e007      	b.n	8005180 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	681a      	ldr	r2, [r3, #0]
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f022 0204 	bic.w	r2, r2, #4
 800517e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	689a      	ldr	r2, [r3, #8]
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	68db      	ldr	r3, [r3, #12]
 8005188:	431a      	orrs	r2, r3
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	691b      	ldr	r3, [r3, #16]
 800518e:	431a      	orrs	r2, r3
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	695b      	ldr	r3, [r3, #20]
 8005194:	ea42 0103 	orr.w	r1, r2, r3
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	685b      	ldr	r3, [r3, #4]
 800519c:	1e5a      	subs	r2, r3, #1
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	430a      	orrs	r2, r1
 80051a4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2200      	movs	r2, #0
 80051aa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2201      	movs	r2, #1
 80051b0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80051b4:	2300      	movs	r3, #0
}
 80051b6:	4618      	mov	r0, r3
 80051b8:	3710      	adds	r7, #16
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bd80      	pop	{r7, pc}
	...

080051c0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80051c0:	b480      	push	{r7}
 80051c2:	b087      	sub	sp, #28
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
 80051c8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80051d6:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80051d8:	7cfb      	ldrb	r3, [r7, #19]
 80051da:	2b01      	cmp	r3, #1
 80051dc:	d003      	beq.n	80051e6 <HAL_CAN_ConfigFilter+0x26>
 80051de:	7cfb      	ldrb	r3, [r7, #19]
 80051e0:	2b02      	cmp	r3, #2
 80051e2:	f040 80be 	bne.w	8005362 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80051e6:	4b65      	ldr	r3, [pc, #404]	; (800537c <HAL_CAN_ConfigFilter+0x1bc>)
 80051e8:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80051ea:	697b      	ldr	r3, [r7, #20]
 80051ec:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80051f0:	f043 0201 	orr.w	r2, r3, #1
 80051f4:	697b      	ldr	r3, [r7, #20]
 80051f6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80051fa:	697b      	ldr	r3, [r7, #20]
 80051fc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005200:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8005204:	697b      	ldr	r3, [r7, #20]
 8005206:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800520a:	697b      	ldr	r3, [r7, #20]
 800520c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005214:	021b      	lsls	r3, r3, #8
 8005216:	431a      	orrs	r2, r3
 8005218:	697b      	ldr	r3, [r7, #20]
 800521a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	695b      	ldr	r3, [r3, #20]
 8005222:	f003 031f 	and.w	r3, r3, #31
 8005226:	2201      	movs	r2, #1
 8005228:	fa02 f303 	lsl.w	r3, r2, r3
 800522c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800522e:	697b      	ldr	r3, [r7, #20]
 8005230:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	43db      	mvns	r3, r3
 8005238:	401a      	ands	r2, r3
 800523a:	697b      	ldr	r3, [r7, #20]
 800523c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	69db      	ldr	r3, [r3, #28]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d123      	bne.n	8005290 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8005248:	697b      	ldr	r3, [r7, #20]
 800524a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	43db      	mvns	r3, r3
 8005252:	401a      	ands	r2, r3
 8005254:	697b      	ldr	r3, [r7, #20]
 8005256:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	68db      	ldr	r3, [r3, #12]
 800525e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	685b      	ldr	r3, [r3, #4]
 8005264:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005266:	683a      	ldr	r2, [r7, #0]
 8005268:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800526a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800526c:	697b      	ldr	r3, [r7, #20]
 800526e:	3248      	adds	r2, #72	; 0x48
 8005270:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	689b      	ldr	r3, [r3, #8]
 8005278:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005284:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005286:	6979      	ldr	r1, [r7, #20]
 8005288:	3348      	adds	r3, #72	; 0x48
 800528a:	00db      	lsls	r3, r3, #3
 800528c:	440b      	add	r3, r1
 800528e:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	69db      	ldr	r3, [r3, #28]
 8005294:	2b01      	cmp	r3, #1
 8005296:	d122      	bne.n	80052de <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8005298:	697b      	ldr	r3, [r7, #20]
 800529a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	431a      	orrs	r2, r3
 80052a2:	697b      	ldr	r3, [r7, #20]
 80052a4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	685b      	ldr	r3, [r3, #4]
 80052b2:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80052b4:	683a      	ldr	r2, [r7, #0]
 80052b6:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80052b8:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80052ba:	697b      	ldr	r3, [r7, #20]
 80052bc:	3248      	adds	r2, #72	; 0x48
 80052be:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	689b      	ldr	r3, [r3, #8]
 80052c6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	68db      	ldr	r3, [r3, #12]
 80052cc:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80052d2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80052d4:	6979      	ldr	r1, [r7, #20]
 80052d6:	3348      	adds	r3, #72	; 0x48
 80052d8:	00db      	lsls	r3, r3, #3
 80052da:	440b      	add	r3, r1
 80052dc:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	699b      	ldr	r3, [r3, #24]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d109      	bne.n	80052fa <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	43db      	mvns	r3, r3
 80052f0:	401a      	ands	r2, r3
 80052f2:	697b      	ldr	r3, [r7, #20]
 80052f4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80052f8:	e007      	b.n	800530a <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	431a      	orrs	r2, r3
 8005304:	697b      	ldr	r3, [r7, #20]
 8005306:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	691b      	ldr	r3, [r3, #16]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d109      	bne.n	8005326 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8005312:	697b      	ldr	r3, [r7, #20]
 8005314:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	43db      	mvns	r3, r3
 800531c:	401a      	ands	r2, r3
 800531e:	697b      	ldr	r3, [r7, #20]
 8005320:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8005324:	e007      	b.n	8005336 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8005326:	697b      	ldr	r3, [r7, #20]
 8005328:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	431a      	orrs	r2, r3
 8005330:	697b      	ldr	r3, [r7, #20]
 8005332:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	6a1b      	ldr	r3, [r3, #32]
 800533a:	2b01      	cmp	r3, #1
 800533c:	d107      	bne.n	800534e <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800533e:	697b      	ldr	r3, [r7, #20]
 8005340:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	431a      	orrs	r2, r3
 8005348:	697b      	ldr	r3, [r7, #20]
 800534a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800534e:	697b      	ldr	r3, [r7, #20]
 8005350:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005354:	f023 0201 	bic.w	r2, r3, #1
 8005358:	697b      	ldr	r3, [r7, #20]
 800535a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800535e:	2300      	movs	r3, #0
 8005360:	e006      	b.n	8005370 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005366:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800536e:	2301      	movs	r3, #1
  }
}
 8005370:	4618      	mov	r0, r3
 8005372:	371c      	adds	r7, #28
 8005374:	46bd      	mov	sp, r7
 8005376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537a:	4770      	bx	lr
 800537c:	40006400 	.word	0x40006400

08005380 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b084      	sub	sp, #16
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800538e:	b2db      	uxtb	r3, r3
 8005390:	2b01      	cmp	r3, #1
 8005392:	d12e      	bne.n	80053f2 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2202      	movs	r2, #2
 8005398:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	681a      	ldr	r2, [r3, #0]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f022 0201 	bic.w	r2, r2, #1
 80053aa:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80053ac:	f7ff fdde 	bl	8004f6c <HAL_GetTick>
 80053b0:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80053b2:	e012      	b.n	80053da <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80053b4:	f7ff fdda 	bl	8004f6c <HAL_GetTick>
 80053b8:	4602      	mov	r2, r0
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	1ad3      	subs	r3, r2, r3
 80053be:	2b0a      	cmp	r3, #10
 80053c0:	d90b      	bls.n	80053da <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053c6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2205      	movs	r2, #5
 80053d2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80053d6:	2301      	movs	r3, #1
 80053d8:	e012      	b.n	8005400 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	685b      	ldr	r3, [r3, #4]
 80053e0:	f003 0301 	and.w	r3, r3, #1
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d1e5      	bne.n	80053b4 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2200      	movs	r2, #0
 80053ec:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80053ee:	2300      	movs	r3, #0
 80053f0:	e006      	b.n	8005400 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053f6:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80053fe:	2301      	movs	r3, #1
  }
}
 8005400:	4618      	mov	r0, r3
 8005402:	3710      	adds	r7, #16
 8005404:	46bd      	mov	sp, r7
 8005406:	bd80      	pop	{r7, pc}

08005408 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8005408:	b480      	push	{r7}
 800540a:	b089      	sub	sp, #36	; 0x24
 800540c:	af00      	add	r7, sp, #0
 800540e:	60f8      	str	r0, [r7, #12]
 8005410:	60b9      	str	r1, [r7, #8]
 8005412:	607a      	str	r2, [r7, #4]
 8005414:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	f893 3020 	ldrb.w	r3, [r3, #32]
 800541c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	689b      	ldr	r3, [r3, #8]
 8005424:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8005426:	7ffb      	ldrb	r3, [r7, #31]
 8005428:	2b01      	cmp	r3, #1
 800542a:	d003      	beq.n	8005434 <HAL_CAN_AddTxMessage+0x2c>
 800542c:	7ffb      	ldrb	r3, [r7, #31]
 800542e:	2b02      	cmp	r3, #2
 8005430:	f040 80b8 	bne.w	80055a4 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005434:	69bb      	ldr	r3, [r7, #24]
 8005436:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800543a:	2b00      	cmp	r3, #0
 800543c:	d10a      	bne.n	8005454 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800543e:	69bb      	ldr	r3, [r7, #24]
 8005440:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005444:	2b00      	cmp	r3, #0
 8005446:	d105      	bne.n	8005454 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8005448:	69bb      	ldr	r3, [r7, #24]
 800544a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800544e:	2b00      	cmp	r3, #0
 8005450:	f000 80a0 	beq.w	8005594 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8005454:	69bb      	ldr	r3, [r7, #24]
 8005456:	0e1b      	lsrs	r3, r3, #24
 8005458:	f003 0303 	and.w	r3, r3, #3
 800545c:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 800545e:	697b      	ldr	r3, [r7, #20]
 8005460:	2b02      	cmp	r3, #2
 8005462:	d907      	bls.n	8005474 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005468:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005470:	2301      	movs	r3, #1
 8005472:	e09e      	b.n	80055b2 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8005474:	2201      	movs	r2, #1
 8005476:	697b      	ldr	r3, [r7, #20]
 8005478:	409a      	lsls	r2, r3
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800547e:	68bb      	ldr	r3, [r7, #8]
 8005480:	689b      	ldr	r3, [r3, #8]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d10d      	bne.n	80054a2 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005486:	68bb      	ldr	r3, [r7, #8]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800548c:	68bb      	ldr	r3, [r7, #8]
 800548e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005490:	68f9      	ldr	r1, [r7, #12]
 8005492:	6809      	ldr	r1, [r1, #0]
 8005494:	431a      	orrs	r2, r3
 8005496:	697b      	ldr	r3, [r7, #20]
 8005498:	3318      	adds	r3, #24
 800549a:	011b      	lsls	r3, r3, #4
 800549c:	440b      	add	r3, r1
 800549e:	601a      	str	r2, [r3, #0]
 80054a0:	e00f      	b.n	80054c2 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80054a2:	68bb      	ldr	r3, [r7, #8]
 80054a4:	685b      	ldr	r3, [r3, #4]
 80054a6:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80054ac:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80054ae:	68bb      	ldr	r3, [r7, #8]
 80054b0:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80054b2:	68f9      	ldr	r1, [r7, #12]
 80054b4:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80054b6:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80054b8:	697b      	ldr	r3, [r7, #20]
 80054ba:	3318      	adds	r3, #24
 80054bc:	011b      	lsls	r3, r3, #4
 80054be:	440b      	add	r3, r1
 80054c0:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	6819      	ldr	r1, [r3, #0]
 80054c6:	68bb      	ldr	r3, [r7, #8]
 80054c8:	691a      	ldr	r2, [r3, #16]
 80054ca:	697b      	ldr	r3, [r7, #20]
 80054cc:	3318      	adds	r3, #24
 80054ce:	011b      	lsls	r3, r3, #4
 80054d0:	440b      	add	r3, r1
 80054d2:	3304      	adds	r3, #4
 80054d4:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80054d6:	68bb      	ldr	r3, [r7, #8]
 80054d8:	7d1b      	ldrb	r3, [r3, #20]
 80054da:	2b01      	cmp	r3, #1
 80054dc:	d111      	bne.n	8005502 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681a      	ldr	r2, [r3, #0]
 80054e2:	697b      	ldr	r3, [r7, #20]
 80054e4:	3318      	adds	r3, #24
 80054e6:	011b      	lsls	r3, r3, #4
 80054e8:	4413      	add	r3, r2
 80054ea:	3304      	adds	r3, #4
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	68fa      	ldr	r2, [r7, #12]
 80054f0:	6811      	ldr	r1, [r2, #0]
 80054f2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80054f6:	697b      	ldr	r3, [r7, #20]
 80054f8:	3318      	adds	r3, #24
 80054fa:	011b      	lsls	r3, r3, #4
 80054fc:	440b      	add	r3, r1
 80054fe:	3304      	adds	r3, #4
 8005500:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	3307      	adds	r3, #7
 8005506:	781b      	ldrb	r3, [r3, #0]
 8005508:	061a      	lsls	r2, r3, #24
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	3306      	adds	r3, #6
 800550e:	781b      	ldrb	r3, [r3, #0]
 8005510:	041b      	lsls	r3, r3, #16
 8005512:	431a      	orrs	r2, r3
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	3305      	adds	r3, #5
 8005518:	781b      	ldrb	r3, [r3, #0]
 800551a:	021b      	lsls	r3, r3, #8
 800551c:	4313      	orrs	r3, r2
 800551e:	687a      	ldr	r2, [r7, #4]
 8005520:	3204      	adds	r2, #4
 8005522:	7812      	ldrb	r2, [r2, #0]
 8005524:	4610      	mov	r0, r2
 8005526:	68fa      	ldr	r2, [r7, #12]
 8005528:	6811      	ldr	r1, [r2, #0]
 800552a:	ea43 0200 	orr.w	r2, r3, r0
 800552e:	697b      	ldr	r3, [r7, #20]
 8005530:	011b      	lsls	r3, r3, #4
 8005532:	440b      	add	r3, r1
 8005534:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8005538:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	3303      	adds	r3, #3
 800553e:	781b      	ldrb	r3, [r3, #0]
 8005540:	061a      	lsls	r2, r3, #24
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	3302      	adds	r3, #2
 8005546:	781b      	ldrb	r3, [r3, #0]
 8005548:	041b      	lsls	r3, r3, #16
 800554a:	431a      	orrs	r2, r3
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	3301      	adds	r3, #1
 8005550:	781b      	ldrb	r3, [r3, #0]
 8005552:	021b      	lsls	r3, r3, #8
 8005554:	4313      	orrs	r3, r2
 8005556:	687a      	ldr	r2, [r7, #4]
 8005558:	7812      	ldrb	r2, [r2, #0]
 800555a:	4610      	mov	r0, r2
 800555c:	68fa      	ldr	r2, [r7, #12]
 800555e:	6811      	ldr	r1, [r2, #0]
 8005560:	ea43 0200 	orr.w	r2, r3, r0
 8005564:	697b      	ldr	r3, [r7, #20]
 8005566:	011b      	lsls	r3, r3, #4
 8005568:	440b      	add	r3, r1
 800556a:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800556e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681a      	ldr	r2, [r3, #0]
 8005574:	697b      	ldr	r3, [r7, #20]
 8005576:	3318      	adds	r3, #24
 8005578:	011b      	lsls	r3, r3, #4
 800557a:	4413      	add	r3, r2
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	68fa      	ldr	r2, [r7, #12]
 8005580:	6811      	ldr	r1, [r2, #0]
 8005582:	f043 0201 	orr.w	r2, r3, #1
 8005586:	697b      	ldr	r3, [r7, #20]
 8005588:	3318      	adds	r3, #24
 800558a:	011b      	lsls	r3, r3, #4
 800558c:	440b      	add	r3, r1
 800558e:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8005590:	2300      	movs	r3, #0
 8005592:	e00e      	b.n	80055b2 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005598:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80055a0:	2301      	movs	r3, #1
 80055a2:	e006      	b.n	80055b2 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055a8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80055b0:	2301      	movs	r3, #1
  }
}
 80055b2:	4618      	mov	r0, r3
 80055b4:	3724      	adds	r7, #36	; 0x24
 80055b6:	46bd      	mov	sp, r7
 80055b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055bc:	4770      	bx	lr

080055be <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80055be:	b480      	push	{r7}
 80055c0:	b087      	sub	sp, #28
 80055c2:	af00      	add	r7, sp, #0
 80055c4:	60f8      	str	r0, [r7, #12]
 80055c6:	60b9      	str	r1, [r7, #8]
 80055c8:	607a      	str	r2, [r7, #4]
 80055ca:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	f893 3020 	ldrb.w	r3, [r3, #32]
 80055d2:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80055d4:	7dfb      	ldrb	r3, [r7, #23]
 80055d6:	2b01      	cmp	r3, #1
 80055d8:	d003      	beq.n	80055e2 <HAL_CAN_GetRxMessage+0x24>
 80055da:	7dfb      	ldrb	r3, [r7, #23]
 80055dc:	2b02      	cmp	r3, #2
 80055de:	f040 80f3 	bne.w	80057c8 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80055e2:	68bb      	ldr	r3, [r7, #8]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d10e      	bne.n	8005606 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	68db      	ldr	r3, [r3, #12]
 80055ee:	f003 0303 	and.w	r3, r3, #3
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d116      	bne.n	8005624 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055fa:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005602:	2301      	movs	r3, #1
 8005604:	e0e7      	b.n	80057d6 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	691b      	ldr	r3, [r3, #16]
 800560c:	f003 0303 	and.w	r3, r3, #3
 8005610:	2b00      	cmp	r3, #0
 8005612:	d107      	bne.n	8005624 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005618:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005620:	2301      	movs	r3, #1
 8005622:	e0d8      	b.n	80057d6 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681a      	ldr	r2, [r3, #0]
 8005628:	68bb      	ldr	r3, [r7, #8]
 800562a:	331b      	adds	r3, #27
 800562c:	011b      	lsls	r3, r3, #4
 800562e:	4413      	add	r3, r2
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f003 0204 	and.w	r2, r3, #4
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	689b      	ldr	r3, [r3, #8]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d10c      	bne.n	800565c <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681a      	ldr	r2, [r3, #0]
 8005646:	68bb      	ldr	r3, [r7, #8]
 8005648:	331b      	adds	r3, #27
 800564a:	011b      	lsls	r3, r3, #4
 800564c:	4413      	add	r3, r2
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	0d5b      	lsrs	r3, r3, #21
 8005652:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	601a      	str	r2, [r3, #0]
 800565a:	e00b      	b.n	8005674 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681a      	ldr	r2, [r3, #0]
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	331b      	adds	r3, #27
 8005664:	011b      	lsls	r3, r3, #4
 8005666:	4413      	add	r3, r2
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	08db      	lsrs	r3, r3, #3
 800566c:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681a      	ldr	r2, [r3, #0]
 8005678:	68bb      	ldr	r3, [r7, #8]
 800567a:	331b      	adds	r3, #27
 800567c:	011b      	lsls	r3, r3, #4
 800567e:	4413      	add	r3, r2
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f003 0202 	and.w	r2, r3, #2
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681a      	ldr	r2, [r3, #0]
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	331b      	adds	r3, #27
 8005692:	011b      	lsls	r3, r3, #4
 8005694:	4413      	add	r3, r2
 8005696:	3304      	adds	r3, #4
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f003 020f 	and.w	r2, r3, #15
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681a      	ldr	r2, [r3, #0]
 80056a6:	68bb      	ldr	r3, [r7, #8]
 80056a8:	331b      	adds	r3, #27
 80056aa:	011b      	lsls	r3, r3, #4
 80056ac:	4413      	add	r3, r2
 80056ae:	3304      	adds	r3, #4
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	0a1b      	lsrs	r3, r3, #8
 80056b4:	b2da      	uxtb	r2, r3
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681a      	ldr	r2, [r3, #0]
 80056be:	68bb      	ldr	r3, [r7, #8]
 80056c0:	331b      	adds	r3, #27
 80056c2:	011b      	lsls	r3, r3, #4
 80056c4:	4413      	add	r3, r2
 80056c6:	3304      	adds	r3, #4
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	0c1b      	lsrs	r3, r3, #16
 80056cc:	b29a      	uxth	r2, r3
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681a      	ldr	r2, [r3, #0]
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	011b      	lsls	r3, r3, #4
 80056da:	4413      	add	r3, r2
 80056dc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	b2da      	uxtb	r2, r3
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681a      	ldr	r2, [r3, #0]
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	011b      	lsls	r3, r3, #4
 80056f0:	4413      	add	r3, r2
 80056f2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	0a1a      	lsrs	r2, r3, #8
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	3301      	adds	r3, #1
 80056fe:	b2d2      	uxtb	r2, r2
 8005700:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681a      	ldr	r2, [r3, #0]
 8005706:	68bb      	ldr	r3, [r7, #8]
 8005708:	011b      	lsls	r3, r3, #4
 800570a:	4413      	add	r3, r2
 800570c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	0c1a      	lsrs	r2, r3, #16
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	3302      	adds	r3, #2
 8005718:	b2d2      	uxtb	r2, r2
 800571a:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681a      	ldr	r2, [r3, #0]
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	011b      	lsls	r3, r3, #4
 8005724:	4413      	add	r3, r2
 8005726:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	0e1a      	lsrs	r2, r3, #24
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	3303      	adds	r3, #3
 8005732:	b2d2      	uxtb	r2, r2
 8005734:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681a      	ldr	r2, [r3, #0]
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	011b      	lsls	r3, r3, #4
 800573e:	4413      	add	r3, r2
 8005740:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005744:	681a      	ldr	r2, [r3, #0]
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	3304      	adds	r3, #4
 800574a:	b2d2      	uxtb	r2, r2
 800574c:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681a      	ldr	r2, [r3, #0]
 8005752:	68bb      	ldr	r3, [r7, #8]
 8005754:	011b      	lsls	r3, r3, #4
 8005756:	4413      	add	r3, r2
 8005758:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	0a1a      	lsrs	r2, r3, #8
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	3305      	adds	r3, #5
 8005764:	b2d2      	uxtb	r2, r2
 8005766:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681a      	ldr	r2, [r3, #0]
 800576c:	68bb      	ldr	r3, [r7, #8]
 800576e:	011b      	lsls	r3, r3, #4
 8005770:	4413      	add	r3, r2
 8005772:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	0c1a      	lsrs	r2, r3, #16
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	3306      	adds	r3, #6
 800577e:	b2d2      	uxtb	r2, r2
 8005780:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681a      	ldr	r2, [r3, #0]
 8005786:	68bb      	ldr	r3, [r7, #8]
 8005788:	011b      	lsls	r3, r3, #4
 800578a:	4413      	add	r3, r2
 800578c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	0e1a      	lsrs	r2, r3, #24
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	3307      	adds	r3, #7
 8005798:	b2d2      	uxtb	r2, r2
 800579a:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d108      	bne.n	80057b4 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	68da      	ldr	r2, [r3, #12]
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f042 0220 	orr.w	r2, r2, #32
 80057b0:	60da      	str	r2, [r3, #12]
 80057b2:	e007      	b.n	80057c4 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	691a      	ldr	r2, [r3, #16]
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f042 0220 	orr.w	r2, r2, #32
 80057c2:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80057c4:	2300      	movs	r3, #0
 80057c6:	e006      	b.n	80057d6 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057cc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80057d4:	2301      	movs	r3, #1
  }
}
 80057d6:	4618      	mov	r0, r3
 80057d8:	371c      	adds	r7, #28
 80057da:	46bd      	mov	sp, r7
 80057dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e0:	4770      	bx	lr

080057e2 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80057e2:	b480      	push	{r7}
 80057e4:	b085      	sub	sp, #20
 80057e6:	af00      	add	r7, sp, #0
 80057e8:	6078      	str	r0, [r7, #4]
 80057ea:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	f893 3020 	ldrb.w	r3, [r3, #32]
 80057f2:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80057f4:	7bfb      	ldrb	r3, [r7, #15]
 80057f6:	2b01      	cmp	r3, #1
 80057f8:	d002      	beq.n	8005800 <HAL_CAN_ActivateNotification+0x1e>
 80057fa:	7bfb      	ldrb	r3, [r7, #15]
 80057fc:	2b02      	cmp	r3, #2
 80057fe:	d109      	bne.n	8005814 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	6959      	ldr	r1, [r3, #20]
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	683a      	ldr	r2, [r7, #0]
 800580c:	430a      	orrs	r2, r1
 800580e:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8005810:	2300      	movs	r3, #0
 8005812:	e006      	b.n	8005822 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005818:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005820:	2301      	movs	r3, #1
  }
}
 8005822:	4618      	mov	r0, r3
 8005824:	3714      	adds	r7, #20
 8005826:	46bd      	mov	sp, r7
 8005828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582c:	4770      	bx	lr

0800582e <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800582e:	b580      	push	{r7, lr}
 8005830:	b08a      	sub	sp, #40	; 0x28
 8005832:	af00      	add	r7, sp, #0
 8005834:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8005836:	2300      	movs	r3, #0
 8005838:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	695b      	ldr	r3, [r3, #20]
 8005840:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	689b      	ldr	r3, [r3, #8]
 8005850:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	68db      	ldr	r3, [r3, #12]
 8005858:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	691b      	ldr	r3, [r3, #16]
 8005860:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	699b      	ldr	r3, [r3, #24]
 8005868:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800586a:	6a3b      	ldr	r3, [r7, #32]
 800586c:	f003 0301 	and.w	r3, r3, #1
 8005870:	2b00      	cmp	r3, #0
 8005872:	d07c      	beq.n	800596e <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8005874:	69bb      	ldr	r3, [r7, #24]
 8005876:	f003 0301 	and.w	r3, r3, #1
 800587a:	2b00      	cmp	r3, #0
 800587c:	d023      	beq.n	80058c6 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	2201      	movs	r2, #1
 8005884:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8005886:	69bb      	ldr	r3, [r7, #24]
 8005888:	f003 0302 	and.w	r3, r3, #2
 800588c:	2b00      	cmp	r3, #0
 800588e:	d003      	beq.n	8005898 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8005890:	6878      	ldr	r0, [r7, #4]
 8005892:	f7fb fd3b 	bl	800130c <HAL_CAN_TxMailbox0CompleteCallback>
 8005896:	e016      	b.n	80058c6 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8005898:	69bb      	ldr	r3, [r7, #24]
 800589a:	f003 0304 	and.w	r3, r3, #4
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d004      	beq.n	80058ac <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80058a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058a4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80058a8:	627b      	str	r3, [r7, #36]	; 0x24
 80058aa:	e00c      	b.n	80058c6 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80058ac:	69bb      	ldr	r3, [r7, #24]
 80058ae:	f003 0308 	and.w	r3, r3, #8
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d004      	beq.n	80058c0 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80058b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058b8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80058bc:	627b      	str	r3, [r7, #36]	; 0x24
 80058be:	e002      	b.n	80058c6 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80058c0:	6878      	ldr	r0, [r7, #4]
 80058c2:	f000 f965 	bl	8005b90 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80058c6:	69bb      	ldr	r3, [r7, #24]
 80058c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d024      	beq.n	800591a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80058d8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80058da:	69bb      	ldr	r3, [r7, #24]
 80058dc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d003      	beq.n	80058ec <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80058e4:	6878      	ldr	r0, [r7, #4]
 80058e6:	f7fb fd37 	bl	8001358 <HAL_CAN_TxMailbox1CompleteCallback>
 80058ea:	e016      	b.n	800591a <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80058ec:	69bb      	ldr	r3, [r7, #24]
 80058ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d004      	beq.n	8005900 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80058f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058f8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80058fc:	627b      	str	r3, [r7, #36]	; 0x24
 80058fe:	e00c      	b.n	800591a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8005900:	69bb      	ldr	r3, [r7, #24]
 8005902:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005906:	2b00      	cmp	r3, #0
 8005908:	d004      	beq.n	8005914 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800590a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800590c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005910:	627b      	str	r3, [r7, #36]	; 0x24
 8005912:	e002      	b.n	800591a <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8005914:	6878      	ldr	r0, [r7, #4]
 8005916:	f000 f945 	bl	8005ba4 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800591a:	69bb      	ldr	r3, [r7, #24]
 800591c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005920:	2b00      	cmp	r3, #0
 8005922:	d024      	beq.n	800596e <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800592c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800592e:	69bb      	ldr	r3, [r7, #24]
 8005930:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005934:	2b00      	cmp	r3, #0
 8005936:	d003      	beq.n	8005940 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8005938:	6878      	ldr	r0, [r7, #4]
 800593a:	f7fb fd33 	bl	80013a4 <HAL_CAN_TxMailbox2CompleteCallback>
 800593e:	e016      	b.n	800596e <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8005940:	69bb      	ldr	r3, [r7, #24]
 8005942:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005946:	2b00      	cmp	r3, #0
 8005948:	d004      	beq.n	8005954 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800594a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800594c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005950:	627b      	str	r3, [r7, #36]	; 0x24
 8005952:	e00c      	b.n	800596e <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8005954:	69bb      	ldr	r3, [r7, #24]
 8005956:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800595a:	2b00      	cmp	r3, #0
 800595c:	d004      	beq.n	8005968 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800595e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005960:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005964:	627b      	str	r3, [r7, #36]	; 0x24
 8005966:	e002      	b.n	800596e <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8005968:	6878      	ldr	r0, [r7, #4]
 800596a:	f000 f925 	bl	8005bb8 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800596e:	6a3b      	ldr	r3, [r7, #32]
 8005970:	f003 0308 	and.w	r3, r3, #8
 8005974:	2b00      	cmp	r3, #0
 8005976:	d00c      	beq.n	8005992 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8005978:	697b      	ldr	r3, [r7, #20]
 800597a:	f003 0310 	and.w	r3, r3, #16
 800597e:	2b00      	cmp	r3, #0
 8005980:	d007      	beq.n	8005992 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8005982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005984:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005988:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	2210      	movs	r2, #16
 8005990:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8005992:	6a3b      	ldr	r3, [r7, #32]
 8005994:	f003 0304 	and.w	r3, r3, #4
 8005998:	2b00      	cmp	r3, #0
 800599a:	d00b      	beq.n	80059b4 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800599c:	697b      	ldr	r3, [r7, #20]
 800599e:	f003 0308 	and.w	r3, r3, #8
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d006      	beq.n	80059b4 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	2208      	movs	r2, #8
 80059ac:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80059ae:	6878      	ldr	r0, [r7, #4]
 80059b0:	f000 f90c 	bl	8005bcc <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80059b4:	6a3b      	ldr	r3, [r7, #32]
 80059b6:	f003 0302 	and.w	r3, r3, #2
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d009      	beq.n	80059d2 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	68db      	ldr	r3, [r3, #12]
 80059c4:	f003 0303 	and.w	r3, r3, #3
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d002      	beq.n	80059d2 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80059cc:	6878      	ldr	r0, [r7, #4]
 80059ce:	f7fb fd0f 	bl	80013f0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80059d2:	6a3b      	ldr	r3, [r7, #32]
 80059d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d00c      	beq.n	80059f6 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80059dc:	693b      	ldr	r3, [r7, #16]
 80059de:	f003 0310 	and.w	r3, r3, #16
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d007      	beq.n	80059f6 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80059e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059e8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80059ec:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	2210      	movs	r2, #16
 80059f4:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80059f6:	6a3b      	ldr	r3, [r7, #32]
 80059f8:	f003 0320 	and.w	r3, r3, #32
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d00b      	beq.n	8005a18 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8005a00:	693b      	ldr	r3, [r7, #16]
 8005a02:	f003 0308 	and.w	r3, r3, #8
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d006      	beq.n	8005a18 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	2208      	movs	r2, #8
 8005a10:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8005a12:	6878      	ldr	r0, [r7, #4]
 8005a14:	f000 f8e4 	bl	8005be0 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8005a18:	6a3b      	ldr	r3, [r7, #32]
 8005a1a:	f003 0310 	and.w	r3, r3, #16
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d009      	beq.n	8005a36 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	691b      	ldr	r3, [r3, #16]
 8005a28:	f003 0303 	and.w	r3, r3, #3
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d002      	beq.n	8005a36 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8005a30:	6878      	ldr	r0, [r7, #4]
 8005a32:	f7fb fd0f 	bl	8001454 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8005a36:	6a3b      	ldr	r3, [r7, #32]
 8005a38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d00b      	beq.n	8005a58 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8005a40:	69fb      	ldr	r3, [r7, #28]
 8005a42:	f003 0310 	and.w	r3, r3, #16
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d006      	beq.n	8005a58 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	2210      	movs	r2, #16
 8005a50:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8005a52:	6878      	ldr	r0, [r7, #4]
 8005a54:	f000 f8ce 	bl	8005bf4 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8005a58:	6a3b      	ldr	r3, [r7, #32]
 8005a5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d00b      	beq.n	8005a7a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8005a62:	69fb      	ldr	r3, [r7, #28]
 8005a64:	f003 0308 	and.w	r3, r3, #8
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d006      	beq.n	8005a7a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	2208      	movs	r2, #8
 8005a72:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8005a74:	6878      	ldr	r0, [r7, #4]
 8005a76:	f000 f8c7 	bl	8005c08 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8005a7a:	6a3b      	ldr	r3, [r7, #32]
 8005a7c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d075      	beq.n	8005b70 <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8005a84:	69fb      	ldr	r3, [r7, #28]
 8005a86:	f003 0304 	and.w	r3, r3, #4
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d06c      	beq.n	8005b68 <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8005a8e:	6a3b      	ldr	r3, [r7, #32]
 8005a90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d008      	beq.n	8005aaa <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d003      	beq.n	8005aaa <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8005aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aa4:	f043 0301 	orr.w	r3, r3, #1
 8005aa8:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8005aaa:	6a3b      	ldr	r3, [r7, #32]
 8005aac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d008      	beq.n	8005ac6 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d003      	beq.n	8005ac6 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8005abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ac0:	f043 0302 	orr.w	r3, r3, #2
 8005ac4:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005ac6:	6a3b      	ldr	r3, [r7, #32]
 8005ac8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d008      	beq.n	8005ae2 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d003      	beq.n	8005ae2 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8005ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005adc:	f043 0304 	orr.w	r3, r3, #4
 8005ae0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8005ae2:	6a3b      	ldr	r3, [r7, #32]
 8005ae4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d03d      	beq.n	8005b68 <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d038      	beq.n	8005b68 <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005afc:	2b30      	cmp	r3, #48	; 0x30
 8005afe:	d017      	beq.n	8005b30 <HAL_CAN_IRQHandler+0x302>
 8005b00:	2b30      	cmp	r3, #48	; 0x30
 8005b02:	d804      	bhi.n	8005b0e <HAL_CAN_IRQHandler+0x2e0>
 8005b04:	2b10      	cmp	r3, #16
 8005b06:	d009      	beq.n	8005b1c <HAL_CAN_IRQHandler+0x2ee>
 8005b08:	2b20      	cmp	r3, #32
 8005b0a:	d00c      	beq.n	8005b26 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8005b0c:	e024      	b.n	8005b58 <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 8005b0e:	2b50      	cmp	r3, #80	; 0x50
 8005b10:	d018      	beq.n	8005b44 <HAL_CAN_IRQHandler+0x316>
 8005b12:	2b60      	cmp	r3, #96	; 0x60
 8005b14:	d01b      	beq.n	8005b4e <HAL_CAN_IRQHandler+0x320>
 8005b16:	2b40      	cmp	r3, #64	; 0x40
 8005b18:	d00f      	beq.n	8005b3a <HAL_CAN_IRQHandler+0x30c>
            break;
 8005b1a:	e01d      	b.n	8005b58 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 8005b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b1e:	f043 0308 	orr.w	r3, r3, #8
 8005b22:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005b24:	e018      	b.n	8005b58 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8005b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b28:	f043 0310 	orr.w	r3, r3, #16
 8005b2c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005b2e:	e013      	b.n	8005b58 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8005b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b32:	f043 0320 	orr.w	r3, r3, #32
 8005b36:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005b38:	e00e      	b.n	8005b58 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 8005b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005b40:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005b42:	e009      	b.n	8005b58 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8005b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b46:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b4a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005b4c:	e004      	b.n	8005b58 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8005b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b54:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005b56:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	699a      	ldr	r2, [r3, #24]
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8005b66:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	2204      	movs	r2, #4
 8005b6e:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8005b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d008      	beq.n	8005b88 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b7c:	431a      	orrs	r2, r3
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8005b82:	6878      	ldr	r0, [r7, #4]
 8005b84:	f000 f84a 	bl	8005c1c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8005b88:	bf00      	nop
 8005b8a:	3728      	adds	r7, #40	; 0x28
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	bd80      	pop	{r7, pc}

08005b90 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005b90:	b480      	push	{r7}
 8005b92:	b083      	sub	sp, #12
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8005b98:	bf00      	nop
 8005b9a:	370c      	adds	r7, #12
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba2:	4770      	bx	lr

08005ba4 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005ba4:	b480      	push	{r7}
 8005ba6:	b083      	sub	sp, #12
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8005bac:	bf00      	nop
 8005bae:	370c      	adds	r7, #12
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb6:	4770      	bx	lr

08005bb8 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005bb8:	b480      	push	{r7}
 8005bba:	b083      	sub	sp, #12
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8005bc0:	bf00      	nop
 8005bc2:	370c      	adds	r7, #12
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bca:	4770      	bx	lr

08005bcc <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8005bcc:	b480      	push	{r7}
 8005bce:	b083      	sub	sp, #12
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8005bd4:	bf00      	nop
 8005bd6:	370c      	adds	r7, #12
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bde:	4770      	bx	lr

08005be0 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8005be0:	b480      	push	{r7}
 8005be2:	b083      	sub	sp, #12
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8005be8:	bf00      	nop
 8005bea:	370c      	adds	r7, #12
 8005bec:	46bd      	mov	sp, r7
 8005bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf2:	4770      	bx	lr

08005bf4 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	b083      	sub	sp, #12
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8005bfc:	bf00      	nop
 8005bfe:	370c      	adds	r7, #12
 8005c00:	46bd      	mov	sp, r7
 8005c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c06:	4770      	bx	lr

08005c08 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8005c08:	b480      	push	{r7}
 8005c0a:	b083      	sub	sp, #12
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8005c10:	bf00      	nop
 8005c12:	370c      	adds	r7, #12
 8005c14:	46bd      	mov	sp, r7
 8005c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1a:	4770      	bx	lr

08005c1c <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b083      	sub	sp, #12
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8005c24:	bf00      	nop
 8005c26:	370c      	adds	r7, #12
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2e:	4770      	bx	lr

08005c30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005c30:	b480      	push	{r7}
 8005c32:	b085      	sub	sp, #20
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	f003 0307 	and.w	r3, r3, #7
 8005c3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005c40:	4b0c      	ldr	r3, [pc, #48]	; (8005c74 <__NVIC_SetPriorityGrouping+0x44>)
 8005c42:	68db      	ldr	r3, [r3, #12]
 8005c44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005c46:	68ba      	ldr	r2, [r7, #8]
 8005c48:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005c4c:	4013      	ands	r3, r2
 8005c4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005c58:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005c5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005c60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005c62:	4a04      	ldr	r2, [pc, #16]	; (8005c74 <__NVIC_SetPriorityGrouping+0x44>)
 8005c64:	68bb      	ldr	r3, [r7, #8]
 8005c66:	60d3      	str	r3, [r2, #12]
}
 8005c68:	bf00      	nop
 8005c6a:	3714      	adds	r7, #20
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c72:	4770      	bx	lr
 8005c74:	e000ed00 	.word	0xe000ed00

08005c78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005c7c:	4b04      	ldr	r3, [pc, #16]	; (8005c90 <__NVIC_GetPriorityGrouping+0x18>)
 8005c7e:	68db      	ldr	r3, [r3, #12]
 8005c80:	0a1b      	lsrs	r3, r3, #8
 8005c82:	f003 0307 	and.w	r3, r3, #7
}
 8005c86:	4618      	mov	r0, r3
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8e:	4770      	bx	lr
 8005c90:	e000ed00 	.word	0xe000ed00

08005c94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005c94:	b480      	push	{r7}
 8005c96:	b083      	sub	sp, #12
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005c9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	db0b      	blt.n	8005cbe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005ca6:	79fb      	ldrb	r3, [r7, #7]
 8005ca8:	f003 021f 	and.w	r2, r3, #31
 8005cac:	4907      	ldr	r1, [pc, #28]	; (8005ccc <__NVIC_EnableIRQ+0x38>)
 8005cae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cb2:	095b      	lsrs	r3, r3, #5
 8005cb4:	2001      	movs	r0, #1
 8005cb6:	fa00 f202 	lsl.w	r2, r0, r2
 8005cba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005cbe:	bf00      	nop
 8005cc0:	370c      	adds	r7, #12
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc8:	4770      	bx	lr
 8005cca:	bf00      	nop
 8005ccc:	e000e100 	.word	0xe000e100

08005cd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	b083      	sub	sp, #12
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	4603      	mov	r3, r0
 8005cd8:	6039      	str	r1, [r7, #0]
 8005cda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005cdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	db0a      	blt.n	8005cfa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	b2da      	uxtb	r2, r3
 8005ce8:	490c      	ldr	r1, [pc, #48]	; (8005d1c <__NVIC_SetPriority+0x4c>)
 8005cea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cee:	0112      	lsls	r2, r2, #4
 8005cf0:	b2d2      	uxtb	r2, r2
 8005cf2:	440b      	add	r3, r1
 8005cf4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005cf8:	e00a      	b.n	8005d10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	b2da      	uxtb	r2, r3
 8005cfe:	4908      	ldr	r1, [pc, #32]	; (8005d20 <__NVIC_SetPriority+0x50>)
 8005d00:	79fb      	ldrb	r3, [r7, #7]
 8005d02:	f003 030f 	and.w	r3, r3, #15
 8005d06:	3b04      	subs	r3, #4
 8005d08:	0112      	lsls	r2, r2, #4
 8005d0a:	b2d2      	uxtb	r2, r2
 8005d0c:	440b      	add	r3, r1
 8005d0e:	761a      	strb	r2, [r3, #24]
}
 8005d10:	bf00      	nop
 8005d12:	370c      	adds	r7, #12
 8005d14:	46bd      	mov	sp, r7
 8005d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1a:	4770      	bx	lr
 8005d1c:	e000e100 	.word	0xe000e100
 8005d20:	e000ed00 	.word	0xe000ed00

08005d24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005d24:	b480      	push	{r7}
 8005d26:	b089      	sub	sp, #36	; 0x24
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	60f8      	str	r0, [r7, #12]
 8005d2c:	60b9      	str	r1, [r7, #8]
 8005d2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	f003 0307 	and.w	r3, r3, #7
 8005d36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005d38:	69fb      	ldr	r3, [r7, #28]
 8005d3a:	f1c3 0307 	rsb	r3, r3, #7
 8005d3e:	2b04      	cmp	r3, #4
 8005d40:	bf28      	it	cs
 8005d42:	2304      	movcs	r3, #4
 8005d44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005d46:	69fb      	ldr	r3, [r7, #28]
 8005d48:	3304      	adds	r3, #4
 8005d4a:	2b06      	cmp	r3, #6
 8005d4c:	d902      	bls.n	8005d54 <NVIC_EncodePriority+0x30>
 8005d4e:	69fb      	ldr	r3, [r7, #28]
 8005d50:	3b03      	subs	r3, #3
 8005d52:	e000      	b.n	8005d56 <NVIC_EncodePriority+0x32>
 8005d54:	2300      	movs	r3, #0
 8005d56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005d58:	f04f 32ff 	mov.w	r2, #4294967295
 8005d5c:	69bb      	ldr	r3, [r7, #24]
 8005d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8005d62:	43da      	mvns	r2, r3
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	401a      	ands	r2, r3
 8005d68:	697b      	ldr	r3, [r7, #20]
 8005d6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005d6c:	f04f 31ff 	mov.w	r1, #4294967295
 8005d70:	697b      	ldr	r3, [r7, #20]
 8005d72:	fa01 f303 	lsl.w	r3, r1, r3
 8005d76:	43d9      	mvns	r1, r3
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005d7c:	4313      	orrs	r3, r2
         );
}
 8005d7e:	4618      	mov	r0, r3
 8005d80:	3724      	adds	r7, #36	; 0x24
 8005d82:	46bd      	mov	sp, r7
 8005d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d88:	4770      	bx	lr
	...

08005d8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b082      	sub	sp, #8
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	3b01      	subs	r3, #1
 8005d98:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005d9c:	d301      	bcc.n	8005da2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005d9e:	2301      	movs	r3, #1
 8005da0:	e00f      	b.n	8005dc2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005da2:	4a0a      	ldr	r2, [pc, #40]	; (8005dcc <SysTick_Config+0x40>)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	3b01      	subs	r3, #1
 8005da8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005daa:	210f      	movs	r1, #15
 8005dac:	f04f 30ff 	mov.w	r0, #4294967295
 8005db0:	f7ff ff8e 	bl	8005cd0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005db4:	4b05      	ldr	r3, [pc, #20]	; (8005dcc <SysTick_Config+0x40>)
 8005db6:	2200      	movs	r2, #0
 8005db8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005dba:	4b04      	ldr	r3, [pc, #16]	; (8005dcc <SysTick_Config+0x40>)
 8005dbc:	2207      	movs	r2, #7
 8005dbe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005dc0:	2300      	movs	r3, #0
}
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	3708      	adds	r7, #8
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	bd80      	pop	{r7, pc}
 8005dca:	bf00      	nop
 8005dcc:	e000e010 	.word	0xe000e010

08005dd0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b082      	sub	sp, #8
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005dd8:	6878      	ldr	r0, [r7, #4]
 8005dda:	f7ff ff29 	bl	8005c30 <__NVIC_SetPriorityGrouping>
}
 8005dde:	bf00      	nop
 8005de0:	3708      	adds	r7, #8
 8005de2:	46bd      	mov	sp, r7
 8005de4:	bd80      	pop	{r7, pc}

08005de6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005de6:	b580      	push	{r7, lr}
 8005de8:	b086      	sub	sp, #24
 8005dea:	af00      	add	r7, sp, #0
 8005dec:	4603      	mov	r3, r0
 8005dee:	60b9      	str	r1, [r7, #8]
 8005df0:	607a      	str	r2, [r7, #4]
 8005df2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005df4:	2300      	movs	r3, #0
 8005df6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005df8:	f7ff ff3e 	bl	8005c78 <__NVIC_GetPriorityGrouping>
 8005dfc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005dfe:	687a      	ldr	r2, [r7, #4]
 8005e00:	68b9      	ldr	r1, [r7, #8]
 8005e02:	6978      	ldr	r0, [r7, #20]
 8005e04:	f7ff ff8e 	bl	8005d24 <NVIC_EncodePriority>
 8005e08:	4602      	mov	r2, r0
 8005e0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005e0e:	4611      	mov	r1, r2
 8005e10:	4618      	mov	r0, r3
 8005e12:	f7ff ff5d 	bl	8005cd0 <__NVIC_SetPriority>
}
 8005e16:	bf00      	nop
 8005e18:	3718      	adds	r7, #24
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	bd80      	pop	{r7, pc}

08005e1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005e1e:	b580      	push	{r7, lr}
 8005e20:	b082      	sub	sp, #8
 8005e22:	af00      	add	r7, sp, #0
 8005e24:	4603      	mov	r3, r0
 8005e26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005e28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	f7ff ff31 	bl	8005c94 <__NVIC_EnableIRQ>
}
 8005e32:	bf00      	nop
 8005e34:	3708      	adds	r7, #8
 8005e36:	46bd      	mov	sp, r7
 8005e38:	bd80      	pop	{r7, pc}

08005e3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005e3a:	b580      	push	{r7, lr}
 8005e3c:	b082      	sub	sp, #8
 8005e3e:	af00      	add	r7, sp, #0
 8005e40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005e42:	6878      	ldr	r0, [r7, #4]
 8005e44:	f7ff ffa2 	bl	8005d8c <SysTick_Config>
 8005e48:	4603      	mov	r3, r0
}
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	3708      	adds	r7, #8
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	bd80      	pop	{r7, pc}
	...

08005e54 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b086      	sub	sp, #24
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005e60:	f7ff f884 	bl	8004f6c <HAL_GetTick>
 8005e64:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d101      	bne.n	8005e70 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005e6c:	2301      	movs	r3, #1
 8005e6e:	e099      	b.n	8005fa4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2200      	movs	r2, #0
 8005e74:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2202      	movs	r2, #2
 8005e7c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	681a      	ldr	r2, [r3, #0]
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f022 0201 	bic.w	r2, r2, #1
 8005e8e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005e90:	e00f      	b.n	8005eb2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005e92:	f7ff f86b 	bl	8004f6c <HAL_GetTick>
 8005e96:	4602      	mov	r2, r0
 8005e98:	693b      	ldr	r3, [r7, #16]
 8005e9a:	1ad3      	subs	r3, r2, r3
 8005e9c:	2b05      	cmp	r3, #5
 8005e9e:	d908      	bls.n	8005eb2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2220      	movs	r2, #32
 8005ea4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2203      	movs	r2, #3
 8005eaa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005eae:	2303      	movs	r3, #3
 8005eb0:	e078      	b.n	8005fa4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f003 0301 	and.w	r3, r3, #1
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d1e8      	bne.n	8005e92 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005ec8:	697a      	ldr	r2, [r7, #20]
 8005eca:	4b38      	ldr	r3, [pc, #224]	; (8005fac <HAL_DMA_Init+0x158>)
 8005ecc:	4013      	ands	r3, r2
 8005ece:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	685a      	ldr	r2, [r3, #4]
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	689b      	ldr	r3, [r3, #8]
 8005ed8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005ede:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	691b      	ldr	r3, [r3, #16]
 8005ee4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005eea:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	699b      	ldr	r3, [r3, #24]
 8005ef0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005ef6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	6a1b      	ldr	r3, [r3, #32]
 8005efc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005efe:	697a      	ldr	r2, [r7, #20]
 8005f00:	4313      	orrs	r3, r2
 8005f02:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f08:	2b04      	cmp	r3, #4
 8005f0a:	d107      	bne.n	8005f1c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f14:	4313      	orrs	r3, r2
 8005f16:	697a      	ldr	r2, [r7, #20]
 8005f18:	4313      	orrs	r3, r2
 8005f1a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	697a      	ldr	r2, [r7, #20]
 8005f22:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	695b      	ldr	r3, [r3, #20]
 8005f2a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005f2c:	697b      	ldr	r3, [r7, #20]
 8005f2e:	f023 0307 	bic.w	r3, r3, #7
 8005f32:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f38:	697a      	ldr	r2, [r7, #20]
 8005f3a:	4313      	orrs	r3, r2
 8005f3c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f42:	2b04      	cmp	r3, #4
 8005f44:	d117      	bne.n	8005f76 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f4a:	697a      	ldr	r2, [r7, #20]
 8005f4c:	4313      	orrs	r3, r2
 8005f4e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d00e      	beq.n	8005f76 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005f58:	6878      	ldr	r0, [r7, #4]
 8005f5a:	f000 fb01 	bl	8006560 <DMA_CheckFifoParam>
 8005f5e:	4603      	mov	r3, r0
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d008      	beq.n	8005f76 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2240      	movs	r2, #64	; 0x40
 8005f68:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2201      	movs	r2, #1
 8005f6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005f72:	2301      	movs	r3, #1
 8005f74:	e016      	b.n	8005fa4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	697a      	ldr	r2, [r7, #20]
 8005f7c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005f7e:	6878      	ldr	r0, [r7, #4]
 8005f80:	f000 fab8 	bl	80064f4 <DMA_CalcBaseAndBitshift>
 8005f84:	4603      	mov	r3, r0
 8005f86:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f8c:	223f      	movs	r2, #63	; 0x3f
 8005f8e:	409a      	lsls	r2, r3
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2200      	movs	r2, #0
 8005f98:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2201      	movs	r2, #1
 8005f9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005fa2:	2300      	movs	r3, #0
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	3718      	adds	r7, #24
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	bd80      	pop	{r7, pc}
 8005fac:	f010803f 	.word	0xf010803f

08005fb0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b086      	sub	sp, #24
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	60f8      	str	r0, [r7, #12]
 8005fb8:	60b9      	str	r1, [r7, #8]
 8005fba:	607a      	str	r2, [r7, #4]
 8005fbc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fc6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005fce:	2b01      	cmp	r3, #1
 8005fd0:	d101      	bne.n	8005fd6 <HAL_DMA_Start_IT+0x26>
 8005fd2:	2302      	movs	r3, #2
 8005fd4:	e040      	b.n	8006058 <HAL_DMA_Start_IT+0xa8>
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	2201      	movs	r2, #1
 8005fda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005fe4:	b2db      	uxtb	r3, r3
 8005fe6:	2b01      	cmp	r3, #1
 8005fe8:	d12f      	bne.n	800604a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	2202      	movs	r2, #2
 8005fee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	687a      	ldr	r2, [r7, #4]
 8005ffc:	68b9      	ldr	r1, [r7, #8]
 8005ffe:	68f8      	ldr	r0, [r7, #12]
 8006000:	f000 fa4a 	bl	8006498 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006008:	223f      	movs	r2, #63	; 0x3f
 800600a:	409a      	lsls	r2, r3
 800600c:	693b      	ldr	r3, [r7, #16]
 800600e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	681a      	ldr	r2, [r3, #0]
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f042 0216 	orr.w	r2, r2, #22
 800601e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006024:	2b00      	cmp	r3, #0
 8006026:	d007      	beq.n	8006038 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	681a      	ldr	r2, [r3, #0]
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f042 0208 	orr.w	r2, r2, #8
 8006036:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	681a      	ldr	r2, [r3, #0]
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f042 0201 	orr.w	r2, r2, #1
 8006046:	601a      	str	r2, [r3, #0]
 8006048:	e005      	b.n	8006056 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	2200      	movs	r2, #0
 800604e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8006052:	2302      	movs	r3, #2
 8006054:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8006056:	7dfb      	ldrb	r3, [r7, #23]
}
 8006058:	4618      	mov	r0, r3
 800605a:	3718      	adds	r7, #24
 800605c:	46bd      	mov	sp, r7
 800605e:	bd80      	pop	{r7, pc}

08006060 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006060:	b580      	push	{r7, lr}
 8006062:	b084      	sub	sp, #16
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800606c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800606e:	f7fe ff7d 	bl	8004f6c <HAL_GetTick>
 8006072:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800607a:	b2db      	uxtb	r3, r3
 800607c:	2b02      	cmp	r3, #2
 800607e:	d008      	beq.n	8006092 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2280      	movs	r2, #128	; 0x80
 8006084:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2200      	movs	r2, #0
 800608a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800608e:	2301      	movs	r3, #1
 8006090:	e052      	b.n	8006138 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	681a      	ldr	r2, [r3, #0]
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f022 0216 	bic.w	r2, r2, #22
 80060a0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	695a      	ldr	r2, [r3, #20]
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80060b0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d103      	bne.n	80060c2 <HAL_DMA_Abort+0x62>
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d007      	beq.n	80060d2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	681a      	ldr	r2, [r3, #0]
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f022 0208 	bic.w	r2, r2, #8
 80060d0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	681a      	ldr	r2, [r3, #0]
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f022 0201 	bic.w	r2, r2, #1
 80060e0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80060e2:	e013      	b.n	800610c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80060e4:	f7fe ff42 	bl	8004f6c <HAL_GetTick>
 80060e8:	4602      	mov	r2, r0
 80060ea:	68bb      	ldr	r3, [r7, #8]
 80060ec:	1ad3      	subs	r3, r2, r3
 80060ee:	2b05      	cmp	r3, #5
 80060f0:	d90c      	bls.n	800610c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2220      	movs	r2, #32
 80060f6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2200      	movs	r2, #0
 80060fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2203      	movs	r2, #3
 8006104:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8006108:	2303      	movs	r3, #3
 800610a:	e015      	b.n	8006138 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f003 0301 	and.w	r3, r3, #1
 8006116:	2b00      	cmp	r3, #0
 8006118:	d1e4      	bne.n	80060e4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800611e:	223f      	movs	r2, #63	; 0x3f
 8006120:	409a      	lsls	r2, r3
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2200      	movs	r2, #0
 800612a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2201      	movs	r2, #1
 8006132:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8006136:	2300      	movs	r3, #0
}
 8006138:	4618      	mov	r0, r3
 800613a:	3710      	adds	r7, #16
 800613c:	46bd      	mov	sp, r7
 800613e:	bd80      	pop	{r7, pc}

08006140 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006140:	b480      	push	{r7}
 8006142:	b083      	sub	sp, #12
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800614e:	b2db      	uxtb	r3, r3
 8006150:	2b02      	cmp	r3, #2
 8006152:	d004      	beq.n	800615e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2280      	movs	r2, #128	; 0x80
 8006158:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800615a:	2301      	movs	r3, #1
 800615c:	e00c      	b.n	8006178 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2205      	movs	r2, #5
 8006162:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	681a      	ldr	r2, [r3, #0]
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f022 0201 	bic.w	r2, r2, #1
 8006174:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006176:	2300      	movs	r3, #0
}
 8006178:	4618      	mov	r0, r3
 800617a:	370c      	adds	r7, #12
 800617c:	46bd      	mov	sp, r7
 800617e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006182:	4770      	bx	lr

08006184 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b086      	sub	sp, #24
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800618c:	2300      	movs	r3, #0
 800618e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006190:	4b92      	ldr	r3, [pc, #584]	; (80063dc <HAL_DMA_IRQHandler+0x258>)
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	4a92      	ldr	r2, [pc, #584]	; (80063e0 <HAL_DMA_IRQHandler+0x25c>)
 8006196:	fba2 2303 	umull	r2, r3, r2, r3
 800619a:	0a9b      	lsrs	r3, r3, #10
 800619c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061a2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80061a4:	693b      	ldr	r3, [r7, #16]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061ae:	2208      	movs	r2, #8
 80061b0:	409a      	lsls	r2, r3
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	4013      	ands	r3, r2
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d01a      	beq.n	80061f0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	f003 0304 	and.w	r3, r3, #4
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d013      	beq.n	80061f0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	681a      	ldr	r2, [r3, #0]
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f022 0204 	bic.w	r2, r2, #4
 80061d6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061dc:	2208      	movs	r2, #8
 80061de:	409a      	lsls	r2, r3
 80061e0:	693b      	ldr	r3, [r7, #16]
 80061e2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061e8:	f043 0201 	orr.w	r2, r3, #1
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061f4:	2201      	movs	r2, #1
 80061f6:	409a      	lsls	r2, r3
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	4013      	ands	r3, r2
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d012      	beq.n	8006226 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	695b      	ldr	r3, [r3, #20]
 8006206:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800620a:	2b00      	cmp	r3, #0
 800620c:	d00b      	beq.n	8006226 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006212:	2201      	movs	r2, #1
 8006214:	409a      	lsls	r2, r3
 8006216:	693b      	ldr	r3, [r7, #16]
 8006218:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800621e:	f043 0202 	orr.w	r2, r3, #2
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800622a:	2204      	movs	r2, #4
 800622c:	409a      	lsls	r2, r3
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	4013      	ands	r3, r2
 8006232:	2b00      	cmp	r3, #0
 8006234:	d012      	beq.n	800625c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f003 0302 	and.w	r3, r3, #2
 8006240:	2b00      	cmp	r3, #0
 8006242:	d00b      	beq.n	800625c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006248:	2204      	movs	r2, #4
 800624a:	409a      	lsls	r2, r3
 800624c:	693b      	ldr	r3, [r7, #16]
 800624e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006254:	f043 0204 	orr.w	r2, r3, #4
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006260:	2210      	movs	r2, #16
 8006262:	409a      	lsls	r2, r3
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	4013      	ands	r3, r2
 8006268:	2b00      	cmp	r3, #0
 800626a:	d043      	beq.n	80062f4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f003 0308 	and.w	r3, r3, #8
 8006276:	2b00      	cmp	r3, #0
 8006278:	d03c      	beq.n	80062f4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800627e:	2210      	movs	r2, #16
 8006280:	409a      	lsls	r2, r3
 8006282:	693b      	ldr	r3, [r7, #16]
 8006284:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006290:	2b00      	cmp	r3, #0
 8006292:	d018      	beq.n	80062c6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d108      	bne.n	80062b4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d024      	beq.n	80062f4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062ae:	6878      	ldr	r0, [r7, #4]
 80062b0:	4798      	blx	r3
 80062b2:	e01f      	b.n	80062f4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d01b      	beq.n	80062f4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80062c0:	6878      	ldr	r0, [r7, #4]
 80062c2:	4798      	blx	r3
 80062c4:	e016      	b.n	80062f4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d107      	bne.n	80062e4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	681a      	ldr	r2, [r3, #0]
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	f022 0208 	bic.w	r2, r2, #8
 80062e2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d003      	beq.n	80062f4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062f0:	6878      	ldr	r0, [r7, #4]
 80062f2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062f8:	2220      	movs	r2, #32
 80062fa:	409a      	lsls	r2, r3
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	4013      	ands	r3, r2
 8006300:	2b00      	cmp	r3, #0
 8006302:	f000 808e 	beq.w	8006422 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f003 0310 	and.w	r3, r3, #16
 8006310:	2b00      	cmp	r3, #0
 8006312:	f000 8086 	beq.w	8006422 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800631a:	2220      	movs	r2, #32
 800631c:	409a      	lsls	r2, r3
 800631e:	693b      	ldr	r3, [r7, #16]
 8006320:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006328:	b2db      	uxtb	r3, r3
 800632a:	2b05      	cmp	r3, #5
 800632c:	d136      	bne.n	800639c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	681a      	ldr	r2, [r3, #0]
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f022 0216 	bic.w	r2, r2, #22
 800633c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	695a      	ldr	r2, [r3, #20]
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800634c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006352:	2b00      	cmp	r3, #0
 8006354:	d103      	bne.n	800635e <HAL_DMA_IRQHandler+0x1da>
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800635a:	2b00      	cmp	r3, #0
 800635c:	d007      	beq.n	800636e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	681a      	ldr	r2, [r3, #0]
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f022 0208 	bic.w	r2, r2, #8
 800636c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006372:	223f      	movs	r2, #63	; 0x3f
 8006374:	409a      	lsls	r2, r3
 8006376:	693b      	ldr	r3, [r7, #16]
 8006378:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2200      	movs	r2, #0
 800637e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2201      	movs	r2, #1
 8006386:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800638e:	2b00      	cmp	r3, #0
 8006390:	d07d      	beq.n	800648e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006396:	6878      	ldr	r0, [r7, #4]
 8006398:	4798      	blx	r3
        }
        return;
 800639a:	e078      	b.n	800648e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d01c      	beq.n	80063e4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d108      	bne.n	80063ca <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d030      	beq.n	8006422 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063c4:	6878      	ldr	r0, [r7, #4]
 80063c6:	4798      	blx	r3
 80063c8:	e02b      	b.n	8006422 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d027      	beq.n	8006422 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063d6:	6878      	ldr	r0, [r7, #4]
 80063d8:	4798      	blx	r3
 80063da:	e022      	b.n	8006422 <HAL_DMA_IRQHandler+0x29e>
 80063dc:	20000058 	.word	0x20000058
 80063e0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d10f      	bne.n	8006412 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	681a      	ldr	r2, [r3, #0]
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f022 0210 	bic.w	r2, r2, #16
 8006400:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2200      	movs	r2, #0
 8006406:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2201      	movs	r2, #1
 800640e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006416:	2b00      	cmp	r3, #0
 8006418:	d003      	beq.n	8006422 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800641e:	6878      	ldr	r0, [r7, #4]
 8006420:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006426:	2b00      	cmp	r3, #0
 8006428:	d032      	beq.n	8006490 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800642e:	f003 0301 	and.w	r3, r3, #1
 8006432:	2b00      	cmp	r3, #0
 8006434:	d022      	beq.n	800647c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2205      	movs	r2, #5
 800643a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	681a      	ldr	r2, [r3, #0]
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f022 0201 	bic.w	r2, r2, #1
 800644c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800644e:	68bb      	ldr	r3, [r7, #8]
 8006450:	3301      	adds	r3, #1
 8006452:	60bb      	str	r3, [r7, #8]
 8006454:	697a      	ldr	r2, [r7, #20]
 8006456:	429a      	cmp	r2, r3
 8006458:	d307      	bcc.n	800646a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f003 0301 	and.w	r3, r3, #1
 8006464:	2b00      	cmp	r3, #0
 8006466:	d1f2      	bne.n	800644e <HAL_DMA_IRQHandler+0x2ca>
 8006468:	e000      	b.n	800646c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800646a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2200      	movs	r2, #0
 8006470:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2201      	movs	r2, #1
 8006478:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006480:	2b00      	cmp	r3, #0
 8006482:	d005      	beq.n	8006490 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006488:	6878      	ldr	r0, [r7, #4]
 800648a:	4798      	blx	r3
 800648c:	e000      	b.n	8006490 <HAL_DMA_IRQHandler+0x30c>
        return;
 800648e:	bf00      	nop
    }
  }
}
 8006490:	3718      	adds	r7, #24
 8006492:	46bd      	mov	sp, r7
 8006494:	bd80      	pop	{r7, pc}
 8006496:	bf00      	nop

08006498 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006498:	b480      	push	{r7}
 800649a:	b085      	sub	sp, #20
 800649c:	af00      	add	r7, sp, #0
 800649e:	60f8      	str	r0, [r7, #12]
 80064a0:	60b9      	str	r1, [r7, #8]
 80064a2:	607a      	str	r2, [r7, #4]
 80064a4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	681a      	ldr	r2, [r3, #0]
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80064b4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	683a      	ldr	r2, [r7, #0]
 80064bc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	689b      	ldr	r3, [r3, #8]
 80064c2:	2b40      	cmp	r3, #64	; 0x40
 80064c4:	d108      	bne.n	80064d8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	687a      	ldr	r2, [r7, #4]
 80064cc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	68ba      	ldr	r2, [r7, #8]
 80064d4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80064d6:	e007      	b.n	80064e8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	68ba      	ldr	r2, [r7, #8]
 80064de:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	687a      	ldr	r2, [r7, #4]
 80064e6:	60da      	str	r2, [r3, #12]
}
 80064e8:	bf00      	nop
 80064ea:	3714      	adds	r7, #20
 80064ec:	46bd      	mov	sp, r7
 80064ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f2:	4770      	bx	lr

080064f4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80064f4:	b480      	push	{r7}
 80064f6:	b085      	sub	sp, #20
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	b2db      	uxtb	r3, r3
 8006502:	3b10      	subs	r3, #16
 8006504:	4a14      	ldr	r2, [pc, #80]	; (8006558 <DMA_CalcBaseAndBitshift+0x64>)
 8006506:	fba2 2303 	umull	r2, r3, r2, r3
 800650a:	091b      	lsrs	r3, r3, #4
 800650c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800650e:	4a13      	ldr	r2, [pc, #76]	; (800655c <DMA_CalcBaseAndBitshift+0x68>)
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	4413      	add	r3, r2
 8006514:	781b      	ldrb	r3, [r3, #0]
 8006516:	461a      	mov	r2, r3
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	2b03      	cmp	r3, #3
 8006520:	d909      	bls.n	8006536 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800652a:	f023 0303 	bic.w	r3, r3, #3
 800652e:	1d1a      	adds	r2, r3, #4
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	659a      	str	r2, [r3, #88]	; 0x58
 8006534:	e007      	b.n	8006546 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800653e:	f023 0303 	bic.w	r3, r3, #3
 8006542:	687a      	ldr	r2, [r7, #4]
 8006544:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800654a:	4618      	mov	r0, r3
 800654c:	3714      	adds	r7, #20
 800654e:	46bd      	mov	sp, r7
 8006550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006554:	4770      	bx	lr
 8006556:	bf00      	nop
 8006558:	aaaaaaab 	.word	0xaaaaaaab
 800655c:	0800f328 	.word	0x0800f328

08006560 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006560:	b480      	push	{r7}
 8006562:	b085      	sub	sp, #20
 8006564:	af00      	add	r7, sp, #0
 8006566:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006568:	2300      	movs	r3, #0
 800656a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006570:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	699b      	ldr	r3, [r3, #24]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d11f      	bne.n	80065ba <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800657a:	68bb      	ldr	r3, [r7, #8]
 800657c:	2b03      	cmp	r3, #3
 800657e:	d855      	bhi.n	800662c <DMA_CheckFifoParam+0xcc>
 8006580:	a201      	add	r2, pc, #4	; (adr r2, 8006588 <DMA_CheckFifoParam+0x28>)
 8006582:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006586:	bf00      	nop
 8006588:	08006599 	.word	0x08006599
 800658c:	080065ab 	.word	0x080065ab
 8006590:	08006599 	.word	0x08006599
 8006594:	0800662d 	.word	0x0800662d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800659c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d045      	beq.n	8006630 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80065a4:	2301      	movs	r3, #1
 80065a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80065a8:	e042      	b.n	8006630 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065ae:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80065b2:	d13f      	bne.n	8006634 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80065b4:	2301      	movs	r3, #1
 80065b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80065b8:	e03c      	b.n	8006634 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	699b      	ldr	r3, [r3, #24]
 80065be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80065c2:	d121      	bne.n	8006608 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80065c4:	68bb      	ldr	r3, [r7, #8]
 80065c6:	2b03      	cmp	r3, #3
 80065c8:	d836      	bhi.n	8006638 <DMA_CheckFifoParam+0xd8>
 80065ca:	a201      	add	r2, pc, #4	; (adr r2, 80065d0 <DMA_CheckFifoParam+0x70>)
 80065cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065d0:	080065e1 	.word	0x080065e1
 80065d4:	080065e7 	.word	0x080065e7
 80065d8:	080065e1 	.word	0x080065e1
 80065dc:	080065f9 	.word	0x080065f9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80065e0:	2301      	movs	r3, #1
 80065e2:	73fb      	strb	r3, [r7, #15]
      break;
 80065e4:	e02f      	b.n	8006646 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065ea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d024      	beq.n	800663c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80065f2:	2301      	movs	r3, #1
 80065f4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80065f6:	e021      	b.n	800663c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065fc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006600:	d11e      	bne.n	8006640 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8006602:	2301      	movs	r3, #1
 8006604:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006606:	e01b      	b.n	8006640 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006608:	68bb      	ldr	r3, [r7, #8]
 800660a:	2b02      	cmp	r3, #2
 800660c:	d902      	bls.n	8006614 <DMA_CheckFifoParam+0xb4>
 800660e:	2b03      	cmp	r3, #3
 8006610:	d003      	beq.n	800661a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006612:	e018      	b.n	8006646 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8006614:	2301      	movs	r3, #1
 8006616:	73fb      	strb	r3, [r7, #15]
      break;
 8006618:	e015      	b.n	8006646 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800661e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006622:	2b00      	cmp	r3, #0
 8006624:	d00e      	beq.n	8006644 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8006626:	2301      	movs	r3, #1
 8006628:	73fb      	strb	r3, [r7, #15]
      break;
 800662a:	e00b      	b.n	8006644 <DMA_CheckFifoParam+0xe4>
      break;
 800662c:	bf00      	nop
 800662e:	e00a      	b.n	8006646 <DMA_CheckFifoParam+0xe6>
      break;
 8006630:	bf00      	nop
 8006632:	e008      	b.n	8006646 <DMA_CheckFifoParam+0xe6>
      break;
 8006634:	bf00      	nop
 8006636:	e006      	b.n	8006646 <DMA_CheckFifoParam+0xe6>
      break;
 8006638:	bf00      	nop
 800663a:	e004      	b.n	8006646 <DMA_CheckFifoParam+0xe6>
      break;
 800663c:	bf00      	nop
 800663e:	e002      	b.n	8006646 <DMA_CheckFifoParam+0xe6>
      break;   
 8006640:	bf00      	nop
 8006642:	e000      	b.n	8006646 <DMA_CheckFifoParam+0xe6>
      break;
 8006644:	bf00      	nop
    }
  } 
  
  return status; 
 8006646:	7bfb      	ldrb	r3, [r7, #15]
}
 8006648:	4618      	mov	r0, r3
 800664a:	3714      	adds	r7, #20
 800664c:	46bd      	mov	sp, r7
 800664e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006652:	4770      	bx	lr

08006654 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006654:	b480      	push	{r7}
 8006656:	b089      	sub	sp, #36	; 0x24
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
 800665c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800665e:	2300      	movs	r3, #0
 8006660:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006662:	2300      	movs	r3, #0
 8006664:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006666:	2300      	movs	r3, #0
 8006668:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800666a:	2300      	movs	r3, #0
 800666c:	61fb      	str	r3, [r7, #28]
 800666e:	e153      	b.n	8006918 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006670:	2201      	movs	r2, #1
 8006672:	69fb      	ldr	r3, [r7, #28]
 8006674:	fa02 f303 	lsl.w	r3, r2, r3
 8006678:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	697a      	ldr	r2, [r7, #20]
 8006680:	4013      	ands	r3, r2
 8006682:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006684:	693a      	ldr	r2, [r7, #16]
 8006686:	697b      	ldr	r3, [r7, #20]
 8006688:	429a      	cmp	r2, r3
 800668a:	f040 8142 	bne.w	8006912 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	685b      	ldr	r3, [r3, #4]
 8006692:	2b01      	cmp	r3, #1
 8006694:	d00b      	beq.n	80066ae <HAL_GPIO_Init+0x5a>
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	685b      	ldr	r3, [r3, #4]
 800669a:	2b02      	cmp	r3, #2
 800669c:	d007      	beq.n	80066ae <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80066a2:	2b11      	cmp	r3, #17
 80066a4:	d003      	beq.n	80066ae <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	685b      	ldr	r3, [r3, #4]
 80066aa:	2b12      	cmp	r3, #18
 80066ac:	d130      	bne.n	8006710 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	689b      	ldr	r3, [r3, #8]
 80066b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80066b4:	69fb      	ldr	r3, [r7, #28]
 80066b6:	005b      	lsls	r3, r3, #1
 80066b8:	2203      	movs	r2, #3
 80066ba:	fa02 f303 	lsl.w	r3, r2, r3
 80066be:	43db      	mvns	r3, r3
 80066c0:	69ba      	ldr	r2, [r7, #24]
 80066c2:	4013      	ands	r3, r2
 80066c4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	68da      	ldr	r2, [r3, #12]
 80066ca:	69fb      	ldr	r3, [r7, #28]
 80066cc:	005b      	lsls	r3, r3, #1
 80066ce:	fa02 f303 	lsl.w	r3, r2, r3
 80066d2:	69ba      	ldr	r2, [r7, #24]
 80066d4:	4313      	orrs	r3, r2
 80066d6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	69ba      	ldr	r2, [r7, #24]
 80066dc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	685b      	ldr	r3, [r3, #4]
 80066e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80066e4:	2201      	movs	r2, #1
 80066e6:	69fb      	ldr	r3, [r7, #28]
 80066e8:	fa02 f303 	lsl.w	r3, r2, r3
 80066ec:	43db      	mvns	r3, r3
 80066ee:	69ba      	ldr	r2, [r7, #24]
 80066f0:	4013      	ands	r3, r2
 80066f2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	685b      	ldr	r3, [r3, #4]
 80066f8:	091b      	lsrs	r3, r3, #4
 80066fa:	f003 0201 	and.w	r2, r3, #1
 80066fe:	69fb      	ldr	r3, [r7, #28]
 8006700:	fa02 f303 	lsl.w	r3, r2, r3
 8006704:	69ba      	ldr	r2, [r7, #24]
 8006706:	4313      	orrs	r3, r2
 8006708:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	69ba      	ldr	r2, [r7, #24]
 800670e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	68db      	ldr	r3, [r3, #12]
 8006714:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006716:	69fb      	ldr	r3, [r7, #28]
 8006718:	005b      	lsls	r3, r3, #1
 800671a:	2203      	movs	r2, #3
 800671c:	fa02 f303 	lsl.w	r3, r2, r3
 8006720:	43db      	mvns	r3, r3
 8006722:	69ba      	ldr	r2, [r7, #24]
 8006724:	4013      	ands	r3, r2
 8006726:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	689a      	ldr	r2, [r3, #8]
 800672c:	69fb      	ldr	r3, [r7, #28]
 800672e:	005b      	lsls	r3, r3, #1
 8006730:	fa02 f303 	lsl.w	r3, r2, r3
 8006734:	69ba      	ldr	r2, [r7, #24]
 8006736:	4313      	orrs	r3, r2
 8006738:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	69ba      	ldr	r2, [r7, #24]
 800673e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	685b      	ldr	r3, [r3, #4]
 8006744:	2b02      	cmp	r3, #2
 8006746:	d003      	beq.n	8006750 <HAL_GPIO_Init+0xfc>
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	685b      	ldr	r3, [r3, #4]
 800674c:	2b12      	cmp	r3, #18
 800674e:	d123      	bne.n	8006798 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006750:	69fb      	ldr	r3, [r7, #28]
 8006752:	08da      	lsrs	r2, r3, #3
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	3208      	adds	r2, #8
 8006758:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800675c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800675e:	69fb      	ldr	r3, [r7, #28]
 8006760:	f003 0307 	and.w	r3, r3, #7
 8006764:	009b      	lsls	r3, r3, #2
 8006766:	220f      	movs	r2, #15
 8006768:	fa02 f303 	lsl.w	r3, r2, r3
 800676c:	43db      	mvns	r3, r3
 800676e:	69ba      	ldr	r2, [r7, #24]
 8006770:	4013      	ands	r3, r2
 8006772:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006774:	683b      	ldr	r3, [r7, #0]
 8006776:	691a      	ldr	r2, [r3, #16]
 8006778:	69fb      	ldr	r3, [r7, #28]
 800677a:	f003 0307 	and.w	r3, r3, #7
 800677e:	009b      	lsls	r3, r3, #2
 8006780:	fa02 f303 	lsl.w	r3, r2, r3
 8006784:	69ba      	ldr	r2, [r7, #24]
 8006786:	4313      	orrs	r3, r2
 8006788:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800678a:	69fb      	ldr	r3, [r7, #28]
 800678c:	08da      	lsrs	r2, r3, #3
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	3208      	adds	r2, #8
 8006792:	69b9      	ldr	r1, [r7, #24]
 8006794:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800679e:	69fb      	ldr	r3, [r7, #28]
 80067a0:	005b      	lsls	r3, r3, #1
 80067a2:	2203      	movs	r2, #3
 80067a4:	fa02 f303 	lsl.w	r3, r2, r3
 80067a8:	43db      	mvns	r3, r3
 80067aa:	69ba      	ldr	r2, [r7, #24]
 80067ac:	4013      	ands	r3, r2
 80067ae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	685b      	ldr	r3, [r3, #4]
 80067b4:	f003 0203 	and.w	r2, r3, #3
 80067b8:	69fb      	ldr	r3, [r7, #28]
 80067ba:	005b      	lsls	r3, r3, #1
 80067bc:	fa02 f303 	lsl.w	r3, r2, r3
 80067c0:	69ba      	ldr	r2, [r7, #24]
 80067c2:	4313      	orrs	r3, r2
 80067c4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	69ba      	ldr	r2, [r7, #24]
 80067ca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	685b      	ldr	r3, [r3, #4]
 80067d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	f000 809c 	beq.w	8006912 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80067da:	2300      	movs	r3, #0
 80067dc:	60fb      	str	r3, [r7, #12]
 80067de:	4b53      	ldr	r3, [pc, #332]	; (800692c <HAL_GPIO_Init+0x2d8>)
 80067e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067e2:	4a52      	ldr	r2, [pc, #328]	; (800692c <HAL_GPIO_Init+0x2d8>)
 80067e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80067e8:	6453      	str	r3, [r2, #68]	; 0x44
 80067ea:	4b50      	ldr	r3, [pc, #320]	; (800692c <HAL_GPIO_Init+0x2d8>)
 80067ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80067f2:	60fb      	str	r3, [r7, #12]
 80067f4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80067f6:	4a4e      	ldr	r2, [pc, #312]	; (8006930 <HAL_GPIO_Init+0x2dc>)
 80067f8:	69fb      	ldr	r3, [r7, #28]
 80067fa:	089b      	lsrs	r3, r3, #2
 80067fc:	3302      	adds	r3, #2
 80067fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006802:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006804:	69fb      	ldr	r3, [r7, #28]
 8006806:	f003 0303 	and.w	r3, r3, #3
 800680a:	009b      	lsls	r3, r3, #2
 800680c:	220f      	movs	r2, #15
 800680e:	fa02 f303 	lsl.w	r3, r2, r3
 8006812:	43db      	mvns	r3, r3
 8006814:	69ba      	ldr	r2, [r7, #24]
 8006816:	4013      	ands	r3, r2
 8006818:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	4a45      	ldr	r2, [pc, #276]	; (8006934 <HAL_GPIO_Init+0x2e0>)
 800681e:	4293      	cmp	r3, r2
 8006820:	d013      	beq.n	800684a <HAL_GPIO_Init+0x1f6>
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	4a44      	ldr	r2, [pc, #272]	; (8006938 <HAL_GPIO_Init+0x2e4>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d00d      	beq.n	8006846 <HAL_GPIO_Init+0x1f2>
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	4a43      	ldr	r2, [pc, #268]	; (800693c <HAL_GPIO_Init+0x2e8>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d007      	beq.n	8006842 <HAL_GPIO_Init+0x1ee>
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	4a42      	ldr	r2, [pc, #264]	; (8006940 <HAL_GPIO_Init+0x2ec>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d101      	bne.n	800683e <HAL_GPIO_Init+0x1ea>
 800683a:	2303      	movs	r3, #3
 800683c:	e006      	b.n	800684c <HAL_GPIO_Init+0x1f8>
 800683e:	2307      	movs	r3, #7
 8006840:	e004      	b.n	800684c <HAL_GPIO_Init+0x1f8>
 8006842:	2302      	movs	r3, #2
 8006844:	e002      	b.n	800684c <HAL_GPIO_Init+0x1f8>
 8006846:	2301      	movs	r3, #1
 8006848:	e000      	b.n	800684c <HAL_GPIO_Init+0x1f8>
 800684a:	2300      	movs	r3, #0
 800684c:	69fa      	ldr	r2, [r7, #28]
 800684e:	f002 0203 	and.w	r2, r2, #3
 8006852:	0092      	lsls	r2, r2, #2
 8006854:	4093      	lsls	r3, r2
 8006856:	69ba      	ldr	r2, [r7, #24]
 8006858:	4313      	orrs	r3, r2
 800685a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800685c:	4934      	ldr	r1, [pc, #208]	; (8006930 <HAL_GPIO_Init+0x2dc>)
 800685e:	69fb      	ldr	r3, [r7, #28]
 8006860:	089b      	lsrs	r3, r3, #2
 8006862:	3302      	adds	r3, #2
 8006864:	69ba      	ldr	r2, [r7, #24]
 8006866:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800686a:	4b36      	ldr	r3, [pc, #216]	; (8006944 <HAL_GPIO_Init+0x2f0>)
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006870:	693b      	ldr	r3, [r7, #16]
 8006872:	43db      	mvns	r3, r3
 8006874:	69ba      	ldr	r2, [r7, #24]
 8006876:	4013      	ands	r3, r2
 8006878:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	685b      	ldr	r3, [r3, #4]
 800687e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006882:	2b00      	cmp	r3, #0
 8006884:	d003      	beq.n	800688e <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8006886:	69ba      	ldr	r2, [r7, #24]
 8006888:	693b      	ldr	r3, [r7, #16]
 800688a:	4313      	orrs	r3, r2
 800688c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800688e:	4a2d      	ldr	r2, [pc, #180]	; (8006944 <HAL_GPIO_Init+0x2f0>)
 8006890:	69bb      	ldr	r3, [r7, #24]
 8006892:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8006894:	4b2b      	ldr	r3, [pc, #172]	; (8006944 <HAL_GPIO_Init+0x2f0>)
 8006896:	685b      	ldr	r3, [r3, #4]
 8006898:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800689a:	693b      	ldr	r3, [r7, #16]
 800689c:	43db      	mvns	r3, r3
 800689e:	69ba      	ldr	r2, [r7, #24]
 80068a0:	4013      	ands	r3, r2
 80068a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	685b      	ldr	r3, [r3, #4]
 80068a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d003      	beq.n	80068b8 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80068b0:	69ba      	ldr	r2, [r7, #24]
 80068b2:	693b      	ldr	r3, [r7, #16]
 80068b4:	4313      	orrs	r3, r2
 80068b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80068b8:	4a22      	ldr	r2, [pc, #136]	; (8006944 <HAL_GPIO_Init+0x2f0>)
 80068ba:	69bb      	ldr	r3, [r7, #24]
 80068bc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80068be:	4b21      	ldr	r3, [pc, #132]	; (8006944 <HAL_GPIO_Init+0x2f0>)
 80068c0:	689b      	ldr	r3, [r3, #8]
 80068c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80068c4:	693b      	ldr	r3, [r7, #16]
 80068c6:	43db      	mvns	r3, r3
 80068c8:	69ba      	ldr	r2, [r7, #24]
 80068ca:	4013      	ands	r3, r2
 80068cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	685b      	ldr	r3, [r3, #4]
 80068d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d003      	beq.n	80068e2 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80068da:	69ba      	ldr	r2, [r7, #24]
 80068dc:	693b      	ldr	r3, [r7, #16]
 80068de:	4313      	orrs	r3, r2
 80068e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80068e2:	4a18      	ldr	r2, [pc, #96]	; (8006944 <HAL_GPIO_Init+0x2f0>)
 80068e4:	69bb      	ldr	r3, [r7, #24]
 80068e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80068e8:	4b16      	ldr	r3, [pc, #88]	; (8006944 <HAL_GPIO_Init+0x2f0>)
 80068ea:	68db      	ldr	r3, [r3, #12]
 80068ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80068ee:	693b      	ldr	r3, [r7, #16]
 80068f0:	43db      	mvns	r3, r3
 80068f2:	69ba      	ldr	r2, [r7, #24]
 80068f4:	4013      	ands	r3, r2
 80068f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	685b      	ldr	r3, [r3, #4]
 80068fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006900:	2b00      	cmp	r3, #0
 8006902:	d003      	beq.n	800690c <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8006904:	69ba      	ldr	r2, [r7, #24]
 8006906:	693b      	ldr	r3, [r7, #16]
 8006908:	4313      	orrs	r3, r2
 800690a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800690c:	4a0d      	ldr	r2, [pc, #52]	; (8006944 <HAL_GPIO_Init+0x2f0>)
 800690e:	69bb      	ldr	r3, [r7, #24]
 8006910:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006912:	69fb      	ldr	r3, [r7, #28]
 8006914:	3301      	adds	r3, #1
 8006916:	61fb      	str	r3, [r7, #28]
 8006918:	69fb      	ldr	r3, [r7, #28]
 800691a:	2b0f      	cmp	r3, #15
 800691c:	f67f aea8 	bls.w	8006670 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006920:	bf00      	nop
 8006922:	3724      	adds	r7, #36	; 0x24
 8006924:	46bd      	mov	sp, r7
 8006926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692a:	4770      	bx	lr
 800692c:	40023800 	.word	0x40023800
 8006930:	40013800 	.word	0x40013800
 8006934:	40020000 	.word	0x40020000
 8006938:	40020400 	.word	0x40020400
 800693c:	40020800 	.word	0x40020800
 8006940:	40020c00 	.word	0x40020c00
 8006944:	40013c00 	.word	0x40013c00

08006948 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006948:	b480      	push	{r7}
 800694a:	b083      	sub	sp, #12
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
 8006950:	460b      	mov	r3, r1
 8006952:	807b      	strh	r3, [r7, #2]
 8006954:	4613      	mov	r3, r2
 8006956:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006958:	787b      	ldrb	r3, [r7, #1]
 800695a:	2b00      	cmp	r3, #0
 800695c:	d003      	beq.n	8006966 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800695e:	887a      	ldrh	r2, [r7, #2]
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006964:	e003      	b.n	800696e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006966:	887b      	ldrh	r3, [r7, #2]
 8006968:	041a      	lsls	r2, r3, #16
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	619a      	str	r2, [r3, #24]
}
 800696e:	bf00      	nop
 8006970:	370c      	adds	r7, #12
 8006972:	46bd      	mov	sp, r7
 8006974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006978:	4770      	bx	lr
	...

0800697c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800697c:	b580      	push	{r7, lr}
 800697e:	b084      	sub	sp, #16
 8006980:	af00      	add	r7, sp, #0
 8006982:	6078      	str	r0, [r7, #4]
 8006984:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2b00      	cmp	r3, #0
 800698a:	d101      	bne.n	8006990 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800698c:	2301      	movs	r3, #1
 800698e:	e0cc      	b.n	8006b2a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006990:	4b68      	ldr	r3, [pc, #416]	; (8006b34 <HAL_RCC_ClockConfig+0x1b8>)
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f003 030f 	and.w	r3, r3, #15
 8006998:	683a      	ldr	r2, [r7, #0]
 800699a:	429a      	cmp	r2, r3
 800699c:	d90c      	bls.n	80069b8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800699e:	4b65      	ldr	r3, [pc, #404]	; (8006b34 <HAL_RCC_ClockConfig+0x1b8>)
 80069a0:	683a      	ldr	r2, [r7, #0]
 80069a2:	b2d2      	uxtb	r2, r2
 80069a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80069a6:	4b63      	ldr	r3, [pc, #396]	; (8006b34 <HAL_RCC_ClockConfig+0x1b8>)
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f003 030f 	and.w	r3, r3, #15
 80069ae:	683a      	ldr	r2, [r7, #0]
 80069b0:	429a      	cmp	r2, r3
 80069b2:	d001      	beq.n	80069b8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80069b4:	2301      	movs	r3, #1
 80069b6:	e0b8      	b.n	8006b2a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f003 0302 	and.w	r3, r3, #2
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d020      	beq.n	8006a06 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f003 0304 	and.w	r3, r3, #4
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d005      	beq.n	80069dc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80069d0:	4b59      	ldr	r3, [pc, #356]	; (8006b38 <HAL_RCC_ClockConfig+0x1bc>)
 80069d2:	689b      	ldr	r3, [r3, #8]
 80069d4:	4a58      	ldr	r2, [pc, #352]	; (8006b38 <HAL_RCC_ClockConfig+0x1bc>)
 80069d6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80069da:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f003 0308 	and.w	r3, r3, #8
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d005      	beq.n	80069f4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80069e8:	4b53      	ldr	r3, [pc, #332]	; (8006b38 <HAL_RCC_ClockConfig+0x1bc>)
 80069ea:	689b      	ldr	r3, [r3, #8]
 80069ec:	4a52      	ldr	r2, [pc, #328]	; (8006b38 <HAL_RCC_ClockConfig+0x1bc>)
 80069ee:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80069f2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80069f4:	4b50      	ldr	r3, [pc, #320]	; (8006b38 <HAL_RCC_ClockConfig+0x1bc>)
 80069f6:	689b      	ldr	r3, [r3, #8]
 80069f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	689b      	ldr	r3, [r3, #8]
 8006a00:	494d      	ldr	r1, [pc, #308]	; (8006b38 <HAL_RCC_ClockConfig+0x1bc>)
 8006a02:	4313      	orrs	r3, r2
 8006a04:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f003 0301 	and.w	r3, r3, #1
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d044      	beq.n	8006a9c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	685b      	ldr	r3, [r3, #4]
 8006a16:	2b01      	cmp	r3, #1
 8006a18:	d107      	bne.n	8006a2a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a1a:	4b47      	ldr	r3, [pc, #284]	; (8006b38 <HAL_RCC_ClockConfig+0x1bc>)
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d119      	bne.n	8006a5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a26:	2301      	movs	r3, #1
 8006a28:	e07f      	b.n	8006b2a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	685b      	ldr	r3, [r3, #4]
 8006a2e:	2b02      	cmp	r3, #2
 8006a30:	d003      	beq.n	8006a3a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006a36:	2b03      	cmp	r3, #3
 8006a38:	d107      	bne.n	8006a4a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a3a:	4b3f      	ldr	r3, [pc, #252]	; (8006b38 <HAL_RCC_ClockConfig+0x1bc>)
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d109      	bne.n	8006a5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a46:	2301      	movs	r3, #1
 8006a48:	e06f      	b.n	8006b2a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a4a:	4b3b      	ldr	r3, [pc, #236]	; (8006b38 <HAL_RCC_ClockConfig+0x1bc>)
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f003 0302 	and.w	r3, r3, #2
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d101      	bne.n	8006a5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a56:	2301      	movs	r3, #1
 8006a58:	e067      	b.n	8006b2a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006a5a:	4b37      	ldr	r3, [pc, #220]	; (8006b38 <HAL_RCC_ClockConfig+0x1bc>)
 8006a5c:	689b      	ldr	r3, [r3, #8]
 8006a5e:	f023 0203 	bic.w	r2, r3, #3
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	685b      	ldr	r3, [r3, #4]
 8006a66:	4934      	ldr	r1, [pc, #208]	; (8006b38 <HAL_RCC_ClockConfig+0x1bc>)
 8006a68:	4313      	orrs	r3, r2
 8006a6a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006a6c:	f7fe fa7e 	bl	8004f6c <HAL_GetTick>
 8006a70:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a72:	e00a      	b.n	8006a8a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006a74:	f7fe fa7a 	bl	8004f6c <HAL_GetTick>
 8006a78:	4602      	mov	r2, r0
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	1ad3      	subs	r3, r2, r3
 8006a7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a82:	4293      	cmp	r3, r2
 8006a84:	d901      	bls.n	8006a8a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006a86:	2303      	movs	r3, #3
 8006a88:	e04f      	b.n	8006b2a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a8a:	4b2b      	ldr	r3, [pc, #172]	; (8006b38 <HAL_RCC_ClockConfig+0x1bc>)
 8006a8c:	689b      	ldr	r3, [r3, #8]
 8006a8e:	f003 020c 	and.w	r2, r3, #12
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	685b      	ldr	r3, [r3, #4]
 8006a96:	009b      	lsls	r3, r3, #2
 8006a98:	429a      	cmp	r2, r3
 8006a9a:	d1eb      	bne.n	8006a74 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006a9c:	4b25      	ldr	r3, [pc, #148]	; (8006b34 <HAL_RCC_ClockConfig+0x1b8>)
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f003 030f 	and.w	r3, r3, #15
 8006aa4:	683a      	ldr	r2, [r7, #0]
 8006aa6:	429a      	cmp	r2, r3
 8006aa8:	d20c      	bcs.n	8006ac4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006aaa:	4b22      	ldr	r3, [pc, #136]	; (8006b34 <HAL_RCC_ClockConfig+0x1b8>)
 8006aac:	683a      	ldr	r2, [r7, #0]
 8006aae:	b2d2      	uxtb	r2, r2
 8006ab0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ab2:	4b20      	ldr	r3, [pc, #128]	; (8006b34 <HAL_RCC_ClockConfig+0x1b8>)
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f003 030f 	and.w	r3, r3, #15
 8006aba:	683a      	ldr	r2, [r7, #0]
 8006abc:	429a      	cmp	r2, r3
 8006abe:	d001      	beq.n	8006ac4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006ac0:	2301      	movs	r3, #1
 8006ac2:	e032      	b.n	8006b2a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	f003 0304 	and.w	r3, r3, #4
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d008      	beq.n	8006ae2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006ad0:	4b19      	ldr	r3, [pc, #100]	; (8006b38 <HAL_RCC_ClockConfig+0x1bc>)
 8006ad2:	689b      	ldr	r3, [r3, #8]
 8006ad4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	68db      	ldr	r3, [r3, #12]
 8006adc:	4916      	ldr	r1, [pc, #88]	; (8006b38 <HAL_RCC_ClockConfig+0x1bc>)
 8006ade:	4313      	orrs	r3, r2
 8006ae0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f003 0308 	and.w	r3, r3, #8
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d009      	beq.n	8006b02 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006aee:	4b12      	ldr	r3, [pc, #72]	; (8006b38 <HAL_RCC_ClockConfig+0x1bc>)
 8006af0:	689b      	ldr	r3, [r3, #8]
 8006af2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	691b      	ldr	r3, [r3, #16]
 8006afa:	00db      	lsls	r3, r3, #3
 8006afc:	490e      	ldr	r1, [pc, #56]	; (8006b38 <HAL_RCC_ClockConfig+0x1bc>)
 8006afe:	4313      	orrs	r3, r2
 8006b00:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006b02:	f000 f821 	bl	8006b48 <HAL_RCC_GetSysClockFreq>
 8006b06:	4601      	mov	r1, r0
 8006b08:	4b0b      	ldr	r3, [pc, #44]	; (8006b38 <HAL_RCC_ClockConfig+0x1bc>)
 8006b0a:	689b      	ldr	r3, [r3, #8]
 8006b0c:	091b      	lsrs	r3, r3, #4
 8006b0e:	f003 030f 	and.w	r3, r3, #15
 8006b12:	4a0a      	ldr	r2, [pc, #40]	; (8006b3c <HAL_RCC_ClockConfig+0x1c0>)
 8006b14:	5cd3      	ldrb	r3, [r2, r3]
 8006b16:	fa21 f303 	lsr.w	r3, r1, r3
 8006b1a:	4a09      	ldr	r2, [pc, #36]	; (8006b40 <HAL_RCC_ClockConfig+0x1c4>)
 8006b1c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006b1e:	4b09      	ldr	r3, [pc, #36]	; (8006b44 <HAL_RCC_ClockConfig+0x1c8>)
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	4618      	mov	r0, r3
 8006b24:	f7fe f9de 	bl	8004ee4 <HAL_InitTick>

  return HAL_OK;
 8006b28:	2300      	movs	r3, #0
}
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	3710      	adds	r7, #16
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	bd80      	pop	{r7, pc}
 8006b32:	bf00      	nop
 8006b34:	40023c00 	.word	0x40023c00
 8006b38:	40023800 	.word	0x40023800
 8006b3c:	0800f310 	.word	0x0800f310
 8006b40:	20000058 	.word	0x20000058
 8006b44:	2000005c 	.word	0x2000005c

08006b48 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006b48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b4a:	b085      	sub	sp, #20
 8006b4c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006b4e:	2300      	movs	r3, #0
 8006b50:	607b      	str	r3, [r7, #4]
 8006b52:	2300      	movs	r3, #0
 8006b54:	60fb      	str	r3, [r7, #12]
 8006b56:	2300      	movs	r3, #0
 8006b58:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006b5e:	4b50      	ldr	r3, [pc, #320]	; (8006ca0 <HAL_RCC_GetSysClockFreq+0x158>)
 8006b60:	689b      	ldr	r3, [r3, #8]
 8006b62:	f003 030c 	and.w	r3, r3, #12
 8006b66:	2b04      	cmp	r3, #4
 8006b68:	d007      	beq.n	8006b7a <HAL_RCC_GetSysClockFreq+0x32>
 8006b6a:	2b08      	cmp	r3, #8
 8006b6c:	d008      	beq.n	8006b80 <HAL_RCC_GetSysClockFreq+0x38>
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	f040 808d 	bne.w	8006c8e <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006b74:	4b4b      	ldr	r3, [pc, #300]	; (8006ca4 <HAL_RCC_GetSysClockFreq+0x15c>)
 8006b76:	60bb      	str	r3, [r7, #8]
       break;
 8006b78:	e08c      	b.n	8006c94 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006b7a:	4b4b      	ldr	r3, [pc, #300]	; (8006ca8 <HAL_RCC_GetSysClockFreq+0x160>)
 8006b7c:	60bb      	str	r3, [r7, #8]
      break;
 8006b7e:	e089      	b.n	8006c94 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006b80:	4b47      	ldr	r3, [pc, #284]	; (8006ca0 <HAL_RCC_GetSysClockFreq+0x158>)
 8006b82:	685b      	ldr	r3, [r3, #4]
 8006b84:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006b88:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006b8a:	4b45      	ldr	r3, [pc, #276]	; (8006ca0 <HAL_RCC_GetSysClockFreq+0x158>)
 8006b8c:	685b      	ldr	r3, [r3, #4]
 8006b8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d023      	beq.n	8006bde <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006b96:	4b42      	ldr	r3, [pc, #264]	; (8006ca0 <HAL_RCC_GetSysClockFreq+0x158>)
 8006b98:	685b      	ldr	r3, [r3, #4]
 8006b9a:	099b      	lsrs	r3, r3, #6
 8006b9c:	f04f 0400 	mov.w	r4, #0
 8006ba0:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006ba4:	f04f 0200 	mov.w	r2, #0
 8006ba8:	ea03 0501 	and.w	r5, r3, r1
 8006bac:	ea04 0602 	and.w	r6, r4, r2
 8006bb0:	4a3d      	ldr	r2, [pc, #244]	; (8006ca8 <HAL_RCC_GetSysClockFreq+0x160>)
 8006bb2:	fb02 f106 	mul.w	r1, r2, r6
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	fb02 f205 	mul.w	r2, r2, r5
 8006bbc:	440a      	add	r2, r1
 8006bbe:	493a      	ldr	r1, [pc, #232]	; (8006ca8 <HAL_RCC_GetSysClockFreq+0x160>)
 8006bc0:	fba5 0101 	umull	r0, r1, r5, r1
 8006bc4:	1853      	adds	r3, r2, r1
 8006bc6:	4619      	mov	r1, r3
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	f04f 0400 	mov.w	r4, #0
 8006bce:	461a      	mov	r2, r3
 8006bd0:	4623      	mov	r3, r4
 8006bd2:	f7fa f851 	bl	8000c78 <__aeabi_uldivmod>
 8006bd6:	4603      	mov	r3, r0
 8006bd8:	460c      	mov	r4, r1
 8006bda:	60fb      	str	r3, [r7, #12]
 8006bdc:	e049      	b.n	8006c72 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006bde:	4b30      	ldr	r3, [pc, #192]	; (8006ca0 <HAL_RCC_GetSysClockFreq+0x158>)
 8006be0:	685b      	ldr	r3, [r3, #4]
 8006be2:	099b      	lsrs	r3, r3, #6
 8006be4:	f04f 0400 	mov.w	r4, #0
 8006be8:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006bec:	f04f 0200 	mov.w	r2, #0
 8006bf0:	ea03 0501 	and.w	r5, r3, r1
 8006bf4:	ea04 0602 	and.w	r6, r4, r2
 8006bf8:	4629      	mov	r1, r5
 8006bfa:	4632      	mov	r2, r6
 8006bfc:	f04f 0300 	mov.w	r3, #0
 8006c00:	f04f 0400 	mov.w	r4, #0
 8006c04:	0154      	lsls	r4, r2, #5
 8006c06:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006c0a:	014b      	lsls	r3, r1, #5
 8006c0c:	4619      	mov	r1, r3
 8006c0e:	4622      	mov	r2, r4
 8006c10:	1b49      	subs	r1, r1, r5
 8006c12:	eb62 0206 	sbc.w	r2, r2, r6
 8006c16:	f04f 0300 	mov.w	r3, #0
 8006c1a:	f04f 0400 	mov.w	r4, #0
 8006c1e:	0194      	lsls	r4, r2, #6
 8006c20:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006c24:	018b      	lsls	r3, r1, #6
 8006c26:	1a5b      	subs	r3, r3, r1
 8006c28:	eb64 0402 	sbc.w	r4, r4, r2
 8006c2c:	f04f 0100 	mov.w	r1, #0
 8006c30:	f04f 0200 	mov.w	r2, #0
 8006c34:	00e2      	lsls	r2, r4, #3
 8006c36:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006c3a:	00d9      	lsls	r1, r3, #3
 8006c3c:	460b      	mov	r3, r1
 8006c3e:	4614      	mov	r4, r2
 8006c40:	195b      	adds	r3, r3, r5
 8006c42:	eb44 0406 	adc.w	r4, r4, r6
 8006c46:	f04f 0100 	mov.w	r1, #0
 8006c4a:	f04f 0200 	mov.w	r2, #0
 8006c4e:	02a2      	lsls	r2, r4, #10
 8006c50:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8006c54:	0299      	lsls	r1, r3, #10
 8006c56:	460b      	mov	r3, r1
 8006c58:	4614      	mov	r4, r2
 8006c5a:	4618      	mov	r0, r3
 8006c5c:	4621      	mov	r1, r4
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	f04f 0400 	mov.w	r4, #0
 8006c64:	461a      	mov	r2, r3
 8006c66:	4623      	mov	r3, r4
 8006c68:	f7fa f806 	bl	8000c78 <__aeabi_uldivmod>
 8006c6c:	4603      	mov	r3, r0
 8006c6e:	460c      	mov	r4, r1
 8006c70:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006c72:	4b0b      	ldr	r3, [pc, #44]	; (8006ca0 <HAL_RCC_GetSysClockFreq+0x158>)
 8006c74:	685b      	ldr	r3, [r3, #4]
 8006c76:	0c1b      	lsrs	r3, r3, #16
 8006c78:	f003 0303 	and.w	r3, r3, #3
 8006c7c:	3301      	adds	r3, #1
 8006c7e:	005b      	lsls	r3, r3, #1
 8006c80:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006c82:	68fa      	ldr	r2, [r7, #12]
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c8a:	60bb      	str	r3, [r7, #8]
      break;
 8006c8c:	e002      	b.n	8006c94 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006c8e:	4b05      	ldr	r3, [pc, #20]	; (8006ca4 <HAL_RCC_GetSysClockFreq+0x15c>)
 8006c90:	60bb      	str	r3, [r7, #8]
      break;
 8006c92:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006c94:	68bb      	ldr	r3, [r7, #8]
}
 8006c96:	4618      	mov	r0, r3
 8006c98:	3714      	adds	r7, #20
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c9e:	bf00      	nop
 8006ca0:	40023800 	.word	0x40023800
 8006ca4:	00f42400 	.word	0x00f42400
 8006ca8:	017d7840 	.word	0x017d7840

08006cac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006cac:	b480      	push	{r7}
 8006cae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006cb0:	4b03      	ldr	r3, [pc, #12]	; (8006cc0 <HAL_RCC_GetHCLKFreq+0x14>)
 8006cb2:	681b      	ldr	r3, [r3, #0]
}
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbc:	4770      	bx	lr
 8006cbe:	bf00      	nop
 8006cc0:	20000058 	.word	0x20000058

08006cc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006cc8:	f7ff fff0 	bl	8006cac <HAL_RCC_GetHCLKFreq>
 8006ccc:	4601      	mov	r1, r0
 8006cce:	4b05      	ldr	r3, [pc, #20]	; (8006ce4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006cd0:	689b      	ldr	r3, [r3, #8]
 8006cd2:	0a9b      	lsrs	r3, r3, #10
 8006cd4:	f003 0307 	and.w	r3, r3, #7
 8006cd8:	4a03      	ldr	r2, [pc, #12]	; (8006ce8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006cda:	5cd3      	ldrb	r3, [r2, r3]
 8006cdc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	bd80      	pop	{r7, pc}
 8006ce4:	40023800 	.word	0x40023800
 8006ce8:	0800f320 	.word	0x0800f320

08006cec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006cec:	b580      	push	{r7, lr}
 8006cee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006cf0:	f7ff ffdc 	bl	8006cac <HAL_RCC_GetHCLKFreq>
 8006cf4:	4601      	mov	r1, r0
 8006cf6:	4b05      	ldr	r3, [pc, #20]	; (8006d0c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006cf8:	689b      	ldr	r3, [r3, #8]
 8006cfa:	0b5b      	lsrs	r3, r3, #13
 8006cfc:	f003 0307 	and.w	r3, r3, #7
 8006d00:	4a03      	ldr	r2, [pc, #12]	; (8006d10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006d02:	5cd3      	ldrb	r3, [r2, r3]
 8006d04:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006d08:	4618      	mov	r0, r3
 8006d0a:	bd80      	pop	{r7, pc}
 8006d0c:	40023800 	.word	0x40023800
 8006d10:	0800f320 	.word	0x0800f320

08006d14 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006d14:	b580      	push	{r7, lr}
 8006d16:	b086      	sub	sp, #24
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0U;
 8006d20:	2300      	movs	r3, #0
 8006d22:	60fb      	str	r3, [r7, #12]
#if defined(STM32F413xx) || defined(STM32F423xx)
  uint32_t plli2sq = 0U;
#endif /* STM32F413xx || STM32F423xx */
  uint32_t plli2sused = 0U;
 8006d24:	2300      	movs	r3, #0
 8006d26:	617b      	str	r3, [r7, #20]

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S APB1 configuration ---------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f003 0301 	and.w	r3, r3, #1
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d010      	beq.n	8006d56 <HAL_RCCEx_PeriphCLKConfig+0x42>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8006d34:	4b87      	ldr	r3, [pc, #540]	; (8006f54 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006d36:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006d3a:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	695b      	ldr	r3, [r3, #20]
 8006d42:	4984      	ldr	r1, [pc, #528]	; (8006f54 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006d44:	4313      	orrs	r3, r2
 8006d46:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	695b      	ldr	r3, [r3, #20]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d101      	bne.n	8006d56 <HAL_RCCEx_PeriphCLKConfig+0x42>
    {
      plli2sused = 1U;
 8006d52:	2301      	movs	r3, #1
 8006d54:	617b      	str	r3, [r7, #20]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------------- I2S APB2 configuration ---------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f003 0302 	and.w	r3, r3, #2
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d010      	beq.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8006d62:	4b7c      	ldr	r3, [pc, #496]	; (8006f54 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006d64:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006d68:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	699b      	ldr	r3, [r3, #24]
 8006d70:	4978      	ldr	r1, [pc, #480]	; (8006f54 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006d72:	4313      	orrs	r3, r2
 8006d74:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	699b      	ldr	r3, [r3, #24]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d101      	bne.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0x70>
    {
      plli2sused = 1U;
 8006d80:	2301      	movs	r3, #1
 8006d82:	617b      	str	r3, [r7, #20]
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  /*------------------------------------ RTC configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f003 0308 	and.w	r3, r3, #8
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	f000 8083 	beq.w	8006e98 <HAL_RCCEx_PeriphCLKConfig+0x184>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006d92:	2300      	movs	r3, #0
 8006d94:	60bb      	str	r3, [r7, #8]
 8006d96:	4b6f      	ldr	r3, [pc, #444]	; (8006f54 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d9a:	4a6e      	ldr	r2, [pc, #440]	; (8006f54 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006d9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006da0:	6413      	str	r3, [r2, #64]	; 0x40
 8006da2:	4b6c      	ldr	r3, [pc, #432]	; (8006f54 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006da6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006daa:	60bb      	str	r3, [r7, #8]
 8006dac:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006dae:	4b6a      	ldr	r3, [pc, #424]	; (8006f58 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	4a69      	ldr	r2, [pc, #420]	; (8006f58 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8006db4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006db8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006dba:	f7fe f8d7 	bl	8004f6c <HAL_GetTick>
 8006dbe:	6138      	str	r0, [r7, #16]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006dc0:	e008      	b.n	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006dc2:	f7fe f8d3 	bl	8004f6c <HAL_GetTick>
 8006dc6:	4602      	mov	r2, r0
 8006dc8:	693b      	ldr	r3, [r7, #16]
 8006dca:	1ad3      	subs	r3, r2, r3
 8006dcc:	2b02      	cmp	r3, #2
 8006dce:	d901      	bls.n	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
      {
        return HAL_TIMEOUT;
 8006dd0:	2303      	movs	r3, #3
 8006dd2:	e162      	b.n	800709a <HAL_RCCEx_PeriphCLKConfig+0x386>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006dd4:	4b60      	ldr	r3, [pc, #384]	; (8006f58 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d0f0      	beq.n	8006dc2 <HAL_RCCEx_PeriphCLKConfig+0xae>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006de0:	4b5c      	ldr	r3, [pc, #368]	; (8006f54 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006de2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006de4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006de8:	60fb      	str	r3, [r7, #12]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d02f      	beq.n	8006e50 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	69db      	ldr	r3, [r3, #28]
 8006df4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006df8:	68fa      	ldr	r2, [r7, #12]
 8006dfa:	429a      	cmp	r2, r3
 8006dfc:	d028      	beq.n	8006e50 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006dfe:	4b55      	ldr	r3, [pc, #340]	; (8006f54 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006e00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006e06:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006e08:	4b54      	ldr	r3, [pc, #336]	; (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8006e0a:	2201      	movs	r2, #1
 8006e0c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006e0e:	4b53      	ldr	r3, [pc, #332]	; (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8006e10:	2200      	movs	r2, #0
 8006e12:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006e14:	4a4f      	ldr	r2, [pc, #316]	; (8006f54 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006e1a:	4b4e      	ldr	r3, [pc, #312]	; (8006f54 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006e1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e1e:	f003 0301 	and.w	r3, r3, #1
 8006e22:	2b01      	cmp	r3, #1
 8006e24:	d114      	bne.n	8006e50 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006e26:	f7fe f8a1 	bl	8004f6c <HAL_GetTick>
 8006e2a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e2c:	e00a      	b.n	8006e44 <HAL_RCCEx_PeriphCLKConfig+0x130>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006e2e:	f7fe f89d 	bl	8004f6c <HAL_GetTick>
 8006e32:	4602      	mov	r2, r0
 8006e34:	693b      	ldr	r3, [r7, #16]
 8006e36:	1ad3      	subs	r3, r2, r3
 8006e38:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e3c:	4293      	cmp	r3, r2
 8006e3e:	d901      	bls.n	8006e44 <HAL_RCCEx_PeriphCLKConfig+0x130>
          {
            return HAL_TIMEOUT;
 8006e40:	2303      	movs	r3, #3
 8006e42:	e12a      	b.n	800709a <HAL_RCCEx_PeriphCLKConfig+0x386>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e44:	4b43      	ldr	r3, [pc, #268]	; (8006f54 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006e46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e48:	f003 0302 	and.w	r3, r3, #2
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d0ee      	beq.n	8006e2e <HAL_RCCEx_PeriphCLKConfig+0x11a>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	69db      	ldr	r3, [r3, #28]
 8006e54:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e58:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006e5c:	d10d      	bne.n	8006e7a <HAL_RCCEx_PeriphCLKConfig+0x166>
 8006e5e:	4b3d      	ldr	r3, [pc, #244]	; (8006f54 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006e60:	689b      	ldr	r3, [r3, #8]
 8006e62:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	69db      	ldr	r3, [r3, #28]
 8006e6a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006e6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006e72:	4938      	ldr	r1, [pc, #224]	; (8006f54 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006e74:	4313      	orrs	r3, r2
 8006e76:	608b      	str	r3, [r1, #8]
 8006e78:	e005      	b.n	8006e86 <HAL_RCCEx_PeriphCLKConfig+0x172>
 8006e7a:	4b36      	ldr	r3, [pc, #216]	; (8006f54 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006e7c:	689b      	ldr	r3, [r3, #8]
 8006e7e:	4a35      	ldr	r2, [pc, #212]	; (8006f54 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006e80:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006e84:	6093      	str	r3, [r2, #8]
 8006e86:	4b33      	ldr	r3, [pc, #204]	; (8006f54 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006e88:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	69db      	ldr	r3, [r3, #28]
 8006e8e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006e92:	4930      	ldr	r1, [pc, #192]	; (8006f54 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006e94:	4313      	orrs	r3, r2
 8006e96:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------ TIM configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f003 0304 	and.w	r3, r3, #4
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d004      	beq.n	8006eae <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 8006eaa:	4b2d      	ldr	r3, [pc, #180]	; (8006f60 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8006eac:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- FMPI2C1 Configuration --------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f003 0310 	and.w	r3, r3, #16
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d00a      	beq.n	8006ed0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8006eba:	4b26      	ldr	r3, [pc, #152]	; (8006f54 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006ebc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006ec0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ec8:	4922      	ldr	r1, [pc, #136]	; (8006f54 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006eca:	4313      	orrs	r3, r2
 8006ecc:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- CLK48 Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	f003 0320 	and.w	r3, r3, #32
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d011      	beq.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006edc:	4b1d      	ldr	r3, [pc, #116]	; (8006f54 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006ede:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006ee2:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006eea:	491a      	ldr	r1, [pc, #104]	; (8006f54 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006eec:	4313      	orrs	r3, r2
 8006eee:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLI2S when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ef6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006efa:	d101      	bne.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    {
      plli2sused = 1U;
 8006efc:	2301      	movs	r3, #1
 8006efe:	617b      	str	r3, [r7, #20]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- SDIO Configuration -----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d00a      	beq.n	8006f22 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8006f0c:	4b11      	ldr	r3, [pc, #68]	; (8006f54 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006f0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006f12:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	6a1b      	ldr	r3, [r3, #32]
 8006f1a:	490e      	ldr	r1, [pc, #56]	; (8006f54 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006f1c:	4313      	orrs	r3, r2
 8006f1e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  /*--------------------------------------------------------------------------*/

  /*-------------------------------------- PLLI2S Configuration --------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : I2S on APB1 or
     I2S on APB2*/
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8006f22:	697b      	ldr	r3, [r7, #20]
 8006f24:	2b01      	cmp	r3, #1
 8006f26:	d004      	beq.n	8006f32 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	2b80      	cmp	r3, #128	; 0x80
 8006f2e:	f040 8091 	bne.w	8007054 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006f32:	4b0c      	ldr	r3, [pc, #48]	; (8006f64 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8006f34:	2200      	movs	r2, #0
 8006f36:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006f38:	f7fe f818 	bl	8004f6c <HAL_GetTick>
 8006f3c:	6138      	str	r0, [r7, #16]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006f3e:	e013      	b.n	8006f68 <HAL_RCCEx_PeriphCLKConfig+0x254>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006f40:	f7fe f814 	bl	8004f6c <HAL_GetTick>
 8006f44:	4602      	mov	r2, r0
 8006f46:	693b      	ldr	r3, [r7, #16]
 8006f48:	1ad3      	subs	r3, r2, r3
 8006f4a:	2b02      	cmp	r3, #2
 8006f4c:	d90c      	bls.n	8006f68 <HAL_RCCEx_PeriphCLKConfig+0x254>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006f4e:	2303      	movs	r3, #3
 8006f50:	e0a3      	b.n	800709a <HAL_RCCEx_PeriphCLKConfig+0x386>
 8006f52:	bf00      	nop
 8006f54:	40023800 	.word	0x40023800
 8006f58:	40007000 	.word	0x40007000
 8006f5c:	42470e40 	.word	0x42470e40
 8006f60:	424711e0 	.word	0x424711e0
 8006f64:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006f68:	4b4e      	ldr	r3, [pc, #312]	; (80070a4 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d1e5      	bne.n	8006f40 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SCLKSOURCE(PeriphClkInit->PLLI2SSelection));
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
    /*-------------------- Set the PLL I2S clock -----------------------------*/
    __HAL_RCC_PLL_I2S_CONFIG(PeriphClkInit->PLLI2SSelection);
 8006f74:	4a4c      	ldr	r2, [pc, #304]	; (80070a8 <HAL_RCCEx_PeriphCLKConfig+0x394>)
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f7a:	6013      	str	r3, [r2, #0]

    /*------- In Case of PLLI2S is selected as source clock for I2S ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f003 0301 	and.w	r3, r3, #1
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d003      	beq.n	8006f90 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	695b      	ldr	r3, [r3, #20]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d023      	beq.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d003      	beq.n	8006fa4 <HAL_RCCEx_PeriphCLKConfig+0x290>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	699b      	ldr	r3, [r3, #24]
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d019      	beq.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	f003 0320 	and.w	r3, r3, #32
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d004      	beq.n	8006fba <HAL_RCCEx_PeriphCLKConfig+0x2a6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fb4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006fb8:	d00e      	beq.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d019      	beq.n	8006ffa <HAL_RCCEx_PeriphCLKConfig+0x2e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	6a1b      	ldr	r3, [r3, #32]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d115      	bne.n	8006ffa <HAL_RCCEx_PeriphCLKConfig+0x2e6>
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fd2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006fd6:	d110      	bne.n	8006ffa <HAL_RCCEx_PeriphCLKConfig+0x2e6>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	685a      	ldr	r2, [r3, #4]
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	689b      	ldr	r3, [r3, #8]
 8006fe0:	019b      	lsls	r3, r3, #6
 8006fe2:	431a      	orrs	r2, r3
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	68db      	ldr	r3, [r3, #12]
 8006fe8:	061b      	lsls	r3, r3, #24
 8006fea:	431a      	orrs	r2, r3
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	691b      	ldr	r3, [r3, #16]
 8006ff0:	071b      	lsls	r3, r3, #28
 8006ff2:	492c      	ldr	r1, [pc, #176]	; (80070a4 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8006ff4:	4313      	orrs	r3, r2
 8006ff6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLI2SDivR);
    }
#endif /* STM32F413xx || STM32F423xx */

    /*----------------- In Case of PLLI2S is just selected  ------------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007002:	2b00      	cmp	r3, #0
 8007004:	d010      	beq.n	8007028 <HAL_RCCEx_PeriphCLKConfig+0x314>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	685a      	ldr	r2, [r3, #4]
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	689b      	ldr	r3, [r3, #8]
 800700e:	019b      	lsls	r3, r3, #6
 8007010:	431a      	orrs	r2, r3
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	68db      	ldr	r3, [r3, #12]
 8007016:	061b      	lsls	r3, r3, #24
 8007018:	431a      	orrs	r2, r3
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	691b      	ldr	r3, [r3, #16]
 800701e:	071b      	lsls	r3, r3, #28
 8007020:	4920      	ldr	r1, [pc, #128]	; (80070a4 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8007022:	4313      	orrs	r3, r2
 8007024:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007028:	4b20      	ldr	r3, [pc, #128]	; (80070ac <HAL_RCCEx_PeriphCLKConfig+0x398>)
 800702a:	2201      	movs	r2, #1
 800702c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800702e:	f7fd ff9d 	bl	8004f6c <HAL_GetTick>
 8007032:	6138      	str	r0, [r7, #16]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007034:	e008      	b.n	8007048 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007036:	f7fd ff99 	bl	8004f6c <HAL_GetTick>
 800703a:	4602      	mov	r2, r0
 800703c:	693b      	ldr	r3, [r7, #16]
 800703e:	1ad3      	subs	r3, r2, r3
 8007040:	2b02      	cmp	r3, #2
 8007042:	d901      	bls.n	8007048 <HAL_RCCEx_PeriphCLKConfig+0x334>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007044:	2303      	movs	r3, #3
 8007046:	e028      	b.n	800709a <HAL_RCCEx_PeriphCLKConfig+0x386>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007048:	4b16      	ldr	r3, [pc, #88]	; (80070a4 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007050:	2b00      	cmp	r3, #0
 8007052:	d0f0      	beq.n	8007036 <HAL_RCCEx_PeriphCLKConfig+0x322>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800705c:	2b00      	cmp	r3, #0
 800705e:	d00a      	beq.n	8007076 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007060:	4b10      	ldr	r3, [pc, #64]	; (80070a4 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8007062:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007066:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800706e:	490d      	ldr	r1, [pc, #52]	; (80070a4 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8007070:	4313      	orrs	r3, r2
 8007072:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 Audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800707e:	2b00      	cmp	r3, #0
 8007080:	d00a      	beq.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0x384>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 Audio interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8007082:	4b08      	ldr	r3, [pc, #32]	; (80070a4 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8007084:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007088:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007090:	4904      	ldr	r1, [pc, #16]	; (80070a4 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8007092:	4313      	orrs	r3, r2
 8007094:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  return HAL_OK;
 8007098:	2300      	movs	r3, #0
}
 800709a:	4618      	mov	r0, r3
 800709c:	3718      	adds	r7, #24
 800709e:	46bd      	mov	sp, r7
 80070a0:	bd80      	pop	{r7, pc}
 80070a2:	bf00      	nop
 80070a4:	40023800 	.word	0x40023800
 80070a8:	424710d8 	.word	0x424710d8
 80070ac:	42470068 	.word	0x42470068

080070b0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b086      	sub	sp, #24
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80070b8:	2300      	movs	r3, #0
 80070ba:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	f003 0301 	and.w	r3, r3, #1
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d075      	beq.n	80071b4 <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80070c8:	4ba2      	ldr	r3, [pc, #648]	; (8007354 <HAL_RCC_OscConfig+0x2a4>)
 80070ca:	689b      	ldr	r3, [r3, #8]
 80070cc:	f003 030c 	and.w	r3, r3, #12
 80070d0:	2b04      	cmp	r3, #4
 80070d2:	d00c      	beq.n	80070ee <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80070d4:	4b9f      	ldr	r3, [pc, #636]	; (8007354 <HAL_RCC_OscConfig+0x2a4>)
 80070d6:	689b      	ldr	r3, [r3, #8]
 80070d8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80070dc:	2b08      	cmp	r3, #8
 80070de:	d112      	bne.n	8007106 <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80070e0:	4b9c      	ldr	r3, [pc, #624]	; (8007354 <HAL_RCC_OscConfig+0x2a4>)
 80070e2:	685b      	ldr	r3, [r3, #4]
 80070e4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80070e8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80070ec:	d10b      	bne.n	8007106 <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80070ee:	4b99      	ldr	r3, [pc, #612]	; (8007354 <HAL_RCC_OscConfig+0x2a4>)
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d05b      	beq.n	80071b2 <HAL_RCC_OscConfig+0x102>
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	685b      	ldr	r3, [r3, #4]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d157      	bne.n	80071b2 <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 8007102:	2301      	movs	r3, #1
 8007104:	e20b      	b.n	800751e <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	685b      	ldr	r3, [r3, #4]
 800710a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800710e:	d106      	bne.n	800711e <HAL_RCC_OscConfig+0x6e>
 8007110:	4b90      	ldr	r3, [pc, #576]	; (8007354 <HAL_RCC_OscConfig+0x2a4>)
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	4a8f      	ldr	r2, [pc, #572]	; (8007354 <HAL_RCC_OscConfig+0x2a4>)
 8007116:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800711a:	6013      	str	r3, [r2, #0]
 800711c:	e01d      	b.n	800715a <HAL_RCC_OscConfig+0xaa>
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	685b      	ldr	r3, [r3, #4]
 8007122:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007126:	d10c      	bne.n	8007142 <HAL_RCC_OscConfig+0x92>
 8007128:	4b8a      	ldr	r3, [pc, #552]	; (8007354 <HAL_RCC_OscConfig+0x2a4>)
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	4a89      	ldr	r2, [pc, #548]	; (8007354 <HAL_RCC_OscConfig+0x2a4>)
 800712e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007132:	6013      	str	r3, [r2, #0]
 8007134:	4b87      	ldr	r3, [pc, #540]	; (8007354 <HAL_RCC_OscConfig+0x2a4>)
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	4a86      	ldr	r2, [pc, #536]	; (8007354 <HAL_RCC_OscConfig+0x2a4>)
 800713a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800713e:	6013      	str	r3, [r2, #0]
 8007140:	e00b      	b.n	800715a <HAL_RCC_OscConfig+0xaa>
 8007142:	4b84      	ldr	r3, [pc, #528]	; (8007354 <HAL_RCC_OscConfig+0x2a4>)
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	4a83      	ldr	r2, [pc, #524]	; (8007354 <HAL_RCC_OscConfig+0x2a4>)
 8007148:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800714c:	6013      	str	r3, [r2, #0]
 800714e:	4b81      	ldr	r3, [pc, #516]	; (8007354 <HAL_RCC_OscConfig+0x2a4>)
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	4a80      	ldr	r2, [pc, #512]	; (8007354 <HAL_RCC_OscConfig+0x2a4>)
 8007154:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007158:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	685b      	ldr	r3, [r3, #4]
 800715e:	2b00      	cmp	r3, #0
 8007160:	d013      	beq.n	800718a <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007162:	f7fd ff03 	bl	8004f6c <HAL_GetTick>
 8007166:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007168:	e008      	b.n	800717c <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800716a:	f7fd feff 	bl	8004f6c <HAL_GetTick>
 800716e:	4602      	mov	r2, r0
 8007170:	693b      	ldr	r3, [r7, #16]
 8007172:	1ad3      	subs	r3, r2, r3
 8007174:	2b64      	cmp	r3, #100	; 0x64
 8007176:	d901      	bls.n	800717c <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 8007178:	2303      	movs	r3, #3
 800717a:	e1d0      	b.n	800751e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800717c:	4b75      	ldr	r3, [pc, #468]	; (8007354 <HAL_RCC_OscConfig+0x2a4>)
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007184:	2b00      	cmp	r3, #0
 8007186:	d0f0      	beq.n	800716a <HAL_RCC_OscConfig+0xba>
 8007188:	e014      	b.n	80071b4 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800718a:	f7fd feef 	bl	8004f6c <HAL_GetTick>
 800718e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007190:	e008      	b.n	80071a4 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007192:	f7fd feeb 	bl	8004f6c <HAL_GetTick>
 8007196:	4602      	mov	r2, r0
 8007198:	693b      	ldr	r3, [r7, #16]
 800719a:	1ad3      	subs	r3, r2, r3
 800719c:	2b64      	cmp	r3, #100	; 0x64
 800719e:	d901      	bls.n	80071a4 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 80071a0:	2303      	movs	r3, #3
 80071a2:	e1bc      	b.n	800751e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80071a4:	4b6b      	ldr	r3, [pc, #428]	; (8007354 <HAL_RCC_OscConfig+0x2a4>)
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d1f0      	bne.n	8007192 <HAL_RCC_OscConfig+0xe2>
 80071b0:	e000      	b.n	80071b4 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80071b2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	f003 0302 	and.w	r3, r3, #2
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d063      	beq.n	8007288 <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80071c0:	4b64      	ldr	r3, [pc, #400]	; (8007354 <HAL_RCC_OscConfig+0x2a4>)
 80071c2:	689b      	ldr	r3, [r3, #8]
 80071c4:	f003 030c 	and.w	r3, r3, #12
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d00b      	beq.n	80071e4 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80071cc:	4b61      	ldr	r3, [pc, #388]	; (8007354 <HAL_RCC_OscConfig+0x2a4>)
 80071ce:	689b      	ldr	r3, [r3, #8]
 80071d0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80071d4:	2b08      	cmp	r3, #8
 80071d6:	d11c      	bne.n	8007212 <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80071d8:	4b5e      	ldr	r3, [pc, #376]	; (8007354 <HAL_RCC_OscConfig+0x2a4>)
 80071da:	685b      	ldr	r3, [r3, #4]
 80071dc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d116      	bne.n	8007212 <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80071e4:	4b5b      	ldr	r3, [pc, #364]	; (8007354 <HAL_RCC_OscConfig+0x2a4>)
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f003 0302 	and.w	r3, r3, #2
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d005      	beq.n	80071fc <HAL_RCC_OscConfig+0x14c>
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	68db      	ldr	r3, [r3, #12]
 80071f4:	2b01      	cmp	r3, #1
 80071f6:	d001      	beq.n	80071fc <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 80071f8:	2301      	movs	r3, #1
 80071fa:	e190      	b.n	800751e <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80071fc:	4b55      	ldr	r3, [pc, #340]	; (8007354 <HAL_RCC_OscConfig+0x2a4>)
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	691b      	ldr	r3, [r3, #16]
 8007208:	00db      	lsls	r3, r3, #3
 800720a:	4952      	ldr	r1, [pc, #328]	; (8007354 <HAL_RCC_OscConfig+0x2a4>)
 800720c:	4313      	orrs	r3, r2
 800720e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007210:	e03a      	b.n	8007288 <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	68db      	ldr	r3, [r3, #12]
 8007216:	2b00      	cmp	r3, #0
 8007218:	d020      	beq.n	800725c <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800721a:	4b4f      	ldr	r3, [pc, #316]	; (8007358 <HAL_RCC_OscConfig+0x2a8>)
 800721c:	2201      	movs	r2, #1
 800721e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007220:	f7fd fea4 	bl	8004f6c <HAL_GetTick>
 8007224:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007226:	e008      	b.n	800723a <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007228:	f7fd fea0 	bl	8004f6c <HAL_GetTick>
 800722c:	4602      	mov	r2, r0
 800722e:	693b      	ldr	r3, [r7, #16]
 8007230:	1ad3      	subs	r3, r2, r3
 8007232:	2b02      	cmp	r3, #2
 8007234:	d901      	bls.n	800723a <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8007236:	2303      	movs	r3, #3
 8007238:	e171      	b.n	800751e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800723a:	4b46      	ldr	r3, [pc, #280]	; (8007354 <HAL_RCC_OscConfig+0x2a4>)
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	f003 0302 	and.w	r3, r3, #2
 8007242:	2b00      	cmp	r3, #0
 8007244:	d0f0      	beq.n	8007228 <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007246:	4b43      	ldr	r3, [pc, #268]	; (8007354 <HAL_RCC_OscConfig+0x2a4>)
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	691b      	ldr	r3, [r3, #16]
 8007252:	00db      	lsls	r3, r3, #3
 8007254:	493f      	ldr	r1, [pc, #252]	; (8007354 <HAL_RCC_OscConfig+0x2a4>)
 8007256:	4313      	orrs	r3, r2
 8007258:	600b      	str	r3, [r1, #0]
 800725a:	e015      	b.n	8007288 <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800725c:	4b3e      	ldr	r3, [pc, #248]	; (8007358 <HAL_RCC_OscConfig+0x2a8>)
 800725e:	2200      	movs	r2, #0
 8007260:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007262:	f7fd fe83 	bl	8004f6c <HAL_GetTick>
 8007266:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007268:	e008      	b.n	800727c <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800726a:	f7fd fe7f 	bl	8004f6c <HAL_GetTick>
 800726e:	4602      	mov	r2, r0
 8007270:	693b      	ldr	r3, [r7, #16]
 8007272:	1ad3      	subs	r3, r2, r3
 8007274:	2b02      	cmp	r3, #2
 8007276:	d901      	bls.n	800727c <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8007278:	2303      	movs	r3, #3
 800727a:	e150      	b.n	800751e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800727c:	4b35      	ldr	r3, [pc, #212]	; (8007354 <HAL_RCC_OscConfig+0x2a4>)
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	f003 0302 	and.w	r3, r3, #2
 8007284:	2b00      	cmp	r3, #0
 8007286:	d1f0      	bne.n	800726a <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	f003 0308 	and.w	r3, r3, #8
 8007290:	2b00      	cmp	r3, #0
 8007292:	d030      	beq.n	80072f6 <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	695b      	ldr	r3, [r3, #20]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d016      	beq.n	80072ca <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800729c:	4b2f      	ldr	r3, [pc, #188]	; (800735c <HAL_RCC_OscConfig+0x2ac>)
 800729e:	2201      	movs	r2, #1
 80072a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80072a2:	f7fd fe63 	bl	8004f6c <HAL_GetTick>
 80072a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80072a8:	e008      	b.n	80072bc <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80072aa:	f7fd fe5f 	bl	8004f6c <HAL_GetTick>
 80072ae:	4602      	mov	r2, r0
 80072b0:	693b      	ldr	r3, [r7, #16]
 80072b2:	1ad3      	subs	r3, r2, r3
 80072b4:	2b02      	cmp	r3, #2
 80072b6:	d901      	bls.n	80072bc <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 80072b8:	2303      	movs	r3, #3
 80072ba:	e130      	b.n	800751e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80072bc:	4b25      	ldr	r3, [pc, #148]	; (8007354 <HAL_RCC_OscConfig+0x2a4>)
 80072be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80072c0:	f003 0302 	and.w	r3, r3, #2
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d0f0      	beq.n	80072aa <HAL_RCC_OscConfig+0x1fa>
 80072c8:	e015      	b.n	80072f6 <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80072ca:	4b24      	ldr	r3, [pc, #144]	; (800735c <HAL_RCC_OscConfig+0x2ac>)
 80072cc:	2200      	movs	r2, #0
 80072ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80072d0:	f7fd fe4c 	bl	8004f6c <HAL_GetTick>
 80072d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80072d6:	e008      	b.n	80072ea <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80072d8:	f7fd fe48 	bl	8004f6c <HAL_GetTick>
 80072dc:	4602      	mov	r2, r0
 80072de:	693b      	ldr	r3, [r7, #16]
 80072e0:	1ad3      	subs	r3, r2, r3
 80072e2:	2b02      	cmp	r3, #2
 80072e4:	d901      	bls.n	80072ea <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 80072e6:	2303      	movs	r3, #3
 80072e8:	e119      	b.n	800751e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80072ea:	4b1a      	ldr	r3, [pc, #104]	; (8007354 <HAL_RCC_OscConfig+0x2a4>)
 80072ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80072ee:	f003 0302 	and.w	r3, r3, #2
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d1f0      	bne.n	80072d8 <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f003 0304 	and.w	r3, r3, #4
 80072fe:	2b00      	cmp	r3, #0
 8007300:	f000 809f 	beq.w	8007442 <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007304:	2300      	movs	r3, #0
 8007306:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007308:	4b12      	ldr	r3, [pc, #72]	; (8007354 <HAL_RCC_OscConfig+0x2a4>)
 800730a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800730c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007310:	2b00      	cmp	r3, #0
 8007312:	d10f      	bne.n	8007334 <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007314:	2300      	movs	r3, #0
 8007316:	60fb      	str	r3, [r7, #12]
 8007318:	4b0e      	ldr	r3, [pc, #56]	; (8007354 <HAL_RCC_OscConfig+0x2a4>)
 800731a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800731c:	4a0d      	ldr	r2, [pc, #52]	; (8007354 <HAL_RCC_OscConfig+0x2a4>)
 800731e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007322:	6413      	str	r3, [r2, #64]	; 0x40
 8007324:	4b0b      	ldr	r3, [pc, #44]	; (8007354 <HAL_RCC_OscConfig+0x2a4>)
 8007326:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007328:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800732c:	60fb      	str	r3, [r7, #12]
 800732e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8007330:	2301      	movs	r3, #1
 8007332:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007334:	4b0a      	ldr	r3, [pc, #40]	; (8007360 <HAL_RCC_OscConfig+0x2b0>)
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800733c:	2b00      	cmp	r3, #0
 800733e:	d120      	bne.n	8007382 <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007340:	4b07      	ldr	r3, [pc, #28]	; (8007360 <HAL_RCC_OscConfig+0x2b0>)
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	4a06      	ldr	r2, [pc, #24]	; (8007360 <HAL_RCC_OscConfig+0x2b0>)
 8007346:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800734a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800734c:	f7fd fe0e 	bl	8004f6c <HAL_GetTick>
 8007350:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007352:	e010      	b.n	8007376 <HAL_RCC_OscConfig+0x2c6>
 8007354:	40023800 	.word	0x40023800
 8007358:	42470000 	.word	0x42470000
 800735c:	42470e80 	.word	0x42470e80
 8007360:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007364:	f7fd fe02 	bl	8004f6c <HAL_GetTick>
 8007368:	4602      	mov	r2, r0
 800736a:	693b      	ldr	r3, [r7, #16]
 800736c:	1ad3      	subs	r3, r2, r3
 800736e:	2b02      	cmp	r3, #2
 8007370:	d901      	bls.n	8007376 <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 8007372:	2303      	movs	r3, #3
 8007374:	e0d3      	b.n	800751e <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007376:	4b6c      	ldr	r3, [pc, #432]	; (8007528 <HAL_RCC_OscConfig+0x478>)
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800737e:	2b00      	cmp	r3, #0
 8007380:	d0f0      	beq.n	8007364 <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	689b      	ldr	r3, [r3, #8]
 8007386:	2b01      	cmp	r3, #1
 8007388:	d106      	bne.n	8007398 <HAL_RCC_OscConfig+0x2e8>
 800738a:	4b68      	ldr	r3, [pc, #416]	; (800752c <HAL_RCC_OscConfig+0x47c>)
 800738c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800738e:	4a67      	ldr	r2, [pc, #412]	; (800752c <HAL_RCC_OscConfig+0x47c>)
 8007390:	f043 0301 	orr.w	r3, r3, #1
 8007394:	6713      	str	r3, [r2, #112]	; 0x70
 8007396:	e01c      	b.n	80073d2 <HAL_RCC_OscConfig+0x322>
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	689b      	ldr	r3, [r3, #8]
 800739c:	2b05      	cmp	r3, #5
 800739e:	d10c      	bne.n	80073ba <HAL_RCC_OscConfig+0x30a>
 80073a0:	4b62      	ldr	r3, [pc, #392]	; (800752c <HAL_RCC_OscConfig+0x47c>)
 80073a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073a4:	4a61      	ldr	r2, [pc, #388]	; (800752c <HAL_RCC_OscConfig+0x47c>)
 80073a6:	f043 0304 	orr.w	r3, r3, #4
 80073aa:	6713      	str	r3, [r2, #112]	; 0x70
 80073ac:	4b5f      	ldr	r3, [pc, #380]	; (800752c <HAL_RCC_OscConfig+0x47c>)
 80073ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073b0:	4a5e      	ldr	r2, [pc, #376]	; (800752c <HAL_RCC_OscConfig+0x47c>)
 80073b2:	f043 0301 	orr.w	r3, r3, #1
 80073b6:	6713      	str	r3, [r2, #112]	; 0x70
 80073b8:	e00b      	b.n	80073d2 <HAL_RCC_OscConfig+0x322>
 80073ba:	4b5c      	ldr	r3, [pc, #368]	; (800752c <HAL_RCC_OscConfig+0x47c>)
 80073bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073be:	4a5b      	ldr	r2, [pc, #364]	; (800752c <HAL_RCC_OscConfig+0x47c>)
 80073c0:	f023 0301 	bic.w	r3, r3, #1
 80073c4:	6713      	str	r3, [r2, #112]	; 0x70
 80073c6:	4b59      	ldr	r3, [pc, #356]	; (800752c <HAL_RCC_OscConfig+0x47c>)
 80073c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073ca:	4a58      	ldr	r2, [pc, #352]	; (800752c <HAL_RCC_OscConfig+0x47c>)
 80073cc:	f023 0304 	bic.w	r3, r3, #4
 80073d0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	689b      	ldr	r3, [r3, #8]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d015      	beq.n	8007406 <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073da:	f7fd fdc7 	bl	8004f6c <HAL_GetTick>
 80073de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80073e0:	e00a      	b.n	80073f8 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80073e2:	f7fd fdc3 	bl	8004f6c <HAL_GetTick>
 80073e6:	4602      	mov	r2, r0
 80073e8:	693b      	ldr	r3, [r7, #16]
 80073ea:	1ad3      	subs	r3, r2, r3
 80073ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80073f0:	4293      	cmp	r3, r2
 80073f2:	d901      	bls.n	80073f8 <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 80073f4:	2303      	movs	r3, #3
 80073f6:	e092      	b.n	800751e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80073f8:	4b4c      	ldr	r3, [pc, #304]	; (800752c <HAL_RCC_OscConfig+0x47c>)
 80073fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073fc:	f003 0302 	and.w	r3, r3, #2
 8007400:	2b00      	cmp	r3, #0
 8007402:	d0ee      	beq.n	80073e2 <HAL_RCC_OscConfig+0x332>
 8007404:	e014      	b.n	8007430 <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007406:	f7fd fdb1 	bl	8004f6c <HAL_GetTick>
 800740a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800740c:	e00a      	b.n	8007424 <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800740e:	f7fd fdad 	bl	8004f6c <HAL_GetTick>
 8007412:	4602      	mov	r2, r0
 8007414:	693b      	ldr	r3, [r7, #16]
 8007416:	1ad3      	subs	r3, r2, r3
 8007418:	f241 3288 	movw	r2, #5000	; 0x1388
 800741c:	4293      	cmp	r3, r2
 800741e:	d901      	bls.n	8007424 <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 8007420:	2303      	movs	r3, #3
 8007422:	e07c      	b.n	800751e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007424:	4b41      	ldr	r3, [pc, #260]	; (800752c <HAL_RCC_OscConfig+0x47c>)
 8007426:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007428:	f003 0302 	and.w	r3, r3, #2
 800742c:	2b00      	cmp	r3, #0
 800742e:	d1ee      	bne.n	800740e <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007430:	7dfb      	ldrb	r3, [r7, #23]
 8007432:	2b01      	cmp	r3, #1
 8007434:	d105      	bne.n	8007442 <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007436:	4b3d      	ldr	r3, [pc, #244]	; (800752c <HAL_RCC_OscConfig+0x47c>)
 8007438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800743a:	4a3c      	ldr	r2, [pc, #240]	; (800752c <HAL_RCC_OscConfig+0x47c>)
 800743c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007440:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	699b      	ldr	r3, [r3, #24]
 8007446:	2b00      	cmp	r3, #0
 8007448:	d068      	beq.n	800751c <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800744a:	4b38      	ldr	r3, [pc, #224]	; (800752c <HAL_RCC_OscConfig+0x47c>)
 800744c:	689b      	ldr	r3, [r3, #8]
 800744e:	f003 030c 	and.w	r3, r3, #12
 8007452:	2b08      	cmp	r3, #8
 8007454:	d060      	beq.n	8007518 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	699b      	ldr	r3, [r3, #24]
 800745a:	2b02      	cmp	r3, #2
 800745c:	d145      	bne.n	80074ea <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800745e:	4b34      	ldr	r3, [pc, #208]	; (8007530 <HAL_RCC_OscConfig+0x480>)
 8007460:	2200      	movs	r2, #0
 8007462:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007464:	f7fd fd82 	bl	8004f6c <HAL_GetTick>
 8007468:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800746a:	e008      	b.n	800747e <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800746c:	f7fd fd7e 	bl	8004f6c <HAL_GetTick>
 8007470:	4602      	mov	r2, r0
 8007472:	693b      	ldr	r3, [r7, #16]
 8007474:	1ad3      	subs	r3, r2, r3
 8007476:	2b02      	cmp	r3, #2
 8007478:	d901      	bls.n	800747e <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 800747a:	2303      	movs	r3, #3
 800747c:	e04f      	b.n	800751e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800747e:	4b2b      	ldr	r3, [pc, #172]	; (800752c <HAL_RCC_OscConfig+0x47c>)
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007486:	2b00      	cmp	r3, #0
 8007488:	d1f0      	bne.n	800746c <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	69da      	ldr	r2, [r3, #28]
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6a1b      	ldr	r3, [r3, #32]
 8007492:	431a      	orrs	r2, r3
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007498:	019b      	lsls	r3, r3, #6
 800749a:	431a      	orrs	r2, r3
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074a0:	085b      	lsrs	r3, r3, #1
 80074a2:	3b01      	subs	r3, #1
 80074a4:	041b      	lsls	r3, r3, #16
 80074a6:	431a      	orrs	r2, r3
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074ac:	061b      	lsls	r3, r3, #24
 80074ae:	431a      	orrs	r2, r3
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074b4:	071b      	lsls	r3, r3, #28
 80074b6:	491d      	ldr	r1, [pc, #116]	; (800752c <HAL_RCC_OscConfig+0x47c>)
 80074b8:	4313      	orrs	r3, r2
 80074ba:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80074bc:	4b1c      	ldr	r3, [pc, #112]	; (8007530 <HAL_RCC_OscConfig+0x480>)
 80074be:	2201      	movs	r2, #1
 80074c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074c2:	f7fd fd53 	bl	8004f6c <HAL_GetTick>
 80074c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80074c8:	e008      	b.n	80074dc <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80074ca:	f7fd fd4f 	bl	8004f6c <HAL_GetTick>
 80074ce:	4602      	mov	r2, r0
 80074d0:	693b      	ldr	r3, [r7, #16]
 80074d2:	1ad3      	subs	r3, r2, r3
 80074d4:	2b02      	cmp	r3, #2
 80074d6:	d901      	bls.n	80074dc <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80074d8:	2303      	movs	r3, #3
 80074da:	e020      	b.n	800751e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80074dc:	4b13      	ldr	r3, [pc, #76]	; (800752c <HAL_RCC_OscConfig+0x47c>)
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d0f0      	beq.n	80074ca <HAL_RCC_OscConfig+0x41a>
 80074e8:	e018      	b.n	800751c <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80074ea:	4b11      	ldr	r3, [pc, #68]	; (8007530 <HAL_RCC_OscConfig+0x480>)
 80074ec:	2200      	movs	r2, #0
 80074ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074f0:	f7fd fd3c 	bl	8004f6c <HAL_GetTick>
 80074f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80074f6:	e008      	b.n	800750a <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80074f8:	f7fd fd38 	bl	8004f6c <HAL_GetTick>
 80074fc:	4602      	mov	r2, r0
 80074fe:	693b      	ldr	r3, [r7, #16]
 8007500:	1ad3      	subs	r3, r2, r3
 8007502:	2b02      	cmp	r3, #2
 8007504:	d901      	bls.n	800750a <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8007506:	2303      	movs	r3, #3
 8007508:	e009      	b.n	800751e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800750a:	4b08      	ldr	r3, [pc, #32]	; (800752c <HAL_RCC_OscConfig+0x47c>)
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007512:	2b00      	cmp	r3, #0
 8007514:	d1f0      	bne.n	80074f8 <HAL_RCC_OscConfig+0x448>
 8007516:	e001      	b.n	800751c <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8007518:	2301      	movs	r3, #1
 800751a:	e000      	b.n	800751e <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 800751c:	2300      	movs	r3, #0
}
 800751e:	4618      	mov	r0, r3
 8007520:	3718      	adds	r7, #24
 8007522:	46bd      	mov	sp, r7
 8007524:	bd80      	pop	{r7, pc}
 8007526:	bf00      	nop
 8007528:	40007000 	.word	0x40007000
 800752c:	40023800 	.word	0x40023800
 8007530:	42470060 	.word	0x42470060

08007534 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007534:	b580      	push	{r7, lr}
 8007536:	b082      	sub	sp, #8
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d101      	bne.n	8007546 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8007542:	2301      	movs	r3, #1
 8007544:	e083      	b.n	800764e <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	7f5b      	ldrb	r3, [r3, #29]
 800754a:	b2db      	uxtb	r3, r3
 800754c:	2b00      	cmp	r3, #0
 800754e:	d105      	bne.n	800755c <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2200      	movs	r2, #0
 8007554:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8007556:	6878      	ldr	r0, [r7, #4]
 8007558:	f7fd f91a 	bl	8004790 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2202      	movs	r2, #2
 8007560:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	22ca      	movs	r2, #202	; 0xca
 8007568:	625a      	str	r2, [r3, #36]	; 0x24
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	2253      	movs	r2, #83	; 0x53
 8007570:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8007572:	6878      	ldr	r0, [r7, #4]
 8007574:	f000 faa8 	bl	8007ac8 <RTC_EnterInitMode>
 8007578:	4603      	mov	r3, r0
 800757a:	2b00      	cmp	r3, #0
 800757c:	d008      	beq.n	8007590 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	22ff      	movs	r2, #255	; 0xff
 8007584:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	2204      	movs	r2, #4
 800758a:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800758c:	2301      	movs	r3, #1
 800758e:	e05e      	b.n	800764e <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	689b      	ldr	r3, [r3, #8]
 8007596:	687a      	ldr	r2, [r7, #4]
 8007598:	6812      	ldr	r2, [r2, #0]
 800759a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800759e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80075a2:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	6899      	ldr	r1, [r3, #8]
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	685a      	ldr	r2, [r3, #4]
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	691b      	ldr	r3, [r3, #16]
 80075b2:	431a      	orrs	r2, r3
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	695b      	ldr	r3, [r3, #20]
 80075b8:	431a      	orrs	r2, r3
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	430a      	orrs	r2, r1
 80075c0:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	687a      	ldr	r2, [r7, #4]
 80075c8:	68d2      	ldr	r2, [r2, #12]
 80075ca:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	6919      	ldr	r1, [r3, #16]
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	689b      	ldr	r3, [r3, #8]
 80075d6:	041a      	lsls	r2, r3, #16
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	430a      	orrs	r2, r1
 80075de:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	68da      	ldr	r2, [r3, #12]
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80075ee:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	689b      	ldr	r3, [r3, #8]
 80075f6:	f003 0320 	and.w	r3, r3, #32
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d10e      	bne.n	800761c <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80075fe:	6878      	ldr	r0, [r7, #4]
 8007600:	f000 fa3a 	bl	8007a78 <HAL_RTC_WaitForSynchro>
 8007604:	4603      	mov	r3, r0
 8007606:	2b00      	cmp	r3, #0
 8007608:	d008      	beq.n	800761c <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	22ff      	movs	r2, #255	; 0xff
 8007610:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	2204      	movs	r2, #4
 8007616:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8007618:	2301      	movs	r3, #1
 800761a:	e018      	b.n	800764e <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800762a:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	699a      	ldr	r2, [r3, #24]
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	430a      	orrs	r2, r1
 800763c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	22ff      	movs	r2, #255	; 0xff
 8007644:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	2201      	movs	r2, #1
 800764a:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800764c:	2300      	movs	r3, #0
  }
}
 800764e:	4618      	mov	r0, r3
 8007650:	3708      	adds	r7, #8
 8007652:	46bd      	mov	sp, r7
 8007654:	bd80      	pop	{r7, pc}

08007656 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007656:	b590      	push	{r4, r7, lr}
 8007658:	b087      	sub	sp, #28
 800765a:	af00      	add	r7, sp, #0
 800765c:	60f8      	str	r0, [r7, #12]
 800765e:	60b9      	str	r1, [r7, #8]
 8007660:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8007662:	2300      	movs	r3, #0
 8007664:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	7f1b      	ldrb	r3, [r3, #28]
 800766a:	2b01      	cmp	r3, #1
 800766c:	d101      	bne.n	8007672 <HAL_RTC_SetTime+0x1c>
 800766e:	2302      	movs	r3, #2
 8007670:	e0aa      	b.n	80077c8 <HAL_RTC_SetTime+0x172>
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	2201      	movs	r2, #1
 8007676:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	2202      	movs	r2, #2
 800767c:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	2b00      	cmp	r3, #0
 8007682:	d126      	bne.n	80076d2 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	689b      	ldr	r3, [r3, #8]
 800768a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800768e:	2b00      	cmp	r3, #0
 8007690:	d102      	bne.n	8007698 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8007692:	68bb      	ldr	r3, [r7, #8]
 8007694:	2200      	movs	r2, #0
 8007696:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8007698:	68bb      	ldr	r3, [r7, #8]
 800769a:	781b      	ldrb	r3, [r3, #0]
 800769c:	4618      	mov	r0, r3
 800769e:	f000 fa3f 	bl	8007b20 <RTC_ByteToBcd2>
 80076a2:	4603      	mov	r3, r0
 80076a4:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80076a6:	68bb      	ldr	r3, [r7, #8]
 80076a8:	785b      	ldrb	r3, [r3, #1]
 80076aa:	4618      	mov	r0, r3
 80076ac:	f000 fa38 	bl	8007b20 <RTC_ByteToBcd2>
 80076b0:	4603      	mov	r3, r0
 80076b2:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80076b4:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80076b6:	68bb      	ldr	r3, [r7, #8]
 80076b8:	789b      	ldrb	r3, [r3, #2]
 80076ba:	4618      	mov	r0, r3
 80076bc:	f000 fa30 	bl	8007b20 <RTC_ByteToBcd2>
 80076c0:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80076c2:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 80076c6:	68bb      	ldr	r3, [r7, #8]
 80076c8:	78db      	ldrb	r3, [r3, #3]
 80076ca:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80076cc:	4313      	orrs	r3, r2
 80076ce:	617b      	str	r3, [r7, #20]
 80076d0:	e018      	b.n	8007704 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	689b      	ldr	r3, [r3, #8]
 80076d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d102      	bne.n	80076e6 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80076e0:	68bb      	ldr	r3, [r7, #8]
 80076e2:	2200      	movs	r2, #0
 80076e4:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80076e6:	68bb      	ldr	r3, [r7, #8]
 80076e8:	781b      	ldrb	r3, [r3, #0]
 80076ea:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80076ec:	68bb      	ldr	r3, [r7, #8]
 80076ee:	785b      	ldrb	r3, [r3, #1]
 80076f0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80076f2:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 80076f4:	68ba      	ldr	r2, [r7, #8]
 80076f6:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80076f8:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 80076fa:	68bb      	ldr	r3, [r7, #8]
 80076fc:	78db      	ldrb	r3, [r3, #3]
 80076fe:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8007700:	4313      	orrs	r3, r2
 8007702:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	22ca      	movs	r2, #202	; 0xca
 800770a:	625a      	str	r2, [r3, #36]	; 0x24
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	2253      	movs	r2, #83	; 0x53
 8007712:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8007714:	68f8      	ldr	r0, [r7, #12]
 8007716:	f000 f9d7 	bl	8007ac8 <RTC_EnterInitMode>
 800771a:	4603      	mov	r3, r0
 800771c:	2b00      	cmp	r3, #0
 800771e:	d00b      	beq.n	8007738 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	22ff      	movs	r2, #255	; 0xff
 8007726:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	2204      	movs	r2, #4
 800772c:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	2200      	movs	r2, #0
 8007732:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8007734:	2301      	movs	r3, #1
 8007736:	e047      	b.n	80077c8 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	681a      	ldr	r2, [r3, #0]
 800773c:	697b      	ldr	r3, [r7, #20]
 800773e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8007742:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8007746:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	689a      	ldr	r2, [r3, #8]
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007756:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	6899      	ldr	r1, [r3, #8]
 800775e:	68bb      	ldr	r3, [r7, #8]
 8007760:	68da      	ldr	r2, [r3, #12]
 8007762:	68bb      	ldr	r3, [r7, #8]
 8007764:	691b      	ldr	r3, [r3, #16]
 8007766:	431a      	orrs	r2, r3
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	430a      	orrs	r2, r1
 800776e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	68da      	ldr	r2, [r3, #12]
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800777e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	689b      	ldr	r3, [r3, #8]
 8007786:	f003 0320 	and.w	r3, r3, #32
 800778a:	2b00      	cmp	r3, #0
 800778c:	d111      	bne.n	80077b2 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800778e:	68f8      	ldr	r0, [r7, #12]
 8007790:	f000 f972 	bl	8007a78 <HAL_RTC_WaitForSynchro>
 8007794:	4603      	mov	r3, r0
 8007796:	2b00      	cmp	r3, #0
 8007798:	d00b      	beq.n	80077b2 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	22ff      	movs	r2, #255	; 0xff
 80077a0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	2204      	movs	r2, #4
 80077a6:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	2200      	movs	r2, #0
 80077ac:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80077ae:	2301      	movs	r3, #1
 80077b0:	e00a      	b.n	80077c8 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	22ff      	movs	r2, #255	; 0xff
 80077b8:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	2201      	movs	r2, #1
 80077be:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	2200      	movs	r2, #0
 80077c4:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 80077c6:	2300      	movs	r3, #0
  }
}
 80077c8:	4618      	mov	r0, r3
 80077ca:	371c      	adds	r7, #28
 80077cc:	46bd      	mov	sp, r7
 80077ce:	bd90      	pop	{r4, r7, pc}

080077d0 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b086      	sub	sp, #24
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	60f8      	str	r0, [r7, #12]
 80077d8:	60b9      	str	r1, [r7, #8]
 80077da:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80077dc:	2300      	movs	r3, #0
 80077de:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80077e6:	68bb      	ldr	r3, [r7, #8]
 80077e8:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	691b      	ldr	r3, [r3, #16]
 80077f0:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80077f4:	68bb      	ldr	r3, [r7, #8]
 80077f6:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8007802:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8007806:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8007808:	697b      	ldr	r3, [r7, #20]
 800780a:	0c1b      	lsrs	r3, r3, #16
 800780c:	b2db      	uxtb	r3, r3
 800780e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007812:	b2da      	uxtb	r2, r3
 8007814:	68bb      	ldr	r3, [r7, #8]
 8007816:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8007818:	697b      	ldr	r3, [r7, #20]
 800781a:	0a1b      	lsrs	r3, r3, #8
 800781c:	b2db      	uxtb	r3, r3
 800781e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007822:	b2da      	uxtb	r2, r3
 8007824:	68bb      	ldr	r3, [r7, #8]
 8007826:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8007828:	697b      	ldr	r3, [r7, #20]
 800782a:	b2db      	uxtb	r3, r3
 800782c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007830:	b2da      	uxtb	r2, r3
 8007832:	68bb      	ldr	r3, [r7, #8]
 8007834:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8007836:	697b      	ldr	r3, [r7, #20]
 8007838:	0c1b      	lsrs	r3, r3, #16
 800783a:	b2db      	uxtb	r3, r3
 800783c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007840:	b2da      	uxtb	r2, r3
 8007842:	68bb      	ldr	r3, [r7, #8]
 8007844:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d11a      	bne.n	8007882 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800784c:	68bb      	ldr	r3, [r7, #8]
 800784e:	781b      	ldrb	r3, [r3, #0]
 8007850:	4618      	mov	r0, r3
 8007852:	f000 f983 	bl	8007b5c <RTC_Bcd2ToByte>
 8007856:	4603      	mov	r3, r0
 8007858:	461a      	mov	r2, r3
 800785a:	68bb      	ldr	r3, [r7, #8]
 800785c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800785e:	68bb      	ldr	r3, [r7, #8]
 8007860:	785b      	ldrb	r3, [r3, #1]
 8007862:	4618      	mov	r0, r3
 8007864:	f000 f97a 	bl	8007b5c <RTC_Bcd2ToByte>
 8007868:	4603      	mov	r3, r0
 800786a:	461a      	mov	r2, r3
 800786c:	68bb      	ldr	r3, [r7, #8]
 800786e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8007870:	68bb      	ldr	r3, [r7, #8]
 8007872:	789b      	ldrb	r3, [r3, #2]
 8007874:	4618      	mov	r0, r3
 8007876:	f000 f971 	bl	8007b5c <RTC_Bcd2ToByte>
 800787a:	4603      	mov	r3, r0
 800787c:	461a      	mov	r2, r3
 800787e:	68bb      	ldr	r3, [r7, #8]
 8007880:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8007882:	2300      	movs	r3, #0
}
 8007884:	4618      	mov	r0, r3
 8007886:	3718      	adds	r7, #24
 8007888:	46bd      	mov	sp, r7
 800788a:	bd80      	pop	{r7, pc}

0800788c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800788c:	b590      	push	{r4, r7, lr}
 800788e:	b087      	sub	sp, #28
 8007890:	af00      	add	r7, sp, #0
 8007892:	60f8      	str	r0, [r7, #12]
 8007894:	60b9      	str	r1, [r7, #8]
 8007896:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8007898:	2300      	movs	r3, #0
 800789a:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	7f1b      	ldrb	r3, [r3, #28]
 80078a0:	2b01      	cmp	r3, #1
 80078a2:	d101      	bne.n	80078a8 <HAL_RTC_SetDate+0x1c>
 80078a4:	2302      	movs	r3, #2
 80078a6:	e094      	b.n	80079d2 <HAL_RTC_SetDate+0x146>
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	2201      	movs	r2, #1
 80078ac:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	2202      	movs	r2, #2
 80078b2:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d10e      	bne.n	80078d8 <HAL_RTC_SetDate+0x4c>
 80078ba:	68bb      	ldr	r3, [r7, #8]
 80078bc:	785b      	ldrb	r3, [r3, #1]
 80078be:	f003 0310 	and.w	r3, r3, #16
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d008      	beq.n	80078d8 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80078c6:	68bb      	ldr	r3, [r7, #8]
 80078c8:	785b      	ldrb	r3, [r3, #1]
 80078ca:	f023 0310 	bic.w	r3, r3, #16
 80078ce:	b2db      	uxtb	r3, r3
 80078d0:	330a      	adds	r3, #10
 80078d2:	b2da      	uxtb	r2, r3
 80078d4:	68bb      	ldr	r3, [r7, #8]
 80078d6:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d11c      	bne.n	8007918 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80078de:	68bb      	ldr	r3, [r7, #8]
 80078e0:	78db      	ldrb	r3, [r3, #3]
 80078e2:	4618      	mov	r0, r3
 80078e4:	f000 f91c 	bl	8007b20 <RTC_ByteToBcd2>
 80078e8:	4603      	mov	r3, r0
 80078ea:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80078ec:	68bb      	ldr	r3, [r7, #8]
 80078ee:	785b      	ldrb	r3, [r3, #1]
 80078f0:	4618      	mov	r0, r3
 80078f2:	f000 f915 	bl	8007b20 <RTC_ByteToBcd2>
 80078f6:	4603      	mov	r3, r0
 80078f8:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80078fa:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80078fc:	68bb      	ldr	r3, [r7, #8]
 80078fe:	789b      	ldrb	r3, [r3, #2]
 8007900:	4618      	mov	r0, r3
 8007902:	f000 f90d 	bl	8007b20 <RTC_ByteToBcd2>
 8007906:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8007908:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 800790c:	68bb      	ldr	r3, [r7, #8]
 800790e:	781b      	ldrb	r3, [r3, #0]
 8007910:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8007912:	4313      	orrs	r3, r2
 8007914:	617b      	str	r3, [r7, #20]
 8007916:	e00e      	b.n	8007936 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8007918:	68bb      	ldr	r3, [r7, #8]
 800791a:	78db      	ldrb	r3, [r3, #3]
 800791c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800791e:	68bb      	ldr	r3, [r7, #8]
 8007920:	785b      	ldrb	r3, [r3, #1]
 8007922:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8007924:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8007926:	68ba      	ldr	r2, [r7, #8]
 8007928:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800792a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 800792c:	68bb      	ldr	r3, [r7, #8]
 800792e:	781b      	ldrb	r3, [r3, #0]
 8007930:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8007932:	4313      	orrs	r3, r2
 8007934:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	22ca      	movs	r2, #202	; 0xca
 800793c:	625a      	str	r2, [r3, #36]	; 0x24
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	2253      	movs	r2, #83	; 0x53
 8007944:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8007946:	68f8      	ldr	r0, [r7, #12]
 8007948:	f000 f8be 	bl	8007ac8 <RTC_EnterInitMode>
 800794c:	4603      	mov	r3, r0
 800794e:	2b00      	cmp	r3, #0
 8007950:	d00b      	beq.n	800796a <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	22ff      	movs	r2, #255	; 0xff
 8007958:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	2204      	movs	r2, #4
 800795e:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	2200      	movs	r2, #0
 8007964:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8007966:	2301      	movs	r3, #1
 8007968:	e033      	b.n	80079d2 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	681a      	ldr	r2, [r3, #0]
 800796e:	697b      	ldr	r3, [r7, #20]
 8007970:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007974:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007978:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	68da      	ldr	r2, [r3, #12]
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007988:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	689b      	ldr	r3, [r3, #8]
 8007990:	f003 0320 	and.w	r3, r3, #32
 8007994:	2b00      	cmp	r3, #0
 8007996:	d111      	bne.n	80079bc <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007998:	68f8      	ldr	r0, [r7, #12]
 800799a:	f000 f86d 	bl	8007a78 <HAL_RTC_WaitForSynchro>
 800799e:	4603      	mov	r3, r0
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d00b      	beq.n	80079bc <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	22ff      	movs	r2, #255	; 0xff
 80079aa:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	2204      	movs	r2, #4
 80079b0:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	2200      	movs	r2, #0
 80079b6:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80079b8:	2301      	movs	r3, #1
 80079ba:	e00a      	b.n	80079d2 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	22ff      	movs	r2, #255	; 0xff
 80079c2:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	2201      	movs	r2, #1
 80079c8:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	2200      	movs	r2, #0
 80079ce:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 80079d0:	2300      	movs	r3, #0
  }
}
 80079d2:	4618      	mov	r0, r3
 80079d4:	371c      	adds	r7, #28
 80079d6:	46bd      	mov	sp, r7
 80079d8:	bd90      	pop	{r4, r7, pc}

080079da <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80079da:	b580      	push	{r7, lr}
 80079dc:	b086      	sub	sp, #24
 80079de:	af00      	add	r7, sp, #0
 80079e0:	60f8      	str	r0, [r7, #12]
 80079e2:	60b9      	str	r1, [r7, #8]
 80079e4:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80079e6:	2300      	movs	r3, #0
 80079e8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	685b      	ldr	r3, [r3, #4]
 80079f0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80079f4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80079f8:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 80079fa:	697b      	ldr	r3, [r7, #20]
 80079fc:	0c1b      	lsrs	r3, r3, #16
 80079fe:	b2da      	uxtb	r2, r3
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8007a04:	697b      	ldr	r3, [r7, #20]
 8007a06:	0a1b      	lsrs	r3, r3, #8
 8007a08:	b2db      	uxtb	r3, r3
 8007a0a:	f003 031f 	and.w	r3, r3, #31
 8007a0e:	b2da      	uxtb	r2, r3
 8007a10:	68bb      	ldr	r3, [r7, #8]
 8007a12:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8007a14:	697b      	ldr	r3, [r7, #20]
 8007a16:	b2db      	uxtb	r3, r3
 8007a18:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007a1c:	b2da      	uxtb	r2, r3
 8007a1e:	68bb      	ldr	r3, [r7, #8]
 8007a20:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8007a22:	697b      	ldr	r3, [r7, #20]
 8007a24:	0b5b      	lsrs	r3, r3, #13
 8007a26:	b2db      	uxtb	r3, r3
 8007a28:	f003 0307 	and.w	r3, r3, #7
 8007a2c:	b2da      	uxtb	r2, r3
 8007a2e:	68bb      	ldr	r3, [r7, #8]
 8007a30:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d11a      	bne.n	8007a6e <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8007a38:	68bb      	ldr	r3, [r7, #8]
 8007a3a:	78db      	ldrb	r3, [r3, #3]
 8007a3c:	4618      	mov	r0, r3
 8007a3e:	f000 f88d 	bl	8007b5c <RTC_Bcd2ToByte>
 8007a42:	4603      	mov	r3, r0
 8007a44:	461a      	mov	r2, r3
 8007a46:	68bb      	ldr	r3, [r7, #8]
 8007a48:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8007a4a:	68bb      	ldr	r3, [r7, #8]
 8007a4c:	785b      	ldrb	r3, [r3, #1]
 8007a4e:	4618      	mov	r0, r3
 8007a50:	f000 f884 	bl	8007b5c <RTC_Bcd2ToByte>
 8007a54:	4603      	mov	r3, r0
 8007a56:	461a      	mov	r2, r3
 8007a58:	68bb      	ldr	r3, [r7, #8]
 8007a5a:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8007a5c:	68bb      	ldr	r3, [r7, #8]
 8007a5e:	789b      	ldrb	r3, [r3, #2]
 8007a60:	4618      	mov	r0, r3
 8007a62:	f000 f87b 	bl	8007b5c <RTC_Bcd2ToByte>
 8007a66:	4603      	mov	r3, r0
 8007a68:	461a      	mov	r2, r3
 8007a6a:	68bb      	ldr	r3, [r7, #8]
 8007a6c:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8007a6e:	2300      	movs	r3, #0
}
 8007a70:	4618      	mov	r0, r3
 8007a72:	3718      	adds	r7, #24
 8007a74:	46bd      	mov	sp, r7
 8007a76:	bd80      	pop	{r7, pc}

08007a78 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8007a78:	b580      	push	{r7, lr}
 8007a7a:	b084      	sub	sp, #16
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007a80:	2300      	movs	r3, #0
 8007a82:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	68da      	ldr	r2, [r3, #12]
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007a92:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007a94:	f7fd fa6a 	bl	8004f6c <HAL_GetTick>
 8007a98:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8007a9a:	e009      	b.n	8007ab0 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8007a9c:	f7fd fa66 	bl	8004f6c <HAL_GetTick>
 8007aa0:	4602      	mov	r2, r0
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	1ad3      	subs	r3, r2, r3
 8007aa6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007aaa:	d901      	bls.n	8007ab0 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8007aac:	2303      	movs	r3, #3
 8007aae:	e007      	b.n	8007ac0 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	68db      	ldr	r3, [r3, #12]
 8007ab6:	f003 0320 	and.w	r3, r3, #32
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d0ee      	beq.n	8007a9c <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8007abe:	2300      	movs	r3, #0
}
 8007ac0:	4618      	mov	r0, r3
 8007ac2:	3710      	adds	r7, #16
 8007ac4:	46bd      	mov	sp, r7
 8007ac6:	bd80      	pop	{r7, pc}

08007ac8 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	b084      	sub	sp, #16
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007ad0:	2300      	movs	r3, #0
 8007ad2:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	68db      	ldr	r3, [r3, #12]
 8007ada:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d119      	bne.n	8007b16 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f04f 32ff 	mov.w	r2, #4294967295
 8007aea:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007aec:	f7fd fa3e 	bl	8004f6c <HAL_GetTick>
 8007af0:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8007af2:	e009      	b.n	8007b08 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8007af4:	f7fd fa3a 	bl	8004f6c <HAL_GetTick>
 8007af8:	4602      	mov	r2, r0
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	1ad3      	subs	r3, r2, r3
 8007afe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007b02:	d901      	bls.n	8007b08 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8007b04:	2303      	movs	r3, #3
 8007b06:	e007      	b.n	8007b18 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	68db      	ldr	r3, [r3, #12]
 8007b0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d0ee      	beq.n	8007af4 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8007b16:	2300      	movs	r3, #0
}
 8007b18:	4618      	mov	r0, r3
 8007b1a:	3710      	adds	r7, #16
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	bd80      	pop	{r7, pc}

08007b20 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8007b20:	b480      	push	{r7}
 8007b22:	b085      	sub	sp, #20
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	4603      	mov	r3, r0
 8007b28:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8007b2a:	2300      	movs	r3, #0
 8007b2c:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8007b2e:	e005      	b.n	8007b3c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	3301      	adds	r3, #1
 8007b34:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8007b36:	79fb      	ldrb	r3, [r7, #7]
 8007b38:	3b0a      	subs	r3, #10
 8007b3a:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8007b3c:	79fb      	ldrb	r3, [r7, #7]
 8007b3e:	2b09      	cmp	r3, #9
 8007b40:	d8f6      	bhi.n	8007b30 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	b2db      	uxtb	r3, r3
 8007b46:	011b      	lsls	r3, r3, #4
 8007b48:	b2da      	uxtb	r2, r3
 8007b4a:	79fb      	ldrb	r3, [r7, #7]
 8007b4c:	4313      	orrs	r3, r2
 8007b4e:	b2db      	uxtb	r3, r3
}
 8007b50:	4618      	mov	r0, r3
 8007b52:	3714      	adds	r7, #20
 8007b54:	46bd      	mov	sp, r7
 8007b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5a:	4770      	bx	lr

08007b5c <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8007b5c:	b480      	push	{r7}
 8007b5e:	b085      	sub	sp, #20
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	4603      	mov	r3, r0
 8007b64:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8007b66:	2300      	movs	r3, #0
 8007b68:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8007b6a:	79fb      	ldrb	r3, [r7, #7]
 8007b6c:	091b      	lsrs	r3, r3, #4
 8007b6e:	b2db      	uxtb	r3, r3
 8007b70:	461a      	mov	r2, r3
 8007b72:	4613      	mov	r3, r2
 8007b74:	009b      	lsls	r3, r3, #2
 8007b76:	4413      	add	r3, r2
 8007b78:	005b      	lsls	r3, r3, #1
 8007b7a:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8007b7c:	79fb      	ldrb	r3, [r7, #7]
 8007b7e:	f003 030f 	and.w	r3, r3, #15
 8007b82:	b2da      	uxtb	r2, r3
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	b2db      	uxtb	r3, r3
 8007b88:	4413      	add	r3, r2
 8007b8a:	b2db      	uxtb	r3, r3
}
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	3714      	adds	r7, #20
 8007b90:	46bd      	mov	sp, r7
 8007b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b96:	4770      	bx	lr

08007b98 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8007b98:	b580      	push	{r7, lr}
 8007b9a:	b082      	sub	sp, #8
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d101      	bne.n	8007baa <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8007ba6:	2301      	movs	r3, #1
 8007ba8:	e022      	b.n	8007bf0 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007bb0:	b2db      	uxtb	r3, r3
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d105      	bne.n	8007bc2 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2200      	movs	r2, #0
 8007bba:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8007bbc:	6878      	ldr	r0, [r7, #4]
 8007bbe:	f7fc fdfd 	bl	80047bc <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	2203      	movs	r2, #3
 8007bc6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8007bca:	6878      	ldr	r0, [r7, #4]
 8007bcc:	f000 f814 	bl	8007bf8 <HAL_SD_InitCard>
 8007bd0:	4603      	mov	r3, r0
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d001      	beq.n	8007bda <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8007bd6:	2301      	movs	r3, #1
 8007bd8:	e00a      	b.n	8007bf0 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2200      	movs	r2, #0
 8007bde:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2200      	movs	r2, #0
 8007be4:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	2201      	movs	r2, #1
 8007bea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8007bee:	2300      	movs	r3, #0
}
 8007bf0:	4618      	mov	r0, r3
 8007bf2:	3708      	adds	r7, #8
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	bd80      	pop	{r7, pc}

08007bf8 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007bf8:	b5b0      	push	{r4, r5, r7, lr}
 8007bfa:	b08e      	sub	sp, #56	; 0x38
 8007bfc:	af04      	add	r7, sp, #16
 8007bfe:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8007c00:	2300      	movs	r3, #0
 8007c02:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8007c04:	2300      	movs	r3, #0
 8007c06:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8007c08:	2300      	movs	r3, #0
 8007c0a:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8007c10:	2300      	movs	r3, #0
 8007c12:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8007c14:	2376      	movs	r3, #118	; 0x76
 8007c16:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681d      	ldr	r5, [r3, #0]
 8007c1c:	466c      	mov	r4, sp
 8007c1e:	f107 0314 	add.w	r3, r7, #20
 8007c22:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007c26:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007c2a:	f107 0308 	add.w	r3, r7, #8
 8007c2e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007c30:	4628      	mov	r0, r5
 8007c32:	f002 fd61 	bl	800a6f8 <SDIO_Init>
 8007c36:	4603      	mov	r3, r0
 8007c38:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8007c3c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d001      	beq.n	8007c48 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8007c44:	2301      	movs	r3, #1
 8007c46:	e031      	b.n	8007cac <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8007c48:	4b1a      	ldr	r3, [pc, #104]	; (8007cb4 <HAL_SD_InitCard+0xbc>)
 8007c4a:	2200      	movs	r2, #0
 8007c4c:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	4618      	mov	r0, r3
 8007c54:	f002 fd99 	bl	800a78a <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8007c58:	4b16      	ldr	r3, [pc, #88]	; (8007cb4 <HAL_SD_InitCard+0xbc>)
 8007c5a:	2201      	movs	r2, #1
 8007c5c:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8007c5e:	6878      	ldr	r0, [r7, #4]
 8007c60:	f001 f86e 	bl	8008d40 <SD_PowerON>
 8007c64:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007c66:	6a3b      	ldr	r3, [r7, #32]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d00b      	beq.n	8007c84 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2201      	movs	r2, #1
 8007c70:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007c78:	6a3b      	ldr	r3, [r7, #32]
 8007c7a:	431a      	orrs	r2, r3
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007c80:	2301      	movs	r3, #1
 8007c82:	e013      	b.n	8007cac <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8007c84:	6878      	ldr	r0, [r7, #4]
 8007c86:	f000 ff8d 	bl	8008ba4 <SD_InitCard>
 8007c8a:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007c8c:	6a3b      	ldr	r3, [r7, #32]
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d00b      	beq.n	8007caa <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	2201      	movs	r2, #1
 8007c96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007c9e:	6a3b      	ldr	r3, [r7, #32]
 8007ca0:	431a      	orrs	r2, r3
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007ca6:	2301      	movs	r3, #1
 8007ca8:	e000      	b.n	8007cac <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 8007caa:	2300      	movs	r3, #0
}
 8007cac:	4618      	mov	r0, r3
 8007cae:	3728      	adds	r7, #40	; 0x28
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	bdb0      	pop	{r4, r5, r7, pc}
 8007cb4:	422580a0 	.word	0x422580a0

08007cb8 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8007cb8:	b580      	push	{r7, lr}
 8007cba:	b092      	sub	sp, #72	; 0x48
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	60f8      	str	r0, [r7, #12]
 8007cc0:	60b9      	str	r1, [r7, #8]
 8007cc2:	607a      	str	r2, [r7, #4]
 8007cc4:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8007cc6:	f7fd f951 	bl	8004f6c <HAL_GetTick>
 8007cca:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8007cd0:	68bb      	ldr	r3, [r7, #8]
 8007cd2:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8007cd4:	68bb      	ldr	r3, [r7, #8]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d107      	bne.n	8007cea <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cde:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007ce6:	2301      	movs	r3, #1
 8007ce8:	e1d7      	b.n	800809a <HAL_SD_ReadBlocks+0x3e2>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007cf0:	b2db      	uxtb	r3, r3
 8007cf2:	2b01      	cmp	r3, #1
 8007cf4:	f040 81ca 	bne.w	800808c <HAL_SD_ReadBlocks+0x3d4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8007cfe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007d00:	683b      	ldr	r3, [r7, #0]
 8007d02:	441a      	add	r2, r3
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007d08:	429a      	cmp	r2, r3
 8007d0a:	d907      	bls.n	8007d1c <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d10:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8007d18:	2301      	movs	r3, #1
 8007d1a:	e1be      	b.n	800809a <HAL_SD_ReadBlocks+0x3e2>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	2203      	movs	r2, #3
 8007d20:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	2200      	movs	r2, #0
 8007d2a:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d30:	2b01      	cmp	r3, #1
 8007d32:	d002      	beq.n	8007d3a <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8007d34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d36:	025b      	lsls	r3, r3, #9
 8007d38:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007d42:	4618      	mov	r0, r3
 8007d44:	f002 fdb4 	bl	800a8b0 <SDMMC_CmdBlockLength>
 8007d48:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 8007d4a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d00f      	beq.n	8007d70 <HAL_SD_ReadBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	4a9a      	ldr	r2, [pc, #616]	; (8007fc0 <HAL_SD_ReadBlocks+0x308>)
 8007d56:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007d5c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007d5e:	431a      	orrs	r2, r3
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	2201      	movs	r2, #1
 8007d68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8007d6c:	2301      	movs	r3, #1
 8007d6e:	e194      	b.n	800809a <HAL_SD_ReadBlocks+0x3e2>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007d70:	f04f 33ff 	mov.w	r3, #4294967295
 8007d74:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8007d76:	683b      	ldr	r3, [r7, #0]
 8007d78:	025b      	lsls	r3, r3, #9
 8007d7a:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8007d7c:	2390      	movs	r3, #144	; 0x90
 8007d7e:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8007d80:	2302      	movs	r3, #2
 8007d82:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8007d84:	2300      	movs	r3, #0
 8007d86:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 8007d88:	2301      	movs	r3, #1
 8007d8a:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	f107 0214 	add.w	r2, r7, #20
 8007d94:	4611      	mov	r1, r2
 8007d96:	4618      	mov	r0, r3
 8007d98:	f002 fd5e 	bl	800a858 <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8007d9c:	683b      	ldr	r3, [r7, #0]
 8007d9e:	2b01      	cmp	r3, #1
 8007da0:	d90a      	bls.n	8007db8 <HAL_SD_ReadBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	2202      	movs	r2, #2
 8007da6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007dae:	4618      	mov	r0, r3
 8007db0:	f002 fdc2 	bl	800a938 <SDMMC_CmdReadMultiBlock>
 8007db4:	6478      	str	r0, [r7, #68]	; 0x44
 8007db6:	e009      	b.n	8007dcc <HAL_SD_ReadBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	2201      	movs	r2, #1
 8007dbc:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007dc4:	4618      	mov	r0, r3
 8007dc6:	f002 fd95 	bl	800a8f4 <SDMMC_CmdReadSingleBlock>
 8007dca:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8007dcc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d012      	beq.n	8007df8 <HAL_SD_ReadBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	4a7a      	ldr	r2, [pc, #488]	; (8007fc0 <HAL_SD_ReadBlocks+0x308>)
 8007dd8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007dde:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007de0:	431a      	orrs	r2, r3
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	2201      	movs	r2, #1
 8007dea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	2200      	movs	r2, #0
 8007df2:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8007df4:	2301      	movs	r3, #1
 8007df6:	e150      	b.n	800809a <HAL_SD_ReadBlocks+0x3e2>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8007df8:	69bb      	ldr	r3, [r7, #24]
 8007dfa:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8007dfc:	e061      	b.n	8007ec2 <HAL_SD_ReadBlocks+0x20a>
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e04:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d03c      	beq.n	8007e86 <HAL_SD_ReadBlocks+0x1ce>
 8007e0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d039      	beq.n	8007e86 <HAL_SD_ReadBlocks+0x1ce>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8007e12:	2300      	movs	r3, #0
 8007e14:	643b      	str	r3, [r7, #64]	; 0x40
 8007e16:	e033      	b.n	8007e80 <HAL_SD_ReadBlocks+0x1c8>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	4618      	mov	r0, r3
 8007e1e:	f002 fc96 	bl	800a74e <SDIO_ReadFIFO>
 8007e22:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8007e24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e26:	b2da      	uxtb	r2, r3
 8007e28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e2a:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8007e2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e2e:	3301      	adds	r3, #1
 8007e30:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8007e32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e34:	3b01      	subs	r3, #1
 8007e36:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8007e38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e3a:	0a1b      	lsrs	r3, r3, #8
 8007e3c:	b2da      	uxtb	r2, r3
 8007e3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e40:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8007e42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e44:	3301      	adds	r3, #1
 8007e46:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8007e48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e4a:	3b01      	subs	r3, #1
 8007e4c:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8007e4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e50:	0c1b      	lsrs	r3, r3, #16
 8007e52:	b2da      	uxtb	r2, r3
 8007e54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e56:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8007e58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e5a:	3301      	adds	r3, #1
 8007e5c:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8007e5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e60:	3b01      	subs	r3, #1
 8007e62:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8007e64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e66:	0e1b      	lsrs	r3, r3, #24
 8007e68:	b2da      	uxtb	r2, r3
 8007e6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e6c:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8007e6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e70:	3301      	adds	r3, #1
 8007e72:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8007e74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e76:	3b01      	subs	r3, #1
 8007e78:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 8007e7a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007e7c:	3301      	adds	r3, #1
 8007e7e:	643b      	str	r3, [r7, #64]	; 0x40
 8007e80:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007e82:	2b07      	cmp	r3, #7
 8007e84:	d9c8      	bls.n	8007e18 <HAL_SD_ReadBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8007e86:	f7fd f871 	bl	8004f6c <HAL_GetTick>
 8007e8a:	4602      	mov	r2, r0
 8007e8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e8e:	1ad3      	subs	r3, r2, r3
 8007e90:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007e92:	429a      	cmp	r2, r3
 8007e94:	d902      	bls.n	8007e9c <HAL_SD_ReadBlocks+0x1e4>
 8007e96:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d112      	bne.n	8007ec2 <HAL_SD_ReadBlocks+0x20a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	4a47      	ldr	r2, [pc, #284]	; (8007fc0 <HAL_SD_ReadBlocks+0x308>)
 8007ea2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ea8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	2201      	movs	r2, #1
 8007eb4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	2200      	movs	r2, #0
 8007ebc:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8007ebe:	2303      	movs	r3, #3
 8007ec0:	e0eb      	b.n	800809a <HAL_SD_ReadBlocks+0x3e2>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ec8:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d096      	beq.n	8007dfe <HAL_SD_ReadBlocks+0x146>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ed6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d022      	beq.n	8007f24 <HAL_SD_ReadBlocks+0x26c>
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	2b01      	cmp	r3, #1
 8007ee2:	d91f      	bls.n	8007f24 <HAL_SD_ReadBlocks+0x26c>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ee8:	2b03      	cmp	r3, #3
 8007eea:	d01b      	beq.n	8007f24 <HAL_SD_ReadBlocks+0x26c>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	4618      	mov	r0, r3
 8007ef2:	f002 fd87 	bl	800aa04 <SDMMC_CmdStopTransfer>
 8007ef6:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8007ef8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d012      	beq.n	8007f24 <HAL_SD_ReadBlocks+0x26c>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	4a2f      	ldr	r2, [pc, #188]	; (8007fc0 <HAL_SD_ReadBlocks+0x308>)
 8007f04:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007f0a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007f0c:	431a      	orrs	r2, r3
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	2201      	movs	r2, #1
 8007f16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	2200      	movs	r2, #0
 8007f1e:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8007f20:	2301      	movs	r3, #1
 8007f22:	e0ba      	b.n	800809a <HAL_SD_ReadBlocks+0x3e2>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f2a:	f003 0308 	and.w	r3, r3, #8
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d012      	beq.n	8007f58 <HAL_SD_ReadBlocks+0x2a0>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	4a22      	ldr	r2, [pc, #136]	; (8007fc0 <HAL_SD_ReadBlocks+0x308>)
 8007f38:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f3e:	f043 0208 	orr.w	r2, r3, #8
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	2201      	movs	r2, #1
 8007f4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	2200      	movs	r2, #0
 8007f52:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8007f54:	2301      	movs	r3, #1
 8007f56:	e0a0      	b.n	800809a <HAL_SD_ReadBlocks+0x3e2>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f5e:	f003 0302 	and.w	r3, r3, #2
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d012      	beq.n	8007f8c <HAL_SD_ReadBlocks+0x2d4>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	4a15      	ldr	r2, [pc, #84]	; (8007fc0 <HAL_SD_ReadBlocks+0x308>)
 8007f6c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f72:	f043 0202 	orr.w	r2, r3, #2
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	2201      	movs	r2, #1
 8007f7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	2200      	movs	r2, #0
 8007f86:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8007f88:	2301      	movs	r3, #1
 8007f8a:	e086      	b.n	800809a <HAL_SD_ReadBlocks+0x3e2>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f92:	f003 0320 	and.w	r3, r3, #32
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d063      	beq.n	8008062 <HAL_SD_ReadBlocks+0x3aa>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	4a08      	ldr	r2, [pc, #32]	; (8007fc0 <HAL_SD_ReadBlocks+0x308>)
 8007fa0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fa6:	f043 0220 	orr.w	r2, r3, #32
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	2201      	movs	r2, #1
 8007fb2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	2200      	movs	r2, #0
 8007fba:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8007fbc:	2301      	movs	r3, #1
 8007fbe:	e06c      	b.n	800809a <HAL_SD_ReadBlocks+0x3e2>
 8007fc0:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	4618      	mov	r0, r3
 8007fca:	f002 fbc0 	bl	800a74e <SDIO_ReadFIFO>
 8007fce:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8007fd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fd2:	b2da      	uxtb	r2, r3
 8007fd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007fd6:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8007fd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007fda:	3301      	adds	r3, #1
 8007fdc:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8007fde:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007fe0:	3b01      	subs	r3, #1
 8007fe2:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8007fe4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fe6:	0a1b      	lsrs	r3, r3, #8
 8007fe8:	b2da      	uxtb	r2, r3
 8007fea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007fec:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8007fee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ff0:	3301      	adds	r3, #1
 8007ff2:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8007ff4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ff6:	3b01      	subs	r3, #1
 8007ff8:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8007ffa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ffc:	0c1b      	lsrs	r3, r3, #16
 8007ffe:	b2da      	uxtb	r2, r3
 8008000:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008002:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8008004:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008006:	3301      	adds	r3, #1
 8008008:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800800a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800800c:	3b01      	subs	r3, #1
 800800e:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8008010:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008012:	0e1b      	lsrs	r3, r3, #24
 8008014:	b2da      	uxtb	r2, r3
 8008016:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008018:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800801a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800801c:	3301      	adds	r3, #1
 800801e:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8008020:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008022:	3b01      	subs	r3, #1
 8008024:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8008026:	f7fc ffa1 	bl	8004f6c <HAL_GetTick>
 800802a:	4602      	mov	r2, r0
 800802c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800802e:	1ad3      	subs	r3, r2, r3
 8008030:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008032:	429a      	cmp	r2, r3
 8008034:	d902      	bls.n	800803c <HAL_SD_ReadBlocks+0x384>
 8008036:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008038:	2b00      	cmp	r3, #0
 800803a:	d112      	bne.n	8008062 <HAL_SD_ReadBlocks+0x3aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	4a18      	ldr	r2, [pc, #96]	; (80080a4 <HAL_SD_ReadBlocks+0x3ec>)
 8008042:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008048:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	2201      	movs	r2, #1
 8008054:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	2200      	movs	r2, #0
 800805c:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800805e:	2301      	movs	r3, #1
 8008060:	e01b      	b.n	800809a <HAL_SD_ReadBlocks+0x3e2>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008068:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800806c:	2b00      	cmp	r3, #0
 800806e:	d002      	beq.n	8008076 <HAL_SD_ReadBlocks+0x3be>
 8008070:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008072:	2b00      	cmp	r3, #0
 8008074:	d1a6      	bne.n	8007fc4 <HAL_SD_ReadBlocks+0x30c>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	f240 523a 	movw	r2, #1338	; 0x53a
 800807e:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	2201      	movs	r2, #1
 8008084:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8008088:	2300      	movs	r3, #0
 800808a:	e006      	b.n	800809a <HAL_SD_ReadBlocks+0x3e2>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008090:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008098:	2301      	movs	r3, #1
  }
}
 800809a:	4618      	mov	r0, r3
 800809c:	3748      	adds	r7, #72	; 0x48
 800809e:	46bd      	mov	sp, r7
 80080a0:	bd80      	pop	{r7, pc}
 80080a2:	bf00      	nop
 80080a4:	004005ff 	.word	0x004005ff

080080a8 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 80080a8:	b580      	push	{r7, lr}
 80080aa:	b092      	sub	sp, #72	; 0x48
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	60f8      	str	r0, [r7, #12]
 80080b0:	60b9      	str	r1, [r7, #8]
 80080b2:	607a      	str	r2, [r7, #4]
 80080b4:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80080b6:	f7fc ff59 	bl	8004f6c <HAL_GetTick>
 80080ba:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 80080c0:	68bb      	ldr	r3, [r7, #8]
 80080c2:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 80080c4:	68bb      	ldr	r3, [r7, #8]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d107      	bne.n	80080da <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080ce:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80080d6:	2301      	movs	r3, #1
 80080d8:	e182      	b.n	80083e0 <HAL_SD_WriteBlocks+0x338>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80080e0:	b2db      	uxtb	r3, r3
 80080e2:	2b01      	cmp	r3, #1
 80080e4:	f040 8175 	bne.w	80083d2 <HAL_SD_WriteBlocks+0x32a>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	2200      	movs	r2, #0
 80080ec:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80080ee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80080f0:	683b      	ldr	r3, [r7, #0]
 80080f2:	441a      	add	r2, r3
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80080f8:	429a      	cmp	r2, r3
 80080fa:	d907      	bls.n	800810c <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008100:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8008108:	2301      	movs	r3, #1
 800810a:	e169      	b.n	80083e0 <HAL_SD_WriteBlocks+0x338>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	2203      	movs	r2, #3
 8008110:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	2200      	movs	r2, #0
 800811a:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008120:	2b01      	cmp	r3, #1
 8008122:	d002      	beq.n	800812a <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8008124:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008126:	025b      	lsls	r3, r3, #9
 8008128:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008132:	4618      	mov	r0, r3
 8008134:	f002 fbbc 	bl	800a8b0 <SDMMC_CmdBlockLength>
 8008138:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 800813a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800813c:	2b00      	cmp	r3, #0
 800813e:	d00f      	beq.n	8008160 <HAL_SD_WriteBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	4a9c      	ldr	r2, [pc, #624]	; (80083b8 <HAL_SD_WriteBlocks+0x310>)
 8008146:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800814c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800814e:	431a      	orrs	r2, r3
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	2201      	movs	r2, #1
 8008158:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800815c:	2301      	movs	r3, #1
 800815e:	e13f      	b.n	80083e0 <HAL_SD_WriteBlocks+0x338>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008160:	f04f 33ff 	mov.w	r3, #4294967295
 8008164:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8008166:	683b      	ldr	r3, [r7, #0]
 8008168:	025b      	lsls	r3, r3, #9
 800816a:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800816c:	2390      	movs	r3, #144	; 0x90
 800816e:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8008170:	2300      	movs	r3, #0
 8008172:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8008174:	2300      	movs	r3, #0
 8008176:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 8008178:	2301      	movs	r3, #1
 800817a:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	f107 0218 	add.w	r2, r7, #24
 8008184:	4611      	mov	r1, r2
 8008186:	4618      	mov	r0, r3
 8008188:	f002 fb66 	bl	800a858 <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800818c:	683b      	ldr	r3, [r7, #0]
 800818e:	2b01      	cmp	r3, #1
 8008190:	d90a      	bls.n	80081a8 <HAL_SD_WriteBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	2220      	movs	r2, #32
 8008196:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800819e:	4618      	mov	r0, r3
 80081a0:	f002 fc0e 	bl	800a9c0 <SDMMC_CmdWriteMultiBlock>
 80081a4:	6478      	str	r0, [r7, #68]	; 0x44
 80081a6:	e009      	b.n	80081bc <HAL_SD_WriteBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	2210      	movs	r2, #16
 80081ac:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80081b4:	4618      	mov	r0, r3
 80081b6:	f002 fbe1 	bl	800a97c <SDMMC_CmdWriteSingleBlock>
 80081ba:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80081bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d012      	beq.n	80081e8 <HAL_SD_WriteBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	4a7c      	ldr	r2, [pc, #496]	; (80083b8 <HAL_SD_WriteBlocks+0x310>)
 80081c8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80081ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80081d0:	431a      	orrs	r2, r3
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	2201      	movs	r2, #1
 80081da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	2200      	movs	r2, #0
 80081e2:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80081e4:	2301      	movs	r3, #1
 80081e6:	e0fb      	b.n	80083e0 <HAL_SD_WriteBlocks+0x338>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 80081e8:	69fb      	ldr	r3, [r7, #28]
 80081ea:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 80081ec:	e065      	b.n	80082ba <HAL_SD_WriteBlocks+0x212>
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d040      	beq.n	800827e <HAL_SD_WriteBlocks+0x1d6>
 80081fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d03d      	beq.n	800827e <HAL_SD_WriteBlocks+0x1d6>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8008202:	2300      	movs	r3, #0
 8008204:	643b      	str	r3, [r7, #64]	; 0x40
 8008206:	e037      	b.n	8008278 <HAL_SD_WriteBlocks+0x1d0>
        {
          data = (uint32_t)(*tempbuff);
 8008208:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800820a:	781b      	ldrb	r3, [r3, #0]
 800820c:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800820e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008210:	3301      	adds	r3, #1
 8008212:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008214:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008216:	3b01      	subs	r3, #1
 8008218:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 800821a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800821c:	781b      	ldrb	r3, [r3, #0]
 800821e:	021a      	lsls	r2, r3, #8
 8008220:	697b      	ldr	r3, [r7, #20]
 8008222:	4313      	orrs	r3, r2
 8008224:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008226:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008228:	3301      	adds	r3, #1
 800822a:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800822c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800822e:	3b01      	subs	r3, #1
 8008230:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 8008232:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008234:	781b      	ldrb	r3, [r3, #0]
 8008236:	041a      	lsls	r2, r3, #16
 8008238:	697b      	ldr	r3, [r7, #20]
 800823a:	4313      	orrs	r3, r2
 800823c:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800823e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008240:	3301      	adds	r3, #1
 8008242:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008244:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008246:	3b01      	subs	r3, #1
 8008248:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 800824a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800824c:	781b      	ldrb	r3, [r3, #0]
 800824e:	061a      	lsls	r2, r3, #24
 8008250:	697b      	ldr	r3, [r7, #20]
 8008252:	4313      	orrs	r3, r2
 8008254:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008256:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008258:	3301      	adds	r3, #1
 800825a:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800825c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800825e:	3b01      	subs	r3, #1
 8008260:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	f107 0214 	add.w	r2, r7, #20
 800826a:	4611      	mov	r1, r2
 800826c:	4618      	mov	r0, r3
 800826e:	f002 fa7b 	bl	800a768 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8008272:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008274:	3301      	adds	r3, #1
 8008276:	643b      	str	r3, [r7, #64]	; 0x40
 8008278:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800827a:	2b07      	cmp	r3, #7
 800827c:	d9c4      	bls.n	8008208 <HAL_SD_WriteBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800827e:	f7fc fe75 	bl	8004f6c <HAL_GetTick>
 8008282:	4602      	mov	r2, r0
 8008284:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008286:	1ad3      	subs	r3, r2, r3
 8008288:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800828a:	429a      	cmp	r2, r3
 800828c:	d902      	bls.n	8008294 <HAL_SD_WriteBlocks+0x1ec>
 800828e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008290:	2b00      	cmp	r3, #0
 8008292:	d112      	bne.n	80082ba <HAL_SD_WriteBlocks+0x212>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	4a47      	ldr	r2, [pc, #284]	; (80083b8 <HAL_SD_WriteBlocks+0x310>)
 800829a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80082a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80082a2:	431a      	orrs	r2, r3
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	2201      	movs	r2, #1
 80082ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	2200      	movs	r2, #0
 80082b4:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 80082b6:	2303      	movs	r3, #3
 80082b8:	e092      	b.n	80083e0 <HAL_SD_WriteBlocks+0x338>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80082c0:	f403 738d 	and.w	r3, r3, #282	; 0x11a
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d092      	beq.n	80081ee <HAL_SD_WriteBlocks+0x146>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80082ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d022      	beq.n	800831c <HAL_SD_WriteBlocks+0x274>
 80082d6:	683b      	ldr	r3, [r7, #0]
 80082d8:	2b01      	cmp	r3, #1
 80082da:	d91f      	bls.n	800831c <HAL_SD_WriteBlocks+0x274>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082e0:	2b03      	cmp	r3, #3
 80082e2:	d01b      	beq.n	800831c <HAL_SD_WriteBlocks+0x274>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	4618      	mov	r0, r3
 80082ea:	f002 fb8b 	bl	800aa04 <SDMMC_CmdStopTransfer>
 80082ee:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 80082f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d012      	beq.n	800831c <HAL_SD_WriteBlocks+0x274>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	4a2f      	ldr	r2, [pc, #188]	; (80083b8 <HAL_SD_WriteBlocks+0x310>)
 80082fc:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008302:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008304:	431a      	orrs	r2, r3
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	2201      	movs	r2, #1
 800830e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	2200      	movs	r2, #0
 8008316:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8008318:	2301      	movs	r3, #1
 800831a:	e061      	b.n	80083e0 <HAL_SD_WriteBlocks+0x338>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008322:	f003 0308 	and.w	r3, r3, #8
 8008326:	2b00      	cmp	r3, #0
 8008328:	d012      	beq.n	8008350 <HAL_SD_WriteBlocks+0x2a8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	4a22      	ldr	r2, [pc, #136]	; (80083b8 <HAL_SD_WriteBlocks+0x310>)
 8008330:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008336:	f043 0208 	orr.w	r2, r3, #8
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	2201      	movs	r2, #1
 8008342:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	2200      	movs	r2, #0
 800834a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800834c:	2301      	movs	r3, #1
 800834e:	e047      	b.n	80083e0 <HAL_SD_WriteBlocks+0x338>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008356:	f003 0302 	and.w	r3, r3, #2
 800835a:	2b00      	cmp	r3, #0
 800835c:	d012      	beq.n	8008384 <HAL_SD_WriteBlocks+0x2dc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	4a15      	ldr	r2, [pc, #84]	; (80083b8 <HAL_SD_WriteBlocks+0x310>)
 8008364:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800836a:	f043 0202 	orr.w	r2, r3, #2
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	2201      	movs	r2, #1
 8008376:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	2200      	movs	r2, #0
 800837e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008380:	2301      	movs	r3, #1
 8008382:	e02d      	b.n	80083e0 <HAL_SD_WriteBlocks+0x338>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800838a:	f003 0310 	and.w	r3, r3, #16
 800838e:	2b00      	cmp	r3, #0
 8008390:	d014      	beq.n	80083bc <HAL_SD_WriteBlocks+0x314>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	4a08      	ldr	r2, [pc, #32]	; (80083b8 <HAL_SD_WriteBlocks+0x310>)
 8008398:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800839e:	f043 0210 	orr.w	r2, r3, #16
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	2201      	movs	r2, #1
 80083aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	2200      	movs	r2, #0
 80083b2:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80083b4:	2301      	movs	r3, #1
 80083b6:	e013      	b.n	80083e0 <HAL_SD_WriteBlocks+0x338>
 80083b8:	004005ff 	.word	0x004005ff
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	f240 523a 	movw	r2, #1338	; 0x53a
 80083c4:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	2201      	movs	r2, #1
 80083ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 80083ce:	2300      	movs	r3, #0
 80083d0:	e006      	b.n	80083e0 <HAL_SD_WriteBlocks+0x338>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083d6:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80083de:	2301      	movs	r3, #1
  }
}
 80083e0:	4618      	mov	r0, r3
 80083e2:	3748      	adds	r7, #72	; 0x48
 80083e4:	46bd      	mov	sp, r7
 80083e6:	bd80      	pop	{r7, pc}

080083e8 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	b084      	sub	sp, #16
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083f4:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80083fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008400:	2b00      	cmp	r3, #0
 8008402:	d008      	beq.n	8008416 <HAL_SD_IRQHandler+0x2e>
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	f003 0308 	and.w	r3, r3, #8
 800840a:	2b00      	cmp	r3, #0
 800840c:	d003      	beq.n	8008416 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800840e:	6878      	ldr	r0, [r7, #4]
 8008410:	f000 fd4c 	bl	8008eac <SD_Read_IT>
 8008414:	e155      	b.n	80086c2 <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800841c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008420:	2b00      	cmp	r3, #0
 8008422:	f000 808f 	beq.w	8008544 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800842e:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008436:	687a      	ldr	r2, [r7, #4]
 8008438:	6812      	ldr	r2, [r2, #0]
 800843a:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 800843e:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8008442:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	f022 0201 	bic.w	r2, r2, #1
 8008452:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	f003 0308 	and.w	r3, r3, #8
 800845a:	2b00      	cmp	r3, #0
 800845c:	d039      	beq.n	80084d2 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	f003 0302 	and.w	r3, r3, #2
 8008464:	2b00      	cmp	r3, #0
 8008466:	d104      	bne.n	8008472 <HAL_SD_IRQHandler+0x8a>
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	f003 0320 	and.w	r3, r3, #32
 800846e:	2b00      	cmp	r3, #0
 8008470:	d011      	beq.n	8008496 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	4618      	mov	r0, r3
 8008478:	f002 fac4 	bl	800aa04 <SDMMC_CmdStopTransfer>
 800847c:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800847e:	68bb      	ldr	r3, [r7, #8]
 8008480:	2b00      	cmp	r3, #0
 8008482:	d008      	beq.n	8008496 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008488:	68bb      	ldr	r3, [r7, #8]
 800848a:	431a      	orrs	r2, r3
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8008490:	6878      	ldr	r0, [r7, #4]
 8008492:	f000 f91f 	bl	80086d4 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	f240 523a 	movw	r2, #1338	; 0x53a
 800849e:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	2201      	movs	r2, #1
 80084a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	2200      	movs	r2, #0
 80084ac:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	f003 0301 	and.w	r3, r3, #1
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d104      	bne.n	80084c2 <HAL_SD_IRQHandler+0xda>
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	f003 0302 	and.w	r3, r3, #2
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d003      	beq.n	80084ca <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 80084c2:	6878      	ldr	r0, [r7, #4]
 80084c4:	f002 feda 	bl	800b27c <HAL_SD_RxCpltCallback>
 80084c8:	e0fb      	b.n	80086c2 <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 80084ca:	6878      	ldr	r0, [r7, #4]
 80084cc:	f002 fecc 	bl	800b268 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80084d0:	e0f7      	b.n	80086c2 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80084d8:	2b00      	cmp	r3, #0
 80084da:	f000 80f2 	beq.w	80086c2 <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	f003 0320 	and.w	r3, r3, #32
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d011      	beq.n	800850c <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	4618      	mov	r0, r3
 80084ee:	f002 fa89 	bl	800aa04 <SDMMC_CmdStopTransfer>
 80084f2:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80084f4:	68bb      	ldr	r3, [r7, #8]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d008      	beq.n	800850c <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80084fe:	68bb      	ldr	r3, [r7, #8]
 8008500:	431a      	orrs	r2, r3
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8008506:	6878      	ldr	r0, [r7, #4]
 8008508:	f000 f8e4 	bl	80086d4 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	f003 0301 	and.w	r3, r3, #1
 8008512:	2b00      	cmp	r3, #0
 8008514:	f040 80d5 	bne.w	80086c2 <HAL_SD_IRQHandler+0x2da>
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	f003 0302 	and.w	r3, r3, #2
 800851e:	2b00      	cmp	r3, #0
 8008520:	f040 80cf 	bne.w	80086c2 <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	f022 0208 	bic.w	r2, r2, #8
 8008532:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	2201      	movs	r2, #1
 8008538:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 800853c:	6878      	ldr	r0, [r7, #4]
 800853e:	f002 fe93 	bl	800b268 <HAL_SD_TxCpltCallback>
}
 8008542:	e0be      	b.n	80086c2 <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800854a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800854e:	2b00      	cmp	r3, #0
 8008550:	d008      	beq.n	8008564 <HAL_SD_IRQHandler+0x17c>
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	f003 0308 	and.w	r3, r3, #8
 8008558:	2b00      	cmp	r3, #0
 800855a:	d003      	beq.n	8008564 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 800855c:	6878      	ldr	r0, [r7, #4]
 800855e:	f000 fcf6 	bl	8008f4e <SD_Write_IT>
 8008562:	e0ae      	b.n	80086c2 <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800856a:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800856e:	2b00      	cmp	r3, #0
 8008570:	f000 80a7 	beq.w	80086c2 <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800857a:	f003 0302 	and.w	r3, r3, #2
 800857e:	2b00      	cmp	r3, #0
 8008580:	d005      	beq.n	800858e <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008586:	f043 0202 	orr.w	r2, r3, #2
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008594:	f003 0308 	and.w	r3, r3, #8
 8008598:	2b00      	cmp	r3, #0
 800859a:	d005      	beq.n	80085a8 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085a0:	f043 0208 	orr.w	r2, r3, #8
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085ae:	f003 0320 	and.w	r3, r3, #32
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d005      	beq.n	80085c2 <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085ba:	f043 0220 	orr.w	r2, r3, #32
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085c8:	f003 0310 	and.w	r3, r3, #16
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d005      	beq.n	80085dc <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085d4:	f043 0210 	orr.w	r2, r3, #16
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	f240 523a 	movw	r2, #1338	; 0x53a
 80085e4:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 80085f4:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	4618      	mov	r0, r3
 80085fc:	f002 fa02 	bl	800aa04 <SDMMC_CmdStopTransfer>
 8008600:	4602      	mov	r2, r0
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008606:	431a      	orrs	r2, r3
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	f003 0308 	and.w	r3, r3, #8
 8008612:	2b00      	cmp	r3, #0
 8008614:	d00a      	beq.n	800862c <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	2201      	movs	r2, #1
 800861a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	2200      	movs	r2, #0
 8008622:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8008624:	6878      	ldr	r0, [r7, #4]
 8008626:	f000 f855 	bl	80086d4 <HAL_SD_ErrorCallback>
}
 800862a:	e04a      	b.n	80086c2 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008632:	2b00      	cmp	r3, #0
 8008634:	d045      	beq.n	80086c2 <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	f003 0310 	and.w	r3, r3, #16
 800863c:	2b00      	cmp	r3, #0
 800863e:	d104      	bne.n	800864a <HAL_SD_IRQHandler+0x262>
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	f003 0320 	and.w	r3, r3, #32
 8008646:	2b00      	cmp	r3, #0
 8008648:	d011      	beq.n	800866e <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800864e:	4a1f      	ldr	r2, [pc, #124]	; (80086cc <HAL_SD_IRQHandler+0x2e4>)
 8008650:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008656:	4618      	mov	r0, r3
 8008658:	f7fd fd72 	bl	8006140 <HAL_DMA_Abort_IT>
 800865c:	4603      	mov	r3, r0
 800865e:	2b00      	cmp	r3, #0
 8008660:	d02f      	beq.n	80086c2 <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008666:	4618      	mov	r0, r3
 8008668:	f000 fa2e 	bl	8008ac8 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800866c:	e029      	b.n	80086c2 <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	f003 0301 	and.w	r3, r3, #1
 8008674:	2b00      	cmp	r3, #0
 8008676:	d104      	bne.n	8008682 <HAL_SD_IRQHandler+0x29a>
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	f003 0302 	and.w	r3, r3, #2
 800867e:	2b00      	cmp	r3, #0
 8008680:	d011      	beq.n	80086a6 <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008686:	4a12      	ldr	r2, [pc, #72]	; (80086d0 <HAL_SD_IRQHandler+0x2e8>)
 8008688:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800868e:	4618      	mov	r0, r3
 8008690:	f7fd fd56 	bl	8006140 <HAL_DMA_Abort_IT>
 8008694:	4603      	mov	r3, r0
 8008696:	2b00      	cmp	r3, #0
 8008698:	d013      	beq.n	80086c2 <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800869e:	4618      	mov	r0, r3
 80086a0:	f000 fa49 	bl	8008b36 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80086a4:	e00d      	b.n	80086c2 <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	2200      	movs	r2, #0
 80086aa:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	2201      	movs	r2, #1
 80086b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	2200      	movs	r2, #0
 80086b8:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 80086ba:	6878      	ldr	r0, [r7, #4]
 80086bc:	f002 fdca 	bl	800b254 <HAL_SD_AbortCallback>
}
 80086c0:	e7ff      	b.n	80086c2 <HAL_SD_IRQHandler+0x2da>
 80086c2:	bf00      	nop
 80086c4:	3710      	adds	r7, #16
 80086c6:	46bd      	mov	sp, r7
 80086c8:	bd80      	pop	{r7, pc}
 80086ca:	bf00      	nop
 80086cc:	08008ac9 	.word	0x08008ac9
 80086d0:	08008b37 	.word	0x08008b37

080086d4 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 80086d4:	b480      	push	{r7}
 80086d6:	b083      	sub	sp, #12
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 80086dc:	bf00      	nop
 80086de:	370c      	adds	r7, #12
 80086e0:	46bd      	mov	sp, r7
 80086e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e6:	4770      	bx	lr

080086e8 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80086e8:	b480      	push	{r7}
 80086ea:	b083      	sub	sp, #12
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	6078      	str	r0, [r7, #4]
 80086f0:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80086f6:	0f9b      	lsrs	r3, r3, #30
 80086f8:	b2da      	uxtb	r2, r3
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008702:	0e9b      	lsrs	r3, r3, #26
 8008704:	b2db      	uxtb	r3, r3
 8008706:	f003 030f 	and.w	r3, r3, #15
 800870a:	b2da      	uxtb	r2, r3
 800870c:	683b      	ldr	r3, [r7, #0]
 800870e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008714:	0e1b      	lsrs	r3, r3, #24
 8008716:	b2db      	uxtb	r3, r3
 8008718:	f003 0303 	and.w	r3, r3, #3
 800871c:	b2da      	uxtb	r2, r3
 800871e:	683b      	ldr	r3, [r7, #0]
 8008720:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008726:	0c1b      	lsrs	r3, r3, #16
 8008728:	b2da      	uxtb	r2, r3
 800872a:	683b      	ldr	r3, [r7, #0]
 800872c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008732:	0a1b      	lsrs	r3, r3, #8
 8008734:	b2da      	uxtb	r2, r3
 8008736:	683b      	ldr	r3, [r7, #0]
 8008738:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800873e:	b2da      	uxtb	r2, r3
 8008740:	683b      	ldr	r3, [r7, #0]
 8008742:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008748:	0d1b      	lsrs	r3, r3, #20
 800874a:	b29a      	uxth	r2, r3
 800874c:	683b      	ldr	r3, [r7, #0]
 800874e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008754:	0c1b      	lsrs	r3, r3, #16
 8008756:	b2db      	uxtb	r3, r3
 8008758:	f003 030f 	and.w	r3, r3, #15
 800875c:	b2da      	uxtb	r2, r3
 800875e:	683b      	ldr	r3, [r7, #0]
 8008760:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008766:	0bdb      	lsrs	r3, r3, #15
 8008768:	b2db      	uxtb	r3, r3
 800876a:	f003 0301 	and.w	r3, r3, #1
 800876e:	b2da      	uxtb	r2, r3
 8008770:	683b      	ldr	r3, [r7, #0]
 8008772:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008778:	0b9b      	lsrs	r3, r3, #14
 800877a:	b2db      	uxtb	r3, r3
 800877c:	f003 0301 	and.w	r3, r3, #1
 8008780:	b2da      	uxtb	r2, r3
 8008782:	683b      	ldr	r3, [r7, #0]
 8008784:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800878a:	0b5b      	lsrs	r3, r3, #13
 800878c:	b2db      	uxtb	r3, r3
 800878e:	f003 0301 	and.w	r3, r3, #1
 8008792:	b2da      	uxtb	r2, r3
 8008794:	683b      	ldr	r3, [r7, #0]
 8008796:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800879c:	0b1b      	lsrs	r3, r3, #12
 800879e:	b2db      	uxtb	r3, r3
 80087a0:	f003 0301 	and.w	r3, r3, #1
 80087a4:	b2da      	uxtb	r2, r3
 80087a6:	683b      	ldr	r3, [r7, #0]
 80087a8:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80087aa:	683b      	ldr	r3, [r7, #0]
 80087ac:	2200      	movs	r2, #0
 80087ae:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d163      	bne.n	8008880 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80087bc:	009a      	lsls	r2, r3, #2
 80087be:	f640 73fc 	movw	r3, #4092	; 0xffc
 80087c2:	4013      	ands	r3, r2
 80087c4:	687a      	ldr	r2, [r7, #4]
 80087c6:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80087c8:	0f92      	lsrs	r2, r2, #30
 80087ca:	431a      	orrs	r2, r3
 80087cc:	683b      	ldr	r3, [r7, #0]
 80087ce:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80087d4:	0edb      	lsrs	r3, r3, #27
 80087d6:	b2db      	uxtb	r3, r3
 80087d8:	f003 0307 	and.w	r3, r3, #7
 80087dc:	b2da      	uxtb	r2, r3
 80087de:	683b      	ldr	r3, [r7, #0]
 80087e0:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80087e6:	0e1b      	lsrs	r3, r3, #24
 80087e8:	b2db      	uxtb	r3, r3
 80087ea:	f003 0307 	and.w	r3, r3, #7
 80087ee:	b2da      	uxtb	r2, r3
 80087f0:	683b      	ldr	r3, [r7, #0]
 80087f2:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80087f8:	0d5b      	lsrs	r3, r3, #21
 80087fa:	b2db      	uxtb	r3, r3
 80087fc:	f003 0307 	and.w	r3, r3, #7
 8008800:	b2da      	uxtb	r2, r3
 8008802:	683b      	ldr	r3, [r7, #0]
 8008804:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800880a:	0c9b      	lsrs	r3, r3, #18
 800880c:	b2db      	uxtb	r3, r3
 800880e:	f003 0307 	and.w	r3, r3, #7
 8008812:	b2da      	uxtb	r2, r3
 8008814:	683b      	ldr	r3, [r7, #0]
 8008816:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800881c:	0bdb      	lsrs	r3, r3, #15
 800881e:	b2db      	uxtb	r3, r3
 8008820:	f003 0307 	and.w	r3, r3, #7
 8008824:	b2da      	uxtb	r2, r3
 8008826:	683b      	ldr	r3, [r7, #0]
 8008828:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800882a:	683b      	ldr	r3, [r7, #0]
 800882c:	691b      	ldr	r3, [r3, #16]
 800882e:	1c5a      	adds	r2, r3, #1
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	7e1b      	ldrb	r3, [r3, #24]
 8008838:	b2db      	uxtb	r3, r3
 800883a:	f003 0307 	and.w	r3, r3, #7
 800883e:	3302      	adds	r3, #2
 8008840:	2201      	movs	r2, #1
 8008842:	fa02 f303 	lsl.w	r3, r2, r3
 8008846:	687a      	ldr	r2, [r7, #4]
 8008848:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800884a:	fb02 f203 	mul.w	r2, r2, r3
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8008852:	683b      	ldr	r3, [r7, #0]
 8008854:	7a1b      	ldrb	r3, [r3, #8]
 8008856:	b2db      	uxtb	r3, r3
 8008858:	f003 030f 	and.w	r3, r3, #15
 800885c:	2201      	movs	r2, #1
 800885e:	409a      	lsls	r2, r3
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008868:	687a      	ldr	r2, [r7, #4]
 800886a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800886c:	0a52      	lsrs	r2, r2, #9
 800886e:	fb02 f203 	mul.w	r2, r2, r3
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	f44f 7200 	mov.w	r2, #512	; 0x200
 800887c:	661a      	str	r2, [r3, #96]	; 0x60
 800887e:	e031      	b.n	80088e4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008884:	2b01      	cmp	r3, #1
 8008886:	d11d      	bne.n	80088c4 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800888c:	041b      	lsls	r3, r3, #16
 800888e:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008896:	0c1b      	lsrs	r3, r3, #16
 8008898:	431a      	orrs	r2, r3
 800889a:	683b      	ldr	r3, [r7, #0]
 800889c:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800889e:	683b      	ldr	r3, [r7, #0]
 80088a0:	691b      	ldr	r3, [r3, #16]
 80088a2:	3301      	adds	r3, #1
 80088a4:	029a      	lsls	r2, r3, #10
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80088b8:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	661a      	str	r2, [r3, #96]	; 0x60
 80088c2:	e00f      	b.n	80088e4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	4a58      	ldr	r2, [pc, #352]	; (8008a2c <HAL_SD_GetCardCSD+0x344>)
 80088ca:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088d0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	2201      	movs	r2, #1
 80088dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80088e0:	2301      	movs	r3, #1
 80088e2:	e09d      	b.n	8008a20 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80088e8:	0b9b      	lsrs	r3, r3, #14
 80088ea:	b2db      	uxtb	r3, r3
 80088ec:	f003 0301 	and.w	r3, r3, #1
 80088f0:	b2da      	uxtb	r2, r3
 80088f2:	683b      	ldr	r3, [r7, #0]
 80088f4:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80088fa:	09db      	lsrs	r3, r3, #7
 80088fc:	b2db      	uxtb	r3, r3
 80088fe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008902:	b2da      	uxtb	r2, r3
 8008904:	683b      	ldr	r3, [r7, #0]
 8008906:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800890c:	b2db      	uxtb	r3, r3
 800890e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008912:	b2da      	uxtb	r2, r3
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800891c:	0fdb      	lsrs	r3, r3, #31
 800891e:	b2da      	uxtb	r2, r3
 8008920:	683b      	ldr	r3, [r7, #0]
 8008922:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008928:	0f5b      	lsrs	r3, r3, #29
 800892a:	b2db      	uxtb	r3, r3
 800892c:	f003 0303 	and.w	r3, r3, #3
 8008930:	b2da      	uxtb	r2, r3
 8008932:	683b      	ldr	r3, [r7, #0]
 8008934:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800893a:	0e9b      	lsrs	r3, r3, #26
 800893c:	b2db      	uxtb	r3, r3
 800893e:	f003 0307 	and.w	r3, r3, #7
 8008942:	b2da      	uxtb	r2, r3
 8008944:	683b      	ldr	r3, [r7, #0]
 8008946:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800894c:	0d9b      	lsrs	r3, r3, #22
 800894e:	b2db      	uxtb	r3, r3
 8008950:	f003 030f 	and.w	r3, r3, #15
 8008954:	b2da      	uxtb	r2, r3
 8008956:	683b      	ldr	r3, [r7, #0]
 8008958:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800895e:	0d5b      	lsrs	r3, r3, #21
 8008960:	b2db      	uxtb	r3, r3
 8008962:	f003 0301 	and.w	r3, r3, #1
 8008966:	b2da      	uxtb	r2, r3
 8008968:	683b      	ldr	r3, [r7, #0]
 800896a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800896e:	683b      	ldr	r3, [r7, #0]
 8008970:	2200      	movs	r2, #0
 8008972:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800897a:	0c1b      	lsrs	r3, r3, #16
 800897c:	b2db      	uxtb	r3, r3
 800897e:	f003 0301 	and.w	r3, r3, #1
 8008982:	b2da      	uxtb	r2, r3
 8008984:	683b      	ldr	r3, [r7, #0]
 8008986:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800898e:	0bdb      	lsrs	r3, r3, #15
 8008990:	b2db      	uxtb	r3, r3
 8008992:	f003 0301 	and.w	r3, r3, #1
 8008996:	b2da      	uxtb	r2, r3
 8008998:	683b      	ldr	r3, [r7, #0]
 800899a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80089a2:	0b9b      	lsrs	r3, r3, #14
 80089a4:	b2db      	uxtb	r3, r3
 80089a6:	f003 0301 	and.w	r3, r3, #1
 80089aa:	b2da      	uxtb	r2, r3
 80089ac:	683b      	ldr	r3, [r7, #0]
 80089ae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80089b6:	0b5b      	lsrs	r3, r3, #13
 80089b8:	b2db      	uxtb	r3, r3
 80089ba:	f003 0301 	and.w	r3, r3, #1
 80089be:	b2da      	uxtb	r2, r3
 80089c0:	683b      	ldr	r3, [r7, #0]
 80089c2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80089ca:	0b1b      	lsrs	r3, r3, #12
 80089cc:	b2db      	uxtb	r3, r3
 80089ce:	f003 0301 	and.w	r3, r3, #1
 80089d2:	b2da      	uxtb	r2, r3
 80089d4:	683b      	ldr	r3, [r7, #0]
 80089d6:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80089de:	0a9b      	lsrs	r3, r3, #10
 80089e0:	b2db      	uxtb	r3, r3
 80089e2:	f003 0303 	and.w	r3, r3, #3
 80089e6:	b2da      	uxtb	r2, r3
 80089e8:	683b      	ldr	r3, [r7, #0]
 80089ea:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80089f2:	0a1b      	lsrs	r3, r3, #8
 80089f4:	b2db      	uxtb	r3, r3
 80089f6:	f003 0303 	and.w	r3, r3, #3
 80089fa:	b2da      	uxtb	r2, r3
 80089fc:	683b      	ldr	r3, [r7, #0]
 80089fe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008a06:	085b      	lsrs	r3, r3, #1
 8008a08:	b2db      	uxtb	r3, r3
 8008a0a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008a0e:	b2da      	uxtb	r2, r3
 8008a10:	683b      	ldr	r3, [r7, #0]
 8008a12:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8008a16:	683b      	ldr	r3, [r7, #0]
 8008a18:	2201      	movs	r2, #1
 8008a1a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8008a1e:	2300      	movs	r3, #0
}
 8008a20:	4618      	mov	r0, r3
 8008a22:	370c      	adds	r7, #12
 8008a24:	46bd      	mov	sp, r7
 8008a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2a:	4770      	bx	lr
 8008a2c:	004005ff 	.word	0x004005ff

08008a30 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8008a30:	b480      	push	{r7}
 8008a32:	b083      	sub	sp, #12
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	6078      	str	r0, [r7, #4]
 8008a38:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008a3e:	683b      	ldr	r3, [r7, #0]
 8008a40:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008a46:	683b      	ldr	r3, [r7, #0]
 8008a48:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008a4e:	683b      	ldr	r3, [r7, #0]
 8008a50:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008a56:	683b      	ldr	r3, [r7, #0]
 8008a58:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008a5e:	683b      	ldr	r3, [r7, #0]
 8008a60:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008a66:	683b      	ldr	r3, [r7, #0]
 8008a68:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8008a76:	683b      	ldr	r3, [r7, #0]
 8008a78:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8008a7a:	2300      	movs	r3, #0
}
 8008a7c:	4618      	mov	r0, r3
 8008a7e:	370c      	adds	r7, #12
 8008a80:	46bd      	mov	sp, r7
 8008a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a86:	4770      	bx	lr

08008a88 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8008a88:	b580      	push	{r7, lr}
 8008a8a:	b086      	sub	sp, #24
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8008a90:	2300      	movs	r3, #0
 8008a92:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8008a94:	f107 030c 	add.w	r3, r7, #12
 8008a98:	4619      	mov	r1, r3
 8008a9a:	6878      	ldr	r0, [r7, #4]
 8008a9c:	f000 f9de 	bl	8008e5c <SD_SendStatus>
 8008aa0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008aa2:	697b      	ldr	r3, [r7, #20]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d005      	beq.n	8008ab4 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008aac:	697b      	ldr	r3, [r7, #20]
 8008aae:	431a      	orrs	r2, r3
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	0a5b      	lsrs	r3, r3, #9
 8008ab8:	f003 030f 	and.w	r3, r3, #15
 8008abc:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8008abe:	693b      	ldr	r3, [r7, #16]
}
 8008ac0:	4618      	mov	r0, r3
 8008ac2:	3718      	adds	r7, #24
 8008ac4:	46bd      	mov	sp, r7
 8008ac6:	bd80      	pop	{r7, pc}

08008ac8 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8008ac8:	b580      	push	{r7, lr}
 8008aca:	b084      	sub	sp, #16
 8008acc:	af00      	add	r7, sp, #0
 8008ace:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ad4:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	f240 523a 	movw	r2, #1338	; 0x53a
 8008ade:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8008ae0:	68f8      	ldr	r0, [r7, #12]
 8008ae2:	f7ff ffd1 	bl	8008a88 <HAL_SD_GetCardState>
 8008ae6:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	2201      	movs	r2, #1
 8008aec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	2200      	movs	r2, #0
 8008af4:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8008af6:	68bb      	ldr	r3, [r7, #8]
 8008af8:	2b06      	cmp	r3, #6
 8008afa:	d002      	beq.n	8008b02 <SD_DMATxAbort+0x3a>
 8008afc:	68bb      	ldr	r3, [r7, #8]
 8008afe:	2b05      	cmp	r3, #5
 8008b00:	d10a      	bne.n	8008b18 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	4618      	mov	r0, r3
 8008b08:	f001 ff7c 	bl	800aa04 <SDMMC_CmdStopTransfer>
 8008b0c:	4602      	mov	r2, r0
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b12:	431a      	orrs	r2, r3
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d103      	bne.n	8008b28 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8008b20:	68f8      	ldr	r0, [r7, #12]
 8008b22:	f002 fb97 	bl	800b254 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8008b26:	e002      	b.n	8008b2e <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8008b28:	68f8      	ldr	r0, [r7, #12]
 8008b2a:	f7ff fdd3 	bl	80086d4 <HAL_SD_ErrorCallback>
}
 8008b2e:	bf00      	nop
 8008b30:	3710      	adds	r7, #16
 8008b32:	46bd      	mov	sp, r7
 8008b34:	bd80      	pop	{r7, pc}

08008b36 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8008b36:	b580      	push	{r7, lr}
 8008b38:	b084      	sub	sp, #16
 8008b3a:	af00      	add	r7, sp, #0
 8008b3c:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b42:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	f240 523a 	movw	r2, #1338	; 0x53a
 8008b4c:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8008b4e:	68f8      	ldr	r0, [r7, #12]
 8008b50:	f7ff ff9a 	bl	8008a88 <HAL_SD_GetCardState>
 8008b54:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	2201      	movs	r2, #1
 8008b5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	2200      	movs	r2, #0
 8008b62:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8008b64:	68bb      	ldr	r3, [r7, #8]
 8008b66:	2b06      	cmp	r3, #6
 8008b68:	d002      	beq.n	8008b70 <SD_DMARxAbort+0x3a>
 8008b6a:	68bb      	ldr	r3, [r7, #8]
 8008b6c:	2b05      	cmp	r3, #5
 8008b6e:	d10a      	bne.n	8008b86 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	4618      	mov	r0, r3
 8008b76:	f001 ff45 	bl	800aa04 <SDMMC_CmdStopTransfer>
 8008b7a:	4602      	mov	r2, r0
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b80:	431a      	orrs	r2, r3
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d103      	bne.n	8008b96 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8008b8e:	68f8      	ldr	r0, [r7, #12]
 8008b90:	f002 fb60 	bl	800b254 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8008b94:	e002      	b.n	8008b9c <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8008b96:	68f8      	ldr	r0, [r7, #12]
 8008b98:	f7ff fd9c 	bl	80086d4 <HAL_SD_ErrorCallback>
}
 8008b9c:	bf00      	nop
 8008b9e:	3710      	adds	r7, #16
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	bd80      	pop	{r7, pc}

08008ba4 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008ba4:	b5b0      	push	{r4, r5, r7, lr}
 8008ba6:	b094      	sub	sp, #80	; 0x50
 8008ba8:	af04      	add	r7, sp, #16
 8008baa:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8008bac:	2301      	movs	r3, #1
 8008bae:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	f001 fdf7 	bl	800a7a8 <SDIO_GetPowerState>
 8008bba:	4603      	mov	r3, r0
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d102      	bne.n	8008bc6 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008bc0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8008bc4:	e0b7      	b.n	8008d36 <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008bca:	2b03      	cmp	r3, #3
 8008bcc:	d02f      	beq.n	8008c2e <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	4618      	mov	r0, r3
 8008bd4:	f001 ffdd 	bl	800ab92 <SDMMC_CmdSendCID>
 8008bd8:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008bda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d001      	beq.n	8008be4 <SD_InitCard+0x40>
    {
      return errorstate;
 8008be0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008be2:	e0a8      	b.n	8008d36 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	2100      	movs	r1, #0
 8008bea:	4618      	mov	r0, r3
 8008bec:	f001 fe21 	bl	800a832 <SDIO_GetResponse>
 8008bf0:	4602      	mov	r2, r0
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	2104      	movs	r1, #4
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	f001 fe18 	bl	800a832 <SDIO_GetResponse>
 8008c02:	4602      	mov	r2, r0
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	2108      	movs	r1, #8
 8008c0e:	4618      	mov	r0, r3
 8008c10:	f001 fe0f 	bl	800a832 <SDIO_GetResponse>
 8008c14:	4602      	mov	r2, r0
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	210c      	movs	r1, #12
 8008c20:	4618      	mov	r0, r3
 8008c22:	f001 fe06 	bl	800a832 <SDIO_GetResponse>
 8008c26:	4602      	mov	r2, r0
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c32:	2b03      	cmp	r3, #3
 8008c34:	d00d      	beq.n	8008c52 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	f107 020e 	add.w	r2, r7, #14
 8008c3e:	4611      	mov	r1, r2
 8008c40:	4618      	mov	r0, r3
 8008c42:	f001 ffe3 	bl	800ac0c <SDMMC_CmdSetRelAdd>
 8008c46:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008c48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d001      	beq.n	8008c52 <SD_InitCard+0xae>
    {
      return errorstate;
 8008c4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c50:	e071      	b.n	8008d36 <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c56:	2b03      	cmp	r3, #3
 8008c58:	d036      	beq.n	8008cc8 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8008c5a:	89fb      	ldrh	r3, [r7, #14]
 8008c5c:	461a      	mov	r2, r3
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681a      	ldr	r2, [r3, #0]
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008c6a:	041b      	lsls	r3, r3, #16
 8008c6c:	4619      	mov	r1, r3
 8008c6e:	4610      	mov	r0, r2
 8008c70:	f001 ffad 	bl	800abce <SDMMC_CmdSendCSD>
 8008c74:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008c76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d001      	beq.n	8008c80 <SD_InitCard+0xdc>
    {
      return errorstate;
 8008c7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c7e:	e05a      	b.n	8008d36 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	2100      	movs	r1, #0
 8008c86:	4618      	mov	r0, r3
 8008c88:	f001 fdd3 	bl	800a832 <SDIO_GetResponse>
 8008c8c:	4602      	mov	r2, r0
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	2104      	movs	r1, #4
 8008c98:	4618      	mov	r0, r3
 8008c9a:	f001 fdca 	bl	800a832 <SDIO_GetResponse>
 8008c9e:	4602      	mov	r2, r0
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	2108      	movs	r1, #8
 8008caa:	4618      	mov	r0, r3
 8008cac:	f001 fdc1 	bl	800a832 <SDIO_GetResponse>
 8008cb0:	4602      	mov	r2, r0
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	210c      	movs	r1, #12
 8008cbc:	4618      	mov	r0, r3
 8008cbe:	f001 fdb8 	bl	800a832 <SDIO_GetResponse>
 8008cc2:	4602      	mov	r2, r0
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	2104      	movs	r1, #4
 8008cce:	4618      	mov	r0, r3
 8008cd0:	f001 fdaf 	bl	800a832 <SDIO_GetResponse>
 8008cd4:	4603      	mov	r3, r0
 8008cd6:	0d1a      	lsrs	r2, r3, #20
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8008cdc:	f107 0310 	add.w	r3, r7, #16
 8008ce0:	4619      	mov	r1, r3
 8008ce2:	6878      	ldr	r0, [r7, #4]
 8008ce4:	f7ff fd00 	bl	80086e8 <HAL_SD_GetCardCSD>
 8008ce8:	4603      	mov	r3, r0
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d002      	beq.n	8008cf4 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008cee:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008cf2:	e020      	b.n	8008d36 <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	6819      	ldr	r1, [r3, #0]
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008cfc:	041b      	lsls	r3, r3, #16
 8008cfe:	f04f 0400 	mov.w	r4, #0
 8008d02:	461a      	mov	r2, r3
 8008d04:	4623      	mov	r3, r4
 8008d06:	4608      	mov	r0, r1
 8008d08:	f001 fe9e 	bl	800aa48 <SDMMC_CmdSelDesel>
 8008d0c:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8008d0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d001      	beq.n	8008d18 <SD_InitCard+0x174>
  {
    return errorstate;
 8008d14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d16:	e00e      	b.n	8008d36 <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681d      	ldr	r5, [r3, #0]
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	466c      	mov	r4, sp
 8008d20:	f103 0210 	add.w	r2, r3, #16
 8008d24:	ca07      	ldmia	r2, {r0, r1, r2}
 8008d26:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008d2a:	3304      	adds	r3, #4
 8008d2c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008d2e:	4628      	mov	r0, r5
 8008d30:	f001 fce2 	bl	800a6f8 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8008d34:	2300      	movs	r3, #0
}
 8008d36:	4618      	mov	r0, r3
 8008d38:	3740      	adds	r7, #64	; 0x40
 8008d3a:	46bd      	mov	sp, r7
 8008d3c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08008d40 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8008d40:	b580      	push	{r7, lr}
 8008d42:	b086      	sub	sp, #24
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008d48:	2300      	movs	r3, #0
 8008d4a:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8008d4c:	2300      	movs	r3, #0
 8008d4e:	617b      	str	r3, [r7, #20]
 8008d50:	2300      	movs	r3, #0
 8008d52:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	4618      	mov	r0, r3
 8008d5a:	f001 fe98 	bl	800aa8e <SDMMC_CmdGoIdleState>
 8008d5e:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d001      	beq.n	8008d6a <SD_PowerON+0x2a>
  {
    return errorstate;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	e072      	b.n	8008e50 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	4618      	mov	r0, r3
 8008d70:	f001 feab 	bl	800aaca <SDMMC_CmdOperCond>
 8008d74:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d00d      	beq.n	8008d98 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	2200      	movs	r2, #0
 8008d80:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	4618      	mov	r0, r3
 8008d88:	f001 fe81 	bl	800aa8e <SDMMC_CmdGoIdleState>
 8008d8c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d004      	beq.n	8008d9e <SD_PowerON+0x5e>
    {
      return errorstate;
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	e05b      	b.n	8008e50 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	2201      	movs	r2, #1
 8008d9c:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008da2:	2b01      	cmp	r3, #1
 8008da4:	d137      	bne.n	8008e16 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	2100      	movs	r1, #0
 8008dac:	4618      	mov	r0, r3
 8008dae:	f001 feab 	bl	800ab08 <SDMMC_CmdAppCommand>
 8008db2:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d02d      	beq.n	8008e16 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008dba:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008dbe:	e047      	b.n	8008e50 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	2100      	movs	r1, #0
 8008dc6:	4618      	mov	r0, r3
 8008dc8:	f001 fe9e 	bl	800ab08 <SDMMC_CmdAppCommand>
 8008dcc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d001      	beq.n	8008dd8 <SD_PowerON+0x98>
    {
      return errorstate;
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	e03b      	b.n	8008e50 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	491e      	ldr	r1, [pc, #120]	; (8008e58 <SD_PowerON+0x118>)
 8008dde:	4618      	mov	r0, r3
 8008de0:	f001 feb4 	bl	800ab4c <SDMMC_CmdAppOperCommand>
 8008de4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d002      	beq.n	8008df2 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008dec:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008df0:	e02e      	b.n	8008e50 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	2100      	movs	r1, #0
 8008df8:	4618      	mov	r0, r3
 8008dfa:	f001 fd1a 	bl	800a832 <SDIO_GetResponse>
 8008dfe:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8008e00:	697b      	ldr	r3, [r7, #20]
 8008e02:	0fdb      	lsrs	r3, r3, #31
 8008e04:	2b01      	cmp	r3, #1
 8008e06:	d101      	bne.n	8008e0c <SD_PowerON+0xcc>
 8008e08:	2301      	movs	r3, #1
 8008e0a:	e000      	b.n	8008e0e <SD_PowerON+0xce>
 8008e0c:	2300      	movs	r3, #0
 8008e0e:	613b      	str	r3, [r7, #16]

    count++;
 8008e10:	68bb      	ldr	r3, [r7, #8]
 8008e12:	3301      	adds	r3, #1
 8008e14:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8008e16:	68bb      	ldr	r3, [r7, #8]
 8008e18:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8008e1c:	4293      	cmp	r3, r2
 8008e1e:	d802      	bhi.n	8008e26 <SD_PowerON+0xe6>
 8008e20:	693b      	ldr	r3, [r7, #16]
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d0cc      	beq.n	8008dc0 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8008e26:	68bb      	ldr	r3, [r7, #8]
 8008e28:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8008e2c:	4293      	cmp	r3, r2
 8008e2e:	d902      	bls.n	8008e36 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8008e30:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008e34:	e00c      	b.n	8008e50 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8008e36:	697b      	ldr	r3, [r7, #20]
 8008e38:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d003      	beq.n	8008e48 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	2201      	movs	r2, #1
 8008e44:	645a      	str	r2, [r3, #68]	; 0x44
 8008e46:	e002      	b.n	8008e4e <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8008e4e:	2300      	movs	r3, #0
}
 8008e50:	4618      	mov	r0, r3
 8008e52:	3718      	adds	r7, #24
 8008e54:	46bd      	mov	sp, r7
 8008e56:	bd80      	pop	{r7, pc}
 8008e58:	c1100000 	.word	0xc1100000

08008e5c <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8008e5c:	b580      	push	{r7, lr}
 8008e5e:	b084      	sub	sp, #16
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	6078      	str	r0, [r7, #4]
 8008e64:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8008e66:	683b      	ldr	r3, [r7, #0]
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d102      	bne.n	8008e72 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8008e6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008e70:	e018      	b.n	8008ea4 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681a      	ldr	r2, [r3, #0]
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008e7a:	041b      	lsls	r3, r3, #16
 8008e7c:	4619      	mov	r1, r3
 8008e7e:	4610      	mov	r0, r2
 8008e80:	f001 fee5 	bl	800ac4e <SDMMC_CmdSendStatus>
 8008e84:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d001      	beq.n	8008e90 <SD_SendStatus+0x34>
  {
    return errorstate;
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	e009      	b.n	8008ea4 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	2100      	movs	r1, #0
 8008e96:	4618      	mov	r0, r3
 8008e98:	f001 fccb 	bl	800a832 <SDIO_GetResponse>
 8008e9c:	4602      	mov	r2, r0
 8008e9e:	683b      	ldr	r3, [r7, #0]
 8008ea0:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8008ea2:	2300      	movs	r3, #0
}
 8008ea4:	4618      	mov	r0, r3
 8008ea6:	3710      	adds	r7, #16
 8008ea8:	46bd      	mov	sp, r7
 8008eaa:	bd80      	pop	{r7, pc}

08008eac <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8008eac:	b580      	push	{r7, lr}
 8008eae:	b086      	sub	sp, #24
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008eb8:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ebe:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8008ec0:	693b      	ldr	r3, [r7, #16]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d03f      	beq.n	8008f46 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	617b      	str	r3, [r7, #20]
 8008eca:	e033      	b.n	8008f34 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	4618      	mov	r0, r3
 8008ed2:	f001 fc3c 	bl	800a74e <SDIO_ReadFIFO>
 8008ed6:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8008ed8:	68bb      	ldr	r3, [r7, #8]
 8008eda:	b2da      	uxtb	r2, r3
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	3301      	adds	r3, #1
 8008ee4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008ee6:	693b      	ldr	r3, [r7, #16]
 8008ee8:	3b01      	subs	r3, #1
 8008eea:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8008eec:	68bb      	ldr	r3, [r7, #8]
 8008eee:	0a1b      	lsrs	r3, r3, #8
 8008ef0:	b2da      	uxtb	r2, r3
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	3301      	adds	r3, #1
 8008efa:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008efc:	693b      	ldr	r3, [r7, #16]
 8008efe:	3b01      	subs	r3, #1
 8008f00:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8008f02:	68bb      	ldr	r3, [r7, #8]
 8008f04:	0c1b      	lsrs	r3, r3, #16
 8008f06:	b2da      	uxtb	r2, r3
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	3301      	adds	r3, #1
 8008f10:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008f12:	693b      	ldr	r3, [r7, #16]
 8008f14:	3b01      	subs	r3, #1
 8008f16:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8008f18:	68bb      	ldr	r3, [r7, #8]
 8008f1a:	0e1b      	lsrs	r3, r3, #24
 8008f1c:	b2da      	uxtb	r2, r3
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	3301      	adds	r3, #1
 8008f26:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008f28:	693b      	ldr	r3, [r7, #16]
 8008f2a:	3b01      	subs	r3, #1
 8008f2c:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8008f2e:	697b      	ldr	r3, [r7, #20]
 8008f30:	3301      	adds	r3, #1
 8008f32:	617b      	str	r3, [r7, #20]
 8008f34:	697b      	ldr	r3, [r7, #20]
 8008f36:	2b07      	cmp	r3, #7
 8008f38:	d9c8      	bls.n	8008ecc <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	68fa      	ldr	r2, [r7, #12]
 8008f3e:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	693a      	ldr	r2, [r7, #16]
 8008f44:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8008f46:	bf00      	nop
 8008f48:	3718      	adds	r7, #24
 8008f4a:	46bd      	mov	sp, r7
 8008f4c:	bd80      	pop	{r7, pc}

08008f4e <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8008f4e:	b580      	push	{r7, lr}
 8008f50:	b086      	sub	sp, #24
 8008f52:	af00      	add	r7, sp, #0
 8008f54:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	6a1b      	ldr	r3, [r3, #32]
 8008f5a:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f60:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8008f62:	693b      	ldr	r3, [r7, #16]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d043      	beq.n	8008ff0 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8008f68:	2300      	movs	r3, #0
 8008f6a:	617b      	str	r3, [r7, #20]
 8008f6c:	e037      	b.n	8008fde <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	781b      	ldrb	r3, [r3, #0]
 8008f72:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	3301      	adds	r3, #1
 8008f78:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008f7a:	693b      	ldr	r3, [r7, #16]
 8008f7c:	3b01      	subs	r3, #1
 8008f7e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	781b      	ldrb	r3, [r3, #0]
 8008f84:	021a      	lsls	r2, r3, #8
 8008f86:	68bb      	ldr	r3, [r7, #8]
 8008f88:	4313      	orrs	r3, r2
 8008f8a:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	3301      	adds	r3, #1
 8008f90:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008f92:	693b      	ldr	r3, [r7, #16]
 8008f94:	3b01      	subs	r3, #1
 8008f96:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	781b      	ldrb	r3, [r3, #0]
 8008f9c:	041a      	lsls	r2, r3, #16
 8008f9e:	68bb      	ldr	r3, [r7, #8]
 8008fa0:	4313      	orrs	r3, r2
 8008fa2:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	3301      	adds	r3, #1
 8008fa8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008faa:	693b      	ldr	r3, [r7, #16]
 8008fac:	3b01      	subs	r3, #1
 8008fae:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	781b      	ldrb	r3, [r3, #0]
 8008fb4:	061a      	lsls	r2, r3, #24
 8008fb6:	68bb      	ldr	r3, [r7, #8]
 8008fb8:	4313      	orrs	r3, r2
 8008fba:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	3301      	adds	r3, #1
 8008fc0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008fc2:	693b      	ldr	r3, [r7, #16]
 8008fc4:	3b01      	subs	r3, #1
 8008fc6:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	f107 0208 	add.w	r2, r7, #8
 8008fd0:	4611      	mov	r1, r2
 8008fd2:	4618      	mov	r0, r3
 8008fd4:	f001 fbc8 	bl	800a768 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8008fd8:	697b      	ldr	r3, [r7, #20]
 8008fda:	3301      	adds	r3, #1
 8008fdc:	617b      	str	r3, [r7, #20]
 8008fde:	697b      	ldr	r3, [r7, #20]
 8008fe0:	2b07      	cmp	r3, #7
 8008fe2:	d9c4      	bls.n	8008f6e <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	68fa      	ldr	r2, [r7, #12]
 8008fe8:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	693a      	ldr	r2, [r7, #16]
 8008fee:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8008ff0:	bf00      	nop
 8008ff2:	3718      	adds	r7, #24
 8008ff4:	46bd      	mov	sp, r7
 8008ff6:	bd80      	pop	{r7, pc}

08008ff8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b082      	sub	sp, #8
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	2b00      	cmp	r3, #0
 8009004:	d101      	bne.n	800900a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009006:	2301      	movs	r3, #1
 8009008:	e01d      	b.n	8009046 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009010:	b2db      	uxtb	r3, r3
 8009012:	2b00      	cmp	r3, #0
 8009014:	d106      	bne.n	8009024 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	2200      	movs	r2, #0
 800901a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800901e:	6878      	ldr	r0, [r7, #4]
 8009020:	f7fb fcdc 	bl	80049dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	2202      	movs	r2, #2
 8009028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681a      	ldr	r2, [r3, #0]
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	3304      	adds	r3, #4
 8009034:	4619      	mov	r1, r3
 8009036:	4610      	mov	r0, r2
 8009038:	f000 f95e 	bl	80092f8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	2201      	movs	r2, #1
 8009040:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009044:	2300      	movs	r3, #0
}
 8009046:	4618      	mov	r0, r3
 8009048:	3708      	adds	r7, #8
 800904a:	46bd      	mov	sp, r7
 800904c:	bd80      	pop	{r7, pc}

0800904e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800904e:	b480      	push	{r7}
 8009050:	b085      	sub	sp, #20
 8009052:	af00      	add	r7, sp, #0
 8009054:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	68da      	ldr	r2, [r3, #12]
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	f042 0201 	orr.w	r2, r2, #1
 8009064:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	689b      	ldr	r3, [r3, #8]
 800906c:	f003 0307 	and.w	r3, r3, #7
 8009070:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	2b06      	cmp	r3, #6
 8009076:	d007      	beq.n	8009088 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	681a      	ldr	r2, [r3, #0]
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	f042 0201 	orr.w	r2, r2, #1
 8009086:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009088:	2300      	movs	r3, #0
}
 800908a:	4618      	mov	r0, r3
 800908c:	3714      	adds	r7, #20
 800908e:	46bd      	mov	sp, r7
 8009090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009094:	4770      	bx	lr

08009096 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009096:	b580      	push	{r7, lr}
 8009098:	b082      	sub	sp, #8
 800909a:	af00      	add	r7, sp, #0
 800909c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	691b      	ldr	r3, [r3, #16]
 80090a4:	f003 0302 	and.w	r3, r3, #2
 80090a8:	2b02      	cmp	r3, #2
 80090aa:	d122      	bne.n	80090f2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	68db      	ldr	r3, [r3, #12]
 80090b2:	f003 0302 	and.w	r3, r3, #2
 80090b6:	2b02      	cmp	r3, #2
 80090b8:	d11b      	bne.n	80090f2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	f06f 0202 	mvn.w	r2, #2
 80090c2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	2201      	movs	r2, #1
 80090c8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	699b      	ldr	r3, [r3, #24]
 80090d0:	f003 0303 	and.w	r3, r3, #3
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d003      	beq.n	80090e0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80090d8:	6878      	ldr	r0, [r7, #4]
 80090da:	f000 f8ee 	bl	80092ba <HAL_TIM_IC_CaptureCallback>
 80090de:	e005      	b.n	80090ec <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80090e0:	6878      	ldr	r0, [r7, #4]
 80090e2:	f000 f8e0 	bl	80092a6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80090e6:	6878      	ldr	r0, [r7, #4]
 80090e8:	f000 f8f1 	bl	80092ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	2200      	movs	r2, #0
 80090f0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	691b      	ldr	r3, [r3, #16]
 80090f8:	f003 0304 	and.w	r3, r3, #4
 80090fc:	2b04      	cmp	r3, #4
 80090fe:	d122      	bne.n	8009146 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	68db      	ldr	r3, [r3, #12]
 8009106:	f003 0304 	and.w	r3, r3, #4
 800910a:	2b04      	cmp	r3, #4
 800910c:	d11b      	bne.n	8009146 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	f06f 0204 	mvn.w	r2, #4
 8009116:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	2202      	movs	r2, #2
 800911c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	699b      	ldr	r3, [r3, #24]
 8009124:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009128:	2b00      	cmp	r3, #0
 800912a:	d003      	beq.n	8009134 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800912c:	6878      	ldr	r0, [r7, #4]
 800912e:	f000 f8c4 	bl	80092ba <HAL_TIM_IC_CaptureCallback>
 8009132:	e005      	b.n	8009140 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009134:	6878      	ldr	r0, [r7, #4]
 8009136:	f000 f8b6 	bl	80092a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800913a:	6878      	ldr	r0, [r7, #4]
 800913c:	f000 f8c7 	bl	80092ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	2200      	movs	r2, #0
 8009144:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	691b      	ldr	r3, [r3, #16]
 800914c:	f003 0308 	and.w	r3, r3, #8
 8009150:	2b08      	cmp	r3, #8
 8009152:	d122      	bne.n	800919a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	68db      	ldr	r3, [r3, #12]
 800915a:	f003 0308 	and.w	r3, r3, #8
 800915e:	2b08      	cmp	r3, #8
 8009160:	d11b      	bne.n	800919a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	f06f 0208 	mvn.w	r2, #8
 800916a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	2204      	movs	r2, #4
 8009170:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	69db      	ldr	r3, [r3, #28]
 8009178:	f003 0303 	and.w	r3, r3, #3
 800917c:	2b00      	cmp	r3, #0
 800917e:	d003      	beq.n	8009188 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009180:	6878      	ldr	r0, [r7, #4]
 8009182:	f000 f89a 	bl	80092ba <HAL_TIM_IC_CaptureCallback>
 8009186:	e005      	b.n	8009194 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009188:	6878      	ldr	r0, [r7, #4]
 800918a:	f000 f88c 	bl	80092a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800918e:	6878      	ldr	r0, [r7, #4]
 8009190:	f000 f89d 	bl	80092ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	2200      	movs	r2, #0
 8009198:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	691b      	ldr	r3, [r3, #16]
 80091a0:	f003 0310 	and.w	r3, r3, #16
 80091a4:	2b10      	cmp	r3, #16
 80091a6:	d122      	bne.n	80091ee <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	68db      	ldr	r3, [r3, #12]
 80091ae:	f003 0310 	and.w	r3, r3, #16
 80091b2:	2b10      	cmp	r3, #16
 80091b4:	d11b      	bne.n	80091ee <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	f06f 0210 	mvn.w	r2, #16
 80091be:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	2208      	movs	r2, #8
 80091c4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	69db      	ldr	r3, [r3, #28]
 80091cc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d003      	beq.n	80091dc <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80091d4:	6878      	ldr	r0, [r7, #4]
 80091d6:	f000 f870 	bl	80092ba <HAL_TIM_IC_CaptureCallback>
 80091da:	e005      	b.n	80091e8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80091dc:	6878      	ldr	r0, [r7, #4]
 80091de:	f000 f862 	bl	80092a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80091e2:	6878      	ldr	r0, [r7, #4]
 80091e4:	f000 f873 	bl	80092ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	2200      	movs	r2, #0
 80091ec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	691b      	ldr	r3, [r3, #16]
 80091f4:	f003 0301 	and.w	r3, r3, #1
 80091f8:	2b01      	cmp	r3, #1
 80091fa:	d10e      	bne.n	800921a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	68db      	ldr	r3, [r3, #12]
 8009202:	f003 0301 	and.w	r3, r3, #1
 8009206:	2b01      	cmp	r3, #1
 8009208:	d107      	bne.n	800921a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	f06f 0201 	mvn.w	r2, #1
 8009212:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009214:	6878      	ldr	r0, [r7, #4]
 8009216:	f7f9 fef1 	bl	8002ffc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	691b      	ldr	r3, [r3, #16]
 8009220:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009224:	2b80      	cmp	r3, #128	; 0x80
 8009226:	d10e      	bne.n	8009246 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	68db      	ldr	r3, [r3, #12]
 800922e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009232:	2b80      	cmp	r3, #128	; 0x80
 8009234:	d107      	bne.n	8009246 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800923e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009240:	6878      	ldr	r0, [r7, #4]
 8009242:	f000 f97f 	bl	8009544 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	691b      	ldr	r3, [r3, #16]
 800924c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009250:	2b40      	cmp	r3, #64	; 0x40
 8009252:	d10e      	bne.n	8009272 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	68db      	ldr	r3, [r3, #12]
 800925a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800925e:	2b40      	cmp	r3, #64	; 0x40
 8009260:	d107      	bne.n	8009272 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800926a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800926c:	6878      	ldr	r0, [r7, #4]
 800926e:	f000 f838 	bl	80092e2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	691b      	ldr	r3, [r3, #16]
 8009278:	f003 0320 	and.w	r3, r3, #32
 800927c:	2b20      	cmp	r3, #32
 800927e:	d10e      	bne.n	800929e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	68db      	ldr	r3, [r3, #12]
 8009286:	f003 0320 	and.w	r3, r3, #32
 800928a:	2b20      	cmp	r3, #32
 800928c:	d107      	bne.n	800929e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	f06f 0220 	mvn.w	r2, #32
 8009296:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009298:	6878      	ldr	r0, [r7, #4]
 800929a:	f000 f949 	bl	8009530 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800929e:	bf00      	nop
 80092a0:	3708      	adds	r7, #8
 80092a2:	46bd      	mov	sp, r7
 80092a4:	bd80      	pop	{r7, pc}

080092a6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80092a6:	b480      	push	{r7}
 80092a8:	b083      	sub	sp, #12
 80092aa:	af00      	add	r7, sp, #0
 80092ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80092ae:	bf00      	nop
 80092b0:	370c      	adds	r7, #12
 80092b2:	46bd      	mov	sp, r7
 80092b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b8:	4770      	bx	lr

080092ba <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80092ba:	b480      	push	{r7}
 80092bc:	b083      	sub	sp, #12
 80092be:	af00      	add	r7, sp, #0
 80092c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80092c2:	bf00      	nop
 80092c4:	370c      	adds	r7, #12
 80092c6:	46bd      	mov	sp, r7
 80092c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092cc:	4770      	bx	lr

080092ce <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80092ce:	b480      	push	{r7}
 80092d0:	b083      	sub	sp, #12
 80092d2:	af00      	add	r7, sp, #0
 80092d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80092d6:	bf00      	nop
 80092d8:	370c      	adds	r7, #12
 80092da:	46bd      	mov	sp, r7
 80092dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e0:	4770      	bx	lr

080092e2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80092e2:	b480      	push	{r7}
 80092e4:	b083      	sub	sp, #12
 80092e6:	af00      	add	r7, sp, #0
 80092e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80092ea:	bf00      	nop
 80092ec:	370c      	adds	r7, #12
 80092ee:	46bd      	mov	sp, r7
 80092f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f4:	4770      	bx	lr
	...

080092f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80092f8:	b480      	push	{r7}
 80092fa:	b085      	sub	sp, #20
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	6078      	str	r0, [r7, #4]
 8009300:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	4a40      	ldr	r2, [pc, #256]	; (800940c <TIM_Base_SetConfig+0x114>)
 800930c:	4293      	cmp	r3, r2
 800930e:	d013      	beq.n	8009338 <TIM_Base_SetConfig+0x40>
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009316:	d00f      	beq.n	8009338 <TIM_Base_SetConfig+0x40>
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	4a3d      	ldr	r2, [pc, #244]	; (8009410 <TIM_Base_SetConfig+0x118>)
 800931c:	4293      	cmp	r3, r2
 800931e:	d00b      	beq.n	8009338 <TIM_Base_SetConfig+0x40>
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	4a3c      	ldr	r2, [pc, #240]	; (8009414 <TIM_Base_SetConfig+0x11c>)
 8009324:	4293      	cmp	r3, r2
 8009326:	d007      	beq.n	8009338 <TIM_Base_SetConfig+0x40>
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	4a3b      	ldr	r2, [pc, #236]	; (8009418 <TIM_Base_SetConfig+0x120>)
 800932c:	4293      	cmp	r3, r2
 800932e:	d003      	beq.n	8009338 <TIM_Base_SetConfig+0x40>
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	4a3a      	ldr	r2, [pc, #232]	; (800941c <TIM_Base_SetConfig+0x124>)
 8009334:	4293      	cmp	r3, r2
 8009336:	d108      	bne.n	800934a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800933e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009340:	683b      	ldr	r3, [r7, #0]
 8009342:	685b      	ldr	r3, [r3, #4]
 8009344:	68fa      	ldr	r2, [r7, #12]
 8009346:	4313      	orrs	r3, r2
 8009348:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	4a2f      	ldr	r2, [pc, #188]	; (800940c <TIM_Base_SetConfig+0x114>)
 800934e:	4293      	cmp	r3, r2
 8009350:	d02b      	beq.n	80093aa <TIM_Base_SetConfig+0xb2>
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009358:	d027      	beq.n	80093aa <TIM_Base_SetConfig+0xb2>
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	4a2c      	ldr	r2, [pc, #176]	; (8009410 <TIM_Base_SetConfig+0x118>)
 800935e:	4293      	cmp	r3, r2
 8009360:	d023      	beq.n	80093aa <TIM_Base_SetConfig+0xb2>
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	4a2b      	ldr	r2, [pc, #172]	; (8009414 <TIM_Base_SetConfig+0x11c>)
 8009366:	4293      	cmp	r3, r2
 8009368:	d01f      	beq.n	80093aa <TIM_Base_SetConfig+0xb2>
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	4a2a      	ldr	r2, [pc, #168]	; (8009418 <TIM_Base_SetConfig+0x120>)
 800936e:	4293      	cmp	r3, r2
 8009370:	d01b      	beq.n	80093aa <TIM_Base_SetConfig+0xb2>
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	4a29      	ldr	r2, [pc, #164]	; (800941c <TIM_Base_SetConfig+0x124>)
 8009376:	4293      	cmp	r3, r2
 8009378:	d017      	beq.n	80093aa <TIM_Base_SetConfig+0xb2>
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	4a28      	ldr	r2, [pc, #160]	; (8009420 <TIM_Base_SetConfig+0x128>)
 800937e:	4293      	cmp	r3, r2
 8009380:	d013      	beq.n	80093aa <TIM_Base_SetConfig+0xb2>
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	4a27      	ldr	r2, [pc, #156]	; (8009424 <TIM_Base_SetConfig+0x12c>)
 8009386:	4293      	cmp	r3, r2
 8009388:	d00f      	beq.n	80093aa <TIM_Base_SetConfig+0xb2>
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	4a26      	ldr	r2, [pc, #152]	; (8009428 <TIM_Base_SetConfig+0x130>)
 800938e:	4293      	cmp	r3, r2
 8009390:	d00b      	beq.n	80093aa <TIM_Base_SetConfig+0xb2>
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	4a25      	ldr	r2, [pc, #148]	; (800942c <TIM_Base_SetConfig+0x134>)
 8009396:	4293      	cmp	r3, r2
 8009398:	d007      	beq.n	80093aa <TIM_Base_SetConfig+0xb2>
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	4a24      	ldr	r2, [pc, #144]	; (8009430 <TIM_Base_SetConfig+0x138>)
 800939e:	4293      	cmp	r3, r2
 80093a0:	d003      	beq.n	80093aa <TIM_Base_SetConfig+0xb2>
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	4a23      	ldr	r2, [pc, #140]	; (8009434 <TIM_Base_SetConfig+0x13c>)
 80093a6:	4293      	cmp	r3, r2
 80093a8:	d108      	bne.n	80093bc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80093b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80093b2:	683b      	ldr	r3, [r7, #0]
 80093b4:	68db      	ldr	r3, [r3, #12]
 80093b6:	68fa      	ldr	r2, [r7, #12]
 80093b8:	4313      	orrs	r3, r2
 80093ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80093c2:	683b      	ldr	r3, [r7, #0]
 80093c4:	695b      	ldr	r3, [r3, #20]
 80093c6:	4313      	orrs	r3, r2
 80093c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	68fa      	ldr	r2, [r7, #12]
 80093ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80093d0:	683b      	ldr	r3, [r7, #0]
 80093d2:	689a      	ldr	r2, [r3, #8]
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80093d8:	683b      	ldr	r3, [r7, #0]
 80093da:	681a      	ldr	r2, [r3, #0]
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	4a0a      	ldr	r2, [pc, #40]	; (800940c <TIM_Base_SetConfig+0x114>)
 80093e4:	4293      	cmp	r3, r2
 80093e6:	d003      	beq.n	80093f0 <TIM_Base_SetConfig+0xf8>
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	4a0c      	ldr	r2, [pc, #48]	; (800941c <TIM_Base_SetConfig+0x124>)
 80093ec:	4293      	cmp	r3, r2
 80093ee:	d103      	bne.n	80093f8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80093f0:	683b      	ldr	r3, [r7, #0]
 80093f2:	691a      	ldr	r2, [r3, #16]
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	2201      	movs	r2, #1
 80093fc:	615a      	str	r2, [r3, #20]
}
 80093fe:	bf00      	nop
 8009400:	3714      	adds	r7, #20
 8009402:	46bd      	mov	sp, r7
 8009404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009408:	4770      	bx	lr
 800940a:	bf00      	nop
 800940c:	40010000 	.word	0x40010000
 8009410:	40000400 	.word	0x40000400
 8009414:	40000800 	.word	0x40000800
 8009418:	40000c00 	.word	0x40000c00
 800941c:	40010400 	.word	0x40010400
 8009420:	40014000 	.word	0x40014000
 8009424:	40014400 	.word	0x40014400
 8009428:	40014800 	.word	0x40014800
 800942c:	40001800 	.word	0x40001800
 8009430:	40001c00 	.word	0x40001c00
 8009434:	40002000 	.word	0x40002000

08009438 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009438:	b480      	push	{r7}
 800943a:	b085      	sub	sp, #20
 800943c:	af00      	add	r7, sp, #0
 800943e:	6078      	str	r0, [r7, #4]
 8009440:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009448:	2b01      	cmp	r3, #1
 800944a:	d101      	bne.n	8009450 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800944c:	2302      	movs	r3, #2
 800944e:	e05a      	b.n	8009506 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	2201      	movs	r2, #1
 8009454:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	2202      	movs	r2, #2
 800945c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	685b      	ldr	r3, [r3, #4]
 8009466:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	689b      	ldr	r3, [r3, #8]
 800946e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009476:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009478:	683b      	ldr	r3, [r7, #0]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	68fa      	ldr	r2, [r7, #12]
 800947e:	4313      	orrs	r3, r2
 8009480:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	68fa      	ldr	r2, [r7, #12]
 8009488:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	4a21      	ldr	r2, [pc, #132]	; (8009514 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009490:	4293      	cmp	r3, r2
 8009492:	d022      	beq.n	80094da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800949c:	d01d      	beq.n	80094da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	4a1d      	ldr	r2, [pc, #116]	; (8009518 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80094a4:	4293      	cmp	r3, r2
 80094a6:	d018      	beq.n	80094da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	4a1b      	ldr	r2, [pc, #108]	; (800951c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80094ae:	4293      	cmp	r3, r2
 80094b0:	d013      	beq.n	80094da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	4a1a      	ldr	r2, [pc, #104]	; (8009520 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80094b8:	4293      	cmp	r3, r2
 80094ba:	d00e      	beq.n	80094da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	4a18      	ldr	r2, [pc, #96]	; (8009524 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80094c2:	4293      	cmp	r3, r2
 80094c4:	d009      	beq.n	80094da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	4a17      	ldr	r2, [pc, #92]	; (8009528 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80094cc:	4293      	cmp	r3, r2
 80094ce:	d004      	beq.n	80094da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	4a15      	ldr	r2, [pc, #84]	; (800952c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80094d6:	4293      	cmp	r3, r2
 80094d8:	d10c      	bne.n	80094f4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80094da:	68bb      	ldr	r3, [r7, #8]
 80094dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80094e0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80094e2:	683b      	ldr	r3, [r7, #0]
 80094e4:	685b      	ldr	r3, [r3, #4]
 80094e6:	68ba      	ldr	r2, [r7, #8]
 80094e8:	4313      	orrs	r3, r2
 80094ea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	68ba      	ldr	r2, [r7, #8]
 80094f2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	2201      	movs	r2, #1
 80094f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	2200      	movs	r2, #0
 8009500:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009504:	2300      	movs	r3, #0
}
 8009506:	4618      	mov	r0, r3
 8009508:	3714      	adds	r7, #20
 800950a:	46bd      	mov	sp, r7
 800950c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009510:	4770      	bx	lr
 8009512:	bf00      	nop
 8009514:	40010000 	.word	0x40010000
 8009518:	40000400 	.word	0x40000400
 800951c:	40000800 	.word	0x40000800
 8009520:	40000c00 	.word	0x40000c00
 8009524:	40010400 	.word	0x40010400
 8009528:	40014000 	.word	0x40014000
 800952c:	40001800 	.word	0x40001800

08009530 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009530:	b480      	push	{r7}
 8009532:	b083      	sub	sp, #12
 8009534:	af00      	add	r7, sp, #0
 8009536:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009538:	bf00      	nop
 800953a:	370c      	adds	r7, #12
 800953c:	46bd      	mov	sp, r7
 800953e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009542:	4770      	bx	lr

08009544 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009544:	b480      	push	{r7}
 8009546:	b083      	sub	sp, #12
 8009548:	af00      	add	r7, sp, #0
 800954a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800954c:	bf00      	nop
 800954e:	370c      	adds	r7, #12
 8009550:	46bd      	mov	sp, r7
 8009552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009556:	4770      	bx	lr

08009558 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009558:	b580      	push	{r7, lr}
 800955a:	b082      	sub	sp, #8
 800955c:	af00      	add	r7, sp, #0
 800955e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	2b00      	cmp	r3, #0
 8009564:	d101      	bne.n	800956a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009566:	2301      	movs	r3, #1
 8009568:	e03f      	b.n	80095ea <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009570:	b2db      	uxtb	r3, r3
 8009572:	2b00      	cmp	r3, #0
 8009574:	d106      	bne.n	8009584 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	2200      	movs	r2, #0
 800957a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800957e:	6878      	ldr	r0, [r7, #4]
 8009580:	f7fb fa54 	bl	8004a2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	2224      	movs	r2, #36	; 0x24
 8009588:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	68da      	ldr	r2, [r3, #12]
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800959a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800959c:	6878      	ldr	r0, [r7, #4]
 800959e:	f000 fd2f 	bl	800a000 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	691a      	ldr	r2, [r3, #16]
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80095b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	695a      	ldr	r2, [r3, #20]
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80095c0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	68da      	ldr	r2, [r3, #12]
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80095d0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	2200      	movs	r2, #0
 80095d6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	2220      	movs	r2, #32
 80095dc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	2220      	movs	r2, #32
 80095e4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80095e8:	2300      	movs	r3, #0
}
 80095ea:	4618      	mov	r0, r3
 80095ec:	3708      	adds	r7, #8
 80095ee:	46bd      	mov	sp, r7
 80095f0:	bd80      	pop	{r7, pc}

080095f2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80095f2:	b580      	push	{r7, lr}
 80095f4:	b088      	sub	sp, #32
 80095f6:	af02      	add	r7, sp, #8
 80095f8:	60f8      	str	r0, [r7, #12]
 80095fa:	60b9      	str	r1, [r7, #8]
 80095fc:	603b      	str	r3, [r7, #0]
 80095fe:	4613      	mov	r3, r2
 8009600:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8009602:	2300      	movs	r3, #0
 8009604:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800960c:	b2db      	uxtb	r3, r3
 800960e:	2b20      	cmp	r3, #32
 8009610:	f040 8083 	bne.w	800971a <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8009614:	68bb      	ldr	r3, [r7, #8]
 8009616:	2b00      	cmp	r3, #0
 8009618:	d002      	beq.n	8009620 <HAL_UART_Transmit+0x2e>
 800961a:	88fb      	ldrh	r3, [r7, #6]
 800961c:	2b00      	cmp	r3, #0
 800961e:	d101      	bne.n	8009624 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8009620:	2301      	movs	r3, #1
 8009622:	e07b      	b.n	800971c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800962a:	2b01      	cmp	r3, #1
 800962c:	d101      	bne.n	8009632 <HAL_UART_Transmit+0x40>
 800962e:	2302      	movs	r3, #2
 8009630:	e074      	b.n	800971c <HAL_UART_Transmit+0x12a>
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	2201      	movs	r2, #1
 8009636:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	2200      	movs	r2, #0
 800963e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	2221      	movs	r2, #33	; 0x21
 8009644:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8009648:	f7fb fc90 	bl	8004f6c <HAL_GetTick>
 800964c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	88fa      	ldrh	r2, [r7, #6]
 8009652:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	88fa      	ldrh	r2, [r7, #6]
 8009658:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	2200      	movs	r2, #0
 800965e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8009662:	e042      	b.n	80096ea <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009668:	b29b      	uxth	r3, r3
 800966a:	3b01      	subs	r3, #1
 800966c:	b29a      	uxth	r2, r3
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	689b      	ldr	r3, [r3, #8]
 8009676:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800967a:	d122      	bne.n	80096c2 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800967c:	683b      	ldr	r3, [r7, #0]
 800967e:	9300      	str	r3, [sp, #0]
 8009680:	697b      	ldr	r3, [r7, #20]
 8009682:	2200      	movs	r2, #0
 8009684:	2180      	movs	r1, #128	; 0x80
 8009686:	68f8      	ldr	r0, [r7, #12]
 8009688:	f000 fb24 	bl	8009cd4 <UART_WaitOnFlagUntilTimeout>
 800968c:	4603      	mov	r3, r0
 800968e:	2b00      	cmp	r3, #0
 8009690:	d001      	beq.n	8009696 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8009692:	2303      	movs	r3, #3
 8009694:	e042      	b.n	800971c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8009696:	68bb      	ldr	r3, [r7, #8]
 8009698:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800969a:	693b      	ldr	r3, [r7, #16]
 800969c:	881b      	ldrh	r3, [r3, #0]
 800969e:	461a      	mov	r2, r3
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80096a8:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	691b      	ldr	r3, [r3, #16]
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d103      	bne.n	80096ba <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80096b2:	68bb      	ldr	r3, [r7, #8]
 80096b4:	3302      	adds	r3, #2
 80096b6:	60bb      	str	r3, [r7, #8]
 80096b8:	e017      	b.n	80096ea <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80096ba:	68bb      	ldr	r3, [r7, #8]
 80096bc:	3301      	adds	r3, #1
 80096be:	60bb      	str	r3, [r7, #8]
 80096c0:	e013      	b.n	80096ea <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80096c2:	683b      	ldr	r3, [r7, #0]
 80096c4:	9300      	str	r3, [sp, #0]
 80096c6:	697b      	ldr	r3, [r7, #20]
 80096c8:	2200      	movs	r2, #0
 80096ca:	2180      	movs	r1, #128	; 0x80
 80096cc:	68f8      	ldr	r0, [r7, #12]
 80096ce:	f000 fb01 	bl	8009cd4 <UART_WaitOnFlagUntilTimeout>
 80096d2:	4603      	mov	r3, r0
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d001      	beq.n	80096dc <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80096d8:	2303      	movs	r3, #3
 80096da:	e01f      	b.n	800971c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80096dc:	68bb      	ldr	r3, [r7, #8]
 80096de:	1c5a      	adds	r2, r3, #1
 80096e0:	60ba      	str	r2, [r7, #8]
 80096e2:	781a      	ldrb	r2, [r3, #0]
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80096ee:	b29b      	uxth	r3, r3
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d1b7      	bne.n	8009664 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80096f4:	683b      	ldr	r3, [r7, #0]
 80096f6:	9300      	str	r3, [sp, #0]
 80096f8:	697b      	ldr	r3, [r7, #20]
 80096fa:	2200      	movs	r2, #0
 80096fc:	2140      	movs	r1, #64	; 0x40
 80096fe:	68f8      	ldr	r0, [r7, #12]
 8009700:	f000 fae8 	bl	8009cd4 <UART_WaitOnFlagUntilTimeout>
 8009704:	4603      	mov	r3, r0
 8009706:	2b00      	cmp	r3, #0
 8009708:	d001      	beq.n	800970e <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800970a:	2303      	movs	r3, #3
 800970c:	e006      	b.n	800971c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	2220      	movs	r2, #32
 8009712:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8009716:	2300      	movs	r3, #0
 8009718:	e000      	b.n	800971c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800971a:	2302      	movs	r3, #2
  }
}
 800971c:	4618      	mov	r0, r3
 800971e:	3718      	adds	r7, #24
 8009720:	46bd      	mov	sp, r7
 8009722:	bd80      	pop	{r7, pc}

08009724 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009724:	b480      	push	{r7}
 8009726:	b085      	sub	sp, #20
 8009728:	af00      	add	r7, sp, #0
 800972a:	60f8      	str	r0, [r7, #12]
 800972c:	60b9      	str	r1, [r7, #8]
 800972e:	4613      	mov	r3, r2
 8009730:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8009738:	b2db      	uxtb	r3, r3
 800973a:	2b20      	cmp	r3, #32
 800973c:	d140      	bne.n	80097c0 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800973e:	68bb      	ldr	r3, [r7, #8]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d002      	beq.n	800974a <HAL_UART_Receive_IT+0x26>
 8009744:	88fb      	ldrh	r3, [r7, #6]
 8009746:	2b00      	cmp	r3, #0
 8009748:	d101      	bne.n	800974e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800974a:	2301      	movs	r3, #1
 800974c:	e039      	b.n	80097c2 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009754:	2b01      	cmp	r3, #1
 8009756:	d101      	bne.n	800975c <HAL_UART_Receive_IT+0x38>
 8009758:	2302      	movs	r3, #2
 800975a:	e032      	b.n	80097c2 <HAL_UART_Receive_IT+0x9e>
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	2201      	movs	r2, #1
 8009760:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	68ba      	ldr	r2, [r7, #8]
 8009768:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	88fa      	ldrh	r2, [r7, #6]
 800976e:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	88fa      	ldrh	r2, [r7, #6]
 8009774:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	2200      	movs	r2, #0
 800977a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	2222      	movs	r2, #34	; 0x22
 8009780:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	2200      	movs	r2, #0
 8009788:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	68da      	ldr	r2, [r3, #12]
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800979a:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	695a      	ldr	r2, [r3, #20]
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	f042 0201 	orr.w	r2, r2, #1
 80097aa:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	68da      	ldr	r2, [r3, #12]
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	f042 0220 	orr.w	r2, r2, #32
 80097ba:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80097bc:	2300      	movs	r3, #0
 80097be:	e000      	b.n	80097c2 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80097c0:	2302      	movs	r3, #2
  }
}
 80097c2:	4618      	mov	r0, r3
 80097c4:	3714      	adds	r7, #20
 80097c6:	46bd      	mov	sp, r7
 80097c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097cc:	4770      	bx	lr
	...

080097d0 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80097d0:	b580      	push	{r7, lr}
 80097d2:	b086      	sub	sp, #24
 80097d4:	af00      	add	r7, sp, #0
 80097d6:	60f8      	str	r0, [r7, #12]
 80097d8:	60b9      	str	r1, [r7, #8]
 80097da:	4613      	mov	r3, r2
 80097dc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80097e4:	b2db      	uxtb	r3, r3
 80097e6:	2b20      	cmp	r3, #32
 80097e8:	d166      	bne.n	80098b8 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80097ea:	68bb      	ldr	r3, [r7, #8]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d002      	beq.n	80097f6 <HAL_UART_Receive_DMA+0x26>
 80097f0:	88fb      	ldrh	r3, [r7, #6]
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d101      	bne.n	80097fa <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80097f6:	2301      	movs	r3, #1
 80097f8:	e05f      	b.n	80098ba <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009800:	2b01      	cmp	r3, #1
 8009802:	d101      	bne.n	8009808 <HAL_UART_Receive_DMA+0x38>
 8009804:	2302      	movs	r3, #2
 8009806:	e058      	b.n	80098ba <HAL_UART_Receive_DMA+0xea>
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	2201      	movs	r2, #1
 800980c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8009810:	68ba      	ldr	r2, [r7, #8]
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	88fa      	ldrh	r2, [r7, #6]
 800981a:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	2200      	movs	r2, #0
 8009820:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	2222      	movs	r2, #34	; 0x22
 8009826:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800982e:	4a25      	ldr	r2, [pc, #148]	; (80098c4 <HAL_UART_Receive_DMA+0xf4>)
 8009830:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009836:	4a24      	ldr	r2, [pc, #144]	; (80098c8 <HAL_UART_Receive_DMA+0xf8>)
 8009838:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800983e:	4a23      	ldr	r2, [pc, #140]	; (80098cc <HAL_UART_Receive_DMA+0xfc>)
 8009840:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009846:	2200      	movs	r2, #0
 8009848:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 800984a:	f107 0308 	add.w	r3, r7, #8
 800984e:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	3304      	adds	r3, #4
 800985a:	4619      	mov	r1, r3
 800985c:	697b      	ldr	r3, [r7, #20]
 800985e:	681a      	ldr	r2, [r3, #0]
 8009860:	88fb      	ldrh	r3, [r7, #6]
 8009862:	f7fc fba5 	bl	8005fb0 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8009866:	2300      	movs	r3, #0
 8009868:	613b      	str	r3, [r7, #16]
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	613b      	str	r3, [r7, #16]
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	685b      	ldr	r3, [r3, #4]
 8009878:	613b      	str	r3, [r7, #16]
 800987a:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	2200      	movs	r2, #0
 8009880:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	68da      	ldr	r2, [r3, #12]
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009892:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	695a      	ldr	r2, [r3, #20]
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	f042 0201 	orr.w	r2, r2, #1
 80098a2:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	695a      	ldr	r2, [r3, #20]
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80098b2:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80098b4:	2300      	movs	r3, #0
 80098b6:	e000      	b.n	80098ba <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80098b8:	2302      	movs	r3, #2
  }
}
 80098ba:	4618      	mov	r0, r3
 80098bc:	3718      	adds	r7, #24
 80098be:	46bd      	mov	sp, r7
 80098c0:	bd80      	pop	{r7, pc}
 80098c2:	bf00      	nop
 80098c4:	08009bbd 	.word	0x08009bbd
 80098c8:	08009c25 	.word	0x08009c25
 80098cc:	08009c41 	.word	0x08009c41

080098d0 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 80098d0:	b580      	push	{r7, lr}
 80098d2:	b082      	sub	sp, #8
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	68da      	ldr	r2, [r3, #12]
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80098e6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	695a      	ldr	r2, [r3, #20]
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	f022 0201 	bic.w	r2, r2, #1
 80098f6:	615a      	str	r2, [r3, #20]

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	695b      	ldr	r3, [r3, #20]
 80098fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009902:	2b40      	cmp	r3, #64	; 0x40
 8009904:	d12a      	bne.n	800995c <HAL_UART_AbortReceive_IT+0x8c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	695a      	ldr	r2, [r3, #20]
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009914:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800991a:	2b00      	cmp	r3, #0
 800991c:	d013      	beq.n	8009946 <HAL_UART_AbortReceive_IT+0x76>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009922:	4a16      	ldr	r2, [pc, #88]	; (800997c <HAL_UART_AbortReceive_IT+0xac>)
 8009924:	651a      	str	r2, [r3, #80]	; 0x50

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800992a:	4618      	mov	r0, r3
 800992c:	f7fc fc08 	bl	8006140 <HAL_DMA_Abort_IT>
 8009930:	4603      	mov	r3, r0
 8009932:	2b00      	cmp	r3, #0
 8009934:	d01c      	beq.n	8009970 <HAL_UART_AbortReceive_IT+0xa0>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800993a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800993c:	687a      	ldr	r2, [r7, #4]
 800993e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8009940:	4610      	mov	r0, r2
 8009942:	4798      	blx	r3
 8009944:	e014      	b.n	8009970 <HAL_UART_AbortReceive_IT+0xa0>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	2200      	movs	r2, #0
 800994a:	85da      	strh	r2, [r3, #46]	; 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	2220      	movs	r2, #32
 8009950:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 8009954:	6878      	ldr	r0, [r7, #4]
 8009956:	f000 f927 	bl	8009ba8 <HAL_UART_AbortReceiveCpltCallback>
 800995a:	e009      	b.n	8009970 <HAL_UART_AbortReceive_IT+0xa0>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	2200      	movs	r2, #0
 8009960:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	2220      	movs	r2, #32
 8009966:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 800996a:	6878      	ldr	r0, [r7, #4]
 800996c:	f000 f91c 	bl	8009ba8 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8009970:	2300      	movs	r3, #0
}
 8009972:	4618      	mov	r0, r3
 8009974:	3708      	adds	r7, #8
 8009976:	46bd      	mov	sp, r7
 8009978:	bd80      	pop	{r7, pc}
 800997a:	bf00      	nop
 800997c:	08009df9 	.word	0x08009df9

08009980 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009980:	b580      	push	{r7, lr}
 8009982:	b088      	sub	sp, #32
 8009984:	af00      	add	r7, sp, #0
 8009986:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	68db      	ldr	r3, [r3, #12]
 8009996:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	695b      	ldr	r3, [r3, #20]
 800999e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80099a0:	2300      	movs	r3, #0
 80099a2:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80099a4:	2300      	movs	r3, #0
 80099a6:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80099a8:	69fb      	ldr	r3, [r7, #28]
 80099aa:	f003 030f 	and.w	r3, r3, #15
 80099ae:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80099b0:	693b      	ldr	r3, [r7, #16]
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d10d      	bne.n	80099d2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80099b6:	69fb      	ldr	r3, [r7, #28]
 80099b8:	f003 0320 	and.w	r3, r3, #32
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d008      	beq.n	80099d2 <HAL_UART_IRQHandler+0x52>
 80099c0:	69bb      	ldr	r3, [r7, #24]
 80099c2:	f003 0320 	and.w	r3, r3, #32
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d003      	beq.n	80099d2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80099ca:	6878      	ldr	r0, [r7, #4]
 80099cc:	f000 fa97 	bl	8009efe <UART_Receive_IT>
      return;
 80099d0:	e0d1      	b.n	8009b76 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80099d2:	693b      	ldr	r3, [r7, #16]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	f000 80b0 	beq.w	8009b3a <HAL_UART_IRQHandler+0x1ba>
 80099da:	697b      	ldr	r3, [r7, #20]
 80099dc:	f003 0301 	and.w	r3, r3, #1
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d105      	bne.n	80099f0 <HAL_UART_IRQHandler+0x70>
 80099e4:	69bb      	ldr	r3, [r7, #24]
 80099e6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	f000 80a5 	beq.w	8009b3a <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80099f0:	69fb      	ldr	r3, [r7, #28]
 80099f2:	f003 0301 	and.w	r3, r3, #1
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d00a      	beq.n	8009a10 <HAL_UART_IRQHandler+0x90>
 80099fa:	69bb      	ldr	r3, [r7, #24]
 80099fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d005      	beq.n	8009a10 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a08:	f043 0201 	orr.w	r2, r3, #1
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009a10:	69fb      	ldr	r3, [r7, #28]
 8009a12:	f003 0304 	and.w	r3, r3, #4
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d00a      	beq.n	8009a30 <HAL_UART_IRQHandler+0xb0>
 8009a1a:	697b      	ldr	r3, [r7, #20]
 8009a1c:	f003 0301 	and.w	r3, r3, #1
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d005      	beq.n	8009a30 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a28:	f043 0202 	orr.w	r2, r3, #2
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009a30:	69fb      	ldr	r3, [r7, #28]
 8009a32:	f003 0302 	and.w	r3, r3, #2
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d00a      	beq.n	8009a50 <HAL_UART_IRQHandler+0xd0>
 8009a3a:	697b      	ldr	r3, [r7, #20]
 8009a3c:	f003 0301 	and.w	r3, r3, #1
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d005      	beq.n	8009a50 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a48:	f043 0204 	orr.w	r2, r3, #4
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8009a50:	69fb      	ldr	r3, [r7, #28]
 8009a52:	f003 0308 	and.w	r3, r3, #8
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d00f      	beq.n	8009a7a <HAL_UART_IRQHandler+0xfa>
 8009a5a:	69bb      	ldr	r3, [r7, #24]
 8009a5c:	f003 0320 	and.w	r3, r3, #32
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d104      	bne.n	8009a6e <HAL_UART_IRQHandler+0xee>
 8009a64:	697b      	ldr	r3, [r7, #20]
 8009a66:	f003 0301 	and.w	r3, r3, #1
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d005      	beq.n	8009a7a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a72:	f043 0208 	orr.w	r2, r3, #8
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d078      	beq.n	8009b74 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009a82:	69fb      	ldr	r3, [r7, #28]
 8009a84:	f003 0320 	and.w	r3, r3, #32
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d007      	beq.n	8009a9c <HAL_UART_IRQHandler+0x11c>
 8009a8c:	69bb      	ldr	r3, [r7, #24]
 8009a8e:	f003 0320 	and.w	r3, r3, #32
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d002      	beq.n	8009a9c <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8009a96:	6878      	ldr	r0, [r7, #4]
 8009a98:	f000 fa31 	bl	8009efe <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	695b      	ldr	r3, [r3, #20]
 8009aa2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009aa6:	2b40      	cmp	r3, #64	; 0x40
 8009aa8:	bf0c      	ite	eq
 8009aaa:	2301      	moveq	r3, #1
 8009aac:	2300      	movne	r3, #0
 8009aae:	b2db      	uxtb	r3, r3
 8009ab0:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ab6:	f003 0308 	and.w	r3, r3, #8
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d102      	bne.n	8009ac4 <HAL_UART_IRQHandler+0x144>
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d031      	beq.n	8009b28 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009ac4:	6878      	ldr	r0, [r7, #4]
 8009ac6:	f000 f965 	bl	8009d94 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	695b      	ldr	r3, [r3, #20]
 8009ad0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ad4:	2b40      	cmp	r3, #64	; 0x40
 8009ad6:	d123      	bne.n	8009b20 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	695a      	ldr	r2, [r3, #20]
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009ae6:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d013      	beq.n	8009b18 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009af4:	4a21      	ldr	r2, [pc, #132]	; (8009b7c <HAL_UART_IRQHandler+0x1fc>)
 8009af6:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009afc:	4618      	mov	r0, r3
 8009afe:	f7fc fb1f 	bl	8006140 <HAL_DMA_Abort_IT>
 8009b02:	4603      	mov	r3, r0
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d016      	beq.n	8009b36 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009b0e:	687a      	ldr	r2, [r7, #4]
 8009b10:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8009b12:	4610      	mov	r0, r2
 8009b14:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b16:	e00e      	b.n	8009b36 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009b18:	6878      	ldr	r0, [r7, #4]
 8009b1a:	f000 f83b 	bl	8009b94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b1e:	e00a      	b.n	8009b36 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009b20:	6878      	ldr	r0, [r7, #4]
 8009b22:	f000 f837 	bl	8009b94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b26:	e006      	b.n	8009b36 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009b28:	6878      	ldr	r0, [r7, #4]
 8009b2a:	f000 f833 	bl	8009b94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	2200      	movs	r2, #0
 8009b32:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8009b34:	e01e      	b.n	8009b74 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b36:	bf00      	nop
    return;
 8009b38:	e01c      	b.n	8009b74 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009b3a:	69fb      	ldr	r3, [r7, #28]
 8009b3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d008      	beq.n	8009b56 <HAL_UART_IRQHandler+0x1d6>
 8009b44:	69bb      	ldr	r3, [r7, #24]
 8009b46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d003      	beq.n	8009b56 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8009b4e:	6878      	ldr	r0, [r7, #4]
 8009b50:	f000 f967 	bl	8009e22 <UART_Transmit_IT>
    return;
 8009b54:	e00f      	b.n	8009b76 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009b56:	69fb      	ldr	r3, [r7, #28]
 8009b58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d00a      	beq.n	8009b76 <HAL_UART_IRQHandler+0x1f6>
 8009b60:	69bb      	ldr	r3, [r7, #24]
 8009b62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d005      	beq.n	8009b76 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8009b6a:	6878      	ldr	r0, [r7, #4]
 8009b6c:	f000 f9af 	bl	8009ece <UART_EndTransmit_IT>
    return;
 8009b70:	bf00      	nop
 8009b72:	e000      	b.n	8009b76 <HAL_UART_IRQHandler+0x1f6>
    return;
 8009b74:	bf00      	nop
  }
}
 8009b76:	3720      	adds	r7, #32
 8009b78:	46bd      	mov	sp, r7
 8009b7a:	bd80      	pop	{r7, pc}
 8009b7c:	08009dd1 	.word	0x08009dd1

08009b80 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009b80:	b480      	push	{r7}
 8009b82:	b083      	sub	sp, #12
 8009b84:	af00      	add	r7, sp, #0
 8009b86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009b88:	bf00      	nop
 8009b8a:	370c      	adds	r7, #12
 8009b8c:	46bd      	mov	sp, r7
 8009b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b92:	4770      	bx	lr

08009b94 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009b94:	b480      	push	{r7}
 8009b96:	b083      	sub	sp, #12
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009b9c:	bf00      	nop
 8009b9e:	370c      	adds	r7, #12
 8009ba0:	46bd      	mov	sp, r7
 8009ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba6:	4770      	bx	lr

08009ba8 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8009ba8:	b480      	push	{r7}
 8009baa:	b083      	sub	sp, #12
 8009bac:	af00      	add	r7, sp, #0
 8009bae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8009bb0:	bf00      	nop
 8009bb2:	370c      	adds	r7, #12
 8009bb4:	46bd      	mov	sp, r7
 8009bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bba:	4770      	bx	lr

08009bbc <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009bbc:	b580      	push	{r7, lr}
 8009bbe:	b084      	sub	sp, #16
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bc8:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d11e      	bne.n	8009c16 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	2200      	movs	r2, #0
 8009bdc:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	68da      	ldr	r2, [r3, #12]
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009bec:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	695a      	ldr	r2, [r3, #20]
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	f022 0201 	bic.w	r2, r2, #1
 8009bfc:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	695a      	ldr	r2, [r3, #20]
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009c0c:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	2220      	movs	r2, #32
 8009c12:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8009c16:	68f8      	ldr	r0, [r7, #12]
 8009c18:	f7f9 fa4c 	bl	80030b4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009c1c:	bf00      	nop
 8009c1e:	3710      	adds	r7, #16
 8009c20:	46bd      	mov	sp, r7
 8009c22:	bd80      	pop	{r7, pc}

08009c24 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009c24:	b580      	push	{r7, lr}
 8009c26:	b084      	sub	sp, #16
 8009c28:	af00      	add	r7, sp, #0
 8009c2a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c30:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8009c32:	68f8      	ldr	r0, [r7, #12]
 8009c34:	f7ff ffa4 	bl	8009b80 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009c38:	bf00      	nop
 8009c3a:	3710      	adds	r7, #16
 8009c3c:	46bd      	mov	sp, r7
 8009c3e:	bd80      	pop	{r7, pc}

08009c40 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009c40:	b580      	push	{r7, lr}
 8009c42:	b084      	sub	sp, #16
 8009c44:	af00      	add	r7, sp, #0
 8009c46:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009c48:	2300      	movs	r3, #0
 8009c4a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c50:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009c52:	68bb      	ldr	r3, [r7, #8]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	695b      	ldr	r3, [r3, #20]
 8009c58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c5c:	2b80      	cmp	r3, #128	; 0x80
 8009c5e:	bf0c      	ite	eq
 8009c60:	2301      	moveq	r3, #1
 8009c62:	2300      	movne	r3, #0
 8009c64:	b2db      	uxtb	r3, r3
 8009c66:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8009c68:	68bb      	ldr	r3, [r7, #8]
 8009c6a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009c6e:	b2db      	uxtb	r3, r3
 8009c70:	2b21      	cmp	r3, #33	; 0x21
 8009c72:	d108      	bne.n	8009c86 <UART_DMAError+0x46>
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d005      	beq.n	8009c86 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8009c7a:	68bb      	ldr	r3, [r7, #8]
 8009c7c:	2200      	movs	r2, #0
 8009c7e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8009c80:	68b8      	ldr	r0, [r7, #8]
 8009c82:	f000 f871 	bl	8009d68 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009c86:	68bb      	ldr	r3, [r7, #8]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	695b      	ldr	r3, [r3, #20]
 8009c8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c90:	2b40      	cmp	r3, #64	; 0x40
 8009c92:	bf0c      	ite	eq
 8009c94:	2301      	moveq	r3, #1
 8009c96:	2300      	movne	r3, #0
 8009c98:	b2db      	uxtb	r3, r3
 8009c9a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009c9c:	68bb      	ldr	r3, [r7, #8]
 8009c9e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8009ca2:	b2db      	uxtb	r3, r3
 8009ca4:	2b22      	cmp	r3, #34	; 0x22
 8009ca6:	d108      	bne.n	8009cba <UART_DMAError+0x7a>
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d005      	beq.n	8009cba <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8009cae:	68bb      	ldr	r3, [r7, #8]
 8009cb0:	2200      	movs	r2, #0
 8009cb2:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8009cb4:	68b8      	ldr	r0, [r7, #8]
 8009cb6:	f000 f86d 	bl	8009d94 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009cba:	68bb      	ldr	r3, [r7, #8]
 8009cbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009cbe:	f043 0210 	orr.w	r2, r3, #16
 8009cc2:	68bb      	ldr	r3, [r7, #8]
 8009cc4:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009cc6:	68b8      	ldr	r0, [r7, #8]
 8009cc8:	f7ff ff64 	bl	8009b94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009ccc:	bf00      	nop
 8009cce:	3710      	adds	r7, #16
 8009cd0:	46bd      	mov	sp, r7
 8009cd2:	bd80      	pop	{r7, pc}

08009cd4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8009cd4:	b580      	push	{r7, lr}
 8009cd6:	b084      	sub	sp, #16
 8009cd8:	af00      	add	r7, sp, #0
 8009cda:	60f8      	str	r0, [r7, #12]
 8009cdc:	60b9      	str	r1, [r7, #8]
 8009cde:	603b      	str	r3, [r7, #0]
 8009ce0:	4613      	mov	r3, r2
 8009ce2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009ce4:	e02c      	b.n	8009d40 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009ce6:	69bb      	ldr	r3, [r7, #24]
 8009ce8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cec:	d028      	beq.n	8009d40 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009cee:	69bb      	ldr	r3, [r7, #24]
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d007      	beq.n	8009d04 <UART_WaitOnFlagUntilTimeout+0x30>
 8009cf4:	f7fb f93a 	bl	8004f6c <HAL_GetTick>
 8009cf8:	4602      	mov	r2, r0
 8009cfa:	683b      	ldr	r3, [r7, #0]
 8009cfc:	1ad3      	subs	r3, r2, r3
 8009cfe:	69ba      	ldr	r2, [r7, #24]
 8009d00:	429a      	cmp	r2, r3
 8009d02:	d21d      	bcs.n	8009d40 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	68da      	ldr	r2, [r3, #12]
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009d12:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	695a      	ldr	r2, [r3, #20]
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	f022 0201 	bic.w	r2, r2, #1
 8009d22:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	2220      	movs	r2, #32
 8009d28:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	2220      	movs	r2, #32
 8009d30:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	2200      	movs	r2, #0
 8009d38:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8009d3c:	2303      	movs	r3, #3
 8009d3e:	e00f      	b.n	8009d60 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	681a      	ldr	r2, [r3, #0]
 8009d46:	68bb      	ldr	r3, [r7, #8]
 8009d48:	4013      	ands	r3, r2
 8009d4a:	68ba      	ldr	r2, [r7, #8]
 8009d4c:	429a      	cmp	r2, r3
 8009d4e:	bf0c      	ite	eq
 8009d50:	2301      	moveq	r3, #1
 8009d52:	2300      	movne	r3, #0
 8009d54:	b2db      	uxtb	r3, r3
 8009d56:	461a      	mov	r2, r3
 8009d58:	79fb      	ldrb	r3, [r7, #7]
 8009d5a:	429a      	cmp	r2, r3
 8009d5c:	d0c3      	beq.n	8009ce6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009d5e:	2300      	movs	r3, #0
}
 8009d60:	4618      	mov	r0, r3
 8009d62:	3710      	adds	r7, #16
 8009d64:	46bd      	mov	sp, r7
 8009d66:	bd80      	pop	{r7, pc}

08009d68 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009d68:	b480      	push	{r7}
 8009d6a:	b083      	sub	sp, #12
 8009d6c:	af00      	add	r7, sp, #0
 8009d6e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	68da      	ldr	r2, [r3, #12]
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8009d7e:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	2220      	movs	r2, #32
 8009d84:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8009d88:	bf00      	nop
 8009d8a:	370c      	adds	r7, #12
 8009d8c:	46bd      	mov	sp, r7
 8009d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d92:	4770      	bx	lr

08009d94 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009d94:	b480      	push	{r7}
 8009d96:	b083      	sub	sp, #12
 8009d98:	af00      	add	r7, sp, #0
 8009d9a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	68da      	ldr	r2, [r3, #12]
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009daa:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	695a      	ldr	r2, [r3, #20]
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	f022 0201 	bic.w	r2, r2, #1
 8009dba:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	2220      	movs	r2, #32
 8009dc0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8009dc4:	bf00      	nop
 8009dc6:	370c      	adds	r7, #12
 8009dc8:	46bd      	mov	sp, r7
 8009dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dce:	4770      	bx	lr

08009dd0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009dd0:	b580      	push	{r7, lr}
 8009dd2:	b084      	sub	sp, #16
 8009dd4:	af00      	add	r7, sp, #0
 8009dd6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ddc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	2200      	movs	r2, #0
 8009de2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	2200      	movs	r2, #0
 8009de8:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009dea:	68f8      	ldr	r0, [r7, #12]
 8009dec:	f7ff fed2 	bl	8009b94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009df0:	bf00      	nop
 8009df2:	3710      	adds	r7, #16
 8009df4:	46bd      	mov	sp, r7
 8009df6:	bd80      	pop	{r7, pc}

08009df8 <UART_DMARxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8009df8:	b580      	push	{r7, lr}
 8009dfa:	b084      	sub	sp, #16
 8009dfc:	af00      	add	r7, sp, #0
 8009dfe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e04:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	2200      	movs	r2, #0
 8009e0a:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	2220      	movs	r2, #32
 8009e10:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8009e14:	68f8      	ldr	r0, [r7, #12]
 8009e16:	f7ff fec7 	bl	8009ba8 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009e1a:	bf00      	nop
 8009e1c:	3710      	adds	r7, #16
 8009e1e:	46bd      	mov	sp, r7
 8009e20:	bd80      	pop	{r7, pc}

08009e22 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009e22:	b480      	push	{r7}
 8009e24:	b085      	sub	sp, #20
 8009e26:	af00      	add	r7, sp, #0
 8009e28:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009e30:	b2db      	uxtb	r3, r3
 8009e32:	2b21      	cmp	r3, #33	; 0x21
 8009e34:	d144      	bne.n	8009ec0 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	689b      	ldr	r3, [r3, #8]
 8009e3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009e3e:	d11a      	bne.n	8009e76 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	6a1b      	ldr	r3, [r3, #32]
 8009e44:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	881b      	ldrh	r3, [r3, #0]
 8009e4a:	461a      	mov	r2, r3
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009e54:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	691b      	ldr	r3, [r3, #16]
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d105      	bne.n	8009e6a <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	6a1b      	ldr	r3, [r3, #32]
 8009e62:	1c9a      	adds	r2, r3, #2
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	621a      	str	r2, [r3, #32]
 8009e68:	e00e      	b.n	8009e88 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	6a1b      	ldr	r3, [r3, #32]
 8009e6e:	1c5a      	adds	r2, r3, #1
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	621a      	str	r2, [r3, #32]
 8009e74:	e008      	b.n	8009e88 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	6a1b      	ldr	r3, [r3, #32]
 8009e7a:	1c59      	adds	r1, r3, #1
 8009e7c:	687a      	ldr	r2, [r7, #4]
 8009e7e:	6211      	str	r1, [r2, #32]
 8009e80:	781a      	ldrb	r2, [r3, #0]
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009e8c:	b29b      	uxth	r3, r3
 8009e8e:	3b01      	subs	r3, #1
 8009e90:	b29b      	uxth	r3, r3
 8009e92:	687a      	ldr	r2, [r7, #4]
 8009e94:	4619      	mov	r1, r3
 8009e96:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d10f      	bne.n	8009ebc <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	68da      	ldr	r2, [r3, #12]
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009eaa:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	68da      	ldr	r2, [r3, #12]
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009eba:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	e000      	b.n	8009ec2 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8009ec0:	2302      	movs	r3, #2
  }
}
 8009ec2:	4618      	mov	r0, r3
 8009ec4:	3714      	adds	r7, #20
 8009ec6:	46bd      	mov	sp, r7
 8009ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ecc:	4770      	bx	lr

08009ece <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009ece:	b580      	push	{r7, lr}
 8009ed0:	b082      	sub	sp, #8
 8009ed2:	af00      	add	r7, sp, #0
 8009ed4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	68da      	ldr	r2, [r3, #12]
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009ee4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	2220      	movs	r2, #32
 8009eea:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009eee:	6878      	ldr	r0, [r7, #4]
 8009ef0:	f7f7 ff04 	bl	8001cfc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009ef4:	2300      	movs	r3, #0
}
 8009ef6:	4618      	mov	r0, r3
 8009ef8:	3708      	adds	r7, #8
 8009efa:	46bd      	mov	sp, r7
 8009efc:	bd80      	pop	{r7, pc}

08009efe <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009efe:	b580      	push	{r7, lr}
 8009f00:	b084      	sub	sp, #16
 8009f02:	af00      	add	r7, sp, #0
 8009f04:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8009f0c:	b2db      	uxtb	r3, r3
 8009f0e:	2b22      	cmp	r3, #34	; 0x22
 8009f10:	d171      	bne.n	8009ff6 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	689b      	ldr	r3, [r3, #8]
 8009f16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009f1a:	d123      	bne.n	8009f64 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f20:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	691b      	ldr	r3, [r3, #16]
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d10e      	bne.n	8009f48 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	685b      	ldr	r3, [r3, #4]
 8009f30:	b29b      	uxth	r3, r3
 8009f32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f36:	b29a      	uxth	r2, r3
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f40:	1c9a      	adds	r2, r3, #2
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	629a      	str	r2, [r3, #40]	; 0x28
 8009f46:	e029      	b.n	8009f9c <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	685b      	ldr	r3, [r3, #4]
 8009f4e:	b29b      	uxth	r3, r3
 8009f50:	b2db      	uxtb	r3, r3
 8009f52:	b29a      	uxth	r2, r3
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f5c:	1c5a      	adds	r2, r3, #1
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	629a      	str	r2, [r3, #40]	; 0x28
 8009f62:	e01b      	b.n	8009f9c <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	691b      	ldr	r3, [r3, #16]
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d10a      	bne.n	8009f82 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	6858      	ldr	r0, [r3, #4]
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f76:	1c59      	adds	r1, r3, #1
 8009f78:	687a      	ldr	r2, [r7, #4]
 8009f7a:	6291      	str	r1, [r2, #40]	; 0x28
 8009f7c:	b2c2      	uxtb	r2, r0
 8009f7e:	701a      	strb	r2, [r3, #0]
 8009f80:	e00c      	b.n	8009f9c <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	685b      	ldr	r3, [r3, #4]
 8009f88:	b2da      	uxtb	r2, r3
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f8e:	1c58      	adds	r0, r3, #1
 8009f90:	6879      	ldr	r1, [r7, #4]
 8009f92:	6288      	str	r0, [r1, #40]	; 0x28
 8009f94:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8009f98:	b2d2      	uxtb	r2, r2
 8009f9a:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009fa0:	b29b      	uxth	r3, r3
 8009fa2:	3b01      	subs	r3, #1
 8009fa4:	b29b      	uxth	r3, r3
 8009fa6:	687a      	ldr	r2, [r7, #4]
 8009fa8:	4619      	mov	r1, r3
 8009faa:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d120      	bne.n	8009ff2 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	68da      	ldr	r2, [r3, #12]
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	f022 0220 	bic.w	r2, r2, #32
 8009fbe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	68da      	ldr	r2, [r3, #12]
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009fce:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	695a      	ldr	r2, [r3, #20]
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	f022 0201 	bic.w	r2, r2, #1
 8009fde:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	2220      	movs	r2, #32
 8009fe4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8009fe8:	6878      	ldr	r0, [r7, #4]
 8009fea:	f7f9 f863 	bl	80030b4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8009fee:	2300      	movs	r3, #0
 8009ff0:	e002      	b.n	8009ff8 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8009ff2:	2300      	movs	r3, #0
 8009ff4:	e000      	b.n	8009ff8 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8009ff6:	2302      	movs	r3, #2
  }
}
 8009ff8:	4618      	mov	r0, r3
 8009ffa:	3710      	adds	r7, #16
 8009ffc:	46bd      	mov	sp, r7
 8009ffe:	bd80      	pop	{r7, pc}

0800a000 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a004:	b085      	sub	sp, #20
 800a006:	af00      	add	r7, sp, #0
 800a008:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	691b      	ldr	r3, [r3, #16]
 800a010:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	68da      	ldr	r2, [r3, #12]
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	430a      	orrs	r2, r1
 800a01e:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	689a      	ldr	r2, [r3, #8]
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	691b      	ldr	r3, [r3, #16]
 800a028:	431a      	orrs	r2, r3
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	695b      	ldr	r3, [r3, #20]
 800a02e:	431a      	orrs	r2, r3
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	69db      	ldr	r3, [r3, #28]
 800a034:	4313      	orrs	r3, r2
 800a036:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	68db      	ldr	r3, [r3, #12]
 800a03e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800a042:	f023 030c 	bic.w	r3, r3, #12
 800a046:	687a      	ldr	r2, [r7, #4]
 800a048:	6812      	ldr	r2, [r2, #0]
 800a04a:	68f9      	ldr	r1, [r7, #12]
 800a04c:	430b      	orrs	r3, r1
 800a04e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	695b      	ldr	r3, [r3, #20]
 800a056:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	699a      	ldr	r2, [r3, #24]
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	430a      	orrs	r2, r1
 800a064:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	69db      	ldr	r3, [r3, #28]
 800a06a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a06e:	f040 818b 	bne.w	800a388 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	4ac1      	ldr	r2, [pc, #772]	; (800a37c <UART_SetConfig+0x37c>)
 800a078:	4293      	cmp	r3, r2
 800a07a:	d005      	beq.n	800a088 <UART_SetConfig+0x88>
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	4abf      	ldr	r2, [pc, #764]	; (800a380 <UART_SetConfig+0x380>)
 800a082:	4293      	cmp	r3, r2
 800a084:	f040 80bd 	bne.w	800a202 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a088:	f7fc fe30 	bl	8006cec <HAL_RCC_GetPCLK2Freq>
 800a08c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a08e:	68bb      	ldr	r3, [r7, #8]
 800a090:	461d      	mov	r5, r3
 800a092:	f04f 0600 	mov.w	r6, #0
 800a096:	46a8      	mov	r8, r5
 800a098:	46b1      	mov	r9, r6
 800a09a:	eb18 0308 	adds.w	r3, r8, r8
 800a09e:	eb49 0409 	adc.w	r4, r9, r9
 800a0a2:	4698      	mov	r8, r3
 800a0a4:	46a1      	mov	r9, r4
 800a0a6:	eb18 0805 	adds.w	r8, r8, r5
 800a0aa:	eb49 0906 	adc.w	r9, r9, r6
 800a0ae:	f04f 0100 	mov.w	r1, #0
 800a0b2:	f04f 0200 	mov.w	r2, #0
 800a0b6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a0ba:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a0be:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a0c2:	4688      	mov	r8, r1
 800a0c4:	4691      	mov	r9, r2
 800a0c6:	eb18 0005 	adds.w	r0, r8, r5
 800a0ca:	eb49 0106 	adc.w	r1, r9, r6
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	685b      	ldr	r3, [r3, #4]
 800a0d2:	461d      	mov	r5, r3
 800a0d4:	f04f 0600 	mov.w	r6, #0
 800a0d8:	196b      	adds	r3, r5, r5
 800a0da:	eb46 0406 	adc.w	r4, r6, r6
 800a0de:	461a      	mov	r2, r3
 800a0e0:	4623      	mov	r3, r4
 800a0e2:	f7f6 fdc9 	bl	8000c78 <__aeabi_uldivmod>
 800a0e6:	4603      	mov	r3, r0
 800a0e8:	460c      	mov	r4, r1
 800a0ea:	461a      	mov	r2, r3
 800a0ec:	4ba5      	ldr	r3, [pc, #660]	; (800a384 <UART_SetConfig+0x384>)
 800a0ee:	fba3 2302 	umull	r2, r3, r3, r2
 800a0f2:	095b      	lsrs	r3, r3, #5
 800a0f4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a0f8:	68bb      	ldr	r3, [r7, #8]
 800a0fa:	461d      	mov	r5, r3
 800a0fc:	f04f 0600 	mov.w	r6, #0
 800a100:	46a9      	mov	r9, r5
 800a102:	46b2      	mov	sl, r6
 800a104:	eb19 0309 	adds.w	r3, r9, r9
 800a108:	eb4a 040a 	adc.w	r4, sl, sl
 800a10c:	4699      	mov	r9, r3
 800a10e:	46a2      	mov	sl, r4
 800a110:	eb19 0905 	adds.w	r9, r9, r5
 800a114:	eb4a 0a06 	adc.w	sl, sl, r6
 800a118:	f04f 0100 	mov.w	r1, #0
 800a11c:	f04f 0200 	mov.w	r2, #0
 800a120:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a124:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a128:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a12c:	4689      	mov	r9, r1
 800a12e:	4692      	mov	sl, r2
 800a130:	eb19 0005 	adds.w	r0, r9, r5
 800a134:	eb4a 0106 	adc.w	r1, sl, r6
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	685b      	ldr	r3, [r3, #4]
 800a13c:	461d      	mov	r5, r3
 800a13e:	f04f 0600 	mov.w	r6, #0
 800a142:	196b      	adds	r3, r5, r5
 800a144:	eb46 0406 	adc.w	r4, r6, r6
 800a148:	461a      	mov	r2, r3
 800a14a:	4623      	mov	r3, r4
 800a14c:	f7f6 fd94 	bl	8000c78 <__aeabi_uldivmod>
 800a150:	4603      	mov	r3, r0
 800a152:	460c      	mov	r4, r1
 800a154:	461a      	mov	r2, r3
 800a156:	4b8b      	ldr	r3, [pc, #556]	; (800a384 <UART_SetConfig+0x384>)
 800a158:	fba3 1302 	umull	r1, r3, r3, r2
 800a15c:	095b      	lsrs	r3, r3, #5
 800a15e:	2164      	movs	r1, #100	; 0x64
 800a160:	fb01 f303 	mul.w	r3, r1, r3
 800a164:	1ad3      	subs	r3, r2, r3
 800a166:	00db      	lsls	r3, r3, #3
 800a168:	3332      	adds	r3, #50	; 0x32
 800a16a:	4a86      	ldr	r2, [pc, #536]	; (800a384 <UART_SetConfig+0x384>)
 800a16c:	fba2 2303 	umull	r2, r3, r2, r3
 800a170:	095b      	lsrs	r3, r3, #5
 800a172:	005b      	lsls	r3, r3, #1
 800a174:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a178:	4498      	add	r8, r3
 800a17a:	68bb      	ldr	r3, [r7, #8]
 800a17c:	461d      	mov	r5, r3
 800a17e:	f04f 0600 	mov.w	r6, #0
 800a182:	46a9      	mov	r9, r5
 800a184:	46b2      	mov	sl, r6
 800a186:	eb19 0309 	adds.w	r3, r9, r9
 800a18a:	eb4a 040a 	adc.w	r4, sl, sl
 800a18e:	4699      	mov	r9, r3
 800a190:	46a2      	mov	sl, r4
 800a192:	eb19 0905 	adds.w	r9, r9, r5
 800a196:	eb4a 0a06 	adc.w	sl, sl, r6
 800a19a:	f04f 0100 	mov.w	r1, #0
 800a19e:	f04f 0200 	mov.w	r2, #0
 800a1a2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a1a6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a1aa:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a1ae:	4689      	mov	r9, r1
 800a1b0:	4692      	mov	sl, r2
 800a1b2:	eb19 0005 	adds.w	r0, r9, r5
 800a1b6:	eb4a 0106 	adc.w	r1, sl, r6
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	685b      	ldr	r3, [r3, #4]
 800a1be:	461d      	mov	r5, r3
 800a1c0:	f04f 0600 	mov.w	r6, #0
 800a1c4:	196b      	adds	r3, r5, r5
 800a1c6:	eb46 0406 	adc.w	r4, r6, r6
 800a1ca:	461a      	mov	r2, r3
 800a1cc:	4623      	mov	r3, r4
 800a1ce:	f7f6 fd53 	bl	8000c78 <__aeabi_uldivmod>
 800a1d2:	4603      	mov	r3, r0
 800a1d4:	460c      	mov	r4, r1
 800a1d6:	461a      	mov	r2, r3
 800a1d8:	4b6a      	ldr	r3, [pc, #424]	; (800a384 <UART_SetConfig+0x384>)
 800a1da:	fba3 1302 	umull	r1, r3, r3, r2
 800a1de:	095b      	lsrs	r3, r3, #5
 800a1e0:	2164      	movs	r1, #100	; 0x64
 800a1e2:	fb01 f303 	mul.w	r3, r1, r3
 800a1e6:	1ad3      	subs	r3, r2, r3
 800a1e8:	00db      	lsls	r3, r3, #3
 800a1ea:	3332      	adds	r3, #50	; 0x32
 800a1ec:	4a65      	ldr	r2, [pc, #404]	; (800a384 <UART_SetConfig+0x384>)
 800a1ee:	fba2 2303 	umull	r2, r3, r2, r3
 800a1f2:	095b      	lsrs	r3, r3, #5
 800a1f4:	f003 0207 	and.w	r2, r3, #7
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	4442      	add	r2, r8
 800a1fe:	609a      	str	r2, [r3, #8]
 800a200:	e26f      	b.n	800a6e2 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a202:	f7fc fd5f 	bl	8006cc4 <HAL_RCC_GetPCLK1Freq>
 800a206:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a208:	68bb      	ldr	r3, [r7, #8]
 800a20a:	461d      	mov	r5, r3
 800a20c:	f04f 0600 	mov.w	r6, #0
 800a210:	46a8      	mov	r8, r5
 800a212:	46b1      	mov	r9, r6
 800a214:	eb18 0308 	adds.w	r3, r8, r8
 800a218:	eb49 0409 	adc.w	r4, r9, r9
 800a21c:	4698      	mov	r8, r3
 800a21e:	46a1      	mov	r9, r4
 800a220:	eb18 0805 	adds.w	r8, r8, r5
 800a224:	eb49 0906 	adc.w	r9, r9, r6
 800a228:	f04f 0100 	mov.w	r1, #0
 800a22c:	f04f 0200 	mov.w	r2, #0
 800a230:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a234:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a238:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a23c:	4688      	mov	r8, r1
 800a23e:	4691      	mov	r9, r2
 800a240:	eb18 0005 	adds.w	r0, r8, r5
 800a244:	eb49 0106 	adc.w	r1, r9, r6
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	685b      	ldr	r3, [r3, #4]
 800a24c:	461d      	mov	r5, r3
 800a24e:	f04f 0600 	mov.w	r6, #0
 800a252:	196b      	adds	r3, r5, r5
 800a254:	eb46 0406 	adc.w	r4, r6, r6
 800a258:	461a      	mov	r2, r3
 800a25a:	4623      	mov	r3, r4
 800a25c:	f7f6 fd0c 	bl	8000c78 <__aeabi_uldivmod>
 800a260:	4603      	mov	r3, r0
 800a262:	460c      	mov	r4, r1
 800a264:	461a      	mov	r2, r3
 800a266:	4b47      	ldr	r3, [pc, #284]	; (800a384 <UART_SetConfig+0x384>)
 800a268:	fba3 2302 	umull	r2, r3, r3, r2
 800a26c:	095b      	lsrs	r3, r3, #5
 800a26e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a272:	68bb      	ldr	r3, [r7, #8]
 800a274:	461d      	mov	r5, r3
 800a276:	f04f 0600 	mov.w	r6, #0
 800a27a:	46a9      	mov	r9, r5
 800a27c:	46b2      	mov	sl, r6
 800a27e:	eb19 0309 	adds.w	r3, r9, r9
 800a282:	eb4a 040a 	adc.w	r4, sl, sl
 800a286:	4699      	mov	r9, r3
 800a288:	46a2      	mov	sl, r4
 800a28a:	eb19 0905 	adds.w	r9, r9, r5
 800a28e:	eb4a 0a06 	adc.w	sl, sl, r6
 800a292:	f04f 0100 	mov.w	r1, #0
 800a296:	f04f 0200 	mov.w	r2, #0
 800a29a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a29e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a2a2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a2a6:	4689      	mov	r9, r1
 800a2a8:	4692      	mov	sl, r2
 800a2aa:	eb19 0005 	adds.w	r0, r9, r5
 800a2ae:	eb4a 0106 	adc.w	r1, sl, r6
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	685b      	ldr	r3, [r3, #4]
 800a2b6:	461d      	mov	r5, r3
 800a2b8:	f04f 0600 	mov.w	r6, #0
 800a2bc:	196b      	adds	r3, r5, r5
 800a2be:	eb46 0406 	adc.w	r4, r6, r6
 800a2c2:	461a      	mov	r2, r3
 800a2c4:	4623      	mov	r3, r4
 800a2c6:	f7f6 fcd7 	bl	8000c78 <__aeabi_uldivmod>
 800a2ca:	4603      	mov	r3, r0
 800a2cc:	460c      	mov	r4, r1
 800a2ce:	461a      	mov	r2, r3
 800a2d0:	4b2c      	ldr	r3, [pc, #176]	; (800a384 <UART_SetConfig+0x384>)
 800a2d2:	fba3 1302 	umull	r1, r3, r3, r2
 800a2d6:	095b      	lsrs	r3, r3, #5
 800a2d8:	2164      	movs	r1, #100	; 0x64
 800a2da:	fb01 f303 	mul.w	r3, r1, r3
 800a2de:	1ad3      	subs	r3, r2, r3
 800a2e0:	00db      	lsls	r3, r3, #3
 800a2e2:	3332      	adds	r3, #50	; 0x32
 800a2e4:	4a27      	ldr	r2, [pc, #156]	; (800a384 <UART_SetConfig+0x384>)
 800a2e6:	fba2 2303 	umull	r2, r3, r2, r3
 800a2ea:	095b      	lsrs	r3, r3, #5
 800a2ec:	005b      	lsls	r3, r3, #1
 800a2ee:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a2f2:	4498      	add	r8, r3
 800a2f4:	68bb      	ldr	r3, [r7, #8]
 800a2f6:	461d      	mov	r5, r3
 800a2f8:	f04f 0600 	mov.w	r6, #0
 800a2fc:	46a9      	mov	r9, r5
 800a2fe:	46b2      	mov	sl, r6
 800a300:	eb19 0309 	adds.w	r3, r9, r9
 800a304:	eb4a 040a 	adc.w	r4, sl, sl
 800a308:	4699      	mov	r9, r3
 800a30a:	46a2      	mov	sl, r4
 800a30c:	eb19 0905 	adds.w	r9, r9, r5
 800a310:	eb4a 0a06 	adc.w	sl, sl, r6
 800a314:	f04f 0100 	mov.w	r1, #0
 800a318:	f04f 0200 	mov.w	r2, #0
 800a31c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a320:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a324:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a328:	4689      	mov	r9, r1
 800a32a:	4692      	mov	sl, r2
 800a32c:	eb19 0005 	adds.w	r0, r9, r5
 800a330:	eb4a 0106 	adc.w	r1, sl, r6
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	685b      	ldr	r3, [r3, #4]
 800a338:	461d      	mov	r5, r3
 800a33a:	f04f 0600 	mov.w	r6, #0
 800a33e:	196b      	adds	r3, r5, r5
 800a340:	eb46 0406 	adc.w	r4, r6, r6
 800a344:	461a      	mov	r2, r3
 800a346:	4623      	mov	r3, r4
 800a348:	f7f6 fc96 	bl	8000c78 <__aeabi_uldivmod>
 800a34c:	4603      	mov	r3, r0
 800a34e:	460c      	mov	r4, r1
 800a350:	461a      	mov	r2, r3
 800a352:	4b0c      	ldr	r3, [pc, #48]	; (800a384 <UART_SetConfig+0x384>)
 800a354:	fba3 1302 	umull	r1, r3, r3, r2
 800a358:	095b      	lsrs	r3, r3, #5
 800a35a:	2164      	movs	r1, #100	; 0x64
 800a35c:	fb01 f303 	mul.w	r3, r1, r3
 800a360:	1ad3      	subs	r3, r2, r3
 800a362:	00db      	lsls	r3, r3, #3
 800a364:	3332      	adds	r3, #50	; 0x32
 800a366:	4a07      	ldr	r2, [pc, #28]	; (800a384 <UART_SetConfig+0x384>)
 800a368:	fba2 2303 	umull	r2, r3, r2, r3
 800a36c:	095b      	lsrs	r3, r3, #5
 800a36e:	f003 0207 	and.w	r2, r3, #7
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	4442      	add	r2, r8
 800a378:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800a37a:	e1b2      	b.n	800a6e2 <UART_SetConfig+0x6e2>
 800a37c:	40011000 	.word	0x40011000
 800a380:	40011400 	.word	0x40011400
 800a384:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	4ad7      	ldr	r2, [pc, #860]	; (800a6ec <UART_SetConfig+0x6ec>)
 800a38e:	4293      	cmp	r3, r2
 800a390:	d005      	beq.n	800a39e <UART_SetConfig+0x39e>
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	4ad6      	ldr	r2, [pc, #856]	; (800a6f0 <UART_SetConfig+0x6f0>)
 800a398:	4293      	cmp	r3, r2
 800a39a:	f040 80d1 	bne.w	800a540 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800a39e:	f7fc fca5 	bl	8006cec <HAL_RCC_GetPCLK2Freq>
 800a3a2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a3a4:	68bb      	ldr	r3, [r7, #8]
 800a3a6:	469a      	mov	sl, r3
 800a3a8:	f04f 0b00 	mov.w	fp, #0
 800a3ac:	46d0      	mov	r8, sl
 800a3ae:	46d9      	mov	r9, fp
 800a3b0:	eb18 0308 	adds.w	r3, r8, r8
 800a3b4:	eb49 0409 	adc.w	r4, r9, r9
 800a3b8:	4698      	mov	r8, r3
 800a3ba:	46a1      	mov	r9, r4
 800a3bc:	eb18 080a 	adds.w	r8, r8, sl
 800a3c0:	eb49 090b 	adc.w	r9, r9, fp
 800a3c4:	f04f 0100 	mov.w	r1, #0
 800a3c8:	f04f 0200 	mov.w	r2, #0
 800a3cc:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a3d0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a3d4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a3d8:	4688      	mov	r8, r1
 800a3da:	4691      	mov	r9, r2
 800a3dc:	eb1a 0508 	adds.w	r5, sl, r8
 800a3e0:	eb4b 0609 	adc.w	r6, fp, r9
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	685b      	ldr	r3, [r3, #4]
 800a3e8:	4619      	mov	r1, r3
 800a3ea:	f04f 0200 	mov.w	r2, #0
 800a3ee:	f04f 0300 	mov.w	r3, #0
 800a3f2:	f04f 0400 	mov.w	r4, #0
 800a3f6:	0094      	lsls	r4, r2, #2
 800a3f8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a3fc:	008b      	lsls	r3, r1, #2
 800a3fe:	461a      	mov	r2, r3
 800a400:	4623      	mov	r3, r4
 800a402:	4628      	mov	r0, r5
 800a404:	4631      	mov	r1, r6
 800a406:	f7f6 fc37 	bl	8000c78 <__aeabi_uldivmod>
 800a40a:	4603      	mov	r3, r0
 800a40c:	460c      	mov	r4, r1
 800a40e:	461a      	mov	r2, r3
 800a410:	4bb8      	ldr	r3, [pc, #736]	; (800a6f4 <UART_SetConfig+0x6f4>)
 800a412:	fba3 2302 	umull	r2, r3, r3, r2
 800a416:	095b      	lsrs	r3, r3, #5
 800a418:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a41c:	68bb      	ldr	r3, [r7, #8]
 800a41e:	469b      	mov	fp, r3
 800a420:	f04f 0c00 	mov.w	ip, #0
 800a424:	46d9      	mov	r9, fp
 800a426:	46e2      	mov	sl, ip
 800a428:	eb19 0309 	adds.w	r3, r9, r9
 800a42c:	eb4a 040a 	adc.w	r4, sl, sl
 800a430:	4699      	mov	r9, r3
 800a432:	46a2      	mov	sl, r4
 800a434:	eb19 090b 	adds.w	r9, r9, fp
 800a438:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a43c:	f04f 0100 	mov.w	r1, #0
 800a440:	f04f 0200 	mov.w	r2, #0
 800a444:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a448:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a44c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a450:	4689      	mov	r9, r1
 800a452:	4692      	mov	sl, r2
 800a454:	eb1b 0509 	adds.w	r5, fp, r9
 800a458:	eb4c 060a 	adc.w	r6, ip, sl
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	685b      	ldr	r3, [r3, #4]
 800a460:	4619      	mov	r1, r3
 800a462:	f04f 0200 	mov.w	r2, #0
 800a466:	f04f 0300 	mov.w	r3, #0
 800a46a:	f04f 0400 	mov.w	r4, #0
 800a46e:	0094      	lsls	r4, r2, #2
 800a470:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a474:	008b      	lsls	r3, r1, #2
 800a476:	461a      	mov	r2, r3
 800a478:	4623      	mov	r3, r4
 800a47a:	4628      	mov	r0, r5
 800a47c:	4631      	mov	r1, r6
 800a47e:	f7f6 fbfb 	bl	8000c78 <__aeabi_uldivmod>
 800a482:	4603      	mov	r3, r0
 800a484:	460c      	mov	r4, r1
 800a486:	461a      	mov	r2, r3
 800a488:	4b9a      	ldr	r3, [pc, #616]	; (800a6f4 <UART_SetConfig+0x6f4>)
 800a48a:	fba3 1302 	umull	r1, r3, r3, r2
 800a48e:	095b      	lsrs	r3, r3, #5
 800a490:	2164      	movs	r1, #100	; 0x64
 800a492:	fb01 f303 	mul.w	r3, r1, r3
 800a496:	1ad3      	subs	r3, r2, r3
 800a498:	011b      	lsls	r3, r3, #4
 800a49a:	3332      	adds	r3, #50	; 0x32
 800a49c:	4a95      	ldr	r2, [pc, #596]	; (800a6f4 <UART_SetConfig+0x6f4>)
 800a49e:	fba2 2303 	umull	r2, r3, r2, r3
 800a4a2:	095b      	lsrs	r3, r3, #5
 800a4a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a4a8:	4498      	add	r8, r3
 800a4aa:	68bb      	ldr	r3, [r7, #8]
 800a4ac:	469b      	mov	fp, r3
 800a4ae:	f04f 0c00 	mov.w	ip, #0
 800a4b2:	46d9      	mov	r9, fp
 800a4b4:	46e2      	mov	sl, ip
 800a4b6:	eb19 0309 	adds.w	r3, r9, r9
 800a4ba:	eb4a 040a 	adc.w	r4, sl, sl
 800a4be:	4699      	mov	r9, r3
 800a4c0:	46a2      	mov	sl, r4
 800a4c2:	eb19 090b 	adds.w	r9, r9, fp
 800a4c6:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a4ca:	f04f 0100 	mov.w	r1, #0
 800a4ce:	f04f 0200 	mov.w	r2, #0
 800a4d2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a4d6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a4da:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a4de:	4689      	mov	r9, r1
 800a4e0:	4692      	mov	sl, r2
 800a4e2:	eb1b 0509 	adds.w	r5, fp, r9
 800a4e6:	eb4c 060a 	adc.w	r6, ip, sl
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	685b      	ldr	r3, [r3, #4]
 800a4ee:	4619      	mov	r1, r3
 800a4f0:	f04f 0200 	mov.w	r2, #0
 800a4f4:	f04f 0300 	mov.w	r3, #0
 800a4f8:	f04f 0400 	mov.w	r4, #0
 800a4fc:	0094      	lsls	r4, r2, #2
 800a4fe:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a502:	008b      	lsls	r3, r1, #2
 800a504:	461a      	mov	r2, r3
 800a506:	4623      	mov	r3, r4
 800a508:	4628      	mov	r0, r5
 800a50a:	4631      	mov	r1, r6
 800a50c:	f7f6 fbb4 	bl	8000c78 <__aeabi_uldivmod>
 800a510:	4603      	mov	r3, r0
 800a512:	460c      	mov	r4, r1
 800a514:	461a      	mov	r2, r3
 800a516:	4b77      	ldr	r3, [pc, #476]	; (800a6f4 <UART_SetConfig+0x6f4>)
 800a518:	fba3 1302 	umull	r1, r3, r3, r2
 800a51c:	095b      	lsrs	r3, r3, #5
 800a51e:	2164      	movs	r1, #100	; 0x64
 800a520:	fb01 f303 	mul.w	r3, r1, r3
 800a524:	1ad3      	subs	r3, r2, r3
 800a526:	011b      	lsls	r3, r3, #4
 800a528:	3332      	adds	r3, #50	; 0x32
 800a52a:	4a72      	ldr	r2, [pc, #456]	; (800a6f4 <UART_SetConfig+0x6f4>)
 800a52c:	fba2 2303 	umull	r2, r3, r2, r3
 800a530:	095b      	lsrs	r3, r3, #5
 800a532:	f003 020f 	and.w	r2, r3, #15
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	4442      	add	r2, r8
 800a53c:	609a      	str	r2, [r3, #8]
 800a53e:	e0d0      	b.n	800a6e2 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800a540:	f7fc fbc0 	bl	8006cc4 <HAL_RCC_GetPCLK1Freq>
 800a544:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a546:	68bb      	ldr	r3, [r7, #8]
 800a548:	469a      	mov	sl, r3
 800a54a:	f04f 0b00 	mov.w	fp, #0
 800a54e:	46d0      	mov	r8, sl
 800a550:	46d9      	mov	r9, fp
 800a552:	eb18 0308 	adds.w	r3, r8, r8
 800a556:	eb49 0409 	adc.w	r4, r9, r9
 800a55a:	4698      	mov	r8, r3
 800a55c:	46a1      	mov	r9, r4
 800a55e:	eb18 080a 	adds.w	r8, r8, sl
 800a562:	eb49 090b 	adc.w	r9, r9, fp
 800a566:	f04f 0100 	mov.w	r1, #0
 800a56a:	f04f 0200 	mov.w	r2, #0
 800a56e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a572:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a576:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a57a:	4688      	mov	r8, r1
 800a57c:	4691      	mov	r9, r2
 800a57e:	eb1a 0508 	adds.w	r5, sl, r8
 800a582:	eb4b 0609 	adc.w	r6, fp, r9
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	685b      	ldr	r3, [r3, #4]
 800a58a:	4619      	mov	r1, r3
 800a58c:	f04f 0200 	mov.w	r2, #0
 800a590:	f04f 0300 	mov.w	r3, #0
 800a594:	f04f 0400 	mov.w	r4, #0
 800a598:	0094      	lsls	r4, r2, #2
 800a59a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a59e:	008b      	lsls	r3, r1, #2
 800a5a0:	461a      	mov	r2, r3
 800a5a2:	4623      	mov	r3, r4
 800a5a4:	4628      	mov	r0, r5
 800a5a6:	4631      	mov	r1, r6
 800a5a8:	f7f6 fb66 	bl	8000c78 <__aeabi_uldivmod>
 800a5ac:	4603      	mov	r3, r0
 800a5ae:	460c      	mov	r4, r1
 800a5b0:	461a      	mov	r2, r3
 800a5b2:	4b50      	ldr	r3, [pc, #320]	; (800a6f4 <UART_SetConfig+0x6f4>)
 800a5b4:	fba3 2302 	umull	r2, r3, r3, r2
 800a5b8:	095b      	lsrs	r3, r3, #5
 800a5ba:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a5be:	68bb      	ldr	r3, [r7, #8]
 800a5c0:	469b      	mov	fp, r3
 800a5c2:	f04f 0c00 	mov.w	ip, #0
 800a5c6:	46d9      	mov	r9, fp
 800a5c8:	46e2      	mov	sl, ip
 800a5ca:	eb19 0309 	adds.w	r3, r9, r9
 800a5ce:	eb4a 040a 	adc.w	r4, sl, sl
 800a5d2:	4699      	mov	r9, r3
 800a5d4:	46a2      	mov	sl, r4
 800a5d6:	eb19 090b 	adds.w	r9, r9, fp
 800a5da:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a5de:	f04f 0100 	mov.w	r1, #0
 800a5e2:	f04f 0200 	mov.w	r2, #0
 800a5e6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a5ea:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a5ee:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a5f2:	4689      	mov	r9, r1
 800a5f4:	4692      	mov	sl, r2
 800a5f6:	eb1b 0509 	adds.w	r5, fp, r9
 800a5fa:	eb4c 060a 	adc.w	r6, ip, sl
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	685b      	ldr	r3, [r3, #4]
 800a602:	4619      	mov	r1, r3
 800a604:	f04f 0200 	mov.w	r2, #0
 800a608:	f04f 0300 	mov.w	r3, #0
 800a60c:	f04f 0400 	mov.w	r4, #0
 800a610:	0094      	lsls	r4, r2, #2
 800a612:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a616:	008b      	lsls	r3, r1, #2
 800a618:	461a      	mov	r2, r3
 800a61a:	4623      	mov	r3, r4
 800a61c:	4628      	mov	r0, r5
 800a61e:	4631      	mov	r1, r6
 800a620:	f7f6 fb2a 	bl	8000c78 <__aeabi_uldivmod>
 800a624:	4603      	mov	r3, r0
 800a626:	460c      	mov	r4, r1
 800a628:	461a      	mov	r2, r3
 800a62a:	4b32      	ldr	r3, [pc, #200]	; (800a6f4 <UART_SetConfig+0x6f4>)
 800a62c:	fba3 1302 	umull	r1, r3, r3, r2
 800a630:	095b      	lsrs	r3, r3, #5
 800a632:	2164      	movs	r1, #100	; 0x64
 800a634:	fb01 f303 	mul.w	r3, r1, r3
 800a638:	1ad3      	subs	r3, r2, r3
 800a63a:	011b      	lsls	r3, r3, #4
 800a63c:	3332      	adds	r3, #50	; 0x32
 800a63e:	4a2d      	ldr	r2, [pc, #180]	; (800a6f4 <UART_SetConfig+0x6f4>)
 800a640:	fba2 2303 	umull	r2, r3, r2, r3
 800a644:	095b      	lsrs	r3, r3, #5
 800a646:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a64a:	4498      	add	r8, r3
 800a64c:	68bb      	ldr	r3, [r7, #8]
 800a64e:	469b      	mov	fp, r3
 800a650:	f04f 0c00 	mov.w	ip, #0
 800a654:	46d9      	mov	r9, fp
 800a656:	46e2      	mov	sl, ip
 800a658:	eb19 0309 	adds.w	r3, r9, r9
 800a65c:	eb4a 040a 	adc.w	r4, sl, sl
 800a660:	4699      	mov	r9, r3
 800a662:	46a2      	mov	sl, r4
 800a664:	eb19 090b 	adds.w	r9, r9, fp
 800a668:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a66c:	f04f 0100 	mov.w	r1, #0
 800a670:	f04f 0200 	mov.w	r2, #0
 800a674:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a678:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a67c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a680:	4689      	mov	r9, r1
 800a682:	4692      	mov	sl, r2
 800a684:	eb1b 0509 	adds.w	r5, fp, r9
 800a688:	eb4c 060a 	adc.w	r6, ip, sl
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	685b      	ldr	r3, [r3, #4]
 800a690:	4619      	mov	r1, r3
 800a692:	f04f 0200 	mov.w	r2, #0
 800a696:	f04f 0300 	mov.w	r3, #0
 800a69a:	f04f 0400 	mov.w	r4, #0
 800a69e:	0094      	lsls	r4, r2, #2
 800a6a0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a6a4:	008b      	lsls	r3, r1, #2
 800a6a6:	461a      	mov	r2, r3
 800a6a8:	4623      	mov	r3, r4
 800a6aa:	4628      	mov	r0, r5
 800a6ac:	4631      	mov	r1, r6
 800a6ae:	f7f6 fae3 	bl	8000c78 <__aeabi_uldivmod>
 800a6b2:	4603      	mov	r3, r0
 800a6b4:	460c      	mov	r4, r1
 800a6b6:	461a      	mov	r2, r3
 800a6b8:	4b0e      	ldr	r3, [pc, #56]	; (800a6f4 <UART_SetConfig+0x6f4>)
 800a6ba:	fba3 1302 	umull	r1, r3, r3, r2
 800a6be:	095b      	lsrs	r3, r3, #5
 800a6c0:	2164      	movs	r1, #100	; 0x64
 800a6c2:	fb01 f303 	mul.w	r3, r1, r3
 800a6c6:	1ad3      	subs	r3, r2, r3
 800a6c8:	011b      	lsls	r3, r3, #4
 800a6ca:	3332      	adds	r3, #50	; 0x32
 800a6cc:	4a09      	ldr	r2, [pc, #36]	; (800a6f4 <UART_SetConfig+0x6f4>)
 800a6ce:	fba2 2303 	umull	r2, r3, r2, r3
 800a6d2:	095b      	lsrs	r3, r3, #5
 800a6d4:	f003 020f 	and.w	r2, r3, #15
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	4442      	add	r2, r8
 800a6de:	609a      	str	r2, [r3, #8]
}
 800a6e0:	e7ff      	b.n	800a6e2 <UART_SetConfig+0x6e2>
 800a6e2:	bf00      	nop
 800a6e4:	3714      	adds	r7, #20
 800a6e6:	46bd      	mov	sp, r7
 800a6e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6ec:	40011000 	.word	0x40011000
 800a6f0:	40011400 	.word	0x40011400
 800a6f4:	51eb851f 	.word	0x51eb851f

0800a6f8 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800a6f8:	b084      	sub	sp, #16
 800a6fa:	b480      	push	{r7}
 800a6fc:	b085      	sub	sp, #20
 800a6fe:	af00      	add	r7, sp, #0
 800a700:	6078      	str	r0, [r7, #4]
 800a702:	f107 001c 	add.w	r0, r7, #28
 800a706:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800a70a:	2300      	movs	r3, #0
 800a70c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800a70e:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800a710:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800a712:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800a714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800a716:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800a718:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800a71a:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800a71c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800a71e:	431a      	orrs	r2, r3
             Init.ClockDiv
 800a720:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800a722:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800a724:	68fa      	ldr	r2, [r7, #12]
 800a726:	4313      	orrs	r3, r2
 800a728:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	685b      	ldr	r3, [r3, #4]
 800a72e:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800a732:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a736:	68fa      	ldr	r2, [r7, #12]
 800a738:	431a      	orrs	r2, r3
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800a73e:	2300      	movs	r3, #0
}
 800a740:	4618      	mov	r0, r3
 800a742:	3714      	adds	r7, #20
 800a744:	46bd      	mov	sp, r7
 800a746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a74a:	b004      	add	sp, #16
 800a74c:	4770      	bx	lr

0800a74e <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800a74e:	b480      	push	{r7}
 800a750:	b083      	sub	sp, #12
 800a752:	af00      	add	r7, sp, #0
 800a754:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800a75c:	4618      	mov	r0, r3
 800a75e:	370c      	adds	r7, #12
 800a760:	46bd      	mov	sp, r7
 800a762:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a766:	4770      	bx	lr

0800a768 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800a768:	b480      	push	{r7}
 800a76a:	b083      	sub	sp, #12
 800a76c:	af00      	add	r7, sp, #0
 800a76e:	6078      	str	r0, [r7, #4]
 800a770:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800a772:	683b      	ldr	r3, [r7, #0]
 800a774:	681a      	ldr	r2, [r3, #0]
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a77c:	2300      	movs	r3, #0
}
 800a77e:	4618      	mov	r0, r3
 800a780:	370c      	adds	r7, #12
 800a782:	46bd      	mov	sp, r7
 800a784:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a788:	4770      	bx	lr

0800a78a <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800a78a:	b580      	push	{r7, lr}
 800a78c:	b082      	sub	sp, #8
 800a78e:	af00      	add	r7, sp, #0
 800a790:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	2203      	movs	r2, #3
 800a796:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800a798:	2002      	movs	r0, #2
 800a79a:	f7fa fbf3 	bl	8004f84 <HAL_Delay>
  
  return HAL_OK;
 800a79e:	2300      	movs	r3, #0
}
 800a7a0:	4618      	mov	r0, r3
 800a7a2:	3708      	adds	r7, #8
 800a7a4:	46bd      	mov	sp, r7
 800a7a6:	bd80      	pop	{r7, pc}

0800a7a8 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800a7a8:	b480      	push	{r7}
 800a7aa:	b083      	sub	sp, #12
 800a7ac:	af00      	add	r7, sp, #0
 800a7ae:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	f003 0303 	and.w	r3, r3, #3
}
 800a7b8:	4618      	mov	r0, r3
 800a7ba:	370c      	adds	r7, #12
 800a7bc:	46bd      	mov	sp, r7
 800a7be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c2:	4770      	bx	lr

0800a7c4 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800a7c4:	b480      	push	{r7}
 800a7c6:	b085      	sub	sp, #20
 800a7c8:	af00      	add	r7, sp, #0
 800a7ca:	6078      	str	r0, [r7, #4]
 800a7cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800a7ce:	2300      	movs	r3, #0
 800a7d0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800a7d2:	683b      	ldr	r3, [r7, #0]
 800a7d4:	681a      	ldr	r2, [r3, #0]
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a7da:	683b      	ldr	r3, [r7, #0]
 800a7dc:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800a7de:	683b      	ldr	r3, [r7, #0]
 800a7e0:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a7e2:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800a7e4:	683b      	ldr	r3, [r7, #0]
 800a7e6:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800a7e8:	431a      	orrs	r2, r3
                       Command->CPSM);
 800a7ea:	683b      	ldr	r3, [r7, #0]
 800a7ec:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800a7ee:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a7f0:	68fa      	ldr	r2, [r7, #12]
 800a7f2:	4313      	orrs	r3, r2
 800a7f4:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	68db      	ldr	r3, [r3, #12]
 800a7fa:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800a7fe:	f023 030f 	bic.w	r3, r3, #15
 800a802:	68fa      	ldr	r2, [r7, #12]
 800a804:	431a      	orrs	r2, r3
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800a80a:	2300      	movs	r3, #0
}
 800a80c:	4618      	mov	r0, r3
 800a80e:	3714      	adds	r7, #20
 800a810:	46bd      	mov	sp, r7
 800a812:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a816:	4770      	bx	lr

0800a818 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800a818:	b480      	push	{r7}
 800a81a:	b083      	sub	sp, #12
 800a81c:	af00      	add	r7, sp, #0
 800a81e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	691b      	ldr	r3, [r3, #16]
 800a824:	b2db      	uxtb	r3, r3
}
 800a826:	4618      	mov	r0, r3
 800a828:	370c      	adds	r7, #12
 800a82a:	46bd      	mov	sp, r7
 800a82c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a830:	4770      	bx	lr

0800a832 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800a832:	b480      	push	{r7}
 800a834:	b085      	sub	sp, #20
 800a836:	af00      	add	r7, sp, #0
 800a838:	6078      	str	r0, [r7, #4]
 800a83a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	3314      	adds	r3, #20
 800a840:	461a      	mov	r2, r3
 800a842:	683b      	ldr	r3, [r7, #0]
 800a844:	4413      	add	r3, r2
 800a846:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	681b      	ldr	r3, [r3, #0]
}  
 800a84c:	4618      	mov	r0, r3
 800a84e:	3714      	adds	r7, #20
 800a850:	46bd      	mov	sp, r7
 800a852:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a856:	4770      	bx	lr

0800a858 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800a858:	b480      	push	{r7}
 800a85a:	b085      	sub	sp, #20
 800a85c:	af00      	add	r7, sp, #0
 800a85e:	6078      	str	r0, [r7, #4]
 800a860:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800a862:	2300      	movs	r3, #0
 800a864:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800a866:	683b      	ldr	r3, [r7, #0]
 800a868:	681a      	ldr	r2, [r3, #0]
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800a86e:	683b      	ldr	r3, [r7, #0]
 800a870:	685a      	ldr	r2, [r3, #4]
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a876:	683b      	ldr	r3, [r7, #0]
 800a878:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800a87a:	683b      	ldr	r3, [r7, #0]
 800a87c:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a87e:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800a880:	683b      	ldr	r3, [r7, #0]
 800a882:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800a884:	431a      	orrs	r2, r3
                       Data->DPSM);
 800a886:	683b      	ldr	r3, [r7, #0]
 800a888:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800a88a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a88c:	68fa      	ldr	r2, [r7, #12]
 800a88e:	4313      	orrs	r3, r2
 800a890:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a896:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	431a      	orrs	r2, r3
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800a8a2:	2300      	movs	r3, #0

}
 800a8a4:	4618      	mov	r0, r3
 800a8a6:	3714      	adds	r7, #20
 800a8a8:	46bd      	mov	sp, r7
 800a8aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ae:	4770      	bx	lr

0800a8b0 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800a8b0:	b580      	push	{r7, lr}
 800a8b2:	b088      	sub	sp, #32
 800a8b4:	af00      	add	r7, sp, #0
 800a8b6:	6078      	str	r0, [r7, #4]
 800a8b8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800a8ba:	683b      	ldr	r3, [r7, #0]
 800a8bc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800a8be:	2310      	movs	r3, #16
 800a8c0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a8c2:	2340      	movs	r3, #64	; 0x40
 800a8c4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a8c6:	2300      	movs	r3, #0
 800a8c8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a8ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a8ce:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a8d0:	f107 0308 	add.w	r3, r7, #8
 800a8d4:	4619      	mov	r1, r3
 800a8d6:	6878      	ldr	r0, [r7, #4]
 800a8d8:	f7ff ff74 	bl	800a7c4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800a8dc:	f241 3288 	movw	r2, #5000	; 0x1388
 800a8e0:	2110      	movs	r1, #16
 800a8e2:	6878      	ldr	r0, [r7, #4]
 800a8e4:	f000 f9fe 	bl	800ace4 <SDMMC_GetCmdResp1>
 800a8e8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a8ea:	69fb      	ldr	r3, [r7, #28]
}
 800a8ec:	4618      	mov	r0, r3
 800a8ee:	3720      	adds	r7, #32
 800a8f0:	46bd      	mov	sp, r7
 800a8f2:	bd80      	pop	{r7, pc}

0800a8f4 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800a8f4:	b580      	push	{r7, lr}
 800a8f6:	b088      	sub	sp, #32
 800a8f8:	af00      	add	r7, sp, #0
 800a8fa:	6078      	str	r0, [r7, #4]
 800a8fc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800a8fe:	683b      	ldr	r3, [r7, #0]
 800a900:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800a902:	2311      	movs	r3, #17
 800a904:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a906:	2340      	movs	r3, #64	; 0x40
 800a908:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a90a:	2300      	movs	r3, #0
 800a90c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a90e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a912:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a914:	f107 0308 	add.w	r3, r7, #8
 800a918:	4619      	mov	r1, r3
 800a91a:	6878      	ldr	r0, [r7, #4]
 800a91c:	f7ff ff52 	bl	800a7c4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800a920:	f241 3288 	movw	r2, #5000	; 0x1388
 800a924:	2111      	movs	r1, #17
 800a926:	6878      	ldr	r0, [r7, #4]
 800a928:	f000 f9dc 	bl	800ace4 <SDMMC_GetCmdResp1>
 800a92c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a92e:	69fb      	ldr	r3, [r7, #28]
}
 800a930:	4618      	mov	r0, r3
 800a932:	3720      	adds	r7, #32
 800a934:	46bd      	mov	sp, r7
 800a936:	bd80      	pop	{r7, pc}

0800a938 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800a938:	b580      	push	{r7, lr}
 800a93a:	b088      	sub	sp, #32
 800a93c:	af00      	add	r7, sp, #0
 800a93e:	6078      	str	r0, [r7, #4]
 800a940:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800a942:	683b      	ldr	r3, [r7, #0]
 800a944:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800a946:	2312      	movs	r3, #18
 800a948:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a94a:	2340      	movs	r3, #64	; 0x40
 800a94c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a94e:	2300      	movs	r3, #0
 800a950:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a952:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a956:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a958:	f107 0308 	add.w	r3, r7, #8
 800a95c:	4619      	mov	r1, r3
 800a95e:	6878      	ldr	r0, [r7, #4]
 800a960:	f7ff ff30 	bl	800a7c4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800a964:	f241 3288 	movw	r2, #5000	; 0x1388
 800a968:	2112      	movs	r1, #18
 800a96a:	6878      	ldr	r0, [r7, #4]
 800a96c:	f000 f9ba 	bl	800ace4 <SDMMC_GetCmdResp1>
 800a970:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a972:	69fb      	ldr	r3, [r7, #28]
}
 800a974:	4618      	mov	r0, r3
 800a976:	3720      	adds	r7, #32
 800a978:	46bd      	mov	sp, r7
 800a97a:	bd80      	pop	{r7, pc}

0800a97c <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800a97c:	b580      	push	{r7, lr}
 800a97e:	b088      	sub	sp, #32
 800a980:	af00      	add	r7, sp, #0
 800a982:	6078      	str	r0, [r7, #4]
 800a984:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800a986:	683b      	ldr	r3, [r7, #0]
 800a988:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800a98a:	2318      	movs	r3, #24
 800a98c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a98e:	2340      	movs	r3, #64	; 0x40
 800a990:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a992:	2300      	movs	r3, #0
 800a994:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a996:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a99a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a99c:	f107 0308 	add.w	r3, r7, #8
 800a9a0:	4619      	mov	r1, r3
 800a9a2:	6878      	ldr	r0, [r7, #4]
 800a9a4:	f7ff ff0e 	bl	800a7c4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800a9a8:	f241 3288 	movw	r2, #5000	; 0x1388
 800a9ac:	2118      	movs	r1, #24
 800a9ae:	6878      	ldr	r0, [r7, #4]
 800a9b0:	f000 f998 	bl	800ace4 <SDMMC_GetCmdResp1>
 800a9b4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a9b6:	69fb      	ldr	r3, [r7, #28]
}
 800a9b8:	4618      	mov	r0, r3
 800a9ba:	3720      	adds	r7, #32
 800a9bc:	46bd      	mov	sp, r7
 800a9be:	bd80      	pop	{r7, pc}

0800a9c0 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800a9c0:	b580      	push	{r7, lr}
 800a9c2:	b088      	sub	sp, #32
 800a9c4:	af00      	add	r7, sp, #0
 800a9c6:	6078      	str	r0, [r7, #4]
 800a9c8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800a9ca:	683b      	ldr	r3, [r7, #0]
 800a9cc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800a9ce:	2319      	movs	r3, #25
 800a9d0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a9d2:	2340      	movs	r3, #64	; 0x40
 800a9d4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a9d6:	2300      	movs	r3, #0
 800a9d8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a9da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a9de:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a9e0:	f107 0308 	add.w	r3, r7, #8
 800a9e4:	4619      	mov	r1, r3
 800a9e6:	6878      	ldr	r0, [r7, #4]
 800a9e8:	f7ff feec 	bl	800a7c4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800a9ec:	f241 3288 	movw	r2, #5000	; 0x1388
 800a9f0:	2119      	movs	r1, #25
 800a9f2:	6878      	ldr	r0, [r7, #4]
 800a9f4:	f000 f976 	bl	800ace4 <SDMMC_GetCmdResp1>
 800a9f8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a9fa:	69fb      	ldr	r3, [r7, #28]
}
 800a9fc:	4618      	mov	r0, r3
 800a9fe:	3720      	adds	r7, #32
 800aa00:	46bd      	mov	sp, r7
 800aa02:	bd80      	pop	{r7, pc}

0800aa04 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800aa04:	b580      	push	{r7, lr}
 800aa06:	b088      	sub	sp, #32
 800aa08:	af00      	add	r7, sp, #0
 800aa0a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800aa10:	230c      	movs	r3, #12
 800aa12:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800aa14:	2340      	movs	r3, #64	; 0x40
 800aa16:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800aa18:	2300      	movs	r3, #0
 800aa1a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800aa1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aa20:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800aa22:	f107 0308 	add.w	r3, r7, #8
 800aa26:	4619      	mov	r1, r3
 800aa28:	6878      	ldr	r0, [r7, #4]
 800aa2a:	f7ff fecb 	bl	800a7c4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800aa2e:	4a05      	ldr	r2, [pc, #20]	; (800aa44 <SDMMC_CmdStopTransfer+0x40>)
 800aa30:	210c      	movs	r1, #12
 800aa32:	6878      	ldr	r0, [r7, #4]
 800aa34:	f000 f956 	bl	800ace4 <SDMMC_GetCmdResp1>
 800aa38:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aa3a:	69fb      	ldr	r3, [r7, #28]
}
 800aa3c:	4618      	mov	r0, r3
 800aa3e:	3720      	adds	r7, #32
 800aa40:	46bd      	mov	sp, r7
 800aa42:	bd80      	pop	{r7, pc}
 800aa44:	05f5e100 	.word	0x05f5e100

0800aa48 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800aa48:	b580      	push	{r7, lr}
 800aa4a:	b08a      	sub	sp, #40	; 0x28
 800aa4c:	af00      	add	r7, sp, #0
 800aa4e:	60f8      	str	r0, [r7, #12]
 800aa50:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800aa54:	683b      	ldr	r3, [r7, #0]
 800aa56:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800aa58:	2307      	movs	r3, #7
 800aa5a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800aa5c:	2340      	movs	r3, #64	; 0x40
 800aa5e:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800aa60:	2300      	movs	r3, #0
 800aa62:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800aa64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aa68:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800aa6a:	f107 0310 	add.w	r3, r7, #16
 800aa6e:	4619      	mov	r1, r3
 800aa70:	68f8      	ldr	r0, [r7, #12]
 800aa72:	f7ff fea7 	bl	800a7c4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800aa76:	f241 3288 	movw	r2, #5000	; 0x1388
 800aa7a:	2107      	movs	r1, #7
 800aa7c:	68f8      	ldr	r0, [r7, #12]
 800aa7e:	f000 f931 	bl	800ace4 <SDMMC_GetCmdResp1>
 800aa82:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800aa84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800aa86:	4618      	mov	r0, r3
 800aa88:	3728      	adds	r7, #40	; 0x28
 800aa8a:	46bd      	mov	sp, r7
 800aa8c:	bd80      	pop	{r7, pc}

0800aa8e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800aa8e:	b580      	push	{r7, lr}
 800aa90:	b088      	sub	sp, #32
 800aa92:	af00      	add	r7, sp, #0
 800aa94:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800aa96:	2300      	movs	r3, #0
 800aa98:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800aa9a:	2300      	movs	r3, #0
 800aa9c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800aa9e:	2300      	movs	r3, #0
 800aaa0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800aaa2:	2300      	movs	r3, #0
 800aaa4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800aaa6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aaaa:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800aaac:	f107 0308 	add.w	r3, r7, #8
 800aab0:	4619      	mov	r1, r3
 800aab2:	6878      	ldr	r0, [r7, #4]
 800aab4:	f7ff fe86 	bl	800a7c4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800aab8:	6878      	ldr	r0, [r7, #4]
 800aaba:	f000 f8eb 	bl	800ac94 <SDMMC_GetCmdError>
 800aabe:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aac0:	69fb      	ldr	r3, [r7, #28]
}
 800aac2:	4618      	mov	r0, r3
 800aac4:	3720      	adds	r7, #32
 800aac6:	46bd      	mov	sp, r7
 800aac8:	bd80      	pop	{r7, pc}

0800aaca <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800aaca:	b580      	push	{r7, lr}
 800aacc:	b088      	sub	sp, #32
 800aace:	af00      	add	r7, sp, #0
 800aad0:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800aad2:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800aad6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800aad8:	2308      	movs	r3, #8
 800aada:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800aadc:	2340      	movs	r3, #64	; 0x40
 800aade:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800aae0:	2300      	movs	r3, #0
 800aae2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800aae4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aae8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800aaea:	f107 0308 	add.w	r3, r7, #8
 800aaee:	4619      	mov	r1, r3
 800aaf0:	6878      	ldr	r0, [r7, #4]
 800aaf2:	f7ff fe67 	bl	800a7c4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800aaf6:	6878      	ldr	r0, [r7, #4]
 800aaf8:	f000 fad4 	bl	800b0a4 <SDMMC_GetCmdResp7>
 800aafc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aafe:	69fb      	ldr	r3, [r7, #28]
}
 800ab00:	4618      	mov	r0, r3
 800ab02:	3720      	adds	r7, #32
 800ab04:	46bd      	mov	sp, r7
 800ab06:	bd80      	pop	{r7, pc}

0800ab08 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800ab08:	b580      	push	{r7, lr}
 800ab0a:	b088      	sub	sp, #32
 800ab0c:	af00      	add	r7, sp, #0
 800ab0e:	6078      	str	r0, [r7, #4]
 800ab10:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800ab12:	683b      	ldr	r3, [r7, #0]
 800ab14:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800ab16:	2337      	movs	r3, #55	; 0x37
 800ab18:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ab1a:	2340      	movs	r3, #64	; 0x40
 800ab1c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ab1e:	2300      	movs	r3, #0
 800ab20:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ab22:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ab26:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ab28:	f107 0308 	add.w	r3, r7, #8
 800ab2c:	4619      	mov	r1, r3
 800ab2e:	6878      	ldr	r0, [r7, #4]
 800ab30:	f7ff fe48 	bl	800a7c4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800ab34:	f241 3288 	movw	r2, #5000	; 0x1388
 800ab38:	2137      	movs	r1, #55	; 0x37
 800ab3a:	6878      	ldr	r0, [r7, #4]
 800ab3c:	f000 f8d2 	bl	800ace4 <SDMMC_GetCmdResp1>
 800ab40:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ab42:	69fb      	ldr	r3, [r7, #28]
}
 800ab44:	4618      	mov	r0, r3
 800ab46:	3720      	adds	r7, #32
 800ab48:	46bd      	mov	sp, r7
 800ab4a:	bd80      	pop	{r7, pc}

0800ab4c <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800ab4c:	b580      	push	{r7, lr}
 800ab4e:	b088      	sub	sp, #32
 800ab50:	af00      	add	r7, sp, #0
 800ab52:	6078      	str	r0, [r7, #4]
 800ab54:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800ab56:	683b      	ldr	r3, [r7, #0]
 800ab58:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ab5c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ab60:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800ab62:	2329      	movs	r3, #41	; 0x29
 800ab64:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ab66:	2340      	movs	r3, #64	; 0x40
 800ab68:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ab6a:	2300      	movs	r3, #0
 800ab6c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ab6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ab72:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ab74:	f107 0308 	add.w	r3, r7, #8
 800ab78:	4619      	mov	r1, r3
 800ab7a:	6878      	ldr	r0, [r7, #4]
 800ab7c:	f7ff fe22 	bl	800a7c4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800ab80:	6878      	ldr	r0, [r7, #4]
 800ab82:	f000 f9e1 	bl	800af48 <SDMMC_GetCmdResp3>
 800ab86:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ab88:	69fb      	ldr	r3, [r7, #28]
}
 800ab8a:	4618      	mov	r0, r3
 800ab8c:	3720      	adds	r7, #32
 800ab8e:	46bd      	mov	sp, r7
 800ab90:	bd80      	pop	{r7, pc}

0800ab92 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800ab92:	b580      	push	{r7, lr}
 800ab94:	b088      	sub	sp, #32
 800ab96:	af00      	add	r7, sp, #0
 800ab98:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800ab9a:	2300      	movs	r3, #0
 800ab9c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800ab9e:	2302      	movs	r3, #2
 800aba0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800aba2:	23c0      	movs	r3, #192	; 0xc0
 800aba4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800aba6:	2300      	movs	r3, #0
 800aba8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800abaa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800abae:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800abb0:	f107 0308 	add.w	r3, r7, #8
 800abb4:	4619      	mov	r1, r3
 800abb6:	6878      	ldr	r0, [r7, #4]
 800abb8:	f7ff fe04 	bl	800a7c4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800abbc:	6878      	ldr	r0, [r7, #4]
 800abbe:	f000 f97d 	bl	800aebc <SDMMC_GetCmdResp2>
 800abc2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800abc4:	69fb      	ldr	r3, [r7, #28]
}
 800abc6:	4618      	mov	r0, r3
 800abc8:	3720      	adds	r7, #32
 800abca:	46bd      	mov	sp, r7
 800abcc:	bd80      	pop	{r7, pc}

0800abce <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800abce:	b580      	push	{r7, lr}
 800abd0:	b088      	sub	sp, #32
 800abd2:	af00      	add	r7, sp, #0
 800abd4:	6078      	str	r0, [r7, #4]
 800abd6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800abd8:	683b      	ldr	r3, [r7, #0]
 800abda:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800abdc:	2309      	movs	r3, #9
 800abde:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800abe0:	23c0      	movs	r3, #192	; 0xc0
 800abe2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800abe4:	2300      	movs	r3, #0
 800abe6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800abe8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800abec:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800abee:	f107 0308 	add.w	r3, r7, #8
 800abf2:	4619      	mov	r1, r3
 800abf4:	6878      	ldr	r0, [r7, #4]
 800abf6:	f7ff fde5 	bl	800a7c4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800abfa:	6878      	ldr	r0, [r7, #4]
 800abfc:	f000 f95e 	bl	800aebc <SDMMC_GetCmdResp2>
 800ac00:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ac02:	69fb      	ldr	r3, [r7, #28]
}
 800ac04:	4618      	mov	r0, r3
 800ac06:	3720      	adds	r7, #32
 800ac08:	46bd      	mov	sp, r7
 800ac0a:	bd80      	pop	{r7, pc}

0800ac0c <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800ac0c:	b580      	push	{r7, lr}
 800ac0e:	b088      	sub	sp, #32
 800ac10:	af00      	add	r7, sp, #0
 800ac12:	6078      	str	r0, [r7, #4]
 800ac14:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800ac16:	2300      	movs	r3, #0
 800ac18:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800ac1a:	2303      	movs	r3, #3
 800ac1c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ac1e:	2340      	movs	r3, #64	; 0x40
 800ac20:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ac22:	2300      	movs	r3, #0
 800ac24:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ac26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ac2a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ac2c:	f107 0308 	add.w	r3, r7, #8
 800ac30:	4619      	mov	r1, r3
 800ac32:	6878      	ldr	r0, [r7, #4]
 800ac34:	f7ff fdc6 	bl	800a7c4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800ac38:	683a      	ldr	r2, [r7, #0]
 800ac3a:	2103      	movs	r1, #3
 800ac3c:	6878      	ldr	r0, [r7, #4]
 800ac3e:	f000 f9bd 	bl	800afbc <SDMMC_GetCmdResp6>
 800ac42:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ac44:	69fb      	ldr	r3, [r7, #28]
}
 800ac46:	4618      	mov	r0, r3
 800ac48:	3720      	adds	r7, #32
 800ac4a:	46bd      	mov	sp, r7
 800ac4c:	bd80      	pop	{r7, pc}

0800ac4e <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800ac4e:	b580      	push	{r7, lr}
 800ac50:	b088      	sub	sp, #32
 800ac52:	af00      	add	r7, sp, #0
 800ac54:	6078      	str	r0, [r7, #4]
 800ac56:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800ac58:	683b      	ldr	r3, [r7, #0]
 800ac5a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800ac5c:	230d      	movs	r3, #13
 800ac5e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ac60:	2340      	movs	r3, #64	; 0x40
 800ac62:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ac64:	2300      	movs	r3, #0
 800ac66:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ac68:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ac6c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ac6e:	f107 0308 	add.w	r3, r7, #8
 800ac72:	4619      	mov	r1, r3
 800ac74:	6878      	ldr	r0, [r7, #4]
 800ac76:	f7ff fda5 	bl	800a7c4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800ac7a:	f241 3288 	movw	r2, #5000	; 0x1388
 800ac7e:	210d      	movs	r1, #13
 800ac80:	6878      	ldr	r0, [r7, #4]
 800ac82:	f000 f82f 	bl	800ace4 <SDMMC_GetCmdResp1>
 800ac86:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ac88:	69fb      	ldr	r3, [r7, #28]
}
 800ac8a:	4618      	mov	r0, r3
 800ac8c:	3720      	adds	r7, #32
 800ac8e:	46bd      	mov	sp, r7
 800ac90:	bd80      	pop	{r7, pc}
	...

0800ac94 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800ac94:	b490      	push	{r4, r7}
 800ac96:	b082      	sub	sp, #8
 800ac98:	af00      	add	r7, sp, #0
 800ac9a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800ac9c:	4b0f      	ldr	r3, [pc, #60]	; (800acdc <SDMMC_GetCmdError+0x48>)
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	4a0f      	ldr	r2, [pc, #60]	; (800ace0 <SDMMC_GetCmdError+0x4c>)
 800aca2:	fba2 2303 	umull	r2, r3, r2, r3
 800aca6:	0a5b      	lsrs	r3, r3, #9
 800aca8:	f241 3288 	movw	r2, #5000	; 0x1388
 800acac:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800acb0:	4623      	mov	r3, r4
 800acb2:	1e5c      	subs	r4, r3, #1
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d102      	bne.n	800acbe <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800acb8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800acbc:	e009      	b.n	800acd2 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800acc2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d0f2      	beq.n	800acb0 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	22c5      	movs	r2, #197	; 0xc5
 800acce:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800acd0:	2300      	movs	r3, #0
}
 800acd2:	4618      	mov	r0, r3
 800acd4:	3708      	adds	r7, #8
 800acd6:	46bd      	mov	sp, r7
 800acd8:	bc90      	pop	{r4, r7}
 800acda:	4770      	bx	lr
 800acdc:	20000058 	.word	0x20000058
 800ace0:	10624dd3 	.word	0x10624dd3

0800ace4 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800ace4:	b590      	push	{r4, r7, lr}
 800ace6:	b087      	sub	sp, #28
 800ace8:	af00      	add	r7, sp, #0
 800acea:	60f8      	str	r0, [r7, #12]
 800acec:	460b      	mov	r3, r1
 800acee:	607a      	str	r2, [r7, #4]
 800acf0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800acf2:	4b6f      	ldr	r3, [pc, #444]	; (800aeb0 <SDMMC_GetCmdResp1+0x1cc>)
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	4a6f      	ldr	r2, [pc, #444]	; (800aeb4 <SDMMC_GetCmdResp1+0x1d0>)
 800acf8:	fba2 2303 	umull	r2, r3, r2, r3
 800acfc:	0a5b      	lsrs	r3, r3, #9
 800acfe:	687a      	ldr	r2, [r7, #4]
 800ad00:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800ad04:	4623      	mov	r3, r4
 800ad06:	1e5c      	subs	r4, r3, #1
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d102      	bne.n	800ad12 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ad0c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ad10:	e0c9      	b.n	800aea6 <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ad16:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ad18:	697b      	ldr	r3, [r7, #20]
 800ad1a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d0f0      	beq.n	800ad04 <SDMMC_GetCmdResp1+0x20>
 800ad22:	697b      	ldr	r3, [r7, #20]
 800ad24:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d1eb      	bne.n	800ad04 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ad30:	f003 0304 	and.w	r3, r3, #4
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d004      	beq.n	800ad42 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	2204      	movs	r2, #4
 800ad3c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ad3e:	2304      	movs	r3, #4
 800ad40:	e0b1      	b.n	800aea6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ad46:	f003 0301 	and.w	r3, r3, #1
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d004      	beq.n	800ad58 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	2201      	movs	r2, #1
 800ad52:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ad54:	2301      	movs	r3, #1
 800ad56:	e0a6      	b.n	800aea6 <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	22c5      	movs	r2, #197	; 0xc5
 800ad5c:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800ad5e:	68f8      	ldr	r0, [r7, #12]
 800ad60:	f7ff fd5a 	bl	800a818 <SDIO_GetCommandResponse>
 800ad64:	4603      	mov	r3, r0
 800ad66:	461a      	mov	r2, r3
 800ad68:	7afb      	ldrb	r3, [r7, #11]
 800ad6a:	4293      	cmp	r3, r2
 800ad6c:	d001      	beq.n	800ad72 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ad6e:	2301      	movs	r3, #1
 800ad70:	e099      	b.n	800aea6 <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800ad72:	2100      	movs	r1, #0
 800ad74:	68f8      	ldr	r0, [r7, #12]
 800ad76:	f7ff fd5c 	bl	800a832 <SDIO_GetResponse>
 800ad7a:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800ad7c:	693a      	ldr	r2, [r7, #16]
 800ad7e:	4b4e      	ldr	r3, [pc, #312]	; (800aeb8 <SDMMC_GetCmdResp1+0x1d4>)
 800ad80:	4013      	ands	r3, r2
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d101      	bne.n	800ad8a <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 800ad86:	2300      	movs	r3, #0
 800ad88:	e08d      	b.n	800aea6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800ad8a:	693b      	ldr	r3, [r7, #16]
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	da02      	bge.n	800ad96 <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800ad90:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800ad94:	e087      	b.n	800aea6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800ad96:	693b      	ldr	r3, [r7, #16]
 800ad98:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d001      	beq.n	800ada4 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800ada0:	2340      	movs	r3, #64	; 0x40
 800ada2:	e080      	b.n	800aea6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800ada4:	693b      	ldr	r3, [r7, #16]
 800ada6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d001      	beq.n	800adb2 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800adae:	2380      	movs	r3, #128	; 0x80
 800adb0:	e079      	b.n	800aea6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800adb2:	693b      	ldr	r3, [r7, #16]
 800adb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d002      	beq.n	800adc2 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800adbc:	f44f 7380 	mov.w	r3, #256	; 0x100
 800adc0:	e071      	b.n	800aea6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800adc2:	693b      	ldr	r3, [r7, #16]
 800adc4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d002      	beq.n	800add2 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800adcc:	f44f 7300 	mov.w	r3, #512	; 0x200
 800add0:	e069      	b.n	800aea6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800add2:	693b      	ldr	r3, [r7, #16]
 800add4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800add8:	2b00      	cmp	r3, #0
 800adda:	d002      	beq.n	800ade2 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800addc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ade0:	e061      	b.n	800aea6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800ade2:	693b      	ldr	r3, [r7, #16]
 800ade4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d002      	beq.n	800adf2 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800adec:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800adf0:	e059      	b.n	800aea6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800adf2:	693b      	ldr	r3, [r7, #16]
 800adf4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d002      	beq.n	800ae02 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800adfc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ae00:	e051      	b.n	800aea6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800ae02:	693b      	ldr	r3, [r7, #16]
 800ae04:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d002      	beq.n	800ae12 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800ae0c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800ae10:	e049      	b.n	800aea6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800ae12:	693b      	ldr	r3, [r7, #16]
 800ae14:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d002      	beq.n	800ae22 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800ae1c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800ae20:	e041      	b.n	800aea6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800ae22:	693b      	ldr	r3, [r7, #16]
 800ae24:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d002      	beq.n	800ae32 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 800ae2c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ae30:	e039      	b.n	800aea6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800ae32:	693b      	ldr	r3, [r7, #16]
 800ae34:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d002      	beq.n	800ae42 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800ae3c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800ae40:	e031      	b.n	800aea6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800ae42:	693b      	ldr	r3, [r7, #16]
 800ae44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d002      	beq.n	800ae52 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800ae4c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800ae50:	e029      	b.n	800aea6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800ae52:	693b      	ldr	r3, [r7, #16]
 800ae54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d002      	beq.n	800ae62 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800ae5c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800ae60:	e021      	b.n	800aea6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800ae62:	693b      	ldr	r3, [r7, #16]
 800ae64:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d002      	beq.n	800ae72 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800ae6c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800ae70:	e019      	b.n	800aea6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800ae72:	693b      	ldr	r3, [r7, #16]
 800ae74:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d002      	beq.n	800ae82 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800ae7c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800ae80:	e011      	b.n	800aea6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800ae82:	693b      	ldr	r3, [r7, #16]
 800ae84:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d002      	beq.n	800ae92 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800ae8c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800ae90:	e009      	b.n	800aea6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800ae92:	693b      	ldr	r3, [r7, #16]
 800ae94:	f003 0308 	and.w	r3, r3, #8
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d002      	beq.n	800aea2 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800ae9c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800aea0:	e001      	b.n	800aea6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800aea2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800aea6:	4618      	mov	r0, r3
 800aea8:	371c      	adds	r7, #28
 800aeaa:	46bd      	mov	sp, r7
 800aeac:	bd90      	pop	{r4, r7, pc}
 800aeae:	bf00      	nop
 800aeb0:	20000058 	.word	0x20000058
 800aeb4:	10624dd3 	.word	0x10624dd3
 800aeb8:	fdffe008 	.word	0xfdffe008

0800aebc <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800aebc:	b490      	push	{r4, r7}
 800aebe:	b084      	sub	sp, #16
 800aec0:	af00      	add	r7, sp, #0
 800aec2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800aec4:	4b1e      	ldr	r3, [pc, #120]	; (800af40 <SDMMC_GetCmdResp2+0x84>)
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	4a1e      	ldr	r2, [pc, #120]	; (800af44 <SDMMC_GetCmdResp2+0x88>)
 800aeca:	fba2 2303 	umull	r2, r3, r2, r3
 800aece:	0a5b      	lsrs	r3, r3, #9
 800aed0:	f241 3288 	movw	r2, #5000	; 0x1388
 800aed4:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800aed8:	4623      	mov	r3, r4
 800aeda:	1e5c      	subs	r4, r3, #1
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d102      	bne.n	800aee6 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800aee0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800aee4:	e026      	b.n	800af34 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aeea:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d0f0      	beq.n	800aed8 <SDMMC_GetCmdResp2+0x1c>
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	d1eb      	bne.n	800aed8 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800af04:	f003 0304 	and.w	r3, r3, #4
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d004      	beq.n	800af16 <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	2204      	movs	r2, #4
 800af10:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800af12:	2304      	movs	r3, #4
 800af14:	e00e      	b.n	800af34 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800af1a:	f003 0301 	and.w	r3, r3, #1
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d004      	beq.n	800af2c <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	2201      	movs	r2, #1
 800af26:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800af28:	2301      	movs	r3, #1
 800af2a:	e003      	b.n	800af34 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	22c5      	movs	r2, #197	; 0xc5
 800af30:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800af32:	2300      	movs	r3, #0
}
 800af34:	4618      	mov	r0, r3
 800af36:	3710      	adds	r7, #16
 800af38:	46bd      	mov	sp, r7
 800af3a:	bc90      	pop	{r4, r7}
 800af3c:	4770      	bx	lr
 800af3e:	bf00      	nop
 800af40:	20000058 	.word	0x20000058
 800af44:	10624dd3 	.word	0x10624dd3

0800af48 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800af48:	b490      	push	{r4, r7}
 800af4a:	b084      	sub	sp, #16
 800af4c:	af00      	add	r7, sp, #0
 800af4e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800af50:	4b18      	ldr	r3, [pc, #96]	; (800afb4 <SDMMC_GetCmdResp3+0x6c>)
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	4a18      	ldr	r2, [pc, #96]	; (800afb8 <SDMMC_GetCmdResp3+0x70>)
 800af56:	fba2 2303 	umull	r2, r3, r2, r3
 800af5a:	0a5b      	lsrs	r3, r3, #9
 800af5c:	f241 3288 	movw	r2, #5000	; 0x1388
 800af60:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800af64:	4623      	mov	r3, r4
 800af66:	1e5c      	subs	r4, r3, #1
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d102      	bne.n	800af72 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800af6c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800af70:	e01b      	b.n	800afaa <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800af76:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d0f0      	beq.n	800af64 <SDMMC_GetCmdResp3+0x1c>
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d1eb      	bne.n	800af64 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800af90:	f003 0304 	and.w	r3, r3, #4
 800af94:	2b00      	cmp	r3, #0
 800af96:	d004      	beq.n	800afa2 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	2204      	movs	r2, #4
 800af9c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800af9e:	2304      	movs	r3, #4
 800afa0:	e003      	b.n	800afaa <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	22c5      	movs	r2, #197	; 0xc5
 800afa6:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800afa8:	2300      	movs	r3, #0
}
 800afaa:	4618      	mov	r0, r3
 800afac:	3710      	adds	r7, #16
 800afae:	46bd      	mov	sp, r7
 800afb0:	bc90      	pop	{r4, r7}
 800afb2:	4770      	bx	lr
 800afb4:	20000058 	.word	0x20000058
 800afb8:	10624dd3 	.word	0x10624dd3

0800afbc <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800afbc:	b590      	push	{r4, r7, lr}
 800afbe:	b087      	sub	sp, #28
 800afc0:	af00      	add	r7, sp, #0
 800afc2:	60f8      	str	r0, [r7, #12]
 800afc4:	460b      	mov	r3, r1
 800afc6:	607a      	str	r2, [r7, #4]
 800afc8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800afca:	4b34      	ldr	r3, [pc, #208]	; (800b09c <SDMMC_GetCmdResp6+0xe0>)
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	4a34      	ldr	r2, [pc, #208]	; (800b0a0 <SDMMC_GetCmdResp6+0xe4>)
 800afd0:	fba2 2303 	umull	r2, r3, r2, r3
 800afd4:	0a5b      	lsrs	r3, r3, #9
 800afd6:	f241 3288 	movw	r2, #5000	; 0x1388
 800afda:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800afde:	4623      	mov	r3, r4
 800afe0:	1e5c      	subs	r4, r3, #1
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d102      	bne.n	800afec <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800afe6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800afea:	e052      	b.n	800b092 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aff0:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800aff2:	697b      	ldr	r3, [r7, #20]
 800aff4:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d0f0      	beq.n	800afde <SDMMC_GetCmdResp6+0x22>
 800affc:	697b      	ldr	r3, [r7, #20]
 800affe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b002:	2b00      	cmp	r3, #0
 800b004:	d1eb      	bne.n	800afde <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b00a:	f003 0304 	and.w	r3, r3, #4
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d004      	beq.n	800b01c <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	2204      	movs	r2, #4
 800b016:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b018:	2304      	movs	r3, #4
 800b01a:	e03a      	b.n	800b092 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b01c:	68fb      	ldr	r3, [r7, #12]
 800b01e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b020:	f003 0301 	and.w	r3, r3, #1
 800b024:	2b00      	cmp	r3, #0
 800b026:	d004      	beq.n	800b032 <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	2201      	movs	r2, #1
 800b02c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b02e:	2301      	movs	r3, #1
 800b030:	e02f      	b.n	800b092 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800b032:	68f8      	ldr	r0, [r7, #12]
 800b034:	f7ff fbf0 	bl	800a818 <SDIO_GetCommandResponse>
 800b038:	4603      	mov	r3, r0
 800b03a:	461a      	mov	r2, r3
 800b03c:	7afb      	ldrb	r3, [r7, #11]
 800b03e:	4293      	cmp	r3, r2
 800b040:	d001      	beq.n	800b046 <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b042:	2301      	movs	r3, #1
 800b044:	e025      	b.n	800b092 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	22c5      	movs	r2, #197	; 0xc5
 800b04a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800b04c:	2100      	movs	r1, #0
 800b04e:	68f8      	ldr	r0, [r7, #12]
 800b050:	f7ff fbef 	bl	800a832 <SDIO_GetResponse>
 800b054:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800b056:	693b      	ldr	r3, [r7, #16]
 800b058:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d106      	bne.n	800b06e <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800b060:	693b      	ldr	r3, [r7, #16]
 800b062:	0c1b      	lsrs	r3, r3, #16
 800b064:	b29a      	uxth	r2, r3
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800b06a:	2300      	movs	r3, #0
 800b06c:	e011      	b.n	800b092 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800b06e:	693b      	ldr	r3, [r7, #16]
 800b070:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b074:	2b00      	cmp	r3, #0
 800b076:	d002      	beq.n	800b07e <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b078:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b07c:	e009      	b.n	800b092 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800b07e:	693b      	ldr	r3, [r7, #16]
 800b080:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b084:	2b00      	cmp	r3, #0
 800b086:	d002      	beq.n	800b08e <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b088:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b08c:	e001      	b.n	800b092 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b08e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800b092:	4618      	mov	r0, r3
 800b094:	371c      	adds	r7, #28
 800b096:	46bd      	mov	sp, r7
 800b098:	bd90      	pop	{r4, r7, pc}
 800b09a:	bf00      	nop
 800b09c:	20000058 	.word	0x20000058
 800b0a0:	10624dd3 	.word	0x10624dd3

0800b0a4 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800b0a4:	b490      	push	{r4, r7}
 800b0a6:	b084      	sub	sp, #16
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b0ac:	4b21      	ldr	r3, [pc, #132]	; (800b134 <SDMMC_GetCmdResp7+0x90>)
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	4a21      	ldr	r2, [pc, #132]	; (800b138 <SDMMC_GetCmdResp7+0x94>)
 800b0b2:	fba2 2303 	umull	r2, r3, r2, r3
 800b0b6:	0a5b      	lsrs	r3, r3, #9
 800b0b8:	f241 3288 	movw	r2, #5000	; 0x1388
 800b0bc:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b0c0:	4623      	mov	r3, r4
 800b0c2:	1e5c      	subs	r4, r3, #1
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d102      	bne.n	800b0ce <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b0c8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b0cc:	e02c      	b.n	800b128 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b0d2:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d0f0      	beq.n	800b0c0 <SDMMC_GetCmdResp7+0x1c>
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d1eb      	bne.n	800b0c0 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b0ec:	f003 0304 	and.w	r3, r3, #4
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d004      	beq.n	800b0fe <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	2204      	movs	r2, #4
 800b0f8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b0fa:	2304      	movs	r3, #4
 800b0fc:	e014      	b.n	800b128 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b102:	f003 0301 	and.w	r3, r3, #1
 800b106:	2b00      	cmp	r3, #0
 800b108:	d004      	beq.n	800b114 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	2201      	movs	r2, #1
 800b10e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b110:	2301      	movs	r3, #1
 800b112:	e009      	b.n	800b128 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b118:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d002      	beq.n	800b126 <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	2240      	movs	r2, #64	; 0x40
 800b124:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b126:	2300      	movs	r3, #0
  
}
 800b128:	4618      	mov	r0, r3
 800b12a:	3710      	adds	r7, #16
 800b12c:	46bd      	mov	sp, r7
 800b12e:	bc90      	pop	{r4, r7}
 800b130:	4770      	bx	lr
 800b132:	bf00      	nop
 800b134:	20000058 	.word	0x20000058
 800b138:	10624dd3 	.word	0x10624dd3

0800b13c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800b13c:	b580      	push	{r7, lr}
 800b13e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800b140:	4904      	ldr	r1, [pc, #16]	; (800b154 <MX_FATFS_Init+0x18>)
 800b142:	4805      	ldr	r0, [pc, #20]	; (800b158 <MX_FATFS_Init+0x1c>)
 800b144:	f003 f816 	bl	800e174 <FATFS_LinkDriver>
 800b148:	4603      	mov	r3, r0
 800b14a:	461a      	mov	r2, r3
 800b14c:	4b03      	ldr	r3, [pc, #12]	; (800b15c <MX_FATFS_Init+0x20>)
 800b14e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800b150:	bf00      	nop
 800b152:	bd80      	pop	{r7, pc}
 800b154:	20006f4c 	.word	0x20006f4c
 800b158:	0800f330 	.word	0x0800f330
 800b15c:	20006f48 	.word	0x20006f48

0800b160 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800b160:	b480      	push	{r7}
 800b162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800b164:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800b166:	4618      	mov	r0, r3
 800b168:	46bd      	mov	sp, r7
 800b16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b16e:	4770      	bx	lr

0800b170 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800b170:	b580      	push	{r7, lr}
 800b172:	b082      	sub	sp, #8
 800b174:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800b176:	2300      	movs	r3, #0
 800b178:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800b17a:	f000 f89e 	bl	800b2ba <BSP_SD_IsDetected>
 800b17e:	4603      	mov	r3, r0
 800b180:	2b01      	cmp	r3, #1
 800b182:	d001      	beq.n	800b188 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800b184:	2301      	movs	r3, #1
 800b186:	e005      	b.n	800b194 <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800b188:	4804      	ldr	r0, [pc, #16]	; (800b19c <BSP_SD_Init+0x2c>)
 800b18a:	f7fc fd05 	bl	8007b98 <HAL_SD_Init>
 800b18e:	4603      	mov	r3, r0
 800b190:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 800b192:	79fb      	ldrb	r3, [r7, #7]
}
 800b194:	4618      	mov	r0, r3
 800b196:	3708      	adds	r7, #8
 800b198:	46bd      	mov	sp, r7
 800b19a:	bd80      	pop	{r7, pc}
 800b19c:	20006d74 	.word	0x20006d74

0800b1a0 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800b1a0:	b580      	push	{r7, lr}
 800b1a2:	b088      	sub	sp, #32
 800b1a4:	af02      	add	r7, sp, #8
 800b1a6:	60f8      	str	r0, [r7, #12]
 800b1a8:	60b9      	str	r1, [r7, #8]
 800b1aa:	607a      	str	r2, [r7, #4]
 800b1ac:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800b1ae:	2300      	movs	r3, #0
 800b1b0:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800b1b2:	683b      	ldr	r3, [r7, #0]
 800b1b4:	9300      	str	r3, [sp, #0]
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	68ba      	ldr	r2, [r7, #8]
 800b1ba:	68f9      	ldr	r1, [r7, #12]
 800b1bc:	4806      	ldr	r0, [pc, #24]	; (800b1d8 <BSP_SD_ReadBlocks+0x38>)
 800b1be:	f7fc fd7b 	bl	8007cb8 <HAL_SD_ReadBlocks>
 800b1c2:	4603      	mov	r3, r0
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d001      	beq.n	800b1cc <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800b1c8:	2301      	movs	r3, #1
 800b1ca:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800b1cc:	7dfb      	ldrb	r3, [r7, #23]
}
 800b1ce:	4618      	mov	r0, r3
 800b1d0:	3718      	adds	r7, #24
 800b1d2:	46bd      	mov	sp, r7
 800b1d4:	bd80      	pop	{r7, pc}
 800b1d6:	bf00      	nop
 800b1d8:	20006d74 	.word	0x20006d74

0800b1dc <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800b1dc:	b580      	push	{r7, lr}
 800b1de:	b088      	sub	sp, #32
 800b1e0:	af02      	add	r7, sp, #8
 800b1e2:	60f8      	str	r0, [r7, #12]
 800b1e4:	60b9      	str	r1, [r7, #8]
 800b1e6:	607a      	str	r2, [r7, #4]
 800b1e8:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800b1ea:	2300      	movs	r3, #0
 800b1ec:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800b1ee:	683b      	ldr	r3, [r7, #0]
 800b1f0:	9300      	str	r3, [sp, #0]
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	68ba      	ldr	r2, [r7, #8]
 800b1f6:	68f9      	ldr	r1, [r7, #12]
 800b1f8:	4806      	ldr	r0, [pc, #24]	; (800b214 <BSP_SD_WriteBlocks+0x38>)
 800b1fa:	f7fc ff55 	bl	80080a8 <HAL_SD_WriteBlocks>
 800b1fe:	4603      	mov	r3, r0
 800b200:	2b00      	cmp	r3, #0
 800b202:	d001      	beq.n	800b208 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800b204:	2301      	movs	r3, #1
 800b206:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800b208:	7dfb      	ldrb	r3, [r7, #23]
}
 800b20a:	4618      	mov	r0, r3
 800b20c:	3718      	adds	r7, #24
 800b20e:	46bd      	mov	sp, r7
 800b210:	bd80      	pop	{r7, pc}
 800b212:	bf00      	nop
 800b214:	20006d74 	.word	0x20006d74

0800b218 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800b218:	b580      	push	{r7, lr}
 800b21a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800b21c:	4805      	ldr	r0, [pc, #20]	; (800b234 <BSP_SD_GetCardState+0x1c>)
 800b21e:	f7fd fc33 	bl	8008a88 <HAL_SD_GetCardState>
 800b222:	4603      	mov	r3, r0
 800b224:	2b04      	cmp	r3, #4
 800b226:	bf14      	ite	ne
 800b228:	2301      	movne	r3, #1
 800b22a:	2300      	moveq	r3, #0
 800b22c:	b2db      	uxtb	r3, r3
}
 800b22e:	4618      	mov	r0, r3
 800b230:	bd80      	pop	{r7, pc}
 800b232:	bf00      	nop
 800b234:	20006d74 	.word	0x20006d74

0800b238 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800b238:	b580      	push	{r7, lr}
 800b23a:	b082      	sub	sp, #8
 800b23c:	af00      	add	r7, sp, #0
 800b23e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800b240:	6879      	ldr	r1, [r7, #4]
 800b242:	4803      	ldr	r0, [pc, #12]	; (800b250 <BSP_SD_GetCardInfo+0x18>)
 800b244:	f7fd fbf4 	bl	8008a30 <HAL_SD_GetCardInfo>
}
 800b248:	bf00      	nop
 800b24a:	3708      	adds	r7, #8
 800b24c:	46bd      	mov	sp, r7
 800b24e:	bd80      	pop	{r7, pc}
 800b250:	20006d74 	.word	0x20006d74

0800b254 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800b254:	b580      	push	{r7, lr}
 800b256:	b082      	sub	sp, #8
 800b258:	af00      	add	r7, sp, #0
 800b25a:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800b25c:	f000 f818 	bl	800b290 <BSP_SD_AbortCallback>
}
 800b260:	bf00      	nop
 800b262:	3708      	adds	r7, #8
 800b264:	46bd      	mov	sp, r7
 800b266:	bd80      	pop	{r7, pc}

0800b268 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800b268:	b580      	push	{r7, lr}
 800b26a:	b082      	sub	sp, #8
 800b26c:	af00      	add	r7, sp, #0
 800b26e:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800b270:	f000 f815 	bl	800b29e <BSP_SD_WriteCpltCallback>
}
 800b274:	bf00      	nop
 800b276:	3708      	adds	r7, #8
 800b278:	46bd      	mov	sp, r7
 800b27a:	bd80      	pop	{r7, pc}

0800b27c <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800b27c:	b580      	push	{r7, lr}
 800b27e:	b082      	sub	sp, #8
 800b280:	af00      	add	r7, sp, #0
 800b282:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800b284:	f000 f812 	bl	800b2ac <BSP_SD_ReadCpltCallback>
}
 800b288:	bf00      	nop
 800b28a:	3708      	adds	r7, #8
 800b28c:	46bd      	mov	sp, r7
 800b28e:	bd80      	pop	{r7, pc}

0800b290 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800b290:	b480      	push	{r7}
 800b292:	af00      	add	r7, sp, #0

}
 800b294:	bf00      	nop
 800b296:	46bd      	mov	sp, r7
 800b298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b29c:	4770      	bx	lr

0800b29e <BSP_SD_WriteCpltCallback>:
  * @brief BSP Tx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_WriteCpltCallback(void)
{
 800b29e:	b480      	push	{r7}
 800b2a0:	af00      	add	r7, sp, #0

}
 800b2a2:	bf00      	nop
 800b2a4:	46bd      	mov	sp, r7
 800b2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2aa:	4770      	bx	lr

0800b2ac <BSP_SD_ReadCpltCallback>:
  * @brief BSP Rx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_ReadCpltCallback(void)
{
 800b2ac:	b480      	push	{r7}
 800b2ae:	af00      	add	r7, sp, #0

}
 800b2b0:	bf00      	nop
 800b2b2:	46bd      	mov	sp, r7
 800b2b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2b8:	4770      	bx	lr

0800b2ba <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800b2ba:	b480      	push	{r7}
 800b2bc:	b083      	sub	sp, #12
 800b2be:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800b2c0:	2301      	movs	r3, #1
 800b2c2:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 800b2c4:	79fb      	ldrb	r3, [r7, #7]
 800b2c6:	b2db      	uxtb	r3, r3
}
 800b2c8:	4618      	mov	r0, r3
 800b2ca:	370c      	adds	r7, #12
 800b2cc:	46bd      	mov	sp, r7
 800b2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d2:	4770      	bx	lr

0800b2d4 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800b2d4:	b580      	push	{r7, lr}
 800b2d6:	b082      	sub	sp, #8
 800b2d8:	af00      	add	r7, sp, #0
 800b2da:	4603      	mov	r3, r0
 800b2dc:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800b2de:	4b0b      	ldr	r3, [pc, #44]	; (800b30c <SD_CheckStatus+0x38>)
 800b2e0:	2201      	movs	r2, #1
 800b2e2:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800b2e4:	f7ff ff98 	bl	800b218 <BSP_SD_GetCardState>
 800b2e8:	4603      	mov	r3, r0
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d107      	bne.n	800b2fe <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800b2ee:	4b07      	ldr	r3, [pc, #28]	; (800b30c <SD_CheckStatus+0x38>)
 800b2f0:	781b      	ldrb	r3, [r3, #0]
 800b2f2:	b2db      	uxtb	r3, r3
 800b2f4:	f023 0301 	bic.w	r3, r3, #1
 800b2f8:	b2da      	uxtb	r2, r3
 800b2fa:	4b04      	ldr	r3, [pc, #16]	; (800b30c <SD_CheckStatus+0x38>)
 800b2fc:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800b2fe:	4b03      	ldr	r3, [pc, #12]	; (800b30c <SD_CheckStatus+0x38>)
 800b300:	781b      	ldrb	r3, [r3, #0]
 800b302:	b2db      	uxtb	r3, r3
}
 800b304:	4618      	mov	r0, r3
 800b306:	3708      	adds	r7, #8
 800b308:	46bd      	mov	sp, r7
 800b30a:	bd80      	pop	{r7, pc}
 800b30c:	20000061 	.word	0x20000061

0800b310 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800b310:	b580      	push	{r7, lr}
 800b312:	b082      	sub	sp, #8
 800b314:	af00      	add	r7, sp, #0
 800b316:	4603      	mov	r3, r0
 800b318:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800b31a:	4b0b      	ldr	r3, [pc, #44]	; (800b348 <SD_initialize+0x38>)
 800b31c:	2201      	movs	r2, #1
 800b31e:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800b320:	f7ff ff26 	bl	800b170 <BSP_SD_Init>
 800b324:	4603      	mov	r3, r0
 800b326:	2b00      	cmp	r3, #0
 800b328:	d107      	bne.n	800b33a <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 800b32a:	79fb      	ldrb	r3, [r7, #7]
 800b32c:	4618      	mov	r0, r3
 800b32e:	f7ff ffd1 	bl	800b2d4 <SD_CheckStatus>
 800b332:	4603      	mov	r3, r0
 800b334:	461a      	mov	r2, r3
 800b336:	4b04      	ldr	r3, [pc, #16]	; (800b348 <SD_initialize+0x38>)
 800b338:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800b33a:	4b03      	ldr	r3, [pc, #12]	; (800b348 <SD_initialize+0x38>)
 800b33c:	781b      	ldrb	r3, [r3, #0]
 800b33e:	b2db      	uxtb	r3, r3
}
 800b340:	4618      	mov	r0, r3
 800b342:	3708      	adds	r7, #8
 800b344:	46bd      	mov	sp, r7
 800b346:	bd80      	pop	{r7, pc}
 800b348:	20000061 	.word	0x20000061

0800b34c <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800b34c:	b580      	push	{r7, lr}
 800b34e:	b082      	sub	sp, #8
 800b350:	af00      	add	r7, sp, #0
 800b352:	4603      	mov	r3, r0
 800b354:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800b356:	79fb      	ldrb	r3, [r7, #7]
 800b358:	4618      	mov	r0, r3
 800b35a:	f7ff ffbb 	bl	800b2d4 <SD_CheckStatus>
 800b35e:	4603      	mov	r3, r0
}
 800b360:	4618      	mov	r0, r3
 800b362:	3708      	adds	r7, #8
 800b364:	46bd      	mov	sp, r7
 800b366:	bd80      	pop	{r7, pc}

0800b368 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800b368:	b580      	push	{r7, lr}
 800b36a:	b086      	sub	sp, #24
 800b36c:	af00      	add	r7, sp, #0
 800b36e:	60b9      	str	r1, [r7, #8]
 800b370:	607a      	str	r2, [r7, #4]
 800b372:	603b      	str	r3, [r7, #0]
 800b374:	4603      	mov	r3, r0
 800b376:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800b378:	2301      	movs	r3, #1
 800b37a:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 800b37c:	f04f 33ff 	mov.w	r3, #4294967295
 800b380:	683a      	ldr	r2, [r7, #0]
 800b382:	6879      	ldr	r1, [r7, #4]
 800b384:	68b8      	ldr	r0, [r7, #8]
 800b386:	f7ff ff0b 	bl	800b1a0 <BSP_SD_ReadBlocks>
 800b38a:	4603      	mov	r3, r0
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d107      	bne.n	800b3a0 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 800b390:	bf00      	nop
 800b392:	f7ff ff41 	bl	800b218 <BSP_SD_GetCardState>
 800b396:	4603      	mov	r3, r0
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d1fa      	bne.n	800b392 <SD_read+0x2a>
    {
    }
    res = RES_OK;
 800b39c:	2300      	movs	r3, #0
 800b39e:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800b3a0:	7dfb      	ldrb	r3, [r7, #23]
}
 800b3a2:	4618      	mov	r0, r3
 800b3a4:	3718      	adds	r7, #24
 800b3a6:	46bd      	mov	sp, r7
 800b3a8:	bd80      	pop	{r7, pc}

0800b3aa <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800b3aa:	b580      	push	{r7, lr}
 800b3ac:	b086      	sub	sp, #24
 800b3ae:	af00      	add	r7, sp, #0
 800b3b0:	60b9      	str	r1, [r7, #8]
 800b3b2:	607a      	str	r2, [r7, #4]
 800b3b4:	603b      	str	r3, [r7, #0]
 800b3b6:	4603      	mov	r3, r0
 800b3b8:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800b3ba:	2301      	movs	r3, #1
 800b3bc:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 800b3be:	f04f 33ff 	mov.w	r3, #4294967295
 800b3c2:	683a      	ldr	r2, [r7, #0]
 800b3c4:	6879      	ldr	r1, [r7, #4]
 800b3c6:	68b8      	ldr	r0, [r7, #8]
 800b3c8:	f7ff ff08 	bl	800b1dc <BSP_SD_WriteBlocks>
 800b3cc:	4603      	mov	r3, r0
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d107      	bne.n	800b3e2 <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 800b3d2:	bf00      	nop
 800b3d4:	f7ff ff20 	bl	800b218 <BSP_SD_GetCardState>
 800b3d8:	4603      	mov	r3, r0
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d1fa      	bne.n	800b3d4 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 800b3de:	2300      	movs	r3, #0
 800b3e0:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800b3e2:	7dfb      	ldrb	r3, [r7, #23]
}
 800b3e4:	4618      	mov	r0, r3
 800b3e6:	3718      	adds	r7, #24
 800b3e8:	46bd      	mov	sp, r7
 800b3ea:	bd80      	pop	{r7, pc}

0800b3ec <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800b3ec:	b580      	push	{r7, lr}
 800b3ee:	b08c      	sub	sp, #48	; 0x30
 800b3f0:	af00      	add	r7, sp, #0
 800b3f2:	4603      	mov	r3, r0
 800b3f4:	603a      	str	r2, [r7, #0]
 800b3f6:	71fb      	strb	r3, [r7, #7]
 800b3f8:	460b      	mov	r3, r1
 800b3fa:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800b3fc:	2301      	movs	r3, #1
 800b3fe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800b402:	4b25      	ldr	r3, [pc, #148]	; (800b498 <SD_ioctl+0xac>)
 800b404:	781b      	ldrb	r3, [r3, #0]
 800b406:	b2db      	uxtb	r3, r3
 800b408:	f003 0301 	and.w	r3, r3, #1
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d001      	beq.n	800b414 <SD_ioctl+0x28>
 800b410:	2303      	movs	r3, #3
 800b412:	e03c      	b.n	800b48e <SD_ioctl+0xa2>

  switch (cmd)
 800b414:	79bb      	ldrb	r3, [r7, #6]
 800b416:	2b03      	cmp	r3, #3
 800b418:	d834      	bhi.n	800b484 <SD_ioctl+0x98>
 800b41a:	a201      	add	r2, pc, #4	; (adr r2, 800b420 <SD_ioctl+0x34>)
 800b41c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b420:	0800b431 	.word	0x0800b431
 800b424:	0800b439 	.word	0x0800b439
 800b428:	0800b451 	.word	0x0800b451
 800b42c:	0800b46b 	.word	0x0800b46b
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800b430:	2300      	movs	r3, #0
 800b432:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b436:	e028      	b.n	800b48a <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800b438:	f107 030c 	add.w	r3, r7, #12
 800b43c:	4618      	mov	r0, r3
 800b43e:	f7ff fefb 	bl	800b238 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800b442:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b444:	683b      	ldr	r3, [r7, #0]
 800b446:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800b448:	2300      	movs	r3, #0
 800b44a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b44e:	e01c      	b.n	800b48a <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800b450:	f107 030c 	add.w	r3, r7, #12
 800b454:	4618      	mov	r0, r3
 800b456:	f7ff feef 	bl	800b238 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800b45a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b45c:	b29a      	uxth	r2, r3
 800b45e:	683b      	ldr	r3, [r7, #0]
 800b460:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800b462:	2300      	movs	r3, #0
 800b464:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b468:	e00f      	b.n	800b48a <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800b46a:	f107 030c 	add.w	r3, r7, #12
 800b46e:	4618      	mov	r0, r3
 800b470:	f7ff fee2 	bl	800b238 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800b474:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b476:	0a5a      	lsrs	r2, r3, #9
 800b478:	683b      	ldr	r3, [r7, #0]
 800b47a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800b47c:	2300      	movs	r3, #0
 800b47e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b482:	e002      	b.n	800b48a <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800b484:	2304      	movs	r3, #4
 800b486:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800b48a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800b48e:	4618      	mov	r0, r3
 800b490:	3730      	adds	r7, #48	; 0x30
 800b492:	46bd      	mov	sp, r7
 800b494:	bd80      	pop	{r7, pc}
 800b496:	bf00      	nop
 800b498:	20000061 	.word	0x20000061

0800b49c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800b49c:	b580      	push	{r7, lr}
 800b49e:	b084      	sub	sp, #16
 800b4a0:	af00      	add	r7, sp, #0
 800b4a2:	4603      	mov	r3, r0
 800b4a4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800b4a6:	79fb      	ldrb	r3, [r7, #7]
 800b4a8:	4a08      	ldr	r2, [pc, #32]	; (800b4cc <disk_status+0x30>)
 800b4aa:	009b      	lsls	r3, r3, #2
 800b4ac:	4413      	add	r3, r2
 800b4ae:	685b      	ldr	r3, [r3, #4]
 800b4b0:	685b      	ldr	r3, [r3, #4]
 800b4b2:	79fa      	ldrb	r2, [r7, #7]
 800b4b4:	4905      	ldr	r1, [pc, #20]	; (800b4cc <disk_status+0x30>)
 800b4b6:	440a      	add	r2, r1
 800b4b8:	7a12      	ldrb	r2, [r2, #8]
 800b4ba:	4610      	mov	r0, r2
 800b4bc:	4798      	blx	r3
 800b4be:	4603      	mov	r3, r0
 800b4c0:	73fb      	strb	r3, [r7, #15]
  return stat;
 800b4c2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4c4:	4618      	mov	r0, r3
 800b4c6:	3710      	adds	r7, #16
 800b4c8:	46bd      	mov	sp, r7
 800b4ca:	bd80      	pop	{r7, pc}
 800b4cc:	20000370 	.word	0x20000370

0800b4d0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800b4d0:	b580      	push	{r7, lr}
 800b4d2:	b084      	sub	sp, #16
 800b4d4:	af00      	add	r7, sp, #0
 800b4d6:	4603      	mov	r3, r0
 800b4d8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800b4da:	2300      	movs	r3, #0
 800b4dc:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800b4de:	79fb      	ldrb	r3, [r7, #7]
 800b4e0:	4a0d      	ldr	r2, [pc, #52]	; (800b518 <disk_initialize+0x48>)
 800b4e2:	5cd3      	ldrb	r3, [r2, r3]
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	d111      	bne.n	800b50c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800b4e8:	79fb      	ldrb	r3, [r7, #7]
 800b4ea:	4a0b      	ldr	r2, [pc, #44]	; (800b518 <disk_initialize+0x48>)
 800b4ec:	2101      	movs	r1, #1
 800b4ee:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800b4f0:	79fb      	ldrb	r3, [r7, #7]
 800b4f2:	4a09      	ldr	r2, [pc, #36]	; (800b518 <disk_initialize+0x48>)
 800b4f4:	009b      	lsls	r3, r3, #2
 800b4f6:	4413      	add	r3, r2
 800b4f8:	685b      	ldr	r3, [r3, #4]
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	79fa      	ldrb	r2, [r7, #7]
 800b4fe:	4906      	ldr	r1, [pc, #24]	; (800b518 <disk_initialize+0x48>)
 800b500:	440a      	add	r2, r1
 800b502:	7a12      	ldrb	r2, [r2, #8]
 800b504:	4610      	mov	r0, r2
 800b506:	4798      	blx	r3
 800b508:	4603      	mov	r3, r0
 800b50a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800b50c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b50e:	4618      	mov	r0, r3
 800b510:	3710      	adds	r7, #16
 800b512:	46bd      	mov	sp, r7
 800b514:	bd80      	pop	{r7, pc}
 800b516:	bf00      	nop
 800b518:	20000370 	.word	0x20000370

0800b51c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800b51c:	b590      	push	{r4, r7, lr}
 800b51e:	b087      	sub	sp, #28
 800b520:	af00      	add	r7, sp, #0
 800b522:	60b9      	str	r1, [r7, #8]
 800b524:	607a      	str	r2, [r7, #4]
 800b526:	603b      	str	r3, [r7, #0]
 800b528:	4603      	mov	r3, r0
 800b52a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800b52c:	7bfb      	ldrb	r3, [r7, #15]
 800b52e:	4a0a      	ldr	r2, [pc, #40]	; (800b558 <disk_read+0x3c>)
 800b530:	009b      	lsls	r3, r3, #2
 800b532:	4413      	add	r3, r2
 800b534:	685b      	ldr	r3, [r3, #4]
 800b536:	689c      	ldr	r4, [r3, #8]
 800b538:	7bfb      	ldrb	r3, [r7, #15]
 800b53a:	4a07      	ldr	r2, [pc, #28]	; (800b558 <disk_read+0x3c>)
 800b53c:	4413      	add	r3, r2
 800b53e:	7a18      	ldrb	r0, [r3, #8]
 800b540:	683b      	ldr	r3, [r7, #0]
 800b542:	687a      	ldr	r2, [r7, #4]
 800b544:	68b9      	ldr	r1, [r7, #8]
 800b546:	47a0      	blx	r4
 800b548:	4603      	mov	r3, r0
 800b54a:	75fb      	strb	r3, [r7, #23]
  return res;
 800b54c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b54e:	4618      	mov	r0, r3
 800b550:	371c      	adds	r7, #28
 800b552:	46bd      	mov	sp, r7
 800b554:	bd90      	pop	{r4, r7, pc}
 800b556:	bf00      	nop
 800b558:	20000370 	.word	0x20000370

0800b55c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800b55c:	b590      	push	{r4, r7, lr}
 800b55e:	b087      	sub	sp, #28
 800b560:	af00      	add	r7, sp, #0
 800b562:	60b9      	str	r1, [r7, #8]
 800b564:	607a      	str	r2, [r7, #4]
 800b566:	603b      	str	r3, [r7, #0]
 800b568:	4603      	mov	r3, r0
 800b56a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800b56c:	7bfb      	ldrb	r3, [r7, #15]
 800b56e:	4a0a      	ldr	r2, [pc, #40]	; (800b598 <disk_write+0x3c>)
 800b570:	009b      	lsls	r3, r3, #2
 800b572:	4413      	add	r3, r2
 800b574:	685b      	ldr	r3, [r3, #4]
 800b576:	68dc      	ldr	r4, [r3, #12]
 800b578:	7bfb      	ldrb	r3, [r7, #15]
 800b57a:	4a07      	ldr	r2, [pc, #28]	; (800b598 <disk_write+0x3c>)
 800b57c:	4413      	add	r3, r2
 800b57e:	7a18      	ldrb	r0, [r3, #8]
 800b580:	683b      	ldr	r3, [r7, #0]
 800b582:	687a      	ldr	r2, [r7, #4]
 800b584:	68b9      	ldr	r1, [r7, #8]
 800b586:	47a0      	blx	r4
 800b588:	4603      	mov	r3, r0
 800b58a:	75fb      	strb	r3, [r7, #23]
  return res;
 800b58c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b58e:	4618      	mov	r0, r3
 800b590:	371c      	adds	r7, #28
 800b592:	46bd      	mov	sp, r7
 800b594:	bd90      	pop	{r4, r7, pc}
 800b596:	bf00      	nop
 800b598:	20000370 	.word	0x20000370

0800b59c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800b59c:	b580      	push	{r7, lr}
 800b59e:	b084      	sub	sp, #16
 800b5a0:	af00      	add	r7, sp, #0
 800b5a2:	4603      	mov	r3, r0
 800b5a4:	603a      	str	r2, [r7, #0]
 800b5a6:	71fb      	strb	r3, [r7, #7]
 800b5a8:	460b      	mov	r3, r1
 800b5aa:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800b5ac:	79fb      	ldrb	r3, [r7, #7]
 800b5ae:	4a09      	ldr	r2, [pc, #36]	; (800b5d4 <disk_ioctl+0x38>)
 800b5b0:	009b      	lsls	r3, r3, #2
 800b5b2:	4413      	add	r3, r2
 800b5b4:	685b      	ldr	r3, [r3, #4]
 800b5b6:	691b      	ldr	r3, [r3, #16]
 800b5b8:	79fa      	ldrb	r2, [r7, #7]
 800b5ba:	4906      	ldr	r1, [pc, #24]	; (800b5d4 <disk_ioctl+0x38>)
 800b5bc:	440a      	add	r2, r1
 800b5be:	7a10      	ldrb	r0, [r2, #8]
 800b5c0:	79b9      	ldrb	r1, [r7, #6]
 800b5c2:	683a      	ldr	r2, [r7, #0]
 800b5c4:	4798      	blx	r3
 800b5c6:	4603      	mov	r3, r0
 800b5c8:	73fb      	strb	r3, [r7, #15]
  return res;
 800b5ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5cc:	4618      	mov	r0, r3
 800b5ce:	3710      	adds	r7, #16
 800b5d0:	46bd      	mov	sp, r7
 800b5d2:	bd80      	pop	{r7, pc}
 800b5d4:	20000370 	.word	0x20000370

0800b5d8 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800b5d8:	b480      	push	{r7}
 800b5da:	b085      	sub	sp, #20
 800b5dc:	af00      	add	r7, sp, #0
 800b5de:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	3301      	adds	r3, #1
 800b5e4:	781b      	ldrb	r3, [r3, #0]
 800b5e6:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800b5e8:	89fb      	ldrh	r3, [r7, #14]
 800b5ea:	021b      	lsls	r3, r3, #8
 800b5ec:	b21a      	sxth	r2, r3
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	781b      	ldrb	r3, [r3, #0]
 800b5f2:	b21b      	sxth	r3, r3
 800b5f4:	4313      	orrs	r3, r2
 800b5f6:	b21b      	sxth	r3, r3
 800b5f8:	81fb      	strh	r3, [r7, #14]
	return rv;
 800b5fa:	89fb      	ldrh	r3, [r7, #14]
}
 800b5fc:	4618      	mov	r0, r3
 800b5fe:	3714      	adds	r7, #20
 800b600:	46bd      	mov	sp, r7
 800b602:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b606:	4770      	bx	lr

0800b608 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800b608:	b480      	push	{r7}
 800b60a:	b085      	sub	sp, #20
 800b60c:	af00      	add	r7, sp, #0
 800b60e:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	3303      	adds	r3, #3
 800b614:	781b      	ldrb	r3, [r3, #0]
 800b616:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	021b      	lsls	r3, r3, #8
 800b61c:	687a      	ldr	r2, [r7, #4]
 800b61e:	3202      	adds	r2, #2
 800b620:	7812      	ldrb	r2, [r2, #0]
 800b622:	4313      	orrs	r3, r2
 800b624:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800b626:	68fb      	ldr	r3, [r7, #12]
 800b628:	021b      	lsls	r3, r3, #8
 800b62a:	687a      	ldr	r2, [r7, #4]
 800b62c:	3201      	adds	r2, #1
 800b62e:	7812      	ldrb	r2, [r2, #0]
 800b630:	4313      	orrs	r3, r2
 800b632:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	021b      	lsls	r3, r3, #8
 800b638:	687a      	ldr	r2, [r7, #4]
 800b63a:	7812      	ldrb	r2, [r2, #0]
 800b63c:	4313      	orrs	r3, r2
 800b63e:	60fb      	str	r3, [r7, #12]
	return rv;
 800b640:	68fb      	ldr	r3, [r7, #12]
}
 800b642:	4618      	mov	r0, r3
 800b644:	3714      	adds	r7, #20
 800b646:	46bd      	mov	sp, r7
 800b648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b64c:	4770      	bx	lr

0800b64e <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800b64e:	b480      	push	{r7}
 800b650:	b083      	sub	sp, #12
 800b652:	af00      	add	r7, sp, #0
 800b654:	6078      	str	r0, [r7, #4]
 800b656:	460b      	mov	r3, r1
 800b658:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	1c5a      	adds	r2, r3, #1
 800b65e:	607a      	str	r2, [r7, #4]
 800b660:	887a      	ldrh	r2, [r7, #2]
 800b662:	b2d2      	uxtb	r2, r2
 800b664:	701a      	strb	r2, [r3, #0]
 800b666:	887b      	ldrh	r3, [r7, #2]
 800b668:	0a1b      	lsrs	r3, r3, #8
 800b66a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	1c5a      	adds	r2, r3, #1
 800b670:	607a      	str	r2, [r7, #4]
 800b672:	887a      	ldrh	r2, [r7, #2]
 800b674:	b2d2      	uxtb	r2, r2
 800b676:	701a      	strb	r2, [r3, #0]
}
 800b678:	bf00      	nop
 800b67a:	370c      	adds	r7, #12
 800b67c:	46bd      	mov	sp, r7
 800b67e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b682:	4770      	bx	lr

0800b684 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800b684:	b480      	push	{r7}
 800b686:	b083      	sub	sp, #12
 800b688:	af00      	add	r7, sp, #0
 800b68a:	6078      	str	r0, [r7, #4]
 800b68c:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	1c5a      	adds	r2, r3, #1
 800b692:	607a      	str	r2, [r7, #4]
 800b694:	683a      	ldr	r2, [r7, #0]
 800b696:	b2d2      	uxtb	r2, r2
 800b698:	701a      	strb	r2, [r3, #0]
 800b69a:	683b      	ldr	r3, [r7, #0]
 800b69c:	0a1b      	lsrs	r3, r3, #8
 800b69e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	1c5a      	adds	r2, r3, #1
 800b6a4:	607a      	str	r2, [r7, #4]
 800b6a6:	683a      	ldr	r2, [r7, #0]
 800b6a8:	b2d2      	uxtb	r2, r2
 800b6aa:	701a      	strb	r2, [r3, #0]
 800b6ac:	683b      	ldr	r3, [r7, #0]
 800b6ae:	0a1b      	lsrs	r3, r3, #8
 800b6b0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	1c5a      	adds	r2, r3, #1
 800b6b6:	607a      	str	r2, [r7, #4]
 800b6b8:	683a      	ldr	r2, [r7, #0]
 800b6ba:	b2d2      	uxtb	r2, r2
 800b6bc:	701a      	strb	r2, [r3, #0]
 800b6be:	683b      	ldr	r3, [r7, #0]
 800b6c0:	0a1b      	lsrs	r3, r3, #8
 800b6c2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	1c5a      	adds	r2, r3, #1
 800b6c8:	607a      	str	r2, [r7, #4]
 800b6ca:	683a      	ldr	r2, [r7, #0]
 800b6cc:	b2d2      	uxtb	r2, r2
 800b6ce:	701a      	strb	r2, [r3, #0]
}
 800b6d0:	bf00      	nop
 800b6d2:	370c      	adds	r7, #12
 800b6d4:	46bd      	mov	sp, r7
 800b6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6da:	4770      	bx	lr

0800b6dc <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800b6dc:	b480      	push	{r7}
 800b6de:	b087      	sub	sp, #28
 800b6e0:	af00      	add	r7, sp, #0
 800b6e2:	60f8      	str	r0, [r7, #12]
 800b6e4:	60b9      	str	r1, [r7, #8]
 800b6e6:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800b6ec:	68bb      	ldr	r3, [r7, #8]
 800b6ee:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d00d      	beq.n	800b712 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800b6f6:	693a      	ldr	r2, [r7, #16]
 800b6f8:	1c53      	adds	r3, r2, #1
 800b6fa:	613b      	str	r3, [r7, #16]
 800b6fc:	697b      	ldr	r3, [r7, #20]
 800b6fe:	1c59      	adds	r1, r3, #1
 800b700:	6179      	str	r1, [r7, #20]
 800b702:	7812      	ldrb	r2, [r2, #0]
 800b704:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	3b01      	subs	r3, #1
 800b70a:	607b      	str	r3, [r7, #4]
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d1f1      	bne.n	800b6f6 <mem_cpy+0x1a>
	}
}
 800b712:	bf00      	nop
 800b714:	371c      	adds	r7, #28
 800b716:	46bd      	mov	sp, r7
 800b718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b71c:	4770      	bx	lr

0800b71e <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800b71e:	b480      	push	{r7}
 800b720:	b087      	sub	sp, #28
 800b722:	af00      	add	r7, sp, #0
 800b724:	60f8      	str	r0, [r7, #12]
 800b726:	60b9      	str	r1, [r7, #8]
 800b728:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800b72a:	68fb      	ldr	r3, [r7, #12]
 800b72c:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800b72e:	697b      	ldr	r3, [r7, #20]
 800b730:	1c5a      	adds	r2, r3, #1
 800b732:	617a      	str	r2, [r7, #20]
 800b734:	68ba      	ldr	r2, [r7, #8]
 800b736:	b2d2      	uxtb	r2, r2
 800b738:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	3b01      	subs	r3, #1
 800b73e:	607b      	str	r3, [r7, #4]
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	2b00      	cmp	r3, #0
 800b744:	d1f3      	bne.n	800b72e <mem_set+0x10>
}
 800b746:	bf00      	nop
 800b748:	371c      	adds	r7, #28
 800b74a:	46bd      	mov	sp, r7
 800b74c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b750:	4770      	bx	lr

0800b752 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800b752:	b480      	push	{r7}
 800b754:	b089      	sub	sp, #36	; 0x24
 800b756:	af00      	add	r7, sp, #0
 800b758:	60f8      	str	r0, [r7, #12]
 800b75a:	60b9      	str	r1, [r7, #8]
 800b75c:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	61fb      	str	r3, [r7, #28]
 800b762:	68bb      	ldr	r3, [r7, #8]
 800b764:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800b766:	2300      	movs	r3, #0
 800b768:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800b76a:	69fb      	ldr	r3, [r7, #28]
 800b76c:	1c5a      	adds	r2, r3, #1
 800b76e:	61fa      	str	r2, [r7, #28]
 800b770:	781b      	ldrb	r3, [r3, #0]
 800b772:	4619      	mov	r1, r3
 800b774:	69bb      	ldr	r3, [r7, #24]
 800b776:	1c5a      	adds	r2, r3, #1
 800b778:	61ba      	str	r2, [r7, #24]
 800b77a:	781b      	ldrb	r3, [r3, #0]
 800b77c:	1acb      	subs	r3, r1, r3
 800b77e:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	3b01      	subs	r3, #1
 800b784:	607b      	str	r3, [r7, #4]
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	2b00      	cmp	r3, #0
 800b78a:	d002      	beq.n	800b792 <mem_cmp+0x40>
 800b78c:	697b      	ldr	r3, [r7, #20]
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d0eb      	beq.n	800b76a <mem_cmp+0x18>

	return r;
 800b792:	697b      	ldr	r3, [r7, #20]
}
 800b794:	4618      	mov	r0, r3
 800b796:	3724      	adds	r7, #36	; 0x24
 800b798:	46bd      	mov	sp, r7
 800b79a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b79e:	4770      	bx	lr

0800b7a0 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800b7a0:	b480      	push	{r7}
 800b7a2:	b083      	sub	sp, #12
 800b7a4:	af00      	add	r7, sp, #0
 800b7a6:	6078      	str	r0, [r7, #4]
 800b7a8:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800b7aa:	e002      	b.n	800b7b2 <chk_chr+0x12>
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	3301      	adds	r3, #1
 800b7b0:	607b      	str	r3, [r7, #4]
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	781b      	ldrb	r3, [r3, #0]
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d005      	beq.n	800b7c6 <chk_chr+0x26>
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	781b      	ldrb	r3, [r3, #0]
 800b7be:	461a      	mov	r2, r3
 800b7c0:	683b      	ldr	r3, [r7, #0]
 800b7c2:	4293      	cmp	r3, r2
 800b7c4:	d1f2      	bne.n	800b7ac <chk_chr+0xc>
	return *str;
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	781b      	ldrb	r3, [r3, #0]
}
 800b7ca:	4618      	mov	r0, r3
 800b7cc:	370c      	adds	r7, #12
 800b7ce:	46bd      	mov	sp, r7
 800b7d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7d4:	4770      	bx	lr
	...

0800b7d8 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800b7d8:	b480      	push	{r7}
 800b7da:	b085      	sub	sp, #20
 800b7dc:	af00      	add	r7, sp, #0
 800b7de:	6078      	str	r0, [r7, #4]
 800b7e0:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800b7e2:	2300      	movs	r3, #0
 800b7e4:	60bb      	str	r3, [r7, #8]
 800b7e6:	68bb      	ldr	r3, [r7, #8]
 800b7e8:	60fb      	str	r3, [r7, #12]
 800b7ea:	e029      	b.n	800b840 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800b7ec:	4a27      	ldr	r2, [pc, #156]	; (800b88c <chk_lock+0xb4>)
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	011b      	lsls	r3, r3, #4
 800b7f2:	4413      	add	r3, r2
 800b7f4:	681b      	ldr	r3, [r3, #0]
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	d01d      	beq.n	800b836 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800b7fa:	4a24      	ldr	r2, [pc, #144]	; (800b88c <chk_lock+0xb4>)
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	011b      	lsls	r3, r3, #4
 800b800:	4413      	add	r3, r2
 800b802:	681a      	ldr	r2, [r3, #0]
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	429a      	cmp	r2, r3
 800b80a:	d116      	bne.n	800b83a <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800b80c:	4a1f      	ldr	r2, [pc, #124]	; (800b88c <chk_lock+0xb4>)
 800b80e:	68fb      	ldr	r3, [r7, #12]
 800b810:	011b      	lsls	r3, r3, #4
 800b812:	4413      	add	r3, r2
 800b814:	3304      	adds	r3, #4
 800b816:	681a      	ldr	r2, [r3, #0]
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800b81c:	429a      	cmp	r2, r3
 800b81e:	d10c      	bne.n	800b83a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800b820:	4a1a      	ldr	r2, [pc, #104]	; (800b88c <chk_lock+0xb4>)
 800b822:	68fb      	ldr	r3, [r7, #12]
 800b824:	011b      	lsls	r3, r3, #4
 800b826:	4413      	add	r3, r2
 800b828:	3308      	adds	r3, #8
 800b82a:	681a      	ldr	r2, [r3, #0]
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800b830:	429a      	cmp	r2, r3
 800b832:	d102      	bne.n	800b83a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800b834:	e007      	b.n	800b846 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800b836:	2301      	movs	r3, #1
 800b838:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800b83a:	68fb      	ldr	r3, [r7, #12]
 800b83c:	3301      	adds	r3, #1
 800b83e:	60fb      	str	r3, [r7, #12]
 800b840:	68fb      	ldr	r3, [r7, #12]
 800b842:	2b01      	cmp	r3, #1
 800b844:	d9d2      	bls.n	800b7ec <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800b846:	68fb      	ldr	r3, [r7, #12]
 800b848:	2b02      	cmp	r3, #2
 800b84a:	d109      	bne.n	800b860 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800b84c:	68bb      	ldr	r3, [r7, #8]
 800b84e:	2b00      	cmp	r3, #0
 800b850:	d102      	bne.n	800b858 <chk_lock+0x80>
 800b852:	683b      	ldr	r3, [r7, #0]
 800b854:	2b02      	cmp	r3, #2
 800b856:	d101      	bne.n	800b85c <chk_lock+0x84>
 800b858:	2300      	movs	r3, #0
 800b85a:	e010      	b.n	800b87e <chk_lock+0xa6>
 800b85c:	2312      	movs	r3, #18
 800b85e:	e00e      	b.n	800b87e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800b860:	683b      	ldr	r3, [r7, #0]
 800b862:	2b00      	cmp	r3, #0
 800b864:	d108      	bne.n	800b878 <chk_lock+0xa0>
 800b866:	4a09      	ldr	r2, [pc, #36]	; (800b88c <chk_lock+0xb4>)
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	011b      	lsls	r3, r3, #4
 800b86c:	4413      	add	r3, r2
 800b86e:	330c      	adds	r3, #12
 800b870:	881b      	ldrh	r3, [r3, #0]
 800b872:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b876:	d101      	bne.n	800b87c <chk_lock+0xa4>
 800b878:	2310      	movs	r3, #16
 800b87a:	e000      	b.n	800b87e <chk_lock+0xa6>
 800b87c:	2300      	movs	r3, #0
}
 800b87e:	4618      	mov	r0, r3
 800b880:	3714      	adds	r7, #20
 800b882:	46bd      	mov	sp, r7
 800b884:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b888:	4770      	bx	lr
 800b88a:	bf00      	nop
 800b88c:	20000150 	.word	0x20000150

0800b890 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800b890:	b480      	push	{r7}
 800b892:	b083      	sub	sp, #12
 800b894:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800b896:	2300      	movs	r3, #0
 800b898:	607b      	str	r3, [r7, #4]
 800b89a:	e002      	b.n	800b8a2 <enq_lock+0x12>
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	3301      	adds	r3, #1
 800b8a0:	607b      	str	r3, [r7, #4]
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	2b01      	cmp	r3, #1
 800b8a6:	d806      	bhi.n	800b8b6 <enq_lock+0x26>
 800b8a8:	4a09      	ldr	r2, [pc, #36]	; (800b8d0 <enq_lock+0x40>)
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	011b      	lsls	r3, r3, #4
 800b8ae:	4413      	add	r3, r2
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d1f2      	bne.n	800b89c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	2b02      	cmp	r3, #2
 800b8ba:	bf14      	ite	ne
 800b8bc:	2301      	movne	r3, #1
 800b8be:	2300      	moveq	r3, #0
 800b8c0:	b2db      	uxtb	r3, r3
}
 800b8c2:	4618      	mov	r0, r3
 800b8c4:	370c      	adds	r7, #12
 800b8c6:	46bd      	mov	sp, r7
 800b8c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8cc:	4770      	bx	lr
 800b8ce:	bf00      	nop
 800b8d0:	20000150 	.word	0x20000150

0800b8d4 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800b8d4:	b480      	push	{r7}
 800b8d6:	b085      	sub	sp, #20
 800b8d8:	af00      	add	r7, sp, #0
 800b8da:	6078      	str	r0, [r7, #4]
 800b8dc:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800b8de:	2300      	movs	r3, #0
 800b8e0:	60fb      	str	r3, [r7, #12]
 800b8e2:	e01f      	b.n	800b924 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800b8e4:	4a41      	ldr	r2, [pc, #260]	; (800b9ec <inc_lock+0x118>)
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	011b      	lsls	r3, r3, #4
 800b8ea:	4413      	add	r3, r2
 800b8ec:	681a      	ldr	r2, [r3, #0]
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	429a      	cmp	r2, r3
 800b8f4:	d113      	bne.n	800b91e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800b8f6:	4a3d      	ldr	r2, [pc, #244]	; (800b9ec <inc_lock+0x118>)
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	011b      	lsls	r3, r3, #4
 800b8fc:	4413      	add	r3, r2
 800b8fe:	3304      	adds	r3, #4
 800b900:	681a      	ldr	r2, [r3, #0]
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800b906:	429a      	cmp	r2, r3
 800b908:	d109      	bne.n	800b91e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800b90a:	4a38      	ldr	r2, [pc, #224]	; (800b9ec <inc_lock+0x118>)
 800b90c:	68fb      	ldr	r3, [r7, #12]
 800b90e:	011b      	lsls	r3, r3, #4
 800b910:	4413      	add	r3, r2
 800b912:	3308      	adds	r3, #8
 800b914:	681a      	ldr	r2, [r3, #0]
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800b91a:	429a      	cmp	r2, r3
 800b91c:	d006      	beq.n	800b92c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	3301      	adds	r3, #1
 800b922:	60fb      	str	r3, [r7, #12]
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	2b01      	cmp	r3, #1
 800b928:	d9dc      	bls.n	800b8e4 <inc_lock+0x10>
 800b92a:	e000      	b.n	800b92e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800b92c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800b92e:	68fb      	ldr	r3, [r7, #12]
 800b930:	2b02      	cmp	r3, #2
 800b932:	d132      	bne.n	800b99a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800b934:	2300      	movs	r3, #0
 800b936:	60fb      	str	r3, [r7, #12]
 800b938:	e002      	b.n	800b940 <inc_lock+0x6c>
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	3301      	adds	r3, #1
 800b93e:	60fb      	str	r3, [r7, #12]
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	2b01      	cmp	r3, #1
 800b944:	d806      	bhi.n	800b954 <inc_lock+0x80>
 800b946:	4a29      	ldr	r2, [pc, #164]	; (800b9ec <inc_lock+0x118>)
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	011b      	lsls	r3, r3, #4
 800b94c:	4413      	add	r3, r2
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	2b00      	cmp	r3, #0
 800b952:	d1f2      	bne.n	800b93a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800b954:	68fb      	ldr	r3, [r7, #12]
 800b956:	2b02      	cmp	r3, #2
 800b958:	d101      	bne.n	800b95e <inc_lock+0x8a>
 800b95a:	2300      	movs	r3, #0
 800b95c:	e040      	b.n	800b9e0 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	681a      	ldr	r2, [r3, #0]
 800b962:	4922      	ldr	r1, [pc, #136]	; (800b9ec <inc_lock+0x118>)
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	011b      	lsls	r3, r3, #4
 800b968:	440b      	add	r3, r1
 800b96a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	689a      	ldr	r2, [r3, #8]
 800b970:	491e      	ldr	r1, [pc, #120]	; (800b9ec <inc_lock+0x118>)
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	011b      	lsls	r3, r3, #4
 800b976:	440b      	add	r3, r1
 800b978:	3304      	adds	r3, #4
 800b97a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	695a      	ldr	r2, [r3, #20]
 800b980:	491a      	ldr	r1, [pc, #104]	; (800b9ec <inc_lock+0x118>)
 800b982:	68fb      	ldr	r3, [r7, #12]
 800b984:	011b      	lsls	r3, r3, #4
 800b986:	440b      	add	r3, r1
 800b988:	3308      	adds	r3, #8
 800b98a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800b98c:	4a17      	ldr	r2, [pc, #92]	; (800b9ec <inc_lock+0x118>)
 800b98e:	68fb      	ldr	r3, [r7, #12]
 800b990:	011b      	lsls	r3, r3, #4
 800b992:	4413      	add	r3, r2
 800b994:	330c      	adds	r3, #12
 800b996:	2200      	movs	r2, #0
 800b998:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800b99a:	683b      	ldr	r3, [r7, #0]
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d009      	beq.n	800b9b4 <inc_lock+0xe0>
 800b9a0:	4a12      	ldr	r2, [pc, #72]	; (800b9ec <inc_lock+0x118>)
 800b9a2:	68fb      	ldr	r3, [r7, #12]
 800b9a4:	011b      	lsls	r3, r3, #4
 800b9a6:	4413      	add	r3, r2
 800b9a8:	330c      	adds	r3, #12
 800b9aa:	881b      	ldrh	r3, [r3, #0]
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d001      	beq.n	800b9b4 <inc_lock+0xe0>
 800b9b0:	2300      	movs	r3, #0
 800b9b2:	e015      	b.n	800b9e0 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800b9b4:	683b      	ldr	r3, [r7, #0]
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d108      	bne.n	800b9cc <inc_lock+0xf8>
 800b9ba:	4a0c      	ldr	r2, [pc, #48]	; (800b9ec <inc_lock+0x118>)
 800b9bc:	68fb      	ldr	r3, [r7, #12]
 800b9be:	011b      	lsls	r3, r3, #4
 800b9c0:	4413      	add	r3, r2
 800b9c2:	330c      	adds	r3, #12
 800b9c4:	881b      	ldrh	r3, [r3, #0]
 800b9c6:	3301      	adds	r3, #1
 800b9c8:	b29a      	uxth	r2, r3
 800b9ca:	e001      	b.n	800b9d0 <inc_lock+0xfc>
 800b9cc:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b9d0:	4906      	ldr	r1, [pc, #24]	; (800b9ec <inc_lock+0x118>)
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	011b      	lsls	r3, r3, #4
 800b9d6:	440b      	add	r3, r1
 800b9d8:	330c      	adds	r3, #12
 800b9da:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800b9dc:	68fb      	ldr	r3, [r7, #12]
 800b9de:	3301      	adds	r3, #1
}
 800b9e0:	4618      	mov	r0, r3
 800b9e2:	3714      	adds	r7, #20
 800b9e4:	46bd      	mov	sp, r7
 800b9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ea:	4770      	bx	lr
 800b9ec:	20000150 	.word	0x20000150

0800b9f0 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800b9f0:	b480      	push	{r7}
 800b9f2:	b085      	sub	sp, #20
 800b9f4:	af00      	add	r7, sp, #0
 800b9f6:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	3b01      	subs	r3, #1
 800b9fc:	607b      	str	r3, [r7, #4]
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	2b01      	cmp	r3, #1
 800ba02:	d825      	bhi.n	800ba50 <dec_lock+0x60>
		n = Files[i].ctr;
 800ba04:	4a17      	ldr	r2, [pc, #92]	; (800ba64 <dec_lock+0x74>)
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	011b      	lsls	r3, r3, #4
 800ba0a:	4413      	add	r3, r2
 800ba0c:	330c      	adds	r3, #12
 800ba0e:	881b      	ldrh	r3, [r3, #0]
 800ba10:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800ba12:	89fb      	ldrh	r3, [r7, #14]
 800ba14:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ba18:	d101      	bne.n	800ba1e <dec_lock+0x2e>
 800ba1a:	2300      	movs	r3, #0
 800ba1c:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800ba1e:	89fb      	ldrh	r3, [r7, #14]
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d002      	beq.n	800ba2a <dec_lock+0x3a>
 800ba24:	89fb      	ldrh	r3, [r7, #14]
 800ba26:	3b01      	subs	r3, #1
 800ba28:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800ba2a:	4a0e      	ldr	r2, [pc, #56]	; (800ba64 <dec_lock+0x74>)
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	011b      	lsls	r3, r3, #4
 800ba30:	4413      	add	r3, r2
 800ba32:	330c      	adds	r3, #12
 800ba34:	89fa      	ldrh	r2, [r7, #14]
 800ba36:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800ba38:	89fb      	ldrh	r3, [r7, #14]
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d105      	bne.n	800ba4a <dec_lock+0x5a>
 800ba3e:	4a09      	ldr	r2, [pc, #36]	; (800ba64 <dec_lock+0x74>)
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	011b      	lsls	r3, r3, #4
 800ba44:	4413      	add	r3, r2
 800ba46:	2200      	movs	r2, #0
 800ba48:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800ba4a:	2300      	movs	r3, #0
 800ba4c:	737b      	strb	r3, [r7, #13]
 800ba4e:	e001      	b.n	800ba54 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800ba50:	2302      	movs	r3, #2
 800ba52:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800ba54:	7b7b      	ldrb	r3, [r7, #13]
}
 800ba56:	4618      	mov	r0, r3
 800ba58:	3714      	adds	r7, #20
 800ba5a:	46bd      	mov	sp, r7
 800ba5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba60:	4770      	bx	lr
 800ba62:	bf00      	nop
 800ba64:	20000150 	.word	0x20000150

0800ba68 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800ba68:	b480      	push	{r7}
 800ba6a:	b085      	sub	sp, #20
 800ba6c:	af00      	add	r7, sp, #0
 800ba6e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800ba70:	2300      	movs	r3, #0
 800ba72:	60fb      	str	r3, [r7, #12]
 800ba74:	e010      	b.n	800ba98 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800ba76:	4a0d      	ldr	r2, [pc, #52]	; (800baac <clear_lock+0x44>)
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	011b      	lsls	r3, r3, #4
 800ba7c:	4413      	add	r3, r2
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	687a      	ldr	r2, [r7, #4]
 800ba82:	429a      	cmp	r2, r3
 800ba84:	d105      	bne.n	800ba92 <clear_lock+0x2a>
 800ba86:	4a09      	ldr	r2, [pc, #36]	; (800baac <clear_lock+0x44>)
 800ba88:	68fb      	ldr	r3, [r7, #12]
 800ba8a:	011b      	lsls	r3, r3, #4
 800ba8c:	4413      	add	r3, r2
 800ba8e:	2200      	movs	r2, #0
 800ba90:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800ba92:	68fb      	ldr	r3, [r7, #12]
 800ba94:	3301      	adds	r3, #1
 800ba96:	60fb      	str	r3, [r7, #12]
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	2b01      	cmp	r3, #1
 800ba9c:	d9eb      	bls.n	800ba76 <clear_lock+0xe>
	}
}
 800ba9e:	bf00      	nop
 800baa0:	3714      	adds	r7, #20
 800baa2:	46bd      	mov	sp, r7
 800baa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baa8:	4770      	bx	lr
 800baaa:	bf00      	nop
 800baac:	20000150 	.word	0x20000150

0800bab0 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800bab0:	b580      	push	{r7, lr}
 800bab2:	b086      	sub	sp, #24
 800bab4:	af00      	add	r7, sp, #0
 800bab6:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800bab8:	2300      	movs	r3, #0
 800baba:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	78db      	ldrb	r3, [r3, #3]
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d034      	beq.n	800bb2e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bac8:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	7858      	ldrb	r0, [r3, #1]
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800bad4:	2301      	movs	r3, #1
 800bad6:	697a      	ldr	r2, [r7, #20]
 800bad8:	f7ff fd40 	bl	800b55c <disk_write>
 800badc:	4603      	mov	r3, r0
 800bade:	2b00      	cmp	r3, #0
 800bae0:	d002      	beq.n	800bae8 <sync_window+0x38>
			res = FR_DISK_ERR;
 800bae2:	2301      	movs	r3, #1
 800bae4:	73fb      	strb	r3, [r7, #15]
 800bae6:	e022      	b.n	800bb2e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	2200      	movs	r2, #0
 800baec:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800baf2:	697a      	ldr	r2, [r7, #20]
 800baf4:	1ad2      	subs	r2, r2, r3
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	6a1b      	ldr	r3, [r3, #32]
 800bafa:	429a      	cmp	r2, r3
 800bafc:	d217      	bcs.n	800bb2e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	789b      	ldrb	r3, [r3, #2]
 800bb02:	613b      	str	r3, [r7, #16]
 800bb04:	e010      	b.n	800bb28 <sync_window+0x78>
					wsect += fs->fsize;
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	6a1b      	ldr	r3, [r3, #32]
 800bb0a:	697a      	ldr	r2, [r7, #20]
 800bb0c:	4413      	add	r3, r2
 800bb0e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	7858      	ldrb	r0, [r3, #1]
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800bb1a:	2301      	movs	r3, #1
 800bb1c:	697a      	ldr	r2, [r7, #20]
 800bb1e:	f7ff fd1d 	bl	800b55c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800bb22:	693b      	ldr	r3, [r7, #16]
 800bb24:	3b01      	subs	r3, #1
 800bb26:	613b      	str	r3, [r7, #16]
 800bb28:	693b      	ldr	r3, [r7, #16]
 800bb2a:	2b01      	cmp	r3, #1
 800bb2c:	d8eb      	bhi.n	800bb06 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800bb2e:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb30:	4618      	mov	r0, r3
 800bb32:	3718      	adds	r7, #24
 800bb34:	46bd      	mov	sp, r7
 800bb36:	bd80      	pop	{r7, pc}

0800bb38 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800bb38:	b580      	push	{r7, lr}
 800bb3a:	b084      	sub	sp, #16
 800bb3c:	af00      	add	r7, sp, #0
 800bb3e:	6078      	str	r0, [r7, #4]
 800bb40:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800bb42:	2300      	movs	r3, #0
 800bb44:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bb4a:	683a      	ldr	r2, [r7, #0]
 800bb4c:	429a      	cmp	r2, r3
 800bb4e:	d01b      	beq.n	800bb88 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800bb50:	6878      	ldr	r0, [r7, #4]
 800bb52:	f7ff ffad 	bl	800bab0 <sync_window>
 800bb56:	4603      	mov	r3, r0
 800bb58:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800bb5a:	7bfb      	ldrb	r3, [r7, #15]
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d113      	bne.n	800bb88 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	7858      	ldrb	r0, [r3, #1]
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800bb6a:	2301      	movs	r3, #1
 800bb6c:	683a      	ldr	r2, [r7, #0]
 800bb6e:	f7ff fcd5 	bl	800b51c <disk_read>
 800bb72:	4603      	mov	r3, r0
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	d004      	beq.n	800bb82 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800bb78:	f04f 33ff 	mov.w	r3, #4294967295
 800bb7c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800bb7e:	2301      	movs	r3, #1
 800bb80:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	683a      	ldr	r2, [r7, #0]
 800bb86:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 800bb88:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb8a:	4618      	mov	r0, r3
 800bb8c:	3710      	adds	r7, #16
 800bb8e:	46bd      	mov	sp, r7
 800bb90:	bd80      	pop	{r7, pc}
	...

0800bb94 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800bb94:	b580      	push	{r7, lr}
 800bb96:	b084      	sub	sp, #16
 800bb98:	af00      	add	r7, sp, #0
 800bb9a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800bb9c:	6878      	ldr	r0, [r7, #4]
 800bb9e:	f7ff ff87 	bl	800bab0 <sync_window>
 800bba2:	4603      	mov	r3, r0
 800bba4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800bba6:	7bfb      	ldrb	r3, [r7, #15]
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	d159      	bne.n	800bc60 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	781b      	ldrb	r3, [r3, #0]
 800bbb0:	2b03      	cmp	r3, #3
 800bbb2:	d149      	bne.n	800bc48 <sync_fs+0xb4>
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	791b      	ldrb	r3, [r3, #4]
 800bbb8:	2b01      	cmp	r3, #1
 800bbba:	d145      	bne.n	800bc48 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	899b      	ldrh	r3, [r3, #12]
 800bbc6:	461a      	mov	r2, r3
 800bbc8:	2100      	movs	r1, #0
 800bbca:	f7ff fda8 	bl	800b71e <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	3338      	adds	r3, #56	; 0x38
 800bbd2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800bbd6:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800bbda:	4618      	mov	r0, r3
 800bbdc:	f7ff fd37 	bl	800b64e <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	3338      	adds	r3, #56	; 0x38
 800bbe4:	4921      	ldr	r1, [pc, #132]	; (800bc6c <sync_fs+0xd8>)
 800bbe6:	4618      	mov	r0, r3
 800bbe8:	f7ff fd4c 	bl	800b684 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	3338      	adds	r3, #56	; 0x38
 800bbf0:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800bbf4:	491e      	ldr	r1, [pc, #120]	; (800bc70 <sync_fs+0xdc>)
 800bbf6:	4618      	mov	r0, r3
 800bbf8:	f7ff fd44 	bl	800b684 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	3338      	adds	r3, #56	; 0x38
 800bc00:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	699b      	ldr	r3, [r3, #24]
 800bc08:	4619      	mov	r1, r3
 800bc0a:	4610      	mov	r0, r2
 800bc0c:	f7ff fd3a 	bl	800b684 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	3338      	adds	r3, #56	; 0x38
 800bc14:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	695b      	ldr	r3, [r3, #20]
 800bc1c:	4619      	mov	r1, r3
 800bc1e:	4610      	mov	r0, r2
 800bc20:	f7ff fd30 	bl	800b684 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc28:	1c5a      	adds	r2, r3, #1
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	7858      	ldrb	r0, [r3, #1]
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800bc3c:	2301      	movs	r3, #1
 800bc3e:	f7ff fc8d 	bl	800b55c <disk_write>
			fs->fsi_flag = 0;
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	2200      	movs	r2, #0
 800bc46:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	785b      	ldrb	r3, [r3, #1]
 800bc4c:	2200      	movs	r2, #0
 800bc4e:	2100      	movs	r1, #0
 800bc50:	4618      	mov	r0, r3
 800bc52:	f7ff fca3 	bl	800b59c <disk_ioctl>
 800bc56:	4603      	mov	r3, r0
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d001      	beq.n	800bc60 <sync_fs+0xcc>
 800bc5c:	2301      	movs	r3, #1
 800bc5e:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800bc60:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc62:	4618      	mov	r0, r3
 800bc64:	3710      	adds	r7, #16
 800bc66:	46bd      	mov	sp, r7
 800bc68:	bd80      	pop	{r7, pc}
 800bc6a:	bf00      	nop
 800bc6c:	41615252 	.word	0x41615252
 800bc70:	61417272 	.word	0x61417272

0800bc74 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800bc74:	b480      	push	{r7}
 800bc76:	b083      	sub	sp, #12
 800bc78:	af00      	add	r7, sp, #0
 800bc7a:	6078      	str	r0, [r7, #4]
 800bc7c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800bc7e:	683b      	ldr	r3, [r7, #0]
 800bc80:	3b02      	subs	r3, #2
 800bc82:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	69db      	ldr	r3, [r3, #28]
 800bc88:	3b02      	subs	r3, #2
 800bc8a:	683a      	ldr	r2, [r7, #0]
 800bc8c:	429a      	cmp	r2, r3
 800bc8e:	d301      	bcc.n	800bc94 <clust2sect+0x20>
 800bc90:	2300      	movs	r3, #0
 800bc92:	e008      	b.n	800bca6 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	895b      	ldrh	r3, [r3, #10]
 800bc98:	461a      	mov	r2, r3
 800bc9a:	683b      	ldr	r3, [r7, #0]
 800bc9c:	fb03 f202 	mul.w	r2, r3, r2
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bca4:	4413      	add	r3, r2
}
 800bca6:	4618      	mov	r0, r3
 800bca8:	370c      	adds	r7, #12
 800bcaa:	46bd      	mov	sp, r7
 800bcac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcb0:	4770      	bx	lr

0800bcb2 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800bcb2:	b580      	push	{r7, lr}
 800bcb4:	b086      	sub	sp, #24
 800bcb6:	af00      	add	r7, sp, #0
 800bcb8:	6078      	str	r0, [r7, #4]
 800bcba:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	681b      	ldr	r3, [r3, #0]
 800bcc0:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800bcc2:	683b      	ldr	r3, [r7, #0]
 800bcc4:	2b01      	cmp	r3, #1
 800bcc6:	d904      	bls.n	800bcd2 <get_fat+0x20>
 800bcc8:	693b      	ldr	r3, [r7, #16]
 800bcca:	69db      	ldr	r3, [r3, #28]
 800bccc:	683a      	ldr	r2, [r7, #0]
 800bcce:	429a      	cmp	r2, r3
 800bcd0:	d302      	bcc.n	800bcd8 <get_fat+0x26>
		val = 1;	/* Internal error */
 800bcd2:	2301      	movs	r3, #1
 800bcd4:	617b      	str	r3, [r7, #20]
 800bcd6:	e0b7      	b.n	800be48 <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800bcd8:	f04f 33ff 	mov.w	r3, #4294967295
 800bcdc:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800bcde:	693b      	ldr	r3, [r7, #16]
 800bce0:	781b      	ldrb	r3, [r3, #0]
 800bce2:	2b02      	cmp	r3, #2
 800bce4:	d05a      	beq.n	800bd9c <get_fat+0xea>
 800bce6:	2b03      	cmp	r3, #3
 800bce8:	d07d      	beq.n	800bde6 <get_fat+0x134>
 800bcea:	2b01      	cmp	r3, #1
 800bcec:	f040 80a2 	bne.w	800be34 <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800bcf0:	683b      	ldr	r3, [r7, #0]
 800bcf2:	60fb      	str	r3, [r7, #12]
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	085b      	lsrs	r3, r3, #1
 800bcf8:	68fa      	ldr	r2, [r7, #12]
 800bcfa:	4413      	add	r3, r2
 800bcfc:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800bcfe:	693b      	ldr	r3, [r7, #16]
 800bd00:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800bd02:	693b      	ldr	r3, [r7, #16]
 800bd04:	899b      	ldrh	r3, [r3, #12]
 800bd06:	4619      	mov	r1, r3
 800bd08:	68fb      	ldr	r3, [r7, #12]
 800bd0a:	fbb3 f3f1 	udiv	r3, r3, r1
 800bd0e:	4413      	add	r3, r2
 800bd10:	4619      	mov	r1, r3
 800bd12:	6938      	ldr	r0, [r7, #16]
 800bd14:	f7ff ff10 	bl	800bb38 <move_window>
 800bd18:	4603      	mov	r3, r0
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	f040 808d 	bne.w	800be3a <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	1c5a      	adds	r2, r3, #1
 800bd24:	60fa      	str	r2, [r7, #12]
 800bd26:	693a      	ldr	r2, [r7, #16]
 800bd28:	8992      	ldrh	r2, [r2, #12]
 800bd2a:	fbb3 f1f2 	udiv	r1, r3, r2
 800bd2e:	fb02 f201 	mul.w	r2, r2, r1
 800bd32:	1a9b      	subs	r3, r3, r2
 800bd34:	693a      	ldr	r2, [r7, #16]
 800bd36:	4413      	add	r3, r2
 800bd38:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800bd3c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800bd3e:	693b      	ldr	r3, [r7, #16]
 800bd40:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800bd42:	693b      	ldr	r3, [r7, #16]
 800bd44:	899b      	ldrh	r3, [r3, #12]
 800bd46:	4619      	mov	r1, r3
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	fbb3 f3f1 	udiv	r3, r3, r1
 800bd4e:	4413      	add	r3, r2
 800bd50:	4619      	mov	r1, r3
 800bd52:	6938      	ldr	r0, [r7, #16]
 800bd54:	f7ff fef0 	bl	800bb38 <move_window>
 800bd58:	4603      	mov	r3, r0
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d16f      	bne.n	800be3e <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800bd5e:	693b      	ldr	r3, [r7, #16]
 800bd60:	899b      	ldrh	r3, [r3, #12]
 800bd62:	461a      	mov	r2, r3
 800bd64:	68fb      	ldr	r3, [r7, #12]
 800bd66:	fbb3 f1f2 	udiv	r1, r3, r2
 800bd6a:	fb02 f201 	mul.w	r2, r2, r1
 800bd6e:	1a9b      	subs	r3, r3, r2
 800bd70:	693a      	ldr	r2, [r7, #16]
 800bd72:	4413      	add	r3, r2
 800bd74:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800bd78:	021b      	lsls	r3, r3, #8
 800bd7a:	461a      	mov	r2, r3
 800bd7c:	68bb      	ldr	r3, [r7, #8]
 800bd7e:	4313      	orrs	r3, r2
 800bd80:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800bd82:	683b      	ldr	r3, [r7, #0]
 800bd84:	f003 0301 	and.w	r3, r3, #1
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	d002      	beq.n	800bd92 <get_fat+0xe0>
 800bd8c:	68bb      	ldr	r3, [r7, #8]
 800bd8e:	091b      	lsrs	r3, r3, #4
 800bd90:	e002      	b.n	800bd98 <get_fat+0xe6>
 800bd92:	68bb      	ldr	r3, [r7, #8]
 800bd94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800bd98:	617b      	str	r3, [r7, #20]
			break;
 800bd9a:	e055      	b.n	800be48 <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800bd9c:	693b      	ldr	r3, [r7, #16]
 800bd9e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800bda0:	693b      	ldr	r3, [r7, #16]
 800bda2:	899b      	ldrh	r3, [r3, #12]
 800bda4:	085b      	lsrs	r3, r3, #1
 800bda6:	b29b      	uxth	r3, r3
 800bda8:	4619      	mov	r1, r3
 800bdaa:	683b      	ldr	r3, [r7, #0]
 800bdac:	fbb3 f3f1 	udiv	r3, r3, r1
 800bdb0:	4413      	add	r3, r2
 800bdb2:	4619      	mov	r1, r3
 800bdb4:	6938      	ldr	r0, [r7, #16]
 800bdb6:	f7ff febf 	bl	800bb38 <move_window>
 800bdba:	4603      	mov	r3, r0
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d140      	bne.n	800be42 <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800bdc0:	693b      	ldr	r3, [r7, #16]
 800bdc2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800bdc6:	683b      	ldr	r3, [r7, #0]
 800bdc8:	005b      	lsls	r3, r3, #1
 800bdca:	693a      	ldr	r2, [r7, #16]
 800bdcc:	8992      	ldrh	r2, [r2, #12]
 800bdce:	fbb3 f0f2 	udiv	r0, r3, r2
 800bdd2:	fb02 f200 	mul.w	r2, r2, r0
 800bdd6:	1a9b      	subs	r3, r3, r2
 800bdd8:	440b      	add	r3, r1
 800bdda:	4618      	mov	r0, r3
 800bddc:	f7ff fbfc 	bl	800b5d8 <ld_word>
 800bde0:	4603      	mov	r3, r0
 800bde2:	617b      	str	r3, [r7, #20]
			break;
 800bde4:	e030      	b.n	800be48 <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800bde6:	693b      	ldr	r3, [r7, #16]
 800bde8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800bdea:	693b      	ldr	r3, [r7, #16]
 800bdec:	899b      	ldrh	r3, [r3, #12]
 800bdee:	089b      	lsrs	r3, r3, #2
 800bdf0:	b29b      	uxth	r3, r3
 800bdf2:	4619      	mov	r1, r3
 800bdf4:	683b      	ldr	r3, [r7, #0]
 800bdf6:	fbb3 f3f1 	udiv	r3, r3, r1
 800bdfa:	4413      	add	r3, r2
 800bdfc:	4619      	mov	r1, r3
 800bdfe:	6938      	ldr	r0, [r7, #16]
 800be00:	f7ff fe9a 	bl	800bb38 <move_window>
 800be04:	4603      	mov	r3, r0
 800be06:	2b00      	cmp	r3, #0
 800be08:	d11d      	bne.n	800be46 <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800be0a:	693b      	ldr	r3, [r7, #16]
 800be0c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800be10:	683b      	ldr	r3, [r7, #0]
 800be12:	009b      	lsls	r3, r3, #2
 800be14:	693a      	ldr	r2, [r7, #16]
 800be16:	8992      	ldrh	r2, [r2, #12]
 800be18:	fbb3 f0f2 	udiv	r0, r3, r2
 800be1c:	fb02 f200 	mul.w	r2, r2, r0
 800be20:	1a9b      	subs	r3, r3, r2
 800be22:	440b      	add	r3, r1
 800be24:	4618      	mov	r0, r3
 800be26:	f7ff fbef 	bl	800b608 <ld_dword>
 800be2a:	4603      	mov	r3, r0
 800be2c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800be30:	617b      	str	r3, [r7, #20]
			break;
 800be32:	e009      	b.n	800be48 <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800be34:	2301      	movs	r3, #1
 800be36:	617b      	str	r3, [r7, #20]
 800be38:	e006      	b.n	800be48 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800be3a:	bf00      	nop
 800be3c:	e004      	b.n	800be48 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800be3e:	bf00      	nop
 800be40:	e002      	b.n	800be48 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800be42:	bf00      	nop
 800be44:	e000      	b.n	800be48 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800be46:	bf00      	nop
		}
	}

	return val;
 800be48:	697b      	ldr	r3, [r7, #20]
}
 800be4a:	4618      	mov	r0, r3
 800be4c:	3718      	adds	r7, #24
 800be4e:	46bd      	mov	sp, r7
 800be50:	bd80      	pop	{r7, pc}

0800be52 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800be52:	b590      	push	{r4, r7, lr}
 800be54:	b089      	sub	sp, #36	; 0x24
 800be56:	af00      	add	r7, sp, #0
 800be58:	60f8      	str	r0, [r7, #12]
 800be5a:	60b9      	str	r1, [r7, #8]
 800be5c:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800be5e:	2302      	movs	r3, #2
 800be60:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800be62:	68bb      	ldr	r3, [r7, #8]
 800be64:	2b01      	cmp	r3, #1
 800be66:	f240 8106 	bls.w	800c076 <put_fat+0x224>
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	69db      	ldr	r3, [r3, #28]
 800be6e:	68ba      	ldr	r2, [r7, #8]
 800be70:	429a      	cmp	r2, r3
 800be72:	f080 8100 	bcs.w	800c076 <put_fat+0x224>
		switch (fs->fs_type) {
 800be76:	68fb      	ldr	r3, [r7, #12]
 800be78:	781b      	ldrb	r3, [r3, #0]
 800be7a:	2b02      	cmp	r3, #2
 800be7c:	f000 8088 	beq.w	800bf90 <put_fat+0x13e>
 800be80:	2b03      	cmp	r3, #3
 800be82:	f000 80b0 	beq.w	800bfe6 <put_fat+0x194>
 800be86:	2b01      	cmp	r3, #1
 800be88:	f040 80f5 	bne.w	800c076 <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800be8c:	68bb      	ldr	r3, [r7, #8]
 800be8e:	61bb      	str	r3, [r7, #24]
 800be90:	69bb      	ldr	r3, [r7, #24]
 800be92:	085b      	lsrs	r3, r3, #1
 800be94:	69ba      	ldr	r2, [r7, #24]
 800be96:	4413      	add	r3, r2
 800be98:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800be9a:	68fb      	ldr	r3, [r7, #12]
 800be9c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	899b      	ldrh	r3, [r3, #12]
 800bea2:	4619      	mov	r1, r3
 800bea4:	69bb      	ldr	r3, [r7, #24]
 800bea6:	fbb3 f3f1 	udiv	r3, r3, r1
 800beaa:	4413      	add	r3, r2
 800beac:	4619      	mov	r1, r3
 800beae:	68f8      	ldr	r0, [r7, #12]
 800beb0:	f7ff fe42 	bl	800bb38 <move_window>
 800beb4:	4603      	mov	r3, r0
 800beb6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800beb8:	7ffb      	ldrb	r3, [r7, #31]
 800beba:	2b00      	cmp	r3, #0
 800bebc:	f040 80d4 	bne.w	800c068 <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 800bec0:	68fb      	ldr	r3, [r7, #12]
 800bec2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800bec6:	69bb      	ldr	r3, [r7, #24]
 800bec8:	1c5a      	adds	r2, r3, #1
 800beca:	61ba      	str	r2, [r7, #24]
 800becc:	68fa      	ldr	r2, [r7, #12]
 800bece:	8992      	ldrh	r2, [r2, #12]
 800bed0:	fbb3 f0f2 	udiv	r0, r3, r2
 800bed4:	fb02 f200 	mul.w	r2, r2, r0
 800bed8:	1a9b      	subs	r3, r3, r2
 800beda:	440b      	add	r3, r1
 800bedc:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800bede:	68bb      	ldr	r3, [r7, #8]
 800bee0:	f003 0301 	and.w	r3, r3, #1
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d00d      	beq.n	800bf04 <put_fat+0xb2>
 800bee8:	697b      	ldr	r3, [r7, #20]
 800beea:	781b      	ldrb	r3, [r3, #0]
 800beec:	b25b      	sxtb	r3, r3
 800beee:	f003 030f 	and.w	r3, r3, #15
 800bef2:	b25a      	sxtb	r2, r3
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	b2db      	uxtb	r3, r3
 800bef8:	011b      	lsls	r3, r3, #4
 800befa:	b25b      	sxtb	r3, r3
 800befc:	4313      	orrs	r3, r2
 800befe:	b25b      	sxtb	r3, r3
 800bf00:	b2db      	uxtb	r3, r3
 800bf02:	e001      	b.n	800bf08 <put_fat+0xb6>
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	b2db      	uxtb	r3, r3
 800bf08:	697a      	ldr	r2, [r7, #20]
 800bf0a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	2201      	movs	r2, #1
 800bf10:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800bf12:	68fb      	ldr	r3, [r7, #12]
 800bf14:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800bf16:	68fb      	ldr	r3, [r7, #12]
 800bf18:	899b      	ldrh	r3, [r3, #12]
 800bf1a:	4619      	mov	r1, r3
 800bf1c:	69bb      	ldr	r3, [r7, #24]
 800bf1e:	fbb3 f3f1 	udiv	r3, r3, r1
 800bf22:	4413      	add	r3, r2
 800bf24:	4619      	mov	r1, r3
 800bf26:	68f8      	ldr	r0, [r7, #12]
 800bf28:	f7ff fe06 	bl	800bb38 <move_window>
 800bf2c:	4603      	mov	r3, r0
 800bf2e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800bf30:	7ffb      	ldrb	r3, [r7, #31]
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	f040 809a 	bne.w	800c06c <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 800bf38:	68fb      	ldr	r3, [r7, #12]
 800bf3a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800bf3e:	68fb      	ldr	r3, [r7, #12]
 800bf40:	899b      	ldrh	r3, [r3, #12]
 800bf42:	461a      	mov	r2, r3
 800bf44:	69bb      	ldr	r3, [r7, #24]
 800bf46:	fbb3 f0f2 	udiv	r0, r3, r2
 800bf4a:	fb02 f200 	mul.w	r2, r2, r0
 800bf4e:	1a9b      	subs	r3, r3, r2
 800bf50:	440b      	add	r3, r1
 800bf52:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800bf54:	68bb      	ldr	r3, [r7, #8]
 800bf56:	f003 0301 	and.w	r3, r3, #1
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d003      	beq.n	800bf66 <put_fat+0x114>
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	091b      	lsrs	r3, r3, #4
 800bf62:	b2db      	uxtb	r3, r3
 800bf64:	e00e      	b.n	800bf84 <put_fat+0x132>
 800bf66:	697b      	ldr	r3, [r7, #20]
 800bf68:	781b      	ldrb	r3, [r3, #0]
 800bf6a:	b25b      	sxtb	r3, r3
 800bf6c:	f023 030f 	bic.w	r3, r3, #15
 800bf70:	b25a      	sxtb	r2, r3
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	0a1b      	lsrs	r3, r3, #8
 800bf76:	b25b      	sxtb	r3, r3
 800bf78:	f003 030f 	and.w	r3, r3, #15
 800bf7c:	b25b      	sxtb	r3, r3
 800bf7e:	4313      	orrs	r3, r2
 800bf80:	b25b      	sxtb	r3, r3
 800bf82:	b2db      	uxtb	r3, r3
 800bf84:	697a      	ldr	r2, [r7, #20]
 800bf86:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800bf88:	68fb      	ldr	r3, [r7, #12]
 800bf8a:	2201      	movs	r2, #1
 800bf8c:	70da      	strb	r2, [r3, #3]
			break;
 800bf8e:	e072      	b.n	800c076 <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800bf90:	68fb      	ldr	r3, [r7, #12]
 800bf92:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	899b      	ldrh	r3, [r3, #12]
 800bf98:	085b      	lsrs	r3, r3, #1
 800bf9a:	b29b      	uxth	r3, r3
 800bf9c:	4619      	mov	r1, r3
 800bf9e:	68bb      	ldr	r3, [r7, #8]
 800bfa0:	fbb3 f3f1 	udiv	r3, r3, r1
 800bfa4:	4413      	add	r3, r2
 800bfa6:	4619      	mov	r1, r3
 800bfa8:	68f8      	ldr	r0, [r7, #12]
 800bfaa:	f7ff fdc5 	bl	800bb38 <move_window>
 800bfae:	4603      	mov	r3, r0
 800bfb0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800bfb2:	7ffb      	ldrb	r3, [r7, #31]
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d15b      	bne.n	800c070 <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800bfbe:	68bb      	ldr	r3, [r7, #8]
 800bfc0:	005b      	lsls	r3, r3, #1
 800bfc2:	68fa      	ldr	r2, [r7, #12]
 800bfc4:	8992      	ldrh	r2, [r2, #12]
 800bfc6:	fbb3 f0f2 	udiv	r0, r3, r2
 800bfca:	fb02 f200 	mul.w	r2, r2, r0
 800bfce:	1a9b      	subs	r3, r3, r2
 800bfd0:	440b      	add	r3, r1
 800bfd2:	687a      	ldr	r2, [r7, #4]
 800bfd4:	b292      	uxth	r2, r2
 800bfd6:	4611      	mov	r1, r2
 800bfd8:	4618      	mov	r0, r3
 800bfda:	f7ff fb38 	bl	800b64e <st_word>
			fs->wflag = 1;
 800bfde:	68fb      	ldr	r3, [r7, #12]
 800bfe0:	2201      	movs	r2, #1
 800bfe2:	70da      	strb	r2, [r3, #3]
			break;
 800bfe4:	e047      	b.n	800c076 <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800bfea:	68fb      	ldr	r3, [r7, #12]
 800bfec:	899b      	ldrh	r3, [r3, #12]
 800bfee:	089b      	lsrs	r3, r3, #2
 800bff0:	b29b      	uxth	r3, r3
 800bff2:	4619      	mov	r1, r3
 800bff4:	68bb      	ldr	r3, [r7, #8]
 800bff6:	fbb3 f3f1 	udiv	r3, r3, r1
 800bffa:	4413      	add	r3, r2
 800bffc:	4619      	mov	r1, r3
 800bffe:	68f8      	ldr	r0, [r7, #12]
 800c000:	f7ff fd9a 	bl	800bb38 <move_window>
 800c004:	4603      	mov	r3, r0
 800c006:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c008:	7ffb      	ldrb	r3, [r7, #31]
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d132      	bne.n	800c074 <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800c014:	68fb      	ldr	r3, [r7, #12]
 800c016:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800c01a:	68bb      	ldr	r3, [r7, #8]
 800c01c:	009b      	lsls	r3, r3, #2
 800c01e:	68fa      	ldr	r2, [r7, #12]
 800c020:	8992      	ldrh	r2, [r2, #12]
 800c022:	fbb3 f0f2 	udiv	r0, r3, r2
 800c026:	fb02 f200 	mul.w	r2, r2, r0
 800c02a:	1a9b      	subs	r3, r3, r2
 800c02c:	440b      	add	r3, r1
 800c02e:	4618      	mov	r0, r3
 800c030:	f7ff faea 	bl	800b608 <ld_dword>
 800c034:	4603      	mov	r3, r0
 800c036:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800c03a:	4323      	orrs	r3, r4
 800c03c:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800c03e:	68fb      	ldr	r3, [r7, #12]
 800c040:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800c044:	68bb      	ldr	r3, [r7, #8]
 800c046:	009b      	lsls	r3, r3, #2
 800c048:	68fa      	ldr	r2, [r7, #12]
 800c04a:	8992      	ldrh	r2, [r2, #12]
 800c04c:	fbb3 f0f2 	udiv	r0, r3, r2
 800c050:	fb02 f200 	mul.w	r2, r2, r0
 800c054:	1a9b      	subs	r3, r3, r2
 800c056:	440b      	add	r3, r1
 800c058:	6879      	ldr	r1, [r7, #4]
 800c05a:	4618      	mov	r0, r3
 800c05c:	f7ff fb12 	bl	800b684 <st_dword>
			fs->wflag = 1;
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	2201      	movs	r2, #1
 800c064:	70da      	strb	r2, [r3, #3]
			break;
 800c066:	e006      	b.n	800c076 <put_fat+0x224>
			if (res != FR_OK) break;
 800c068:	bf00      	nop
 800c06a:	e004      	b.n	800c076 <put_fat+0x224>
			if (res != FR_OK) break;
 800c06c:	bf00      	nop
 800c06e:	e002      	b.n	800c076 <put_fat+0x224>
			if (res != FR_OK) break;
 800c070:	bf00      	nop
 800c072:	e000      	b.n	800c076 <put_fat+0x224>
			if (res != FR_OK) break;
 800c074:	bf00      	nop
		}
	}
	return res;
 800c076:	7ffb      	ldrb	r3, [r7, #31]
}
 800c078:	4618      	mov	r0, r3
 800c07a:	3724      	adds	r7, #36	; 0x24
 800c07c:	46bd      	mov	sp, r7
 800c07e:	bd90      	pop	{r4, r7, pc}

0800c080 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800c080:	b580      	push	{r7, lr}
 800c082:	b088      	sub	sp, #32
 800c084:	af00      	add	r7, sp, #0
 800c086:	60f8      	str	r0, [r7, #12]
 800c088:	60b9      	str	r1, [r7, #8]
 800c08a:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800c08c:	2300      	movs	r3, #0
 800c08e:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800c096:	68bb      	ldr	r3, [r7, #8]
 800c098:	2b01      	cmp	r3, #1
 800c09a:	d904      	bls.n	800c0a6 <remove_chain+0x26>
 800c09c:	69bb      	ldr	r3, [r7, #24]
 800c09e:	69db      	ldr	r3, [r3, #28]
 800c0a0:	68ba      	ldr	r2, [r7, #8]
 800c0a2:	429a      	cmp	r2, r3
 800c0a4:	d301      	bcc.n	800c0aa <remove_chain+0x2a>
 800c0a6:	2302      	movs	r3, #2
 800c0a8:	e04b      	b.n	800c142 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	d00c      	beq.n	800c0ca <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800c0b0:	f04f 32ff 	mov.w	r2, #4294967295
 800c0b4:	6879      	ldr	r1, [r7, #4]
 800c0b6:	69b8      	ldr	r0, [r7, #24]
 800c0b8:	f7ff fecb 	bl	800be52 <put_fat>
 800c0bc:	4603      	mov	r3, r0
 800c0be:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800c0c0:	7ffb      	ldrb	r3, [r7, #31]
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d001      	beq.n	800c0ca <remove_chain+0x4a>
 800c0c6:	7ffb      	ldrb	r3, [r7, #31]
 800c0c8:	e03b      	b.n	800c142 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800c0ca:	68b9      	ldr	r1, [r7, #8]
 800c0cc:	68f8      	ldr	r0, [r7, #12]
 800c0ce:	f7ff fdf0 	bl	800bcb2 <get_fat>
 800c0d2:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800c0d4:	697b      	ldr	r3, [r7, #20]
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	d031      	beq.n	800c13e <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800c0da:	697b      	ldr	r3, [r7, #20]
 800c0dc:	2b01      	cmp	r3, #1
 800c0de:	d101      	bne.n	800c0e4 <remove_chain+0x64>
 800c0e0:	2302      	movs	r3, #2
 800c0e2:	e02e      	b.n	800c142 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800c0e4:	697b      	ldr	r3, [r7, #20]
 800c0e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c0ea:	d101      	bne.n	800c0f0 <remove_chain+0x70>
 800c0ec:	2301      	movs	r3, #1
 800c0ee:	e028      	b.n	800c142 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800c0f0:	2200      	movs	r2, #0
 800c0f2:	68b9      	ldr	r1, [r7, #8]
 800c0f4:	69b8      	ldr	r0, [r7, #24]
 800c0f6:	f7ff feac 	bl	800be52 <put_fat>
 800c0fa:	4603      	mov	r3, r0
 800c0fc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800c0fe:	7ffb      	ldrb	r3, [r7, #31]
 800c100:	2b00      	cmp	r3, #0
 800c102:	d001      	beq.n	800c108 <remove_chain+0x88>
 800c104:	7ffb      	ldrb	r3, [r7, #31]
 800c106:	e01c      	b.n	800c142 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800c108:	69bb      	ldr	r3, [r7, #24]
 800c10a:	699a      	ldr	r2, [r3, #24]
 800c10c:	69bb      	ldr	r3, [r7, #24]
 800c10e:	69db      	ldr	r3, [r3, #28]
 800c110:	3b02      	subs	r3, #2
 800c112:	429a      	cmp	r2, r3
 800c114:	d20b      	bcs.n	800c12e <remove_chain+0xae>
			fs->free_clst++;
 800c116:	69bb      	ldr	r3, [r7, #24]
 800c118:	699b      	ldr	r3, [r3, #24]
 800c11a:	1c5a      	adds	r2, r3, #1
 800c11c:	69bb      	ldr	r3, [r7, #24]
 800c11e:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 800c120:	69bb      	ldr	r3, [r7, #24]
 800c122:	791b      	ldrb	r3, [r3, #4]
 800c124:	f043 0301 	orr.w	r3, r3, #1
 800c128:	b2da      	uxtb	r2, r3
 800c12a:	69bb      	ldr	r3, [r7, #24]
 800c12c:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800c12e:	697b      	ldr	r3, [r7, #20]
 800c130:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800c132:	69bb      	ldr	r3, [r7, #24]
 800c134:	69db      	ldr	r3, [r3, #28]
 800c136:	68ba      	ldr	r2, [r7, #8]
 800c138:	429a      	cmp	r2, r3
 800c13a:	d3c6      	bcc.n	800c0ca <remove_chain+0x4a>
 800c13c:	e000      	b.n	800c140 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800c13e:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800c140:	2300      	movs	r3, #0
}
 800c142:	4618      	mov	r0, r3
 800c144:	3720      	adds	r7, #32
 800c146:	46bd      	mov	sp, r7
 800c148:	bd80      	pop	{r7, pc}

0800c14a <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800c14a:	b580      	push	{r7, lr}
 800c14c:	b088      	sub	sp, #32
 800c14e:	af00      	add	r7, sp, #0
 800c150:	6078      	str	r0, [r7, #4]
 800c152:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800c15a:	683b      	ldr	r3, [r7, #0]
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d10d      	bne.n	800c17c <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800c160:	693b      	ldr	r3, [r7, #16]
 800c162:	695b      	ldr	r3, [r3, #20]
 800c164:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800c166:	69bb      	ldr	r3, [r7, #24]
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d004      	beq.n	800c176 <create_chain+0x2c>
 800c16c:	693b      	ldr	r3, [r7, #16]
 800c16e:	69db      	ldr	r3, [r3, #28]
 800c170:	69ba      	ldr	r2, [r7, #24]
 800c172:	429a      	cmp	r2, r3
 800c174:	d31b      	bcc.n	800c1ae <create_chain+0x64>
 800c176:	2301      	movs	r3, #1
 800c178:	61bb      	str	r3, [r7, #24]
 800c17a:	e018      	b.n	800c1ae <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800c17c:	6839      	ldr	r1, [r7, #0]
 800c17e:	6878      	ldr	r0, [r7, #4]
 800c180:	f7ff fd97 	bl	800bcb2 <get_fat>
 800c184:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800c186:	68fb      	ldr	r3, [r7, #12]
 800c188:	2b01      	cmp	r3, #1
 800c18a:	d801      	bhi.n	800c190 <create_chain+0x46>
 800c18c:	2301      	movs	r3, #1
 800c18e:	e070      	b.n	800c272 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800c190:	68fb      	ldr	r3, [r7, #12]
 800c192:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c196:	d101      	bne.n	800c19c <create_chain+0x52>
 800c198:	68fb      	ldr	r3, [r7, #12]
 800c19a:	e06a      	b.n	800c272 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800c19c:	693b      	ldr	r3, [r7, #16]
 800c19e:	69db      	ldr	r3, [r3, #28]
 800c1a0:	68fa      	ldr	r2, [r7, #12]
 800c1a2:	429a      	cmp	r2, r3
 800c1a4:	d201      	bcs.n	800c1aa <create_chain+0x60>
 800c1a6:	68fb      	ldr	r3, [r7, #12]
 800c1a8:	e063      	b.n	800c272 <create_chain+0x128>
		scl = clst;
 800c1aa:	683b      	ldr	r3, [r7, #0]
 800c1ac:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800c1ae:	69bb      	ldr	r3, [r7, #24]
 800c1b0:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800c1b2:	69fb      	ldr	r3, [r7, #28]
 800c1b4:	3301      	adds	r3, #1
 800c1b6:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800c1b8:	693b      	ldr	r3, [r7, #16]
 800c1ba:	69db      	ldr	r3, [r3, #28]
 800c1bc:	69fa      	ldr	r2, [r7, #28]
 800c1be:	429a      	cmp	r2, r3
 800c1c0:	d307      	bcc.n	800c1d2 <create_chain+0x88>
				ncl = 2;
 800c1c2:	2302      	movs	r3, #2
 800c1c4:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800c1c6:	69fa      	ldr	r2, [r7, #28]
 800c1c8:	69bb      	ldr	r3, [r7, #24]
 800c1ca:	429a      	cmp	r2, r3
 800c1cc:	d901      	bls.n	800c1d2 <create_chain+0x88>
 800c1ce:	2300      	movs	r3, #0
 800c1d0:	e04f      	b.n	800c272 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800c1d2:	69f9      	ldr	r1, [r7, #28]
 800c1d4:	6878      	ldr	r0, [r7, #4]
 800c1d6:	f7ff fd6c 	bl	800bcb2 <get_fat>
 800c1da:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d00e      	beq.n	800c200 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	2b01      	cmp	r3, #1
 800c1e6:	d003      	beq.n	800c1f0 <create_chain+0xa6>
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c1ee:	d101      	bne.n	800c1f4 <create_chain+0xaa>
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	e03e      	b.n	800c272 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800c1f4:	69fa      	ldr	r2, [r7, #28]
 800c1f6:	69bb      	ldr	r3, [r7, #24]
 800c1f8:	429a      	cmp	r2, r3
 800c1fa:	d1da      	bne.n	800c1b2 <create_chain+0x68>
 800c1fc:	2300      	movs	r3, #0
 800c1fe:	e038      	b.n	800c272 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800c200:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800c202:	f04f 32ff 	mov.w	r2, #4294967295
 800c206:	69f9      	ldr	r1, [r7, #28]
 800c208:	6938      	ldr	r0, [r7, #16]
 800c20a:	f7ff fe22 	bl	800be52 <put_fat>
 800c20e:	4603      	mov	r3, r0
 800c210:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800c212:	7dfb      	ldrb	r3, [r7, #23]
 800c214:	2b00      	cmp	r3, #0
 800c216:	d109      	bne.n	800c22c <create_chain+0xe2>
 800c218:	683b      	ldr	r3, [r7, #0]
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	d006      	beq.n	800c22c <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800c21e:	69fa      	ldr	r2, [r7, #28]
 800c220:	6839      	ldr	r1, [r7, #0]
 800c222:	6938      	ldr	r0, [r7, #16]
 800c224:	f7ff fe15 	bl	800be52 <put_fat>
 800c228:	4603      	mov	r3, r0
 800c22a:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800c22c:	7dfb      	ldrb	r3, [r7, #23]
 800c22e:	2b00      	cmp	r3, #0
 800c230:	d116      	bne.n	800c260 <create_chain+0x116>
		fs->last_clst = ncl;
 800c232:	693b      	ldr	r3, [r7, #16]
 800c234:	69fa      	ldr	r2, [r7, #28]
 800c236:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800c238:	693b      	ldr	r3, [r7, #16]
 800c23a:	699a      	ldr	r2, [r3, #24]
 800c23c:	693b      	ldr	r3, [r7, #16]
 800c23e:	69db      	ldr	r3, [r3, #28]
 800c240:	3b02      	subs	r3, #2
 800c242:	429a      	cmp	r2, r3
 800c244:	d804      	bhi.n	800c250 <create_chain+0x106>
 800c246:	693b      	ldr	r3, [r7, #16]
 800c248:	699b      	ldr	r3, [r3, #24]
 800c24a:	1e5a      	subs	r2, r3, #1
 800c24c:	693b      	ldr	r3, [r7, #16]
 800c24e:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 800c250:	693b      	ldr	r3, [r7, #16]
 800c252:	791b      	ldrb	r3, [r3, #4]
 800c254:	f043 0301 	orr.w	r3, r3, #1
 800c258:	b2da      	uxtb	r2, r3
 800c25a:	693b      	ldr	r3, [r7, #16]
 800c25c:	711a      	strb	r2, [r3, #4]
 800c25e:	e007      	b.n	800c270 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800c260:	7dfb      	ldrb	r3, [r7, #23]
 800c262:	2b01      	cmp	r3, #1
 800c264:	d102      	bne.n	800c26c <create_chain+0x122>
 800c266:	f04f 33ff 	mov.w	r3, #4294967295
 800c26a:	e000      	b.n	800c26e <create_chain+0x124>
 800c26c:	2301      	movs	r3, #1
 800c26e:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800c270:	69fb      	ldr	r3, [r7, #28]
}
 800c272:	4618      	mov	r0, r3
 800c274:	3720      	adds	r7, #32
 800c276:	46bd      	mov	sp, r7
 800c278:	bd80      	pop	{r7, pc}

0800c27a <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800c27a:	b480      	push	{r7}
 800c27c:	b087      	sub	sp, #28
 800c27e:	af00      	add	r7, sp, #0
 800c280:	6078      	str	r0, [r7, #4]
 800c282:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c28e:	3304      	adds	r3, #4
 800c290:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800c292:	68fb      	ldr	r3, [r7, #12]
 800c294:	899b      	ldrh	r3, [r3, #12]
 800c296:	461a      	mov	r2, r3
 800c298:	683b      	ldr	r3, [r7, #0]
 800c29a:	fbb3 f3f2 	udiv	r3, r3, r2
 800c29e:	68fa      	ldr	r2, [r7, #12]
 800c2a0:	8952      	ldrh	r2, [r2, #10]
 800c2a2:	fbb3 f3f2 	udiv	r3, r3, r2
 800c2a6:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c2a8:	693b      	ldr	r3, [r7, #16]
 800c2aa:	1d1a      	adds	r2, r3, #4
 800c2ac:	613a      	str	r2, [r7, #16]
 800c2ae:	681b      	ldr	r3, [r3, #0]
 800c2b0:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800c2b2:	68bb      	ldr	r3, [r7, #8]
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d101      	bne.n	800c2bc <clmt_clust+0x42>
 800c2b8:	2300      	movs	r3, #0
 800c2ba:	e010      	b.n	800c2de <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800c2bc:	697a      	ldr	r2, [r7, #20]
 800c2be:	68bb      	ldr	r3, [r7, #8]
 800c2c0:	429a      	cmp	r2, r3
 800c2c2:	d307      	bcc.n	800c2d4 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800c2c4:	697a      	ldr	r2, [r7, #20]
 800c2c6:	68bb      	ldr	r3, [r7, #8]
 800c2c8:	1ad3      	subs	r3, r2, r3
 800c2ca:	617b      	str	r3, [r7, #20]
 800c2cc:	693b      	ldr	r3, [r7, #16]
 800c2ce:	3304      	adds	r3, #4
 800c2d0:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c2d2:	e7e9      	b.n	800c2a8 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800c2d4:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800c2d6:	693b      	ldr	r3, [r7, #16]
 800c2d8:	681a      	ldr	r2, [r3, #0]
 800c2da:	697b      	ldr	r3, [r7, #20]
 800c2dc:	4413      	add	r3, r2
}
 800c2de:	4618      	mov	r0, r3
 800c2e0:	371c      	adds	r7, #28
 800c2e2:	46bd      	mov	sp, r7
 800c2e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2e8:	4770      	bx	lr

0800c2ea <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800c2ea:	b580      	push	{r7, lr}
 800c2ec:	b086      	sub	sp, #24
 800c2ee:	af00      	add	r7, sp, #0
 800c2f0:	6078      	str	r0, [r7, #4]
 800c2f2:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	681b      	ldr	r3, [r3, #0]
 800c2f8:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800c2fa:	683b      	ldr	r3, [r7, #0]
 800c2fc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c300:	d204      	bcs.n	800c30c <dir_sdi+0x22>
 800c302:	683b      	ldr	r3, [r7, #0]
 800c304:	f003 031f 	and.w	r3, r3, #31
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d001      	beq.n	800c310 <dir_sdi+0x26>
		return FR_INT_ERR;
 800c30c:	2302      	movs	r3, #2
 800c30e:	e071      	b.n	800c3f4 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	683a      	ldr	r2, [r7, #0]
 800c314:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	689b      	ldr	r3, [r3, #8]
 800c31a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800c31c:	697b      	ldr	r3, [r7, #20]
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d106      	bne.n	800c330 <dir_sdi+0x46>
 800c322:	693b      	ldr	r3, [r7, #16]
 800c324:	781b      	ldrb	r3, [r3, #0]
 800c326:	2b02      	cmp	r3, #2
 800c328:	d902      	bls.n	800c330 <dir_sdi+0x46>
		clst = fs->dirbase;
 800c32a:	693b      	ldr	r3, [r7, #16]
 800c32c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c32e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800c330:	697b      	ldr	r3, [r7, #20]
 800c332:	2b00      	cmp	r3, #0
 800c334:	d10c      	bne.n	800c350 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800c336:	683b      	ldr	r3, [r7, #0]
 800c338:	095b      	lsrs	r3, r3, #5
 800c33a:	693a      	ldr	r2, [r7, #16]
 800c33c:	8912      	ldrh	r2, [r2, #8]
 800c33e:	4293      	cmp	r3, r2
 800c340:	d301      	bcc.n	800c346 <dir_sdi+0x5c>
 800c342:	2302      	movs	r3, #2
 800c344:	e056      	b.n	800c3f4 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800c346:	693b      	ldr	r3, [r7, #16]
 800c348:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	61da      	str	r2, [r3, #28]
 800c34e:	e02d      	b.n	800c3ac <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800c350:	693b      	ldr	r3, [r7, #16]
 800c352:	895b      	ldrh	r3, [r3, #10]
 800c354:	461a      	mov	r2, r3
 800c356:	693b      	ldr	r3, [r7, #16]
 800c358:	899b      	ldrh	r3, [r3, #12]
 800c35a:	fb03 f302 	mul.w	r3, r3, r2
 800c35e:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c360:	e019      	b.n	800c396 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	6979      	ldr	r1, [r7, #20]
 800c366:	4618      	mov	r0, r3
 800c368:	f7ff fca3 	bl	800bcb2 <get_fat>
 800c36c:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c36e:	697b      	ldr	r3, [r7, #20]
 800c370:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c374:	d101      	bne.n	800c37a <dir_sdi+0x90>
 800c376:	2301      	movs	r3, #1
 800c378:	e03c      	b.n	800c3f4 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800c37a:	697b      	ldr	r3, [r7, #20]
 800c37c:	2b01      	cmp	r3, #1
 800c37e:	d904      	bls.n	800c38a <dir_sdi+0xa0>
 800c380:	693b      	ldr	r3, [r7, #16]
 800c382:	69db      	ldr	r3, [r3, #28]
 800c384:	697a      	ldr	r2, [r7, #20]
 800c386:	429a      	cmp	r2, r3
 800c388:	d301      	bcc.n	800c38e <dir_sdi+0xa4>
 800c38a:	2302      	movs	r3, #2
 800c38c:	e032      	b.n	800c3f4 <dir_sdi+0x10a>
			ofs -= csz;
 800c38e:	683a      	ldr	r2, [r7, #0]
 800c390:	68fb      	ldr	r3, [r7, #12]
 800c392:	1ad3      	subs	r3, r2, r3
 800c394:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c396:	683a      	ldr	r2, [r7, #0]
 800c398:	68fb      	ldr	r3, [r7, #12]
 800c39a:	429a      	cmp	r2, r3
 800c39c:	d2e1      	bcs.n	800c362 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800c39e:	6979      	ldr	r1, [r7, #20]
 800c3a0:	6938      	ldr	r0, [r7, #16]
 800c3a2:	f7ff fc67 	bl	800bc74 <clust2sect>
 800c3a6:	4602      	mov	r2, r0
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	697a      	ldr	r2, [r7, #20]
 800c3b0:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	69db      	ldr	r3, [r3, #28]
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d101      	bne.n	800c3be <dir_sdi+0xd4>
 800c3ba:	2302      	movs	r3, #2
 800c3bc:	e01a      	b.n	800c3f4 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	69da      	ldr	r2, [r3, #28]
 800c3c2:	693b      	ldr	r3, [r7, #16]
 800c3c4:	899b      	ldrh	r3, [r3, #12]
 800c3c6:	4619      	mov	r1, r3
 800c3c8:	683b      	ldr	r3, [r7, #0]
 800c3ca:	fbb3 f3f1 	udiv	r3, r3, r1
 800c3ce:	441a      	add	r2, r3
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800c3d4:	693b      	ldr	r3, [r7, #16]
 800c3d6:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800c3da:	693b      	ldr	r3, [r7, #16]
 800c3dc:	899b      	ldrh	r3, [r3, #12]
 800c3de:	461a      	mov	r2, r3
 800c3e0:	683b      	ldr	r3, [r7, #0]
 800c3e2:	fbb3 f0f2 	udiv	r0, r3, r2
 800c3e6:	fb02 f200 	mul.w	r2, r2, r0
 800c3ea:	1a9b      	subs	r3, r3, r2
 800c3ec:	18ca      	adds	r2, r1, r3
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800c3f2:	2300      	movs	r3, #0
}
 800c3f4:	4618      	mov	r0, r3
 800c3f6:	3718      	adds	r7, #24
 800c3f8:	46bd      	mov	sp, r7
 800c3fa:	bd80      	pop	{r7, pc}

0800c3fc <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800c3fc:	b580      	push	{r7, lr}
 800c3fe:	b086      	sub	sp, #24
 800c400:	af00      	add	r7, sp, #0
 800c402:	6078      	str	r0, [r7, #4]
 800c404:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	695b      	ldr	r3, [r3, #20]
 800c410:	3320      	adds	r3, #32
 800c412:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	69db      	ldr	r3, [r3, #28]
 800c418:	2b00      	cmp	r3, #0
 800c41a:	d003      	beq.n	800c424 <dir_next+0x28>
 800c41c:	68bb      	ldr	r3, [r7, #8]
 800c41e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c422:	d301      	bcc.n	800c428 <dir_next+0x2c>
 800c424:	2304      	movs	r3, #4
 800c426:	e0bb      	b.n	800c5a0 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800c428:	68fb      	ldr	r3, [r7, #12]
 800c42a:	899b      	ldrh	r3, [r3, #12]
 800c42c:	461a      	mov	r2, r3
 800c42e:	68bb      	ldr	r3, [r7, #8]
 800c430:	fbb3 f1f2 	udiv	r1, r3, r2
 800c434:	fb02 f201 	mul.w	r2, r2, r1
 800c438:	1a9b      	subs	r3, r3, r2
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	f040 809d 	bne.w	800c57a <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	69db      	ldr	r3, [r3, #28]
 800c444:	1c5a      	adds	r2, r3, #1
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	699b      	ldr	r3, [r3, #24]
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d10b      	bne.n	800c46a <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800c452:	68bb      	ldr	r3, [r7, #8]
 800c454:	095b      	lsrs	r3, r3, #5
 800c456:	68fa      	ldr	r2, [r7, #12]
 800c458:	8912      	ldrh	r2, [r2, #8]
 800c45a:	4293      	cmp	r3, r2
 800c45c:	f0c0 808d 	bcc.w	800c57a <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	2200      	movs	r2, #0
 800c464:	61da      	str	r2, [r3, #28]
 800c466:	2304      	movs	r3, #4
 800c468:	e09a      	b.n	800c5a0 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	899b      	ldrh	r3, [r3, #12]
 800c46e:	461a      	mov	r2, r3
 800c470:	68bb      	ldr	r3, [r7, #8]
 800c472:	fbb3 f3f2 	udiv	r3, r3, r2
 800c476:	68fa      	ldr	r2, [r7, #12]
 800c478:	8952      	ldrh	r2, [r2, #10]
 800c47a:	3a01      	subs	r2, #1
 800c47c:	4013      	ands	r3, r2
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d17b      	bne.n	800c57a <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800c482:	687a      	ldr	r2, [r7, #4]
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	699b      	ldr	r3, [r3, #24]
 800c488:	4619      	mov	r1, r3
 800c48a:	4610      	mov	r0, r2
 800c48c:	f7ff fc11 	bl	800bcb2 <get_fat>
 800c490:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800c492:	697b      	ldr	r3, [r7, #20]
 800c494:	2b01      	cmp	r3, #1
 800c496:	d801      	bhi.n	800c49c <dir_next+0xa0>
 800c498:	2302      	movs	r3, #2
 800c49a:	e081      	b.n	800c5a0 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800c49c:	697b      	ldr	r3, [r7, #20]
 800c49e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c4a2:	d101      	bne.n	800c4a8 <dir_next+0xac>
 800c4a4:	2301      	movs	r3, #1
 800c4a6:	e07b      	b.n	800c5a0 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800c4a8:	68fb      	ldr	r3, [r7, #12]
 800c4aa:	69db      	ldr	r3, [r3, #28]
 800c4ac:	697a      	ldr	r2, [r7, #20]
 800c4ae:	429a      	cmp	r2, r3
 800c4b0:	d359      	bcc.n	800c566 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800c4b2:	683b      	ldr	r3, [r7, #0]
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	d104      	bne.n	800c4c2 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	2200      	movs	r2, #0
 800c4bc:	61da      	str	r2, [r3, #28]
 800c4be:	2304      	movs	r3, #4
 800c4c0:	e06e      	b.n	800c5a0 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800c4c2:	687a      	ldr	r2, [r7, #4]
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	699b      	ldr	r3, [r3, #24]
 800c4c8:	4619      	mov	r1, r3
 800c4ca:	4610      	mov	r0, r2
 800c4cc:	f7ff fe3d 	bl	800c14a <create_chain>
 800c4d0:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800c4d2:	697b      	ldr	r3, [r7, #20]
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	d101      	bne.n	800c4dc <dir_next+0xe0>
 800c4d8:	2307      	movs	r3, #7
 800c4da:	e061      	b.n	800c5a0 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800c4dc:	697b      	ldr	r3, [r7, #20]
 800c4de:	2b01      	cmp	r3, #1
 800c4e0:	d101      	bne.n	800c4e6 <dir_next+0xea>
 800c4e2:	2302      	movs	r3, #2
 800c4e4:	e05c      	b.n	800c5a0 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c4e6:	697b      	ldr	r3, [r7, #20]
 800c4e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c4ec:	d101      	bne.n	800c4f2 <dir_next+0xf6>
 800c4ee:	2301      	movs	r3, #1
 800c4f0:	e056      	b.n	800c5a0 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800c4f2:	68f8      	ldr	r0, [r7, #12]
 800c4f4:	f7ff fadc 	bl	800bab0 <sync_window>
 800c4f8:	4603      	mov	r3, r0
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	d001      	beq.n	800c502 <dir_next+0x106>
 800c4fe:	2301      	movs	r3, #1
 800c500:	e04e      	b.n	800c5a0 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800c508:	68fb      	ldr	r3, [r7, #12]
 800c50a:	899b      	ldrh	r3, [r3, #12]
 800c50c:	461a      	mov	r2, r3
 800c50e:	2100      	movs	r1, #0
 800c510:	f7ff f905 	bl	800b71e <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800c514:	2300      	movs	r3, #0
 800c516:	613b      	str	r3, [r7, #16]
 800c518:	6979      	ldr	r1, [r7, #20]
 800c51a:	68f8      	ldr	r0, [r7, #12]
 800c51c:	f7ff fbaa 	bl	800bc74 <clust2sect>
 800c520:	4602      	mov	r2, r0
 800c522:	68fb      	ldr	r3, [r7, #12]
 800c524:	635a      	str	r2, [r3, #52]	; 0x34
 800c526:	e012      	b.n	800c54e <dir_next+0x152>
						fs->wflag = 1;
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	2201      	movs	r2, #1
 800c52c:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800c52e:	68f8      	ldr	r0, [r7, #12]
 800c530:	f7ff fabe 	bl	800bab0 <sync_window>
 800c534:	4603      	mov	r3, r0
 800c536:	2b00      	cmp	r3, #0
 800c538:	d001      	beq.n	800c53e <dir_next+0x142>
 800c53a:	2301      	movs	r3, #1
 800c53c:	e030      	b.n	800c5a0 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800c53e:	693b      	ldr	r3, [r7, #16]
 800c540:	3301      	adds	r3, #1
 800c542:	613b      	str	r3, [r7, #16]
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c548:	1c5a      	adds	r2, r3, #1
 800c54a:	68fb      	ldr	r3, [r7, #12]
 800c54c:	635a      	str	r2, [r3, #52]	; 0x34
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	895b      	ldrh	r3, [r3, #10]
 800c552:	461a      	mov	r2, r3
 800c554:	693b      	ldr	r3, [r7, #16]
 800c556:	4293      	cmp	r3, r2
 800c558:	d3e6      	bcc.n	800c528 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c55e:	693b      	ldr	r3, [r7, #16]
 800c560:	1ad2      	subs	r2, r2, r3
 800c562:	68fb      	ldr	r3, [r7, #12]
 800c564:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	697a      	ldr	r2, [r7, #20]
 800c56a:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800c56c:	6979      	ldr	r1, [r7, #20]
 800c56e:	68f8      	ldr	r0, [r7, #12]
 800c570:	f7ff fb80 	bl	800bc74 <clust2sect>
 800c574:	4602      	mov	r2, r0
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	68ba      	ldr	r2, [r7, #8]
 800c57e:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800c586:	68fb      	ldr	r3, [r7, #12]
 800c588:	899b      	ldrh	r3, [r3, #12]
 800c58a:	461a      	mov	r2, r3
 800c58c:	68bb      	ldr	r3, [r7, #8]
 800c58e:	fbb3 f0f2 	udiv	r0, r3, r2
 800c592:	fb02 f200 	mul.w	r2, r2, r0
 800c596:	1a9b      	subs	r3, r3, r2
 800c598:	18ca      	adds	r2, r1, r3
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800c59e:	2300      	movs	r3, #0
}
 800c5a0:	4618      	mov	r0, r3
 800c5a2:	3718      	adds	r7, #24
 800c5a4:	46bd      	mov	sp, r7
 800c5a6:	bd80      	pop	{r7, pc}

0800c5a8 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800c5a8:	b580      	push	{r7, lr}
 800c5aa:	b086      	sub	sp, #24
 800c5ac:	af00      	add	r7, sp, #0
 800c5ae:	6078      	str	r0, [r7, #4]
 800c5b0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	681b      	ldr	r3, [r3, #0]
 800c5b6:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800c5b8:	2100      	movs	r1, #0
 800c5ba:	6878      	ldr	r0, [r7, #4]
 800c5bc:	f7ff fe95 	bl	800c2ea <dir_sdi>
 800c5c0:	4603      	mov	r3, r0
 800c5c2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800c5c4:	7dfb      	ldrb	r3, [r7, #23]
 800c5c6:	2b00      	cmp	r3, #0
 800c5c8:	d12b      	bne.n	800c622 <dir_alloc+0x7a>
		n = 0;
 800c5ca:	2300      	movs	r3, #0
 800c5cc:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	69db      	ldr	r3, [r3, #28]
 800c5d2:	4619      	mov	r1, r3
 800c5d4:	68f8      	ldr	r0, [r7, #12]
 800c5d6:	f7ff faaf 	bl	800bb38 <move_window>
 800c5da:	4603      	mov	r3, r0
 800c5dc:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800c5de:	7dfb      	ldrb	r3, [r7, #23]
 800c5e0:	2b00      	cmp	r3, #0
 800c5e2:	d11d      	bne.n	800c620 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	6a1b      	ldr	r3, [r3, #32]
 800c5e8:	781b      	ldrb	r3, [r3, #0]
 800c5ea:	2be5      	cmp	r3, #229	; 0xe5
 800c5ec:	d004      	beq.n	800c5f8 <dir_alloc+0x50>
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	6a1b      	ldr	r3, [r3, #32]
 800c5f2:	781b      	ldrb	r3, [r3, #0]
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d107      	bne.n	800c608 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800c5f8:	693b      	ldr	r3, [r7, #16]
 800c5fa:	3301      	adds	r3, #1
 800c5fc:	613b      	str	r3, [r7, #16]
 800c5fe:	693a      	ldr	r2, [r7, #16]
 800c600:	683b      	ldr	r3, [r7, #0]
 800c602:	429a      	cmp	r2, r3
 800c604:	d102      	bne.n	800c60c <dir_alloc+0x64>
 800c606:	e00c      	b.n	800c622 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800c608:	2300      	movs	r3, #0
 800c60a:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800c60c:	2101      	movs	r1, #1
 800c60e:	6878      	ldr	r0, [r7, #4]
 800c610:	f7ff fef4 	bl	800c3fc <dir_next>
 800c614:	4603      	mov	r3, r0
 800c616:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800c618:	7dfb      	ldrb	r3, [r7, #23]
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d0d7      	beq.n	800c5ce <dir_alloc+0x26>
 800c61e:	e000      	b.n	800c622 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800c620:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800c622:	7dfb      	ldrb	r3, [r7, #23]
 800c624:	2b04      	cmp	r3, #4
 800c626:	d101      	bne.n	800c62c <dir_alloc+0x84>
 800c628:	2307      	movs	r3, #7
 800c62a:	75fb      	strb	r3, [r7, #23]
	return res;
 800c62c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c62e:	4618      	mov	r0, r3
 800c630:	3718      	adds	r7, #24
 800c632:	46bd      	mov	sp, r7
 800c634:	bd80      	pop	{r7, pc}

0800c636 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800c636:	b580      	push	{r7, lr}
 800c638:	b084      	sub	sp, #16
 800c63a:	af00      	add	r7, sp, #0
 800c63c:	6078      	str	r0, [r7, #4]
 800c63e:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800c640:	683b      	ldr	r3, [r7, #0]
 800c642:	331a      	adds	r3, #26
 800c644:	4618      	mov	r0, r3
 800c646:	f7fe ffc7 	bl	800b5d8 <ld_word>
 800c64a:	4603      	mov	r3, r0
 800c64c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	781b      	ldrb	r3, [r3, #0]
 800c652:	2b03      	cmp	r3, #3
 800c654:	d109      	bne.n	800c66a <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800c656:	683b      	ldr	r3, [r7, #0]
 800c658:	3314      	adds	r3, #20
 800c65a:	4618      	mov	r0, r3
 800c65c:	f7fe ffbc 	bl	800b5d8 <ld_word>
 800c660:	4603      	mov	r3, r0
 800c662:	041b      	lsls	r3, r3, #16
 800c664:	68fa      	ldr	r2, [r7, #12]
 800c666:	4313      	orrs	r3, r2
 800c668:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800c66a:	68fb      	ldr	r3, [r7, #12]
}
 800c66c:	4618      	mov	r0, r3
 800c66e:	3710      	adds	r7, #16
 800c670:	46bd      	mov	sp, r7
 800c672:	bd80      	pop	{r7, pc}

0800c674 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800c674:	b580      	push	{r7, lr}
 800c676:	b084      	sub	sp, #16
 800c678:	af00      	add	r7, sp, #0
 800c67a:	60f8      	str	r0, [r7, #12]
 800c67c:	60b9      	str	r1, [r7, #8]
 800c67e:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800c680:	68bb      	ldr	r3, [r7, #8]
 800c682:	331a      	adds	r3, #26
 800c684:	687a      	ldr	r2, [r7, #4]
 800c686:	b292      	uxth	r2, r2
 800c688:	4611      	mov	r1, r2
 800c68a:	4618      	mov	r0, r3
 800c68c:	f7fe ffdf 	bl	800b64e <st_word>
	if (fs->fs_type == FS_FAT32) {
 800c690:	68fb      	ldr	r3, [r7, #12]
 800c692:	781b      	ldrb	r3, [r3, #0]
 800c694:	2b03      	cmp	r3, #3
 800c696:	d109      	bne.n	800c6ac <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800c698:	68bb      	ldr	r3, [r7, #8]
 800c69a:	f103 0214 	add.w	r2, r3, #20
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	0c1b      	lsrs	r3, r3, #16
 800c6a2:	b29b      	uxth	r3, r3
 800c6a4:	4619      	mov	r1, r3
 800c6a6:	4610      	mov	r0, r2
 800c6a8:	f7fe ffd1 	bl	800b64e <st_word>
	}
}
 800c6ac:	bf00      	nop
 800c6ae:	3710      	adds	r7, #16
 800c6b0:	46bd      	mov	sp, r7
 800c6b2:	bd80      	pop	{r7, pc}

0800c6b4 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800c6b4:	b590      	push	{r4, r7, lr}
 800c6b6:	b087      	sub	sp, #28
 800c6b8:	af00      	add	r7, sp, #0
 800c6ba:	6078      	str	r0, [r7, #4]
 800c6bc:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800c6be:	683b      	ldr	r3, [r7, #0]
 800c6c0:	331a      	adds	r3, #26
 800c6c2:	4618      	mov	r0, r3
 800c6c4:	f7fe ff88 	bl	800b5d8 <ld_word>
 800c6c8:	4603      	mov	r3, r0
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	d001      	beq.n	800c6d2 <cmp_lfn+0x1e>
 800c6ce:	2300      	movs	r3, #0
 800c6d0:	e059      	b.n	800c786 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800c6d2:	683b      	ldr	r3, [r7, #0]
 800c6d4:	781b      	ldrb	r3, [r3, #0]
 800c6d6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c6da:	1e5a      	subs	r2, r3, #1
 800c6dc:	4613      	mov	r3, r2
 800c6de:	005b      	lsls	r3, r3, #1
 800c6e0:	4413      	add	r3, r2
 800c6e2:	009b      	lsls	r3, r3, #2
 800c6e4:	4413      	add	r3, r2
 800c6e6:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800c6e8:	2301      	movs	r3, #1
 800c6ea:	81fb      	strh	r3, [r7, #14]
 800c6ec:	2300      	movs	r3, #0
 800c6ee:	613b      	str	r3, [r7, #16]
 800c6f0:	e033      	b.n	800c75a <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800c6f2:	4a27      	ldr	r2, [pc, #156]	; (800c790 <cmp_lfn+0xdc>)
 800c6f4:	693b      	ldr	r3, [r7, #16]
 800c6f6:	4413      	add	r3, r2
 800c6f8:	781b      	ldrb	r3, [r3, #0]
 800c6fa:	461a      	mov	r2, r3
 800c6fc:	683b      	ldr	r3, [r7, #0]
 800c6fe:	4413      	add	r3, r2
 800c700:	4618      	mov	r0, r3
 800c702:	f7fe ff69 	bl	800b5d8 <ld_word>
 800c706:	4603      	mov	r3, r0
 800c708:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800c70a:	89fb      	ldrh	r3, [r7, #14]
 800c70c:	2b00      	cmp	r3, #0
 800c70e:	d01a      	beq.n	800c746 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800c710:	697b      	ldr	r3, [r7, #20]
 800c712:	2bfe      	cmp	r3, #254	; 0xfe
 800c714:	d812      	bhi.n	800c73c <cmp_lfn+0x88>
 800c716:	89bb      	ldrh	r3, [r7, #12]
 800c718:	4618      	mov	r0, r3
 800c71a:	f001 fd77 	bl	800e20c <ff_wtoupper>
 800c71e:	4603      	mov	r3, r0
 800c720:	461c      	mov	r4, r3
 800c722:	697b      	ldr	r3, [r7, #20]
 800c724:	1c5a      	adds	r2, r3, #1
 800c726:	617a      	str	r2, [r7, #20]
 800c728:	005b      	lsls	r3, r3, #1
 800c72a:	687a      	ldr	r2, [r7, #4]
 800c72c:	4413      	add	r3, r2
 800c72e:	881b      	ldrh	r3, [r3, #0]
 800c730:	4618      	mov	r0, r3
 800c732:	f001 fd6b 	bl	800e20c <ff_wtoupper>
 800c736:	4603      	mov	r3, r0
 800c738:	429c      	cmp	r4, r3
 800c73a:	d001      	beq.n	800c740 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800c73c:	2300      	movs	r3, #0
 800c73e:	e022      	b.n	800c786 <cmp_lfn+0xd2>
			}
			wc = uc;
 800c740:	89bb      	ldrh	r3, [r7, #12]
 800c742:	81fb      	strh	r3, [r7, #14]
 800c744:	e006      	b.n	800c754 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800c746:	89bb      	ldrh	r3, [r7, #12]
 800c748:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800c74c:	4293      	cmp	r3, r2
 800c74e:	d001      	beq.n	800c754 <cmp_lfn+0xa0>
 800c750:	2300      	movs	r3, #0
 800c752:	e018      	b.n	800c786 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800c754:	693b      	ldr	r3, [r7, #16]
 800c756:	3301      	adds	r3, #1
 800c758:	613b      	str	r3, [r7, #16]
 800c75a:	693b      	ldr	r3, [r7, #16]
 800c75c:	2b0c      	cmp	r3, #12
 800c75e:	d9c8      	bls.n	800c6f2 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800c760:	683b      	ldr	r3, [r7, #0]
 800c762:	781b      	ldrb	r3, [r3, #0]
 800c764:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c768:	2b00      	cmp	r3, #0
 800c76a:	d00b      	beq.n	800c784 <cmp_lfn+0xd0>
 800c76c:	89fb      	ldrh	r3, [r7, #14]
 800c76e:	2b00      	cmp	r3, #0
 800c770:	d008      	beq.n	800c784 <cmp_lfn+0xd0>
 800c772:	697b      	ldr	r3, [r7, #20]
 800c774:	005b      	lsls	r3, r3, #1
 800c776:	687a      	ldr	r2, [r7, #4]
 800c778:	4413      	add	r3, r2
 800c77a:	881b      	ldrh	r3, [r3, #0]
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d001      	beq.n	800c784 <cmp_lfn+0xd0>
 800c780:	2300      	movs	r3, #0
 800c782:	e000      	b.n	800c786 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800c784:	2301      	movs	r3, #1
}
 800c786:	4618      	mov	r0, r3
 800c788:	371c      	adds	r7, #28
 800c78a:	46bd      	mov	sp, r7
 800c78c:	bd90      	pop	{r4, r7, pc}
 800c78e:	bf00      	nop
 800c790:	0800f3c4 	.word	0x0800f3c4

0800c794 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800c794:	b580      	push	{r7, lr}
 800c796:	b088      	sub	sp, #32
 800c798:	af00      	add	r7, sp, #0
 800c79a:	60f8      	str	r0, [r7, #12]
 800c79c:	60b9      	str	r1, [r7, #8]
 800c79e:	4611      	mov	r1, r2
 800c7a0:	461a      	mov	r2, r3
 800c7a2:	460b      	mov	r3, r1
 800c7a4:	71fb      	strb	r3, [r7, #7]
 800c7a6:	4613      	mov	r3, r2
 800c7a8:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800c7aa:	68bb      	ldr	r3, [r7, #8]
 800c7ac:	330d      	adds	r3, #13
 800c7ae:	79ba      	ldrb	r2, [r7, #6]
 800c7b0:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800c7b2:	68bb      	ldr	r3, [r7, #8]
 800c7b4:	330b      	adds	r3, #11
 800c7b6:	220f      	movs	r2, #15
 800c7b8:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800c7ba:	68bb      	ldr	r3, [r7, #8]
 800c7bc:	330c      	adds	r3, #12
 800c7be:	2200      	movs	r2, #0
 800c7c0:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800c7c2:	68bb      	ldr	r3, [r7, #8]
 800c7c4:	331a      	adds	r3, #26
 800c7c6:	2100      	movs	r1, #0
 800c7c8:	4618      	mov	r0, r3
 800c7ca:	f7fe ff40 	bl	800b64e <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800c7ce:	79fb      	ldrb	r3, [r7, #7]
 800c7d0:	1e5a      	subs	r2, r3, #1
 800c7d2:	4613      	mov	r3, r2
 800c7d4:	005b      	lsls	r3, r3, #1
 800c7d6:	4413      	add	r3, r2
 800c7d8:	009b      	lsls	r3, r3, #2
 800c7da:	4413      	add	r3, r2
 800c7dc:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800c7de:	2300      	movs	r3, #0
 800c7e0:	82fb      	strh	r3, [r7, #22]
 800c7e2:	2300      	movs	r3, #0
 800c7e4:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800c7e6:	8afb      	ldrh	r3, [r7, #22]
 800c7e8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800c7ec:	4293      	cmp	r3, r2
 800c7ee:	d007      	beq.n	800c800 <put_lfn+0x6c>
 800c7f0:	69fb      	ldr	r3, [r7, #28]
 800c7f2:	1c5a      	adds	r2, r3, #1
 800c7f4:	61fa      	str	r2, [r7, #28]
 800c7f6:	005b      	lsls	r3, r3, #1
 800c7f8:	68fa      	ldr	r2, [r7, #12]
 800c7fa:	4413      	add	r3, r2
 800c7fc:	881b      	ldrh	r3, [r3, #0]
 800c7fe:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800c800:	4a17      	ldr	r2, [pc, #92]	; (800c860 <put_lfn+0xcc>)
 800c802:	69bb      	ldr	r3, [r7, #24]
 800c804:	4413      	add	r3, r2
 800c806:	781b      	ldrb	r3, [r3, #0]
 800c808:	461a      	mov	r2, r3
 800c80a:	68bb      	ldr	r3, [r7, #8]
 800c80c:	4413      	add	r3, r2
 800c80e:	8afa      	ldrh	r2, [r7, #22]
 800c810:	4611      	mov	r1, r2
 800c812:	4618      	mov	r0, r3
 800c814:	f7fe ff1b 	bl	800b64e <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800c818:	8afb      	ldrh	r3, [r7, #22]
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	d102      	bne.n	800c824 <put_lfn+0x90>
 800c81e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800c822:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800c824:	69bb      	ldr	r3, [r7, #24]
 800c826:	3301      	adds	r3, #1
 800c828:	61bb      	str	r3, [r7, #24]
 800c82a:	69bb      	ldr	r3, [r7, #24]
 800c82c:	2b0c      	cmp	r3, #12
 800c82e:	d9da      	bls.n	800c7e6 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800c830:	8afb      	ldrh	r3, [r7, #22]
 800c832:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800c836:	4293      	cmp	r3, r2
 800c838:	d006      	beq.n	800c848 <put_lfn+0xb4>
 800c83a:	69fb      	ldr	r3, [r7, #28]
 800c83c:	005b      	lsls	r3, r3, #1
 800c83e:	68fa      	ldr	r2, [r7, #12]
 800c840:	4413      	add	r3, r2
 800c842:	881b      	ldrh	r3, [r3, #0]
 800c844:	2b00      	cmp	r3, #0
 800c846:	d103      	bne.n	800c850 <put_lfn+0xbc>
 800c848:	79fb      	ldrb	r3, [r7, #7]
 800c84a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c84e:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800c850:	68bb      	ldr	r3, [r7, #8]
 800c852:	79fa      	ldrb	r2, [r7, #7]
 800c854:	701a      	strb	r2, [r3, #0]
}
 800c856:	bf00      	nop
 800c858:	3720      	adds	r7, #32
 800c85a:	46bd      	mov	sp, r7
 800c85c:	bd80      	pop	{r7, pc}
 800c85e:	bf00      	nop
 800c860:	0800f3c4 	.word	0x0800f3c4

0800c864 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800c864:	b580      	push	{r7, lr}
 800c866:	b08c      	sub	sp, #48	; 0x30
 800c868:	af00      	add	r7, sp, #0
 800c86a:	60f8      	str	r0, [r7, #12]
 800c86c:	60b9      	str	r1, [r7, #8]
 800c86e:	607a      	str	r2, [r7, #4]
 800c870:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800c872:	220b      	movs	r2, #11
 800c874:	68b9      	ldr	r1, [r7, #8]
 800c876:	68f8      	ldr	r0, [r7, #12]
 800c878:	f7fe ff30 	bl	800b6dc <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800c87c:	683b      	ldr	r3, [r7, #0]
 800c87e:	2b05      	cmp	r3, #5
 800c880:	d92b      	bls.n	800c8da <gen_numname+0x76>
		sr = seq;
 800c882:	683b      	ldr	r3, [r7, #0]
 800c884:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800c886:	e022      	b.n	800c8ce <gen_numname+0x6a>
			wc = *lfn++;
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	1c9a      	adds	r2, r3, #2
 800c88c:	607a      	str	r2, [r7, #4]
 800c88e:	881b      	ldrh	r3, [r3, #0]
 800c890:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800c892:	2300      	movs	r3, #0
 800c894:	62bb      	str	r3, [r7, #40]	; 0x28
 800c896:	e017      	b.n	800c8c8 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800c898:	69fb      	ldr	r3, [r7, #28]
 800c89a:	005a      	lsls	r2, r3, #1
 800c89c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800c89e:	f003 0301 	and.w	r3, r3, #1
 800c8a2:	4413      	add	r3, r2
 800c8a4:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800c8a6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800c8a8:	085b      	lsrs	r3, r3, #1
 800c8aa:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800c8ac:	69fb      	ldr	r3, [r7, #28]
 800c8ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c8b2:	2b00      	cmp	r3, #0
 800c8b4:	d005      	beq.n	800c8c2 <gen_numname+0x5e>
 800c8b6:	69fb      	ldr	r3, [r7, #28]
 800c8b8:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 800c8bc:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 800c8c0:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800c8c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8c4:	3301      	adds	r3, #1
 800c8c6:	62bb      	str	r3, [r7, #40]	; 0x28
 800c8c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8ca:	2b0f      	cmp	r3, #15
 800c8cc:	d9e4      	bls.n	800c898 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	881b      	ldrh	r3, [r3, #0]
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d1d8      	bne.n	800c888 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800c8d6:	69fb      	ldr	r3, [r7, #28]
 800c8d8:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800c8da:	2307      	movs	r3, #7
 800c8dc:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800c8de:	683b      	ldr	r3, [r7, #0]
 800c8e0:	b2db      	uxtb	r3, r3
 800c8e2:	f003 030f 	and.w	r3, r3, #15
 800c8e6:	b2db      	uxtb	r3, r3
 800c8e8:	3330      	adds	r3, #48	; 0x30
 800c8ea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800c8ee:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c8f2:	2b39      	cmp	r3, #57	; 0x39
 800c8f4:	d904      	bls.n	800c900 <gen_numname+0x9c>
 800c8f6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c8fa:	3307      	adds	r3, #7
 800c8fc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800c900:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c902:	1e5a      	subs	r2, r3, #1
 800c904:	62ba      	str	r2, [r7, #40]	; 0x28
 800c906:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800c90a:	4413      	add	r3, r2
 800c90c:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800c910:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800c914:	683b      	ldr	r3, [r7, #0]
 800c916:	091b      	lsrs	r3, r3, #4
 800c918:	603b      	str	r3, [r7, #0]
	} while (seq);
 800c91a:	683b      	ldr	r3, [r7, #0]
 800c91c:	2b00      	cmp	r3, #0
 800c91e:	d1de      	bne.n	800c8de <gen_numname+0x7a>
	ns[i] = '~';
 800c920:	f107 0214 	add.w	r2, r7, #20
 800c924:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c926:	4413      	add	r3, r2
 800c928:	227e      	movs	r2, #126	; 0x7e
 800c92a:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800c92c:	2300      	movs	r3, #0
 800c92e:	627b      	str	r3, [r7, #36]	; 0x24
 800c930:	e002      	b.n	800c938 <gen_numname+0xd4>
 800c932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c934:	3301      	adds	r3, #1
 800c936:	627b      	str	r3, [r7, #36]	; 0x24
 800c938:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c93a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c93c:	429a      	cmp	r2, r3
 800c93e:	d205      	bcs.n	800c94c <gen_numname+0xe8>
 800c940:	68fa      	ldr	r2, [r7, #12]
 800c942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c944:	4413      	add	r3, r2
 800c946:	781b      	ldrb	r3, [r3, #0]
 800c948:	2b20      	cmp	r3, #32
 800c94a:	d1f2      	bne.n	800c932 <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800c94c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c94e:	2b07      	cmp	r3, #7
 800c950:	d808      	bhi.n	800c964 <gen_numname+0x100>
 800c952:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c954:	1c5a      	adds	r2, r3, #1
 800c956:	62ba      	str	r2, [r7, #40]	; 0x28
 800c958:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800c95c:	4413      	add	r3, r2
 800c95e:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800c962:	e000      	b.n	800c966 <gen_numname+0x102>
 800c964:	2120      	movs	r1, #32
 800c966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c968:	1c5a      	adds	r2, r3, #1
 800c96a:	627a      	str	r2, [r7, #36]	; 0x24
 800c96c:	68fa      	ldr	r2, [r7, #12]
 800c96e:	4413      	add	r3, r2
 800c970:	460a      	mov	r2, r1
 800c972:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800c974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c976:	2b07      	cmp	r3, #7
 800c978:	d9e8      	bls.n	800c94c <gen_numname+0xe8>
}
 800c97a:	bf00      	nop
 800c97c:	3730      	adds	r7, #48	; 0x30
 800c97e:	46bd      	mov	sp, r7
 800c980:	bd80      	pop	{r7, pc}

0800c982 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800c982:	b480      	push	{r7}
 800c984:	b085      	sub	sp, #20
 800c986:	af00      	add	r7, sp, #0
 800c988:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800c98a:	2300      	movs	r3, #0
 800c98c:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800c98e:	230b      	movs	r3, #11
 800c990:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800c992:	7bfb      	ldrb	r3, [r7, #15]
 800c994:	b2da      	uxtb	r2, r3
 800c996:	0852      	lsrs	r2, r2, #1
 800c998:	01db      	lsls	r3, r3, #7
 800c99a:	4313      	orrs	r3, r2
 800c99c:	b2da      	uxtb	r2, r3
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	1c59      	adds	r1, r3, #1
 800c9a2:	6079      	str	r1, [r7, #4]
 800c9a4:	781b      	ldrb	r3, [r3, #0]
 800c9a6:	4413      	add	r3, r2
 800c9a8:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800c9aa:	68bb      	ldr	r3, [r7, #8]
 800c9ac:	3b01      	subs	r3, #1
 800c9ae:	60bb      	str	r3, [r7, #8]
 800c9b0:	68bb      	ldr	r3, [r7, #8]
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	d1ed      	bne.n	800c992 <sum_sfn+0x10>
	return sum;
 800c9b6:	7bfb      	ldrb	r3, [r7, #15]
}
 800c9b8:	4618      	mov	r0, r3
 800c9ba:	3714      	adds	r7, #20
 800c9bc:	46bd      	mov	sp, r7
 800c9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9c2:	4770      	bx	lr

0800c9c4 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800c9c4:	b580      	push	{r7, lr}
 800c9c6:	b086      	sub	sp, #24
 800c9c8:	af00      	add	r7, sp, #0
 800c9ca:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	681b      	ldr	r3, [r3, #0]
 800c9d0:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800c9d2:	2100      	movs	r1, #0
 800c9d4:	6878      	ldr	r0, [r7, #4]
 800c9d6:	f7ff fc88 	bl	800c2ea <dir_sdi>
 800c9da:	4603      	mov	r3, r0
 800c9dc:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800c9de:	7dfb      	ldrb	r3, [r7, #23]
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	d001      	beq.n	800c9e8 <dir_find+0x24>
 800c9e4:	7dfb      	ldrb	r3, [r7, #23]
 800c9e6:	e0a9      	b.n	800cb3c <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800c9e8:	23ff      	movs	r3, #255	; 0xff
 800c9ea:	753b      	strb	r3, [r7, #20]
 800c9ec:	7d3b      	ldrb	r3, [r7, #20]
 800c9ee:	757b      	strb	r3, [r7, #21]
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	f04f 32ff 	mov.w	r2, #4294967295
 800c9f6:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	69db      	ldr	r3, [r3, #28]
 800c9fc:	4619      	mov	r1, r3
 800c9fe:	6938      	ldr	r0, [r7, #16]
 800ca00:	f7ff f89a 	bl	800bb38 <move_window>
 800ca04:	4603      	mov	r3, r0
 800ca06:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800ca08:	7dfb      	ldrb	r3, [r7, #23]
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	f040 8090 	bne.w	800cb30 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	6a1b      	ldr	r3, [r3, #32]
 800ca14:	781b      	ldrb	r3, [r3, #0]
 800ca16:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800ca18:	7dbb      	ldrb	r3, [r7, #22]
 800ca1a:	2b00      	cmp	r3, #0
 800ca1c:	d102      	bne.n	800ca24 <dir_find+0x60>
 800ca1e:	2304      	movs	r3, #4
 800ca20:	75fb      	strb	r3, [r7, #23]
 800ca22:	e08a      	b.n	800cb3a <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	6a1b      	ldr	r3, [r3, #32]
 800ca28:	330b      	adds	r3, #11
 800ca2a:	781b      	ldrb	r3, [r3, #0]
 800ca2c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ca30:	73fb      	strb	r3, [r7, #15]
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	7bfa      	ldrb	r2, [r7, #15]
 800ca36:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800ca38:	7dbb      	ldrb	r3, [r7, #22]
 800ca3a:	2be5      	cmp	r3, #229	; 0xe5
 800ca3c:	d007      	beq.n	800ca4e <dir_find+0x8a>
 800ca3e:	7bfb      	ldrb	r3, [r7, #15]
 800ca40:	f003 0308 	and.w	r3, r3, #8
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	d009      	beq.n	800ca5c <dir_find+0x98>
 800ca48:	7bfb      	ldrb	r3, [r7, #15]
 800ca4a:	2b0f      	cmp	r3, #15
 800ca4c:	d006      	beq.n	800ca5c <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800ca4e:	23ff      	movs	r3, #255	; 0xff
 800ca50:	757b      	strb	r3, [r7, #21]
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	f04f 32ff 	mov.w	r2, #4294967295
 800ca58:	631a      	str	r2, [r3, #48]	; 0x30
 800ca5a:	e05e      	b.n	800cb1a <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800ca5c:	7bfb      	ldrb	r3, [r7, #15]
 800ca5e:	2b0f      	cmp	r3, #15
 800ca60:	d136      	bne.n	800cad0 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800ca68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	d154      	bne.n	800cb1a <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800ca70:	7dbb      	ldrb	r3, [r7, #22]
 800ca72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	d00d      	beq.n	800ca96 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	6a1b      	ldr	r3, [r3, #32]
 800ca7e:	7b5b      	ldrb	r3, [r3, #13]
 800ca80:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800ca82:	7dbb      	ldrb	r3, [r7, #22]
 800ca84:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ca88:	75bb      	strb	r3, [r7, #22]
 800ca8a:	7dbb      	ldrb	r3, [r7, #22]
 800ca8c:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	695a      	ldr	r2, [r3, #20]
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800ca96:	7dba      	ldrb	r2, [r7, #22]
 800ca98:	7d7b      	ldrb	r3, [r7, #21]
 800ca9a:	429a      	cmp	r2, r3
 800ca9c:	d115      	bne.n	800caca <dir_find+0x106>
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	6a1b      	ldr	r3, [r3, #32]
 800caa2:	330d      	adds	r3, #13
 800caa4:	781b      	ldrb	r3, [r3, #0]
 800caa6:	7d3a      	ldrb	r2, [r7, #20]
 800caa8:	429a      	cmp	r2, r3
 800caaa:	d10e      	bne.n	800caca <dir_find+0x106>
 800caac:	693b      	ldr	r3, [r7, #16]
 800caae:	691a      	ldr	r2, [r3, #16]
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	6a1b      	ldr	r3, [r3, #32]
 800cab4:	4619      	mov	r1, r3
 800cab6:	4610      	mov	r0, r2
 800cab8:	f7ff fdfc 	bl	800c6b4 <cmp_lfn>
 800cabc:	4603      	mov	r3, r0
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	d003      	beq.n	800caca <dir_find+0x106>
 800cac2:	7d7b      	ldrb	r3, [r7, #21]
 800cac4:	3b01      	subs	r3, #1
 800cac6:	b2db      	uxtb	r3, r3
 800cac8:	e000      	b.n	800cacc <dir_find+0x108>
 800caca:	23ff      	movs	r3, #255	; 0xff
 800cacc:	757b      	strb	r3, [r7, #21]
 800cace:	e024      	b.n	800cb1a <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800cad0:	7d7b      	ldrb	r3, [r7, #21]
 800cad2:	2b00      	cmp	r3, #0
 800cad4:	d109      	bne.n	800caea <dir_find+0x126>
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	6a1b      	ldr	r3, [r3, #32]
 800cada:	4618      	mov	r0, r3
 800cadc:	f7ff ff51 	bl	800c982 <sum_sfn>
 800cae0:	4603      	mov	r3, r0
 800cae2:	461a      	mov	r2, r3
 800cae4:	7d3b      	ldrb	r3, [r7, #20]
 800cae6:	4293      	cmp	r3, r2
 800cae8:	d024      	beq.n	800cb34 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800caf0:	f003 0301 	and.w	r3, r3, #1
 800caf4:	2b00      	cmp	r3, #0
 800caf6:	d10a      	bne.n	800cb0e <dir_find+0x14a>
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	6a18      	ldr	r0, [r3, #32]
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	3324      	adds	r3, #36	; 0x24
 800cb00:	220b      	movs	r2, #11
 800cb02:	4619      	mov	r1, r3
 800cb04:	f7fe fe25 	bl	800b752 <mem_cmp>
 800cb08:	4603      	mov	r3, r0
 800cb0a:	2b00      	cmp	r3, #0
 800cb0c:	d014      	beq.n	800cb38 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800cb0e:	23ff      	movs	r3, #255	; 0xff
 800cb10:	757b      	strb	r3, [r7, #21]
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	f04f 32ff 	mov.w	r2, #4294967295
 800cb18:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800cb1a:	2100      	movs	r1, #0
 800cb1c:	6878      	ldr	r0, [r7, #4]
 800cb1e:	f7ff fc6d 	bl	800c3fc <dir_next>
 800cb22:	4603      	mov	r3, r0
 800cb24:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800cb26:	7dfb      	ldrb	r3, [r7, #23]
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	f43f af65 	beq.w	800c9f8 <dir_find+0x34>
 800cb2e:	e004      	b.n	800cb3a <dir_find+0x176>
		if (res != FR_OK) break;
 800cb30:	bf00      	nop
 800cb32:	e002      	b.n	800cb3a <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800cb34:	bf00      	nop
 800cb36:	e000      	b.n	800cb3a <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800cb38:	bf00      	nop

	return res;
 800cb3a:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb3c:	4618      	mov	r0, r3
 800cb3e:	3718      	adds	r7, #24
 800cb40:	46bd      	mov	sp, r7
 800cb42:	bd80      	pop	{r7, pc}

0800cb44 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800cb44:	b580      	push	{r7, lr}
 800cb46:	b08c      	sub	sp, #48	; 0x30
 800cb48:	af00      	add	r7, sp, #0
 800cb4a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	681b      	ldr	r3, [r3, #0]
 800cb50:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800cb58:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	d001      	beq.n	800cb64 <dir_register+0x20>
 800cb60:	2306      	movs	r3, #6
 800cb62:	e0e0      	b.n	800cd26 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800cb64:	2300      	movs	r3, #0
 800cb66:	627b      	str	r3, [r7, #36]	; 0x24
 800cb68:	e002      	b.n	800cb70 <dir_register+0x2c>
 800cb6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb6c:	3301      	adds	r3, #1
 800cb6e:	627b      	str	r3, [r7, #36]	; 0x24
 800cb70:	69fb      	ldr	r3, [r7, #28]
 800cb72:	691a      	ldr	r2, [r3, #16]
 800cb74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb76:	005b      	lsls	r3, r3, #1
 800cb78:	4413      	add	r3, r2
 800cb7a:	881b      	ldrh	r3, [r3, #0]
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	d1f4      	bne.n	800cb6a <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800cb86:	f107 030c 	add.w	r3, r7, #12
 800cb8a:	220c      	movs	r2, #12
 800cb8c:	4618      	mov	r0, r3
 800cb8e:	f7fe fda5 	bl	800b6dc <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800cb92:	7dfb      	ldrb	r3, [r7, #23]
 800cb94:	f003 0301 	and.w	r3, r3, #1
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d032      	beq.n	800cc02 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	2240      	movs	r2, #64	; 0x40
 800cba0:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 800cba4:	2301      	movs	r3, #1
 800cba6:	62bb      	str	r3, [r7, #40]	; 0x28
 800cba8:	e016      	b.n	800cbd8 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	f103 0024 	add.w	r0, r3, #36	; 0x24
 800cbb0:	69fb      	ldr	r3, [r7, #28]
 800cbb2:	691a      	ldr	r2, [r3, #16]
 800cbb4:	f107 010c 	add.w	r1, r7, #12
 800cbb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cbba:	f7ff fe53 	bl	800c864 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800cbbe:	6878      	ldr	r0, [r7, #4]
 800cbc0:	f7ff ff00 	bl	800c9c4 <dir_find>
 800cbc4:	4603      	mov	r3, r0
 800cbc6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 800cbca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	d106      	bne.n	800cbe0 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800cbd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cbd4:	3301      	adds	r3, #1
 800cbd6:	62bb      	str	r3, [r7, #40]	; 0x28
 800cbd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cbda:	2b63      	cmp	r3, #99	; 0x63
 800cbdc:	d9e5      	bls.n	800cbaa <dir_register+0x66>
 800cbde:	e000      	b.n	800cbe2 <dir_register+0x9e>
			if (res != FR_OK) break;
 800cbe0:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800cbe2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cbe4:	2b64      	cmp	r3, #100	; 0x64
 800cbe6:	d101      	bne.n	800cbec <dir_register+0xa8>
 800cbe8:	2307      	movs	r3, #7
 800cbea:	e09c      	b.n	800cd26 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800cbec:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cbf0:	2b04      	cmp	r3, #4
 800cbf2:	d002      	beq.n	800cbfa <dir_register+0xb6>
 800cbf4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cbf8:	e095      	b.n	800cd26 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800cbfa:	7dfa      	ldrb	r2, [r7, #23]
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800cc02:	7dfb      	ldrb	r3, [r7, #23]
 800cc04:	f003 0302 	and.w	r3, r3, #2
 800cc08:	2b00      	cmp	r3, #0
 800cc0a:	d007      	beq.n	800cc1c <dir_register+0xd8>
 800cc0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc0e:	330c      	adds	r3, #12
 800cc10:	4a47      	ldr	r2, [pc, #284]	; (800cd30 <dir_register+0x1ec>)
 800cc12:	fba2 2303 	umull	r2, r3, r2, r3
 800cc16:	089b      	lsrs	r3, r3, #2
 800cc18:	3301      	adds	r3, #1
 800cc1a:	e000      	b.n	800cc1e <dir_register+0xda>
 800cc1c:	2301      	movs	r3, #1
 800cc1e:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800cc20:	6a39      	ldr	r1, [r7, #32]
 800cc22:	6878      	ldr	r0, [r7, #4]
 800cc24:	f7ff fcc0 	bl	800c5a8 <dir_alloc>
 800cc28:	4603      	mov	r3, r0
 800cc2a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800cc2e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cc32:	2b00      	cmp	r3, #0
 800cc34:	d148      	bne.n	800ccc8 <dir_register+0x184>
 800cc36:	6a3b      	ldr	r3, [r7, #32]
 800cc38:	3b01      	subs	r3, #1
 800cc3a:	623b      	str	r3, [r7, #32]
 800cc3c:	6a3b      	ldr	r3, [r7, #32]
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	d042      	beq.n	800ccc8 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	695a      	ldr	r2, [r3, #20]
 800cc46:	6a3b      	ldr	r3, [r7, #32]
 800cc48:	015b      	lsls	r3, r3, #5
 800cc4a:	1ad3      	subs	r3, r2, r3
 800cc4c:	4619      	mov	r1, r3
 800cc4e:	6878      	ldr	r0, [r7, #4]
 800cc50:	f7ff fb4b 	bl	800c2ea <dir_sdi>
 800cc54:	4603      	mov	r3, r0
 800cc56:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800cc5a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cc5e:	2b00      	cmp	r3, #0
 800cc60:	d132      	bne.n	800ccc8 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	3324      	adds	r3, #36	; 0x24
 800cc66:	4618      	mov	r0, r3
 800cc68:	f7ff fe8b 	bl	800c982 <sum_sfn>
 800cc6c:	4603      	mov	r3, r0
 800cc6e:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	69db      	ldr	r3, [r3, #28]
 800cc74:	4619      	mov	r1, r3
 800cc76:	69f8      	ldr	r0, [r7, #28]
 800cc78:	f7fe ff5e 	bl	800bb38 <move_window>
 800cc7c:	4603      	mov	r3, r0
 800cc7e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 800cc82:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	d11d      	bne.n	800ccc6 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800cc8a:	69fb      	ldr	r3, [r7, #28]
 800cc8c:	6918      	ldr	r0, [r3, #16]
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	6a19      	ldr	r1, [r3, #32]
 800cc92:	6a3b      	ldr	r3, [r7, #32]
 800cc94:	b2da      	uxtb	r2, r3
 800cc96:	7efb      	ldrb	r3, [r7, #27]
 800cc98:	f7ff fd7c 	bl	800c794 <put_lfn>
				fs->wflag = 1;
 800cc9c:	69fb      	ldr	r3, [r7, #28]
 800cc9e:	2201      	movs	r2, #1
 800cca0:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800cca2:	2100      	movs	r1, #0
 800cca4:	6878      	ldr	r0, [r7, #4]
 800cca6:	f7ff fba9 	bl	800c3fc <dir_next>
 800ccaa:	4603      	mov	r3, r0
 800ccac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 800ccb0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ccb4:	2b00      	cmp	r3, #0
 800ccb6:	d107      	bne.n	800ccc8 <dir_register+0x184>
 800ccb8:	6a3b      	ldr	r3, [r7, #32]
 800ccba:	3b01      	subs	r3, #1
 800ccbc:	623b      	str	r3, [r7, #32]
 800ccbe:	6a3b      	ldr	r3, [r7, #32]
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	d1d5      	bne.n	800cc70 <dir_register+0x12c>
 800ccc4:	e000      	b.n	800ccc8 <dir_register+0x184>
				if (res != FR_OK) break;
 800ccc6:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800ccc8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cccc:	2b00      	cmp	r3, #0
 800ccce:	d128      	bne.n	800cd22 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	69db      	ldr	r3, [r3, #28]
 800ccd4:	4619      	mov	r1, r3
 800ccd6:	69f8      	ldr	r0, [r7, #28]
 800ccd8:	f7fe ff2e 	bl	800bb38 <move_window>
 800ccdc:	4603      	mov	r3, r0
 800ccde:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800cce2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	d11b      	bne.n	800cd22 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	6a1b      	ldr	r3, [r3, #32]
 800ccee:	2220      	movs	r2, #32
 800ccf0:	2100      	movs	r1, #0
 800ccf2:	4618      	mov	r0, r3
 800ccf4:	f7fe fd13 	bl	800b71e <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	6a18      	ldr	r0, [r3, #32]
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	3324      	adds	r3, #36	; 0x24
 800cd00:	220b      	movs	r2, #11
 800cd02:	4619      	mov	r1, r3
 800cd04:	f7fe fcea 	bl	800b6dc <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	6a1b      	ldr	r3, [r3, #32]
 800cd12:	330c      	adds	r3, #12
 800cd14:	f002 0218 	and.w	r2, r2, #24
 800cd18:	b2d2      	uxtb	r2, r2
 800cd1a:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800cd1c:	69fb      	ldr	r3, [r7, #28]
 800cd1e:	2201      	movs	r2, #1
 800cd20:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800cd22:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800cd26:	4618      	mov	r0, r3
 800cd28:	3730      	adds	r7, #48	; 0x30
 800cd2a:	46bd      	mov	sp, r7
 800cd2c:	bd80      	pop	{r7, pc}
 800cd2e:	bf00      	nop
 800cd30:	4ec4ec4f 	.word	0x4ec4ec4f

0800cd34 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800cd34:	b580      	push	{r7, lr}
 800cd36:	b08a      	sub	sp, #40	; 0x28
 800cd38:	af00      	add	r7, sp, #0
 800cd3a:	6078      	str	r0, [r7, #4]
 800cd3c:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800cd3e:	683b      	ldr	r3, [r7, #0]
 800cd40:	681b      	ldr	r3, [r3, #0]
 800cd42:	613b      	str	r3, [r7, #16]
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	691b      	ldr	r3, [r3, #16]
 800cd4a:	60fb      	str	r3, [r7, #12]
 800cd4c:	2300      	movs	r3, #0
 800cd4e:	617b      	str	r3, [r7, #20]
 800cd50:	697b      	ldr	r3, [r7, #20]
 800cd52:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800cd54:	69bb      	ldr	r3, [r7, #24]
 800cd56:	1c5a      	adds	r2, r3, #1
 800cd58:	61ba      	str	r2, [r7, #24]
 800cd5a:	693a      	ldr	r2, [r7, #16]
 800cd5c:	4413      	add	r3, r2
 800cd5e:	781b      	ldrb	r3, [r3, #0]
 800cd60:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800cd62:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800cd64:	2b1f      	cmp	r3, #31
 800cd66:	d940      	bls.n	800cdea <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800cd68:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800cd6a:	2b2f      	cmp	r3, #47	; 0x2f
 800cd6c:	d006      	beq.n	800cd7c <create_name+0x48>
 800cd6e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800cd70:	2b5c      	cmp	r3, #92	; 0x5c
 800cd72:	d110      	bne.n	800cd96 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800cd74:	e002      	b.n	800cd7c <create_name+0x48>
 800cd76:	69bb      	ldr	r3, [r7, #24]
 800cd78:	3301      	adds	r3, #1
 800cd7a:	61bb      	str	r3, [r7, #24]
 800cd7c:	693a      	ldr	r2, [r7, #16]
 800cd7e:	69bb      	ldr	r3, [r7, #24]
 800cd80:	4413      	add	r3, r2
 800cd82:	781b      	ldrb	r3, [r3, #0]
 800cd84:	2b2f      	cmp	r3, #47	; 0x2f
 800cd86:	d0f6      	beq.n	800cd76 <create_name+0x42>
 800cd88:	693a      	ldr	r2, [r7, #16]
 800cd8a:	69bb      	ldr	r3, [r7, #24]
 800cd8c:	4413      	add	r3, r2
 800cd8e:	781b      	ldrb	r3, [r3, #0]
 800cd90:	2b5c      	cmp	r3, #92	; 0x5c
 800cd92:	d0f0      	beq.n	800cd76 <create_name+0x42>
			break;
 800cd94:	e02a      	b.n	800cdec <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800cd96:	697b      	ldr	r3, [r7, #20]
 800cd98:	2bfe      	cmp	r3, #254	; 0xfe
 800cd9a:	d901      	bls.n	800cda0 <create_name+0x6c>
 800cd9c:	2306      	movs	r3, #6
 800cd9e:	e177      	b.n	800d090 <create_name+0x35c>
#if !_LFN_UNICODE
		w &= 0xFF;
 800cda0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800cda2:	b2db      	uxtb	r3, r3
 800cda4:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800cda6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800cda8:	2101      	movs	r1, #1
 800cdaa:	4618      	mov	r0, r3
 800cdac:	f001 f9f2 	bl	800e194 <ff_convert>
 800cdb0:	4603      	mov	r3, r0
 800cdb2:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800cdb4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	d101      	bne.n	800cdbe <create_name+0x8a>
 800cdba:	2306      	movs	r3, #6
 800cdbc:	e168      	b.n	800d090 <create_name+0x35c>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800cdbe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800cdc0:	2b7f      	cmp	r3, #127	; 0x7f
 800cdc2:	d809      	bhi.n	800cdd8 <create_name+0xa4>
 800cdc4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800cdc6:	4619      	mov	r1, r3
 800cdc8:	48b3      	ldr	r0, [pc, #716]	; (800d098 <create_name+0x364>)
 800cdca:	f7fe fce9 	bl	800b7a0 <chk_chr>
 800cdce:	4603      	mov	r3, r0
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d001      	beq.n	800cdd8 <create_name+0xa4>
 800cdd4:	2306      	movs	r3, #6
 800cdd6:	e15b      	b.n	800d090 <create_name+0x35c>
		lfn[di++] = w;					/* Store the Unicode character */
 800cdd8:	697b      	ldr	r3, [r7, #20]
 800cdda:	1c5a      	adds	r2, r3, #1
 800cddc:	617a      	str	r2, [r7, #20]
 800cdde:	005b      	lsls	r3, r3, #1
 800cde0:	68fa      	ldr	r2, [r7, #12]
 800cde2:	4413      	add	r3, r2
 800cde4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800cde6:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800cde8:	e7b4      	b.n	800cd54 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800cdea:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800cdec:	693a      	ldr	r2, [r7, #16]
 800cdee:	69bb      	ldr	r3, [r7, #24]
 800cdf0:	441a      	add	r2, r3
 800cdf2:	683b      	ldr	r3, [r7, #0]
 800cdf4:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800cdf6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800cdf8:	2b1f      	cmp	r3, #31
 800cdfa:	d801      	bhi.n	800ce00 <create_name+0xcc>
 800cdfc:	2304      	movs	r3, #4
 800cdfe:	e000      	b.n	800ce02 <create_name+0xce>
 800ce00:	2300      	movs	r3, #0
 800ce02:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800ce06:	e011      	b.n	800ce2c <create_name+0xf8>
		w = lfn[di - 1];
 800ce08:	697b      	ldr	r3, [r7, #20]
 800ce0a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ce0e:	3b01      	subs	r3, #1
 800ce10:	005b      	lsls	r3, r3, #1
 800ce12:	68fa      	ldr	r2, [r7, #12]
 800ce14:	4413      	add	r3, r2
 800ce16:	881b      	ldrh	r3, [r3, #0]
 800ce18:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800ce1a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ce1c:	2b20      	cmp	r3, #32
 800ce1e:	d002      	beq.n	800ce26 <create_name+0xf2>
 800ce20:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ce22:	2b2e      	cmp	r3, #46	; 0x2e
 800ce24:	d106      	bne.n	800ce34 <create_name+0x100>
		di--;
 800ce26:	697b      	ldr	r3, [r7, #20]
 800ce28:	3b01      	subs	r3, #1
 800ce2a:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800ce2c:	697b      	ldr	r3, [r7, #20]
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	d1ea      	bne.n	800ce08 <create_name+0xd4>
 800ce32:	e000      	b.n	800ce36 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800ce34:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800ce36:	697b      	ldr	r3, [r7, #20]
 800ce38:	005b      	lsls	r3, r3, #1
 800ce3a:	68fa      	ldr	r2, [r7, #12]
 800ce3c:	4413      	add	r3, r2
 800ce3e:	2200      	movs	r2, #0
 800ce40:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800ce42:	697b      	ldr	r3, [r7, #20]
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d101      	bne.n	800ce4c <create_name+0x118>
 800ce48:	2306      	movs	r3, #6
 800ce4a:	e121      	b.n	800d090 <create_name+0x35c>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	3324      	adds	r3, #36	; 0x24
 800ce50:	220b      	movs	r2, #11
 800ce52:	2120      	movs	r1, #32
 800ce54:	4618      	mov	r0, r3
 800ce56:	f7fe fc62 	bl	800b71e <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800ce5a:	2300      	movs	r3, #0
 800ce5c:	61bb      	str	r3, [r7, #24]
 800ce5e:	e002      	b.n	800ce66 <create_name+0x132>
 800ce60:	69bb      	ldr	r3, [r7, #24]
 800ce62:	3301      	adds	r3, #1
 800ce64:	61bb      	str	r3, [r7, #24]
 800ce66:	69bb      	ldr	r3, [r7, #24]
 800ce68:	005b      	lsls	r3, r3, #1
 800ce6a:	68fa      	ldr	r2, [r7, #12]
 800ce6c:	4413      	add	r3, r2
 800ce6e:	881b      	ldrh	r3, [r3, #0]
 800ce70:	2b20      	cmp	r3, #32
 800ce72:	d0f5      	beq.n	800ce60 <create_name+0x12c>
 800ce74:	69bb      	ldr	r3, [r7, #24]
 800ce76:	005b      	lsls	r3, r3, #1
 800ce78:	68fa      	ldr	r2, [r7, #12]
 800ce7a:	4413      	add	r3, r2
 800ce7c:	881b      	ldrh	r3, [r3, #0]
 800ce7e:	2b2e      	cmp	r3, #46	; 0x2e
 800ce80:	d0ee      	beq.n	800ce60 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800ce82:	69bb      	ldr	r3, [r7, #24]
 800ce84:	2b00      	cmp	r3, #0
 800ce86:	d009      	beq.n	800ce9c <create_name+0x168>
 800ce88:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ce8c:	f043 0303 	orr.w	r3, r3, #3
 800ce90:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800ce94:	e002      	b.n	800ce9c <create_name+0x168>
 800ce96:	697b      	ldr	r3, [r7, #20]
 800ce98:	3b01      	subs	r3, #1
 800ce9a:	617b      	str	r3, [r7, #20]
 800ce9c:	697b      	ldr	r3, [r7, #20]
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	d009      	beq.n	800ceb6 <create_name+0x182>
 800cea2:	697b      	ldr	r3, [r7, #20]
 800cea4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800cea8:	3b01      	subs	r3, #1
 800ceaa:	005b      	lsls	r3, r3, #1
 800ceac:	68fa      	ldr	r2, [r7, #12]
 800ceae:	4413      	add	r3, r2
 800ceb0:	881b      	ldrh	r3, [r3, #0]
 800ceb2:	2b2e      	cmp	r3, #46	; 0x2e
 800ceb4:	d1ef      	bne.n	800ce96 <create_name+0x162>

	i = b = 0; ni = 8;
 800ceb6:	2300      	movs	r3, #0
 800ceb8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800cebc:	2300      	movs	r3, #0
 800cebe:	623b      	str	r3, [r7, #32]
 800cec0:	2308      	movs	r3, #8
 800cec2:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800cec4:	69bb      	ldr	r3, [r7, #24]
 800cec6:	1c5a      	adds	r2, r3, #1
 800cec8:	61ba      	str	r2, [r7, #24]
 800ceca:	005b      	lsls	r3, r3, #1
 800cecc:	68fa      	ldr	r2, [r7, #12]
 800cece:	4413      	add	r3, r2
 800ced0:	881b      	ldrh	r3, [r3, #0]
 800ced2:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 800ced4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	f000 8090 	beq.w	800cffc <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800cedc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800cede:	2b20      	cmp	r3, #32
 800cee0:	d006      	beq.n	800cef0 <create_name+0x1bc>
 800cee2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800cee4:	2b2e      	cmp	r3, #46	; 0x2e
 800cee6:	d10a      	bne.n	800cefe <create_name+0x1ca>
 800cee8:	69ba      	ldr	r2, [r7, #24]
 800ceea:	697b      	ldr	r3, [r7, #20]
 800ceec:	429a      	cmp	r2, r3
 800ceee:	d006      	beq.n	800cefe <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800cef0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cef4:	f043 0303 	orr.w	r3, r3, #3
 800cef8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800cefc:	e07d      	b.n	800cffa <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800cefe:	6a3a      	ldr	r2, [r7, #32]
 800cf00:	69fb      	ldr	r3, [r7, #28]
 800cf02:	429a      	cmp	r2, r3
 800cf04:	d203      	bcs.n	800cf0e <create_name+0x1da>
 800cf06:	69ba      	ldr	r2, [r7, #24]
 800cf08:	697b      	ldr	r3, [r7, #20]
 800cf0a:	429a      	cmp	r2, r3
 800cf0c:	d123      	bne.n	800cf56 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800cf0e:	69fb      	ldr	r3, [r7, #28]
 800cf10:	2b0b      	cmp	r3, #11
 800cf12:	d106      	bne.n	800cf22 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800cf14:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cf18:	f043 0303 	orr.w	r3, r3, #3
 800cf1c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800cf20:	e06f      	b.n	800d002 <create_name+0x2ce>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800cf22:	69ba      	ldr	r2, [r7, #24]
 800cf24:	697b      	ldr	r3, [r7, #20]
 800cf26:	429a      	cmp	r2, r3
 800cf28:	d005      	beq.n	800cf36 <create_name+0x202>
 800cf2a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cf2e:	f043 0303 	orr.w	r3, r3, #3
 800cf32:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 800cf36:	69ba      	ldr	r2, [r7, #24]
 800cf38:	697b      	ldr	r3, [r7, #20]
 800cf3a:	429a      	cmp	r2, r3
 800cf3c:	d860      	bhi.n	800d000 <create_name+0x2cc>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800cf3e:	697b      	ldr	r3, [r7, #20]
 800cf40:	61bb      	str	r3, [r7, #24]
 800cf42:	2308      	movs	r3, #8
 800cf44:	623b      	str	r3, [r7, #32]
 800cf46:	230b      	movs	r3, #11
 800cf48:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800cf4a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800cf4e:	009b      	lsls	r3, r3, #2
 800cf50:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800cf54:	e051      	b.n	800cffa <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800cf56:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800cf58:	2b7f      	cmp	r3, #127	; 0x7f
 800cf5a:	d914      	bls.n	800cf86 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800cf5c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800cf5e:	2100      	movs	r1, #0
 800cf60:	4618      	mov	r0, r3
 800cf62:	f001 f917 	bl	800e194 <ff_convert>
 800cf66:	4603      	mov	r3, r0
 800cf68:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800cf6a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d004      	beq.n	800cf7a <create_name+0x246>
 800cf70:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800cf72:	3b80      	subs	r3, #128	; 0x80
 800cf74:	4a49      	ldr	r2, [pc, #292]	; (800d09c <create_name+0x368>)
 800cf76:	5cd3      	ldrb	r3, [r2, r3]
 800cf78:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800cf7a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cf7e:	f043 0302 	orr.w	r3, r3, #2
 800cf82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800cf86:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800cf88:	2b00      	cmp	r3, #0
 800cf8a:	d007      	beq.n	800cf9c <create_name+0x268>
 800cf8c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800cf8e:	4619      	mov	r1, r3
 800cf90:	4843      	ldr	r0, [pc, #268]	; (800d0a0 <create_name+0x36c>)
 800cf92:	f7fe fc05 	bl	800b7a0 <chk_chr>
 800cf96:	4603      	mov	r3, r0
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	d008      	beq.n	800cfae <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800cf9c:	235f      	movs	r3, #95	; 0x5f
 800cf9e:	84bb      	strh	r3, [r7, #36]	; 0x24
 800cfa0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cfa4:	f043 0303 	orr.w	r3, r3, #3
 800cfa8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800cfac:	e01b      	b.n	800cfe6 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800cfae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800cfb0:	2b40      	cmp	r3, #64	; 0x40
 800cfb2:	d909      	bls.n	800cfc8 <create_name+0x294>
 800cfb4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800cfb6:	2b5a      	cmp	r3, #90	; 0x5a
 800cfb8:	d806      	bhi.n	800cfc8 <create_name+0x294>
					b |= 2;
 800cfba:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800cfbe:	f043 0302 	orr.w	r3, r3, #2
 800cfc2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800cfc6:	e00e      	b.n	800cfe6 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800cfc8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800cfca:	2b60      	cmp	r3, #96	; 0x60
 800cfcc:	d90b      	bls.n	800cfe6 <create_name+0x2b2>
 800cfce:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800cfd0:	2b7a      	cmp	r3, #122	; 0x7a
 800cfd2:	d808      	bhi.n	800cfe6 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800cfd4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800cfd8:	f043 0301 	orr.w	r3, r3, #1
 800cfdc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800cfe0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800cfe2:	3b20      	subs	r3, #32
 800cfe4:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800cfe6:	6a3b      	ldr	r3, [r7, #32]
 800cfe8:	1c5a      	adds	r2, r3, #1
 800cfea:	623a      	str	r2, [r7, #32]
 800cfec:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800cfee:	b2d1      	uxtb	r1, r2
 800cff0:	687a      	ldr	r2, [r7, #4]
 800cff2:	4413      	add	r3, r2
 800cff4:	460a      	mov	r2, r1
 800cff6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 800cffa:	e763      	b.n	800cec4 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800cffc:	bf00      	nop
 800cffe:	e000      	b.n	800d002 <create_name+0x2ce>
			if (si > di) break;			/* No extension */
 800d000:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800d008:	2be5      	cmp	r3, #229	; 0xe5
 800d00a:	d103      	bne.n	800d014 <create_name+0x2e0>
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	2205      	movs	r2, #5
 800d010:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 800d014:	69fb      	ldr	r3, [r7, #28]
 800d016:	2b08      	cmp	r3, #8
 800d018:	d104      	bne.n	800d024 <create_name+0x2f0>
 800d01a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d01e:	009b      	lsls	r3, r3, #2
 800d020:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800d024:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d028:	f003 030c 	and.w	r3, r3, #12
 800d02c:	2b0c      	cmp	r3, #12
 800d02e:	d005      	beq.n	800d03c <create_name+0x308>
 800d030:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d034:	f003 0303 	and.w	r3, r3, #3
 800d038:	2b03      	cmp	r3, #3
 800d03a:	d105      	bne.n	800d048 <create_name+0x314>
 800d03c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d040:	f043 0302 	orr.w	r3, r3, #2
 800d044:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800d048:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d04c:	f003 0302 	and.w	r3, r3, #2
 800d050:	2b00      	cmp	r3, #0
 800d052:	d117      	bne.n	800d084 <create_name+0x350>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800d054:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d058:	f003 0303 	and.w	r3, r3, #3
 800d05c:	2b01      	cmp	r3, #1
 800d05e:	d105      	bne.n	800d06c <create_name+0x338>
 800d060:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d064:	f043 0310 	orr.w	r3, r3, #16
 800d068:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800d06c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d070:	f003 030c 	and.w	r3, r3, #12
 800d074:	2b04      	cmp	r3, #4
 800d076:	d105      	bne.n	800d084 <create_name+0x350>
 800d078:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d07c:	f043 0308 	orr.w	r3, r3, #8
 800d080:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800d08a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800d08e:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800d090:	4618      	mov	r0, r3
 800d092:	3728      	adds	r7, #40	; 0x28
 800d094:	46bd      	mov	sp, r7
 800d096:	bd80      	pop	{r7, pc}
 800d098:	0800f2c8 	.word	0x0800f2c8
 800d09c:	0800f344 	.word	0x0800f344
 800d0a0:	0800f2d4 	.word	0x0800f2d4

0800d0a4 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800d0a4:	b580      	push	{r7, lr}
 800d0a6:	b086      	sub	sp, #24
 800d0a8:	af00      	add	r7, sp, #0
 800d0aa:	6078      	str	r0, [r7, #4]
 800d0ac:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800d0b2:	693b      	ldr	r3, [r7, #16]
 800d0b4:	681b      	ldr	r3, [r3, #0]
 800d0b6:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800d0b8:	e002      	b.n	800d0c0 <follow_path+0x1c>
 800d0ba:	683b      	ldr	r3, [r7, #0]
 800d0bc:	3301      	adds	r3, #1
 800d0be:	603b      	str	r3, [r7, #0]
 800d0c0:	683b      	ldr	r3, [r7, #0]
 800d0c2:	781b      	ldrb	r3, [r3, #0]
 800d0c4:	2b2f      	cmp	r3, #47	; 0x2f
 800d0c6:	d0f8      	beq.n	800d0ba <follow_path+0x16>
 800d0c8:	683b      	ldr	r3, [r7, #0]
 800d0ca:	781b      	ldrb	r3, [r3, #0]
 800d0cc:	2b5c      	cmp	r3, #92	; 0x5c
 800d0ce:	d0f4      	beq.n	800d0ba <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800d0d0:	693b      	ldr	r3, [r7, #16]
 800d0d2:	2200      	movs	r2, #0
 800d0d4:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800d0d6:	683b      	ldr	r3, [r7, #0]
 800d0d8:	781b      	ldrb	r3, [r3, #0]
 800d0da:	2b1f      	cmp	r3, #31
 800d0dc:	d80a      	bhi.n	800d0f4 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	2280      	movs	r2, #128	; 0x80
 800d0e2:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800d0e6:	2100      	movs	r1, #0
 800d0e8:	6878      	ldr	r0, [r7, #4]
 800d0ea:	f7ff f8fe 	bl	800c2ea <dir_sdi>
 800d0ee:	4603      	mov	r3, r0
 800d0f0:	75fb      	strb	r3, [r7, #23]
 800d0f2:	e048      	b.n	800d186 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d0f4:	463b      	mov	r3, r7
 800d0f6:	4619      	mov	r1, r3
 800d0f8:	6878      	ldr	r0, [r7, #4]
 800d0fa:	f7ff fe1b 	bl	800cd34 <create_name>
 800d0fe:	4603      	mov	r3, r0
 800d100:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800d102:	7dfb      	ldrb	r3, [r7, #23]
 800d104:	2b00      	cmp	r3, #0
 800d106:	d139      	bne.n	800d17c <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800d108:	6878      	ldr	r0, [r7, #4]
 800d10a:	f7ff fc5b 	bl	800c9c4 <dir_find>
 800d10e:	4603      	mov	r3, r0
 800d110:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d118:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800d11a:	7dfb      	ldrb	r3, [r7, #23]
 800d11c:	2b00      	cmp	r3, #0
 800d11e:	d00a      	beq.n	800d136 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800d120:	7dfb      	ldrb	r3, [r7, #23]
 800d122:	2b04      	cmp	r3, #4
 800d124:	d12c      	bne.n	800d180 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800d126:	7afb      	ldrb	r3, [r7, #11]
 800d128:	f003 0304 	and.w	r3, r3, #4
 800d12c:	2b00      	cmp	r3, #0
 800d12e:	d127      	bne.n	800d180 <follow_path+0xdc>
 800d130:	2305      	movs	r3, #5
 800d132:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800d134:	e024      	b.n	800d180 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d136:	7afb      	ldrb	r3, [r7, #11]
 800d138:	f003 0304 	and.w	r3, r3, #4
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	d121      	bne.n	800d184 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800d140:	693b      	ldr	r3, [r7, #16]
 800d142:	799b      	ldrb	r3, [r3, #6]
 800d144:	f003 0310 	and.w	r3, r3, #16
 800d148:	2b00      	cmp	r3, #0
 800d14a:	d102      	bne.n	800d152 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800d14c:	2305      	movs	r3, #5
 800d14e:	75fb      	strb	r3, [r7, #23]
 800d150:	e019      	b.n	800d186 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	695b      	ldr	r3, [r3, #20]
 800d15c:	68fa      	ldr	r2, [r7, #12]
 800d15e:	8992      	ldrh	r2, [r2, #12]
 800d160:	fbb3 f0f2 	udiv	r0, r3, r2
 800d164:	fb02 f200 	mul.w	r2, r2, r0
 800d168:	1a9b      	subs	r3, r3, r2
 800d16a:	440b      	add	r3, r1
 800d16c:	4619      	mov	r1, r3
 800d16e:	68f8      	ldr	r0, [r7, #12]
 800d170:	f7ff fa61 	bl	800c636 <ld_clust>
 800d174:	4602      	mov	r2, r0
 800d176:	693b      	ldr	r3, [r7, #16]
 800d178:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d17a:	e7bb      	b.n	800d0f4 <follow_path+0x50>
			if (res != FR_OK) break;
 800d17c:	bf00      	nop
 800d17e:	e002      	b.n	800d186 <follow_path+0xe2>
				break;
 800d180:	bf00      	nop
 800d182:	e000      	b.n	800d186 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d184:	bf00      	nop
			}
		}
	}

	return res;
 800d186:	7dfb      	ldrb	r3, [r7, #23]
}
 800d188:	4618      	mov	r0, r3
 800d18a:	3718      	adds	r7, #24
 800d18c:	46bd      	mov	sp, r7
 800d18e:	bd80      	pop	{r7, pc}

0800d190 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800d190:	b480      	push	{r7}
 800d192:	b087      	sub	sp, #28
 800d194:	af00      	add	r7, sp, #0
 800d196:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800d198:	f04f 33ff 	mov.w	r3, #4294967295
 800d19c:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	d031      	beq.n	800d20a <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	617b      	str	r3, [r7, #20]
 800d1ac:	e002      	b.n	800d1b4 <get_ldnumber+0x24>
 800d1ae:	697b      	ldr	r3, [r7, #20]
 800d1b0:	3301      	adds	r3, #1
 800d1b2:	617b      	str	r3, [r7, #20]
 800d1b4:	697b      	ldr	r3, [r7, #20]
 800d1b6:	781b      	ldrb	r3, [r3, #0]
 800d1b8:	2b1f      	cmp	r3, #31
 800d1ba:	d903      	bls.n	800d1c4 <get_ldnumber+0x34>
 800d1bc:	697b      	ldr	r3, [r7, #20]
 800d1be:	781b      	ldrb	r3, [r3, #0]
 800d1c0:	2b3a      	cmp	r3, #58	; 0x3a
 800d1c2:	d1f4      	bne.n	800d1ae <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800d1c4:	697b      	ldr	r3, [r7, #20]
 800d1c6:	781b      	ldrb	r3, [r3, #0]
 800d1c8:	2b3a      	cmp	r3, #58	; 0x3a
 800d1ca:	d11c      	bne.n	800d206 <get_ldnumber+0x76>
			tp = *path;
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	681b      	ldr	r3, [r3, #0]
 800d1d0:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800d1d2:	68fb      	ldr	r3, [r7, #12]
 800d1d4:	1c5a      	adds	r2, r3, #1
 800d1d6:	60fa      	str	r2, [r7, #12]
 800d1d8:	781b      	ldrb	r3, [r3, #0]
 800d1da:	3b30      	subs	r3, #48	; 0x30
 800d1dc:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800d1de:	68bb      	ldr	r3, [r7, #8]
 800d1e0:	2b09      	cmp	r3, #9
 800d1e2:	d80e      	bhi.n	800d202 <get_ldnumber+0x72>
 800d1e4:	68fa      	ldr	r2, [r7, #12]
 800d1e6:	697b      	ldr	r3, [r7, #20]
 800d1e8:	429a      	cmp	r2, r3
 800d1ea:	d10a      	bne.n	800d202 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800d1ec:	68bb      	ldr	r3, [r7, #8]
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	d107      	bne.n	800d202 <get_ldnumber+0x72>
					vol = (int)i;
 800d1f2:	68bb      	ldr	r3, [r7, #8]
 800d1f4:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800d1f6:	697b      	ldr	r3, [r7, #20]
 800d1f8:	3301      	adds	r3, #1
 800d1fa:	617b      	str	r3, [r7, #20]
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	697a      	ldr	r2, [r7, #20]
 800d200:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800d202:	693b      	ldr	r3, [r7, #16]
 800d204:	e002      	b.n	800d20c <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800d206:	2300      	movs	r3, #0
 800d208:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800d20a:	693b      	ldr	r3, [r7, #16]
}
 800d20c:	4618      	mov	r0, r3
 800d20e:	371c      	adds	r7, #28
 800d210:	46bd      	mov	sp, r7
 800d212:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d216:	4770      	bx	lr

0800d218 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800d218:	b580      	push	{r7, lr}
 800d21a:	b082      	sub	sp, #8
 800d21c:	af00      	add	r7, sp, #0
 800d21e:	6078      	str	r0, [r7, #4]
 800d220:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	2200      	movs	r2, #0
 800d226:	70da      	strb	r2, [r3, #3]
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	f04f 32ff 	mov.w	r2, #4294967295
 800d22e:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800d230:	6839      	ldr	r1, [r7, #0]
 800d232:	6878      	ldr	r0, [r7, #4]
 800d234:	f7fe fc80 	bl	800bb38 <move_window>
 800d238:	4603      	mov	r3, r0
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	d001      	beq.n	800d242 <check_fs+0x2a>
 800d23e:	2304      	movs	r3, #4
 800d240:	e038      	b.n	800d2b4 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	3338      	adds	r3, #56	; 0x38
 800d246:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d24a:	4618      	mov	r0, r3
 800d24c:	f7fe f9c4 	bl	800b5d8 <ld_word>
 800d250:	4603      	mov	r3, r0
 800d252:	461a      	mov	r2, r3
 800d254:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800d258:	429a      	cmp	r2, r3
 800d25a:	d001      	beq.n	800d260 <check_fs+0x48>
 800d25c:	2303      	movs	r3, #3
 800d25e:	e029      	b.n	800d2b4 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800d266:	2be9      	cmp	r3, #233	; 0xe9
 800d268:	d009      	beq.n	800d27e <check_fs+0x66>
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800d270:	2beb      	cmp	r3, #235	; 0xeb
 800d272:	d11e      	bne.n	800d2b2 <check_fs+0x9a>
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800d27a:	2b90      	cmp	r3, #144	; 0x90
 800d27c:	d119      	bne.n	800d2b2 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	3338      	adds	r3, #56	; 0x38
 800d282:	3336      	adds	r3, #54	; 0x36
 800d284:	4618      	mov	r0, r3
 800d286:	f7fe f9bf 	bl	800b608 <ld_dword>
 800d28a:	4603      	mov	r3, r0
 800d28c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800d290:	4a0a      	ldr	r2, [pc, #40]	; (800d2bc <check_fs+0xa4>)
 800d292:	4293      	cmp	r3, r2
 800d294:	d101      	bne.n	800d29a <check_fs+0x82>
 800d296:	2300      	movs	r3, #0
 800d298:	e00c      	b.n	800d2b4 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	3338      	adds	r3, #56	; 0x38
 800d29e:	3352      	adds	r3, #82	; 0x52
 800d2a0:	4618      	mov	r0, r3
 800d2a2:	f7fe f9b1 	bl	800b608 <ld_dword>
 800d2a6:	4602      	mov	r2, r0
 800d2a8:	4b05      	ldr	r3, [pc, #20]	; (800d2c0 <check_fs+0xa8>)
 800d2aa:	429a      	cmp	r2, r3
 800d2ac:	d101      	bne.n	800d2b2 <check_fs+0x9a>
 800d2ae:	2300      	movs	r3, #0
 800d2b0:	e000      	b.n	800d2b4 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800d2b2:	2302      	movs	r3, #2
}
 800d2b4:	4618      	mov	r0, r3
 800d2b6:	3708      	adds	r7, #8
 800d2b8:	46bd      	mov	sp, r7
 800d2ba:	bd80      	pop	{r7, pc}
 800d2bc:	00544146 	.word	0x00544146
 800d2c0:	33544146 	.word	0x33544146

0800d2c4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800d2c4:	b580      	push	{r7, lr}
 800d2c6:	b096      	sub	sp, #88	; 0x58
 800d2c8:	af00      	add	r7, sp, #0
 800d2ca:	60f8      	str	r0, [r7, #12]
 800d2cc:	60b9      	str	r1, [r7, #8]
 800d2ce:	4613      	mov	r3, r2
 800d2d0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800d2d2:	68bb      	ldr	r3, [r7, #8]
 800d2d4:	2200      	movs	r2, #0
 800d2d6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800d2d8:	68f8      	ldr	r0, [r7, #12]
 800d2da:	f7ff ff59 	bl	800d190 <get_ldnumber>
 800d2de:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800d2e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d2e2:	2b00      	cmp	r3, #0
 800d2e4:	da01      	bge.n	800d2ea <find_volume+0x26>
 800d2e6:	230b      	movs	r3, #11
 800d2e8:	e268      	b.n	800d7bc <find_volume+0x4f8>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800d2ea:	4ab0      	ldr	r2, [pc, #704]	; (800d5ac <find_volume+0x2e8>)
 800d2ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d2ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d2f2:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800d2f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d2f6:	2b00      	cmp	r3, #0
 800d2f8:	d101      	bne.n	800d2fe <find_volume+0x3a>
 800d2fa:	230c      	movs	r3, #12
 800d2fc:	e25e      	b.n	800d7bc <find_volume+0x4f8>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800d2fe:	68bb      	ldr	r3, [r7, #8]
 800d300:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d302:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800d304:	79fb      	ldrb	r3, [r7, #7]
 800d306:	f023 0301 	bic.w	r3, r3, #1
 800d30a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800d30c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d30e:	781b      	ldrb	r3, [r3, #0]
 800d310:	2b00      	cmp	r3, #0
 800d312:	d01a      	beq.n	800d34a <find_volume+0x86>
		stat = disk_status(fs->drv);
 800d314:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d316:	785b      	ldrb	r3, [r3, #1]
 800d318:	4618      	mov	r0, r3
 800d31a:	f7fe f8bf 	bl	800b49c <disk_status>
 800d31e:	4603      	mov	r3, r0
 800d320:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800d324:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d328:	f003 0301 	and.w	r3, r3, #1
 800d32c:	2b00      	cmp	r3, #0
 800d32e:	d10c      	bne.n	800d34a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800d330:	79fb      	ldrb	r3, [r7, #7]
 800d332:	2b00      	cmp	r3, #0
 800d334:	d007      	beq.n	800d346 <find_volume+0x82>
 800d336:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d33a:	f003 0304 	and.w	r3, r3, #4
 800d33e:	2b00      	cmp	r3, #0
 800d340:	d001      	beq.n	800d346 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800d342:	230a      	movs	r3, #10
 800d344:	e23a      	b.n	800d7bc <find_volume+0x4f8>
			}
			return FR_OK;				/* The file system object is valid */
 800d346:	2300      	movs	r3, #0
 800d348:	e238      	b.n	800d7bc <find_volume+0x4f8>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800d34a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d34c:	2200      	movs	r2, #0
 800d34e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800d350:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d352:	b2da      	uxtb	r2, r3
 800d354:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d356:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800d358:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d35a:	785b      	ldrb	r3, [r3, #1]
 800d35c:	4618      	mov	r0, r3
 800d35e:	f7fe f8b7 	bl	800b4d0 <disk_initialize>
 800d362:	4603      	mov	r3, r0
 800d364:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800d368:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d36c:	f003 0301 	and.w	r3, r3, #1
 800d370:	2b00      	cmp	r3, #0
 800d372:	d001      	beq.n	800d378 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800d374:	2303      	movs	r3, #3
 800d376:	e221      	b.n	800d7bc <find_volume+0x4f8>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800d378:	79fb      	ldrb	r3, [r7, #7]
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	d007      	beq.n	800d38e <find_volume+0xca>
 800d37e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d382:	f003 0304 	and.w	r3, r3, #4
 800d386:	2b00      	cmp	r3, #0
 800d388:	d001      	beq.n	800d38e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800d38a:	230a      	movs	r3, #10
 800d38c:	e216      	b.n	800d7bc <find_volume+0x4f8>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800d38e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d390:	7858      	ldrb	r0, [r3, #1]
 800d392:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d394:	330c      	adds	r3, #12
 800d396:	461a      	mov	r2, r3
 800d398:	2102      	movs	r1, #2
 800d39a:	f7fe f8ff 	bl	800b59c <disk_ioctl>
 800d39e:	4603      	mov	r3, r0
 800d3a0:	2b00      	cmp	r3, #0
 800d3a2:	d001      	beq.n	800d3a8 <find_volume+0xe4>
 800d3a4:	2301      	movs	r3, #1
 800d3a6:	e209      	b.n	800d7bc <find_volume+0x4f8>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800d3a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3aa:	899b      	ldrh	r3, [r3, #12]
 800d3ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d3b0:	d80d      	bhi.n	800d3ce <find_volume+0x10a>
 800d3b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3b4:	899b      	ldrh	r3, [r3, #12]
 800d3b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d3ba:	d308      	bcc.n	800d3ce <find_volume+0x10a>
 800d3bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3be:	899b      	ldrh	r3, [r3, #12]
 800d3c0:	461a      	mov	r2, r3
 800d3c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3c4:	899b      	ldrh	r3, [r3, #12]
 800d3c6:	3b01      	subs	r3, #1
 800d3c8:	4013      	ands	r3, r2
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	d001      	beq.n	800d3d2 <find_volume+0x10e>
 800d3ce:	2301      	movs	r3, #1
 800d3d0:	e1f4      	b.n	800d7bc <find_volume+0x4f8>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800d3d2:	2300      	movs	r3, #0
 800d3d4:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800d3d6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d3d8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d3da:	f7ff ff1d 	bl	800d218 <check_fs>
 800d3de:	4603      	mov	r3, r0
 800d3e0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800d3e4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d3e8:	2b02      	cmp	r3, #2
 800d3ea:	d14b      	bne.n	800d484 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d3ec:	2300      	movs	r3, #0
 800d3ee:	643b      	str	r3, [r7, #64]	; 0x40
 800d3f0:	e01f      	b.n	800d432 <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800d3f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3f4:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800d3f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d3fa:	011b      	lsls	r3, r3, #4
 800d3fc:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800d400:	4413      	add	r3, r2
 800d402:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800d404:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d406:	3304      	adds	r3, #4
 800d408:	781b      	ldrb	r3, [r3, #0]
 800d40a:	2b00      	cmp	r3, #0
 800d40c:	d006      	beq.n	800d41c <find_volume+0x158>
 800d40e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d410:	3308      	adds	r3, #8
 800d412:	4618      	mov	r0, r3
 800d414:	f7fe f8f8 	bl	800b608 <ld_dword>
 800d418:	4602      	mov	r2, r0
 800d41a:	e000      	b.n	800d41e <find_volume+0x15a>
 800d41c:	2200      	movs	r2, #0
 800d41e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d420:	009b      	lsls	r3, r3, #2
 800d422:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800d426:	440b      	add	r3, r1
 800d428:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d42c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d42e:	3301      	adds	r3, #1
 800d430:	643b      	str	r3, [r7, #64]	; 0x40
 800d432:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d434:	2b03      	cmp	r3, #3
 800d436:	d9dc      	bls.n	800d3f2 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800d438:	2300      	movs	r3, #0
 800d43a:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800d43c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d43e:	2b00      	cmp	r3, #0
 800d440:	d002      	beq.n	800d448 <find_volume+0x184>
 800d442:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d444:	3b01      	subs	r3, #1
 800d446:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800d448:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d44a:	009b      	lsls	r3, r3, #2
 800d44c:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800d450:	4413      	add	r3, r2
 800d452:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800d456:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800d458:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	d005      	beq.n	800d46a <find_volume+0x1a6>
 800d45e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d460:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d462:	f7ff fed9 	bl	800d218 <check_fs>
 800d466:	4603      	mov	r3, r0
 800d468:	e000      	b.n	800d46c <find_volume+0x1a8>
 800d46a:	2303      	movs	r3, #3
 800d46c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800d470:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d474:	2b01      	cmp	r3, #1
 800d476:	d905      	bls.n	800d484 <find_volume+0x1c0>
 800d478:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d47a:	3301      	adds	r3, #1
 800d47c:	643b      	str	r3, [r7, #64]	; 0x40
 800d47e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d480:	2b03      	cmp	r3, #3
 800d482:	d9e1      	bls.n	800d448 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800d484:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d488:	2b04      	cmp	r3, #4
 800d48a:	d101      	bne.n	800d490 <find_volume+0x1cc>
 800d48c:	2301      	movs	r3, #1
 800d48e:	e195      	b.n	800d7bc <find_volume+0x4f8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800d490:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d494:	2b01      	cmp	r3, #1
 800d496:	d901      	bls.n	800d49c <find_volume+0x1d8>
 800d498:	230d      	movs	r3, #13
 800d49a:	e18f      	b.n	800d7bc <find_volume+0x4f8>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800d49c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d49e:	3338      	adds	r3, #56	; 0x38
 800d4a0:	330b      	adds	r3, #11
 800d4a2:	4618      	mov	r0, r3
 800d4a4:	f7fe f898 	bl	800b5d8 <ld_word>
 800d4a8:	4603      	mov	r3, r0
 800d4aa:	461a      	mov	r2, r3
 800d4ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4ae:	899b      	ldrh	r3, [r3, #12]
 800d4b0:	429a      	cmp	r2, r3
 800d4b2:	d001      	beq.n	800d4b8 <find_volume+0x1f4>
 800d4b4:	230d      	movs	r3, #13
 800d4b6:	e181      	b.n	800d7bc <find_volume+0x4f8>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800d4b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4ba:	3338      	adds	r3, #56	; 0x38
 800d4bc:	3316      	adds	r3, #22
 800d4be:	4618      	mov	r0, r3
 800d4c0:	f7fe f88a 	bl	800b5d8 <ld_word>
 800d4c4:	4603      	mov	r3, r0
 800d4c6:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800d4c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d4ca:	2b00      	cmp	r3, #0
 800d4cc:	d106      	bne.n	800d4dc <find_volume+0x218>
 800d4ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4d0:	3338      	adds	r3, #56	; 0x38
 800d4d2:	3324      	adds	r3, #36	; 0x24
 800d4d4:	4618      	mov	r0, r3
 800d4d6:	f7fe f897 	bl	800b608 <ld_dword>
 800d4da:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800d4dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4de:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800d4e0:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800d4e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4e4:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 800d4e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4ea:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800d4ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4ee:	789b      	ldrb	r3, [r3, #2]
 800d4f0:	2b01      	cmp	r3, #1
 800d4f2:	d005      	beq.n	800d500 <find_volume+0x23c>
 800d4f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4f6:	789b      	ldrb	r3, [r3, #2]
 800d4f8:	2b02      	cmp	r3, #2
 800d4fa:	d001      	beq.n	800d500 <find_volume+0x23c>
 800d4fc:	230d      	movs	r3, #13
 800d4fe:	e15d      	b.n	800d7bc <find_volume+0x4f8>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800d500:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d502:	789b      	ldrb	r3, [r3, #2]
 800d504:	461a      	mov	r2, r3
 800d506:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d508:	fb02 f303 	mul.w	r3, r2, r3
 800d50c:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800d50e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d510:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d514:	b29a      	uxth	r2, r3
 800d516:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d518:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800d51a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d51c:	895b      	ldrh	r3, [r3, #10]
 800d51e:	2b00      	cmp	r3, #0
 800d520:	d008      	beq.n	800d534 <find_volume+0x270>
 800d522:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d524:	895b      	ldrh	r3, [r3, #10]
 800d526:	461a      	mov	r2, r3
 800d528:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d52a:	895b      	ldrh	r3, [r3, #10]
 800d52c:	3b01      	subs	r3, #1
 800d52e:	4013      	ands	r3, r2
 800d530:	2b00      	cmp	r3, #0
 800d532:	d001      	beq.n	800d538 <find_volume+0x274>
 800d534:	230d      	movs	r3, #13
 800d536:	e141      	b.n	800d7bc <find_volume+0x4f8>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800d538:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d53a:	3338      	adds	r3, #56	; 0x38
 800d53c:	3311      	adds	r3, #17
 800d53e:	4618      	mov	r0, r3
 800d540:	f7fe f84a 	bl	800b5d8 <ld_word>
 800d544:	4603      	mov	r3, r0
 800d546:	461a      	mov	r2, r3
 800d548:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d54a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800d54c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d54e:	891b      	ldrh	r3, [r3, #8]
 800d550:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d552:	8992      	ldrh	r2, [r2, #12]
 800d554:	0952      	lsrs	r2, r2, #5
 800d556:	b292      	uxth	r2, r2
 800d558:	fbb3 f1f2 	udiv	r1, r3, r2
 800d55c:	fb02 f201 	mul.w	r2, r2, r1
 800d560:	1a9b      	subs	r3, r3, r2
 800d562:	b29b      	uxth	r3, r3
 800d564:	2b00      	cmp	r3, #0
 800d566:	d001      	beq.n	800d56c <find_volume+0x2a8>
 800d568:	230d      	movs	r3, #13
 800d56a:	e127      	b.n	800d7bc <find_volume+0x4f8>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800d56c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d56e:	3338      	adds	r3, #56	; 0x38
 800d570:	3313      	adds	r3, #19
 800d572:	4618      	mov	r0, r3
 800d574:	f7fe f830 	bl	800b5d8 <ld_word>
 800d578:	4603      	mov	r3, r0
 800d57a:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800d57c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d57e:	2b00      	cmp	r3, #0
 800d580:	d106      	bne.n	800d590 <find_volume+0x2cc>
 800d582:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d584:	3338      	adds	r3, #56	; 0x38
 800d586:	3320      	adds	r3, #32
 800d588:	4618      	mov	r0, r3
 800d58a:	f7fe f83d 	bl	800b608 <ld_dword>
 800d58e:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800d590:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d592:	3338      	adds	r3, #56	; 0x38
 800d594:	330e      	adds	r3, #14
 800d596:	4618      	mov	r0, r3
 800d598:	f7fe f81e 	bl	800b5d8 <ld_word>
 800d59c:	4603      	mov	r3, r0
 800d59e:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800d5a0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800d5a2:	2b00      	cmp	r3, #0
 800d5a4:	d104      	bne.n	800d5b0 <find_volume+0x2ec>
 800d5a6:	230d      	movs	r3, #13
 800d5a8:	e108      	b.n	800d7bc <find_volume+0x4f8>
 800d5aa:	bf00      	nop
 800d5ac:	20000148 	.word	0x20000148

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800d5b0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800d5b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d5b4:	4413      	add	r3, r2
 800d5b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d5b8:	8911      	ldrh	r1, [r2, #8]
 800d5ba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d5bc:	8992      	ldrh	r2, [r2, #12]
 800d5be:	0952      	lsrs	r2, r2, #5
 800d5c0:	b292      	uxth	r2, r2
 800d5c2:	fbb1 f2f2 	udiv	r2, r1, r2
 800d5c6:	b292      	uxth	r2, r2
 800d5c8:	4413      	add	r3, r2
 800d5ca:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800d5cc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d5ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5d0:	429a      	cmp	r2, r3
 800d5d2:	d201      	bcs.n	800d5d8 <find_volume+0x314>
 800d5d4:	230d      	movs	r3, #13
 800d5d6:	e0f1      	b.n	800d7bc <find_volume+0x4f8>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800d5d8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d5da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5dc:	1ad3      	subs	r3, r2, r3
 800d5de:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d5e0:	8952      	ldrh	r2, [r2, #10]
 800d5e2:	fbb3 f3f2 	udiv	r3, r3, r2
 800d5e6:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800d5e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	d101      	bne.n	800d5f2 <find_volume+0x32e>
 800d5ee:	230d      	movs	r3, #13
 800d5f0:	e0e4      	b.n	800d7bc <find_volume+0x4f8>
		fmt = FS_FAT32;
 800d5f2:	2303      	movs	r3, #3
 800d5f4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800d5f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d5fa:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800d5fe:	4293      	cmp	r3, r2
 800d600:	d802      	bhi.n	800d608 <find_volume+0x344>
 800d602:	2302      	movs	r3, #2
 800d604:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800d608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d60a:	f640 72f5 	movw	r2, #4085	; 0xff5
 800d60e:	4293      	cmp	r3, r2
 800d610:	d802      	bhi.n	800d618 <find_volume+0x354>
 800d612:	2301      	movs	r3, #1
 800d614:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800d618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d61a:	1c9a      	adds	r2, r3, #2
 800d61c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d61e:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800d620:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d622:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d624:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800d626:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800d628:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d62a:	441a      	add	r2, r3
 800d62c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d62e:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800d630:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d634:	441a      	add	r2, r3
 800d636:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d638:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 800d63a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d63e:	2b03      	cmp	r3, #3
 800d640:	d11e      	bne.n	800d680 <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800d642:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d644:	3338      	adds	r3, #56	; 0x38
 800d646:	332a      	adds	r3, #42	; 0x2a
 800d648:	4618      	mov	r0, r3
 800d64a:	f7fd ffc5 	bl	800b5d8 <ld_word>
 800d64e:	4603      	mov	r3, r0
 800d650:	2b00      	cmp	r3, #0
 800d652:	d001      	beq.n	800d658 <find_volume+0x394>
 800d654:	230d      	movs	r3, #13
 800d656:	e0b1      	b.n	800d7bc <find_volume+0x4f8>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800d658:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d65a:	891b      	ldrh	r3, [r3, #8]
 800d65c:	2b00      	cmp	r3, #0
 800d65e:	d001      	beq.n	800d664 <find_volume+0x3a0>
 800d660:	230d      	movs	r3, #13
 800d662:	e0ab      	b.n	800d7bc <find_volume+0x4f8>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800d664:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d666:	3338      	adds	r3, #56	; 0x38
 800d668:	332c      	adds	r3, #44	; 0x2c
 800d66a:	4618      	mov	r0, r3
 800d66c:	f7fd ffcc 	bl	800b608 <ld_dword>
 800d670:	4602      	mov	r2, r0
 800d672:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d674:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800d676:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d678:	69db      	ldr	r3, [r3, #28]
 800d67a:	009b      	lsls	r3, r3, #2
 800d67c:	647b      	str	r3, [r7, #68]	; 0x44
 800d67e:	e01f      	b.n	800d6c0 <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800d680:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d682:	891b      	ldrh	r3, [r3, #8]
 800d684:	2b00      	cmp	r3, #0
 800d686:	d101      	bne.n	800d68c <find_volume+0x3c8>
 800d688:	230d      	movs	r3, #13
 800d68a:	e097      	b.n	800d7bc <find_volume+0x4f8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800d68c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d68e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d690:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d692:	441a      	add	r2, r3
 800d694:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d696:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800d698:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d69c:	2b02      	cmp	r3, #2
 800d69e:	d103      	bne.n	800d6a8 <find_volume+0x3e4>
 800d6a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6a2:	69db      	ldr	r3, [r3, #28]
 800d6a4:	005b      	lsls	r3, r3, #1
 800d6a6:	e00a      	b.n	800d6be <find_volume+0x3fa>
 800d6a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6aa:	69da      	ldr	r2, [r3, #28]
 800d6ac:	4613      	mov	r3, r2
 800d6ae:	005b      	lsls	r3, r3, #1
 800d6b0:	4413      	add	r3, r2
 800d6b2:	085a      	lsrs	r2, r3, #1
 800d6b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6b6:	69db      	ldr	r3, [r3, #28]
 800d6b8:	f003 0301 	and.w	r3, r3, #1
 800d6bc:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800d6be:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800d6c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6c2:	6a1a      	ldr	r2, [r3, #32]
 800d6c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6c6:	899b      	ldrh	r3, [r3, #12]
 800d6c8:	4619      	mov	r1, r3
 800d6ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d6cc:	440b      	add	r3, r1
 800d6ce:	3b01      	subs	r3, #1
 800d6d0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d6d2:	8989      	ldrh	r1, [r1, #12]
 800d6d4:	fbb3 f3f1 	udiv	r3, r3, r1
 800d6d8:	429a      	cmp	r2, r3
 800d6da:	d201      	bcs.n	800d6e0 <find_volume+0x41c>
 800d6dc:	230d      	movs	r3, #13
 800d6de:	e06d      	b.n	800d7bc <find_volume+0x4f8>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800d6e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6e2:	f04f 32ff 	mov.w	r2, #4294967295
 800d6e6:	619a      	str	r2, [r3, #24]
 800d6e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6ea:	699a      	ldr	r2, [r3, #24]
 800d6ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6ee:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800d6f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6f2:	2280      	movs	r2, #128	; 0x80
 800d6f4:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800d6f6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d6fa:	2b03      	cmp	r3, #3
 800d6fc:	d149      	bne.n	800d792 <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800d6fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d700:	3338      	adds	r3, #56	; 0x38
 800d702:	3330      	adds	r3, #48	; 0x30
 800d704:	4618      	mov	r0, r3
 800d706:	f7fd ff67 	bl	800b5d8 <ld_word>
 800d70a:	4603      	mov	r3, r0
 800d70c:	2b01      	cmp	r3, #1
 800d70e:	d140      	bne.n	800d792 <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 800d710:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d712:	3301      	adds	r3, #1
 800d714:	4619      	mov	r1, r3
 800d716:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d718:	f7fe fa0e 	bl	800bb38 <move_window>
 800d71c:	4603      	mov	r3, r0
 800d71e:	2b00      	cmp	r3, #0
 800d720:	d137      	bne.n	800d792 <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 800d722:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d724:	2200      	movs	r2, #0
 800d726:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800d728:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d72a:	3338      	adds	r3, #56	; 0x38
 800d72c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d730:	4618      	mov	r0, r3
 800d732:	f7fd ff51 	bl	800b5d8 <ld_word>
 800d736:	4603      	mov	r3, r0
 800d738:	461a      	mov	r2, r3
 800d73a:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800d73e:	429a      	cmp	r2, r3
 800d740:	d127      	bne.n	800d792 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800d742:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d744:	3338      	adds	r3, #56	; 0x38
 800d746:	4618      	mov	r0, r3
 800d748:	f7fd ff5e 	bl	800b608 <ld_dword>
 800d74c:	4602      	mov	r2, r0
 800d74e:	4b1d      	ldr	r3, [pc, #116]	; (800d7c4 <find_volume+0x500>)
 800d750:	429a      	cmp	r2, r3
 800d752:	d11e      	bne.n	800d792 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800d754:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d756:	3338      	adds	r3, #56	; 0x38
 800d758:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800d75c:	4618      	mov	r0, r3
 800d75e:	f7fd ff53 	bl	800b608 <ld_dword>
 800d762:	4602      	mov	r2, r0
 800d764:	4b18      	ldr	r3, [pc, #96]	; (800d7c8 <find_volume+0x504>)
 800d766:	429a      	cmp	r2, r3
 800d768:	d113      	bne.n	800d792 <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800d76a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d76c:	3338      	adds	r3, #56	; 0x38
 800d76e:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800d772:	4618      	mov	r0, r3
 800d774:	f7fd ff48 	bl	800b608 <ld_dword>
 800d778:	4602      	mov	r2, r0
 800d77a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d77c:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800d77e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d780:	3338      	adds	r3, #56	; 0x38
 800d782:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800d786:	4618      	mov	r0, r3
 800d788:	f7fd ff3e 	bl	800b608 <ld_dword>
 800d78c:	4602      	mov	r2, r0
 800d78e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d790:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800d792:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d794:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800d798:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800d79a:	4b0c      	ldr	r3, [pc, #48]	; (800d7cc <find_volume+0x508>)
 800d79c:	881b      	ldrh	r3, [r3, #0]
 800d79e:	3301      	adds	r3, #1
 800d7a0:	b29a      	uxth	r2, r3
 800d7a2:	4b0a      	ldr	r3, [pc, #40]	; (800d7cc <find_volume+0x508>)
 800d7a4:	801a      	strh	r2, [r3, #0]
 800d7a6:	4b09      	ldr	r3, [pc, #36]	; (800d7cc <find_volume+0x508>)
 800d7a8:	881a      	ldrh	r2, [r3, #0]
 800d7aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d7ac:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800d7ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d7b0:	4a07      	ldr	r2, [pc, #28]	; (800d7d0 <find_volume+0x50c>)
 800d7b2:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800d7b4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d7b6:	f7fe f957 	bl	800ba68 <clear_lock>
#endif
	return FR_OK;
 800d7ba:	2300      	movs	r3, #0
}
 800d7bc:	4618      	mov	r0, r3
 800d7be:	3758      	adds	r7, #88	; 0x58
 800d7c0:	46bd      	mov	sp, r7
 800d7c2:	bd80      	pop	{r7, pc}
 800d7c4:	41615252 	.word	0x41615252
 800d7c8:	61417272 	.word	0x61417272
 800d7cc:	2000014c 	.word	0x2000014c
 800d7d0:	20000170 	.word	0x20000170

0800d7d4 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800d7d4:	b580      	push	{r7, lr}
 800d7d6:	b084      	sub	sp, #16
 800d7d8:	af00      	add	r7, sp, #0
 800d7da:	6078      	str	r0, [r7, #4]
 800d7dc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800d7de:	2309      	movs	r3, #9
 800d7e0:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800d7e2:	687b      	ldr	r3, [r7, #4]
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	d01c      	beq.n	800d822 <validate+0x4e>
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	681b      	ldr	r3, [r3, #0]
 800d7ec:	2b00      	cmp	r3, #0
 800d7ee:	d018      	beq.n	800d822 <validate+0x4e>
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	681b      	ldr	r3, [r3, #0]
 800d7f4:	781b      	ldrb	r3, [r3, #0]
 800d7f6:	2b00      	cmp	r3, #0
 800d7f8:	d013      	beq.n	800d822 <validate+0x4e>
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	889a      	ldrh	r2, [r3, #4]
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	681b      	ldr	r3, [r3, #0]
 800d802:	88db      	ldrh	r3, [r3, #6]
 800d804:	429a      	cmp	r2, r3
 800d806:	d10c      	bne.n	800d822 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	681b      	ldr	r3, [r3, #0]
 800d80c:	785b      	ldrb	r3, [r3, #1]
 800d80e:	4618      	mov	r0, r3
 800d810:	f7fd fe44 	bl	800b49c <disk_status>
 800d814:	4603      	mov	r3, r0
 800d816:	f003 0301 	and.w	r3, r3, #1
 800d81a:	2b00      	cmp	r3, #0
 800d81c:	d101      	bne.n	800d822 <validate+0x4e>
			res = FR_OK;
 800d81e:	2300      	movs	r3, #0
 800d820:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800d822:	7bfb      	ldrb	r3, [r7, #15]
 800d824:	2b00      	cmp	r3, #0
 800d826:	d102      	bne.n	800d82e <validate+0x5a>
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	681b      	ldr	r3, [r3, #0]
 800d82c:	e000      	b.n	800d830 <validate+0x5c>
 800d82e:	2300      	movs	r3, #0
 800d830:	683a      	ldr	r2, [r7, #0]
 800d832:	6013      	str	r3, [r2, #0]
	return res;
 800d834:	7bfb      	ldrb	r3, [r7, #15]
}
 800d836:	4618      	mov	r0, r3
 800d838:	3710      	adds	r7, #16
 800d83a:	46bd      	mov	sp, r7
 800d83c:	bd80      	pop	{r7, pc}
	...

0800d840 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800d840:	b580      	push	{r7, lr}
 800d842:	b088      	sub	sp, #32
 800d844:	af00      	add	r7, sp, #0
 800d846:	60f8      	str	r0, [r7, #12]
 800d848:	60b9      	str	r1, [r7, #8]
 800d84a:	4613      	mov	r3, r2
 800d84c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800d84e:	68bb      	ldr	r3, [r7, #8]
 800d850:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800d852:	f107 0310 	add.w	r3, r7, #16
 800d856:	4618      	mov	r0, r3
 800d858:	f7ff fc9a 	bl	800d190 <get_ldnumber>
 800d85c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800d85e:	69fb      	ldr	r3, [r7, #28]
 800d860:	2b00      	cmp	r3, #0
 800d862:	da01      	bge.n	800d868 <f_mount+0x28>
 800d864:	230b      	movs	r3, #11
 800d866:	e02b      	b.n	800d8c0 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800d868:	4a17      	ldr	r2, [pc, #92]	; (800d8c8 <f_mount+0x88>)
 800d86a:	69fb      	ldr	r3, [r7, #28]
 800d86c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d870:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800d872:	69bb      	ldr	r3, [r7, #24]
 800d874:	2b00      	cmp	r3, #0
 800d876:	d005      	beq.n	800d884 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800d878:	69b8      	ldr	r0, [r7, #24]
 800d87a:	f7fe f8f5 	bl	800ba68 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800d87e:	69bb      	ldr	r3, [r7, #24]
 800d880:	2200      	movs	r2, #0
 800d882:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800d884:	68fb      	ldr	r3, [r7, #12]
 800d886:	2b00      	cmp	r3, #0
 800d888:	d002      	beq.n	800d890 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800d88a:	68fb      	ldr	r3, [r7, #12]
 800d88c:	2200      	movs	r2, #0
 800d88e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800d890:	68fa      	ldr	r2, [r7, #12]
 800d892:	490d      	ldr	r1, [pc, #52]	; (800d8c8 <f_mount+0x88>)
 800d894:	69fb      	ldr	r3, [r7, #28]
 800d896:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800d89a:	68fb      	ldr	r3, [r7, #12]
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	d002      	beq.n	800d8a6 <f_mount+0x66>
 800d8a0:	79fb      	ldrb	r3, [r7, #7]
 800d8a2:	2b01      	cmp	r3, #1
 800d8a4:	d001      	beq.n	800d8aa <f_mount+0x6a>
 800d8a6:	2300      	movs	r3, #0
 800d8a8:	e00a      	b.n	800d8c0 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800d8aa:	f107 010c 	add.w	r1, r7, #12
 800d8ae:	f107 0308 	add.w	r3, r7, #8
 800d8b2:	2200      	movs	r2, #0
 800d8b4:	4618      	mov	r0, r3
 800d8b6:	f7ff fd05 	bl	800d2c4 <find_volume>
 800d8ba:	4603      	mov	r3, r0
 800d8bc:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800d8be:	7dfb      	ldrb	r3, [r7, #23]
}
 800d8c0:	4618      	mov	r0, r3
 800d8c2:	3720      	adds	r7, #32
 800d8c4:	46bd      	mov	sp, r7
 800d8c6:	bd80      	pop	{r7, pc}
 800d8c8:	20000148 	.word	0x20000148

0800d8cc <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800d8cc:	b580      	push	{r7, lr}
 800d8ce:	b09a      	sub	sp, #104	; 0x68
 800d8d0:	af00      	add	r7, sp, #0
 800d8d2:	60f8      	str	r0, [r7, #12]
 800d8d4:	60b9      	str	r1, [r7, #8]
 800d8d6:	4613      	mov	r3, r2
 800d8d8:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800d8da:	68fb      	ldr	r3, [r7, #12]
 800d8dc:	2b00      	cmp	r3, #0
 800d8de:	d101      	bne.n	800d8e4 <f_open+0x18>
 800d8e0:	2309      	movs	r3, #9
 800d8e2:	e1bb      	b.n	800dc5c <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800d8e4:	79fb      	ldrb	r3, [r7, #7]
 800d8e6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d8ea:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800d8ec:	79fa      	ldrb	r2, [r7, #7]
 800d8ee:	f107 0114 	add.w	r1, r7, #20
 800d8f2:	f107 0308 	add.w	r3, r7, #8
 800d8f6:	4618      	mov	r0, r3
 800d8f8:	f7ff fce4 	bl	800d2c4 <find_volume>
 800d8fc:	4603      	mov	r3, r0
 800d8fe:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 800d902:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800d906:	2b00      	cmp	r3, #0
 800d908:	f040 819f 	bne.w	800dc4a <f_open+0x37e>
		dj.obj.fs = fs;
 800d90c:	697b      	ldr	r3, [r7, #20]
 800d90e:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800d910:	68ba      	ldr	r2, [r7, #8]
 800d912:	f107 0318 	add.w	r3, r7, #24
 800d916:	4611      	mov	r1, r2
 800d918:	4618      	mov	r0, r3
 800d91a:	f7ff fbc3 	bl	800d0a4 <follow_path>
 800d91e:	4603      	mov	r3, r0
 800d920:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800d924:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800d928:	2b00      	cmp	r3, #0
 800d92a:	d11a      	bne.n	800d962 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800d92c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800d930:	b25b      	sxtb	r3, r3
 800d932:	2b00      	cmp	r3, #0
 800d934:	da03      	bge.n	800d93e <f_open+0x72>
				res = FR_INVALID_NAME;
 800d936:	2306      	movs	r3, #6
 800d938:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800d93c:	e011      	b.n	800d962 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d93e:	79fb      	ldrb	r3, [r7, #7]
 800d940:	f023 0301 	bic.w	r3, r3, #1
 800d944:	2b00      	cmp	r3, #0
 800d946:	bf14      	ite	ne
 800d948:	2301      	movne	r3, #1
 800d94a:	2300      	moveq	r3, #0
 800d94c:	b2db      	uxtb	r3, r3
 800d94e:	461a      	mov	r2, r3
 800d950:	f107 0318 	add.w	r3, r7, #24
 800d954:	4611      	mov	r1, r2
 800d956:	4618      	mov	r0, r3
 800d958:	f7fd ff3e 	bl	800b7d8 <chk_lock>
 800d95c:	4603      	mov	r3, r0
 800d95e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800d962:	79fb      	ldrb	r3, [r7, #7]
 800d964:	f003 031c 	and.w	r3, r3, #28
 800d968:	2b00      	cmp	r3, #0
 800d96a:	d07f      	beq.n	800da6c <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800d96c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800d970:	2b00      	cmp	r3, #0
 800d972:	d017      	beq.n	800d9a4 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800d974:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800d978:	2b04      	cmp	r3, #4
 800d97a:	d10e      	bne.n	800d99a <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800d97c:	f7fd ff88 	bl	800b890 <enq_lock>
 800d980:	4603      	mov	r3, r0
 800d982:	2b00      	cmp	r3, #0
 800d984:	d006      	beq.n	800d994 <f_open+0xc8>
 800d986:	f107 0318 	add.w	r3, r7, #24
 800d98a:	4618      	mov	r0, r3
 800d98c:	f7ff f8da 	bl	800cb44 <dir_register>
 800d990:	4603      	mov	r3, r0
 800d992:	e000      	b.n	800d996 <f_open+0xca>
 800d994:	2312      	movs	r3, #18
 800d996:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800d99a:	79fb      	ldrb	r3, [r7, #7]
 800d99c:	f043 0308 	orr.w	r3, r3, #8
 800d9a0:	71fb      	strb	r3, [r7, #7]
 800d9a2:	e010      	b.n	800d9c6 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800d9a4:	7fbb      	ldrb	r3, [r7, #30]
 800d9a6:	f003 0311 	and.w	r3, r3, #17
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	d003      	beq.n	800d9b6 <f_open+0xea>
					res = FR_DENIED;
 800d9ae:	2307      	movs	r3, #7
 800d9b0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800d9b4:	e007      	b.n	800d9c6 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800d9b6:	79fb      	ldrb	r3, [r7, #7]
 800d9b8:	f003 0304 	and.w	r3, r3, #4
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	d002      	beq.n	800d9c6 <f_open+0xfa>
 800d9c0:	2308      	movs	r3, #8
 800d9c2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800d9c6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	d168      	bne.n	800daa0 <f_open+0x1d4>
 800d9ce:	79fb      	ldrb	r3, [r7, #7]
 800d9d0:	f003 0308 	and.w	r3, r3, #8
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	d063      	beq.n	800daa0 <f_open+0x1d4>
				dw = GET_FATTIME();
 800d9d8:	f7fd fbc2 	bl	800b160 <get_fattime>
 800d9dc:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800d9de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d9e0:	330e      	adds	r3, #14
 800d9e2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d9e4:	4618      	mov	r0, r3
 800d9e6:	f7fd fe4d 	bl	800b684 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800d9ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d9ec:	3316      	adds	r3, #22
 800d9ee:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d9f0:	4618      	mov	r0, r3
 800d9f2:	f7fd fe47 	bl	800b684 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800d9f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d9f8:	330b      	adds	r3, #11
 800d9fa:	2220      	movs	r2, #32
 800d9fc:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800d9fe:	697b      	ldr	r3, [r7, #20]
 800da00:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800da02:	4611      	mov	r1, r2
 800da04:	4618      	mov	r0, r3
 800da06:	f7fe fe16 	bl	800c636 <ld_clust>
 800da0a:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800da0c:	697b      	ldr	r3, [r7, #20]
 800da0e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800da10:	2200      	movs	r2, #0
 800da12:	4618      	mov	r0, r3
 800da14:	f7fe fe2e 	bl	800c674 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800da18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da1a:	331c      	adds	r3, #28
 800da1c:	2100      	movs	r1, #0
 800da1e:	4618      	mov	r0, r3
 800da20:	f7fd fe30 	bl	800b684 <st_dword>
					fs->wflag = 1;
 800da24:	697b      	ldr	r3, [r7, #20]
 800da26:	2201      	movs	r2, #1
 800da28:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800da2a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800da2c:	2b00      	cmp	r3, #0
 800da2e:	d037      	beq.n	800daa0 <f_open+0x1d4>
						dw = fs->winsect;
 800da30:	697b      	ldr	r3, [r7, #20]
 800da32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800da34:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800da36:	f107 0318 	add.w	r3, r7, #24
 800da3a:	2200      	movs	r2, #0
 800da3c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800da3e:	4618      	mov	r0, r3
 800da40:	f7fe fb1e 	bl	800c080 <remove_chain>
 800da44:	4603      	mov	r3, r0
 800da46:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 800da4a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800da4e:	2b00      	cmp	r3, #0
 800da50:	d126      	bne.n	800daa0 <f_open+0x1d4>
							res = move_window(fs, dw);
 800da52:	697b      	ldr	r3, [r7, #20]
 800da54:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800da56:	4618      	mov	r0, r3
 800da58:	f7fe f86e 	bl	800bb38 <move_window>
 800da5c:	4603      	mov	r3, r0
 800da5e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800da62:	697b      	ldr	r3, [r7, #20]
 800da64:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800da66:	3a01      	subs	r2, #1
 800da68:	615a      	str	r2, [r3, #20]
 800da6a:	e019      	b.n	800daa0 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800da6c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800da70:	2b00      	cmp	r3, #0
 800da72:	d115      	bne.n	800daa0 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800da74:	7fbb      	ldrb	r3, [r7, #30]
 800da76:	f003 0310 	and.w	r3, r3, #16
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	d003      	beq.n	800da86 <f_open+0x1ba>
					res = FR_NO_FILE;
 800da7e:	2304      	movs	r3, #4
 800da80:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800da84:	e00c      	b.n	800daa0 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800da86:	79fb      	ldrb	r3, [r7, #7]
 800da88:	f003 0302 	and.w	r3, r3, #2
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	d007      	beq.n	800daa0 <f_open+0x1d4>
 800da90:	7fbb      	ldrb	r3, [r7, #30]
 800da92:	f003 0301 	and.w	r3, r3, #1
 800da96:	2b00      	cmp	r3, #0
 800da98:	d002      	beq.n	800daa0 <f_open+0x1d4>
						res = FR_DENIED;
 800da9a:	2307      	movs	r3, #7
 800da9c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800daa0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	d128      	bne.n	800dafa <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800daa8:	79fb      	ldrb	r3, [r7, #7]
 800daaa:	f003 0308 	and.w	r3, r3, #8
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d003      	beq.n	800daba <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800dab2:	79fb      	ldrb	r3, [r7, #7]
 800dab4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dab8:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800daba:	697b      	ldr	r3, [r7, #20]
 800dabc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800dabe:	68fb      	ldr	r3, [r7, #12]
 800dac0:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800dac2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dac4:	68fb      	ldr	r3, [r7, #12]
 800dac6:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800dac8:	79fb      	ldrb	r3, [r7, #7]
 800daca:	f023 0301 	bic.w	r3, r3, #1
 800dace:	2b00      	cmp	r3, #0
 800dad0:	bf14      	ite	ne
 800dad2:	2301      	movne	r3, #1
 800dad4:	2300      	moveq	r3, #0
 800dad6:	b2db      	uxtb	r3, r3
 800dad8:	461a      	mov	r2, r3
 800dada:	f107 0318 	add.w	r3, r7, #24
 800dade:	4611      	mov	r1, r2
 800dae0:	4618      	mov	r0, r3
 800dae2:	f7fd fef7 	bl	800b8d4 <inc_lock>
 800dae6:	4602      	mov	r2, r0
 800dae8:	68fb      	ldr	r3, [r7, #12]
 800daea:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800daec:	68fb      	ldr	r3, [r7, #12]
 800daee:	691b      	ldr	r3, [r3, #16]
 800daf0:	2b00      	cmp	r3, #0
 800daf2:	d102      	bne.n	800dafa <f_open+0x22e>
 800daf4:	2302      	movs	r3, #2
 800daf6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800dafa:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800dafe:	2b00      	cmp	r3, #0
 800db00:	f040 80a3 	bne.w	800dc4a <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800db04:	697b      	ldr	r3, [r7, #20]
 800db06:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800db08:	4611      	mov	r1, r2
 800db0a:	4618      	mov	r0, r3
 800db0c:	f7fe fd93 	bl	800c636 <ld_clust>
 800db10:	4602      	mov	r2, r0
 800db12:	68fb      	ldr	r3, [r7, #12]
 800db14:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800db16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db18:	331c      	adds	r3, #28
 800db1a:	4618      	mov	r0, r3
 800db1c:	f7fd fd74 	bl	800b608 <ld_dword>
 800db20:	4602      	mov	r2, r0
 800db22:	68fb      	ldr	r3, [r7, #12]
 800db24:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800db26:	68fb      	ldr	r3, [r7, #12]
 800db28:	2200      	movs	r2, #0
 800db2a:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800db2c:	697a      	ldr	r2, [r7, #20]
 800db2e:	68fb      	ldr	r3, [r7, #12]
 800db30:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800db32:	697b      	ldr	r3, [r7, #20]
 800db34:	88da      	ldrh	r2, [r3, #6]
 800db36:	68fb      	ldr	r3, [r7, #12]
 800db38:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800db3a:	68fb      	ldr	r3, [r7, #12]
 800db3c:	79fa      	ldrb	r2, [r7, #7]
 800db3e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800db40:	68fb      	ldr	r3, [r7, #12]
 800db42:	2200      	movs	r2, #0
 800db44:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800db46:	68fb      	ldr	r3, [r7, #12]
 800db48:	2200      	movs	r2, #0
 800db4a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800db4c:	68fb      	ldr	r3, [r7, #12]
 800db4e:	2200      	movs	r2, #0
 800db50:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800db52:	68fb      	ldr	r3, [r7, #12]
 800db54:	3330      	adds	r3, #48	; 0x30
 800db56:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800db5a:	2100      	movs	r1, #0
 800db5c:	4618      	mov	r0, r3
 800db5e:	f7fd fdde 	bl	800b71e <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800db62:	79fb      	ldrb	r3, [r7, #7]
 800db64:	f003 0320 	and.w	r3, r3, #32
 800db68:	2b00      	cmp	r3, #0
 800db6a:	d06e      	beq.n	800dc4a <f_open+0x37e>
 800db6c:	68fb      	ldr	r3, [r7, #12]
 800db6e:	68db      	ldr	r3, [r3, #12]
 800db70:	2b00      	cmp	r3, #0
 800db72:	d06a      	beq.n	800dc4a <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800db74:	68fb      	ldr	r3, [r7, #12]
 800db76:	68da      	ldr	r2, [r3, #12]
 800db78:	68fb      	ldr	r3, [r7, #12]
 800db7a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800db7c:	697b      	ldr	r3, [r7, #20]
 800db7e:	895b      	ldrh	r3, [r3, #10]
 800db80:	461a      	mov	r2, r3
 800db82:	697b      	ldr	r3, [r7, #20]
 800db84:	899b      	ldrh	r3, [r3, #12]
 800db86:	fb03 f302 	mul.w	r3, r3, r2
 800db8a:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800db8c:	68fb      	ldr	r3, [r7, #12]
 800db8e:	689b      	ldr	r3, [r3, #8]
 800db90:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800db92:	68fb      	ldr	r3, [r7, #12]
 800db94:	68db      	ldr	r3, [r3, #12]
 800db96:	65fb      	str	r3, [r7, #92]	; 0x5c
 800db98:	e016      	b.n	800dbc8 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 800db9a:	68fb      	ldr	r3, [r7, #12]
 800db9c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800db9e:	4618      	mov	r0, r3
 800dba0:	f7fe f887 	bl	800bcb2 <get_fat>
 800dba4:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800dba6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800dba8:	2b01      	cmp	r3, #1
 800dbaa:	d802      	bhi.n	800dbb2 <f_open+0x2e6>
 800dbac:	2302      	movs	r3, #2
 800dbae:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800dbb2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800dbb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dbb8:	d102      	bne.n	800dbc0 <f_open+0x2f4>
 800dbba:	2301      	movs	r3, #1
 800dbbc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800dbc0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800dbc2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800dbc4:	1ad3      	subs	r3, r2, r3
 800dbc6:	65fb      	str	r3, [r7, #92]	; 0x5c
 800dbc8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800dbcc:	2b00      	cmp	r3, #0
 800dbce:	d103      	bne.n	800dbd8 <f_open+0x30c>
 800dbd0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800dbd2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800dbd4:	429a      	cmp	r2, r3
 800dbd6:	d8e0      	bhi.n	800db9a <f_open+0x2ce>
				}
				fp->clust = clst;
 800dbd8:	68fb      	ldr	r3, [r7, #12]
 800dbda:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800dbdc:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800dbde:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800dbe2:	2b00      	cmp	r3, #0
 800dbe4:	d131      	bne.n	800dc4a <f_open+0x37e>
 800dbe6:	697b      	ldr	r3, [r7, #20]
 800dbe8:	899b      	ldrh	r3, [r3, #12]
 800dbea:	461a      	mov	r2, r3
 800dbec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800dbee:	fbb3 f1f2 	udiv	r1, r3, r2
 800dbf2:	fb02 f201 	mul.w	r2, r2, r1
 800dbf6:	1a9b      	subs	r3, r3, r2
 800dbf8:	2b00      	cmp	r3, #0
 800dbfa:	d026      	beq.n	800dc4a <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800dbfc:	697b      	ldr	r3, [r7, #20]
 800dbfe:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800dc00:	4618      	mov	r0, r3
 800dc02:	f7fe f837 	bl	800bc74 <clust2sect>
 800dc06:	64f8      	str	r0, [r7, #76]	; 0x4c
 800dc08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	d103      	bne.n	800dc16 <f_open+0x34a>
						res = FR_INT_ERR;
 800dc0e:	2302      	movs	r3, #2
 800dc10:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800dc14:	e019      	b.n	800dc4a <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800dc16:	697b      	ldr	r3, [r7, #20]
 800dc18:	899b      	ldrh	r3, [r3, #12]
 800dc1a:	461a      	mov	r2, r3
 800dc1c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800dc1e:	fbb3 f2f2 	udiv	r2, r3, r2
 800dc22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dc24:	441a      	add	r2, r3
 800dc26:	68fb      	ldr	r3, [r7, #12]
 800dc28:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800dc2a:	697b      	ldr	r3, [r7, #20]
 800dc2c:	7858      	ldrb	r0, [r3, #1]
 800dc2e:	68fb      	ldr	r3, [r7, #12]
 800dc30:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800dc34:	68fb      	ldr	r3, [r7, #12]
 800dc36:	6a1a      	ldr	r2, [r3, #32]
 800dc38:	2301      	movs	r3, #1
 800dc3a:	f7fd fc6f 	bl	800b51c <disk_read>
 800dc3e:	4603      	mov	r3, r0
 800dc40:	2b00      	cmp	r3, #0
 800dc42:	d002      	beq.n	800dc4a <f_open+0x37e>
 800dc44:	2301      	movs	r3, #1
 800dc46:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800dc4a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800dc4e:	2b00      	cmp	r3, #0
 800dc50:	d002      	beq.n	800dc58 <f_open+0x38c>
 800dc52:	68fb      	ldr	r3, [r7, #12]
 800dc54:	2200      	movs	r2, #0
 800dc56:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800dc58:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800dc5c:	4618      	mov	r0, r3
 800dc5e:	3768      	adds	r7, #104	; 0x68
 800dc60:	46bd      	mov	sp, r7
 800dc62:	bd80      	pop	{r7, pc}

0800dc64 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800dc64:	b580      	push	{r7, lr}
 800dc66:	b08c      	sub	sp, #48	; 0x30
 800dc68:	af00      	add	r7, sp, #0
 800dc6a:	60f8      	str	r0, [r7, #12]
 800dc6c:	60b9      	str	r1, [r7, #8]
 800dc6e:	607a      	str	r2, [r7, #4]
 800dc70:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800dc72:	68bb      	ldr	r3, [r7, #8]
 800dc74:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800dc76:	683b      	ldr	r3, [r7, #0]
 800dc78:	2200      	movs	r2, #0
 800dc7a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800dc7c:	68fb      	ldr	r3, [r7, #12]
 800dc7e:	f107 0210 	add.w	r2, r7, #16
 800dc82:	4611      	mov	r1, r2
 800dc84:	4618      	mov	r0, r3
 800dc86:	f7ff fda5 	bl	800d7d4 <validate>
 800dc8a:	4603      	mov	r3, r0
 800dc8c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800dc90:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800dc94:	2b00      	cmp	r3, #0
 800dc96:	d107      	bne.n	800dca8 <f_write+0x44>
 800dc98:	68fb      	ldr	r3, [r7, #12]
 800dc9a:	7d5b      	ldrb	r3, [r3, #21]
 800dc9c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800dca0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800dca4:	2b00      	cmp	r3, #0
 800dca6:	d002      	beq.n	800dcae <f_write+0x4a>
 800dca8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800dcac:	e16a      	b.n	800df84 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800dcae:	68fb      	ldr	r3, [r7, #12]
 800dcb0:	7d1b      	ldrb	r3, [r3, #20]
 800dcb2:	f003 0302 	and.w	r3, r3, #2
 800dcb6:	2b00      	cmp	r3, #0
 800dcb8:	d101      	bne.n	800dcbe <f_write+0x5a>
 800dcba:	2307      	movs	r3, #7
 800dcbc:	e162      	b.n	800df84 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800dcbe:	68fb      	ldr	r3, [r7, #12]
 800dcc0:	699a      	ldr	r2, [r3, #24]
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	441a      	add	r2, r3
 800dcc6:	68fb      	ldr	r3, [r7, #12]
 800dcc8:	699b      	ldr	r3, [r3, #24]
 800dcca:	429a      	cmp	r2, r3
 800dccc:	f080 814c 	bcs.w	800df68 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800dcd0:	68fb      	ldr	r3, [r7, #12]
 800dcd2:	699b      	ldr	r3, [r3, #24]
 800dcd4:	43db      	mvns	r3, r3
 800dcd6:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800dcd8:	e146      	b.n	800df68 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800dcda:	68fb      	ldr	r3, [r7, #12]
 800dcdc:	699b      	ldr	r3, [r3, #24]
 800dcde:	693a      	ldr	r2, [r7, #16]
 800dce0:	8992      	ldrh	r2, [r2, #12]
 800dce2:	fbb3 f1f2 	udiv	r1, r3, r2
 800dce6:	fb02 f201 	mul.w	r2, r2, r1
 800dcea:	1a9b      	subs	r3, r3, r2
 800dcec:	2b00      	cmp	r3, #0
 800dcee:	f040 80f1 	bne.w	800ded4 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800dcf2:	68fb      	ldr	r3, [r7, #12]
 800dcf4:	699b      	ldr	r3, [r3, #24]
 800dcf6:	693a      	ldr	r2, [r7, #16]
 800dcf8:	8992      	ldrh	r2, [r2, #12]
 800dcfa:	fbb3 f3f2 	udiv	r3, r3, r2
 800dcfe:	693a      	ldr	r2, [r7, #16]
 800dd00:	8952      	ldrh	r2, [r2, #10]
 800dd02:	3a01      	subs	r2, #1
 800dd04:	4013      	ands	r3, r2
 800dd06:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800dd08:	69bb      	ldr	r3, [r7, #24]
 800dd0a:	2b00      	cmp	r3, #0
 800dd0c:	d143      	bne.n	800dd96 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800dd0e:	68fb      	ldr	r3, [r7, #12]
 800dd10:	699b      	ldr	r3, [r3, #24]
 800dd12:	2b00      	cmp	r3, #0
 800dd14:	d10c      	bne.n	800dd30 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800dd16:	68fb      	ldr	r3, [r7, #12]
 800dd18:	689b      	ldr	r3, [r3, #8]
 800dd1a:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800dd1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd1e:	2b00      	cmp	r3, #0
 800dd20:	d11a      	bne.n	800dd58 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800dd22:	68fb      	ldr	r3, [r7, #12]
 800dd24:	2100      	movs	r1, #0
 800dd26:	4618      	mov	r0, r3
 800dd28:	f7fe fa0f 	bl	800c14a <create_chain>
 800dd2c:	62b8      	str	r0, [r7, #40]	; 0x28
 800dd2e:	e013      	b.n	800dd58 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800dd30:	68fb      	ldr	r3, [r7, #12]
 800dd32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d007      	beq.n	800dd48 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800dd38:	68fb      	ldr	r3, [r7, #12]
 800dd3a:	699b      	ldr	r3, [r3, #24]
 800dd3c:	4619      	mov	r1, r3
 800dd3e:	68f8      	ldr	r0, [r7, #12]
 800dd40:	f7fe fa9b 	bl	800c27a <clmt_clust>
 800dd44:	62b8      	str	r0, [r7, #40]	; 0x28
 800dd46:	e007      	b.n	800dd58 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800dd48:	68fa      	ldr	r2, [r7, #12]
 800dd4a:	68fb      	ldr	r3, [r7, #12]
 800dd4c:	69db      	ldr	r3, [r3, #28]
 800dd4e:	4619      	mov	r1, r3
 800dd50:	4610      	mov	r0, r2
 800dd52:	f7fe f9fa 	bl	800c14a <create_chain>
 800dd56:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800dd58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd5a:	2b00      	cmp	r3, #0
 800dd5c:	f000 8109 	beq.w	800df72 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800dd60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd62:	2b01      	cmp	r3, #1
 800dd64:	d104      	bne.n	800dd70 <f_write+0x10c>
 800dd66:	68fb      	ldr	r3, [r7, #12]
 800dd68:	2202      	movs	r2, #2
 800dd6a:	755a      	strb	r2, [r3, #21]
 800dd6c:	2302      	movs	r3, #2
 800dd6e:	e109      	b.n	800df84 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800dd70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dd72:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd76:	d104      	bne.n	800dd82 <f_write+0x11e>
 800dd78:	68fb      	ldr	r3, [r7, #12]
 800dd7a:	2201      	movs	r2, #1
 800dd7c:	755a      	strb	r2, [r3, #21]
 800dd7e:	2301      	movs	r3, #1
 800dd80:	e100      	b.n	800df84 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 800dd82:	68fb      	ldr	r3, [r7, #12]
 800dd84:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dd86:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800dd88:	68fb      	ldr	r3, [r7, #12]
 800dd8a:	689b      	ldr	r3, [r3, #8]
 800dd8c:	2b00      	cmp	r3, #0
 800dd8e:	d102      	bne.n	800dd96 <f_write+0x132>
 800dd90:	68fb      	ldr	r3, [r7, #12]
 800dd92:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dd94:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800dd96:	68fb      	ldr	r3, [r7, #12]
 800dd98:	7d1b      	ldrb	r3, [r3, #20]
 800dd9a:	b25b      	sxtb	r3, r3
 800dd9c:	2b00      	cmp	r3, #0
 800dd9e:	da18      	bge.n	800ddd2 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800dda0:	693b      	ldr	r3, [r7, #16]
 800dda2:	7858      	ldrb	r0, [r3, #1]
 800dda4:	68fb      	ldr	r3, [r7, #12]
 800dda6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ddaa:	68fb      	ldr	r3, [r7, #12]
 800ddac:	6a1a      	ldr	r2, [r3, #32]
 800ddae:	2301      	movs	r3, #1
 800ddb0:	f7fd fbd4 	bl	800b55c <disk_write>
 800ddb4:	4603      	mov	r3, r0
 800ddb6:	2b00      	cmp	r3, #0
 800ddb8:	d004      	beq.n	800ddc4 <f_write+0x160>
 800ddba:	68fb      	ldr	r3, [r7, #12]
 800ddbc:	2201      	movs	r2, #1
 800ddbe:	755a      	strb	r2, [r3, #21]
 800ddc0:	2301      	movs	r3, #1
 800ddc2:	e0df      	b.n	800df84 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 800ddc4:	68fb      	ldr	r3, [r7, #12]
 800ddc6:	7d1b      	ldrb	r3, [r3, #20]
 800ddc8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ddcc:	b2da      	uxtb	r2, r3
 800ddce:	68fb      	ldr	r3, [r7, #12]
 800ddd0:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800ddd2:	693a      	ldr	r2, [r7, #16]
 800ddd4:	68fb      	ldr	r3, [r7, #12]
 800ddd6:	69db      	ldr	r3, [r3, #28]
 800ddd8:	4619      	mov	r1, r3
 800ddda:	4610      	mov	r0, r2
 800dddc:	f7fd ff4a 	bl	800bc74 <clust2sect>
 800dde0:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800dde2:	697b      	ldr	r3, [r7, #20]
 800dde4:	2b00      	cmp	r3, #0
 800dde6:	d104      	bne.n	800ddf2 <f_write+0x18e>
 800dde8:	68fb      	ldr	r3, [r7, #12]
 800ddea:	2202      	movs	r2, #2
 800ddec:	755a      	strb	r2, [r3, #21]
 800ddee:	2302      	movs	r3, #2
 800ddf0:	e0c8      	b.n	800df84 <f_write+0x320>
			sect += csect;
 800ddf2:	697a      	ldr	r2, [r7, #20]
 800ddf4:	69bb      	ldr	r3, [r7, #24]
 800ddf6:	4413      	add	r3, r2
 800ddf8:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800ddfa:	693b      	ldr	r3, [r7, #16]
 800ddfc:	899b      	ldrh	r3, [r3, #12]
 800ddfe:	461a      	mov	r2, r3
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	fbb3 f3f2 	udiv	r3, r3, r2
 800de06:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800de08:	6a3b      	ldr	r3, [r7, #32]
 800de0a:	2b00      	cmp	r3, #0
 800de0c:	d043      	beq.n	800de96 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800de0e:	69ba      	ldr	r2, [r7, #24]
 800de10:	6a3b      	ldr	r3, [r7, #32]
 800de12:	4413      	add	r3, r2
 800de14:	693a      	ldr	r2, [r7, #16]
 800de16:	8952      	ldrh	r2, [r2, #10]
 800de18:	4293      	cmp	r3, r2
 800de1a:	d905      	bls.n	800de28 <f_write+0x1c4>
					cc = fs->csize - csect;
 800de1c:	693b      	ldr	r3, [r7, #16]
 800de1e:	895b      	ldrh	r3, [r3, #10]
 800de20:	461a      	mov	r2, r3
 800de22:	69bb      	ldr	r3, [r7, #24]
 800de24:	1ad3      	subs	r3, r2, r3
 800de26:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800de28:	693b      	ldr	r3, [r7, #16]
 800de2a:	7858      	ldrb	r0, [r3, #1]
 800de2c:	6a3b      	ldr	r3, [r7, #32]
 800de2e:	697a      	ldr	r2, [r7, #20]
 800de30:	69f9      	ldr	r1, [r7, #28]
 800de32:	f7fd fb93 	bl	800b55c <disk_write>
 800de36:	4603      	mov	r3, r0
 800de38:	2b00      	cmp	r3, #0
 800de3a:	d004      	beq.n	800de46 <f_write+0x1e2>
 800de3c:	68fb      	ldr	r3, [r7, #12]
 800de3e:	2201      	movs	r2, #1
 800de40:	755a      	strb	r2, [r3, #21]
 800de42:	2301      	movs	r3, #1
 800de44:	e09e      	b.n	800df84 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800de46:	68fb      	ldr	r3, [r7, #12]
 800de48:	6a1a      	ldr	r2, [r3, #32]
 800de4a:	697b      	ldr	r3, [r7, #20]
 800de4c:	1ad3      	subs	r3, r2, r3
 800de4e:	6a3a      	ldr	r2, [r7, #32]
 800de50:	429a      	cmp	r2, r3
 800de52:	d918      	bls.n	800de86 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800de54:	68fb      	ldr	r3, [r7, #12]
 800de56:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800de5a:	68fb      	ldr	r3, [r7, #12]
 800de5c:	6a1a      	ldr	r2, [r3, #32]
 800de5e:	697b      	ldr	r3, [r7, #20]
 800de60:	1ad3      	subs	r3, r2, r3
 800de62:	693a      	ldr	r2, [r7, #16]
 800de64:	8992      	ldrh	r2, [r2, #12]
 800de66:	fb02 f303 	mul.w	r3, r2, r3
 800de6a:	69fa      	ldr	r2, [r7, #28]
 800de6c:	18d1      	adds	r1, r2, r3
 800de6e:	693b      	ldr	r3, [r7, #16]
 800de70:	899b      	ldrh	r3, [r3, #12]
 800de72:	461a      	mov	r2, r3
 800de74:	f7fd fc32 	bl	800b6dc <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800de78:	68fb      	ldr	r3, [r7, #12]
 800de7a:	7d1b      	ldrb	r3, [r3, #20]
 800de7c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800de80:	b2da      	uxtb	r2, r3
 800de82:	68fb      	ldr	r3, [r7, #12]
 800de84:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800de86:	693b      	ldr	r3, [r7, #16]
 800de88:	899b      	ldrh	r3, [r3, #12]
 800de8a:	461a      	mov	r2, r3
 800de8c:	6a3b      	ldr	r3, [r7, #32]
 800de8e:	fb02 f303 	mul.w	r3, r2, r3
 800de92:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800de94:	e04b      	b.n	800df2e <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800de96:	68fb      	ldr	r3, [r7, #12]
 800de98:	6a1b      	ldr	r3, [r3, #32]
 800de9a:	697a      	ldr	r2, [r7, #20]
 800de9c:	429a      	cmp	r2, r3
 800de9e:	d016      	beq.n	800dece <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 800dea0:	68fb      	ldr	r3, [r7, #12]
 800dea2:	699a      	ldr	r2, [r3, #24]
 800dea4:	68fb      	ldr	r3, [r7, #12]
 800dea6:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800dea8:	429a      	cmp	r2, r3
 800deaa:	d210      	bcs.n	800dece <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800deac:	693b      	ldr	r3, [r7, #16]
 800deae:	7858      	ldrb	r0, [r3, #1]
 800deb0:	68fb      	ldr	r3, [r7, #12]
 800deb2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800deb6:	2301      	movs	r3, #1
 800deb8:	697a      	ldr	r2, [r7, #20]
 800deba:	f7fd fb2f 	bl	800b51c <disk_read>
 800debe:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800dec0:	2b00      	cmp	r3, #0
 800dec2:	d004      	beq.n	800dece <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 800dec4:	68fb      	ldr	r3, [r7, #12]
 800dec6:	2201      	movs	r2, #1
 800dec8:	755a      	strb	r2, [r3, #21]
 800deca:	2301      	movs	r3, #1
 800decc:	e05a      	b.n	800df84 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 800dece:	68fb      	ldr	r3, [r7, #12]
 800ded0:	697a      	ldr	r2, [r7, #20]
 800ded2:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800ded4:	693b      	ldr	r3, [r7, #16]
 800ded6:	899b      	ldrh	r3, [r3, #12]
 800ded8:	4618      	mov	r0, r3
 800deda:	68fb      	ldr	r3, [r7, #12]
 800dedc:	699b      	ldr	r3, [r3, #24]
 800dede:	693a      	ldr	r2, [r7, #16]
 800dee0:	8992      	ldrh	r2, [r2, #12]
 800dee2:	fbb3 f1f2 	udiv	r1, r3, r2
 800dee6:	fb02 f201 	mul.w	r2, r2, r1
 800deea:	1a9b      	subs	r3, r3, r2
 800deec:	1ac3      	subs	r3, r0, r3
 800deee:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800def0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800def2:	687b      	ldr	r3, [r7, #4]
 800def4:	429a      	cmp	r2, r3
 800def6:	d901      	bls.n	800defc <f_write+0x298>
 800def8:	687b      	ldr	r3, [r7, #4]
 800defa:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800defc:	68fb      	ldr	r3, [r7, #12]
 800defe:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800df02:	68fb      	ldr	r3, [r7, #12]
 800df04:	699b      	ldr	r3, [r3, #24]
 800df06:	693a      	ldr	r2, [r7, #16]
 800df08:	8992      	ldrh	r2, [r2, #12]
 800df0a:	fbb3 f0f2 	udiv	r0, r3, r2
 800df0e:	fb02 f200 	mul.w	r2, r2, r0
 800df12:	1a9b      	subs	r3, r3, r2
 800df14:	440b      	add	r3, r1
 800df16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800df18:	69f9      	ldr	r1, [r7, #28]
 800df1a:	4618      	mov	r0, r3
 800df1c:	f7fd fbde 	bl	800b6dc <mem_cpy>
		fp->flag |= FA_DIRTY;
 800df20:	68fb      	ldr	r3, [r7, #12]
 800df22:	7d1b      	ldrb	r3, [r3, #20]
 800df24:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800df28:	b2da      	uxtb	r2, r3
 800df2a:	68fb      	ldr	r3, [r7, #12]
 800df2c:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800df2e:	69fa      	ldr	r2, [r7, #28]
 800df30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df32:	4413      	add	r3, r2
 800df34:	61fb      	str	r3, [r7, #28]
 800df36:	68fb      	ldr	r3, [r7, #12]
 800df38:	699a      	ldr	r2, [r3, #24]
 800df3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df3c:	441a      	add	r2, r3
 800df3e:	68fb      	ldr	r3, [r7, #12]
 800df40:	619a      	str	r2, [r3, #24]
 800df42:	68fb      	ldr	r3, [r7, #12]
 800df44:	68da      	ldr	r2, [r3, #12]
 800df46:	68fb      	ldr	r3, [r7, #12]
 800df48:	699b      	ldr	r3, [r3, #24]
 800df4a:	429a      	cmp	r2, r3
 800df4c:	bf38      	it	cc
 800df4e:	461a      	movcc	r2, r3
 800df50:	68fb      	ldr	r3, [r7, #12]
 800df52:	60da      	str	r2, [r3, #12]
 800df54:	683b      	ldr	r3, [r7, #0]
 800df56:	681a      	ldr	r2, [r3, #0]
 800df58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df5a:	441a      	add	r2, r3
 800df5c:	683b      	ldr	r3, [r7, #0]
 800df5e:	601a      	str	r2, [r3, #0]
 800df60:	687a      	ldr	r2, [r7, #4]
 800df62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df64:	1ad3      	subs	r3, r2, r3
 800df66:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	2b00      	cmp	r3, #0
 800df6c:	f47f aeb5 	bne.w	800dcda <f_write+0x76>
 800df70:	e000      	b.n	800df74 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800df72:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800df74:	68fb      	ldr	r3, [r7, #12]
 800df76:	7d1b      	ldrb	r3, [r3, #20]
 800df78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800df7c:	b2da      	uxtb	r2, r3
 800df7e:	68fb      	ldr	r3, [r7, #12]
 800df80:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800df82:	2300      	movs	r3, #0
}
 800df84:	4618      	mov	r0, r3
 800df86:	3730      	adds	r7, #48	; 0x30
 800df88:	46bd      	mov	sp, r7
 800df8a:	bd80      	pop	{r7, pc}

0800df8c <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800df8c:	b580      	push	{r7, lr}
 800df8e:	b086      	sub	sp, #24
 800df90:	af00      	add	r7, sp, #0
 800df92:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	f107 0208 	add.w	r2, r7, #8
 800df9a:	4611      	mov	r1, r2
 800df9c:	4618      	mov	r0, r3
 800df9e:	f7ff fc19 	bl	800d7d4 <validate>
 800dfa2:	4603      	mov	r3, r0
 800dfa4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800dfa6:	7dfb      	ldrb	r3, [r7, #23]
 800dfa8:	2b00      	cmp	r3, #0
 800dfaa:	d168      	bne.n	800e07e <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	7d1b      	ldrb	r3, [r3, #20]
 800dfb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dfb4:	2b00      	cmp	r3, #0
 800dfb6:	d062      	beq.n	800e07e <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800dfb8:	687b      	ldr	r3, [r7, #4]
 800dfba:	7d1b      	ldrb	r3, [r3, #20]
 800dfbc:	b25b      	sxtb	r3, r3
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	da15      	bge.n	800dfee <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800dfc2:	68bb      	ldr	r3, [r7, #8]
 800dfc4:	7858      	ldrb	r0, [r3, #1]
 800dfc6:	687b      	ldr	r3, [r7, #4]
 800dfc8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	6a1a      	ldr	r2, [r3, #32]
 800dfd0:	2301      	movs	r3, #1
 800dfd2:	f7fd fac3 	bl	800b55c <disk_write>
 800dfd6:	4603      	mov	r3, r0
 800dfd8:	2b00      	cmp	r3, #0
 800dfda:	d001      	beq.n	800dfe0 <f_sync+0x54>
 800dfdc:	2301      	movs	r3, #1
 800dfde:	e04f      	b.n	800e080 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	7d1b      	ldrb	r3, [r3, #20]
 800dfe4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dfe8:	b2da      	uxtb	r2, r3
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800dfee:	f7fd f8b7 	bl	800b160 <get_fattime>
 800dff2:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800dff4:	68ba      	ldr	r2, [r7, #8]
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dffa:	4619      	mov	r1, r3
 800dffc:	4610      	mov	r0, r2
 800dffe:	f7fd fd9b 	bl	800bb38 <move_window>
 800e002:	4603      	mov	r3, r0
 800e004:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800e006:	7dfb      	ldrb	r3, [r7, #23]
 800e008:	2b00      	cmp	r3, #0
 800e00a:	d138      	bne.n	800e07e <f_sync+0xf2>
					dir = fp->dir_ptr;
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e010:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800e012:	68fb      	ldr	r3, [r7, #12]
 800e014:	330b      	adds	r3, #11
 800e016:	781a      	ldrb	r2, [r3, #0]
 800e018:	68fb      	ldr	r3, [r7, #12]
 800e01a:	330b      	adds	r3, #11
 800e01c:	f042 0220 	orr.w	r2, r2, #32
 800e020:	b2d2      	uxtb	r2, r2
 800e022:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	6818      	ldr	r0, [r3, #0]
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	689b      	ldr	r3, [r3, #8]
 800e02c:	461a      	mov	r2, r3
 800e02e:	68f9      	ldr	r1, [r7, #12]
 800e030:	f7fe fb20 	bl	800c674 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800e034:	68fb      	ldr	r3, [r7, #12]
 800e036:	f103 021c 	add.w	r2, r3, #28
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	68db      	ldr	r3, [r3, #12]
 800e03e:	4619      	mov	r1, r3
 800e040:	4610      	mov	r0, r2
 800e042:	f7fd fb1f 	bl	800b684 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800e046:	68fb      	ldr	r3, [r7, #12]
 800e048:	3316      	adds	r3, #22
 800e04a:	6939      	ldr	r1, [r7, #16]
 800e04c:	4618      	mov	r0, r3
 800e04e:	f7fd fb19 	bl	800b684 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800e052:	68fb      	ldr	r3, [r7, #12]
 800e054:	3312      	adds	r3, #18
 800e056:	2100      	movs	r1, #0
 800e058:	4618      	mov	r0, r3
 800e05a:	f7fd faf8 	bl	800b64e <st_word>
					fs->wflag = 1;
 800e05e:	68bb      	ldr	r3, [r7, #8]
 800e060:	2201      	movs	r2, #1
 800e062:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800e064:	68bb      	ldr	r3, [r7, #8]
 800e066:	4618      	mov	r0, r3
 800e068:	f7fd fd94 	bl	800bb94 <sync_fs>
 800e06c:	4603      	mov	r3, r0
 800e06e:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	7d1b      	ldrb	r3, [r3, #20]
 800e074:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e078:	b2da      	uxtb	r2, r3
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800e07e:	7dfb      	ldrb	r3, [r7, #23]
}
 800e080:	4618      	mov	r0, r3
 800e082:	3718      	adds	r7, #24
 800e084:	46bd      	mov	sp, r7
 800e086:	bd80      	pop	{r7, pc}

0800e088 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800e088:	b580      	push	{r7, lr}
 800e08a:	b084      	sub	sp, #16
 800e08c:	af00      	add	r7, sp, #0
 800e08e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800e090:	6878      	ldr	r0, [r7, #4]
 800e092:	f7ff ff7b 	bl	800df8c <f_sync>
 800e096:	4603      	mov	r3, r0
 800e098:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800e09a:	7bfb      	ldrb	r3, [r7, #15]
 800e09c:	2b00      	cmp	r3, #0
 800e09e:	d118      	bne.n	800e0d2 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	f107 0208 	add.w	r2, r7, #8
 800e0a6:	4611      	mov	r1, r2
 800e0a8:	4618      	mov	r0, r3
 800e0aa:	f7ff fb93 	bl	800d7d4 <validate>
 800e0ae:	4603      	mov	r3, r0
 800e0b0:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800e0b2:	7bfb      	ldrb	r3, [r7, #15]
 800e0b4:	2b00      	cmp	r3, #0
 800e0b6:	d10c      	bne.n	800e0d2 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	691b      	ldr	r3, [r3, #16]
 800e0bc:	4618      	mov	r0, r3
 800e0be:	f7fd fc97 	bl	800b9f0 <dec_lock>
 800e0c2:	4603      	mov	r3, r0
 800e0c4:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800e0c6:	7bfb      	ldrb	r3, [r7, #15]
 800e0c8:	2b00      	cmp	r3, #0
 800e0ca:	d102      	bne.n	800e0d2 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	2200      	movs	r2, #0
 800e0d0:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800e0d2:	7bfb      	ldrb	r3, [r7, #15]
}
 800e0d4:	4618      	mov	r0, r3
 800e0d6:	3710      	adds	r7, #16
 800e0d8:	46bd      	mov	sp, r7
 800e0da:	bd80      	pop	{r7, pc}

0800e0dc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800e0dc:	b480      	push	{r7}
 800e0de:	b087      	sub	sp, #28
 800e0e0:	af00      	add	r7, sp, #0
 800e0e2:	60f8      	str	r0, [r7, #12]
 800e0e4:	60b9      	str	r1, [r7, #8]
 800e0e6:	4613      	mov	r3, r2
 800e0e8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800e0ea:	2301      	movs	r3, #1
 800e0ec:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800e0ee:	2300      	movs	r3, #0
 800e0f0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800e0f2:	4b1f      	ldr	r3, [pc, #124]	; (800e170 <FATFS_LinkDriverEx+0x94>)
 800e0f4:	7a5b      	ldrb	r3, [r3, #9]
 800e0f6:	b2db      	uxtb	r3, r3
 800e0f8:	2b00      	cmp	r3, #0
 800e0fa:	d131      	bne.n	800e160 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800e0fc:	4b1c      	ldr	r3, [pc, #112]	; (800e170 <FATFS_LinkDriverEx+0x94>)
 800e0fe:	7a5b      	ldrb	r3, [r3, #9]
 800e100:	b2db      	uxtb	r3, r3
 800e102:	461a      	mov	r2, r3
 800e104:	4b1a      	ldr	r3, [pc, #104]	; (800e170 <FATFS_LinkDriverEx+0x94>)
 800e106:	2100      	movs	r1, #0
 800e108:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800e10a:	4b19      	ldr	r3, [pc, #100]	; (800e170 <FATFS_LinkDriverEx+0x94>)
 800e10c:	7a5b      	ldrb	r3, [r3, #9]
 800e10e:	b2db      	uxtb	r3, r3
 800e110:	4a17      	ldr	r2, [pc, #92]	; (800e170 <FATFS_LinkDriverEx+0x94>)
 800e112:	009b      	lsls	r3, r3, #2
 800e114:	4413      	add	r3, r2
 800e116:	68fa      	ldr	r2, [r7, #12]
 800e118:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800e11a:	4b15      	ldr	r3, [pc, #84]	; (800e170 <FATFS_LinkDriverEx+0x94>)
 800e11c:	7a5b      	ldrb	r3, [r3, #9]
 800e11e:	b2db      	uxtb	r3, r3
 800e120:	461a      	mov	r2, r3
 800e122:	4b13      	ldr	r3, [pc, #76]	; (800e170 <FATFS_LinkDriverEx+0x94>)
 800e124:	4413      	add	r3, r2
 800e126:	79fa      	ldrb	r2, [r7, #7]
 800e128:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800e12a:	4b11      	ldr	r3, [pc, #68]	; (800e170 <FATFS_LinkDriverEx+0x94>)
 800e12c:	7a5b      	ldrb	r3, [r3, #9]
 800e12e:	b2db      	uxtb	r3, r3
 800e130:	1c5a      	adds	r2, r3, #1
 800e132:	b2d1      	uxtb	r1, r2
 800e134:	4a0e      	ldr	r2, [pc, #56]	; (800e170 <FATFS_LinkDriverEx+0x94>)
 800e136:	7251      	strb	r1, [r2, #9]
 800e138:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800e13a:	7dbb      	ldrb	r3, [r7, #22]
 800e13c:	3330      	adds	r3, #48	; 0x30
 800e13e:	b2da      	uxtb	r2, r3
 800e140:	68bb      	ldr	r3, [r7, #8]
 800e142:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800e144:	68bb      	ldr	r3, [r7, #8]
 800e146:	3301      	adds	r3, #1
 800e148:	223a      	movs	r2, #58	; 0x3a
 800e14a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800e14c:	68bb      	ldr	r3, [r7, #8]
 800e14e:	3302      	adds	r3, #2
 800e150:	222f      	movs	r2, #47	; 0x2f
 800e152:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800e154:	68bb      	ldr	r3, [r7, #8]
 800e156:	3303      	adds	r3, #3
 800e158:	2200      	movs	r2, #0
 800e15a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800e15c:	2300      	movs	r3, #0
 800e15e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800e160:	7dfb      	ldrb	r3, [r7, #23]
}
 800e162:	4618      	mov	r0, r3
 800e164:	371c      	adds	r7, #28
 800e166:	46bd      	mov	sp, r7
 800e168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e16c:	4770      	bx	lr
 800e16e:	bf00      	nop
 800e170:	20000370 	.word	0x20000370

0800e174 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800e174:	b580      	push	{r7, lr}
 800e176:	b082      	sub	sp, #8
 800e178:	af00      	add	r7, sp, #0
 800e17a:	6078      	str	r0, [r7, #4]
 800e17c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800e17e:	2200      	movs	r2, #0
 800e180:	6839      	ldr	r1, [r7, #0]
 800e182:	6878      	ldr	r0, [r7, #4]
 800e184:	f7ff ffaa 	bl	800e0dc <FATFS_LinkDriverEx>
 800e188:	4603      	mov	r3, r0
}
 800e18a:	4618      	mov	r0, r3
 800e18c:	3708      	adds	r7, #8
 800e18e:	46bd      	mov	sp, r7
 800e190:	bd80      	pop	{r7, pc}
	...

0800e194 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800e194:	b480      	push	{r7}
 800e196:	b085      	sub	sp, #20
 800e198:	af00      	add	r7, sp, #0
 800e19a:	4603      	mov	r3, r0
 800e19c:	6039      	str	r1, [r7, #0]
 800e19e:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800e1a0:	88fb      	ldrh	r3, [r7, #6]
 800e1a2:	2b7f      	cmp	r3, #127	; 0x7f
 800e1a4:	d802      	bhi.n	800e1ac <ff_convert+0x18>
		c = chr;
 800e1a6:	88fb      	ldrh	r3, [r7, #6]
 800e1a8:	81fb      	strh	r3, [r7, #14]
 800e1aa:	e025      	b.n	800e1f8 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800e1ac:	683b      	ldr	r3, [r7, #0]
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	d00b      	beq.n	800e1ca <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800e1b2:	88fb      	ldrh	r3, [r7, #6]
 800e1b4:	2bff      	cmp	r3, #255	; 0xff
 800e1b6:	d805      	bhi.n	800e1c4 <ff_convert+0x30>
 800e1b8:	88fb      	ldrh	r3, [r7, #6]
 800e1ba:	3b80      	subs	r3, #128	; 0x80
 800e1bc:	4a12      	ldr	r2, [pc, #72]	; (800e208 <ff_convert+0x74>)
 800e1be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e1c2:	e000      	b.n	800e1c6 <ff_convert+0x32>
 800e1c4:	2300      	movs	r3, #0
 800e1c6:	81fb      	strh	r3, [r7, #14]
 800e1c8:	e016      	b.n	800e1f8 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800e1ca:	2300      	movs	r3, #0
 800e1cc:	81fb      	strh	r3, [r7, #14]
 800e1ce:	e009      	b.n	800e1e4 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800e1d0:	89fb      	ldrh	r3, [r7, #14]
 800e1d2:	4a0d      	ldr	r2, [pc, #52]	; (800e208 <ff_convert+0x74>)
 800e1d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e1d8:	88fa      	ldrh	r2, [r7, #6]
 800e1da:	429a      	cmp	r2, r3
 800e1dc:	d006      	beq.n	800e1ec <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800e1de:	89fb      	ldrh	r3, [r7, #14]
 800e1e0:	3301      	adds	r3, #1
 800e1e2:	81fb      	strh	r3, [r7, #14]
 800e1e4:	89fb      	ldrh	r3, [r7, #14]
 800e1e6:	2b7f      	cmp	r3, #127	; 0x7f
 800e1e8:	d9f2      	bls.n	800e1d0 <ff_convert+0x3c>
 800e1ea:	e000      	b.n	800e1ee <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800e1ec:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800e1ee:	89fb      	ldrh	r3, [r7, #14]
 800e1f0:	3380      	adds	r3, #128	; 0x80
 800e1f2:	b29b      	uxth	r3, r3
 800e1f4:	b2db      	uxtb	r3, r3
 800e1f6:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800e1f8:	89fb      	ldrh	r3, [r7, #14]
}
 800e1fa:	4618      	mov	r0, r3
 800e1fc:	3714      	adds	r7, #20
 800e1fe:	46bd      	mov	sp, r7
 800e200:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e204:	4770      	bx	lr
 800e206:	bf00      	nop
 800e208:	0800f3d4 	.word	0x0800f3d4

0800e20c <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800e20c:	b480      	push	{r7}
 800e20e:	b087      	sub	sp, #28
 800e210:	af00      	add	r7, sp, #0
 800e212:	4603      	mov	r3, r0
 800e214:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800e216:	88fb      	ldrh	r3, [r7, #6]
 800e218:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e21c:	d201      	bcs.n	800e222 <ff_wtoupper+0x16>
 800e21e:	4b3e      	ldr	r3, [pc, #248]	; (800e318 <ff_wtoupper+0x10c>)
 800e220:	e000      	b.n	800e224 <ff_wtoupper+0x18>
 800e222:	4b3e      	ldr	r3, [pc, #248]	; (800e31c <ff_wtoupper+0x110>)
 800e224:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800e226:	697b      	ldr	r3, [r7, #20]
 800e228:	1c9a      	adds	r2, r3, #2
 800e22a:	617a      	str	r2, [r7, #20]
 800e22c:	881b      	ldrh	r3, [r3, #0]
 800e22e:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800e230:	8a7b      	ldrh	r3, [r7, #18]
 800e232:	2b00      	cmp	r3, #0
 800e234:	d068      	beq.n	800e308 <ff_wtoupper+0xfc>
 800e236:	88fa      	ldrh	r2, [r7, #6]
 800e238:	8a7b      	ldrh	r3, [r7, #18]
 800e23a:	429a      	cmp	r2, r3
 800e23c:	d364      	bcc.n	800e308 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800e23e:	697b      	ldr	r3, [r7, #20]
 800e240:	1c9a      	adds	r2, r3, #2
 800e242:	617a      	str	r2, [r7, #20]
 800e244:	881b      	ldrh	r3, [r3, #0]
 800e246:	823b      	strh	r3, [r7, #16]
 800e248:	8a3b      	ldrh	r3, [r7, #16]
 800e24a:	0a1b      	lsrs	r3, r3, #8
 800e24c:	81fb      	strh	r3, [r7, #14]
 800e24e:	8a3b      	ldrh	r3, [r7, #16]
 800e250:	b2db      	uxtb	r3, r3
 800e252:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800e254:	88fa      	ldrh	r2, [r7, #6]
 800e256:	8a79      	ldrh	r1, [r7, #18]
 800e258:	8a3b      	ldrh	r3, [r7, #16]
 800e25a:	440b      	add	r3, r1
 800e25c:	429a      	cmp	r2, r3
 800e25e:	da49      	bge.n	800e2f4 <ff_wtoupper+0xe8>
			switch (cmd) {
 800e260:	89fb      	ldrh	r3, [r7, #14]
 800e262:	2b08      	cmp	r3, #8
 800e264:	d84f      	bhi.n	800e306 <ff_wtoupper+0xfa>
 800e266:	a201      	add	r2, pc, #4	; (adr r2, 800e26c <ff_wtoupper+0x60>)
 800e268:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e26c:	0800e291 	.word	0x0800e291
 800e270:	0800e2a3 	.word	0x0800e2a3
 800e274:	0800e2b9 	.word	0x0800e2b9
 800e278:	0800e2c1 	.word	0x0800e2c1
 800e27c:	0800e2c9 	.word	0x0800e2c9
 800e280:	0800e2d1 	.word	0x0800e2d1
 800e284:	0800e2d9 	.word	0x0800e2d9
 800e288:	0800e2e1 	.word	0x0800e2e1
 800e28c:	0800e2e9 	.word	0x0800e2e9
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800e290:	88fa      	ldrh	r2, [r7, #6]
 800e292:	8a7b      	ldrh	r3, [r7, #18]
 800e294:	1ad3      	subs	r3, r2, r3
 800e296:	005b      	lsls	r3, r3, #1
 800e298:	697a      	ldr	r2, [r7, #20]
 800e29a:	4413      	add	r3, r2
 800e29c:	881b      	ldrh	r3, [r3, #0]
 800e29e:	80fb      	strh	r3, [r7, #6]
 800e2a0:	e027      	b.n	800e2f2 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800e2a2:	88fa      	ldrh	r2, [r7, #6]
 800e2a4:	8a7b      	ldrh	r3, [r7, #18]
 800e2a6:	1ad3      	subs	r3, r2, r3
 800e2a8:	b29b      	uxth	r3, r3
 800e2aa:	f003 0301 	and.w	r3, r3, #1
 800e2ae:	b29b      	uxth	r3, r3
 800e2b0:	88fa      	ldrh	r2, [r7, #6]
 800e2b2:	1ad3      	subs	r3, r2, r3
 800e2b4:	80fb      	strh	r3, [r7, #6]
 800e2b6:	e01c      	b.n	800e2f2 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800e2b8:	88fb      	ldrh	r3, [r7, #6]
 800e2ba:	3b10      	subs	r3, #16
 800e2bc:	80fb      	strh	r3, [r7, #6]
 800e2be:	e018      	b.n	800e2f2 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800e2c0:	88fb      	ldrh	r3, [r7, #6]
 800e2c2:	3b20      	subs	r3, #32
 800e2c4:	80fb      	strh	r3, [r7, #6]
 800e2c6:	e014      	b.n	800e2f2 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800e2c8:	88fb      	ldrh	r3, [r7, #6]
 800e2ca:	3b30      	subs	r3, #48	; 0x30
 800e2cc:	80fb      	strh	r3, [r7, #6]
 800e2ce:	e010      	b.n	800e2f2 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800e2d0:	88fb      	ldrh	r3, [r7, #6]
 800e2d2:	3b1a      	subs	r3, #26
 800e2d4:	80fb      	strh	r3, [r7, #6]
 800e2d6:	e00c      	b.n	800e2f2 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800e2d8:	88fb      	ldrh	r3, [r7, #6]
 800e2da:	3308      	adds	r3, #8
 800e2dc:	80fb      	strh	r3, [r7, #6]
 800e2de:	e008      	b.n	800e2f2 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800e2e0:	88fb      	ldrh	r3, [r7, #6]
 800e2e2:	3b50      	subs	r3, #80	; 0x50
 800e2e4:	80fb      	strh	r3, [r7, #6]
 800e2e6:	e004      	b.n	800e2f2 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800e2e8:	88fb      	ldrh	r3, [r7, #6]
 800e2ea:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800e2ee:	80fb      	strh	r3, [r7, #6]
 800e2f0:	bf00      	nop
			}
			break;
 800e2f2:	e008      	b.n	800e306 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800e2f4:	89fb      	ldrh	r3, [r7, #14]
 800e2f6:	2b00      	cmp	r3, #0
 800e2f8:	d195      	bne.n	800e226 <ff_wtoupper+0x1a>
 800e2fa:	8a3b      	ldrh	r3, [r7, #16]
 800e2fc:	005b      	lsls	r3, r3, #1
 800e2fe:	697a      	ldr	r2, [r7, #20]
 800e300:	4413      	add	r3, r2
 800e302:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800e304:	e78f      	b.n	800e226 <ff_wtoupper+0x1a>
			break;
 800e306:	bf00      	nop
	}

	return chr;
 800e308:	88fb      	ldrh	r3, [r7, #6]
}
 800e30a:	4618      	mov	r0, r3
 800e30c:	371c      	adds	r7, #28
 800e30e:	46bd      	mov	sp, r7
 800e310:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e314:	4770      	bx	lr
 800e316:	bf00      	nop
 800e318:	0800f4d4 	.word	0x0800f4d4
 800e31c:	0800f6c8 	.word	0x0800f6c8

0800e320 <__errno>:
 800e320:	4b01      	ldr	r3, [pc, #4]	; (800e328 <__errno+0x8>)
 800e322:	6818      	ldr	r0, [r3, #0]
 800e324:	4770      	bx	lr
 800e326:	bf00      	nop
 800e328:	20000064 	.word	0x20000064

0800e32c <__libc_init_array>:
 800e32c:	b570      	push	{r4, r5, r6, lr}
 800e32e:	4e0d      	ldr	r6, [pc, #52]	; (800e364 <__libc_init_array+0x38>)
 800e330:	4c0d      	ldr	r4, [pc, #52]	; (800e368 <__libc_init_array+0x3c>)
 800e332:	1ba4      	subs	r4, r4, r6
 800e334:	10a4      	asrs	r4, r4, #2
 800e336:	2500      	movs	r5, #0
 800e338:	42a5      	cmp	r5, r4
 800e33a:	d109      	bne.n	800e350 <__libc_init_array+0x24>
 800e33c:	4e0b      	ldr	r6, [pc, #44]	; (800e36c <__libc_init_array+0x40>)
 800e33e:	4c0c      	ldr	r4, [pc, #48]	; (800e370 <__libc_init_array+0x44>)
 800e340:	f000 fdf6 	bl	800ef30 <_init>
 800e344:	1ba4      	subs	r4, r4, r6
 800e346:	10a4      	asrs	r4, r4, #2
 800e348:	2500      	movs	r5, #0
 800e34a:	42a5      	cmp	r5, r4
 800e34c:	d105      	bne.n	800e35a <__libc_init_array+0x2e>
 800e34e:	bd70      	pop	{r4, r5, r6, pc}
 800e350:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800e354:	4798      	blx	r3
 800e356:	3501      	adds	r5, #1
 800e358:	e7ee      	b.n	800e338 <__libc_init_array+0xc>
 800e35a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800e35e:	4798      	blx	r3
 800e360:	3501      	adds	r5, #1
 800e362:	e7f2      	b.n	800e34a <__libc_init_array+0x1e>
 800e364:	0800f7d8 	.word	0x0800f7d8
 800e368:	0800f7d8 	.word	0x0800f7d8
 800e36c:	0800f7d8 	.word	0x0800f7d8
 800e370:	0800f7dc 	.word	0x0800f7dc

0800e374 <memcpy>:
 800e374:	b510      	push	{r4, lr}
 800e376:	1e43      	subs	r3, r0, #1
 800e378:	440a      	add	r2, r1
 800e37a:	4291      	cmp	r1, r2
 800e37c:	d100      	bne.n	800e380 <memcpy+0xc>
 800e37e:	bd10      	pop	{r4, pc}
 800e380:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e384:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e388:	e7f7      	b.n	800e37a <memcpy+0x6>

0800e38a <memset>:
 800e38a:	4402      	add	r2, r0
 800e38c:	4603      	mov	r3, r0
 800e38e:	4293      	cmp	r3, r2
 800e390:	d100      	bne.n	800e394 <memset+0xa>
 800e392:	4770      	bx	lr
 800e394:	f803 1b01 	strb.w	r1, [r3], #1
 800e398:	e7f9      	b.n	800e38e <memset+0x4>
	...

0800e39c <siprintf>:
 800e39c:	b40e      	push	{r1, r2, r3}
 800e39e:	b500      	push	{lr}
 800e3a0:	b09c      	sub	sp, #112	; 0x70
 800e3a2:	ab1d      	add	r3, sp, #116	; 0x74
 800e3a4:	9002      	str	r0, [sp, #8]
 800e3a6:	9006      	str	r0, [sp, #24]
 800e3a8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e3ac:	4809      	ldr	r0, [pc, #36]	; (800e3d4 <siprintf+0x38>)
 800e3ae:	9107      	str	r1, [sp, #28]
 800e3b0:	9104      	str	r1, [sp, #16]
 800e3b2:	4909      	ldr	r1, [pc, #36]	; (800e3d8 <siprintf+0x3c>)
 800e3b4:	f853 2b04 	ldr.w	r2, [r3], #4
 800e3b8:	9105      	str	r1, [sp, #20]
 800e3ba:	6800      	ldr	r0, [r0, #0]
 800e3bc:	9301      	str	r3, [sp, #4]
 800e3be:	a902      	add	r1, sp, #8
 800e3c0:	f000 f8bc 	bl	800e53c <_svfiprintf_r>
 800e3c4:	9b02      	ldr	r3, [sp, #8]
 800e3c6:	2200      	movs	r2, #0
 800e3c8:	701a      	strb	r2, [r3, #0]
 800e3ca:	b01c      	add	sp, #112	; 0x70
 800e3cc:	f85d eb04 	ldr.w	lr, [sp], #4
 800e3d0:	b003      	add	sp, #12
 800e3d2:	4770      	bx	lr
 800e3d4:	20000064 	.word	0x20000064
 800e3d8:	ffff0208 	.word	0xffff0208

0800e3dc <strcat>:
 800e3dc:	b510      	push	{r4, lr}
 800e3de:	4603      	mov	r3, r0
 800e3e0:	781a      	ldrb	r2, [r3, #0]
 800e3e2:	1c5c      	adds	r4, r3, #1
 800e3e4:	b93a      	cbnz	r2, 800e3f6 <strcat+0x1a>
 800e3e6:	3b01      	subs	r3, #1
 800e3e8:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e3ec:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e3f0:	2a00      	cmp	r2, #0
 800e3f2:	d1f9      	bne.n	800e3e8 <strcat+0xc>
 800e3f4:	bd10      	pop	{r4, pc}
 800e3f6:	4623      	mov	r3, r4
 800e3f8:	e7f2      	b.n	800e3e0 <strcat+0x4>

0800e3fa <strchr>:
 800e3fa:	b2c9      	uxtb	r1, r1
 800e3fc:	4603      	mov	r3, r0
 800e3fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e402:	b11a      	cbz	r2, 800e40c <strchr+0x12>
 800e404:	428a      	cmp	r2, r1
 800e406:	d1f9      	bne.n	800e3fc <strchr+0x2>
 800e408:	4618      	mov	r0, r3
 800e40a:	4770      	bx	lr
 800e40c:	2900      	cmp	r1, #0
 800e40e:	bf18      	it	ne
 800e410:	2300      	movne	r3, #0
 800e412:	e7f9      	b.n	800e408 <strchr+0xe>

0800e414 <strstr>:
 800e414:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e416:	7803      	ldrb	r3, [r0, #0]
 800e418:	b17b      	cbz	r3, 800e43a <strstr+0x26>
 800e41a:	4604      	mov	r4, r0
 800e41c:	7823      	ldrb	r3, [r4, #0]
 800e41e:	4620      	mov	r0, r4
 800e420:	1c66      	adds	r6, r4, #1
 800e422:	b17b      	cbz	r3, 800e444 <strstr+0x30>
 800e424:	1e4a      	subs	r2, r1, #1
 800e426:	1e63      	subs	r3, r4, #1
 800e428:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 800e42c:	b14d      	cbz	r5, 800e442 <strstr+0x2e>
 800e42e:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 800e432:	42af      	cmp	r7, r5
 800e434:	4634      	mov	r4, r6
 800e436:	d0f7      	beq.n	800e428 <strstr+0x14>
 800e438:	e7f0      	b.n	800e41c <strstr+0x8>
 800e43a:	780b      	ldrb	r3, [r1, #0]
 800e43c:	2b00      	cmp	r3, #0
 800e43e:	bf18      	it	ne
 800e440:	2000      	movne	r0, #0
 800e442:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e444:	4618      	mov	r0, r3
 800e446:	e7fc      	b.n	800e442 <strstr+0x2e>

0800e448 <_vsiprintf_r>:
 800e448:	b500      	push	{lr}
 800e44a:	b09b      	sub	sp, #108	; 0x6c
 800e44c:	9100      	str	r1, [sp, #0]
 800e44e:	9104      	str	r1, [sp, #16]
 800e450:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e454:	9105      	str	r1, [sp, #20]
 800e456:	9102      	str	r1, [sp, #8]
 800e458:	4905      	ldr	r1, [pc, #20]	; (800e470 <_vsiprintf_r+0x28>)
 800e45a:	9103      	str	r1, [sp, #12]
 800e45c:	4669      	mov	r1, sp
 800e45e:	f000 f86d 	bl	800e53c <_svfiprintf_r>
 800e462:	9b00      	ldr	r3, [sp, #0]
 800e464:	2200      	movs	r2, #0
 800e466:	701a      	strb	r2, [r3, #0]
 800e468:	b01b      	add	sp, #108	; 0x6c
 800e46a:	f85d fb04 	ldr.w	pc, [sp], #4
 800e46e:	bf00      	nop
 800e470:	ffff0208 	.word	0xffff0208

0800e474 <vsiprintf>:
 800e474:	4613      	mov	r3, r2
 800e476:	460a      	mov	r2, r1
 800e478:	4601      	mov	r1, r0
 800e47a:	4802      	ldr	r0, [pc, #8]	; (800e484 <vsiprintf+0x10>)
 800e47c:	6800      	ldr	r0, [r0, #0]
 800e47e:	f7ff bfe3 	b.w	800e448 <_vsiprintf_r>
 800e482:	bf00      	nop
 800e484:	20000064 	.word	0x20000064

0800e488 <__ssputs_r>:
 800e488:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e48c:	688e      	ldr	r6, [r1, #8]
 800e48e:	429e      	cmp	r6, r3
 800e490:	4682      	mov	sl, r0
 800e492:	460c      	mov	r4, r1
 800e494:	4690      	mov	r8, r2
 800e496:	4699      	mov	r9, r3
 800e498:	d837      	bhi.n	800e50a <__ssputs_r+0x82>
 800e49a:	898a      	ldrh	r2, [r1, #12]
 800e49c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e4a0:	d031      	beq.n	800e506 <__ssputs_r+0x7e>
 800e4a2:	6825      	ldr	r5, [r4, #0]
 800e4a4:	6909      	ldr	r1, [r1, #16]
 800e4a6:	1a6f      	subs	r7, r5, r1
 800e4a8:	6965      	ldr	r5, [r4, #20]
 800e4aa:	2302      	movs	r3, #2
 800e4ac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e4b0:	fb95 f5f3 	sdiv	r5, r5, r3
 800e4b4:	f109 0301 	add.w	r3, r9, #1
 800e4b8:	443b      	add	r3, r7
 800e4ba:	429d      	cmp	r5, r3
 800e4bc:	bf38      	it	cc
 800e4be:	461d      	movcc	r5, r3
 800e4c0:	0553      	lsls	r3, r2, #21
 800e4c2:	d530      	bpl.n	800e526 <__ssputs_r+0x9e>
 800e4c4:	4629      	mov	r1, r5
 800e4c6:	f000 fb21 	bl	800eb0c <_malloc_r>
 800e4ca:	4606      	mov	r6, r0
 800e4cc:	b950      	cbnz	r0, 800e4e4 <__ssputs_r+0x5c>
 800e4ce:	230c      	movs	r3, #12
 800e4d0:	f8ca 3000 	str.w	r3, [sl]
 800e4d4:	89a3      	ldrh	r3, [r4, #12]
 800e4d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e4da:	81a3      	strh	r3, [r4, #12]
 800e4dc:	f04f 30ff 	mov.w	r0, #4294967295
 800e4e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e4e4:	463a      	mov	r2, r7
 800e4e6:	6921      	ldr	r1, [r4, #16]
 800e4e8:	f7ff ff44 	bl	800e374 <memcpy>
 800e4ec:	89a3      	ldrh	r3, [r4, #12]
 800e4ee:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e4f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e4f6:	81a3      	strh	r3, [r4, #12]
 800e4f8:	6126      	str	r6, [r4, #16]
 800e4fa:	6165      	str	r5, [r4, #20]
 800e4fc:	443e      	add	r6, r7
 800e4fe:	1bed      	subs	r5, r5, r7
 800e500:	6026      	str	r6, [r4, #0]
 800e502:	60a5      	str	r5, [r4, #8]
 800e504:	464e      	mov	r6, r9
 800e506:	454e      	cmp	r6, r9
 800e508:	d900      	bls.n	800e50c <__ssputs_r+0x84>
 800e50a:	464e      	mov	r6, r9
 800e50c:	4632      	mov	r2, r6
 800e50e:	4641      	mov	r1, r8
 800e510:	6820      	ldr	r0, [r4, #0]
 800e512:	f000 fa93 	bl	800ea3c <memmove>
 800e516:	68a3      	ldr	r3, [r4, #8]
 800e518:	1b9b      	subs	r3, r3, r6
 800e51a:	60a3      	str	r3, [r4, #8]
 800e51c:	6823      	ldr	r3, [r4, #0]
 800e51e:	441e      	add	r6, r3
 800e520:	6026      	str	r6, [r4, #0]
 800e522:	2000      	movs	r0, #0
 800e524:	e7dc      	b.n	800e4e0 <__ssputs_r+0x58>
 800e526:	462a      	mov	r2, r5
 800e528:	f000 fb4a 	bl	800ebc0 <_realloc_r>
 800e52c:	4606      	mov	r6, r0
 800e52e:	2800      	cmp	r0, #0
 800e530:	d1e2      	bne.n	800e4f8 <__ssputs_r+0x70>
 800e532:	6921      	ldr	r1, [r4, #16]
 800e534:	4650      	mov	r0, sl
 800e536:	f000 fa9b 	bl	800ea70 <_free_r>
 800e53a:	e7c8      	b.n	800e4ce <__ssputs_r+0x46>

0800e53c <_svfiprintf_r>:
 800e53c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e540:	461d      	mov	r5, r3
 800e542:	898b      	ldrh	r3, [r1, #12]
 800e544:	061f      	lsls	r7, r3, #24
 800e546:	b09d      	sub	sp, #116	; 0x74
 800e548:	4680      	mov	r8, r0
 800e54a:	460c      	mov	r4, r1
 800e54c:	4616      	mov	r6, r2
 800e54e:	d50f      	bpl.n	800e570 <_svfiprintf_r+0x34>
 800e550:	690b      	ldr	r3, [r1, #16]
 800e552:	b96b      	cbnz	r3, 800e570 <_svfiprintf_r+0x34>
 800e554:	2140      	movs	r1, #64	; 0x40
 800e556:	f000 fad9 	bl	800eb0c <_malloc_r>
 800e55a:	6020      	str	r0, [r4, #0]
 800e55c:	6120      	str	r0, [r4, #16]
 800e55e:	b928      	cbnz	r0, 800e56c <_svfiprintf_r+0x30>
 800e560:	230c      	movs	r3, #12
 800e562:	f8c8 3000 	str.w	r3, [r8]
 800e566:	f04f 30ff 	mov.w	r0, #4294967295
 800e56a:	e0c8      	b.n	800e6fe <_svfiprintf_r+0x1c2>
 800e56c:	2340      	movs	r3, #64	; 0x40
 800e56e:	6163      	str	r3, [r4, #20]
 800e570:	2300      	movs	r3, #0
 800e572:	9309      	str	r3, [sp, #36]	; 0x24
 800e574:	2320      	movs	r3, #32
 800e576:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e57a:	2330      	movs	r3, #48	; 0x30
 800e57c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e580:	9503      	str	r5, [sp, #12]
 800e582:	f04f 0b01 	mov.w	fp, #1
 800e586:	4637      	mov	r7, r6
 800e588:	463d      	mov	r5, r7
 800e58a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800e58e:	b10b      	cbz	r3, 800e594 <_svfiprintf_r+0x58>
 800e590:	2b25      	cmp	r3, #37	; 0x25
 800e592:	d13e      	bne.n	800e612 <_svfiprintf_r+0xd6>
 800e594:	ebb7 0a06 	subs.w	sl, r7, r6
 800e598:	d00b      	beq.n	800e5b2 <_svfiprintf_r+0x76>
 800e59a:	4653      	mov	r3, sl
 800e59c:	4632      	mov	r2, r6
 800e59e:	4621      	mov	r1, r4
 800e5a0:	4640      	mov	r0, r8
 800e5a2:	f7ff ff71 	bl	800e488 <__ssputs_r>
 800e5a6:	3001      	adds	r0, #1
 800e5a8:	f000 80a4 	beq.w	800e6f4 <_svfiprintf_r+0x1b8>
 800e5ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e5ae:	4453      	add	r3, sl
 800e5b0:	9309      	str	r3, [sp, #36]	; 0x24
 800e5b2:	783b      	ldrb	r3, [r7, #0]
 800e5b4:	2b00      	cmp	r3, #0
 800e5b6:	f000 809d 	beq.w	800e6f4 <_svfiprintf_r+0x1b8>
 800e5ba:	2300      	movs	r3, #0
 800e5bc:	f04f 32ff 	mov.w	r2, #4294967295
 800e5c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e5c4:	9304      	str	r3, [sp, #16]
 800e5c6:	9307      	str	r3, [sp, #28]
 800e5c8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e5cc:	931a      	str	r3, [sp, #104]	; 0x68
 800e5ce:	462f      	mov	r7, r5
 800e5d0:	2205      	movs	r2, #5
 800e5d2:	f817 1b01 	ldrb.w	r1, [r7], #1
 800e5d6:	4850      	ldr	r0, [pc, #320]	; (800e718 <_svfiprintf_r+0x1dc>)
 800e5d8:	f7f1 fe22 	bl	8000220 <memchr>
 800e5dc:	9b04      	ldr	r3, [sp, #16]
 800e5de:	b9d0      	cbnz	r0, 800e616 <_svfiprintf_r+0xda>
 800e5e0:	06d9      	lsls	r1, r3, #27
 800e5e2:	bf44      	itt	mi
 800e5e4:	2220      	movmi	r2, #32
 800e5e6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e5ea:	071a      	lsls	r2, r3, #28
 800e5ec:	bf44      	itt	mi
 800e5ee:	222b      	movmi	r2, #43	; 0x2b
 800e5f0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e5f4:	782a      	ldrb	r2, [r5, #0]
 800e5f6:	2a2a      	cmp	r2, #42	; 0x2a
 800e5f8:	d015      	beq.n	800e626 <_svfiprintf_r+0xea>
 800e5fa:	9a07      	ldr	r2, [sp, #28]
 800e5fc:	462f      	mov	r7, r5
 800e5fe:	2000      	movs	r0, #0
 800e600:	250a      	movs	r5, #10
 800e602:	4639      	mov	r1, r7
 800e604:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e608:	3b30      	subs	r3, #48	; 0x30
 800e60a:	2b09      	cmp	r3, #9
 800e60c:	d94d      	bls.n	800e6aa <_svfiprintf_r+0x16e>
 800e60e:	b1b8      	cbz	r0, 800e640 <_svfiprintf_r+0x104>
 800e610:	e00f      	b.n	800e632 <_svfiprintf_r+0xf6>
 800e612:	462f      	mov	r7, r5
 800e614:	e7b8      	b.n	800e588 <_svfiprintf_r+0x4c>
 800e616:	4a40      	ldr	r2, [pc, #256]	; (800e718 <_svfiprintf_r+0x1dc>)
 800e618:	1a80      	subs	r0, r0, r2
 800e61a:	fa0b f000 	lsl.w	r0, fp, r0
 800e61e:	4318      	orrs	r0, r3
 800e620:	9004      	str	r0, [sp, #16]
 800e622:	463d      	mov	r5, r7
 800e624:	e7d3      	b.n	800e5ce <_svfiprintf_r+0x92>
 800e626:	9a03      	ldr	r2, [sp, #12]
 800e628:	1d11      	adds	r1, r2, #4
 800e62a:	6812      	ldr	r2, [r2, #0]
 800e62c:	9103      	str	r1, [sp, #12]
 800e62e:	2a00      	cmp	r2, #0
 800e630:	db01      	blt.n	800e636 <_svfiprintf_r+0xfa>
 800e632:	9207      	str	r2, [sp, #28]
 800e634:	e004      	b.n	800e640 <_svfiprintf_r+0x104>
 800e636:	4252      	negs	r2, r2
 800e638:	f043 0302 	orr.w	r3, r3, #2
 800e63c:	9207      	str	r2, [sp, #28]
 800e63e:	9304      	str	r3, [sp, #16]
 800e640:	783b      	ldrb	r3, [r7, #0]
 800e642:	2b2e      	cmp	r3, #46	; 0x2e
 800e644:	d10c      	bne.n	800e660 <_svfiprintf_r+0x124>
 800e646:	787b      	ldrb	r3, [r7, #1]
 800e648:	2b2a      	cmp	r3, #42	; 0x2a
 800e64a:	d133      	bne.n	800e6b4 <_svfiprintf_r+0x178>
 800e64c:	9b03      	ldr	r3, [sp, #12]
 800e64e:	1d1a      	adds	r2, r3, #4
 800e650:	681b      	ldr	r3, [r3, #0]
 800e652:	9203      	str	r2, [sp, #12]
 800e654:	2b00      	cmp	r3, #0
 800e656:	bfb8      	it	lt
 800e658:	f04f 33ff 	movlt.w	r3, #4294967295
 800e65c:	3702      	adds	r7, #2
 800e65e:	9305      	str	r3, [sp, #20]
 800e660:	4d2e      	ldr	r5, [pc, #184]	; (800e71c <_svfiprintf_r+0x1e0>)
 800e662:	7839      	ldrb	r1, [r7, #0]
 800e664:	2203      	movs	r2, #3
 800e666:	4628      	mov	r0, r5
 800e668:	f7f1 fdda 	bl	8000220 <memchr>
 800e66c:	b138      	cbz	r0, 800e67e <_svfiprintf_r+0x142>
 800e66e:	2340      	movs	r3, #64	; 0x40
 800e670:	1b40      	subs	r0, r0, r5
 800e672:	fa03 f000 	lsl.w	r0, r3, r0
 800e676:	9b04      	ldr	r3, [sp, #16]
 800e678:	4303      	orrs	r3, r0
 800e67a:	3701      	adds	r7, #1
 800e67c:	9304      	str	r3, [sp, #16]
 800e67e:	7839      	ldrb	r1, [r7, #0]
 800e680:	4827      	ldr	r0, [pc, #156]	; (800e720 <_svfiprintf_r+0x1e4>)
 800e682:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e686:	2206      	movs	r2, #6
 800e688:	1c7e      	adds	r6, r7, #1
 800e68a:	f7f1 fdc9 	bl	8000220 <memchr>
 800e68e:	2800      	cmp	r0, #0
 800e690:	d038      	beq.n	800e704 <_svfiprintf_r+0x1c8>
 800e692:	4b24      	ldr	r3, [pc, #144]	; (800e724 <_svfiprintf_r+0x1e8>)
 800e694:	bb13      	cbnz	r3, 800e6dc <_svfiprintf_r+0x1a0>
 800e696:	9b03      	ldr	r3, [sp, #12]
 800e698:	3307      	adds	r3, #7
 800e69a:	f023 0307 	bic.w	r3, r3, #7
 800e69e:	3308      	adds	r3, #8
 800e6a0:	9303      	str	r3, [sp, #12]
 800e6a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e6a4:	444b      	add	r3, r9
 800e6a6:	9309      	str	r3, [sp, #36]	; 0x24
 800e6a8:	e76d      	b.n	800e586 <_svfiprintf_r+0x4a>
 800e6aa:	fb05 3202 	mla	r2, r5, r2, r3
 800e6ae:	2001      	movs	r0, #1
 800e6b0:	460f      	mov	r7, r1
 800e6b2:	e7a6      	b.n	800e602 <_svfiprintf_r+0xc6>
 800e6b4:	2300      	movs	r3, #0
 800e6b6:	3701      	adds	r7, #1
 800e6b8:	9305      	str	r3, [sp, #20]
 800e6ba:	4619      	mov	r1, r3
 800e6bc:	250a      	movs	r5, #10
 800e6be:	4638      	mov	r0, r7
 800e6c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e6c4:	3a30      	subs	r2, #48	; 0x30
 800e6c6:	2a09      	cmp	r2, #9
 800e6c8:	d903      	bls.n	800e6d2 <_svfiprintf_r+0x196>
 800e6ca:	2b00      	cmp	r3, #0
 800e6cc:	d0c8      	beq.n	800e660 <_svfiprintf_r+0x124>
 800e6ce:	9105      	str	r1, [sp, #20]
 800e6d0:	e7c6      	b.n	800e660 <_svfiprintf_r+0x124>
 800e6d2:	fb05 2101 	mla	r1, r5, r1, r2
 800e6d6:	2301      	movs	r3, #1
 800e6d8:	4607      	mov	r7, r0
 800e6da:	e7f0      	b.n	800e6be <_svfiprintf_r+0x182>
 800e6dc:	ab03      	add	r3, sp, #12
 800e6de:	9300      	str	r3, [sp, #0]
 800e6e0:	4622      	mov	r2, r4
 800e6e2:	4b11      	ldr	r3, [pc, #68]	; (800e728 <_svfiprintf_r+0x1ec>)
 800e6e4:	a904      	add	r1, sp, #16
 800e6e6:	4640      	mov	r0, r8
 800e6e8:	f3af 8000 	nop.w
 800e6ec:	f1b0 3fff 	cmp.w	r0, #4294967295
 800e6f0:	4681      	mov	r9, r0
 800e6f2:	d1d6      	bne.n	800e6a2 <_svfiprintf_r+0x166>
 800e6f4:	89a3      	ldrh	r3, [r4, #12]
 800e6f6:	065b      	lsls	r3, r3, #25
 800e6f8:	f53f af35 	bmi.w	800e566 <_svfiprintf_r+0x2a>
 800e6fc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e6fe:	b01d      	add	sp, #116	; 0x74
 800e700:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e704:	ab03      	add	r3, sp, #12
 800e706:	9300      	str	r3, [sp, #0]
 800e708:	4622      	mov	r2, r4
 800e70a:	4b07      	ldr	r3, [pc, #28]	; (800e728 <_svfiprintf_r+0x1ec>)
 800e70c:	a904      	add	r1, sp, #16
 800e70e:	4640      	mov	r0, r8
 800e710:	f000 f882 	bl	800e818 <_printf_i>
 800e714:	e7ea      	b.n	800e6ec <_svfiprintf_r+0x1b0>
 800e716:	bf00      	nop
 800e718:	0800f784 	.word	0x0800f784
 800e71c:	0800f78a 	.word	0x0800f78a
 800e720:	0800f78e 	.word	0x0800f78e
 800e724:	00000000 	.word	0x00000000
 800e728:	0800e489 	.word	0x0800e489

0800e72c <_printf_common>:
 800e72c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e730:	4691      	mov	r9, r2
 800e732:	461f      	mov	r7, r3
 800e734:	688a      	ldr	r2, [r1, #8]
 800e736:	690b      	ldr	r3, [r1, #16]
 800e738:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e73c:	4293      	cmp	r3, r2
 800e73e:	bfb8      	it	lt
 800e740:	4613      	movlt	r3, r2
 800e742:	f8c9 3000 	str.w	r3, [r9]
 800e746:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e74a:	4606      	mov	r6, r0
 800e74c:	460c      	mov	r4, r1
 800e74e:	b112      	cbz	r2, 800e756 <_printf_common+0x2a>
 800e750:	3301      	adds	r3, #1
 800e752:	f8c9 3000 	str.w	r3, [r9]
 800e756:	6823      	ldr	r3, [r4, #0]
 800e758:	0699      	lsls	r1, r3, #26
 800e75a:	bf42      	ittt	mi
 800e75c:	f8d9 3000 	ldrmi.w	r3, [r9]
 800e760:	3302      	addmi	r3, #2
 800e762:	f8c9 3000 	strmi.w	r3, [r9]
 800e766:	6825      	ldr	r5, [r4, #0]
 800e768:	f015 0506 	ands.w	r5, r5, #6
 800e76c:	d107      	bne.n	800e77e <_printf_common+0x52>
 800e76e:	f104 0a19 	add.w	sl, r4, #25
 800e772:	68e3      	ldr	r3, [r4, #12]
 800e774:	f8d9 2000 	ldr.w	r2, [r9]
 800e778:	1a9b      	subs	r3, r3, r2
 800e77a:	42ab      	cmp	r3, r5
 800e77c:	dc28      	bgt.n	800e7d0 <_printf_common+0xa4>
 800e77e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800e782:	6822      	ldr	r2, [r4, #0]
 800e784:	3300      	adds	r3, #0
 800e786:	bf18      	it	ne
 800e788:	2301      	movne	r3, #1
 800e78a:	0692      	lsls	r2, r2, #26
 800e78c:	d42d      	bmi.n	800e7ea <_printf_common+0xbe>
 800e78e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e792:	4639      	mov	r1, r7
 800e794:	4630      	mov	r0, r6
 800e796:	47c0      	blx	r8
 800e798:	3001      	adds	r0, #1
 800e79a:	d020      	beq.n	800e7de <_printf_common+0xb2>
 800e79c:	6823      	ldr	r3, [r4, #0]
 800e79e:	68e5      	ldr	r5, [r4, #12]
 800e7a0:	f8d9 2000 	ldr.w	r2, [r9]
 800e7a4:	f003 0306 	and.w	r3, r3, #6
 800e7a8:	2b04      	cmp	r3, #4
 800e7aa:	bf08      	it	eq
 800e7ac:	1aad      	subeq	r5, r5, r2
 800e7ae:	68a3      	ldr	r3, [r4, #8]
 800e7b0:	6922      	ldr	r2, [r4, #16]
 800e7b2:	bf0c      	ite	eq
 800e7b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e7b8:	2500      	movne	r5, #0
 800e7ba:	4293      	cmp	r3, r2
 800e7bc:	bfc4      	itt	gt
 800e7be:	1a9b      	subgt	r3, r3, r2
 800e7c0:	18ed      	addgt	r5, r5, r3
 800e7c2:	f04f 0900 	mov.w	r9, #0
 800e7c6:	341a      	adds	r4, #26
 800e7c8:	454d      	cmp	r5, r9
 800e7ca:	d11a      	bne.n	800e802 <_printf_common+0xd6>
 800e7cc:	2000      	movs	r0, #0
 800e7ce:	e008      	b.n	800e7e2 <_printf_common+0xb6>
 800e7d0:	2301      	movs	r3, #1
 800e7d2:	4652      	mov	r2, sl
 800e7d4:	4639      	mov	r1, r7
 800e7d6:	4630      	mov	r0, r6
 800e7d8:	47c0      	blx	r8
 800e7da:	3001      	adds	r0, #1
 800e7dc:	d103      	bne.n	800e7e6 <_printf_common+0xba>
 800e7de:	f04f 30ff 	mov.w	r0, #4294967295
 800e7e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e7e6:	3501      	adds	r5, #1
 800e7e8:	e7c3      	b.n	800e772 <_printf_common+0x46>
 800e7ea:	18e1      	adds	r1, r4, r3
 800e7ec:	1c5a      	adds	r2, r3, #1
 800e7ee:	2030      	movs	r0, #48	; 0x30
 800e7f0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e7f4:	4422      	add	r2, r4
 800e7f6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e7fa:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e7fe:	3302      	adds	r3, #2
 800e800:	e7c5      	b.n	800e78e <_printf_common+0x62>
 800e802:	2301      	movs	r3, #1
 800e804:	4622      	mov	r2, r4
 800e806:	4639      	mov	r1, r7
 800e808:	4630      	mov	r0, r6
 800e80a:	47c0      	blx	r8
 800e80c:	3001      	adds	r0, #1
 800e80e:	d0e6      	beq.n	800e7de <_printf_common+0xb2>
 800e810:	f109 0901 	add.w	r9, r9, #1
 800e814:	e7d8      	b.n	800e7c8 <_printf_common+0x9c>
	...

0800e818 <_printf_i>:
 800e818:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e81c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800e820:	460c      	mov	r4, r1
 800e822:	7e09      	ldrb	r1, [r1, #24]
 800e824:	b085      	sub	sp, #20
 800e826:	296e      	cmp	r1, #110	; 0x6e
 800e828:	4617      	mov	r7, r2
 800e82a:	4606      	mov	r6, r0
 800e82c:	4698      	mov	r8, r3
 800e82e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e830:	f000 80b3 	beq.w	800e99a <_printf_i+0x182>
 800e834:	d822      	bhi.n	800e87c <_printf_i+0x64>
 800e836:	2963      	cmp	r1, #99	; 0x63
 800e838:	d036      	beq.n	800e8a8 <_printf_i+0x90>
 800e83a:	d80a      	bhi.n	800e852 <_printf_i+0x3a>
 800e83c:	2900      	cmp	r1, #0
 800e83e:	f000 80b9 	beq.w	800e9b4 <_printf_i+0x19c>
 800e842:	2958      	cmp	r1, #88	; 0x58
 800e844:	f000 8083 	beq.w	800e94e <_printf_i+0x136>
 800e848:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e84c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800e850:	e032      	b.n	800e8b8 <_printf_i+0xa0>
 800e852:	2964      	cmp	r1, #100	; 0x64
 800e854:	d001      	beq.n	800e85a <_printf_i+0x42>
 800e856:	2969      	cmp	r1, #105	; 0x69
 800e858:	d1f6      	bne.n	800e848 <_printf_i+0x30>
 800e85a:	6820      	ldr	r0, [r4, #0]
 800e85c:	6813      	ldr	r3, [r2, #0]
 800e85e:	0605      	lsls	r5, r0, #24
 800e860:	f103 0104 	add.w	r1, r3, #4
 800e864:	d52a      	bpl.n	800e8bc <_printf_i+0xa4>
 800e866:	681b      	ldr	r3, [r3, #0]
 800e868:	6011      	str	r1, [r2, #0]
 800e86a:	2b00      	cmp	r3, #0
 800e86c:	da03      	bge.n	800e876 <_printf_i+0x5e>
 800e86e:	222d      	movs	r2, #45	; 0x2d
 800e870:	425b      	negs	r3, r3
 800e872:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800e876:	486f      	ldr	r0, [pc, #444]	; (800ea34 <_printf_i+0x21c>)
 800e878:	220a      	movs	r2, #10
 800e87a:	e039      	b.n	800e8f0 <_printf_i+0xd8>
 800e87c:	2973      	cmp	r1, #115	; 0x73
 800e87e:	f000 809d 	beq.w	800e9bc <_printf_i+0x1a4>
 800e882:	d808      	bhi.n	800e896 <_printf_i+0x7e>
 800e884:	296f      	cmp	r1, #111	; 0x6f
 800e886:	d020      	beq.n	800e8ca <_printf_i+0xb2>
 800e888:	2970      	cmp	r1, #112	; 0x70
 800e88a:	d1dd      	bne.n	800e848 <_printf_i+0x30>
 800e88c:	6823      	ldr	r3, [r4, #0]
 800e88e:	f043 0320 	orr.w	r3, r3, #32
 800e892:	6023      	str	r3, [r4, #0]
 800e894:	e003      	b.n	800e89e <_printf_i+0x86>
 800e896:	2975      	cmp	r1, #117	; 0x75
 800e898:	d017      	beq.n	800e8ca <_printf_i+0xb2>
 800e89a:	2978      	cmp	r1, #120	; 0x78
 800e89c:	d1d4      	bne.n	800e848 <_printf_i+0x30>
 800e89e:	2378      	movs	r3, #120	; 0x78
 800e8a0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e8a4:	4864      	ldr	r0, [pc, #400]	; (800ea38 <_printf_i+0x220>)
 800e8a6:	e055      	b.n	800e954 <_printf_i+0x13c>
 800e8a8:	6813      	ldr	r3, [r2, #0]
 800e8aa:	1d19      	adds	r1, r3, #4
 800e8ac:	681b      	ldr	r3, [r3, #0]
 800e8ae:	6011      	str	r1, [r2, #0]
 800e8b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e8b4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e8b8:	2301      	movs	r3, #1
 800e8ba:	e08c      	b.n	800e9d6 <_printf_i+0x1be>
 800e8bc:	681b      	ldr	r3, [r3, #0]
 800e8be:	6011      	str	r1, [r2, #0]
 800e8c0:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e8c4:	bf18      	it	ne
 800e8c6:	b21b      	sxthne	r3, r3
 800e8c8:	e7cf      	b.n	800e86a <_printf_i+0x52>
 800e8ca:	6813      	ldr	r3, [r2, #0]
 800e8cc:	6825      	ldr	r5, [r4, #0]
 800e8ce:	1d18      	adds	r0, r3, #4
 800e8d0:	6010      	str	r0, [r2, #0]
 800e8d2:	0628      	lsls	r0, r5, #24
 800e8d4:	d501      	bpl.n	800e8da <_printf_i+0xc2>
 800e8d6:	681b      	ldr	r3, [r3, #0]
 800e8d8:	e002      	b.n	800e8e0 <_printf_i+0xc8>
 800e8da:	0668      	lsls	r0, r5, #25
 800e8dc:	d5fb      	bpl.n	800e8d6 <_printf_i+0xbe>
 800e8de:	881b      	ldrh	r3, [r3, #0]
 800e8e0:	4854      	ldr	r0, [pc, #336]	; (800ea34 <_printf_i+0x21c>)
 800e8e2:	296f      	cmp	r1, #111	; 0x6f
 800e8e4:	bf14      	ite	ne
 800e8e6:	220a      	movne	r2, #10
 800e8e8:	2208      	moveq	r2, #8
 800e8ea:	2100      	movs	r1, #0
 800e8ec:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e8f0:	6865      	ldr	r5, [r4, #4]
 800e8f2:	60a5      	str	r5, [r4, #8]
 800e8f4:	2d00      	cmp	r5, #0
 800e8f6:	f2c0 8095 	blt.w	800ea24 <_printf_i+0x20c>
 800e8fa:	6821      	ldr	r1, [r4, #0]
 800e8fc:	f021 0104 	bic.w	r1, r1, #4
 800e900:	6021      	str	r1, [r4, #0]
 800e902:	2b00      	cmp	r3, #0
 800e904:	d13d      	bne.n	800e982 <_printf_i+0x16a>
 800e906:	2d00      	cmp	r5, #0
 800e908:	f040 808e 	bne.w	800ea28 <_printf_i+0x210>
 800e90c:	4665      	mov	r5, ip
 800e90e:	2a08      	cmp	r2, #8
 800e910:	d10b      	bne.n	800e92a <_printf_i+0x112>
 800e912:	6823      	ldr	r3, [r4, #0]
 800e914:	07db      	lsls	r3, r3, #31
 800e916:	d508      	bpl.n	800e92a <_printf_i+0x112>
 800e918:	6923      	ldr	r3, [r4, #16]
 800e91a:	6862      	ldr	r2, [r4, #4]
 800e91c:	429a      	cmp	r2, r3
 800e91e:	bfde      	ittt	le
 800e920:	2330      	movle	r3, #48	; 0x30
 800e922:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e926:	f105 35ff 	addle.w	r5, r5, #4294967295
 800e92a:	ebac 0305 	sub.w	r3, ip, r5
 800e92e:	6123      	str	r3, [r4, #16]
 800e930:	f8cd 8000 	str.w	r8, [sp]
 800e934:	463b      	mov	r3, r7
 800e936:	aa03      	add	r2, sp, #12
 800e938:	4621      	mov	r1, r4
 800e93a:	4630      	mov	r0, r6
 800e93c:	f7ff fef6 	bl	800e72c <_printf_common>
 800e940:	3001      	adds	r0, #1
 800e942:	d14d      	bne.n	800e9e0 <_printf_i+0x1c8>
 800e944:	f04f 30ff 	mov.w	r0, #4294967295
 800e948:	b005      	add	sp, #20
 800e94a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e94e:	4839      	ldr	r0, [pc, #228]	; (800ea34 <_printf_i+0x21c>)
 800e950:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800e954:	6813      	ldr	r3, [r2, #0]
 800e956:	6821      	ldr	r1, [r4, #0]
 800e958:	1d1d      	adds	r5, r3, #4
 800e95a:	681b      	ldr	r3, [r3, #0]
 800e95c:	6015      	str	r5, [r2, #0]
 800e95e:	060a      	lsls	r2, r1, #24
 800e960:	d50b      	bpl.n	800e97a <_printf_i+0x162>
 800e962:	07ca      	lsls	r2, r1, #31
 800e964:	bf44      	itt	mi
 800e966:	f041 0120 	orrmi.w	r1, r1, #32
 800e96a:	6021      	strmi	r1, [r4, #0]
 800e96c:	b91b      	cbnz	r3, 800e976 <_printf_i+0x15e>
 800e96e:	6822      	ldr	r2, [r4, #0]
 800e970:	f022 0220 	bic.w	r2, r2, #32
 800e974:	6022      	str	r2, [r4, #0]
 800e976:	2210      	movs	r2, #16
 800e978:	e7b7      	b.n	800e8ea <_printf_i+0xd2>
 800e97a:	064d      	lsls	r5, r1, #25
 800e97c:	bf48      	it	mi
 800e97e:	b29b      	uxthmi	r3, r3
 800e980:	e7ef      	b.n	800e962 <_printf_i+0x14a>
 800e982:	4665      	mov	r5, ip
 800e984:	fbb3 f1f2 	udiv	r1, r3, r2
 800e988:	fb02 3311 	mls	r3, r2, r1, r3
 800e98c:	5cc3      	ldrb	r3, [r0, r3]
 800e98e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800e992:	460b      	mov	r3, r1
 800e994:	2900      	cmp	r1, #0
 800e996:	d1f5      	bne.n	800e984 <_printf_i+0x16c>
 800e998:	e7b9      	b.n	800e90e <_printf_i+0xf6>
 800e99a:	6813      	ldr	r3, [r2, #0]
 800e99c:	6825      	ldr	r5, [r4, #0]
 800e99e:	6961      	ldr	r1, [r4, #20]
 800e9a0:	1d18      	adds	r0, r3, #4
 800e9a2:	6010      	str	r0, [r2, #0]
 800e9a4:	0628      	lsls	r0, r5, #24
 800e9a6:	681b      	ldr	r3, [r3, #0]
 800e9a8:	d501      	bpl.n	800e9ae <_printf_i+0x196>
 800e9aa:	6019      	str	r1, [r3, #0]
 800e9ac:	e002      	b.n	800e9b4 <_printf_i+0x19c>
 800e9ae:	066a      	lsls	r2, r5, #25
 800e9b0:	d5fb      	bpl.n	800e9aa <_printf_i+0x192>
 800e9b2:	8019      	strh	r1, [r3, #0]
 800e9b4:	2300      	movs	r3, #0
 800e9b6:	6123      	str	r3, [r4, #16]
 800e9b8:	4665      	mov	r5, ip
 800e9ba:	e7b9      	b.n	800e930 <_printf_i+0x118>
 800e9bc:	6813      	ldr	r3, [r2, #0]
 800e9be:	1d19      	adds	r1, r3, #4
 800e9c0:	6011      	str	r1, [r2, #0]
 800e9c2:	681d      	ldr	r5, [r3, #0]
 800e9c4:	6862      	ldr	r2, [r4, #4]
 800e9c6:	2100      	movs	r1, #0
 800e9c8:	4628      	mov	r0, r5
 800e9ca:	f7f1 fc29 	bl	8000220 <memchr>
 800e9ce:	b108      	cbz	r0, 800e9d4 <_printf_i+0x1bc>
 800e9d0:	1b40      	subs	r0, r0, r5
 800e9d2:	6060      	str	r0, [r4, #4]
 800e9d4:	6863      	ldr	r3, [r4, #4]
 800e9d6:	6123      	str	r3, [r4, #16]
 800e9d8:	2300      	movs	r3, #0
 800e9da:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e9de:	e7a7      	b.n	800e930 <_printf_i+0x118>
 800e9e0:	6923      	ldr	r3, [r4, #16]
 800e9e2:	462a      	mov	r2, r5
 800e9e4:	4639      	mov	r1, r7
 800e9e6:	4630      	mov	r0, r6
 800e9e8:	47c0      	blx	r8
 800e9ea:	3001      	adds	r0, #1
 800e9ec:	d0aa      	beq.n	800e944 <_printf_i+0x12c>
 800e9ee:	6823      	ldr	r3, [r4, #0]
 800e9f0:	079b      	lsls	r3, r3, #30
 800e9f2:	d413      	bmi.n	800ea1c <_printf_i+0x204>
 800e9f4:	68e0      	ldr	r0, [r4, #12]
 800e9f6:	9b03      	ldr	r3, [sp, #12]
 800e9f8:	4298      	cmp	r0, r3
 800e9fa:	bfb8      	it	lt
 800e9fc:	4618      	movlt	r0, r3
 800e9fe:	e7a3      	b.n	800e948 <_printf_i+0x130>
 800ea00:	2301      	movs	r3, #1
 800ea02:	464a      	mov	r2, r9
 800ea04:	4639      	mov	r1, r7
 800ea06:	4630      	mov	r0, r6
 800ea08:	47c0      	blx	r8
 800ea0a:	3001      	adds	r0, #1
 800ea0c:	d09a      	beq.n	800e944 <_printf_i+0x12c>
 800ea0e:	3501      	adds	r5, #1
 800ea10:	68e3      	ldr	r3, [r4, #12]
 800ea12:	9a03      	ldr	r2, [sp, #12]
 800ea14:	1a9b      	subs	r3, r3, r2
 800ea16:	42ab      	cmp	r3, r5
 800ea18:	dcf2      	bgt.n	800ea00 <_printf_i+0x1e8>
 800ea1a:	e7eb      	b.n	800e9f4 <_printf_i+0x1dc>
 800ea1c:	2500      	movs	r5, #0
 800ea1e:	f104 0919 	add.w	r9, r4, #25
 800ea22:	e7f5      	b.n	800ea10 <_printf_i+0x1f8>
 800ea24:	2b00      	cmp	r3, #0
 800ea26:	d1ac      	bne.n	800e982 <_printf_i+0x16a>
 800ea28:	7803      	ldrb	r3, [r0, #0]
 800ea2a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ea2e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ea32:	e76c      	b.n	800e90e <_printf_i+0xf6>
 800ea34:	0800f795 	.word	0x0800f795
 800ea38:	0800f7a6 	.word	0x0800f7a6

0800ea3c <memmove>:
 800ea3c:	4288      	cmp	r0, r1
 800ea3e:	b510      	push	{r4, lr}
 800ea40:	eb01 0302 	add.w	r3, r1, r2
 800ea44:	d807      	bhi.n	800ea56 <memmove+0x1a>
 800ea46:	1e42      	subs	r2, r0, #1
 800ea48:	4299      	cmp	r1, r3
 800ea4a:	d00a      	beq.n	800ea62 <memmove+0x26>
 800ea4c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ea50:	f802 4f01 	strb.w	r4, [r2, #1]!
 800ea54:	e7f8      	b.n	800ea48 <memmove+0xc>
 800ea56:	4283      	cmp	r3, r0
 800ea58:	d9f5      	bls.n	800ea46 <memmove+0xa>
 800ea5a:	1881      	adds	r1, r0, r2
 800ea5c:	1ad2      	subs	r2, r2, r3
 800ea5e:	42d3      	cmn	r3, r2
 800ea60:	d100      	bne.n	800ea64 <memmove+0x28>
 800ea62:	bd10      	pop	{r4, pc}
 800ea64:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ea68:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800ea6c:	e7f7      	b.n	800ea5e <memmove+0x22>
	...

0800ea70 <_free_r>:
 800ea70:	b538      	push	{r3, r4, r5, lr}
 800ea72:	4605      	mov	r5, r0
 800ea74:	2900      	cmp	r1, #0
 800ea76:	d045      	beq.n	800eb04 <_free_r+0x94>
 800ea78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ea7c:	1f0c      	subs	r4, r1, #4
 800ea7e:	2b00      	cmp	r3, #0
 800ea80:	bfb8      	it	lt
 800ea82:	18e4      	addlt	r4, r4, r3
 800ea84:	f000 f8d2 	bl	800ec2c <__malloc_lock>
 800ea88:	4a1f      	ldr	r2, [pc, #124]	; (800eb08 <_free_r+0x98>)
 800ea8a:	6813      	ldr	r3, [r2, #0]
 800ea8c:	4610      	mov	r0, r2
 800ea8e:	b933      	cbnz	r3, 800ea9e <_free_r+0x2e>
 800ea90:	6063      	str	r3, [r4, #4]
 800ea92:	6014      	str	r4, [r2, #0]
 800ea94:	4628      	mov	r0, r5
 800ea96:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ea9a:	f000 b8c8 	b.w	800ec2e <__malloc_unlock>
 800ea9e:	42a3      	cmp	r3, r4
 800eaa0:	d90c      	bls.n	800eabc <_free_r+0x4c>
 800eaa2:	6821      	ldr	r1, [r4, #0]
 800eaa4:	1862      	adds	r2, r4, r1
 800eaa6:	4293      	cmp	r3, r2
 800eaa8:	bf04      	itt	eq
 800eaaa:	681a      	ldreq	r2, [r3, #0]
 800eaac:	685b      	ldreq	r3, [r3, #4]
 800eaae:	6063      	str	r3, [r4, #4]
 800eab0:	bf04      	itt	eq
 800eab2:	1852      	addeq	r2, r2, r1
 800eab4:	6022      	streq	r2, [r4, #0]
 800eab6:	6004      	str	r4, [r0, #0]
 800eab8:	e7ec      	b.n	800ea94 <_free_r+0x24>
 800eaba:	4613      	mov	r3, r2
 800eabc:	685a      	ldr	r2, [r3, #4]
 800eabe:	b10a      	cbz	r2, 800eac4 <_free_r+0x54>
 800eac0:	42a2      	cmp	r2, r4
 800eac2:	d9fa      	bls.n	800eaba <_free_r+0x4a>
 800eac4:	6819      	ldr	r1, [r3, #0]
 800eac6:	1858      	adds	r0, r3, r1
 800eac8:	42a0      	cmp	r0, r4
 800eaca:	d10b      	bne.n	800eae4 <_free_r+0x74>
 800eacc:	6820      	ldr	r0, [r4, #0]
 800eace:	4401      	add	r1, r0
 800ead0:	1858      	adds	r0, r3, r1
 800ead2:	4282      	cmp	r2, r0
 800ead4:	6019      	str	r1, [r3, #0]
 800ead6:	d1dd      	bne.n	800ea94 <_free_r+0x24>
 800ead8:	6810      	ldr	r0, [r2, #0]
 800eada:	6852      	ldr	r2, [r2, #4]
 800eadc:	605a      	str	r2, [r3, #4]
 800eade:	4401      	add	r1, r0
 800eae0:	6019      	str	r1, [r3, #0]
 800eae2:	e7d7      	b.n	800ea94 <_free_r+0x24>
 800eae4:	d902      	bls.n	800eaec <_free_r+0x7c>
 800eae6:	230c      	movs	r3, #12
 800eae8:	602b      	str	r3, [r5, #0]
 800eaea:	e7d3      	b.n	800ea94 <_free_r+0x24>
 800eaec:	6820      	ldr	r0, [r4, #0]
 800eaee:	1821      	adds	r1, r4, r0
 800eaf0:	428a      	cmp	r2, r1
 800eaf2:	bf04      	itt	eq
 800eaf4:	6811      	ldreq	r1, [r2, #0]
 800eaf6:	6852      	ldreq	r2, [r2, #4]
 800eaf8:	6062      	str	r2, [r4, #4]
 800eafa:	bf04      	itt	eq
 800eafc:	1809      	addeq	r1, r1, r0
 800eafe:	6021      	streq	r1, [r4, #0]
 800eb00:	605c      	str	r4, [r3, #4]
 800eb02:	e7c7      	b.n	800ea94 <_free_r+0x24>
 800eb04:	bd38      	pop	{r3, r4, r5, pc}
 800eb06:	bf00      	nop
 800eb08:	2000037c 	.word	0x2000037c

0800eb0c <_malloc_r>:
 800eb0c:	b570      	push	{r4, r5, r6, lr}
 800eb0e:	1ccd      	adds	r5, r1, #3
 800eb10:	f025 0503 	bic.w	r5, r5, #3
 800eb14:	3508      	adds	r5, #8
 800eb16:	2d0c      	cmp	r5, #12
 800eb18:	bf38      	it	cc
 800eb1a:	250c      	movcc	r5, #12
 800eb1c:	2d00      	cmp	r5, #0
 800eb1e:	4606      	mov	r6, r0
 800eb20:	db01      	blt.n	800eb26 <_malloc_r+0x1a>
 800eb22:	42a9      	cmp	r1, r5
 800eb24:	d903      	bls.n	800eb2e <_malloc_r+0x22>
 800eb26:	230c      	movs	r3, #12
 800eb28:	6033      	str	r3, [r6, #0]
 800eb2a:	2000      	movs	r0, #0
 800eb2c:	bd70      	pop	{r4, r5, r6, pc}
 800eb2e:	f000 f87d 	bl	800ec2c <__malloc_lock>
 800eb32:	4a21      	ldr	r2, [pc, #132]	; (800ebb8 <_malloc_r+0xac>)
 800eb34:	6814      	ldr	r4, [r2, #0]
 800eb36:	4621      	mov	r1, r4
 800eb38:	b991      	cbnz	r1, 800eb60 <_malloc_r+0x54>
 800eb3a:	4c20      	ldr	r4, [pc, #128]	; (800ebbc <_malloc_r+0xb0>)
 800eb3c:	6823      	ldr	r3, [r4, #0]
 800eb3e:	b91b      	cbnz	r3, 800eb48 <_malloc_r+0x3c>
 800eb40:	4630      	mov	r0, r6
 800eb42:	f000 f863 	bl	800ec0c <_sbrk_r>
 800eb46:	6020      	str	r0, [r4, #0]
 800eb48:	4629      	mov	r1, r5
 800eb4a:	4630      	mov	r0, r6
 800eb4c:	f000 f85e 	bl	800ec0c <_sbrk_r>
 800eb50:	1c43      	adds	r3, r0, #1
 800eb52:	d124      	bne.n	800eb9e <_malloc_r+0x92>
 800eb54:	230c      	movs	r3, #12
 800eb56:	6033      	str	r3, [r6, #0]
 800eb58:	4630      	mov	r0, r6
 800eb5a:	f000 f868 	bl	800ec2e <__malloc_unlock>
 800eb5e:	e7e4      	b.n	800eb2a <_malloc_r+0x1e>
 800eb60:	680b      	ldr	r3, [r1, #0]
 800eb62:	1b5b      	subs	r3, r3, r5
 800eb64:	d418      	bmi.n	800eb98 <_malloc_r+0x8c>
 800eb66:	2b0b      	cmp	r3, #11
 800eb68:	d90f      	bls.n	800eb8a <_malloc_r+0x7e>
 800eb6a:	600b      	str	r3, [r1, #0]
 800eb6c:	50cd      	str	r5, [r1, r3]
 800eb6e:	18cc      	adds	r4, r1, r3
 800eb70:	4630      	mov	r0, r6
 800eb72:	f000 f85c 	bl	800ec2e <__malloc_unlock>
 800eb76:	f104 000b 	add.w	r0, r4, #11
 800eb7a:	1d23      	adds	r3, r4, #4
 800eb7c:	f020 0007 	bic.w	r0, r0, #7
 800eb80:	1ac3      	subs	r3, r0, r3
 800eb82:	d0d3      	beq.n	800eb2c <_malloc_r+0x20>
 800eb84:	425a      	negs	r2, r3
 800eb86:	50e2      	str	r2, [r4, r3]
 800eb88:	e7d0      	b.n	800eb2c <_malloc_r+0x20>
 800eb8a:	428c      	cmp	r4, r1
 800eb8c:	684b      	ldr	r3, [r1, #4]
 800eb8e:	bf16      	itet	ne
 800eb90:	6063      	strne	r3, [r4, #4]
 800eb92:	6013      	streq	r3, [r2, #0]
 800eb94:	460c      	movne	r4, r1
 800eb96:	e7eb      	b.n	800eb70 <_malloc_r+0x64>
 800eb98:	460c      	mov	r4, r1
 800eb9a:	6849      	ldr	r1, [r1, #4]
 800eb9c:	e7cc      	b.n	800eb38 <_malloc_r+0x2c>
 800eb9e:	1cc4      	adds	r4, r0, #3
 800eba0:	f024 0403 	bic.w	r4, r4, #3
 800eba4:	42a0      	cmp	r0, r4
 800eba6:	d005      	beq.n	800ebb4 <_malloc_r+0xa8>
 800eba8:	1a21      	subs	r1, r4, r0
 800ebaa:	4630      	mov	r0, r6
 800ebac:	f000 f82e 	bl	800ec0c <_sbrk_r>
 800ebb0:	3001      	adds	r0, #1
 800ebb2:	d0cf      	beq.n	800eb54 <_malloc_r+0x48>
 800ebb4:	6025      	str	r5, [r4, #0]
 800ebb6:	e7db      	b.n	800eb70 <_malloc_r+0x64>
 800ebb8:	2000037c 	.word	0x2000037c
 800ebbc:	20000380 	.word	0x20000380

0800ebc0 <_realloc_r>:
 800ebc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ebc2:	4607      	mov	r7, r0
 800ebc4:	4614      	mov	r4, r2
 800ebc6:	460e      	mov	r6, r1
 800ebc8:	b921      	cbnz	r1, 800ebd4 <_realloc_r+0x14>
 800ebca:	4611      	mov	r1, r2
 800ebcc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ebd0:	f7ff bf9c 	b.w	800eb0c <_malloc_r>
 800ebd4:	b922      	cbnz	r2, 800ebe0 <_realloc_r+0x20>
 800ebd6:	f7ff ff4b 	bl	800ea70 <_free_r>
 800ebda:	4625      	mov	r5, r4
 800ebdc:	4628      	mov	r0, r5
 800ebde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ebe0:	f000 f826 	bl	800ec30 <_malloc_usable_size_r>
 800ebe4:	42a0      	cmp	r0, r4
 800ebe6:	d20f      	bcs.n	800ec08 <_realloc_r+0x48>
 800ebe8:	4621      	mov	r1, r4
 800ebea:	4638      	mov	r0, r7
 800ebec:	f7ff ff8e 	bl	800eb0c <_malloc_r>
 800ebf0:	4605      	mov	r5, r0
 800ebf2:	2800      	cmp	r0, #0
 800ebf4:	d0f2      	beq.n	800ebdc <_realloc_r+0x1c>
 800ebf6:	4631      	mov	r1, r6
 800ebf8:	4622      	mov	r2, r4
 800ebfa:	f7ff fbbb 	bl	800e374 <memcpy>
 800ebfe:	4631      	mov	r1, r6
 800ec00:	4638      	mov	r0, r7
 800ec02:	f7ff ff35 	bl	800ea70 <_free_r>
 800ec06:	e7e9      	b.n	800ebdc <_realloc_r+0x1c>
 800ec08:	4635      	mov	r5, r6
 800ec0a:	e7e7      	b.n	800ebdc <_realloc_r+0x1c>

0800ec0c <_sbrk_r>:
 800ec0c:	b538      	push	{r3, r4, r5, lr}
 800ec0e:	4c06      	ldr	r4, [pc, #24]	; (800ec28 <_sbrk_r+0x1c>)
 800ec10:	2300      	movs	r3, #0
 800ec12:	4605      	mov	r5, r0
 800ec14:	4608      	mov	r0, r1
 800ec16:	6023      	str	r3, [r4, #0]
 800ec18:	f7f6 f8cc 	bl	8004db4 <_sbrk>
 800ec1c:	1c43      	adds	r3, r0, #1
 800ec1e:	d102      	bne.n	800ec26 <_sbrk_r+0x1a>
 800ec20:	6823      	ldr	r3, [r4, #0]
 800ec22:	b103      	cbz	r3, 800ec26 <_sbrk_r+0x1a>
 800ec24:	602b      	str	r3, [r5, #0]
 800ec26:	bd38      	pop	{r3, r4, r5, pc}
 800ec28:	20008fb8 	.word	0x20008fb8

0800ec2c <__malloc_lock>:
 800ec2c:	4770      	bx	lr

0800ec2e <__malloc_unlock>:
 800ec2e:	4770      	bx	lr

0800ec30 <_malloc_usable_size_r>:
 800ec30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ec34:	1f18      	subs	r0, r3, #4
 800ec36:	2b00      	cmp	r3, #0
 800ec38:	bfbc      	itt	lt
 800ec3a:	580b      	ldrlt	r3, [r1, r0]
 800ec3c:	18c0      	addlt	r0, r0, r3
 800ec3e:	4770      	bx	lr

0800ec40 <fmod>:
 800ec40:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ec44:	ed2d 8b02 	vpush	{d8}
 800ec48:	b08b      	sub	sp, #44	; 0x2c
 800ec4a:	ec55 4b10 	vmov	r4, r5, d0
 800ec4e:	ec57 6b11 	vmov	r6, r7, d1
 800ec52:	f000 f859 	bl	800ed08 <__ieee754_fmod>
 800ec56:	4b2a      	ldr	r3, [pc, #168]	; (800ed00 <fmod+0xc0>)
 800ec58:	eeb0 8a40 	vmov.f32	s16, s0
 800ec5c:	eef0 8a60 	vmov.f32	s17, s1
 800ec60:	f993 8000 	ldrsb.w	r8, [r3]
 800ec64:	f1b8 3fff 	cmp.w	r8, #4294967295
 800ec68:	d030      	beq.n	800eccc <fmod+0x8c>
 800ec6a:	4632      	mov	r2, r6
 800ec6c:	463b      	mov	r3, r7
 800ec6e:	4630      	mov	r0, r6
 800ec70:	4639      	mov	r1, r7
 800ec72:	f7f1 ff7b 	bl	8000b6c <__aeabi_dcmpun>
 800ec76:	bb48      	cbnz	r0, 800eccc <fmod+0x8c>
 800ec78:	4622      	mov	r2, r4
 800ec7a:	462b      	mov	r3, r5
 800ec7c:	4620      	mov	r0, r4
 800ec7e:	4629      	mov	r1, r5
 800ec80:	f7f1 ff74 	bl	8000b6c <__aeabi_dcmpun>
 800ec84:	4681      	mov	r9, r0
 800ec86:	bb08      	cbnz	r0, 800eccc <fmod+0x8c>
 800ec88:	2200      	movs	r2, #0
 800ec8a:	2300      	movs	r3, #0
 800ec8c:	4630      	mov	r0, r6
 800ec8e:	4639      	mov	r1, r7
 800ec90:	f7f1 ff3a 	bl	8000b08 <__aeabi_dcmpeq>
 800ec94:	b1d0      	cbz	r0, 800eccc <fmod+0x8c>
 800ec96:	2301      	movs	r3, #1
 800ec98:	9300      	str	r3, [sp, #0]
 800ec9a:	4b1a      	ldr	r3, [pc, #104]	; (800ed04 <fmod+0xc4>)
 800ec9c:	9301      	str	r3, [sp, #4]
 800ec9e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800eca2:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800eca6:	f8cd 9020 	str.w	r9, [sp, #32]
 800ecaa:	f1b8 0f00 	cmp.w	r8, #0
 800ecae:	d116      	bne.n	800ecde <fmod+0x9e>
 800ecb0:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800ecb4:	4668      	mov	r0, sp
 800ecb6:	f000 f939 	bl	800ef2c <matherr>
 800ecba:	b1d8      	cbz	r0, 800ecf4 <fmod+0xb4>
 800ecbc:	9b08      	ldr	r3, [sp, #32]
 800ecbe:	b11b      	cbz	r3, 800ecc8 <fmod+0x88>
 800ecc0:	f7ff fb2e 	bl	800e320 <__errno>
 800ecc4:	9b08      	ldr	r3, [sp, #32]
 800ecc6:	6003      	str	r3, [r0, #0]
 800ecc8:	ed9d 8b06 	vldr	d8, [sp, #24]
 800eccc:	eeb0 0a48 	vmov.f32	s0, s16
 800ecd0:	eef0 0a68 	vmov.f32	s1, s17
 800ecd4:	b00b      	add	sp, #44	; 0x2c
 800ecd6:	ecbd 8b02 	vpop	{d8}
 800ecda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ecde:	2200      	movs	r2, #0
 800ece0:	2300      	movs	r3, #0
 800ece2:	4610      	mov	r0, r2
 800ece4:	4619      	mov	r1, r3
 800ece6:	f7f1 fdd1 	bl	800088c <__aeabi_ddiv>
 800ecea:	f1b8 0f02 	cmp.w	r8, #2
 800ecee:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ecf2:	d1df      	bne.n	800ecb4 <fmod+0x74>
 800ecf4:	f7ff fb14 	bl	800e320 <__errno>
 800ecf8:	2321      	movs	r3, #33	; 0x21
 800ecfa:	6003      	str	r3, [r0, #0]
 800ecfc:	e7de      	b.n	800ecbc <fmod+0x7c>
 800ecfe:	bf00      	nop
 800ed00:	200000c8 	.word	0x200000c8
 800ed04:	0800f7b7 	.word	0x0800f7b7

0800ed08 <__ieee754_fmod>:
 800ed08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ed0c:	ec53 2b11 	vmov	r2, r3, d1
 800ed10:	f023 4e00 	bic.w	lr, r3, #2147483648	; 0x80000000
 800ed14:	ea5e 0402 	orrs.w	r4, lr, r2
 800ed18:	ec51 0b10 	vmov	r0, r1, d0
 800ed1c:	461e      	mov	r6, r3
 800ed1e:	ee11 5a10 	vmov	r5, s2
 800ed22:	4694      	mov	ip, r2
 800ed24:	d00c      	beq.n	800ed40 <__ieee754_fmod+0x38>
 800ed26:	4c7a      	ldr	r4, [pc, #488]	; (800ef10 <__ieee754_fmod+0x208>)
 800ed28:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
 800ed2c:	45a0      	cmp	r8, r4
 800ed2e:	4689      	mov	r9, r1
 800ed30:	dc06      	bgt.n	800ed40 <__ieee754_fmod+0x38>
 800ed32:	4254      	negs	r4, r2
 800ed34:	4314      	orrs	r4, r2
 800ed36:	4f77      	ldr	r7, [pc, #476]	; (800ef14 <__ieee754_fmod+0x20c>)
 800ed38:	ea4e 74d4 	orr.w	r4, lr, r4, lsr #31
 800ed3c:	42bc      	cmp	r4, r7
 800ed3e:	d909      	bls.n	800ed54 <__ieee754_fmod+0x4c>
 800ed40:	f7f1 fc7a 	bl	8000638 <__aeabi_dmul>
 800ed44:	4602      	mov	r2, r0
 800ed46:	460b      	mov	r3, r1
 800ed48:	f7f1 fda0 	bl	800088c <__aeabi_ddiv>
 800ed4c:	ec41 0b10 	vmov	d0, r0, r1
 800ed50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ed54:	45f0      	cmp	r8, lr
 800ed56:	ee10 2a10 	vmov	r2, s0
 800ed5a:	4607      	mov	r7, r0
 800ed5c:	f001 4400 	and.w	r4, r1, #2147483648	; 0x80000000
 800ed60:	dc0a      	bgt.n	800ed78 <__ieee754_fmod+0x70>
 800ed62:	dbf3      	blt.n	800ed4c <__ieee754_fmod+0x44>
 800ed64:	42a8      	cmp	r0, r5
 800ed66:	d3f1      	bcc.n	800ed4c <__ieee754_fmod+0x44>
 800ed68:	d106      	bne.n	800ed78 <__ieee754_fmod+0x70>
 800ed6a:	496b      	ldr	r1, [pc, #428]	; (800ef18 <__ieee754_fmod+0x210>)
 800ed6c:	0fe4      	lsrs	r4, r4, #31
 800ed6e:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 800ed72:	e9d4 0100 	ldrd	r0, r1, [r4]
 800ed76:	e7e9      	b.n	800ed4c <__ieee754_fmod+0x44>
 800ed78:	4b68      	ldr	r3, [pc, #416]	; (800ef1c <__ieee754_fmod+0x214>)
 800ed7a:	4598      	cmp	r8, r3
 800ed7c:	dc49      	bgt.n	800ee12 <__ieee754_fmod+0x10a>
 800ed7e:	f1b8 0f00 	cmp.w	r8, #0
 800ed82:	d13d      	bne.n	800ee00 <__ieee754_fmod+0xf8>
 800ed84:	4866      	ldr	r0, [pc, #408]	; (800ef20 <__ieee754_fmod+0x218>)
 800ed86:	4611      	mov	r1, r2
 800ed88:	2900      	cmp	r1, #0
 800ed8a:	dc36      	bgt.n	800edfa <__ieee754_fmod+0xf2>
 800ed8c:	459e      	cmp	lr, r3
 800ed8e:	dc51      	bgt.n	800ee34 <__ieee754_fmod+0x12c>
 800ed90:	f1be 0f00 	cmp.w	lr, #0
 800ed94:	d145      	bne.n	800ee22 <__ieee754_fmod+0x11a>
 800ed96:	4b62      	ldr	r3, [pc, #392]	; (800ef20 <__ieee754_fmod+0x218>)
 800ed98:	4629      	mov	r1, r5
 800ed9a:	2900      	cmp	r1, #0
 800ed9c:	dc3e      	bgt.n	800ee1c <__ieee754_fmod+0x114>
 800ed9e:	4961      	ldr	r1, [pc, #388]	; (800ef24 <__ieee754_fmod+0x21c>)
 800eda0:	4288      	cmp	r0, r1
 800eda2:	db4c      	blt.n	800ee3e <__ieee754_fmod+0x136>
 800eda4:	f3c9 0113 	ubfx	r1, r9, #0, #20
 800eda8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800edac:	4a5d      	ldr	r2, [pc, #372]	; (800ef24 <__ieee754_fmod+0x21c>)
 800edae:	4293      	cmp	r3, r2
 800edb0:	db59      	blt.n	800ee66 <__ieee754_fmod+0x15e>
 800edb2:	f3c6 0613 	ubfx	r6, r6, #0, #20
 800edb6:	f446 1680 	orr.w	r6, r6, #1048576	; 0x100000
 800edba:	1ac0      	subs	r0, r0, r3
 800edbc:	1b8a      	subs	r2, r1, r6
 800edbe:	eba7 050c 	sub.w	r5, r7, ip
 800edc2:	2800      	cmp	r0, #0
 800edc4:	d166      	bne.n	800ee94 <__ieee754_fmod+0x18c>
 800edc6:	4567      	cmp	r7, ip
 800edc8:	bf38      	it	cc
 800edca:	f102 32ff 	addcc.w	r2, r2, #4294967295
 800edce:	2a00      	cmp	r2, #0
 800edd0:	bfbc      	itt	lt
 800edd2:	463d      	movlt	r5, r7
 800edd4:	460a      	movlt	r2, r1
 800edd6:	ea52 0105 	orrs.w	r1, r2, r5
 800edda:	d0c6      	beq.n	800ed6a <__ieee754_fmod+0x62>
 800eddc:	494f      	ldr	r1, [pc, #316]	; (800ef1c <__ieee754_fmod+0x214>)
 800edde:	428a      	cmp	r2, r1
 800ede0:	dd6d      	ble.n	800eebe <__ieee754_fmod+0x1b6>
 800ede2:	4950      	ldr	r1, [pc, #320]	; (800ef24 <__ieee754_fmod+0x21c>)
 800ede4:	428b      	cmp	r3, r1
 800ede6:	db70      	blt.n	800eeca <__ieee754_fmod+0x1c2>
 800ede8:	f5a2 1280 	sub.w	r2, r2, #1048576	; 0x100000
 800edec:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 800edf0:	4314      	orrs	r4, r2
 800edf2:	ea44 5103 	orr.w	r1, r4, r3, lsl #20
 800edf6:	4628      	mov	r0, r5
 800edf8:	e7a8      	b.n	800ed4c <__ieee754_fmod+0x44>
 800edfa:	3801      	subs	r0, #1
 800edfc:	0049      	lsls	r1, r1, #1
 800edfe:	e7c3      	b.n	800ed88 <__ieee754_fmod+0x80>
 800ee00:	4848      	ldr	r0, [pc, #288]	; (800ef24 <__ieee754_fmod+0x21c>)
 800ee02:	ea4f 21c8 	mov.w	r1, r8, lsl #11
 800ee06:	0049      	lsls	r1, r1, #1
 800ee08:	2900      	cmp	r1, #0
 800ee0a:	f100 30ff 	add.w	r0, r0, #4294967295
 800ee0e:	dcfa      	bgt.n	800ee06 <__ieee754_fmod+0xfe>
 800ee10:	e7bc      	b.n	800ed8c <__ieee754_fmod+0x84>
 800ee12:	ea4f 5028 	mov.w	r0, r8, asr #20
 800ee16:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 800ee1a:	e7b7      	b.n	800ed8c <__ieee754_fmod+0x84>
 800ee1c:	3b01      	subs	r3, #1
 800ee1e:	0049      	lsls	r1, r1, #1
 800ee20:	e7bb      	b.n	800ed9a <__ieee754_fmod+0x92>
 800ee22:	4b40      	ldr	r3, [pc, #256]	; (800ef24 <__ieee754_fmod+0x21c>)
 800ee24:	ea4f 21ce 	mov.w	r1, lr, lsl #11
 800ee28:	0049      	lsls	r1, r1, #1
 800ee2a:	2900      	cmp	r1, #0
 800ee2c:	f103 33ff 	add.w	r3, r3, #4294967295
 800ee30:	dcfa      	bgt.n	800ee28 <__ieee754_fmod+0x120>
 800ee32:	e7b4      	b.n	800ed9e <__ieee754_fmod+0x96>
 800ee34:	ea4f 532e 	mov.w	r3, lr, asr #20
 800ee38:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800ee3c:	e7af      	b.n	800ed9e <__ieee754_fmod+0x96>
 800ee3e:	1a0f      	subs	r7, r1, r0
 800ee40:	2f1f      	cmp	r7, #31
 800ee42:	dc0a      	bgt.n	800ee5a <__ieee754_fmod+0x152>
 800ee44:	f200 411e 	addw	r1, r0, #1054	; 0x41e
 800ee48:	fa08 f807 	lsl.w	r8, r8, r7
 800ee4c:	fa22 f101 	lsr.w	r1, r2, r1
 800ee50:	ea41 0108 	orr.w	r1, r1, r8
 800ee54:	fa02 f707 	lsl.w	r7, r2, r7
 800ee58:	e7a8      	b.n	800edac <__ieee754_fmod+0xa4>
 800ee5a:	4933      	ldr	r1, [pc, #204]	; (800ef28 <__ieee754_fmod+0x220>)
 800ee5c:	1a09      	subs	r1, r1, r0
 800ee5e:	fa02 f101 	lsl.w	r1, r2, r1
 800ee62:	2700      	movs	r7, #0
 800ee64:	e7a2      	b.n	800edac <__ieee754_fmod+0xa4>
 800ee66:	eba2 0c03 	sub.w	ip, r2, r3
 800ee6a:	f1bc 0f1f 	cmp.w	ip, #31
 800ee6e:	dc0a      	bgt.n	800ee86 <__ieee754_fmod+0x17e>
 800ee70:	f203 461e 	addw	r6, r3, #1054	; 0x41e
 800ee74:	fa0e fe0c 	lsl.w	lr, lr, ip
 800ee78:	fa25 f606 	lsr.w	r6, r5, r6
 800ee7c:	ea46 060e 	orr.w	r6, r6, lr
 800ee80:	fa05 fc0c 	lsl.w	ip, r5, ip
 800ee84:	e799      	b.n	800edba <__ieee754_fmod+0xb2>
 800ee86:	4e28      	ldr	r6, [pc, #160]	; (800ef28 <__ieee754_fmod+0x220>)
 800ee88:	1af6      	subs	r6, r6, r3
 800ee8a:	fa05 f606 	lsl.w	r6, r5, r6
 800ee8e:	f04f 0c00 	mov.w	ip, #0
 800ee92:	e792      	b.n	800edba <__ieee754_fmod+0xb2>
 800ee94:	4567      	cmp	r7, ip
 800ee96:	bf38      	it	cc
 800ee98:	f102 32ff 	addcc.w	r2, r2, #4294967295
 800ee9c:	2a00      	cmp	r2, #0
 800ee9e:	da05      	bge.n	800eeac <__ieee754_fmod+0x1a4>
 800eea0:	0ffa      	lsrs	r2, r7, #31
 800eea2:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800eea6:	007f      	lsls	r7, r7, #1
 800eea8:	3801      	subs	r0, #1
 800eeaa:	e787      	b.n	800edbc <__ieee754_fmod+0xb4>
 800eeac:	ea52 0105 	orrs.w	r1, r2, r5
 800eeb0:	f43f af5b 	beq.w	800ed6a <__ieee754_fmod+0x62>
 800eeb4:	0fe9      	lsrs	r1, r5, #31
 800eeb6:	eb01 0142 	add.w	r1, r1, r2, lsl #1
 800eeba:	006f      	lsls	r7, r5, #1
 800eebc:	e7f4      	b.n	800eea8 <__ieee754_fmod+0x1a0>
 800eebe:	0fe8      	lsrs	r0, r5, #31
 800eec0:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 800eec4:	006d      	lsls	r5, r5, #1
 800eec6:	3b01      	subs	r3, #1
 800eec8:	e789      	b.n	800edde <__ieee754_fmod+0xd6>
 800eeca:	1ac9      	subs	r1, r1, r3
 800eecc:	2914      	cmp	r1, #20
 800eece:	dc0a      	bgt.n	800eee6 <__ieee754_fmod+0x1de>
 800eed0:	f203 431e 	addw	r3, r3, #1054	; 0x41e
 800eed4:	fa02 f303 	lsl.w	r3, r2, r3
 800eed8:	40cd      	lsrs	r5, r1
 800eeda:	432b      	orrs	r3, r5
 800eedc:	410a      	asrs	r2, r1
 800eede:	ea42 0104 	orr.w	r1, r2, r4
 800eee2:	4618      	mov	r0, r3
 800eee4:	e732      	b.n	800ed4c <__ieee754_fmod+0x44>
 800eee6:	291f      	cmp	r1, #31
 800eee8:	dc07      	bgt.n	800eefa <__ieee754_fmod+0x1f2>
 800eeea:	f203 431e 	addw	r3, r3, #1054	; 0x41e
 800eeee:	40cd      	lsrs	r5, r1
 800eef0:	fa02 f303 	lsl.w	r3, r2, r3
 800eef4:	432b      	orrs	r3, r5
 800eef6:	4622      	mov	r2, r4
 800eef8:	e7f1      	b.n	800eede <__ieee754_fmod+0x1d6>
 800eefa:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 800eefe:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 800ef02:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 800ef06:	33e2      	adds	r3, #226	; 0xe2
 800ef08:	fa42 f303 	asr.w	r3, r2, r3
 800ef0c:	e7f3      	b.n	800eef6 <__ieee754_fmod+0x1ee>
 800ef0e:	bf00      	nop
 800ef10:	7fefffff 	.word	0x7fefffff
 800ef14:	7ff00000 	.word	0x7ff00000
 800ef18:	0800f7c0 	.word	0x0800f7c0
 800ef1c:	000fffff 	.word	0x000fffff
 800ef20:	fffffbed 	.word	0xfffffbed
 800ef24:	fffffc02 	.word	0xfffffc02
 800ef28:	fffffbe2 	.word	0xfffffbe2

0800ef2c <matherr>:
 800ef2c:	2000      	movs	r0, #0
 800ef2e:	4770      	bx	lr

0800ef30 <_init>:
 800ef30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef32:	bf00      	nop
 800ef34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ef36:	bc08      	pop	{r3}
 800ef38:	469e      	mov	lr, r3
 800ef3a:	4770      	bx	lr

0800ef3c <_fini>:
 800ef3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef3e:	bf00      	nop
 800ef40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ef42:	bc08      	pop	{r3}
 800ef44:	469e      	mov	lr, r3
 800ef46:	4770      	bx	lr
