;redcode
;assert 1
	MOV <127, @106
	JMZ 7, @-120
	SUB @-127, 4
	SUB <0, @12
	CMP @-127, 4
	SLT @-121, 103
	SUB @-127, 4
	SLT @-121, 103
	SUB @-127, 4
	JMZ 7, @-120
	SUB @-127, 4
	SLT @-121, 103
	SUB @-127, 4
	SLT @-121, 103
	SUB @-127, 4
	MOV <127, @106
	SUB @-127, 4
	JMZ 7, @-120
	DJN -1, @-121
	SUB @-127, 4
	JMZ 7, @-120
	SUB @-127, 804
	JMZ 7, @-120
	DJN 0, 0
	MOV -7, <-20
	DJN -1, @-121
	JMZ 7, @-120
	DJN 0, 0
	MOV -7, <-20
	DJN -1, @-121
	JMZ 7, @-120
	DJN -1, @-121
	MOV -17, <-36
	DJN -1, @-121
	SUB 3, 3
	SUB @-127, 4
	SLT @-121, 103
	JMZ 7, @-120
	DJN -1, @-121
	JMZ 7, @-120
	DJN -1, @-121
	JMZ 7, @-120
	DJN -1, @-121
	JMZ 7, @-120
	DJN -1, @-121
	JMZ 7, @-120
	JMZ 7, @-120
	DJN -1, @-121
	JMZ 7, @-120
	DJN -1, @-121
	JMZ 7, @-120
	DJN -1, @-121
	JMZ 7, @-120
	SUB 0, @2
	JMZ 7, @-120
	DJN -1, @-121
	JMZ 7, @-120
	DJN -1, @-121
	SUB @127, 106
	SUB 0, 3
	SUB 100, 3
	CMP -7, <-20
	JMZ 7, @-120
	SUB @-127, 804
	MOV -17, <-36
	DJN -1, @-121
	SUB #12, @10
	SUB 0, 3
	SUB 100, 3
	CMP -7, <-20
	JMZ 7, @-120
	SUB @-127, 804
	SLT @-121, 103
	SUB @127, 106
	ADD 270, 80
	MOV 16, 320
	SUB @-127, 4
	SLT @-121, 103
	SUB 0, @2
	SUB 30, 30
	JMZ 7, @-120
	SUB @-127, 804
	SUB @-127, 4
	MOV 16, 320
	SUB @-127, 4
	SLT @-121, 103
	SUB 0, @2
	SUB 30, 30
	JMZ 7, @-120
	SUB @-127, 804
	JMZ 7, @-120
	SUB @-127, 804
	JMZ 7, @-120
	SUB @-127, 804
	JMZ 7, @-120
	DJN 0, 0
	MOV -7, <-20
	DJN -1, @-121
	JMZ 7, @-120
	DJN -1, @-121