{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590312600809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590312600814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 24 03:30:00 2020 " "Processing started: Sun May 24 03:30:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590312600814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1590312600814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc rare-gba -c rare-gba " "Command: quartus_drc rare-gba -c rare-gba" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1590312600814 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1590312601932 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Nano_golden_top.sdc " "Reading SDC File: 'DE10_Nano_golden_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1590312602079 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_25\|pll_50_25_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{pll_25\|pll_50_25_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_25\|pll_50_25_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_25\|pll_50_25_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{pll_25\|pll_50_25_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_25\|pll_50_25_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1590312602089 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_25\|pll_50_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{pll_25\|pll_50_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_25\|pll_50_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_25\|pll_50_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{pll_25\|pll_50_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_25\|pll_50_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1590312602089 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_gba_xtal\|pll_gba_xtal_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 42 -duty_cycle 50.00 -name \{pll_gba_xtal\|pll_gba_xtal_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_gba_xtal\|pll_gba_xtal_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_gba_xtal\|pll_gba_xtal_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 42 -duty_cycle 50.00 -name \{pll_gba_xtal\|pll_gba_xtal_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_gba_xtal\|pll_gba_xtal_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1590312602089 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_gba_xtal\|pll_gba_xtal_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 100 -duty_cycle 50.00 -name \{pll_gba_xtal\|pll_gba_xtal_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_gba_xtal\|pll_gba_xtal_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_gba_xtal\|pll_gba_xtal_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 100 -duty_cycle 50.00 -name \{pll_gba_xtal\|pll_gba_xtal_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_gba_xtal\|pll_gba_xtal_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1590312602089 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1590312602089 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1590312602089 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[0\] " "Node: GPIO_0\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register gba_fb:gba_fb\|o_wraddr\[15\] GPIO_0\[0\] " "Register gba_fb:gba_fb\|o_wraddr\[15\] is being clocked by GPIO_0\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1590312602101 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1590312602101 "|DE10_Nano_golden_top|GPIO_0[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[2\] " "Node: GPIO_0\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register gba_fb:gba_fb\|v_count\[6\] GPIO_0\[2\] " "Register gba_fb:gba_fb\|v_count\[6\] is being clocked by GPIO_0\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1590312602101 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1590312602101 "|DE10_Nano_golden_top|GPIO_0[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[1\] " "Node: GPIO_0\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register gba_fb:gba_fb\|lp_count\[4\] GPIO_0\[1\] " "Register gba_fb:gba_fb\|lp_count\[4\] is being clocked by GPIO_0\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1590312602101 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1590312602101 "|DE10_Nano_golden_top|GPIO_0[1]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_25\|pll_50_25_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_25\|pll_50_25_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1590312602105 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_25\|pll_50_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_25\|pll_50_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1590312602105 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_25\|pll_50_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_25\|pll_50_25_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1590312602105 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_gba_xtal\|pll_gba_xtal_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_gba_xtal\|pll_gba_xtal_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1590312602105 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_gba_xtal\|pll_gba_xtal_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_gba_xtal\|pll_gba_xtal_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1590312602105 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_gba_xtal\|pll_gba_xtal_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_gba_xtal\|pll_gba_xtal_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1590312602105 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1590312602105 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1590312602124 ""}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 2 70 " "(High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 70 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " vgaHdmi:vgaHdmi\|pixelV\[9\]~DUPLICATE " "Node  \"vgaHdmi:vgaHdmi\|pixelV\[9\]~DUPLICATE\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 7899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602459 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " vgaHdmi:vgaHdmi\|pixelH\[7\] " "Node  \"vgaHdmi:vgaHdmi\|pixelH\[7\]\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602459 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " vgaHdmi:vgaHdmi\|pixelH\[6\] " "Node  \"vgaHdmi:vgaHdmi\|pixelH\[6\]\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602459 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " vgaHdmi:vgaHdmi\|pixelH\[4\] " "Node  \"vgaHdmi:vgaHdmi\|pixelH\[4\]\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602459 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " vgaHdmi:vgaHdmi\|pixelH\[2\] " "Node  \"vgaHdmi:vgaHdmi\|pixelH\[2\]\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602459 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " vgaHdmi:vgaHdmi\|pixelH\[1\] " "Node  \"vgaHdmi:vgaHdmi\|pixelH\[1\]\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602459 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " vgaHdmi:vgaHdmi\|pixelH\[0\] " "Node  \"vgaHdmi:vgaHdmi\|pixelH\[0\]\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602459 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " vgaHdmi:vgaHdmi\|pixelH\[7\]~DUPLICATE " "Node  \"vgaHdmi:vgaHdmi\|pixelH\[7\]~DUPLICATE\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 7897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602459 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " vgaHdmi:vgaHdmi\|pixelH\[5\] " "Node  \"vgaHdmi:vgaHdmi\|pixelH\[5\]\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602459 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " vgaHdmi:vgaHdmi\|pixelH\[9\] " "Node  \"vgaHdmi:vgaHdmi\|pixelH\[9\]\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602459 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " vgaHdmi:vgaHdmi\|pixelH\[8\]~DUPLICATE " "Node  \"vgaHdmi:vgaHdmi\|pixelH\[8\]~DUPLICATE\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 7901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602459 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " vgaHdmi:vgaHdmi\|pixelH\[5\]~DUPLICATE " "Node  \"vgaHdmi:vgaHdmi\|pixelH\[5\]~DUPLICATE\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 7898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602459 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " vgaHdmi:vgaHdmi\|pixelH\[9\]~DUPLICATE " "Node  \"vgaHdmi:vgaHdmi\|pixelH\[9\]~DUPLICATE\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 7900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602459 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " vgaHdmi:vgaHdmi\|pixelV\[8\] " "Node  \"vgaHdmi:vgaHdmi\|pixelV\[8\]\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602459 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " vgaHdmi:vgaHdmi\|pixelV\[7\] " "Node  \"vgaHdmi:vgaHdmi\|pixelV\[7\]\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602459 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " vgaHdmi:vgaHdmi\|pixelV\[6\] " "Node  \"vgaHdmi:vgaHdmi\|pixelV\[6\]\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602459 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " vgaHdmi:vgaHdmi\|pixelV\[5\] " "Node  \"vgaHdmi:vgaHdmi\|pixelV\[5\]\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602459 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " vgaHdmi:vgaHdmi\|pixelV\[4\] " "Node  \"vgaHdmi:vgaHdmi\|pixelV\[4\]\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602459 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " vgaHdmi:vgaHdmi\|pixelV\[3\] " "Node  \"vgaHdmi:vgaHdmi\|pixelV\[3\]\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602459 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " vgaHdmi:vgaHdmi\|pixelV\[2\] " "Node  \"vgaHdmi:vgaHdmi\|pixelV\[2\]\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602459 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " vgaHdmi:vgaHdmi\|pixelV\[1\] " "Node  \"vgaHdmi:vgaHdmi\|pixelV\[1\]\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602459 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " vgaHdmi:vgaHdmi\|pixelV\[0\] " "Node  \"vgaHdmi:vgaHdmi\|pixelV\[0\]\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602459 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ram_infer:ram_infer\|altsyncram:ram_rtl_0\|altsyncram_cgn1:auto_generated\|address_reg_b\[2\] " "Node  \"ram_infer:ram_infer\|altsyncram:ram_rtl_0\|altsyncram_cgn1:auto_generated\|address_reg_b\[2\]\"" {  } { { "db/altsyncram_cgn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/db/altsyncram_cgn1.tdf" 41 15 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 1150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602459 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " gba_fb:gba_fb\|v_count\[6\] " "Node  \"gba_fb:gba_fb\|v_count\[6\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602459 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " gba_fb:gba_fb\|v_count\[5\] " "Node  \"gba_fb:gba_fb\|v_count\[5\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602459 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " gba_fb:gba_fb\|lp_count\[4\] " "Node  \"gba_fb:gba_fb\|lp_count\[4\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602459 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " gba_fb:gba_fb\|lp_count\[3\] " "Node  \"gba_fb:gba_fb\|lp_count\[3\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602459 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " gba_fb:gba_fb\|lp_count\[2\] " "Node  \"gba_fb:gba_fb\|lp_count\[2\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602459 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " gba_fb:gba_fb\|lp_count\[1\] " "Node  \"gba_fb:gba_fb\|lp_count\[1\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602459 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " gba_fb:gba_fb\|lp_count\[0\] " "Node  \"gba_fb:gba_fb\|lp_count\[0\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602459 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1590312602459 ""}  } {  } 1 308060 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1590312602459 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 3 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 3 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " FPGA_CLK1_50 " "Node  \"FPGA_CLK1_50\"" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602466 ""} { "Warning" "WDRC_NODES_WARNING" " GPIO_0\[2\] " "Node  \"GPIO_0\[2\]\"" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602466 ""} { "Warning" "WDRC_NODES_WARNING" " I2C_HDMI_Config:I2C_HDMI_Config\|mI2C_CTRL_CLK " "Node  \"I2C_HDMI_Config:I2C_HDMI_Config\|mI2C_CTRL_CLK\"" {  } { { "i2c/I2C_HDMI_Config.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/i2c/I2C_HDMI_Config.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602466 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1590312602466 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " KEY\[0\] " "Node  \"KEY\[0\]\"" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602467 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1590312602467 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 45 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 45 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " pll_50_25:pll_25\|pll_50_25_0002:pll_50_25_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"pll_50_25:pll_25\|pll_50_25_0002:pll_50_25_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 5993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602467 ""} { "Info" "IDRC_NODES_INFO" " FPGA_CLK1_50~inputCLKENA0 " "Node  \"FPGA_CLK1_50~inputCLKENA0\"" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 5996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602467 ""} { "Info" "IDRC_NODES_INFO" " GPIO_0\[0\]~inputCLKENA0 " "Node  \"GPIO_0\[0\]~inputCLKENA0\"" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 5997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602467 ""} { "Info" "IDRC_NODES_INFO" " gba_fb:gba_fb\|o_wraddr\[2\] " "Node  \"gba_fb:gba_fb\|o_wraddr\[2\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602467 ""} { "Info" "IDRC_NODES_INFO" " gba_fb:gba_fb\|o_wraddr\[1\] " "Node  \"gba_fb:gba_fb\|o_wraddr\[1\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602467 ""} { "Info" "IDRC_NODES_INFO" " gba_fb:gba_fb\|o_wraddr\[7\] " "Node  \"gba_fb:gba_fb\|o_wraddr\[7\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602467 ""} { "Info" "IDRC_NODES_INFO" " gba_fb:gba_fb\|o_wraddr\[4\] " "Node  \"gba_fb:gba_fb\|o_wraddr\[4\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602467 ""} { "Info" "IDRC_NODES_INFO" " gba_fb:gba_fb\|o_wraddr\[10\] " "Node  \"gba_fb:gba_fb\|o_wraddr\[10\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602467 ""} { "Info" "IDRC_NODES_INFO" " gba_fb:gba_fb\|o_wraddr\[12\] " "Node  \"gba_fb:gba_fb\|o_wraddr\[12\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602467 ""} { "Info" "IDRC_NODES_INFO" " gba_fb:gba_fb\|o_wraddr\[8\] " "Node  \"gba_fb:gba_fb\|o_wraddr\[8\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602467 ""} { "Info" "IDRC_NODES_INFO" " gba_fb:gba_fb\|o_wraddr\[0\] " "Node  \"gba_fb:gba_fb\|o_wraddr\[0\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602467 ""} { "Info" "IDRC_NODES_INFO" " gba_fb:gba_fb\|o_wraddr\[5\] " "Node  \"gba_fb:gba_fb\|o_wraddr\[5\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602467 ""} { "Info" "IDRC_NODES_INFO" " gba_fb:gba_fb\|o_wraddr\[11\] " "Node  \"gba_fb:gba_fb\|o_wraddr\[11\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602467 ""} { "Info" "IDRC_NODES_INFO" " gba_fb:gba_fb\|o_wraddr\[9\] " "Node  \"gba_fb:gba_fb\|o_wraddr\[9\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602467 ""} { "Info" "IDRC_NODES_INFO" " gba_fb:gba_fb\|o_wraddr\[3\] " "Node  \"gba_fb:gba_fb\|o_wraddr\[3\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602467 ""} { "Info" "IDRC_NODES_INFO" " gba_fb:gba_fb\|o_wraddr\[6\] " "Node  \"gba_fb:gba_fb\|o_wraddr\[6\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602467 ""} { "Info" "IDRC_NODES_INFO" " vgaHdmi:vgaHdmi\|o_rdaddr\[9\]~10 " "Node  \"vgaHdmi:vgaHdmi\|o_rdaddr\[9\]~10\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 1528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602467 ""} { "Info" "IDRC_NODES_INFO" " vgaHdmi:vgaHdmi\|o_rdaddr\[3\]~4 " "Node  \"vgaHdmi:vgaHdmi\|o_rdaddr\[3\]~4\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 1498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602467 ""} { "Info" "IDRC_NODES_INFO" " vgaHdmi:vgaHdmi\|o_rdaddr\[4\]~5 " "Node  \"vgaHdmi:vgaHdmi\|o_rdaddr\[4\]~5\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 1503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602467 ""} { "Info" "IDRC_NODES_INFO" " vgaHdmi:vgaHdmi\|o_rdaddr\[10\]~11 " "Node  \"vgaHdmi:vgaHdmi\|o_rdaddr\[10\]~11\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 1533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602467 ""} { "Info" "IDRC_NODES_INFO" " vgaHdmi:vgaHdmi\|o_rdaddr\[12\]~13 " "Node  \"vgaHdmi:vgaHdmi\|o_rdaddr\[12\]~13\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 1543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602467 ""} { "Info" "IDRC_NODES_INFO" " vgaHdmi:vgaHdmi\|o_rdaddr\[5\]~6 " "Node  \"vgaHdmi:vgaHdmi\|o_rdaddr\[5\]~6\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 1508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602467 ""} { "Info" "IDRC_NODES_INFO" " vgaHdmi:vgaHdmi\|o_rdaddr\[8\]~9 " "Node  \"vgaHdmi:vgaHdmi\|o_rdaddr\[8\]~9\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 1523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602467 ""} { "Info" "IDRC_NODES_INFO" " vgaHdmi:vgaHdmi\|o_rdaddr\[0\]~1 " "Node  \"vgaHdmi:vgaHdmi\|o_rdaddr\[0\]~1\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 1495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602467 ""} { "Info" "IDRC_NODES_INFO" " vgaHdmi:vgaHdmi\|o_rdaddr\[1\]~2 " "Node  \"vgaHdmi:vgaHdmi\|o_rdaddr\[1\]~2\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 1496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602467 ""} { "Info" "IDRC_NODES_INFO" " vgaHdmi:vgaHdmi\|o_rdaddr\[2\]~3 " "Node  \"vgaHdmi:vgaHdmi\|o_rdaddr\[2\]~3\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 1497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602467 ""} { "Info" "IDRC_NODES_INFO" " vgaHdmi:vgaHdmi\|o_rdaddr\[6\]~7 " "Node  \"vgaHdmi:vgaHdmi\|o_rdaddr\[6\]~7\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 1513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602467 ""} { "Info" "IDRC_NODES_INFO" " vgaHdmi:vgaHdmi\|o_rdaddr\[7\]~8 " "Node  \"vgaHdmi:vgaHdmi\|o_rdaddr\[7\]~8\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 1518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602467 ""} { "Info" "IDRC_NODES_INFO" " vgaHdmi:vgaHdmi\|o_rdaddr\[11\]~12 " "Node  \"vgaHdmi:vgaHdmi\|o_rdaddr\[11\]~12\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 1538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602467 ""} { "Info" "IDRC_NODES_INFO" " gba_fb:gba_fb\|o_data\[7\] " "Node  \"gba_fb:gba_fb\|o_data\[7\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602467 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1590312602467 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1590312602467 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " FPGA_CLK1_50~inputCLKENA0 " "Node  \"FPGA_CLK1_50~inputCLKENA0\"" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 5996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602470 ""} { "Info" "IDRC_NODES_INFO" " gba_fb:gba_fb\|o_data\[4\] " "Node  \"gba_fb:gba_fb\|o_data\[4\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602470 ""} { "Info" "IDRC_NODES_INFO" " gba_fb:gba_fb\|o_data\[0\] " "Node  \"gba_fb:gba_fb\|o_data\[0\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602470 ""} { "Info" "IDRC_NODES_INFO" " gba_fb:gba_fb\|o_data\[6\] " "Node  \"gba_fb:gba_fb\|o_data\[6\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602470 ""} { "Info" "IDRC_NODES_INFO" " gba_fb:gba_fb\|o_data\[3\] " "Node  \"gba_fb:gba_fb\|o_data\[3\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602470 ""} { "Info" "IDRC_NODES_INFO" " gba_fb:gba_fb\|o_data\[13\] " "Node  \"gba_fb:gba_fb\|o_data\[13\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602470 ""} { "Info" "IDRC_NODES_INFO" " gba_fb:gba_fb\|o_data\[12\] " "Node  \"gba_fb:gba_fb\|o_data\[12\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602470 ""} { "Info" "IDRC_NODES_INFO" " gba_fb:gba_fb\|o_data\[9\] " "Node  \"gba_fb:gba_fb\|o_data\[9\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602470 ""} { "Info" "IDRC_NODES_INFO" " gba_fb:gba_fb\|o_data\[1\] " "Node  \"gba_fb:gba_fb\|o_data\[1\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602470 ""} { "Info" "IDRC_NODES_INFO" " gba_fb:gba_fb\|o_data\[10\] " "Node  \"gba_fb:gba_fb\|o_data\[10\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602470 ""} { "Info" "IDRC_NODES_INFO" " gba_fb:gba_fb\|o_data\[8\] " "Node  \"gba_fb:gba_fb\|o_data\[8\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602470 ""} { "Info" "IDRC_NODES_INFO" " gba_fb:gba_fb\|o_data\[5\] " "Node  \"gba_fb:gba_fb\|o_data\[5\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602470 ""} { "Info" "IDRC_NODES_INFO" " gba_fb:gba_fb\|o_data\[14\] " "Node  \"gba_fb:gba_fb\|o_data\[14\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602470 ""} { "Info" "IDRC_NODES_INFO" " gba_fb:gba_fb\|o_data\[7\] " "Node  \"gba_fb:gba_fb\|o_data\[7\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602470 ""} { "Info" "IDRC_NODES_INFO" " gba_fb:gba_fb\|o_data\[2\] " "Node  \"gba_fb:gba_fb\|o_data\[2\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602470 ""} { "Info" "IDRC_NODES_INFO" " gba_fb:gba_fb\|o_data\[11\] " "Node  \"gba_fb:gba_fb\|o_data\[11\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602470 ""} { "Info" "IDRC_NODES_INFO" " gba_fb:gba_fb\|o_wraddr\[1\] " "Node  \"gba_fb:gba_fb\|o_wraddr\[1\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602470 ""} { "Info" "IDRC_NODES_INFO" " gba_fb:gba_fb\|o_wraddr\[2\] " "Node  \"gba_fb:gba_fb\|o_wraddr\[2\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602470 ""} { "Info" "IDRC_NODES_INFO" " gba_fb:gba_fb\|o_wraddr\[6\] " "Node  \"gba_fb:gba_fb\|o_wraddr\[6\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602470 ""} { "Info" "IDRC_NODES_INFO" " vgaHdmi:vgaHdmi\|o_rdaddr\[9\]~10 " "Node  \"vgaHdmi:vgaHdmi\|o_rdaddr\[9\]~10\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 1528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602470 ""} { "Info" "IDRC_NODES_INFO" " vgaHdmi:vgaHdmi\|o_rdaddr\[3\]~4 " "Node  \"vgaHdmi:vgaHdmi\|o_rdaddr\[3\]~4\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 1498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602470 ""} { "Info" "IDRC_NODES_INFO" " vgaHdmi:vgaHdmi\|o_rdaddr\[4\]~5 " "Node  \"vgaHdmi:vgaHdmi\|o_rdaddr\[4\]~5\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 1503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602470 ""} { "Info" "IDRC_NODES_INFO" " vgaHdmi:vgaHdmi\|o_rdaddr\[12\]~13 " "Node  \"vgaHdmi:vgaHdmi\|o_rdaddr\[12\]~13\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 1543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602470 ""} { "Info" "IDRC_NODES_INFO" " vgaHdmi:vgaHdmi\|o_rdaddr\[5\]~6 " "Node  \"vgaHdmi:vgaHdmi\|o_rdaddr\[5\]~6\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 1508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602470 ""} { "Info" "IDRC_NODES_INFO" " gba_fb:gba_fb\|o_wraddr\[10\] " "Node  \"gba_fb:gba_fb\|o_wraddr\[10\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602470 ""} { "Info" "IDRC_NODES_INFO" " vgaHdmi:vgaHdmi\|o_rdaddr\[8\]~9 " "Node  \"vgaHdmi:vgaHdmi\|o_rdaddr\[8\]~9\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 1523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602470 ""} { "Info" "IDRC_NODES_INFO" " vgaHdmi:vgaHdmi\|o_rdaddr\[0\]~1 " "Node  \"vgaHdmi:vgaHdmi\|o_rdaddr\[0\]~1\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 1495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602470 ""} { "Info" "IDRC_NODES_INFO" " vgaHdmi:vgaHdmi\|o_rdaddr\[1\]~2 " "Node  \"vgaHdmi:vgaHdmi\|o_rdaddr\[1\]~2\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 1496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602470 ""} { "Info" "IDRC_NODES_INFO" " vgaHdmi:vgaHdmi\|o_rdaddr\[2\]~3 " "Node  \"vgaHdmi:vgaHdmi\|o_rdaddr\[2\]~3\"" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 1497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602470 ""} { "Info" "IDRC_NODES_INFO" " gba_fb:gba_fb\|o_wraddr\[7\] " "Node  \"gba_fb:gba_fb\|o_wraddr\[7\]\"" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/rare-gba/" { { 0 { 0 ""} 0 539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1590312602470 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1590312602470 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1590312602470 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "95 74 " "Design Assistant information: finished post-fitting analysis of current design -- generated 95 information messages and 74 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1590312602471 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 41 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590312602544 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 24 03:30:02 2020 " "Processing ended: Sun May 24 03:30:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590312602544 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590312602544 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590312602544 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1590312602544 ""}
