$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 8 ' i_opcode [7:0] $end
  $var wire 1 ( i_clk $end
  $var wire 1 ) i_acc_zero $end
  $var wire 1 * o_ld_mdr $end
  $var wire 1 + o_ld_mar $end
  $var wire 1 , o_ld_pc $end
  $var wire 1 - o_ld_acc $end
  $var wire 1 . o_mux_ir_p1 $end
  $var wire 1 / o_mux_mdr_alur $end
  $var wire 1 0 o_mux_pc_ird $end
  $var wire 1 1 o_alu_ctrl $end
  $scope module control $end
   $var wire 32 2 BITS [31:0] $end
   $var wire 8 ' i_opcode [7:0] $end
   $var wire 1 ( i_clk $end
   $var wire 1 ) i_acc_zero $end
   $var wire 1 * o_ld_mdr $end
   $var wire 1 + o_ld_mar $end
   $var wire 1 , o_ld_pc $end
   $var wire 1 - o_ld_acc $end
   $var wire 1 . o_mux_ir_p1 $end
   $var wire 1 / o_mux_mdr_alur $end
   $var wire 1 0 o_mux_pc_ird $end
   $var wire 1 1 o_alu_ctrl $end
   $var wire 3 3 OS_Fetch [2:0] $end
   $var wire 3 4 OS_Execute [2:0] $end
   $var wire 3 5 OS_IncPc [2:0] $end
   $var wire 3 3 FS_PcToMar [2:0] $end
   $var wire 3 4 FS_LdMar [2:0] $end
   $var wire 3 3 IS_IrToP1 [2:0] $end
   $var wire 3 4 IS_LdPc [2:0] $end
   $var wire 3 # fetch_state [2:0] $end
   $var wire 3 $ inc_state [2:0] $end
   $var wire 3 % overall_state [2:0] $end
   $var wire 3 3 next_fetch_state [2:0] $end
   $var wire 3 3 next_inc_state [2:0] $end
   $var wire 3 & next_overall_state [2:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b000 #
b000 $
b000 %
b000 &
b00000000 '
0(
0)
0*
0+
0,
0-
0.
0/
00
01
b00000000000000000000000000001000 2
b000 3
b001 4
b010 5
#1
b001 &
1(
#2
0(
#3
b001 %
1(
#4
0(
#5
b010 &
1(
#6
0(
#7
b010 %
1(
#8
0(
#9
b000 &
1(
#10
0(
#11
b000 %
1(
#12
0(
#13
b001 &
1(
#14
0(
#15
b001 %
1(
#16
0(
#17
b010 &
1(
#18
0(
#19
b010 %
1(
#20
0(
#21
b000 &
1(
#22
0(
#23
b000 %
1(
#24
0(
#25
b001 &
1(
#26
0(
#27
b001 %
1(
#28
0(
#29
b010 &
1(
#30
0(
#31
b010 %
1(
#32
0(
#33
b000 &
1(
#34
0(
#35
b000 %
1(
#36
0(
#37
b001 &
1(
#38
0(
#39
b001 %
1(
#40
0(
#41
b010 &
1(
#42
0(
#43
b010 %
1(
#44
0(
#45
b000 &
1(
#46
0(
#47
b000 %
1(
#48
0(
#49
b001 &
1(
#50
0(
#51
b001 %
1(
#52
0(
#53
b010 &
1(
#54
0(
#55
b010 %
1(
#56
0(
#57
b000 &
1(
#58
0(
#59
b000 %
1(
#60
0(
#61
b001 &
1(
#62
0(
#63
b001 %
1(
#64
0(
#65
b010 &
1(
#66
0(
#67
b010 %
1(
#68
0(
#69
b000 &
1(
#70
0(
#71
b000 %
1(
#72
0(
#73
b001 &
1(
#74
0(
#75
b001 %
1(
#76
0(
#77
b010 &
1(
#78
0(
#79
b010 %
1(
#80
0(
#81
b000 &
1(
#82
0(
#83
b000 %
1(
#84
0(
#85
b001 &
1(
#86
0(
#87
b001 %
1(
#88
0(
#89
b010 &
1(
#90
0(
#91
b010 %
1(
#92
0(
#93
b000 &
1(
#94
0(
#95
b000 %
1(
#96
0(
#97
b001 &
1(
#98
0(
#99
b001 %
1(
