6.012 - Microelectronic Devices and Circuits 
 
 
 
 
   
Lecture 18 - Single Transistor Amplifier Stages - Outline
 
 
• Announcements 
Exam Two Results -	 Exams will be returned tomorrow (Nov 13). 
   
 
 
• Review - Biasing and amplifier metrics 
 
 
 
Mid-band analysis: 	  Biasing capacitors:  short circuits above ωLO
 
 
 
Device capacitors:  open circuits below ωHI
 
 
Midband:  ωLO  < ω < ωHI
 
 
 
  
 
 
Current mirror current source/sink biasing: on source terminal 
 
 
 
Performance metrics:  gains (voltage, current, power); input and output 
 
 
 
resistances; power dissipation; bandwidth 
Multi-stage amplifiers: two-port analysis; current source/sink chains 
 
 
• Building-block stages 
 
 
Common source
 
Common gate
 
 
     
Source follower 
 
Series feedback 
 
 
Shunt feedback 
 
Clif Fonstad, 11/12/09	 

 
(also called "common drain")
 
 
 
(more commonly:  "source degeneracy")
 
 
 
  

Lecture 18  - Slide 1 

Mid-band:  the frequency range of constant gain and phase
 
  
 
 
 
 
 
 
 

Common 
emitter 
example: 

Biasing capacitors:  effective shorts ω > ωLO 
 
  
 
 
 
 
 
Device capacitors:  effective open circuits  ω < ωHI 
 
  
 
 
  
 

 
We call the frequency range between ωLO  and ωHI, the "mid-band" 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  
 
 
range.  For frequencies in this range our model is simply: 

ωLO<ω<ωHI 

Clif Fonstad, 11/12/09 

 
Valid for ωLO  < ω < ωHI, the "mid-band" range, where all bias 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
capacitors are shorts and all device capacitors are open. 

Lecture 18  - Slide 2 

 
(≡ gLOAD 
 
+ gnext)

IBIASV-V+vout+-vin+-CECOg!+-v!+-vinvt+-rtgmv!go+-voutgLOADrIBIASCECOCµC!gnextg!+-v!gmv!gogl+-vin+-voutvt+-rt  
Mid-band, cont:  The mid-band range of frequencies
 
 
 
 
 
 
In this range of frequencies the gain is a constant, and the
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
phase shift between the input and output is also constant
 
(either 0˚ or 180˚). 
 
 
 

 
 
All of the parasitic and intrinsic device capacitances
 
 
 
 
 
are effectively open circuits 
 
 
 
 
 
All of the biasing and coupling capacitors are 
 
 
 
 
 
effectively short circuits 
 
 
           
 
* We will learn how to estimate ωHI  and ωLO  in Lectures 23/24. 
 
 
 
 
 
 
 
 
 
 
Clif Fonstad, 11/12/09 

 

Lecture 18  - Slide 3 

log !log |Avd|!b!c!d!a!LO!LO*!4!5!2!1!3!HI*!HIMid-band RangeLinear equivalent circuits for transistors (dynamic):
  
 
 
 
 
 
 
 
 
Collecting our results for the MOSFET and BJT biased in FAR 
 
 
No velocity saturation; α = 1 

 
MOSFET: 

BJT: 

Clif Fonstad, 11/12/09 

Lecture 18  - Slide 4
 

+-CgsvgsgsCgdgmbvbsgosdgmvgsb-+vbsCsbCdbCgb! gm=KVGS"VT(VBS)[]1+#VDS[]$2KIDgo=K2VGS"VT(VBS)[]2#$#ID =IDVAgmb=%gm=%2KID                        with    %&"’VT’vBSQ=1Cox*(SiqNAq)p"VBS! Cgs=23WLCox*,             Csb,Cgb,Cdb:   depletion capacitancesCgd=WCgd*, where Cgd* is the G-D fringing and overlap capacitance per unit gate length (parasitic)+-g!C!v!beCµgmv!goec! gm=qkT"oIBSeqVBEkT1+#VCE[]$qICkTg%=gm"o=qIC"okTgo="oIBSeqVBEkT+1[]#$#IC=ICVA! C"=gm#b+ B-E depletion cap. with   #b$wB22De,       Cµ:  B-C depletion cap.Biasing a MOSFET stage with a MOSFET current mirror:
 
 
The design process: 
 
•	  We have a target ID, and we 
 
want to know what size to 
make RREF  to get it. 
 
 
•	  For simplicity we can make 
KQ3  = KQ2, so IREF  =  ID. 
 
 
 
•	  Select a KQ2, perhaps that 
corresponding to a mini-
mum size device. 
•	  Calculate what VGS2  (= VREF) 
 
 
is when Q2's drain current is 
IREF:  VREF  = VT  - (2 IREF/KQ2)1/2 
  
 
 
 
 
•	  What RREF  must be to make 
Q2's drain current IREF  can 
 
then be found from: 
RREF  = [(V+ - V )-	 - VREF]/IREF 
   
 
   
   
 
•	  If RREF  has this value, then 
Q3's drain current will be IREF 
as long as it is in saturation.
Lecture 18  - Slide 5 

  
Note:  Q2  is always in saturation.  As 
 
 
 
 
  
long as Q3  is also in saturation,  its 
 
 
 
  
 
 
 
 
 
 
drain current will be (KQ3/KQ2) IREF. 
 
 
Clif Fonstad, 11/12/09 

Above:  Concept 
Right:  Implementation 
  

V-Q2Q3V+RREFQ1IDIREFIBIAS-VIDV+Linear amplifier basics:  Biasing multi-stage amplifiers 
 
 

 
⇒ The current mirror voltage reference method can be extended
 
 
 
 
 
 
 
 
 
to bias multiple stages, and one reference chain can be used to
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
provide VREF  to all the sources and sinks in an amplifier. 
Lecture 18  - Slide 6 
Clif Fonstad, 11/12/09 

QREF+RREFV+V-ICS1QCS1VREF2-Stage #1ICS2QCS2Stage #2ICS3QCS3Stage #3ICS5QCS5Stage #5vin+-vOut+-ICS4QCS4+VREF1-Stage #4Linear amplifier basics:  Biasing multi-stage amplifiers. cont.
 
 
 
 

When looking at a complex circuit schematic it is useful to
 
 
 
 
 
 
 
 
 
 
 
identify the voltage reference chain and the biasing tran-
 
 
 
 
 
 
 
sistors and replace them all by current source symbols. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
This can reduce the apparent complexity dramatically. 
Lecture 18  - Slide 7 
Clif Fonstad, 11/12/09 

V+V-ICS1Stage #1ICS2Stage #2ICS3Stage #3Stage #4ICS5Stage #5vin+-vOut+-ICS4Linear amplifier basics:  performance metrics
 
 
The characteristics of linear amplifiers that we use to compare
 
 
 
 
 
 
 
 
 
 
 
 
different amplifier designs, and to judge their performance
 
 
 
 
and suitability for a given application are given below: 
 
 
 
 
 
 
 
 

Voltage gain, Av  = vout/vin 
 
 
 
 
 
 
 
 
Current gain, Ai  = iout/iin 
 
Power gain, Apower  = Pout/Pin = voutiout /viniin = AvAi 
 
 
 
 
 
 
 
 
Input resistance, rin  = vin/iin 
 
 
 
 

 
 
 
 
 
 
 
Output resistance, rout  = vtest/itest  with vin  = 0 
 
DC Power dissipation, PDC  = (V+  - V-)(ΣIBIAS 's) 
   
 
 
 
 
 

Clif Fonstad, 11/12/09 

Lecture 18  - Slide 8 

LinearAmplifier++--vinioutiinvoutRestofcircuitLinearAmplifier+-itestvtestLinear amplifier basics:  multi-stage structure; two-ports 
 
 
 

 
The typical linear amplifier is comprised of multiple building-

 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
block stages, often such as the single transistor stages we

 
 
 
 
introduced on Slide 14 (and which will be the topic of Lect. 19):
 

 
A useful concept and tool for analyzing, as well as designing,
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
such multi-stage amplifiers is the two-port representation. 

Clif Fonstad, 11/12/09 

  
Note:  More advanced multi-stage amplifiers might include
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
feedback, the coupling of the outputs of some stages to the
 
 
 
inputs of preceding stages.  This is not shown in this figure.  Lecture 18  - Slide 9 
 
 
 
 
  
 
 

LinearAmplifierLEC++--vinioutiinvoutExternal LoadExternal Load++--vinioutiinvoutStage #nLECStage #1LECStage #2LECStage #n-1LECLinear amplifier basics:  two-port representations 
 
Each building block stage

 
 
 
 
can be represented by a 

 
 
 
"two-port" model with 

 
 
 
either a Thévenin or a
 
 
 
 
Norton equivalent at its 
 
 
 
 
output:
 

Thévenin Output 
 

 
Norton Output 

Two-ports can 

 
 
simplify the 

 
analysis and

design of

 
multi-stage

amplifiers:
 

Clif Fonstad, 11/12/09 

Stage j 
 

Stage j+1 
 

Lecture 18  - Slide 10 

++--vinioutiinvoutStage # iLECAvvinor RfiinRo or Go+-vin+-voutiiniout+-Gi or RiGmvinor Aiiin+-vin+-voutiinioutGo or RoGi or RiGm,jvin+-vin,j+-vout,j =    vin,j+1iin,jGo,jGi,jiout,j = iin,j+1+-vout,j+1   = vin,j+2iout,j+1 = iin,j+2Go,j+1Gi,j+1Gm,j+1vin,j+1Linear amplifier layouts:  The practical ways of putting
 
 
 
 
inputs to, and taking outputs from, transistors to form 
 
 
 
 
 
 
 
 
 
linear amplifiers 
There are 12 choices: three 
 
possible nodes to connect to 
the input, and for each one, 
two nodes from which to take 
an output, and two choices of 
what to do with the remaining 
node (ground it or connect it 
to something). 
Not all these choices work 
well, however.  In fact only 
three do: 

Name 
Common source/emitter 
Common gate/base 
Common drain/collector 
(Source/emitter follower) 
Source/emitter degeneration 
Clif Fonstad, 11/12/09 

Input 
1
3
1

Output 
2
2
3

Grounded 
3 
1 
2 

1 

2 

none 
Lecture 18  - Slide 11 

IBIAS-V+V123IBIAS-V+V123•  Three MOSFET single-transistor amplifiers 
V +
V +

V + 

+
vin
-

IBIAS

CO
+
vout
-

CE

V -
COMMON SOURCE 
 
 
Input: gate

  
Output:  drain

 
Common:  source
 
  
Substrate:  to source
 
 
 
  
+ 
vout 
-

+ 
vin 
-

CO

+
vout
-

CI
+
vIN
-

IBIAS

V -
COMMON GATE 
 
Input: source;  Output:  drain

 
  
   
  
Common:  gate
 
Substrate: to ground 
 
 
 

+ 
vin 
-

+ 
vout 
-

+ 
vin 
-

IBIAS 

CO 
+ 
vout 
-

V -
     
 
SOURCE FOLLOWER 
Input: gate

 
Output:  source 
 
  
 
  
Common:  drain
 
Substrate:  to source 
 
 
 
  

+ 

vin 

-

+ 
vout 
-

Clif Fonstad, 11/12/09 

Lecture 18  - Slide 12 

IBIASV-V+vin+-CECOvout+-IBIASV-V+vout+-vIN+-COCI•  Single-transistor amplifiers with feedback
V + 

V + 

+ 
vin 
-

RF 

IBIAS 

CO 
+ 
vout 
-


CE 

V -
PARALLEL FEEDBACK* 
 

RF 

+
vin 
-

IBIAS

CO 
+ 
vout
-

CE 

V -
     
SERIES FEEDBACK 
 

Clif Fonstad, 11/12/09 

 
 
* Also termed "source degeneracy" 
 
 
 

Lecture 18  - Slide 13 

vout+-vin+-RFvout+-vin+-RF•  Common source amplifier 

Common source 
 
 
•  Input to gate 
 
•  Output from drain 
 
 
 
•  Source common to 
 
input and output, 
 
 
 
and grounded 

Mid-band LEC for common source 
 
 
 
 
 

Clif Fonstad, 11/12/09 

Lecture 18  - Slide 14 

IBIASV-V++vin+-CECOvout+-ExternalLoadgmvgsgods,bs,bggsl+-vin = vgsvt+-rt+-voutgelCommon source amplifier, cont. 

Two-ports: 

 
 
a large |#| 

Clif Fonstad, 11/12/09 

 
 
A good workhorse gain stage 
 
 

Lecture 18  - Slide 15 

gmvgsgods,bs,bggsl+-vin = vgsvt+-rt+-voutgel! vout="gmvingo+gsl+gel="gmvtgo+gsl+gel! Av="gmgo+gsl=GmGo# $ % & ’ ( Gmvin+-vin+-voutiinioutGoGiAvvinRo+-vin+-voutiiniout+-Gi! Go=go+gsl()! Gi=0Ri="()! Gm="gm•  Source follower (common drain) amplifier 

Source Follower
 
 
 
(Common drain) 
 
•  Input to gate 
 
 
 
•  Output from source 
 
•  Drain common to
 
 
 
 
input and output, 
 
 
and incrementally 
 
 
grounded
 

Mid-band LEC for
 
 
 
 
source follower
 
(common drain)
 
 

Clif Fonstad, 11/12/09 

Lecture 18  - Slide 16 

IBIASV-V+vout+vin+-CO-ExternalLoad+-vgsgmvgsgogcs+-vin+-vout=-vds=-vbsvt+-rtd,bsgsgelgmbvbs+-vbsSource follower (common drain) amplifier, cont.
 

Two-ports: 

 
≈ 1 

 
A great output buffer stage with small Rout  and 
 
 
 
 
 
 
 
large Rin; Av  ≈ 1, Ai  large. 
 
 
 
 
 
 
Clif Fonstad, 11/12/09 

Lecture 18  - Slide 17
 

AvvinRo+-vin+-voutiiniout+-Givgs= vin-voutgcs--voutgel+-gmvgsgo+vin+vt+-rtd,bsgsgmbd,b! vout=gmvin"vout()gmb+go+gcs+gel#vout=gmvingm+gmb+go+gcs+gel$gmvingm+gmb=vin1+%! Av"11+#! Go=gm+gmb+go+gcs()"gm+gmb()=1+#()gm! Gi=0Ri="()! Gm=AvGo=gmGmvin+-vin+-voutiinioutGoGi•  Common gate amplifier 

Common Gate 
 
 
•  Input to source 
 
•  Output from drain 
 
 
 
•  Gate common to 
 
input and output, 
 
 
 
and grounded 

Mid-band LEC for 
 
 
common gate 
 

Clif Fonstad, 11/12/09 

Lecture 18  - Slide 18 

IBIASV-V+vout+-vIN+-COCIExternalLoadgmvgsgodssggsl+-vin = -vbs = -vgsvt+-rt+-voutgelbgmbvbsCommon gate amplifier, cont. 

Voltage gain - KCL at drain node: 

Current gain - Current divider gsl/gel  noting that iin  = - id: 
 
 

 
 
a large |#| 

Input resistance - Use vout(iin) and vout(vin) expressions:) 

 
 
≈ 1 if gsl  small 
 
 

Clif Fonstad, 11/12/09 

small 

Lecture 18  - Slide 19 

! gm+gmb()vin=gsl+gel()vout+govout+vin()"vout=gm+gmb+go()vingsl+gel+go()#1+$()gmgsl+gel+go()vin(gm + gmb)vsggo+-vin = vsgvt+-rtgsl+-voutgelg,bg,bdsioutiin! vout=iingsl+gel()=ioutgel"iout=gelgsl+gel()iin! vout=iingsl+gel(),vout=gm+gmb+go()vingsl+gel+go()"! Rin=viniin=gsl+gel+go()gsl+gel()gm+gmb+go()"1gm+gmb()=11+#()gmCommon gate amplifier, cont. 

Output resistance - Set vt  = 0, and apply vtest*  to output; find itest*: 
 
 
 

Two-port: 

 
 
a small # 

Clif Fonstad, 11/12/09 

 
A very small Ri, very large Ro  stage often used
to complement other stages; Ai  ≈ 1, Av  large. 
 
 
 

Lecture 18  - Slide 20 

(gm + gmb)vsggo+-vsgrtgsl+-vtestg,bg,bdsitest+-vtest*itest*! itest*=govtest*"itest*rt()"gm+gmb()itest*rt#Go=gsl+itest*vtest*=gsl+go1+rtgm+gmb+go()! Go"gsl+go1+rtgm+gmb()Ro  very large()! Ri"11+#()gmRi  very small()! Ai=gelgel+gsl()"1Aiiin+-vin+-voutiinioutRoRi•  Series Feedback:  source degeneracy 
Series feedback 
 
 
•  Output signal fed back to the 
 
 
 
 
input through a passive ele-
 
 
 
 
 
 
ment that is common to the 
 
 
 
input and output circuits. 
 
 
 
Useful in discrete device circuit 
design; we use it to understand
common-mode gain suppression
in differential amplifiers 

+ 
vin 
-

Mid-band LEC: 

V + 

CO 
+ 
vout 
-

CE 

RF 

 
 
We find: 

IBIAS 

V -

Clif Fonstad, 11/12/09 

Lecture 18  - Slide 21 

+-vgsgmvgsgogsl+-vin+-voutvt+-rtRFgels,bgs,bd! Av=voutvin"#rlRFrl$1gsl+gel()•  Feedback:  shunt feedback element 
Shunt feedback 
 
 
•  Output signal fed back to the 
 
 
 
 
input through a passive ele-
 
 
 
 
 
 
ment forming a bridge be-
 
 
tween the input and output. 
 
 
 
 
Used to stabilize high gain circuits
and in transimpedance amplifiers;
the same topology leads to the
Miller effect. (Lec 23) 
 
 
Mid-band 
LEC: 

+ 
vin 
-

RF 

IBIAS 

V -

V + 

CO
+ 
vout 
-

CE 

We find: 
 
 

Clif Fonstad, 11/12/09 

Lecture 18  - Slide 22 

gmvgsgods,bs,bggsl+-vin = vgsvt+-rt+-voutgelRF! Av=voutvin"#gmRF•  Summary of the single transistor stages (MOSFET)
 

Clif Fonstad, 11/12/09 

Note:  When vbs  = 0 the gmb  factors should be deleted. 
  
 
 
 
 
 
 
 
 
 
 

Lecture 18  - Slide 23
 

! MOSFETVoltagegain, AvCurrentgain, AiInputresistance, RiOutputresistance, RoCommon source"gmgo+gl[]="gmrl'()##ro=1go$ % & ’ ( ) Common gate*gm+gmb[]rl'*1*1gm+gmb[]*ro1+gm+gmb+go[]gt+ , - . / 0 Source followergm[]gm+gmb+go+gl[]*1##1gm+go+gl[]*1gmSource degeneracy(series feedback)*"rlRF##*roShunt feedback"gm"GF[]go+GF[]*"gmRF"glGF1GF1"Av[]ro||RF=1go+GF[]$ % & ’ ( ) ! Power gain, Ap=Av"Ai6.012 - Microelectronic Devices and Circuits 
 
 
 
 
   
Lecture 18 - Single Transistor Amplifier Stages - Summary
 
 

    

•  Amplifier Building-blocks - single transistor stages 
 
 
Common source: 	  good voltage and current gain
 
 
large Rin  and Rout
 
 
good gain stage
 
Common gate:	  very small Rin; very large Rout 
 
  
unity current gain; good voltage gain 
will find paired with other stages to form "cascode" 
Source follower:  very small Rout; very large Rin
 
 
   
unity voltage gain; good current gain
 
an excellent output stage or buffer
 
Series feedback:  moderate voltage gain dependant on resistor ratio 
 
  

Shunt feedback:  used in transimpedance amplifiers 
 
  
 

Clif Fonstad, 11/12/09	 

Lecture 18  - Slide 24 

MIT OpenCourseWare
http://ocw.mit.edu 

 
 
6.012 Microelectronic Devices and Circuits 
Fall 2009 

For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms. 

