// Seed: 3288331615
module module_0;
  logic [-1 : -1] id_1 = id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 #(
    parameter id_1 = 32'd59,
    parameter id_2 = 32'd63
) (
    input wor id_0,
    output wire _id_1,
    output supply0 _id_2
);
  logic [id_2 : id_1] id_4 = id_4, id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
endmodule
