$date
	Wed Feb 26 23:31:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testMux4to1 $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 3 # i [2:0] $end
$var reg 4 $ in [3:0] $end
$var reg 1 % rst $end
$var reg 2 & sel [1:0] $end
$scope module dut $end
$var wire 4 ' in [3:0] $end
$var wire 1 ! out $end
$var wire 2 ( sel [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
bx '
bx &
1%
bx $
bx #
0"
x!
$end
#10
b0 #
1"
#20
0"
0%
#30
0!
b1 &
b1 (
b100 $
b100 '
b1 #
1"
#40
0"
#50
1!
b11 &
b11 (
b1001 $
b1001 '
b10 #
1"
#60
0"
#70
0!
b1 &
b1 (
b1101 $
b1101 '
b11 #
1"
#80
0"
#90
1!
b10 &
b10 (
b101 $
b101 '
b100 #
1"
#100
0"
#110
0!
b1 &
b1 (
b1 $
b1 '
b101 #
1"
#120
0"
