// Seed: 1964475538
module module_0 (
    output uwire id_0#(.id_17(1'b0)),
    output wor id_1,
    output wor id_2,
    input supply0 id_3,
    input tri id_4,
    input uwire id_5,
    input tri id_6,
    input supply1 id_7,
    input uwire id_8,
    output uwire id_9,
    inout tri id_10,
    output wand id_11,
    input wire id_12,
    output wor id_13,
    output supply0 id_14,
    input uwire id_15
);
  supply1 id_18 = id_10;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    output supply0 id_2
);
  assign id_2 = id_1;
  assign id_2 = 1 == 1 - id_0;
  wire id_4;
  supply1 id_5;
  wire id_6;
  module_0(
      id_2, id_5, id_2, id_1, id_0, id_1, id_5, id_5, id_1, id_2, id_5, id_2, id_1, id_2, id_5, id_5
  );
  assign id_5 = id_1;
endmodule
