Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Nov 18 18:10:34 2019
| Host         : DESKTOP-M9BES7L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.762        0.000                      0                 1560        0.140        0.000                      0                 1560        4.500        0.000                       0                   527  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.762        0.000                      0                 1560        0.140        0.000                      0                 1560        4.500        0.000                       0                   527  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.762ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 display/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.242ns  (logic 5.688ns (61.543%)  route 3.554ns (38.457%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.617     5.220    display/clk_IBUF_BUFG
    SLICE_X56Y82         FDRE                                         r  display/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         FDRE (Prop_fdre_C_Q)         0.518     5.738 r  display/v_count_reg[5]/Q
                         net (fo=21, routed)          0.845     6.583    display/v_count[5]
    SLICE_X55Y84         LUT5 (Prop_lut5_I4_O)        0.124     6.707 r  display/counter1_i_12/O
                         net (fo=6, routed)           0.319     7.027    display/counter1_i_12_n_0
    SLICE_X57Y84         LUT4 (Prop_lut4_I3_O)        0.124     7.151 r  display/counter1_i_11/O
                         net (fo=5, routed)           0.467     7.617    display/counter1_i_11_n_0
    SLICE_X57Y83         LUT5 (Prop_lut5_I0_O)        0.124     7.741 r  display/counter1_i_3/O
                         net (fo=2, routed)           0.669     8.410    A[7]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[7]_P[7])
                                                      3.841    12.251 r  counter1/P[7]
                         net (fo=7, routed)           0.781    13.032    display/P[7]
    SLICE_X57Y78         LUT6 (Prop_lut6_I5_O)        0.124    13.156 r  display/counter[7]_i_2/O
                         net (fo=1, routed)           0.473    13.629    display/counter[7]_i_2_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.014 r  display/counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.014    display/counter_reg[7]_i_1_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  display/counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.128    display/counter_reg[11]_i_1_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.462 r  display/counter_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.462    display_n_39
    SLICE_X57Y82         FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.497    14.920    clk_IBUF_BUFG
    SLICE_X57Y82         FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.278    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X57Y82         FDRE (Setup_fdre_C_D)        0.062    15.224    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -14.462    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 display/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterB_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.204ns  (logic 5.587ns (60.705%)  route 3.617ns (39.295%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.617     5.220    display/clk_IBUF_BUFG
    SLICE_X56Y82         FDRE                                         r  display/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         FDRE (Prop_fdre_C_Q)         0.518     5.738 r  display/v_count_reg[5]/Q
                         net (fo=21, routed)          0.845     6.583    display/v_count[5]
    SLICE_X55Y84         LUT5 (Prop_lut5_I4_O)        0.124     6.707 r  display/counter1_i_12/O
                         net (fo=6, routed)           0.319     7.027    display/counter1_i_12_n_0
    SLICE_X57Y84         LUT4 (Prop_lut4_I3_O)        0.124     7.151 r  display/counter1_i_11/O
                         net (fo=5, routed)           0.467     7.617    display/counter1_i_11_n_0
    SLICE_X57Y83         LUT5 (Prop_lut5_I0_O)        0.124     7.741 r  display/counter1_i_3/O
                         net (fo=2, routed)           0.669     8.410    A[7]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[7]_P[9])
                                                      3.841    12.251 r  counter1/P[9]
                         net (fo=5, routed)           0.660    12.911    display/P[9]
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.035 r  display/counterB[11]_i_2/O
                         net (fo=2, routed)           0.656    13.691    display/counterB[11]_i_2_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.089 r  display/counterB_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.089    display/counterB_reg[11]_i_1_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.423 r  display/counterB_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.423    display_n_25
    SLICE_X55Y83         FDRE                                         r  counterB_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.497    14.920    clk_IBUF_BUFG
    SLICE_X55Y83         FDRE                                         r  counterB_reg[13]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.143    
    SLICE_X55Y83         FDRE (Setup_fdre_C_D)        0.062    15.205    counterB_reg[13]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -14.423    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 display/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.128ns  (logic 5.574ns (61.063%)  route 3.554ns (38.937%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.617     5.220    display/clk_IBUF_BUFG
    SLICE_X56Y82         FDRE                                         r  display/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         FDRE (Prop_fdre_C_Q)         0.518     5.738 r  display/v_count_reg[5]/Q
                         net (fo=21, routed)          0.845     6.583    display/v_count[5]
    SLICE_X55Y84         LUT5 (Prop_lut5_I4_O)        0.124     6.707 r  display/counter1_i_12/O
                         net (fo=6, routed)           0.319     7.027    display/counter1_i_12_n_0
    SLICE_X57Y84         LUT4 (Prop_lut4_I3_O)        0.124     7.151 r  display/counter1_i_11/O
                         net (fo=5, routed)           0.467     7.617    display/counter1_i_11_n_0
    SLICE_X57Y83         LUT5 (Prop_lut5_I0_O)        0.124     7.741 r  display/counter1_i_3/O
                         net (fo=2, routed)           0.669     8.410    A[7]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[7]_P[7])
                                                      3.841    12.251 r  counter1/P[7]
                         net (fo=7, routed)           0.781    13.032    display/P[7]
    SLICE_X57Y78         LUT6 (Prop_lut6_I5_O)        0.124    13.156 r  display/counter[7]_i_2/O
                         net (fo=1, routed)           0.473    13.629    display/counter[7]_i_2_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.014 r  display/counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.014    display/counter_reg[7]_i_1_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.348 r  display/counter_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.348    display_n_43
    SLICE_X57Y81         FDRE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.495    14.918    clk_IBUF_BUFG
    SLICE_X57Y81         FDRE                                         r  counter_reg[9]/C
                         clock pessimism              0.276    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X57Y81         FDRE (Setup_fdre_C_D)        0.062    15.220    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                         -14.348    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 display/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.131ns  (logic 5.577ns (61.076%)  route 3.554ns (38.924%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.617     5.220    display/clk_IBUF_BUFG
    SLICE_X56Y82         FDRE                                         r  display/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         FDRE (Prop_fdre_C_Q)         0.518     5.738 r  display/v_count_reg[5]/Q
                         net (fo=21, routed)          0.845     6.583    display/v_count[5]
    SLICE_X55Y84         LUT5 (Prop_lut5_I4_O)        0.124     6.707 r  display/counter1_i_12/O
                         net (fo=6, routed)           0.319     7.027    display/counter1_i_12_n_0
    SLICE_X57Y84         LUT4 (Prop_lut4_I3_O)        0.124     7.151 r  display/counter1_i_11/O
                         net (fo=5, routed)           0.467     7.617    display/counter1_i_11_n_0
    SLICE_X57Y83         LUT5 (Prop_lut5_I0_O)        0.124     7.741 r  display/counter1_i_3/O
                         net (fo=2, routed)           0.669     8.410    A[7]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[7]_P[7])
                                                      3.841    12.251 r  counter1/P[7]
                         net (fo=7, routed)           0.781    13.032    display/P[7]
    SLICE_X57Y78         LUT6 (Prop_lut6_I5_O)        0.124    13.156 r  display/counter[7]_i_2/O
                         net (fo=1, routed)           0.473    13.629    display/counter[7]_i_2_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.014 r  display/counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.014    display/counter_reg[7]_i_1_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.128 r  display/counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.128    display/counter_reg[11]_i_1_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.351 r  display/counter_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.351    display_n_40
    SLICE_X57Y82         FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.497    14.920    clk_IBUF_BUFG
    SLICE_X57Y82         FDRE                                         r  counter_reg[12]/C
                         clock pessimism              0.278    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X57Y82         FDRE (Setup_fdre_C_D)        0.062    15.224    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -14.351    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 display/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterB_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.093ns  (logic 5.476ns (60.225%)  route 3.617ns (39.775%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.617     5.220    display/clk_IBUF_BUFG
    SLICE_X56Y82         FDRE                                         r  display/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         FDRE (Prop_fdre_C_Q)         0.518     5.738 r  display/v_count_reg[5]/Q
                         net (fo=21, routed)          0.845     6.583    display/v_count[5]
    SLICE_X55Y84         LUT5 (Prop_lut5_I4_O)        0.124     6.707 r  display/counter1_i_12/O
                         net (fo=6, routed)           0.319     7.027    display/counter1_i_12_n_0
    SLICE_X57Y84         LUT4 (Prop_lut4_I3_O)        0.124     7.151 r  display/counter1_i_11/O
                         net (fo=5, routed)           0.467     7.617    display/counter1_i_11_n_0
    SLICE_X57Y83         LUT5 (Prop_lut5_I0_O)        0.124     7.741 r  display/counter1_i_3/O
                         net (fo=2, routed)           0.669     8.410    A[7]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[7]_P[9])
                                                      3.841    12.251 r  counter1/P[9]
                         net (fo=5, routed)           0.660    12.911    display/P[9]
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124    13.035 r  display/counterB[11]_i_2/O
                         net (fo=2, routed)           0.656    13.691    display/counterB[11]_i_2_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.089 r  display/counterB_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.089    display/counterB_reg[11]_i_1_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.312 r  display/counterB_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.312    display_n_26
    SLICE_X55Y83         FDRE                                         r  counterB_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.497    14.920    clk_IBUF_BUFG
    SLICE_X55Y83         FDRE                                         r  counterB_reg[12]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.143    
    SLICE_X55Y83         FDRE (Setup_fdre_C_D)        0.062    15.205    counterB_reg[12]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -14.312    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 display/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.107ns  (logic 5.553ns (60.973%)  route 3.554ns (39.027%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.617     5.220    display/clk_IBUF_BUFG
    SLICE_X56Y82         FDRE                                         r  display/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         FDRE (Prop_fdre_C_Q)         0.518     5.738 r  display/v_count_reg[5]/Q
                         net (fo=21, routed)          0.845     6.583    display/v_count[5]
    SLICE_X55Y84         LUT5 (Prop_lut5_I4_O)        0.124     6.707 r  display/counter1_i_12/O
                         net (fo=6, routed)           0.319     7.027    display/counter1_i_12_n_0
    SLICE_X57Y84         LUT4 (Prop_lut4_I3_O)        0.124     7.151 r  display/counter1_i_11/O
                         net (fo=5, routed)           0.467     7.617    display/counter1_i_11_n_0
    SLICE_X57Y83         LUT5 (Prop_lut5_I0_O)        0.124     7.741 r  display/counter1_i_3/O
                         net (fo=2, routed)           0.669     8.410    A[7]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[7]_P[7])
                                                      3.841    12.251 r  counter1/P[7]
                         net (fo=7, routed)           0.781    13.032    display/P[7]
    SLICE_X57Y78         LUT6 (Prop_lut6_I5_O)        0.124    13.156 r  display/counter[7]_i_2/O
                         net (fo=1, routed)           0.473    13.629    display/counter[7]_i_2_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.014 r  display/counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.014    display/counter_reg[7]_i_1_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.327 r  display/counter_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.327    display_n_41
    SLICE_X57Y81         FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.495    14.918    clk_IBUF_BUFG
    SLICE_X57Y81         FDRE                                         r  counter_reg[11]/C
                         clock pessimism              0.276    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X57Y81         FDRE (Setup_fdre_C_D)        0.062    15.220    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                         -14.327    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 display/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterB_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.070ns  (logic 5.574ns (61.455%)  route 3.496ns (38.545%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.617     5.220    display/clk_IBUF_BUFG
    SLICE_X56Y82         FDRE                                         r  display/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         FDRE (Prop_fdre_C_Q)         0.518     5.738 r  display/v_count_reg[5]/Q
                         net (fo=21, routed)          0.845     6.583    display/v_count[5]
    SLICE_X55Y84         LUT5 (Prop_lut5_I4_O)        0.124     6.707 r  display/counter1_i_12/O
                         net (fo=6, routed)           0.319     7.027    display/counter1_i_12_n_0
    SLICE_X57Y84         LUT4 (Prop_lut4_I3_O)        0.124     7.151 r  display/counter1_i_11/O
                         net (fo=5, routed)           0.467     7.617    display/counter1_i_11_n_0
    SLICE_X57Y83         LUT5 (Prop_lut5_I0_O)        0.124     7.741 r  display/counter1_i_3/O
                         net (fo=2, routed)           0.669     8.410    A[7]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[7]_P[7])
                                                      3.841    12.251 r  counter1/P[7]
                         net (fo=7, routed)           0.842    13.093    display/P[7]
    SLICE_X56Y81         LUT6 (Prop_lut6_I0_O)        0.124    13.217 r  display/counterB[7]_i_2/O
                         net (fo=1, routed)           0.353    13.571    display/counterB[7]_i_2_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.956 r  display/counterB_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.956    display/counterB_reg[7]_i_1_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.290 r  display/counterB_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.290    display_n_29
    SLICE_X55Y82         FDRE                                         r  counterB_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.496    14.919    clk_IBUF_BUFG
    SLICE_X55Y82         FDRE                                         r  counterB_reg[9]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.142    
    SLICE_X55Y82         FDRE (Setup_fdre_C_D)        0.062    15.204    counterB_reg[9]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                         -14.290    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.936ns  (required time - arrival time)
  Source:                 display/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterB_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.049ns  (logic 5.553ns (61.366%)  route 3.496ns (38.634%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.617     5.220    display/clk_IBUF_BUFG
    SLICE_X56Y82         FDRE                                         r  display/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         FDRE (Prop_fdre_C_Q)         0.518     5.738 r  display/v_count_reg[5]/Q
                         net (fo=21, routed)          0.845     6.583    display/v_count[5]
    SLICE_X55Y84         LUT5 (Prop_lut5_I4_O)        0.124     6.707 r  display/counter1_i_12/O
                         net (fo=6, routed)           0.319     7.027    display/counter1_i_12_n_0
    SLICE_X57Y84         LUT4 (Prop_lut4_I3_O)        0.124     7.151 r  display/counter1_i_11/O
                         net (fo=5, routed)           0.467     7.617    display/counter1_i_11_n_0
    SLICE_X57Y83         LUT5 (Prop_lut5_I0_O)        0.124     7.741 r  display/counter1_i_3/O
                         net (fo=2, routed)           0.669     8.410    A[7]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[7]_P[7])
                                                      3.841    12.251 r  counter1/P[7]
                         net (fo=7, routed)           0.842    13.093    display/P[7]
    SLICE_X56Y81         LUT6 (Prop_lut6_I0_O)        0.124    13.217 r  display/counterB[7]_i_2/O
                         net (fo=1, routed)           0.353    13.571    display/counterB[7]_i_2_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.956 r  display/counterB_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.956    display/counterB_reg[7]_i_1_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.269 r  display/counterB_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.269    display_n_27
    SLICE_X55Y82         FDRE                                         r  counterB_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.496    14.919    clk_IBUF_BUFG
    SLICE_X55Y82         FDRE                                         r  counterB_reg[11]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.142    
    SLICE_X55Y82         FDRE (Setup_fdre_C_D)        0.062    15.204    counterB_reg[11]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                         -14.269    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.967ns  (required time - arrival time)
  Source:                 display/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.033ns  (logic 5.479ns (60.654%)  route 3.554ns (39.346%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.617     5.220    display/clk_IBUF_BUFG
    SLICE_X56Y82         FDRE                                         r  display/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         FDRE (Prop_fdre_C_Q)         0.518     5.738 r  display/v_count_reg[5]/Q
                         net (fo=21, routed)          0.845     6.583    display/v_count[5]
    SLICE_X55Y84         LUT5 (Prop_lut5_I4_O)        0.124     6.707 r  display/counter1_i_12/O
                         net (fo=6, routed)           0.319     7.027    display/counter1_i_12_n_0
    SLICE_X57Y84         LUT4 (Prop_lut4_I3_O)        0.124     7.151 r  display/counter1_i_11/O
                         net (fo=5, routed)           0.467     7.617    display/counter1_i_11_n_0
    SLICE_X57Y83         LUT5 (Prop_lut5_I0_O)        0.124     7.741 r  display/counter1_i_3/O
                         net (fo=2, routed)           0.669     8.410    A[7]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[7]_P[7])
                                                      3.841    12.251 r  counter1/P[7]
                         net (fo=7, routed)           0.781    13.032    display/P[7]
    SLICE_X57Y78         LUT6 (Prop_lut6_I5_O)        0.124    13.156 r  display/counter[7]_i_2/O
                         net (fo=1, routed)           0.473    13.629    display/counter[7]_i_2_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.014 r  display/counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.014    display/counter_reg[7]_i_1_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.253 r  display/counter_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.253    display_n_42
    SLICE_X57Y81         FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.495    14.918    clk_IBUF_BUFG
    SLICE_X57Y81         FDRE                                         r  counter_reg[10]/C
                         clock pessimism              0.276    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X57Y81         FDRE (Setup_fdre_C_D)        0.062    15.220    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                         -14.253    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 display/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.017ns  (logic 5.463ns (60.584%)  route 3.554ns (39.416%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.617     5.220    display/clk_IBUF_BUFG
    SLICE_X56Y82         FDRE                                         r  display/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         FDRE (Prop_fdre_C_Q)         0.518     5.738 r  display/v_count_reg[5]/Q
                         net (fo=21, routed)          0.845     6.583    display/v_count[5]
    SLICE_X55Y84         LUT5 (Prop_lut5_I4_O)        0.124     6.707 r  display/counter1_i_12/O
                         net (fo=6, routed)           0.319     7.027    display/counter1_i_12_n_0
    SLICE_X57Y84         LUT4 (Prop_lut4_I3_O)        0.124     7.151 r  display/counter1_i_11/O
                         net (fo=5, routed)           0.467     7.617    display/counter1_i_11_n_0
    SLICE_X57Y83         LUT5 (Prop_lut5_I0_O)        0.124     7.741 r  display/counter1_i_3/O
                         net (fo=2, routed)           0.669     8.410    A[7]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[7]_P[7])
                                                      3.841    12.251 r  counter1/P[7]
                         net (fo=7, routed)           0.781    13.032    display/P[7]
    SLICE_X57Y78         LUT6 (Prop_lut6_I5_O)        0.124    13.156 r  display/counter[7]_i_2/O
                         net (fo=1, routed)           0.473    13.629    display/counter[7]_i_2_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.014 r  display/counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.014    display/counter_reg[7]_i_1_n_0
    SLICE_X57Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.237 r  display/counter_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.237    display_n_44
    SLICE_X57Y81         FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         1.495    14.918    clk_IBUF_BUFG
    SLICE_X57Y81         FDRE                                         r  counter_reg[8]/C
                         clock pessimism              0.276    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X57Y81         FDRE (Setup_fdre_C_D)        0.062    15.220    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                         -14.237    
  -------------------------------------------------------------------
                         slack                                  0.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 frame2a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.573     1.492    frame2a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y89          FDRE                                         r  frame2a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  frame2a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=8, routed)           0.088     1.722    frame2a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X8Y89          LUT6 (Prop_lut6_I5_O)        0.045     1.767 r  frame2a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.000     1.767    outB[1]
    SLICE_X8Y89          FDRE                                         r  bB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.844     2.009    clk_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  bB_reg[1]/C
                         clock pessimism             -0.503     1.505    
    SLICE_X8Y89          FDRE (Hold_fdre_C_D)         0.121     1.626    bB_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 frame2a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.573     1.492    frame2a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y89          FDRE                                         r  frame2a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  frame2a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=8, routed)           0.088     1.722    frame2a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y89          LUT6 (Prop_lut6_I3_O)        0.045     1.767 r  frame2a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.000     1.767    outB[3]
    SLICE_X8Y89          FDRE                                         r  bB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.844     2.009    clk_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  bB_reg[3]/C
                         clock pessimism             -0.503     1.505    
    SLICE_X8Y89          FDRE (Hold_fdre_C_D)         0.121     1.626    bB_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 flag_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            writeWhite_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.563     1.482    clk_IBUF_BUFG
    SLICE_X36Y81         FDRE                                         r  flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  flag_reg/Q
                         net (fo=2, routed)           0.076     1.700    flag
    SLICE_X36Y81         FDRE                                         r  writeWhite_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.832     1.997    clk_IBUF_BUFG
    SLICE_X36Y81         FDRE                                         r  writeWhite_reg/C
                         clock pessimism             -0.514     1.482    
    SLICE_X36Y81         FDRE (Hold_fdre_C_D)         0.075     1.557    writeWhite_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 minErrorSwitchState_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minErrorState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.567     1.486    clk_IBUF_BUFG
    SLICE_X43Y91         FDSE                                         r  minErrorSwitchState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDSE (Prop_fdse_C_Q)         0.141     1.627 f  minErrorSwitchState_reg[0]/Q
                         net (fo=3, routed)           0.098     1.726    minErrorSwitchState[0]
    SLICE_X42Y91         LUT5 (Prop_lut5_I4_O)        0.048     1.774 r  minErrorState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.774    minErrorState[1]_i_1_n_0
    SLICE_X42Y91         FDRE                                         r  minErrorState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.837     2.002    clk_IBUF_BUFG
    SLICE_X42Y91         FDRE                                         r  minErrorState_reg[1]/C
                         clock pessimism             -0.502     1.499    
    SLICE_X42Y91         FDRE (Hold_fdre_C_D)         0.131     1.630    minErrorState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 frame2a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.573     1.492    frame2a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y89          FDRE                                         r  frame2a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  frame2a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=8, routed)           0.090     1.724    frame2a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X8Y89          LUT6 (Prop_lut6_I5_O)        0.045     1.769 r  frame2a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.000     1.769    outB[0]
    SLICE_X8Y89          FDRE                                         r  bB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.844     2.009    clk_IBUF_BUFG
    SLICE_X8Y89          FDRE                                         r  bB_reg[0]/C
                         clock pessimism             -0.503     1.505    
    SLICE_X8Y89          FDRE (Hold_fdre_C_D)         0.120     1.625    bB_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 addrB_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aB_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.189ns (64.902%)  route 0.102ns (35.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.567     1.486    clk_IBUF_BUFG
    SLICE_X43Y90         FDRE                                         r  addrB_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  addrB_reg[12]/Q
                         net (fo=2, routed)           0.102     1.730    addrB_reg[12]
    SLICE_X42Y90         LUT3 (Prop_lut3_I2_O)        0.048     1.778 r  aB[12]_i_1/O
                         net (fo=1, routed)           0.000     1.778    aB[12]_i_1_n_0
    SLICE_X42Y90         FDRE                                         r  aB_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.837     2.002    clk_IBUF_BUFG
    SLICE_X42Y90         FDRE                                         r  aB_reg[12]/C
                         clock pessimism             -0.502     1.499    
    SLICE_X42Y90         FDRE (Hold_fdre_C_D)         0.131     1.630    aB_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 minErrorSwitchState_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minErrorState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.567     1.486    clk_IBUF_BUFG
    SLICE_X43Y91         FDSE                                         r  minErrorSwitchState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDSE (Prop_fdse_C_Q)         0.141     1.627 r  minErrorSwitchState_reg[0]/Q
                         net (fo=3, routed)           0.098     1.726    minErrorSwitchState[0]
    SLICE_X42Y91         LUT5 (Prop_lut5_I4_O)        0.045     1.771 r  minErrorState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.771    minErrorState[0]_i_1_n_0
    SLICE_X42Y91         FDRE                                         r  minErrorState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.837     2.002    clk_IBUF_BUFG
    SLICE_X42Y91         FDRE                                         r  minErrorState_reg[0]/C
                         clock pessimism             -0.502     1.499    
    SLICE_X42Y91         FDRE (Hold_fdre_C_D)         0.120     1.619    minErrorState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.903%)  route 0.101ns (35.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.566     1.485    frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X63Y88         FDRE                                         r  frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=8, routed)           0.101     1.727    frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X62Y88         LUT6 (Prop_lut6_I5_O)        0.045     1.772 r  frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.000     1.772    outA[3]
    SLICE_X62Y88         FDRE                                         r  bA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.837     2.002    clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  bA_reg[3]/C
                         clock pessimism             -0.503     1.498    
    SLICE_X62Y88         FDRE (Hold_fdre_C_D)         0.121     1.619    bA_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 aA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.164ns (25.300%)  route 0.484ns (74.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.562     1.481    clk_IBUF_BUFG
    SLICE_X46Y86         FDRE                                         r  aA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  aA_reg[3]/Q
                         net (fo=9, routed)           0.484     2.130    frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y17         RAMB36E1                                     r  frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.879     2.044    frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.250     1.794    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.977    frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 sadSwitchState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockSadState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.137%)  route 0.125ns (39.863%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.568     1.487    clk_IBUF_BUFG
    SLICE_X35Y88         FDRE                                         r  sadSwitchState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.141     1.628 f  sadSwitchState_reg[0]/Q
                         net (fo=9, routed)           0.125     1.754    sadSwitchState_reg_n_0_[0]
    SLICE_X34Y88         LUT5 (Prop_lut5_I4_O)        0.048     1.802 r  blockSadState[1]_i_2/O
                         net (fo=1, routed)           0.000     1.802    blockSadState[1]_i_2_n_0
    SLICE_X34Y88         FDRE                                         r  blockSadState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=526, routed)         0.839     2.004    clk_IBUF_BUFG
    SLICE_X34Y88         FDRE                                         r  blockSadState_reg[1]/C
                         clock pessimism             -0.503     1.500    
    SLICE_X34Y88         FDRE (Hold_fdre_C_D)         0.131     1.631    blockSadState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y15  frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y15  frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15  frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15  frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18  frame2a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18  frame2a/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y33  frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y33  frame1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12  frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12  frame2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y83  jT_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y83  jT_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y83  jT_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y83  jT_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y83  iT_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y83  iT_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y83  iT_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y83  iT_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y83  VGA_B_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y83  VGA_B_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y83  counterB_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y83  counterB_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y89  i_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y79  counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y82  counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y82  counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y88  jM_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y88  jM_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y88  jM_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y88  jM_reg[27]/C



