// Seed: 4000059809
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = id_2;
  assign id_9 = -1;
  wire id_10;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input tri1 id_0#(.id_2(id_0 == 1))
);
  bit id_3, id_4;
  wire id_5, id_6;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_2,
      id_2,
      id_2,
      id_2,
      id_5,
      id_5,
      id_2
  );
  wire id_7;
  initial id_4 <= -1;
  always id_2 = -1;
  assign id_2 = -1;
endmodule
