/*
    This file was generated automatically by Alchitry Labs 2.0.30-BETA.
    Do not edit this file directly. Instead edit the original Lucid source.
    This is a temporary file and any changes made to it will be destroyed.
*/

module alu (
        input wire [31:0] a,
        input wire [31:0] b,
        input wire [5:0] alufn,
        output reg [31:0] out,
        output reg z,
        output reg v,
        output reg n
    );
    logic [31:0] out_sig;
    always @* begin
        z = 1'h0;
        v = 1'h0;
        n = 1'h0;
        
        case (alufn)
            6'h0: begin
                out_sig = a + b;
                z = ~(|out_sig);
                v = (a[5'h1f] & (b[5'h1f] ^ alufn[1'h0]) & !out_sig[5'h1f]) | (!a[5'h1f] & !(b[5'h1f] ^ alufn[1'h0]) & out_sig[5'h1f]);
                n = out_sig[5'h1f];
            end
            6'h1: begin
                out_sig = a - b;
                z = ~(|out_sig);
                v = (a[5'h1f] & (b[5'h1f] ^ alufn[1'h0]) & !out_sig[5'h1f]) | (!a[5'h1f] & !(b[5'h1f] ^ alufn[1'h0]) & out_sig[5'h1f]);
                n = out_sig[5'h1f];
            end
            6'h2: begin
                out_sig = a * b;
            end
            6'h18: begin
                out_sig = a & b;
            end
            6'h1e: begin
                out_sig = a | b;
            end
            6'h16: begin
                out_sig = a ^ b;
            end
            6'h1a: begin
                out_sig = a;
            end
            6'h1b: begin
                out_sig = b;
            end
            6'h20: begin
                out_sig = a << b[3'h4:1'h0];
            end
            6'h21: begin
                out_sig = a >> b[3'h4:1'h0];
            end
            6'h23: begin
                out_sig = a >>> b[3'h4:1'h0];
            end
            6'h33: begin
                out_sig = a == b;
            end
            6'h35: begin
                out_sig = a < b;
            end
            6'h37: begin
                out_sig = a <= b;
            end
            default: begin
                out_sig = 1'h0;
            end
        endcase
        out = out_sig;
    end
    
    
endmodule