# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../Jingjinhai_Army/Huabei_JJH_Ar/Huabei_JJH_Ar.srcs/sources_1/ip/ADDER_16P16/sim/ADDER_16P16.vhd" \
"../../../../../../Jingjinhai_Army/Huabei_JJH_Ar/Huabei_JJH_Ar.srcs/sources_1/ip/MULT_16X16/sim/MULT_16X16.vhd" \

# Do not sort compile order
nosort
