// Seed: 96861771
module module_0 (
    output logic id_0
    , id_5,
    input supply1 id_1,
    output supply1 id_2,
    output tri0 id_3
);
  initial begin : LABEL_0
    id_5 <= id_1;
    if (1)
      assume (-1 == 1'h0);
      else if (1) id_0 <= id_5;
  end
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    output wor id_2,
    output logic id_3,
    input supply0 id_4,
    input tri1 id_5,
    input wor id_6,
    output supply0 id_7,
    output tri0 id_8,
    output logic id_9
);
  parameter id_11 = 1;
  always @(1) begin : LABEL_0
    if (1) begin : LABEL_1
      id_3 <= id_4;
    end else begin : LABEL_2
      id_9 <= -1;
    end
  end
  module_0 modCall_1 (
      id_3,
      id_6,
      id_7,
      id_7
  );
  assign modCall_1.id_1 = 0;
endmodule
