v 20081231 1
C 40000 40000 0 0 0 title-B.sym
N 47500 45600 47500 46900 4
N 48200 46900 48400 46900 4
T 51800 40900 9 16 1 0 0 0 1
Inverter Gate
T 50100 40400 9 10 1 0 0 0 1
inverter.sch
T 50500 40100 9 10 1 0 0 0 1
1
T 52200 40100 9 10 1 0 0 0 1
1
T 54200 40400 9 10 1 0 0 0 1
1
T 54300 40100 9 10 1 0 0 0 1
Facundo J Ferrer
N 48400 46900 48400 47400 4
N 48400 47400 48100 47400 4
N 48400 44700 48100 44700 4
N 48100 46200 49100 46200 4
C 47500 45100 1 0 0 asic-nmos-1.sym
{
T 48900 45900 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 47700 45100 5 10 1 1 0 0 1
refdes=M2
T 48300 45700 5 8 1 1 0 0 1
model-name=nmos4
T 48300 45400 5 8 1 0 0 0 1
w=3u
T 48300 45200 5 8 1 0 0 0 1
l=0.8u
}
C 47500 46400 1 0 0 asic-pmos-1.sym
{
T 48900 47200 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 47800 47200 5 10 1 1 0 0 1
refdes=M1
T 48500 47000 5 8 1 2 0 0 1
model-name=pmos4
T 48300 46700 5 8 1 0 0 0 1
w=10u
T 48300 46500 5 8 1 0 0 0 1
l=0.8u
}
N 48100 46100 48100 46400 4
N 48400 44700 48400 45600 4
N 48400 45600 48200 45600 4
N 48100 44700 48100 45100 4
C 46900 46100 1 0 0 in-1.sym
{
T 46900 46400 5 10 0 0 0 0 1
device=INPUT
T 46900 46400 5 10 1 1 0 0 1
refdes=in1
}
C 48000 48100 1 270 0 in-1.sym
{
T 48300 48100 5 10 0 0 270 0 1
device=INPUT
T 48300 48100 5 10 1 1 270 0 1
refdes=Vdd
}
C 49100 46100 1 0 0 out-1.sym
{
T 49100 46400 5 10 0 0 0 0 1
device=OUTPUT
T 49100 46400 5 10 1 1 0 0 1
refdes=out1
}
N 48100 47500 48100 47400 4
C 48100 44400 1 0 0 gnd-1.sym
