
TRYING.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008234  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000218  080082f8  080082f8  000092f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008510  08008510  0000a0ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08008510  08008510  0000a0ec  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08008510  08008510  0000a0ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008510  08008510  00009510  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008514  08008514  00009514  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000ec  20000000  08008518  0000a000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002f8  200000f0  08008604  0000a0f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200003e8  08008604  0000a3e8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000a0ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f357  00000000  00000000  0000a114  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020b0  00000000  00000000  0001946b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e68  00000000  00000000  0001b520  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b6a  00000000  00000000  0001c388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00010f6c  00000000  00000000  0001cef2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012882  00000000  00000000  0002de5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00066f72  00000000  00000000  000406e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a7652  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e08  00000000  00000000  000a7698  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  000ab4a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200000f0 	.word	0x200000f0
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080082dc 	.word	0x080082dc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200000f4 	.word	0x200000f4
 8000104:	080082dc 	.word	0x080082dc

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	@ 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	@ 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			@ (mov r8, r8)

08000418 <__aeabi_cdrcmple>:
 8000418:	4684      	mov	ip, r0
 800041a:	0010      	movs	r0, r2
 800041c:	4662      	mov	r2, ip
 800041e:	468c      	mov	ip, r1
 8000420:	0019      	movs	r1, r3
 8000422:	4663      	mov	r3, ip
 8000424:	e000      	b.n	8000428 <__aeabi_cdcmpeq>
 8000426:	46c0      	nop			@ (mov r8, r8)

08000428 <__aeabi_cdcmpeq>:
 8000428:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800042a:	f001 fef1 	bl	8002210 <__ledf2>
 800042e:	2800      	cmp	r0, #0
 8000430:	d401      	bmi.n	8000436 <__aeabi_cdcmpeq+0xe>
 8000432:	2100      	movs	r1, #0
 8000434:	42c8      	cmn	r0, r1
 8000436:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000438 <__aeabi_dcmpeq>:
 8000438:	b510      	push	{r4, lr}
 800043a:	f001 fe35 	bl	80020a8 <__eqdf2>
 800043e:	4240      	negs	r0, r0
 8000440:	3001      	adds	r0, #1
 8000442:	bd10      	pop	{r4, pc}

08000444 <__aeabi_dcmplt>:
 8000444:	b510      	push	{r4, lr}
 8000446:	f001 fee3 	bl	8002210 <__ledf2>
 800044a:	2800      	cmp	r0, #0
 800044c:	db01      	blt.n	8000452 <__aeabi_dcmplt+0xe>
 800044e:	2000      	movs	r0, #0
 8000450:	bd10      	pop	{r4, pc}
 8000452:	2001      	movs	r0, #1
 8000454:	bd10      	pop	{r4, pc}
 8000456:	46c0      	nop			@ (mov r8, r8)

08000458 <__aeabi_dcmple>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 fed9 	bl	8002210 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	dd01      	ble.n	8000466 <__aeabi_dcmple+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmpgt>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 fe5f 	bl	8002130 <__gedf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dc01      	bgt.n	800047a <__aeabi_dcmpgt+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmpge>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 fe55 	bl	8002130 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	da01      	bge.n	800048e <__aeabi_dcmpge+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_fadd>:
 8000494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000496:	024b      	lsls	r3, r1, #9
 8000498:	0a5a      	lsrs	r2, r3, #9
 800049a:	4694      	mov	ip, r2
 800049c:	004a      	lsls	r2, r1, #1
 800049e:	0fc9      	lsrs	r1, r1, #31
 80004a0:	46ce      	mov	lr, r9
 80004a2:	4647      	mov	r7, r8
 80004a4:	4689      	mov	r9, r1
 80004a6:	0045      	lsls	r5, r0, #1
 80004a8:	0246      	lsls	r6, r0, #9
 80004aa:	0e2d      	lsrs	r5, r5, #24
 80004ac:	0e12      	lsrs	r2, r2, #24
 80004ae:	b580      	push	{r7, lr}
 80004b0:	0999      	lsrs	r1, r3, #6
 80004b2:	0a77      	lsrs	r7, r6, #9
 80004b4:	0fc4      	lsrs	r4, r0, #31
 80004b6:	09b6      	lsrs	r6, r6, #6
 80004b8:	1aab      	subs	r3, r5, r2
 80004ba:	454c      	cmp	r4, r9
 80004bc:	d020      	beq.n	8000500 <__aeabi_fadd+0x6c>
 80004be:	2b00      	cmp	r3, #0
 80004c0:	dd0c      	ble.n	80004dc <__aeabi_fadd+0x48>
 80004c2:	2a00      	cmp	r2, #0
 80004c4:	d134      	bne.n	8000530 <__aeabi_fadd+0x9c>
 80004c6:	2900      	cmp	r1, #0
 80004c8:	d02a      	beq.n	8000520 <__aeabi_fadd+0x8c>
 80004ca:	1e5a      	subs	r2, r3, #1
 80004cc:	2b01      	cmp	r3, #1
 80004ce:	d100      	bne.n	80004d2 <__aeabi_fadd+0x3e>
 80004d0:	e08f      	b.n	80005f2 <__aeabi_fadd+0x15e>
 80004d2:	2bff      	cmp	r3, #255	@ 0xff
 80004d4:	d100      	bne.n	80004d8 <__aeabi_fadd+0x44>
 80004d6:	e0cd      	b.n	8000674 <__aeabi_fadd+0x1e0>
 80004d8:	0013      	movs	r3, r2
 80004da:	e02f      	b.n	800053c <__aeabi_fadd+0xa8>
 80004dc:	2b00      	cmp	r3, #0
 80004de:	d060      	beq.n	80005a2 <__aeabi_fadd+0x10e>
 80004e0:	1b53      	subs	r3, r2, r5
 80004e2:	2d00      	cmp	r5, #0
 80004e4:	d000      	beq.n	80004e8 <__aeabi_fadd+0x54>
 80004e6:	e0ee      	b.n	80006c6 <__aeabi_fadd+0x232>
 80004e8:	2e00      	cmp	r6, #0
 80004ea:	d100      	bne.n	80004ee <__aeabi_fadd+0x5a>
 80004ec:	e13e      	b.n	800076c <__aeabi_fadd+0x2d8>
 80004ee:	1e5c      	subs	r4, r3, #1
 80004f0:	2b01      	cmp	r3, #1
 80004f2:	d100      	bne.n	80004f6 <__aeabi_fadd+0x62>
 80004f4:	e16b      	b.n	80007ce <__aeabi_fadd+0x33a>
 80004f6:	2bff      	cmp	r3, #255	@ 0xff
 80004f8:	d100      	bne.n	80004fc <__aeabi_fadd+0x68>
 80004fa:	e0b9      	b.n	8000670 <__aeabi_fadd+0x1dc>
 80004fc:	0023      	movs	r3, r4
 80004fe:	e0e7      	b.n	80006d0 <__aeabi_fadd+0x23c>
 8000500:	2b00      	cmp	r3, #0
 8000502:	dc00      	bgt.n	8000506 <__aeabi_fadd+0x72>
 8000504:	e0a4      	b.n	8000650 <__aeabi_fadd+0x1bc>
 8000506:	2a00      	cmp	r2, #0
 8000508:	d069      	beq.n	80005de <__aeabi_fadd+0x14a>
 800050a:	2dff      	cmp	r5, #255	@ 0xff
 800050c:	d100      	bne.n	8000510 <__aeabi_fadd+0x7c>
 800050e:	e0b1      	b.n	8000674 <__aeabi_fadd+0x1e0>
 8000510:	2280      	movs	r2, #128	@ 0x80
 8000512:	04d2      	lsls	r2, r2, #19
 8000514:	4311      	orrs	r1, r2
 8000516:	2b1b      	cmp	r3, #27
 8000518:	dc00      	bgt.n	800051c <__aeabi_fadd+0x88>
 800051a:	e0e9      	b.n	80006f0 <__aeabi_fadd+0x25c>
 800051c:	002b      	movs	r3, r5
 800051e:	3605      	adds	r6, #5
 8000520:	08f7      	lsrs	r7, r6, #3
 8000522:	2bff      	cmp	r3, #255	@ 0xff
 8000524:	d100      	bne.n	8000528 <__aeabi_fadd+0x94>
 8000526:	e0a5      	b.n	8000674 <__aeabi_fadd+0x1e0>
 8000528:	027a      	lsls	r2, r7, #9
 800052a:	0a52      	lsrs	r2, r2, #9
 800052c:	b2d8      	uxtb	r0, r3
 800052e:	e030      	b.n	8000592 <__aeabi_fadd+0xfe>
 8000530:	2dff      	cmp	r5, #255	@ 0xff
 8000532:	d100      	bne.n	8000536 <__aeabi_fadd+0xa2>
 8000534:	e09e      	b.n	8000674 <__aeabi_fadd+0x1e0>
 8000536:	2280      	movs	r2, #128	@ 0x80
 8000538:	04d2      	lsls	r2, r2, #19
 800053a:	4311      	orrs	r1, r2
 800053c:	2001      	movs	r0, #1
 800053e:	2b1b      	cmp	r3, #27
 8000540:	dc08      	bgt.n	8000554 <__aeabi_fadd+0xc0>
 8000542:	0008      	movs	r0, r1
 8000544:	2220      	movs	r2, #32
 8000546:	40d8      	lsrs	r0, r3
 8000548:	1ad3      	subs	r3, r2, r3
 800054a:	4099      	lsls	r1, r3
 800054c:	000b      	movs	r3, r1
 800054e:	1e5a      	subs	r2, r3, #1
 8000550:	4193      	sbcs	r3, r2
 8000552:	4318      	orrs	r0, r3
 8000554:	1a36      	subs	r6, r6, r0
 8000556:	0173      	lsls	r3, r6, #5
 8000558:	d400      	bmi.n	800055c <__aeabi_fadd+0xc8>
 800055a:	e071      	b.n	8000640 <__aeabi_fadd+0x1ac>
 800055c:	01b6      	lsls	r6, r6, #6
 800055e:	09b7      	lsrs	r7, r6, #6
 8000560:	0038      	movs	r0, r7
 8000562:	f002 fee5 	bl	8003330 <__clzsi2>
 8000566:	003b      	movs	r3, r7
 8000568:	3805      	subs	r0, #5
 800056a:	4083      	lsls	r3, r0
 800056c:	4285      	cmp	r5, r0
 800056e:	dd4d      	ble.n	800060c <__aeabi_fadd+0x178>
 8000570:	4eb4      	ldr	r6, [pc, #720]	@ (8000844 <__aeabi_fadd+0x3b0>)
 8000572:	1a2d      	subs	r5, r5, r0
 8000574:	401e      	ands	r6, r3
 8000576:	075a      	lsls	r2, r3, #29
 8000578:	d068      	beq.n	800064c <__aeabi_fadd+0x1b8>
 800057a:	220f      	movs	r2, #15
 800057c:	4013      	ands	r3, r2
 800057e:	2b04      	cmp	r3, #4
 8000580:	d064      	beq.n	800064c <__aeabi_fadd+0x1b8>
 8000582:	3604      	adds	r6, #4
 8000584:	0173      	lsls	r3, r6, #5
 8000586:	d561      	bpl.n	800064c <__aeabi_fadd+0x1b8>
 8000588:	1c68      	adds	r0, r5, #1
 800058a:	2dfe      	cmp	r5, #254	@ 0xfe
 800058c:	d154      	bne.n	8000638 <__aeabi_fadd+0x1a4>
 800058e:	20ff      	movs	r0, #255	@ 0xff
 8000590:	2200      	movs	r2, #0
 8000592:	05c0      	lsls	r0, r0, #23
 8000594:	4310      	orrs	r0, r2
 8000596:	07e4      	lsls	r4, r4, #31
 8000598:	4320      	orrs	r0, r4
 800059a:	bcc0      	pop	{r6, r7}
 800059c:	46b9      	mov	r9, r7
 800059e:	46b0      	mov	r8, r6
 80005a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80005a2:	22fe      	movs	r2, #254	@ 0xfe
 80005a4:	4690      	mov	r8, r2
 80005a6:	1c68      	adds	r0, r5, #1
 80005a8:	0002      	movs	r2, r0
 80005aa:	4640      	mov	r0, r8
 80005ac:	4210      	tst	r0, r2
 80005ae:	d16b      	bne.n	8000688 <__aeabi_fadd+0x1f4>
 80005b0:	2d00      	cmp	r5, #0
 80005b2:	d000      	beq.n	80005b6 <__aeabi_fadd+0x122>
 80005b4:	e0dd      	b.n	8000772 <__aeabi_fadd+0x2de>
 80005b6:	2e00      	cmp	r6, #0
 80005b8:	d100      	bne.n	80005bc <__aeabi_fadd+0x128>
 80005ba:	e102      	b.n	80007c2 <__aeabi_fadd+0x32e>
 80005bc:	2900      	cmp	r1, #0
 80005be:	d0b3      	beq.n	8000528 <__aeabi_fadd+0x94>
 80005c0:	2280      	movs	r2, #128	@ 0x80
 80005c2:	1a77      	subs	r7, r6, r1
 80005c4:	04d2      	lsls	r2, r2, #19
 80005c6:	4217      	tst	r7, r2
 80005c8:	d100      	bne.n	80005cc <__aeabi_fadd+0x138>
 80005ca:	e136      	b.n	800083a <__aeabi_fadd+0x3a6>
 80005cc:	464c      	mov	r4, r9
 80005ce:	1b8e      	subs	r6, r1, r6
 80005d0:	d061      	beq.n	8000696 <__aeabi_fadd+0x202>
 80005d2:	2001      	movs	r0, #1
 80005d4:	4216      	tst	r6, r2
 80005d6:	d130      	bne.n	800063a <__aeabi_fadd+0x1a6>
 80005d8:	2300      	movs	r3, #0
 80005da:	08f7      	lsrs	r7, r6, #3
 80005dc:	e7a4      	b.n	8000528 <__aeabi_fadd+0x94>
 80005de:	2900      	cmp	r1, #0
 80005e0:	d09e      	beq.n	8000520 <__aeabi_fadd+0x8c>
 80005e2:	1e5a      	subs	r2, r3, #1
 80005e4:	2b01      	cmp	r3, #1
 80005e6:	d100      	bne.n	80005ea <__aeabi_fadd+0x156>
 80005e8:	e0ca      	b.n	8000780 <__aeabi_fadd+0x2ec>
 80005ea:	2bff      	cmp	r3, #255	@ 0xff
 80005ec:	d042      	beq.n	8000674 <__aeabi_fadd+0x1e0>
 80005ee:	0013      	movs	r3, r2
 80005f0:	e791      	b.n	8000516 <__aeabi_fadd+0x82>
 80005f2:	1a71      	subs	r1, r6, r1
 80005f4:	014b      	lsls	r3, r1, #5
 80005f6:	d400      	bmi.n	80005fa <__aeabi_fadd+0x166>
 80005f8:	e0d1      	b.n	800079e <__aeabi_fadd+0x30a>
 80005fa:	018f      	lsls	r7, r1, #6
 80005fc:	09bf      	lsrs	r7, r7, #6
 80005fe:	0038      	movs	r0, r7
 8000600:	f002 fe96 	bl	8003330 <__clzsi2>
 8000604:	003b      	movs	r3, r7
 8000606:	3805      	subs	r0, #5
 8000608:	4083      	lsls	r3, r0
 800060a:	2501      	movs	r5, #1
 800060c:	2220      	movs	r2, #32
 800060e:	1b40      	subs	r0, r0, r5
 8000610:	3001      	adds	r0, #1
 8000612:	1a12      	subs	r2, r2, r0
 8000614:	001e      	movs	r6, r3
 8000616:	4093      	lsls	r3, r2
 8000618:	40c6      	lsrs	r6, r0
 800061a:	1e5a      	subs	r2, r3, #1
 800061c:	4193      	sbcs	r3, r2
 800061e:	431e      	orrs	r6, r3
 8000620:	d039      	beq.n	8000696 <__aeabi_fadd+0x202>
 8000622:	0773      	lsls	r3, r6, #29
 8000624:	d100      	bne.n	8000628 <__aeabi_fadd+0x194>
 8000626:	e11b      	b.n	8000860 <__aeabi_fadd+0x3cc>
 8000628:	230f      	movs	r3, #15
 800062a:	2500      	movs	r5, #0
 800062c:	4033      	ands	r3, r6
 800062e:	2b04      	cmp	r3, #4
 8000630:	d1a7      	bne.n	8000582 <__aeabi_fadd+0xee>
 8000632:	2001      	movs	r0, #1
 8000634:	0172      	lsls	r2, r6, #5
 8000636:	d57c      	bpl.n	8000732 <__aeabi_fadd+0x29e>
 8000638:	b2c0      	uxtb	r0, r0
 800063a:	01b2      	lsls	r2, r6, #6
 800063c:	0a52      	lsrs	r2, r2, #9
 800063e:	e7a8      	b.n	8000592 <__aeabi_fadd+0xfe>
 8000640:	0773      	lsls	r3, r6, #29
 8000642:	d003      	beq.n	800064c <__aeabi_fadd+0x1b8>
 8000644:	230f      	movs	r3, #15
 8000646:	4033      	ands	r3, r6
 8000648:	2b04      	cmp	r3, #4
 800064a:	d19a      	bne.n	8000582 <__aeabi_fadd+0xee>
 800064c:	002b      	movs	r3, r5
 800064e:	e767      	b.n	8000520 <__aeabi_fadd+0x8c>
 8000650:	2b00      	cmp	r3, #0
 8000652:	d023      	beq.n	800069c <__aeabi_fadd+0x208>
 8000654:	1b53      	subs	r3, r2, r5
 8000656:	2d00      	cmp	r5, #0
 8000658:	d17b      	bne.n	8000752 <__aeabi_fadd+0x2be>
 800065a:	2e00      	cmp	r6, #0
 800065c:	d100      	bne.n	8000660 <__aeabi_fadd+0x1cc>
 800065e:	e086      	b.n	800076e <__aeabi_fadd+0x2da>
 8000660:	1e5d      	subs	r5, r3, #1
 8000662:	2b01      	cmp	r3, #1
 8000664:	d100      	bne.n	8000668 <__aeabi_fadd+0x1d4>
 8000666:	e08b      	b.n	8000780 <__aeabi_fadd+0x2ec>
 8000668:	2bff      	cmp	r3, #255	@ 0xff
 800066a:	d002      	beq.n	8000672 <__aeabi_fadd+0x1de>
 800066c:	002b      	movs	r3, r5
 800066e:	e075      	b.n	800075c <__aeabi_fadd+0x2c8>
 8000670:	464c      	mov	r4, r9
 8000672:	4667      	mov	r7, ip
 8000674:	2f00      	cmp	r7, #0
 8000676:	d100      	bne.n	800067a <__aeabi_fadd+0x1e6>
 8000678:	e789      	b.n	800058e <__aeabi_fadd+0xfa>
 800067a:	2280      	movs	r2, #128	@ 0x80
 800067c:	03d2      	lsls	r2, r2, #15
 800067e:	433a      	orrs	r2, r7
 8000680:	0252      	lsls	r2, r2, #9
 8000682:	20ff      	movs	r0, #255	@ 0xff
 8000684:	0a52      	lsrs	r2, r2, #9
 8000686:	e784      	b.n	8000592 <__aeabi_fadd+0xfe>
 8000688:	1a77      	subs	r7, r6, r1
 800068a:	017b      	lsls	r3, r7, #5
 800068c:	d46b      	bmi.n	8000766 <__aeabi_fadd+0x2d2>
 800068e:	2f00      	cmp	r7, #0
 8000690:	d000      	beq.n	8000694 <__aeabi_fadd+0x200>
 8000692:	e765      	b.n	8000560 <__aeabi_fadd+0xcc>
 8000694:	2400      	movs	r4, #0
 8000696:	2000      	movs	r0, #0
 8000698:	2200      	movs	r2, #0
 800069a:	e77a      	b.n	8000592 <__aeabi_fadd+0xfe>
 800069c:	22fe      	movs	r2, #254	@ 0xfe
 800069e:	1c6b      	adds	r3, r5, #1
 80006a0:	421a      	tst	r2, r3
 80006a2:	d149      	bne.n	8000738 <__aeabi_fadd+0x2a4>
 80006a4:	2d00      	cmp	r5, #0
 80006a6:	d000      	beq.n	80006aa <__aeabi_fadd+0x216>
 80006a8:	e09f      	b.n	80007ea <__aeabi_fadd+0x356>
 80006aa:	2e00      	cmp	r6, #0
 80006ac:	d100      	bne.n	80006b0 <__aeabi_fadd+0x21c>
 80006ae:	e0ba      	b.n	8000826 <__aeabi_fadd+0x392>
 80006b0:	2900      	cmp	r1, #0
 80006b2:	d100      	bne.n	80006b6 <__aeabi_fadd+0x222>
 80006b4:	e0cf      	b.n	8000856 <__aeabi_fadd+0x3c2>
 80006b6:	1872      	adds	r2, r6, r1
 80006b8:	0153      	lsls	r3, r2, #5
 80006ba:	d400      	bmi.n	80006be <__aeabi_fadd+0x22a>
 80006bc:	e0cd      	b.n	800085a <__aeabi_fadd+0x3c6>
 80006be:	0192      	lsls	r2, r2, #6
 80006c0:	2001      	movs	r0, #1
 80006c2:	0a52      	lsrs	r2, r2, #9
 80006c4:	e765      	b.n	8000592 <__aeabi_fadd+0xfe>
 80006c6:	2aff      	cmp	r2, #255	@ 0xff
 80006c8:	d0d2      	beq.n	8000670 <__aeabi_fadd+0x1dc>
 80006ca:	2080      	movs	r0, #128	@ 0x80
 80006cc:	04c0      	lsls	r0, r0, #19
 80006ce:	4306      	orrs	r6, r0
 80006d0:	2001      	movs	r0, #1
 80006d2:	2b1b      	cmp	r3, #27
 80006d4:	dc08      	bgt.n	80006e8 <__aeabi_fadd+0x254>
 80006d6:	0030      	movs	r0, r6
 80006d8:	2420      	movs	r4, #32
 80006da:	40d8      	lsrs	r0, r3
 80006dc:	1ae3      	subs	r3, r4, r3
 80006de:	409e      	lsls	r6, r3
 80006e0:	0033      	movs	r3, r6
 80006e2:	1e5c      	subs	r4, r3, #1
 80006e4:	41a3      	sbcs	r3, r4
 80006e6:	4318      	orrs	r0, r3
 80006e8:	464c      	mov	r4, r9
 80006ea:	0015      	movs	r5, r2
 80006ec:	1a0e      	subs	r6, r1, r0
 80006ee:	e732      	b.n	8000556 <__aeabi_fadd+0xc2>
 80006f0:	0008      	movs	r0, r1
 80006f2:	2220      	movs	r2, #32
 80006f4:	40d8      	lsrs	r0, r3
 80006f6:	1ad3      	subs	r3, r2, r3
 80006f8:	4099      	lsls	r1, r3
 80006fa:	000b      	movs	r3, r1
 80006fc:	1e5a      	subs	r2, r3, #1
 80006fe:	4193      	sbcs	r3, r2
 8000700:	4303      	orrs	r3, r0
 8000702:	18f6      	adds	r6, r6, r3
 8000704:	0173      	lsls	r3, r6, #5
 8000706:	d59b      	bpl.n	8000640 <__aeabi_fadd+0x1ac>
 8000708:	3501      	adds	r5, #1
 800070a:	2dff      	cmp	r5, #255	@ 0xff
 800070c:	d100      	bne.n	8000710 <__aeabi_fadd+0x27c>
 800070e:	e73e      	b.n	800058e <__aeabi_fadd+0xfa>
 8000710:	2301      	movs	r3, #1
 8000712:	494d      	ldr	r1, [pc, #308]	@ (8000848 <__aeabi_fadd+0x3b4>)
 8000714:	0872      	lsrs	r2, r6, #1
 8000716:	4033      	ands	r3, r6
 8000718:	400a      	ands	r2, r1
 800071a:	431a      	orrs	r2, r3
 800071c:	0016      	movs	r6, r2
 800071e:	0753      	lsls	r3, r2, #29
 8000720:	d004      	beq.n	800072c <__aeabi_fadd+0x298>
 8000722:	230f      	movs	r3, #15
 8000724:	4013      	ands	r3, r2
 8000726:	2b04      	cmp	r3, #4
 8000728:	d000      	beq.n	800072c <__aeabi_fadd+0x298>
 800072a:	e72a      	b.n	8000582 <__aeabi_fadd+0xee>
 800072c:	0173      	lsls	r3, r6, #5
 800072e:	d500      	bpl.n	8000732 <__aeabi_fadd+0x29e>
 8000730:	e72a      	b.n	8000588 <__aeabi_fadd+0xf4>
 8000732:	002b      	movs	r3, r5
 8000734:	08f7      	lsrs	r7, r6, #3
 8000736:	e6f7      	b.n	8000528 <__aeabi_fadd+0x94>
 8000738:	2bff      	cmp	r3, #255	@ 0xff
 800073a:	d100      	bne.n	800073e <__aeabi_fadd+0x2aa>
 800073c:	e727      	b.n	800058e <__aeabi_fadd+0xfa>
 800073e:	1871      	adds	r1, r6, r1
 8000740:	0849      	lsrs	r1, r1, #1
 8000742:	074a      	lsls	r2, r1, #29
 8000744:	d02f      	beq.n	80007a6 <__aeabi_fadd+0x312>
 8000746:	220f      	movs	r2, #15
 8000748:	400a      	ands	r2, r1
 800074a:	2a04      	cmp	r2, #4
 800074c:	d02b      	beq.n	80007a6 <__aeabi_fadd+0x312>
 800074e:	1d0e      	adds	r6, r1, #4
 8000750:	e6e6      	b.n	8000520 <__aeabi_fadd+0x8c>
 8000752:	2aff      	cmp	r2, #255	@ 0xff
 8000754:	d08d      	beq.n	8000672 <__aeabi_fadd+0x1de>
 8000756:	2080      	movs	r0, #128	@ 0x80
 8000758:	04c0      	lsls	r0, r0, #19
 800075a:	4306      	orrs	r6, r0
 800075c:	2b1b      	cmp	r3, #27
 800075e:	dd24      	ble.n	80007aa <__aeabi_fadd+0x316>
 8000760:	0013      	movs	r3, r2
 8000762:	1d4e      	adds	r6, r1, #5
 8000764:	e6dc      	b.n	8000520 <__aeabi_fadd+0x8c>
 8000766:	464c      	mov	r4, r9
 8000768:	1b8f      	subs	r7, r1, r6
 800076a:	e6f9      	b.n	8000560 <__aeabi_fadd+0xcc>
 800076c:	464c      	mov	r4, r9
 800076e:	000e      	movs	r6, r1
 8000770:	e6d6      	b.n	8000520 <__aeabi_fadd+0x8c>
 8000772:	2e00      	cmp	r6, #0
 8000774:	d149      	bne.n	800080a <__aeabi_fadd+0x376>
 8000776:	2900      	cmp	r1, #0
 8000778:	d068      	beq.n	800084c <__aeabi_fadd+0x3b8>
 800077a:	4667      	mov	r7, ip
 800077c:	464c      	mov	r4, r9
 800077e:	e77c      	b.n	800067a <__aeabi_fadd+0x1e6>
 8000780:	1870      	adds	r0, r6, r1
 8000782:	0143      	lsls	r3, r0, #5
 8000784:	d574      	bpl.n	8000870 <__aeabi_fadd+0x3dc>
 8000786:	4930      	ldr	r1, [pc, #192]	@ (8000848 <__aeabi_fadd+0x3b4>)
 8000788:	0840      	lsrs	r0, r0, #1
 800078a:	4001      	ands	r1, r0
 800078c:	0743      	lsls	r3, r0, #29
 800078e:	d009      	beq.n	80007a4 <__aeabi_fadd+0x310>
 8000790:	230f      	movs	r3, #15
 8000792:	4003      	ands	r3, r0
 8000794:	2b04      	cmp	r3, #4
 8000796:	d005      	beq.n	80007a4 <__aeabi_fadd+0x310>
 8000798:	2302      	movs	r3, #2
 800079a:	1d0e      	adds	r6, r1, #4
 800079c:	e6c0      	b.n	8000520 <__aeabi_fadd+0x8c>
 800079e:	2301      	movs	r3, #1
 80007a0:	08cf      	lsrs	r7, r1, #3
 80007a2:	e6c1      	b.n	8000528 <__aeabi_fadd+0x94>
 80007a4:	2302      	movs	r3, #2
 80007a6:	08cf      	lsrs	r7, r1, #3
 80007a8:	e6be      	b.n	8000528 <__aeabi_fadd+0x94>
 80007aa:	2520      	movs	r5, #32
 80007ac:	0030      	movs	r0, r6
 80007ae:	40d8      	lsrs	r0, r3
 80007b0:	1aeb      	subs	r3, r5, r3
 80007b2:	409e      	lsls	r6, r3
 80007b4:	0033      	movs	r3, r6
 80007b6:	1e5d      	subs	r5, r3, #1
 80007b8:	41ab      	sbcs	r3, r5
 80007ba:	4303      	orrs	r3, r0
 80007bc:	0015      	movs	r5, r2
 80007be:	185e      	adds	r6, r3, r1
 80007c0:	e7a0      	b.n	8000704 <__aeabi_fadd+0x270>
 80007c2:	2900      	cmp	r1, #0
 80007c4:	d100      	bne.n	80007c8 <__aeabi_fadd+0x334>
 80007c6:	e765      	b.n	8000694 <__aeabi_fadd+0x200>
 80007c8:	464c      	mov	r4, r9
 80007ca:	4667      	mov	r7, ip
 80007cc:	e6ac      	b.n	8000528 <__aeabi_fadd+0x94>
 80007ce:	1b8f      	subs	r7, r1, r6
 80007d0:	017b      	lsls	r3, r7, #5
 80007d2:	d52e      	bpl.n	8000832 <__aeabi_fadd+0x39e>
 80007d4:	01bf      	lsls	r7, r7, #6
 80007d6:	09bf      	lsrs	r7, r7, #6
 80007d8:	0038      	movs	r0, r7
 80007da:	f002 fda9 	bl	8003330 <__clzsi2>
 80007de:	003b      	movs	r3, r7
 80007e0:	3805      	subs	r0, #5
 80007e2:	4083      	lsls	r3, r0
 80007e4:	464c      	mov	r4, r9
 80007e6:	3501      	adds	r5, #1
 80007e8:	e710      	b.n	800060c <__aeabi_fadd+0x178>
 80007ea:	2e00      	cmp	r6, #0
 80007ec:	d100      	bne.n	80007f0 <__aeabi_fadd+0x35c>
 80007ee:	e740      	b.n	8000672 <__aeabi_fadd+0x1de>
 80007f0:	2900      	cmp	r1, #0
 80007f2:	d100      	bne.n	80007f6 <__aeabi_fadd+0x362>
 80007f4:	e741      	b.n	800067a <__aeabi_fadd+0x1e6>
 80007f6:	2380      	movs	r3, #128	@ 0x80
 80007f8:	03db      	lsls	r3, r3, #15
 80007fa:	429f      	cmp	r7, r3
 80007fc:	d200      	bcs.n	8000800 <__aeabi_fadd+0x36c>
 80007fe:	e73c      	b.n	800067a <__aeabi_fadd+0x1e6>
 8000800:	459c      	cmp	ip, r3
 8000802:	d300      	bcc.n	8000806 <__aeabi_fadd+0x372>
 8000804:	e739      	b.n	800067a <__aeabi_fadd+0x1e6>
 8000806:	4667      	mov	r7, ip
 8000808:	e737      	b.n	800067a <__aeabi_fadd+0x1e6>
 800080a:	2900      	cmp	r1, #0
 800080c:	d100      	bne.n	8000810 <__aeabi_fadd+0x37c>
 800080e:	e734      	b.n	800067a <__aeabi_fadd+0x1e6>
 8000810:	2380      	movs	r3, #128	@ 0x80
 8000812:	03db      	lsls	r3, r3, #15
 8000814:	429f      	cmp	r7, r3
 8000816:	d200      	bcs.n	800081a <__aeabi_fadd+0x386>
 8000818:	e72f      	b.n	800067a <__aeabi_fadd+0x1e6>
 800081a:	459c      	cmp	ip, r3
 800081c:	d300      	bcc.n	8000820 <__aeabi_fadd+0x38c>
 800081e:	e72c      	b.n	800067a <__aeabi_fadd+0x1e6>
 8000820:	464c      	mov	r4, r9
 8000822:	4667      	mov	r7, ip
 8000824:	e729      	b.n	800067a <__aeabi_fadd+0x1e6>
 8000826:	2900      	cmp	r1, #0
 8000828:	d100      	bne.n	800082c <__aeabi_fadd+0x398>
 800082a:	e734      	b.n	8000696 <__aeabi_fadd+0x202>
 800082c:	2300      	movs	r3, #0
 800082e:	08cf      	lsrs	r7, r1, #3
 8000830:	e67a      	b.n	8000528 <__aeabi_fadd+0x94>
 8000832:	464c      	mov	r4, r9
 8000834:	2301      	movs	r3, #1
 8000836:	08ff      	lsrs	r7, r7, #3
 8000838:	e676      	b.n	8000528 <__aeabi_fadd+0x94>
 800083a:	2f00      	cmp	r7, #0
 800083c:	d100      	bne.n	8000840 <__aeabi_fadd+0x3ac>
 800083e:	e729      	b.n	8000694 <__aeabi_fadd+0x200>
 8000840:	08ff      	lsrs	r7, r7, #3
 8000842:	e671      	b.n	8000528 <__aeabi_fadd+0x94>
 8000844:	fbffffff 	.word	0xfbffffff
 8000848:	7dffffff 	.word	0x7dffffff
 800084c:	2280      	movs	r2, #128	@ 0x80
 800084e:	2400      	movs	r4, #0
 8000850:	20ff      	movs	r0, #255	@ 0xff
 8000852:	03d2      	lsls	r2, r2, #15
 8000854:	e69d      	b.n	8000592 <__aeabi_fadd+0xfe>
 8000856:	2300      	movs	r3, #0
 8000858:	e666      	b.n	8000528 <__aeabi_fadd+0x94>
 800085a:	2300      	movs	r3, #0
 800085c:	08d7      	lsrs	r7, r2, #3
 800085e:	e663      	b.n	8000528 <__aeabi_fadd+0x94>
 8000860:	2001      	movs	r0, #1
 8000862:	0172      	lsls	r2, r6, #5
 8000864:	d500      	bpl.n	8000868 <__aeabi_fadd+0x3d4>
 8000866:	e6e7      	b.n	8000638 <__aeabi_fadd+0x1a4>
 8000868:	0031      	movs	r1, r6
 800086a:	2300      	movs	r3, #0
 800086c:	08cf      	lsrs	r7, r1, #3
 800086e:	e65b      	b.n	8000528 <__aeabi_fadd+0x94>
 8000870:	2301      	movs	r3, #1
 8000872:	08c7      	lsrs	r7, r0, #3
 8000874:	e658      	b.n	8000528 <__aeabi_fadd+0x94>
 8000876:	46c0      	nop			@ (mov r8, r8)

08000878 <__aeabi_fdiv>:
 8000878:	b5f0      	push	{r4, r5, r6, r7, lr}
 800087a:	4646      	mov	r6, r8
 800087c:	464f      	mov	r7, r9
 800087e:	46d6      	mov	lr, sl
 8000880:	0245      	lsls	r5, r0, #9
 8000882:	b5c0      	push	{r6, r7, lr}
 8000884:	0fc3      	lsrs	r3, r0, #31
 8000886:	0047      	lsls	r7, r0, #1
 8000888:	4698      	mov	r8, r3
 800088a:	1c0e      	adds	r6, r1, #0
 800088c:	0a6d      	lsrs	r5, r5, #9
 800088e:	0e3f      	lsrs	r7, r7, #24
 8000890:	d05b      	beq.n	800094a <__aeabi_fdiv+0xd2>
 8000892:	2fff      	cmp	r7, #255	@ 0xff
 8000894:	d021      	beq.n	80008da <__aeabi_fdiv+0x62>
 8000896:	2380      	movs	r3, #128	@ 0x80
 8000898:	00ed      	lsls	r5, r5, #3
 800089a:	04db      	lsls	r3, r3, #19
 800089c:	431d      	orrs	r5, r3
 800089e:	2300      	movs	r3, #0
 80008a0:	4699      	mov	r9, r3
 80008a2:	469a      	mov	sl, r3
 80008a4:	3f7f      	subs	r7, #127	@ 0x7f
 80008a6:	0274      	lsls	r4, r6, #9
 80008a8:	0073      	lsls	r3, r6, #1
 80008aa:	0a64      	lsrs	r4, r4, #9
 80008ac:	0e1b      	lsrs	r3, r3, #24
 80008ae:	0ff6      	lsrs	r6, r6, #31
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d020      	beq.n	80008f6 <__aeabi_fdiv+0x7e>
 80008b4:	2bff      	cmp	r3, #255	@ 0xff
 80008b6:	d043      	beq.n	8000940 <__aeabi_fdiv+0xc8>
 80008b8:	2280      	movs	r2, #128	@ 0x80
 80008ba:	2000      	movs	r0, #0
 80008bc:	00e4      	lsls	r4, r4, #3
 80008be:	04d2      	lsls	r2, r2, #19
 80008c0:	4314      	orrs	r4, r2
 80008c2:	3b7f      	subs	r3, #127	@ 0x7f
 80008c4:	4642      	mov	r2, r8
 80008c6:	1aff      	subs	r7, r7, r3
 80008c8:	464b      	mov	r3, r9
 80008ca:	4072      	eors	r2, r6
 80008cc:	2b0f      	cmp	r3, #15
 80008ce:	d900      	bls.n	80008d2 <__aeabi_fdiv+0x5a>
 80008d0:	e09d      	b.n	8000a0e <__aeabi_fdiv+0x196>
 80008d2:	4971      	ldr	r1, [pc, #452]	@ (8000a98 <__aeabi_fdiv+0x220>)
 80008d4:	009b      	lsls	r3, r3, #2
 80008d6:	58cb      	ldr	r3, [r1, r3]
 80008d8:	469f      	mov	pc, r3
 80008da:	2d00      	cmp	r5, #0
 80008dc:	d15a      	bne.n	8000994 <__aeabi_fdiv+0x11c>
 80008de:	2308      	movs	r3, #8
 80008e0:	4699      	mov	r9, r3
 80008e2:	3b06      	subs	r3, #6
 80008e4:	0274      	lsls	r4, r6, #9
 80008e6:	469a      	mov	sl, r3
 80008e8:	0073      	lsls	r3, r6, #1
 80008ea:	27ff      	movs	r7, #255	@ 0xff
 80008ec:	0a64      	lsrs	r4, r4, #9
 80008ee:	0e1b      	lsrs	r3, r3, #24
 80008f0:	0ff6      	lsrs	r6, r6, #31
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d1de      	bne.n	80008b4 <__aeabi_fdiv+0x3c>
 80008f6:	2c00      	cmp	r4, #0
 80008f8:	d13b      	bne.n	8000972 <__aeabi_fdiv+0xfa>
 80008fa:	2301      	movs	r3, #1
 80008fc:	4642      	mov	r2, r8
 80008fe:	4649      	mov	r1, r9
 8000900:	4072      	eors	r2, r6
 8000902:	4319      	orrs	r1, r3
 8000904:	290e      	cmp	r1, #14
 8000906:	d818      	bhi.n	800093a <__aeabi_fdiv+0xc2>
 8000908:	4864      	ldr	r0, [pc, #400]	@ (8000a9c <__aeabi_fdiv+0x224>)
 800090a:	0089      	lsls	r1, r1, #2
 800090c:	5841      	ldr	r1, [r0, r1]
 800090e:	468f      	mov	pc, r1
 8000910:	4653      	mov	r3, sl
 8000912:	2b02      	cmp	r3, #2
 8000914:	d100      	bne.n	8000918 <__aeabi_fdiv+0xa0>
 8000916:	e0b8      	b.n	8000a8a <__aeabi_fdiv+0x212>
 8000918:	2b03      	cmp	r3, #3
 800091a:	d06e      	beq.n	80009fa <__aeabi_fdiv+0x182>
 800091c:	4642      	mov	r2, r8
 800091e:	002c      	movs	r4, r5
 8000920:	2b01      	cmp	r3, #1
 8000922:	d140      	bne.n	80009a6 <__aeabi_fdiv+0x12e>
 8000924:	2000      	movs	r0, #0
 8000926:	2400      	movs	r4, #0
 8000928:	05c0      	lsls	r0, r0, #23
 800092a:	4320      	orrs	r0, r4
 800092c:	07d2      	lsls	r2, r2, #31
 800092e:	4310      	orrs	r0, r2
 8000930:	bce0      	pop	{r5, r6, r7}
 8000932:	46ba      	mov	sl, r7
 8000934:	46b1      	mov	r9, r6
 8000936:	46a8      	mov	r8, r5
 8000938:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800093a:	20ff      	movs	r0, #255	@ 0xff
 800093c:	2400      	movs	r4, #0
 800093e:	e7f3      	b.n	8000928 <__aeabi_fdiv+0xb0>
 8000940:	2c00      	cmp	r4, #0
 8000942:	d120      	bne.n	8000986 <__aeabi_fdiv+0x10e>
 8000944:	2302      	movs	r3, #2
 8000946:	3fff      	subs	r7, #255	@ 0xff
 8000948:	e7d8      	b.n	80008fc <__aeabi_fdiv+0x84>
 800094a:	2d00      	cmp	r5, #0
 800094c:	d105      	bne.n	800095a <__aeabi_fdiv+0xe2>
 800094e:	2304      	movs	r3, #4
 8000950:	4699      	mov	r9, r3
 8000952:	3b03      	subs	r3, #3
 8000954:	2700      	movs	r7, #0
 8000956:	469a      	mov	sl, r3
 8000958:	e7a5      	b.n	80008a6 <__aeabi_fdiv+0x2e>
 800095a:	0028      	movs	r0, r5
 800095c:	f002 fce8 	bl	8003330 <__clzsi2>
 8000960:	2776      	movs	r7, #118	@ 0x76
 8000962:	1f43      	subs	r3, r0, #5
 8000964:	409d      	lsls	r5, r3
 8000966:	2300      	movs	r3, #0
 8000968:	427f      	negs	r7, r7
 800096a:	4699      	mov	r9, r3
 800096c:	469a      	mov	sl, r3
 800096e:	1a3f      	subs	r7, r7, r0
 8000970:	e799      	b.n	80008a6 <__aeabi_fdiv+0x2e>
 8000972:	0020      	movs	r0, r4
 8000974:	f002 fcdc 	bl	8003330 <__clzsi2>
 8000978:	1f43      	subs	r3, r0, #5
 800097a:	409c      	lsls	r4, r3
 800097c:	2376      	movs	r3, #118	@ 0x76
 800097e:	425b      	negs	r3, r3
 8000980:	1a1b      	subs	r3, r3, r0
 8000982:	2000      	movs	r0, #0
 8000984:	e79e      	b.n	80008c4 <__aeabi_fdiv+0x4c>
 8000986:	2303      	movs	r3, #3
 8000988:	464a      	mov	r2, r9
 800098a:	431a      	orrs	r2, r3
 800098c:	4691      	mov	r9, r2
 800098e:	2003      	movs	r0, #3
 8000990:	33fc      	adds	r3, #252	@ 0xfc
 8000992:	e797      	b.n	80008c4 <__aeabi_fdiv+0x4c>
 8000994:	230c      	movs	r3, #12
 8000996:	4699      	mov	r9, r3
 8000998:	3b09      	subs	r3, #9
 800099a:	27ff      	movs	r7, #255	@ 0xff
 800099c:	469a      	mov	sl, r3
 800099e:	e782      	b.n	80008a6 <__aeabi_fdiv+0x2e>
 80009a0:	2803      	cmp	r0, #3
 80009a2:	d02c      	beq.n	80009fe <__aeabi_fdiv+0x186>
 80009a4:	0032      	movs	r2, r6
 80009a6:	0038      	movs	r0, r7
 80009a8:	307f      	adds	r0, #127	@ 0x7f
 80009aa:	2800      	cmp	r0, #0
 80009ac:	dd47      	ble.n	8000a3e <__aeabi_fdiv+0x1c6>
 80009ae:	0763      	lsls	r3, r4, #29
 80009b0:	d004      	beq.n	80009bc <__aeabi_fdiv+0x144>
 80009b2:	230f      	movs	r3, #15
 80009b4:	4023      	ands	r3, r4
 80009b6:	2b04      	cmp	r3, #4
 80009b8:	d000      	beq.n	80009bc <__aeabi_fdiv+0x144>
 80009ba:	3404      	adds	r4, #4
 80009bc:	0123      	lsls	r3, r4, #4
 80009be:	d503      	bpl.n	80009c8 <__aeabi_fdiv+0x150>
 80009c0:	0038      	movs	r0, r7
 80009c2:	4b37      	ldr	r3, [pc, #220]	@ (8000aa0 <__aeabi_fdiv+0x228>)
 80009c4:	3080      	adds	r0, #128	@ 0x80
 80009c6:	401c      	ands	r4, r3
 80009c8:	28fe      	cmp	r0, #254	@ 0xfe
 80009ca:	dcb6      	bgt.n	800093a <__aeabi_fdiv+0xc2>
 80009cc:	01a4      	lsls	r4, r4, #6
 80009ce:	0a64      	lsrs	r4, r4, #9
 80009d0:	b2c0      	uxtb	r0, r0
 80009d2:	e7a9      	b.n	8000928 <__aeabi_fdiv+0xb0>
 80009d4:	2480      	movs	r4, #128	@ 0x80
 80009d6:	2200      	movs	r2, #0
 80009d8:	20ff      	movs	r0, #255	@ 0xff
 80009da:	03e4      	lsls	r4, r4, #15
 80009dc:	e7a4      	b.n	8000928 <__aeabi_fdiv+0xb0>
 80009de:	2380      	movs	r3, #128	@ 0x80
 80009e0:	03db      	lsls	r3, r3, #15
 80009e2:	421d      	tst	r5, r3
 80009e4:	d001      	beq.n	80009ea <__aeabi_fdiv+0x172>
 80009e6:	421c      	tst	r4, r3
 80009e8:	d00b      	beq.n	8000a02 <__aeabi_fdiv+0x18a>
 80009ea:	2480      	movs	r4, #128	@ 0x80
 80009ec:	03e4      	lsls	r4, r4, #15
 80009ee:	432c      	orrs	r4, r5
 80009f0:	0264      	lsls	r4, r4, #9
 80009f2:	4642      	mov	r2, r8
 80009f4:	20ff      	movs	r0, #255	@ 0xff
 80009f6:	0a64      	lsrs	r4, r4, #9
 80009f8:	e796      	b.n	8000928 <__aeabi_fdiv+0xb0>
 80009fa:	4646      	mov	r6, r8
 80009fc:	002c      	movs	r4, r5
 80009fe:	2380      	movs	r3, #128	@ 0x80
 8000a00:	03db      	lsls	r3, r3, #15
 8000a02:	431c      	orrs	r4, r3
 8000a04:	0264      	lsls	r4, r4, #9
 8000a06:	0032      	movs	r2, r6
 8000a08:	20ff      	movs	r0, #255	@ 0xff
 8000a0a:	0a64      	lsrs	r4, r4, #9
 8000a0c:	e78c      	b.n	8000928 <__aeabi_fdiv+0xb0>
 8000a0e:	016d      	lsls	r5, r5, #5
 8000a10:	0160      	lsls	r0, r4, #5
 8000a12:	4285      	cmp	r5, r0
 8000a14:	d22d      	bcs.n	8000a72 <__aeabi_fdiv+0x1fa>
 8000a16:	231b      	movs	r3, #27
 8000a18:	2400      	movs	r4, #0
 8000a1a:	3f01      	subs	r7, #1
 8000a1c:	2601      	movs	r6, #1
 8000a1e:	0029      	movs	r1, r5
 8000a20:	0064      	lsls	r4, r4, #1
 8000a22:	006d      	lsls	r5, r5, #1
 8000a24:	2900      	cmp	r1, #0
 8000a26:	db01      	blt.n	8000a2c <__aeabi_fdiv+0x1b4>
 8000a28:	4285      	cmp	r5, r0
 8000a2a:	d301      	bcc.n	8000a30 <__aeabi_fdiv+0x1b8>
 8000a2c:	1a2d      	subs	r5, r5, r0
 8000a2e:	4334      	orrs	r4, r6
 8000a30:	3b01      	subs	r3, #1
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d1f3      	bne.n	8000a1e <__aeabi_fdiv+0x1a6>
 8000a36:	1e6b      	subs	r3, r5, #1
 8000a38:	419d      	sbcs	r5, r3
 8000a3a:	432c      	orrs	r4, r5
 8000a3c:	e7b3      	b.n	80009a6 <__aeabi_fdiv+0x12e>
 8000a3e:	2301      	movs	r3, #1
 8000a40:	1a1b      	subs	r3, r3, r0
 8000a42:	2b1b      	cmp	r3, #27
 8000a44:	dd00      	ble.n	8000a48 <__aeabi_fdiv+0x1d0>
 8000a46:	e76d      	b.n	8000924 <__aeabi_fdiv+0xac>
 8000a48:	0021      	movs	r1, r4
 8000a4a:	379e      	adds	r7, #158	@ 0x9e
 8000a4c:	40d9      	lsrs	r1, r3
 8000a4e:	40bc      	lsls	r4, r7
 8000a50:	000b      	movs	r3, r1
 8000a52:	1e61      	subs	r1, r4, #1
 8000a54:	418c      	sbcs	r4, r1
 8000a56:	4323      	orrs	r3, r4
 8000a58:	0759      	lsls	r1, r3, #29
 8000a5a:	d004      	beq.n	8000a66 <__aeabi_fdiv+0x1ee>
 8000a5c:	210f      	movs	r1, #15
 8000a5e:	4019      	ands	r1, r3
 8000a60:	2904      	cmp	r1, #4
 8000a62:	d000      	beq.n	8000a66 <__aeabi_fdiv+0x1ee>
 8000a64:	3304      	adds	r3, #4
 8000a66:	0159      	lsls	r1, r3, #5
 8000a68:	d413      	bmi.n	8000a92 <__aeabi_fdiv+0x21a>
 8000a6a:	019b      	lsls	r3, r3, #6
 8000a6c:	2000      	movs	r0, #0
 8000a6e:	0a5c      	lsrs	r4, r3, #9
 8000a70:	e75a      	b.n	8000928 <__aeabi_fdiv+0xb0>
 8000a72:	231a      	movs	r3, #26
 8000a74:	2401      	movs	r4, #1
 8000a76:	1a2d      	subs	r5, r5, r0
 8000a78:	e7d0      	b.n	8000a1c <__aeabi_fdiv+0x1a4>
 8000a7a:	1e98      	subs	r0, r3, #2
 8000a7c:	4243      	negs	r3, r0
 8000a7e:	4158      	adcs	r0, r3
 8000a80:	4240      	negs	r0, r0
 8000a82:	0032      	movs	r2, r6
 8000a84:	2400      	movs	r4, #0
 8000a86:	b2c0      	uxtb	r0, r0
 8000a88:	e74e      	b.n	8000928 <__aeabi_fdiv+0xb0>
 8000a8a:	4642      	mov	r2, r8
 8000a8c:	20ff      	movs	r0, #255	@ 0xff
 8000a8e:	2400      	movs	r4, #0
 8000a90:	e74a      	b.n	8000928 <__aeabi_fdiv+0xb0>
 8000a92:	2001      	movs	r0, #1
 8000a94:	2400      	movs	r4, #0
 8000a96:	e747      	b.n	8000928 <__aeabi_fdiv+0xb0>
 8000a98:	08008368 	.word	0x08008368
 8000a9c:	080083a8 	.word	0x080083a8
 8000aa0:	f7ffffff 	.word	0xf7ffffff

08000aa4 <__aeabi_fmul>:
 8000aa4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000aa6:	464f      	mov	r7, r9
 8000aa8:	4646      	mov	r6, r8
 8000aaa:	46d6      	mov	lr, sl
 8000aac:	0044      	lsls	r4, r0, #1
 8000aae:	b5c0      	push	{r6, r7, lr}
 8000ab0:	0246      	lsls	r6, r0, #9
 8000ab2:	1c0f      	adds	r7, r1, #0
 8000ab4:	0a76      	lsrs	r6, r6, #9
 8000ab6:	0e24      	lsrs	r4, r4, #24
 8000ab8:	0fc5      	lsrs	r5, r0, #31
 8000aba:	2c00      	cmp	r4, #0
 8000abc:	d100      	bne.n	8000ac0 <__aeabi_fmul+0x1c>
 8000abe:	e0da      	b.n	8000c76 <__aeabi_fmul+0x1d2>
 8000ac0:	2cff      	cmp	r4, #255	@ 0xff
 8000ac2:	d074      	beq.n	8000bae <__aeabi_fmul+0x10a>
 8000ac4:	2380      	movs	r3, #128	@ 0x80
 8000ac6:	00f6      	lsls	r6, r6, #3
 8000ac8:	04db      	lsls	r3, r3, #19
 8000aca:	431e      	orrs	r6, r3
 8000acc:	2300      	movs	r3, #0
 8000ace:	4699      	mov	r9, r3
 8000ad0:	469a      	mov	sl, r3
 8000ad2:	3c7f      	subs	r4, #127	@ 0x7f
 8000ad4:	027b      	lsls	r3, r7, #9
 8000ad6:	0a5b      	lsrs	r3, r3, #9
 8000ad8:	4698      	mov	r8, r3
 8000ada:	007b      	lsls	r3, r7, #1
 8000adc:	0e1b      	lsrs	r3, r3, #24
 8000ade:	0fff      	lsrs	r7, r7, #31
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d074      	beq.n	8000bce <__aeabi_fmul+0x12a>
 8000ae4:	2bff      	cmp	r3, #255	@ 0xff
 8000ae6:	d100      	bne.n	8000aea <__aeabi_fmul+0x46>
 8000ae8:	e08e      	b.n	8000c08 <__aeabi_fmul+0x164>
 8000aea:	4642      	mov	r2, r8
 8000aec:	2180      	movs	r1, #128	@ 0x80
 8000aee:	00d2      	lsls	r2, r2, #3
 8000af0:	04c9      	lsls	r1, r1, #19
 8000af2:	4311      	orrs	r1, r2
 8000af4:	3b7f      	subs	r3, #127	@ 0x7f
 8000af6:	002a      	movs	r2, r5
 8000af8:	18e4      	adds	r4, r4, r3
 8000afa:	464b      	mov	r3, r9
 8000afc:	407a      	eors	r2, r7
 8000afe:	4688      	mov	r8, r1
 8000b00:	b2d2      	uxtb	r2, r2
 8000b02:	2b0a      	cmp	r3, #10
 8000b04:	dc75      	bgt.n	8000bf2 <__aeabi_fmul+0x14e>
 8000b06:	464b      	mov	r3, r9
 8000b08:	2000      	movs	r0, #0
 8000b0a:	2b02      	cmp	r3, #2
 8000b0c:	dd0f      	ble.n	8000b2e <__aeabi_fmul+0x8a>
 8000b0e:	4649      	mov	r1, r9
 8000b10:	2301      	movs	r3, #1
 8000b12:	408b      	lsls	r3, r1
 8000b14:	21a6      	movs	r1, #166	@ 0xa6
 8000b16:	00c9      	lsls	r1, r1, #3
 8000b18:	420b      	tst	r3, r1
 8000b1a:	d169      	bne.n	8000bf0 <__aeabi_fmul+0x14c>
 8000b1c:	2190      	movs	r1, #144	@ 0x90
 8000b1e:	0089      	lsls	r1, r1, #2
 8000b20:	420b      	tst	r3, r1
 8000b22:	d000      	beq.n	8000b26 <__aeabi_fmul+0x82>
 8000b24:	e100      	b.n	8000d28 <__aeabi_fmul+0x284>
 8000b26:	2188      	movs	r1, #136	@ 0x88
 8000b28:	4219      	tst	r1, r3
 8000b2a:	d000      	beq.n	8000b2e <__aeabi_fmul+0x8a>
 8000b2c:	e0f5      	b.n	8000d1a <__aeabi_fmul+0x276>
 8000b2e:	4641      	mov	r1, r8
 8000b30:	0409      	lsls	r1, r1, #16
 8000b32:	0c09      	lsrs	r1, r1, #16
 8000b34:	4643      	mov	r3, r8
 8000b36:	0008      	movs	r0, r1
 8000b38:	0c35      	lsrs	r5, r6, #16
 8000b3a:	0436      	lsls	r6, r6, #16
 8000b3c:	0c1b      	lsrs	r3, r3, #16
 8000b3e:	0c36      	lsrs	r6, r6, #16
 8000b40:	4370      	muls	r0, r6
 8000b42:	4369      	muls	r1, r5
 8000b44:	435e      	muls	r6, r3
 8000b46:	435d      	muls	r5, r3
 8000b48:	1876      	adds	r6, r6, r1
 8000b4a:	0c03      	lsrs	r3, r0, #16
 8000b4c:	199b      	adds	r3, r3, r6
 8000b4e:	4299      	cmp	r1, r3
 8000b50:	d903      	bls.n	8000b5a <__aeabi_fmul+0xb6>
 8000b52:	2180      	movs	r1, #128	@ 0x80
 8000b54:	0249      	lsls	r1, r1, #9
 8000b56:	468c      	mov	ip, r1
 8000b58:	4465      	add	r5, ip
 8000b5a:	0400      	lsls	r0, r0, #16
 8000b5c:	0419      	lsls	r1, r3, #16
 8000b5e:	0c00      	lsrs	r0, r0, #16
 8000b60:	1809      	adds	r1, r1, r0
 8000b62:	018e      	lsls	r6, r1, #6
 8000b64:	1e70      	subs	r0, r6, #1
 8000b66:	4186      	sbcs	r6, r0
 8000b68:	0c1b      	lsrs	r3, r3, #16
 8000b6a:	0e89      	lsrs	r1, r1, #26
 8000b6c:	195b      	adds	r3, r3, r5
 8000b6e:	430e      	orrs	r6, r1
 8000b70:	019b      	lsls	r3, r3, #6
 8000b72:	431e      	orrs	r6, r3
 8000b74:	011b      	lsls	r3, r3, #4
 8000b76:	d46c      	bmi.n	8000c52 <__aeabi_fmul+0x1ae>
 8000b78:	0023      	movs	r3, r4
 8000b7a:	337f      	adds	r3, #127	@ 0x7f
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	dc00      	bgt.n	8000b82 <__aeabi_fmul+0xde>
 8000b80:	e0b1      	b.n	8000ce6 <__aeabi_fmul+0x242>
 8000b82:	0015      	movs	r5, r2
 8000b84:	0771      	lsls	r1, r6, #29
 8000b86:	d00b      	beq.n	8000ba0 <__aeabi_fmul+0xfc>
 8000b88:	200f      	movs	r0, #15
 8000b8a:	0021      	movs	r1, r4
 8000b8c:	4030      	ands	r0, r6
 8000b8e:	2804      	cmp	r0, #4
 8000b90:	d006      	beq.n	8000ba0 <__aeabi_fmul+0xfc>
 8000b92:	3604      	adds	r6, #4
 8000b94:	0132      	lsls	r2, r6, #4
 8000b96:	d503      	bpl.n	8000ba0 <__aeabi_fmul+0xfc>
 8000b98:	4b6e      	ldr	r3, [pc, #440]	@ (8000d54 <__aeabi_fmul+0x2b0>)
 8000b9a:	401e      	ands	r6, r3
 8000b9c:	000b      	movs	r3, r1
 8000b9e:	3380      	adds	r3, #128	@ 0x80
 8000ba0:	2bfe      	cmp	r3, #254	@ 0xfe
 8000ba2:	dd00      	ble.n	8000ba6 <__aeabi_fmul+0x102>
 8000ba4:	e0bd      	b.n	8000d22 <__aeabi_fmul+0x27e>
 8000ba6:	01b2      	lsls	r2, r6, #6
 8000ba8:	0a52      	lsrs	r2, r2, #9
 8000baa:	b2db      	uxtb	r3, r3
 8000bac:	e048      	b.n	8000c40 <__aeabi_fmul+0x19c>
 8000bae:	2e00      	cmp	r6, #0
 8000bb0:	d000      	beq.n	8000bb4 <__aeabi_fmul+0x110>
 8000bb2:	e092      	b.n	8000cda <__aeabi_fmul+0x236>
 8000bb4:	2308      	movs	r3, #8
 8000bb6:	4699      	mov	r9, r3
 8000bb8:	3b06      	subs	r3, #6
 8000bba:	469a      	mov	sl, r3
 8000bbc:	027b      	lsls	r3, r7, #9
 8000bbe:	0a5b      	lsrs	r3, r3, #9
 8000bc0:	4698      	mov	r8, r3
 8000bc2:	007b      	lsls	r3, r7, #1
 8000bc4:	24ff      	movs	r4, #255	@ 0xff
 8000bc6:	0e1b      	lsrs	r3, r3, #24
 8000bc8:	0fff      	lsrs	r7, r7, #31
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d18a      	bne.n	8000ae4 <__aeabi_fmul+0x40>
 8000bce:	4642      	mov	r2, r8
 8000bd0:	2a00      	cmp	r2, #0
 8000bd2:	d164      	bne.n	8000c9e <__aeabi_fmul+0x1fa>
 8000bd4:	4649      	mov	r1, r9
 8000bd6:	3201      	adds	r2, #1
 8000bd8:	4311      	orrs	r1, r2
 8000bda:	4689      	mov	r9, r1
 8000bdc:	290a      	cmp	r1, #10
 8000bde:	dc08      	bgt.n	8000bf2 <__aeabi_fmul+0x14e>
 8000be0:	407d      	eors	r5, r7
 8000be2:	2001      	movs	r0, #1
 8000be4:	b2ea      	uxtb	r2, r5
 8000be6:	2902      	cmp	r1, #2
 8000be8:	dc91      	bgt.n	8000b0e <__aeabi_fmul+0x6a>
 8000bea:	0015      	movs	r5, r2
 8000bec:	2200      	movs	r2, #0
 8000bee:	e027      	b.n	8000c40 <__aeabi_fmul+0x19c>
 8000bf0:	0015      	movs	r5, r2
 8000bf2:	4653      	mov	r3, sl
 8000bf4:	2b02      	cmp	r3, #2
 8000bf6:	d100      	bne.n	8000bfa <__aeabi_fmul+0x156>
 8000bf8:	e093      	b.n	8000d22 <__aeabi_fmul+0x27e>
 8000bfa:	2b03      	cmp	r3, #3
 8000bfc:	d01a      	beq.n	8000c34 <__aeabi_fmul+0x190>
 8000bfe:	2b01      	cmp	r3, #1
 8000c00:	d12c      	bne.n	8000c5c <__aeabi_fmul+0x1b8>
 8000c02:	2300      	movs	r3, #0
 8000c04:	2200      	movs	r2, #0
 8000c06:	e01b      	b.n	8000c40 <__aeabi_fmul+0x19c>
 8000c08:	4643      	mov	r3, r8
 8000c0a:	34ff      	adds	r4, #255	@ 0xff
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d055      	beq.n	8000cbc <__aeabi_fmul+0x218>
 8000c10:	2103      	movs	r1, #3
 8000c12:	464b      	mov	r3, r9
 8000c14:	430b      	orrs	r3, r1
 8000c16:	0019      	movs	r1, r3
 8000c18:	2b0a      	cmp	r3, #10
 8000c1a:	dc00      	bgt.n	8000c1e <__aeabi_fmul+0x17a>
 8000c1c:	e092      	b.n	8000d44 <__aeabi_fmul+0x2a0>
 8000c1e:	2b0f      	cmp	r3, #15
 8000c20:	d000      	beq.n	8000c24 <__aeabi_fmul+0x180>
 8000c22:	e08c      	b.n	8000d3e <__aeabi_fmul+0x29a>
 8000c24:	2280      	movs	r2, #128	@ 0x80
 8000c26:	03d2      	lsls	r2, r2, #15
 8000c28:	4216      	tst	r6, r2
 8000c2a:	d003      	beq.n	8000c34 <__aeabi_fmul+0x190>
 8000c2c:	4643      	mov	r3, r8
 8000c2e:	4213      	tst	r3, r2
 8000c30:	d100      	bne.n	8000c34 <__aeabi_fmul+0x190>
 8000c32:	e07d      	b.n	8000d30 <__aeabi_fmul+0x28c>
 8000c34:	2280      	movs	r2, #128	@ 0x80
 8000c36:	03d2      	lsls	r2, r2, #15
 8000c38:	4332      	orrs	r2, r6
 8000c3a:	0252      	lsls	r2, r2, #9
 8000c3c:	0a52      	lsrs	r2, r2, #9
 8000c3e:	23ff      	movs	r3, #255	@ 0xff
 8000c40:	05d8      	lsls	r0, r3, #23
 8000c42:	07ed      	lsls	r5, r5, #31
 8000c44:	4310      	orrs	r0, r2
 8000c46:	4328      	orrs	r0, r5
 8000c48:	bce0      	pop	{r5, r6, r7}
 8000c4a:	46ba      	mov	sl, r7
 8000c4c:	46b1      	mov	r9, r6
 8000c4e:	46a8      	mov	r8, r5
 8000c50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c52:	2301      	movs	r3, #1
 8000c54:	0015      	movs	r5, r2
 8000c56:	0871      	lsrs	r1, r6, #1
 8000c58:	401e      	ands	r6, r3
 8000c5a:	430e      	orrs	r6, r1
 8000c5c:	0023      	movs	r3, r4
 8000c5e:	3380      	adds	r3, #128	@ 0x80
 8000c60:	1c61      	adds	r1, r4, #1
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	dd41      	ble.n	8000cea <__aeabi_fmul+0x246>
 8000c66:	0772      	lsls	r2, r6, #29
 8000c68:	d094      	beq.n	8000b94 <__aeabi_fmul+0xf0>
 8000c6a:	220f      	movs	r2, #15
 8000c6c:	4032      	ands	r2, r6
 8000c6e:	2a04      	cmp	r2, #4
 8000c70:	d000      	beq.n	8000c74 <__aeabi_fmul+0x1d0>
 8000c72:	e78e      	b.n	8000b92 <__aeabi_fmul+0xee>
 8000c74:	e78e      	b.n	8000b94 <__aeabi_fmul+0xf0>
 8000c76:	2e00      	cmp	r6, #0
 8000c78:	d105      	bne.n	8000c86 <__aeabi_fmul+0x1e2>
 8000c7a:	2304      	movs	r3, #4
 8000c7c:	4699      	mov	r9, r3
 8000c7e:	3b03      	subs	r3, #3
 8000c80:	2400      	movs	r4, #0
 8000c82:	469a      	mov	sl, r3
 8000c84:	e726      	b.n	8000ad4 <__aeabi_fmul+0x30>
 8000c86:	0030      	movs	r0, r6
 8000c88:	f002 fb52 	bl	8003330 <__clzsi2>
 8000c8c:	2476      	movs	r4, #118	@ 0x76
 8000c8e:	1f43      	subs	r3, r0, #5
 8000c90:	409e      	lsls	r6, r3
 8000c92:	2300      	movs	r3, #0
 8000c94:	4264      	negs	r4, r4
 8000c96:	4699      	mov	r9, r3
 8000c98:	469a      	mov	sl, r3
 8000c9a:	1a24      	subs	r4, r4, r0
 8000c9c:	e71a      	b.n	8000ad4 <__aeabi_fmul+0x30>
 8000c9e:	4640      	mov	r0, r8
 8000ca0:	f002 fb46 	bl	8003330 <__clzsi2>
 8000ca4:	464b      	mov	r3, r9
 8000ca6:	1a24      	subs	r4, r4, r0
 8000ca8:	3c76      	subs	r4, #118	@ 0x76
 8000caa:	2b0a      	cmp	r3, #10
 8000cac:	dca1      	bgt.n	8000bf2 <__aeabi_fmul+0x14e>
 8000cae:	4643      	mov	r3, r8
 8000cb0:	3805      	subs	r0, #5
 8000cb2:	4083      	lsls	r3, r0
 8000cb4:	407d      	eors	r5, r7
 8000cb6:	4698      	mov	r8, r3
 8000cb8:	b2ea      	uxtb	r2, r5
 8000cba:	e724      	b.n	8000b06 <__aeabi_fmul+0x62>
 8000cbc:	464a      	mov	r2, r9
 8000cbe:	3302      	adds	r3, #2
 8000cc0:	4313      	orrs	r3, r2
 8000cc2:	002a      	movs	r2, r5
 8000cc4:	407a      	eors	r2, r7
 8000cc6:	b2d2      	uxtb	r2, r2
 8000cc8:	2b0a      	cmp	r3, #10
 8000cca:	dc92      	bgt.n	8000bf2 <__aeabi_fmul+0x14e>
 8000ccc:	4649      	mov	r1, r9
 8000cce:	0015      	movs	r5, r2
 8000cd0:	2900      	cmp	r1, #0
 8000cd2:	d026      	beq.n	8000d22 <__aeabi_fmul+0x27e>
 8000cd4:	4699      	mov	r9, r3
 8000cd6:	2002      	movs	r0, #2
 8000cd8:	e719      	b.n	8000b0e <__aeabi_fmul+0x6a>
 8000cda:	230c      	movs	r3, #12
 8000cdc:	4699      	mov	r9, r3
 8000cde:	3b09      	subs	r3, #9
 8000ce0:	24ff      	movs	r4, #255	@ 0xff
 8000ce2:	469a      	mov	sl, r3
 8000ce4:	e6f6      	b.n	8000ad4 <__aeabi_fmul+0x30>
 8000ce6:	0015      	movs	r5, r2
 8000ce8:	0021      	movs	r1, r4
 8000cea:	2201      	movs	r2, #1
 8000cec:	1ad3      	subs	r3, r2, r3
 8000cee:	2b1b      	cmp	r3, #27
 8000cf0:	dd00      	ble.n	8000cf4 <__aeabi_fmul+0x250>
 8000cf2:	e786      	b.n	8000c02 <__aeabi_fmul+0x15e>
 8000cf4:	319e      	adds	r1, #158	@ 0x9e
 8000cf6:	0032      	movs	r2, r6
 8000cf8:	408e      	lsls	r6, r1
 8000cfa:	40da      	lsrs	r2, r3
 8000cfc:	1e73      	subs	r3, r6, #1
 8000cfe:	419e      	sbcs	r6, r3
 8000d00:	4332      	orrs	r2, r6
 8000d02:	0753      	lsls	r3, r2, #29
 8000d04:	d004      	beq.n	8000d10 <__aeabi_fmul+0x26c>
 8000d06:	230f      	movs	r3, #15
 8000d08:	4013      	ands	r3, r2
 8000d0a:	2b04      	cmp	r3, #4
 8000d0c:	d000      	beq.n	8000d10 <__aeabi_fmul+0x26c>
 8000d0e:	3204      	adds	r2, #4
 8000d10:	0153      	lsls	r3, r2, #5
 8000d12:	d510      	bpl.n	8000d36 <__aeabi_fmul+0x292>
 8000d14:	2301      	movs	r3, #1
 8000d16:	2200      	movs	r2, #0
 8000d18:	e792      	b.n	8000c40 <__aeabi_fmul+0x19c>
 8000d1a:	003d      	movs	r5, r7
 8000d1c:	4646      	mov	r6, r8
 8000d1e:	4682      	mov	sl, r0
 8000d20:	e767      	b.n	8000bf2 <__aeabi_fmul+0x14e>
 8000d22:	23ff      	movs	r3, #255	@ 0xff
 8000d24:	2200      	movs	r2, #0
 8000d26:	e78b      	b.n	8000c40 <__aeabi_fmul+0x19c>
 8000d28:	2280      	movs	r2, #128	@ 0x80
 8000d2a:	2500      	movs	r5, #0
 8000d2c:	03d2      	lsls	r2, r2, #15
 8000d2e:	e786      	b.n	8000c3e <__aeabi_fmul+0x19a>
 8000d30:	003d      	movs	r5, r7
 8000d32:	431a      	orrs	r2, r3
 8000d34:	e783      	b.n	8000c3e <__aeabi_fmul+0x19a>
 8000d36:	0192      	lsls	r2, r2, #6
 8000d38:	2300      	movs	r3, #0
 8000d3a:	0a52      	lsrs	r2, r2, #9
 8000d3c:	e780      	b.n	8000c40 <__aeabi_fmul+0x19c>
 8000d3e:	003d      	movs	r5, r7
 8000d40:	4646      	mov	r6, r8
 8000d42:	e777      	b.n	8000c34 <__aeabi_fmul+0x190>
 8000d44:	002a      	movs	r2, r5
 8000d46:	2301      	movs	r3, #1
 8000d48:	407a      	eors	r2, r7
 8000d4a:	408b      	lsls	r3, r1
 8000d4c:	2003      	movs	r0, #3
 8000d4e:	b2d2      	uxtb	r2, r2
 8000d50:	e6e9      	b.n	8000b26 <__aeabi_fmul+0x82>
 8000d52:	46c0      	nop			@ (mov r8, r8)
 8000d54:	f7ffffff 	.word	0xf7ffffff

08000d58 <__aeabi_fsub>:
 8000d58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d5a:	4647      	mov	r7, r8
 8000d5c:	46ce      	mov	lr, r9
 8000d5e:	0243      	lsls	r3, r0, #9
 8000d60:	b580      	push	{r7, lr}
 8000d62:	0a5f      	lsrs	r7, r3, #9
 8000d64:	099b      	lsrs	r3, r3, #6
 8000d66:	0045      	lsls	r5, r0, #1
 8000d68:	004a      	lsls	r2, r1, #1
 8000d6a:	469c      	mov	ip, r3
 8000d6c:	024b      	lsls	r3, r1, #9
 8000d6e:	0fc4      	lsrs	r4, r0, #31
 8000d70:	0fce      	lsrs	r6, r1, #31
 8000d72:	0e2d      	lsrs	r5, r5, #24
 8000d74:	0a58      	lsrs	r0, r3, #9
 8000d76:	0e12      	lsrs	r2, r2, #24
 8000d78:	0999      	lsrs	r1, r3, #6
 8000d7a:	2aff      	cmp	r2, #255	@ 0xff
 8000d7c:	d06b      	beq.n	8000e56 <__aeabi_fsub+0xfe>
 8000d7e:	2301      	movs	r3, #1
 8000d80:	405e      	eors	r6, r3
 8000d82:	1aab      	subs	r3, r5, r2
 8000d84:	42b4      	cmp	r4, r6
 8000d86:	d04b      	beq.n	8000e20 <__aeabi_fsub+0xc8>
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	dc00      	bgt.n	8000d8e <__aeabi_fsub+0x36>
 8000d8c:	e0ff      	b.n	8000f8e <__aeabi_fsub+0x236>
 8000d8e:	2a00      	cmp	r2, #0
 8000d90:	d100      	bne.n	8000d94 <__aeabi_fsub+0x3c>
 8000d92:	e088      	b.n	8000ea6 <__aeabi_fsub+0x14e>
 8000d94:	2dff      	cmp	r5, #255	@ 0xff
 8000d96:	d100      	bne.n	8000d9a <__aeabi_fsub+0x42>
 8000d98:	e0ef      	b.n	8000f7a <__aeabi_fsub+0x222>
 8000d9a:	2280      	movs	r2, #128	@ 0x80
 8000d9c:	04d2      	lsls	r2, r2, #19
 8000d9e:	4311      	orrs	r1, r2
 8000da0:	2001      	movs	r0, #1
 8000da2:	2b1b      	cmp	r3, #27
 8000da4:	dc08      	bgt.n	8000db8 <__aeabi_fsub+0x60>
 8000da6:	0008      	movs	r0, r1
 8000da8:	2220      	movs	r2, #32
 8000daa:	40d8      	lsrs	r0, r3
 8000dac:	1ad3      	subs	r3, r2, r3
 8000dae:	4099      	lsls	r1, r3
 8000db0:	000b      	movs	r3, r1
 8000db2:	1e5a      	subs	r2, r3, #1
 8000db4:	4193      	sbcs	r3, r2
 8000db6:	4318      	orrs	r0, r3
 8000db8:	4663      	mov	r3, ip
 8000dba:	1a1b      	subs	r3, r3, r0
 8000dbc:	469c      	mov	ip, r3
 8000dbe:	4663      	mov	r3, ip
 8000dc0:	015b      	lsls	r3, r3, #5
 8000dc2:	d400      	bmi.n	8000dc6 <__aeabi_fsub+0x6e>
 8000dc4:	e0cd      	b.n	8000f62 <__aeabi_fsub+0x20a>
 8000dc6:	4663      	mov	r3, ip
 8000dc8:	019f      	lsls	r7, r3, #6
 8000dca:	09bf      	lsrs	r7, r7, #6
 8000dcc:	0038      	movs	r0, r7
 8000dce:	f002 faaf 	bl	8003330 <__clzsi2>
 8000dd2:	003b      	movs	r3, r7
 8000dd4:	3805      	subs	r0, #5
 8000dd6:	4083      	lsls	r3, r0
 8000dd8:	4285      	cmp	r5, r0
 8000dda:	dc00      	bgt.n	8000dde <__aeabi_fsub+0x86>
 8000ddc:	e0a2      	b.n	8000f24 <__aeabi_fsub+0x1cc>
 8000dde:	4ab7      	ldr	r2, [pc, #732]	@ (80010bc <__aeabi_fsub+0x364>)
 8000de0:	1a2d      	subs	r5, r5, r0
 8000de2:	401a      	ands	r2, r3
 8000de4:	4694      	mov	ip, r2
 8000de6:	075a      	lsls	r2, r3, #29
 8000de8:	d100      	bne.n	8000dec <__aeabi_fsub+0x94>
 8000dea:	e0c3      	b.n	8000f74 <__aeabi_fsub+0x21c>
 8000dec:	220f      	movs	r2, #15
 8000dee:	4013      	ands	r3, r2
 8000df0:	2b04      	cmp	r3, #4
 8000df2:	d100      	bne.n	8000df6 <__aeabi_fsub+0x9e>
 8000df4:	e0be      	b.n	8000f74 <__aeabi_fsub+0x21c>
 8000df6:	2304      	movs	r3, #4
 8000df8:	4698      	mov	r8, r3
 8000dfa:	44c4      	add	ip, r8
 8000dfc:	4663      	mov	r3, ip
 8000dfe:	015b      	lsls	r3, r3, #5
 8000e00:	d400      	bmi.n	8000e04 <__aeabi_fsub+0xac>
 8000e02:	e0b7      	b.n	8000f74 <__aeabi_fsub+0x21c>
 8000e04:	1c68      	adds	r0, r5, #1
 8000e06:	2dfe      	cmp	r5, #254	@ 0xfe
 8000e08:	d000      	beq.n	8000e0c <__aeabi_fsub+0xb4>
 8000e0a:	e0a5      	b.n	8000f58 <__aeabi_fsub+0x200>
 8000e0c:	20ff      	movs	r0, #255	@ 0xff
 8000e0e:	2200      	movs	r2, #0
 8000e10:	05c0      	lsls	r0, r0, #23
 8000e12:	4310      	orrs	r0, r2
 8000e14:	07e4      	lsls	r4, r4, #31
 8000e16:	4320      	orrs	r0, r4
 8000e18:	bcc0      	pop	{r6, r7}
 8000e1a:	46b9      	mov	r9, r7
 8000e1c:	46b0      	mov	r8, r6
 8000e1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	dc00      	bgt.n	8000e26 <__aeabi_fsub+0xce>
 8000e24:	e1eb      	b.n	80011fe <__aeabi_fsub+0x4a6>
 8000e26:	2a00      	cmp	r2, #0
 8000e28:	d046      	beq.n	8000eb8 <__aeabi_fsub+0x160>
 8000e2a:	2dff      	cmp	r5, #255	@ 0xff
 8000e2c:	d100      	bne.n	8000e30 <__aeabi_fsub+0xd8>
 8000e2e:	e0a4      	b.n	8000f7a <__aeabi_fsub+0x222>
 8000e30:	2280      	movs	r2, #128	@ 0x80
 8000e32:	04d2      	lsls	r2, r2, #19
 8000e34:	4311      	orrs	r1, r2
 8000e36:	2b1b      	cmp	r3, #27
 8000e38:	dc00      	bgt.n	8000e3c <__aeabi_fsub+0xe4>
 8000e3a:	e0fb      	b.n	8001034 <__aeabi_fsub+0x2dc>
 8000e3c:	2305      	movs	r3, #5
 8000e3e:	4698      	mov	r8, r3
 8000e40:	002b      	movs	r3, r5
 8000e42:	44c4      	add	ip, r8
 8000e44:	4662      	mov	r2, ip
 8000e46:	08d7      	lsrs	r7, r2, #3
 8000e48:	2bff      	cmp	r3, #255	@ 0xff
 8000e4a:	d100      	bne.n	8000e4e <__aeabi_fsub+0xf6>
 8000e4c:	e095      	b.n	8000f7a <__aeabi_fsub+0x222>
 8000e4e:	027a      	lsls	r2, r7, #9
 8000e50:	0a52      	lsrs	r2, r2, #9
 8000e52:	b2d8      	uxtb	r0, r3
 8000e54:	e7dc      	b.n	8000e10 <__aeabi_fsub+0xb8>
 8000e56:	002b      	movs	r3, r5
 8000e58:	3bff      	subs	r3, #255	@ 0xff
 8000e5a:	4699      	mov	r9, r3
 8000e5c:	2900      	cmp	r1, #0
 8000e5e:	d118      	bne.n	8000e92 <__aeabi_fsub+0x13a>
 8000e60:	2301      	movs	r3, #1
 8000e62:	405e      	eors	r6, r3
 8000e64:	42b4      	cmp	r4, r6
 8000e66:	d100      	bne.n	8000e6a <__aeabi_fsub+0x112>
 8000e68:	e0ca      	b.n	8001000 <__aeabi_fsub+0x2a8>
 8000e6a:	464b      	mov	r3, r9
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d02d      	beq.n	8000ecc <__aeabi_fsub+0x174>
 8000e70:	2d00      	cmp	r5, #0
 8000e72:	d000      	beq.n	8000e76 <__aeabi_fsub+0x11e>
 8000e74:	e13c      	b.n	80010f0 <__aeabi_fsub+0x398>
 8000e76:	23ff      	movs	r3, #255	@ 0xff
 8000e78:	4664      	mov	r4, ip
 8000e7a:	2c00      	cmp	r4, #0
 8000e7c:	d100      	bne.n	8000e80 <__aeabi_fsub+0x128>
 8000e7e:	e15f      	b.n	8001140 <__aeabi_fsub+0x3e8>
 8000e80:	1e5d      	subs	r5, r3, #1
 8000e82:	2b01      	cmp	r3, #1
 8000e84:	d100      	bne.n	8000e88 <__aeabi_fsub+0x130>
 8000e86:	e174      	b.n	8001172 <__aeabi_fsub+0x41a>
 8000e88:	0034      	movs	r4, r6
 8000e8a:	2bff      	cmp	r3, #255	@ 0xff
 8000e8c:	d074      	beq.n	8000f78 <__aeabi_fsub+0x220>
 8000e8e:	002b      	movs	r3, r5
 8000e90:	e103      	b.n	800109a <__aeabi_fsub+0x342>
 8000e92:	42b4      	cmp	r4, r6
 8000e94:	d100      	bne.n	8000e98 <__aeabi_fsub+0x140>
 8000e96:	e09c      	b.n	8000fd2 <__aeabi_fsub+0x27a>
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d017      	beq.n	8000ecc <__aeabi_fsub+0x174>
 8000e9c:	2d00      	cmp	r5, #0
 8000e9e:	d0ea      	beq.n	8000e76 <__aeabi_fsub+0x11e>
 8000ea0:	0007      	movs	r7, r0
 8000ea2:	0034      	movs	r4, r6
 8000ea4:	e06c      	b.n	8000f80 <__aeabi_fsub+0x228>
 8000ea6:	2900      	cmp	r1, #0
 8000ea8:	d0cc      	beq.n	8000e44 <__aeabi_fsub+0xec>
 8000eaa:	1e5a      	subs	r2, r3, #1
 8000eac:	2b01      	cmp	r3, #1
 8000eae:	d02b      	beq.n	8000f08 <__aeabi_fsub+0x1b0>
 8000eb0:	2bff      	cmp	r3, #255	@ 0xff
 8000eb2:	d062      	beq.n	8000f7a <__aeabi_fsub+0x222>
 8000eb4:	0013      	movs	r3, r2
 8000eb6:	e773      	b.n	8000da0 <__aeabi_fsub+0x48>
 8000eb8:	2900      	cmp	r1, #0
 8000eba:	d0c3      	beq.n	8000e44 <__aeabi_fsub+0xec>
 8000ebc:	1e5a      	subs	r2, r3, #1
 8000ebe:	2b01      	cmp	r3, #1
 8000ec0:	d100      	bne.n	8000ec4 <__aeabi_fsub+0x16c>
 8000ec2:	e11e      	b.n	8001102 <__aeabi_fsub+0x3aa>
 8000ec4:	2bff      	cmp	r3, #255	@ 0xff
 8000ec6:	d058      	beq.n	8000f7a <__aeabi_fsub+0x222>
 8000ec8:	0013      	movs	r3, r2
 8000eca:	e7b4      	b.n	8000e36 <__aeabi_fsub+0xde>
 8000ecc:	22fe      	movs	r2, #254	@ 0xfe
 8000ece:	1c6b      	adds	r3, r5, #1
 8000ed0:	421a      	tst	r2, r3
 8000ed2:	d10d      	bne.n	8000ef0 <__aeabi_fsub+0x198>
 8000ed4:	2d00      	cmp	r5, #0
 8000ed6:	d060      	beq.n	8000f9a <__aeabi_fsub+0x242>
 8000ed8:	4663      	mov	r3, ip
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d000      	beq.n	8000ee0 <__aeabi_fsub+0x188>
 8000ede:	e120      	b.n	8001122 <__aeabi_fsub+0x3ca>
 8000ee0:	2900      	cmp	r1, #0
 8000ee2:	d000      	beq.n	8000ee6 <__aeabi_fsub+0x18e>
 8000ee4:	e128      	b.n	8001138 <__aeabi_fsub+0x3e0>
 8000ee6:	2280      	movs	r2, #128	@ 0x80
 8000ee8:	2400      	movs	r4, #0
 8000eea:	20ff      	movs	r0, #255	@ 0xff
 8000eec:	03d2      	lsls	r2, r2, #15
 8000eee:	e78f      	b.n	8000e10 <__aeabi_fsub+0xb8>
 8000ef0:	4663      	mov	r3, ip
 8000ef2:	1a5f      	subs	r7, r3, r1
 8000ef4:	017b      	lsls	r3, r7, #5
 8000ef6:	d500      	bpl.n	8000efa <__aeabi_fsub+0x1a2>
 8000ef8:	e0fe      	b.n	80010f8 <__aeabi_fsub+0x3a0>
 8000efa:	2f00      	cmp	r7, #0
 8000efc:	d000      	beq.n	8000f00 <__aeabi_fsub+0x1a8>
 8000efe:	e765      	b.n	8000dcc <__aeabi_fsub+0x74>
 8000f00:	2400      	movs	r4, #0
 8000f02:	2000      	movs	r0, #0
 8000f04:	2200      	movs	r2, #0
 8000f06:	e783      	b.n	8000e10 <__aeabi_fsub+0xb8>
 8000f08:	4663      	mov	r3, ip
 8000f0a:	1a59      	subs	r1, r3, r1
 8000f0c:	014b      	lsls	r3, r1, #5
 8000f0e:	d400      	bmi.n	8000f12 <__aeabi_fsub+0x1ba>
 8000f10:	e119      	b.n	8001146 <__aeabi_fsub+0x3ee>
 8000f12:	018f      	lsls	r7, r1, #6
 8000f14:	09bf      	lsrs	r7, r7, #6
 8000f16:	0038      	movs	r0, r7
 8000f18:	f002 fa0a 	bl	8003330 <__clzsi2>
 8000f1c:	003b      	movs	r3, r7
 8000f1e:	3805      	subs	r0, #5
 8000f20:	4083      	lsls	r3, r0
 8000f22:	2501      	movs	r5, #1
 8000f24:	2220      	movs	r2, #32
 8000f26:	1b40      	subs	r0, r0, r5
 8000f28:	3001      	adds	r0, #1
 8000f2a:	1a12      	subs	r2, r2, r0
 8000f2c:	0019      	movs	r1, r3
 8000f2e:	4093      	lsls	r3, r2
 8000f30:	40c1      	lsrs	r1, r0
 8000f32:	1e5a      	subs	r2, r3, #1
 8000f34:	4193      	sbcs	r3, r2
 8000f36:	4319      	orrs	r1, r3
 8000f38:	468c      	mov	ip, r1
 8000f3a:	1e0b      	subs	r3, r1, #0
 8000f3c:	d0e1      	beq.n	8000f02 <__aeabi_fsub+0x1aa>
 8000f3e:	075b      	lsls	r3, r3, #29
 8000f40:	d100      	bne.n	8000f44 <__aeabi_fsub+0x1ec>
 8000f42:	e152      	b.n	80011ea <__aeabi_fsub+0x492>
 8000f44:	230f      	movs	r3, #15
 8000f46:	2500      	movs	r5, #0
 8000f48:	400b      	ands	r3, r1
 8000f4a:	2b04      	cmp	r3, #4
 8000f4c:	d000      	beq.n	8000f50 <__aeabi_fsub+0x1f8>
 8000f4e:	e752      	b.n	8000df6 <__aeabi_fsub+0x9e>
 8000f50:	2001      	movs	r0, #1
 8000f52:	014a      	lsls	r2, r1, #5
 8000f54:	d400      	bmi.n	8000f58 <__aeabi_fsub+0x200>
 8000f56:	e092      	b.n	800107e <__aeabi_fsub+0x326>
 8000f58:	b2c0      	uxtb	r0, r0
 8000f5a:	4663      	mov	r3, ip
 8000f5c:	019a      	lsls	r2, r3, #6
 8000f5e:	0a52      	lsrs	r2, r2, #9
 8000f60:	e756      	b.n	8000e10 <__aeabi_fsub+0xb8>
 8000f62:	4663      	mov	r3, ip
 8000f64:	075b      	lsls	r3, r3, #29
 8000f66:	d005      	beq.n	8000f74 <__aeabi_fsub+0x21c>
 8000f68:	230f      	movs	r3, #15
 8000f6a:	4662      	mov	r2, ip
 8000f6c:	4013      	ands	r3, r2
 8000f6e:	2b04      	cmp	r3, #4
 8000f70:	d000      	beq.n	8000f74 <__aeabi_fsub+0x21c>
 8000f72:	e740      	b.n	8000df6 <__aeabi_fsub+0x9e>
 8000f74:	002b      	movs	r3, r5
 8000f76:	e765      	b.n	8000e44 <__aeabi_fsub+0xec>
 8000f78:	0007      	movs	r7, r0
 8000f7a:	2f00      	cmp	r7, #0
 8000f7c:	d100      	bne.n	8000f80 <__aeabi_fsub+0x228>
 8000f7e:	e745      	b.n	8000e0c <__aeabi_fsub+0xb4>
 8000f80:	2280      	movs	r2, #128	@ 0x80
 8000f82:	03d2      	lsls	r2, r2, #15
 8000f84:	433a      	orrs	r2, r7
 8000f86:	0252      	lsls	r2, r2, #9
 8000f88:	20ff      	movs	r0, #255	@ 0xff
 8000f8a:	0a52      	lsrs	r2, r2, #9
 8000f8c:	e740      	b.n	8000e10 <__aeabi_fsub+0xb8>
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d179      	bne.n	8001086 <__aeabi_fsub+0x32e>
 8000f92:	22fe      	movs	r2, #254	@ 0xfe
 8000f94:	1c6b      	adds	r3, r5, #1
 8000f96:	421a      	tst	r2, r3
 8000f98:	d1aa      	bne.n	8000ef0 <__aeabi_fsub+0x198>
 8000f9a:	4663      	mov	r3, ip
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d100      	bne.n	8000fa2 <__aeabi_fsub+0x24a>
 8000fa0:	e0f5      	b.n	800118e <__aeabi_fsub+0x436>
 8000fa2:	2900      	cmp	r1, #0
 8000fa4:	d100      	bne.n	8000fa8 <__aeabi_fsub+0x250>
 8000fa6:	e0d1      	b.n	800114c <__aeabi_fsub+0x3f4>
 8000fa8:	1a5f      	subs	r7, r3, r1
 8000faa:	2380      	movs	r3, #128	@ 0x80
 8000fac:	04db      	lsls	r3, r3, #19
 8000fae:	421f      	tst	r7, r3
 8000fb0:	d100      	bne.n	8000fb4 <__aeabi_fsub+0x25c>
 8000fb2:	e10e      	b.n	80011d2 <__aeabi_fsub+0x47a>
 8000fb4:	4662      	mov	r2, ip
 8000fb6:	2401      	movs	r4, #1
 8000fb8:	1a8a      	subs	r2, r1, r2
 8000fba:	4694      	mov	ip, r2
 8000fbc:	2000      	movs	r0, #0
 8000fbe:	4034      	ands	r4, r6
 8000fc0:	2a00      	cmp	r2, #0
 8000fc2:	d100      	bne.n	8000fc6 <__aeabi_fsub+0x26e>
 8000fc4:	e724      	b.n	8000e10 <__aeabi_fsub+0xb8>
 8000fc6:	2001      	movs	r0, #1
 8000fc8:	421a      	tst	r2, r3
 8000fca:	d1c6      	bne.n	8000f5a <__aeabi_fsub+0x202>
 8000fcc:	2300      	movs	r3, #0
 8000fce:	08d7      	lsrs	r7, r2, #3
 8000fd0:	e73d      	b.n	8000e4e <__aeabi_fsub+0xf6>
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d017      	beq.n	8001006 <__aeabi_fsub+0x2ae>
 8000fd6:	2d00      	cmp	r5, #0
 8000fd8:	d000      	beq.n	8000fdc <__aeabi_fsub+0x284>
 8000fda:	e0af      	b.n	800113c <__aeabi_fsub+0x3e4>
 8000fdc:	23ff      	movs	r3, #255	@ 0xff
 8000fde:	4665      	mov	r5, ip
 8000fe0:	2d00      	cmp	r5, #0
 8000fe2:	d100      	bne.n	8000fe6 <__aeabi_fsub+0x28e>
 8000fe4:	e0ad      	b.n	8001142 <__aeabi_fsub+0x3ea>
 8000fe6:	1e5e      	subs	r6, r3, #1
 8000fe8:	2b01      	cmp	r3, #1
 8000fea:	d100      	bne.n	8000fee <__aeabi_fsub+0x296>
 8000fec:	e089      	b.n	8001102 <__aeabi_fsub+0x3aa>
 8000fee:	2bff      	cmp	r3, #255	@ 0xff
 8000ff0:	d0c2      	beq.n	8000f78 <__aeabi_fsub+0x220>
 8000ff2:	2e1b      	cmp	r6, #27
 8000ff4:	dc00      	bgt.n	8000ff8 <__aeabi_fsub+0x2a0>
 8000ff6:	e0ab      	b.n	8001150 <__aeabi_fsub+0x3f8>
 8000ff8:	1d4b      	adds	r3, r1, #5
 8000ffa:	469c      	mov	ip, r3
 8000ffc:	0013      	movs	r3, r2
 8000ffe:	e721      	b.n	8000e44 <__aeabi_fsub+0xec>
 8001000:	464b      	mov	r3, r9
 8001002:	2b00      	cmp	r3, #0
 8001004:	d170      	bne.n	80010e8 <__aeabi_fsub+0x390>
 8001006:	22fe      	movs	r2, #254	@ 0xfe
 8001008:	1c6b      	adds	r3, r5, #1
 800100a:	421a      	tst	r2, r3
 800100c:	d15e      	bne.n	80010cc <__aeabi_fsub+0x374>
 800100e:	2d00      	cmp	r5, #0
 8001010:	d000      	beq.n	8001014 <__aeabi_fsub+0x2bc>
 8001012:	e0c3      	b.n	800119c <__aeabi_fsub+0x444>
 8001014:	4663      	mov	r3, ip
 8001016:	2b00      	cmp	r3, #0
 8001018:	d100      	bne.n	800101c <__aeabi_fsub+0x2c4>
 800101a:	e0d0      	b.n	80011be <__aeabi_fsub+0x466>
 800101c:	2900      	cmp	r1, #0
 800101e:	d100      	bne.n	8001022 <__aeabi_fsub+0x2ca>
 8001020:	e094      	b.n	800114c <__aeabi_fsub+0x3f4>
 8001022:	000a      	movs	r2, r1
 8001024:	4462      	add	r2, ip
 8001026:	0153      	lsls	r3, r2, #5
 8001028:	d400      	bmi.n	800102c <__aeabi_fsub+0x2d4>
 800102a:	e0d8      	b.n	80011de <__aeabi_fsub+0x486>
 800102c:	0192      	lsls	r2, r2, #6
 800102e:	2001      	movs	r0, #1
 8001030:	0a52      	lsrs	r2, r2, #9
 8001032:	e6ed      	b.n	8000e10 <__aeabi_fsub+0xb8>
 8001034:	0008      	movs	r0, r1
 8001036:	2220      	movs	r2, #32
 8001038:	40d8      	lsrs	r0, r3
 800103a:	1ad3      	subs	r3, r2, r3
 800103c:	4099      	lsls	r1, r3
 800103e:	000b      	movs	r3, r1
 8001040:	1e5a      	subs	r2, r3, #1
 8001042:	4193      	sbcs	r3, r2
 8001044:	4303      	orrs	r3, r0
 8001046:	449c      	add	ip, r3
 8001048:	4663      	mov	r3, ip
 800104a:	015b      	lsls	r3, r3, #5
 800104c:	d589      	bpl.n	8000f62 <__aeabi_fsub+0x20a>
 800104e:	3501      	adds	r5, #1
 8001050:	2dff      	cmp	r5, #255	@ 0xff
 8001052:	d100      	bne.n	8001056 <__aeabi_fsub+0x2fe>
 8001054:	e6da      	b.n	8000e0c <__aeabi_fsub+0xb4>
 8001056:	4662      	mov	r2, ip
 8001058:	2301      	movs	r3, #1
 800105a:	4919      	ldr	r1, [pc, #100]	@ (80010c0 <__aeabi_fsub+0x368>)
 800105c:	4013      	ands	r3, r2
 800105e:	0852      	lsrs	r2, r2, #1
 8001060:	400a      	ands	r2, r1
 8001062:	431a      	orrs	r2, r3
 8001064:	0013      	movs	r3, r2
 8001066:	4694      	mov	ip, r2
 8001068:	075b      	lsls	r3, r3, #29
 800106a:	d004      	beq.n	8001076 <__aeabi_fsub+0x31e>
 800106c:	230f      	movs	r3, #15
 800106e:	4013      	ands	r3, r2
 8001070:	2b04      	cmp	r3, #4
 8001072:	d000      	beq.n	8001076 <__aeabi_fsub+0x31e>
 8001074:	e6bf      	b.n	8000df6 <__aeabi_fsub+0x9e>
 8001076:	4663      	mov	r3, ip
 8001078:	015b      	lsls	r3, r3, #5
 800107a:	d500      	bpl.n	800107e <__aeabi_fsub+0x326>
 800107c:	e6c2      	b.n	8000e04 <__aeabi_fsub+0xac>
 800107e:	4663      	mov	r3, ip
 8001080:	08df      	lsrs	r7, r3, #3
 8001082:	002b      	movs	r3, r5
 8001084:	e6e3      	b.n	8000e4e <__aeabi_fsub+0xf6>
 8001086:	1b53      	subs	r3, r2, r5
 8001088:	2d00      	cmp	r5, #0
 800108a:	d100      	bne.n	800108e <__aeabi_fsub+0x336>
 800108c:	e6f4      	b.n	8000e78 <__aeabi_fsub+0x120>
 800108e:	2080      	movs	r0, #128	@ 0x80
 8001090:	4664      	mov	r4, ip
 8001092:	04c0      	lsls	r0, r0, #19
 8001094:	4304      	orrs	r4, r0
 8001096:	46a4      	mov	ip, r4
 8001098:	0034      	movs	r4, r6
 800109a:	2001      	movs	r0, #1
 800109c:	2b1b      	cmp	r3, #27
 800109e:	dc09      	bgt.n	80010b4 <__aeabi_fsub+0x35c>
 80010a0:	2520      	movs	r5, #32
 80010a2:	4660      	mov	r0, ip
 80010a4:	40d8      	lsrs	r0, r3
 80010a6:	1aeb      	subs	r3, r5, r3
 80010a8:	4665      	mov	r5, ip
 80010aa:	409d      	lsls	r5, r3
 80010ac:	002b      	movs	r3, r5
 80010ae:	1e5d      	subs	r5, r3, #1
 80010b0:	41ab      	sbcs	r3, r5
 80010b2:	4318      	orrs	r0, r3
 80010b4:	1a0b      	subs	r3, r1, r0
 80010b6:	469c      	mov	ip, r3
 80010b8:	0015      	movs	r5, r2
 80010ba:	e680      	b.n	8000dbe <__aeabi_fsub+0x66>
 80010bc:	fbffffff 	.word	0xfbffffff
 80010c0:	7dffffff 	.word	0x7dffffff
 80010c4:	22fe      	movs	r2, #254	@ 0xfe
 80010c6:	1c6b      	adds	r3, r5, #1
 80010c8:	4213      	tst	r3, r2
 80010ca:	d0a3      	beq.n	8001014 <__aeabi_fsub+0x2bc>
 80010cc:	2bff      	cmp	r3, #255	@ 0xff
 80010ce:	d100      	bne.n	80010d2 <__aeabi_fsub+0x37a>
 80010d0:	e69c      	b.n	8000e0c <__aeabi_fsub+0xb4>
 80010d2:	4461      	add	r1, ip
 80010d4:	0849      	lsrs	r1, r1, #1
 80010d6:	074a      	lsls	r2, r1, #29
 80010d8:	d049      	beq.n	800116e <__aeabi_fsub+0x416>
 80010da:	220f      	movs	r2, #15
 80010dc:	400a      	ands	r2, r1
 80010de:	2a04      	cmp	r2, #4
 80010e0:	d045      	beq.n	800116e <__aeabi_fsub+0x416>
 80010e2:	1d0a      	adds	r2, r1, #4
 80010e4:	4694      	mov	ip, r2
 80010e6:	e6ad      	b.n	8000e44 <__aeabi_fsub+0xec>
 80010e8:	2d00      	cmp	r5, #0
 80010ea:	d100      	bne.n	80010ee <__aeabi_fsub+0x396>
 80010ec:	e776      	b.n	8000fdc <__aeabi_fsub+0x284>
 80010ee:	e68d      	b.n	8000e0c <__aeabi_fsub+0xb4>
 80010f0:	0034      	movs	r4, r6
 80010f2:	20ff      	movs	r0, #255	@ 0xff
 80010f4:	2200      	movs	r2, #0
 80010f6:	e68b      	b.n	8000e10 <__aeabi_fsub+0xb8>
 80010f8:	4663      	mov	r3, ip
 80010fa:	2401      	movs	r4, #1
 80010fc:	1acf      	subs	r7, r1, r3
 80010fe:	4034      	ands	r4, r6
 8001100:	e664      	b.n	8000dcc <__aeabi_fsub+0x74>
 8001102:	4461      	add	r1, ip
 8001104:	014b      	lsls	r3, r1, #5
 8001106:	d56d      	bpl.n	80011e4 <__aeabi_fsub+0x48c>
 8001108:	0848      	lsrs	r0, r1, #1
 800110a:	4944      	ldr	r1, [pc, #272]	@ (800121c <__aeabi_fsub+0x4c4>)
 800110c:	4001      	ands	r1, r0
 800110e:	0743      	lsls	r3, r0, #29
 8001110:	d02c      	beq.n	800116c <__aeabi_fsub+0x414>
 8001112:	230f      	movs	r3, #15
 8001114:	4003      	ands	r3, r0
 8001116:	2b04      	cmp	r3, #4
 8001118:	d028      	beq.n	800116c <__aeabi_fsub+0x414>
 800111a:	1d0b      	adds	r3, r1, #4
 800111c:	469c      	mov	ip, r3
 800111e:	2302      	movs	r3, #2
 8001120:	e690      	b.n	8000e44 <__aeabi_fsub+0xec>
 8001122:	2900      	cmp	r1, #0
 8001124:	d100      	bne.n	8001128 <__aeabi_fsub+0x3d0>
 8001126:	e72b      	b.n	8000f80 <__aeabi_fsub+0x228>
 8001128:	2380      	movs	r3, #128	@ 0x80
 800112a:	03db      	lsls	r3, r3, #15
 800112c:	429f      	cmp	r7, r3
 800112e:	d200      	bcs.n	8001132 <__aeabi_fsub+0x3da>
 8001130:	e726      	b.n	8000f80 <__aeabi_fsub+0x228>
 8001132:	4298      	cmp	r0, r3
 8001134:	d300      	bcc.n	8001138 <__aeabi_fsub+0x3e0>
 8001136:	e723      	b.n	8000f80 <__aeabi_fsub+0x228>
 8001138:	2401      	movs	r4, #1
 800113a:	4034      	ands	r4, r6
 800113c:	0007      	movs	r7, r0
 800113e:	e71f      	b.n	8000f80 <__aeabi_fsub+0x228>
 8001140:	0034      	movs	r4, r6
 8001142:	468c      	mov	ip, r1
 8001144:	e67e      	b.n	8000e44 <__aeabi_fsub+0xec>
 8001146:	2301      	movs	r3, #1
 8001148:	08cf      	lsrs	r7, r1, #3
 800114a:	e680      	b.n	8000e4e <__aeabi_fsub+0xf6>
 800114c:	2300      	movs	r3, #0
 800114e:	e67e      	b.n	8000e4e <__aeabi_fsub+0xf6>
 8001150:	2020      	movs	r0, #32
 8001152:	4665      	mov	r5, ip
 8001154:	1b80      	subs	r0, r0, r6
 8001156:	4085      	lsls	r5, r0
 8001158:	4663      	mov	r3, ip
 800115a:	0028      	movs	r0, r5
 800115c:	40f3      	lsrs	r3, r6
 800115e:	1e45      	subs	r5, r0, #1
 8001160:	41a8      	sbcs	r0, r5
 8001162:	4303      	orrs	r3, r0
 8001164:	469c      	mov	ip, r3
 8001166:	0015      	movs	r5, r2
 8001168:	448c      	add	ip, r1
 800116a:	e76d      	b.n	8001048 <__aeabi_fsub+0x2f0>
 800116c:	2302      	movs	r3, #2
 800116e:	08cf      	lsrs	r7, r1, #3
 8001170:	e66d      	b.n	8000e4e <__aeabi_fsub+0xf6>
 8001172:	1b0f      	subs	r7, r1, r4
 8001174:	017b      	lsls	r3, r7, #5
 8001176:	d528      	bpl.n	80011ca <__aeabi_fsub+0x472>
 8001178:	01bf      	lsls	r7, r7, #6
 800117a:	09bf      	lsrs	r7, r7, #6
 800117c:	0038      	movs	r0, r7
 800117e:	f002 f8d7 	bl	8003330 <__clzsi2>
 8001182:	003b      	movs	r3, r7
 8001184:	3805      	subs	r0, #5
 8001186:	4083      	lsls	r3, r0
 8001188:	0034      	movs	r4, r6
 800118a:	2501      	movs	r5, #1
 800118c:	e6ca      	b.n	8000f24 <__aeabi_fsub+0x1cc>
 800118e:	2900      	cmp	r1, #0
 8001190:	d100      	bne.n	8001194 <__aeabi_fsub+0x43c>
 8001192:	e6b5      	b.n	8000f00 <__aeabi_fsub+0x1a8>
 8001194:	2401      	movs	r4, #1
 8001196:	0007      	movs	r7, r0
 8001198:	4034      	ands	r4, r6
 800119a:	e658      	b.n	8000e4e <__aeabi_fsub+0xf6>
 800119c:	4663      	mov	r3, ip
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d100      	bne.n	80011a4 <__aeabi_fsub+0x44c>
 80011a2:	e6e9      	b.n	8000f78 <__aeabi_fsub+0x220>
 80011a4:	2900      	cmp	r1, #0
 80011a6:	d100      	bne.n	80011aa <__aeabi_fsub+0x452>
 80011a8:	e6ea      	b.n	8000f80 <__aeabi_fsub+0x228>
 80011aa:	2380      	movs	r3, #128	@ 0x80
 80011ac:	03db      	lsls	r3, r3, #15
 80011ae:	429f      	cmp	r7, r3
 80011b0:	d200      	bcs.n	80011b4 <__aeabi_fsub+0x45c>
 80011b2:	e6e5      	b.n	8000f80 <__aeabi_fsub+0x228>
 80011b4:	4298      	cmp	r0, r3
 80011b6:	d300      	bcc.n	80011ba <__aeabi_fsub+0x462>
 80011b8:	e6e2      	b.n	8000f80 <__aeabi_fsub+0x228>
 80011ba:	0007      	movs	r7, r0
 80011bc:	e6e0      	b.n	8000f80 <__aeabi_fsub+0x228>
 80011be:	2900      	cmp	r1, #0
 80011c0:	d100      	bne.n	80011c4 <__aeabi_fsub+0x46c>
 80011c2:	e69e      	b.n	8000f02 <__aeabi_fsub+0x1aa>
 80011c4:	2300      	movs	r3, #0
 80011c6:	08cf      	lsrs	r7, r1, #3
 80011c8:	e641      	b.n	8000e4e <__aeabi_fsub+0xf6>
 80011ca:	0034      	movs	r4, r6
 80011cc:	2301      	movs	r3, #1
 80011ce:	08ff      	lsrs	r7, r7, #3
 80011d0:	e63d      	b.n	8000e4e <__aeabi_fsub+0xf6>
 80011d2:	2f00      	cmp	r7, #0
 80011d4:	d100      	bne.n	80011d8 <__aeabi_fsub+0x480>
 80011d6:	e693      	b.n	8000f00 <__aeabi_fsub+0x1a8>
 80011d8:	2300      	movs	r3, #0
 80011da:	08ff      	lsrs	r7, r7, #3
 80011dc:	e637      	b.n	8000e4e <__aeabi_fsub+0xf6>
 80011de:	2300      	movs	r3, #0
 80011e0:	08d7      	lsrs	r7, r2, #3
 80011e2:	e634      	b.n	8000e4e <__aeabi_fsub+0xf6>
 80011e4:	2301      	movs	r3, #1
 80011e6:	08cf      	lsrs	r7, r1, #3
 80011e8:	e631      	b.n	8000e4e <__aeabi_fsub+0xf6>
 80011ea:	2280      	movs	r2, #128	@ 0x80
 80011ec:	000b      	movs	r3, r1
 80011ee:	04d2      	lsls	r2, r2, #19
 80011f0:	2001      	movs	r0, #1
 80011f2:	4013      	ands	r3, r2
 80011f4:	4211      	tst	r1, r2
 80011f6:	d000      	beq.n	80011fa <__aeabi_fsub+0x4a2>
 80011f8:	e6ae      	b.n	8000f58 <__aeabi_fsub+0x200>
 80011fa:	08cf      	lsrs	r7, r1, #3
 80011fc:	e627      	b.n	8000e4e <__aeabi_fsub+0xf6>
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d100      	bne.n	8001204 <__aeabi_fsub+0x4ac>
 8001202:	e75f      	b.n	80010c4 <__aeabi_fsub+0x36c>
 8001204:	1b56      	subs	r6, r2, r5
 8001206:	2d00      	cmp	r5, #0
 8001208:	d101      	bne.n	800120e <__aeabi_fsub+0x4b6>
 800120a:	0033      	movs	r3, r6
 800120c:	e6e7      	b.n	8000fde <__aeabi_fsub+0x286>
 800120e:	2380      	movs	r3, #128	@ 0x80
 8001210:	4660      	mov	r0, ip
 8001212:	04db      	lsls	r3, r3, #19
 8001214:	4318      	orrs	r0, r3
 8001216:	4684      	mov	ip, r0
 8001218:	e6eb      	b.n	8000ff2 <__aeabi_fsub+0x29a>
 800121a:	46c0      	nop			@ (mov r8, r8)
 800121c:	7dffffff 	.word	0x7dffffff

08001220 <__aeabi_f2iz>:
 8001220:	0241      	lsls	r1, r0, #9
 8001222:	0042      	lsls	r2, r0, #1
 8001224:	0fc3      	lsrs	r3, r0, #31
 8001226:	0a49      	lsrs	r1, r1, #9
 8001228:	2000      	movs	r0, #0
 800122a:	0e12      	lsrs	r2, r2, #24
 800122c:	2a7e      	cmp	r2, #126	@ 0x7e
 800122e:	dd03      	ble.n	8001238 <__aeabi_f2iz+0x18>
 8001230:	2a9d      	cmp	r2, #157	@ 0x9d
 8001232:	dd02      	ble.n	800123a <__aeabi_f2iz+0x1a>
 8001234:	4a09      	ldr	r2, [pc, #36]	@ (800125c <__aeabi_f2iz+0x3c>)
 8001236:	1898      	adds	r0, r3, r2
 8001238:	4770      	bx	lr
 800123a:	2080      	movs	r0, #128	@ 0x80
 800123c:	0400      	lsls	r0, r0, #16
 800123e:	4301      	orrs	r1, r0
 8001240:	2a95      	cmp	r2, #149	@ 0x95
 8001242:	dc07      	bgt.n	8001254 <__aeabi_f2iz+0x34>
 8001244:	2096      	movs	r0, #150	@ 0x96
 8001246:	1a82      	subs	r2, r0, r2
 8001248:	40d1      	lsrs	r1, r2
 800124a:	4248      	negs	r0, r1
 800124c:	2b00      	cmp	r3, #0
 800124e:	d1f3      	bne.n	8001238 <__aeabi_f2iz+0x18>
 8001250:	0008      	movs	r0, r1
 8001252:	e7f1      	b.n	8001238 <__aeabi_f2iz+0x18>
 8001254:	3a96      	subs	r2, #150	@ 0x96
 8001256:	4091      	lsls	r1, r2
 8001258:	e7f7      	b.n	800124a <__aeabi_f2iz+0x2a>
 800125a:	46c0      	nop			@ (mov r8, r8)
 800125c:	7fffffff 	.word	0x7fffffff

08001260 <__aeabi_ui2f>:
 8001260:	b510      	push	{r4, lr}
 8001262:	1e04      	subs	r4, r0, #0
 8001264:	d00d      	beq.n	8001282 <__aeabi_ui2f+0x22>
 8001266:	f002 f863 	bl	8003330 <__clzsi2>
 800126a:	239e      	movs	r3, #158	@ 0x9e
 800126c:	1a1b      	subs	r3, r3, r0
 800126e:	2b96      	cmp	r3, #150	@ 0x96
 8001270:	dc0c      	bgt.n	800128c <__aeabi_ui2f+0x2c>
 8001272:	2808      	cmp	r0, #8
 8001274:	d034      	beq.n	80012e0 <__aeabi_ui2f+0x80>
 8001276:	3808      	subs	r0, #8
 8001278:	4084      	lsls	r4, r0
 800127a:	0264      	lsls	r4, r4, #9
 800127c:	0a64      	lsrs	r4, r4, #9
 800127e:	b2d8      	uxtb	r0, r3
 8001280:	e001      	b.n	8001286 <__aeabi_ui2f+0x26>
 8001282:	2000      	movs	r0, #0
 8001284:	2400      	movs	r4, #0
 8001286:	05c0      	lsls	r0, r0, #23
 8001288:	4320      	orrs	r0, r4
 800128a:	bd10      	pop	{r4, pc}
 800128c:	2b99      	cmp	r3, #153	@ 0x99
 800128e:	dc13      	bgt.n	80012b8 <__aeabi_ui2f+0x58>
 8001290:	1f42      	subs	r2, r0, #5
 8001292:	4094      	lsls	r4, r2
 8001294:	4a14      	ldr	r2, [pc, #80]	@ (80012e8 <__aeabi_ui2f+0x88>)
 8001296:	4022      	ands	r2, r4
 8001298:	0761      	lsls	r1, r4, #29
 800129a:	d01c      	beq.n	80012d6 <__aeabi_ui2f+0x76>
 800129c:	210f      	movs	r1, #15
 800129e:	4021      	ands	r1, r4
 80012a0:	2904      	cmp	r1, #4
 80012a2:	d018      	beq.n	80012d6 <__aeabi_ui2f+0x76>
 80012a4:	3204      	adds	r2, #4
 80012a6:	08d4      	lsrs	r4, r2, #3
 80012a8:	0152      	lsls	r2, r2, #5
 80012aa:	d515      	bpl.n	80012d8 <__aeabi_ui2f+0x78>
 80012ac:	239f      	movs	r3, #159	@ 0x9f
 80012ae:	0264      	lsls	r4, r4, #9
 80012b0:	1a18      	subs	r0, r3, r0
 80012b2:	0a64      	lsrs	r4, r4, #9
 80012b4:	b2c0      	uxtb	r0, r0
 80012b6:	e7e6      	b.n	8001286 <__aeabi_ui2f+0x26>
 80012b8:	0002      	movs	r2, r0
 80012ba:	0021      	movs	r1, r4
 80012bc:	321b      	adds	r2, #27
 80012be:	4091      	lsls	r1, r2
 80012c0:	000a      	movs	r2, r1
 80012c2:	1e51      	subs	r1, r2, #1
 80012c4:	418a      	sbcs	r2, r1
 80012c6:	2105      	movs	r1, #5
 80012c8:	1a09      	subs	r1, r1, r0
 80012ca:	40cc      	lsrs	r4, r1
 80012cc:	4314      	orrs	r4, r2
 80012ce:	4a06      	ldr	r2, [pc, #24]	@ (80012e8 <__aeabi_ui2f+0x88>)
 80012d0:	4022      	ands	r2, r4
 80012d2:	0761      	lsls	r1, r4, #29
 80012d4:	d1e2      	bne.n	800129c <__aeabi_ui2f+0x3c>
 80012d6:	08d4      	lsrs	r4, r2, #3
 80012d8:	0264      	lsls	r4, r4, #9
 80012da:	0a64      	lsrs	r4, r4, #9
 80012dc:	b2d8      	uxtb	r0, r3
 80012de:	e7d2      	b.n	8001286 <__aeabi_ui2f+0x26>
 80012e0:	0264      	lsls	r4, r4, #9
 80012e2:	0a64      	lsrs	r4, r4, #9
 80012e4:	308e      	adds	r0, #142	@ 0x8e
 80012e6:	e7ce      	b.n	8001286 <__aeabi_ui2f+0x26>
 80012e8:	fbffffff 	.word	0xfbffffff

080012ec <__aeabi_dadd>:
 80012ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012ee:	464f      	mov	r7, r9
 80012f0:	4646      	mov	r6, r8
 80012f2:	46d6      	mov	lr, sl
 80012f4:	b5c0      	push	{r6, r7, lr}
 80012f6:	b082      	sub	sp, #8
 80012f8:	9000      	str	r0, [sp, #0]
 80012fa:	9101      	str	r1, [sp, #4]
 80012fc:	030e      	lsls	r6, r1, #12
 80012fe:	004c      	lsls	r4, r1, #1
 8001300:	0fcd      	lsrs	r5, r1, #31
 8001302:	0a71      	lsrs	r1, r6, #9
 8001304:	9e00      	ldr	r6, [sp, #0]
 8001306:	005f      	lsls	r7, r3, #1
 8001308:	0f76      	lsrs	r6, r6, #29
 800130a:	430e      	orrs	r6, r1
 800130c:	9900      	ldr	r1, [sp, #0]
 800130e:	9200      	str	r2, [sp, #0]
 8001310:	9301      	str	r3, [sp, #4]
 8001312:	00c9      	lsls	r1, r1, #3
 8001314:	4689      	mov	r9, r1
 8001316:	0319      	lsls	r1, r3, #12
 8001318:	0d7b      	lsrs	r3, r7, #21
 800131a:	4698      	mov	r8, r3
 800131c:	9b01      	ldr	r3, [sp, #4]
 800131e:	0a49      	lsrs	r1, r1, #9
 8001320:	0fdb      	lsrs	r3, r3, #31
 8001322:	469c      	mov	ip, r3
 8001324:	9b00      	ldr	r3, [sp, #0]
 8001326:	9a00      	ldr	r2, [sp, #0]
 8001328:	0f5b      	lsrs	r3, r3, #29
 800132a:	430b      	orrs	r3, r1
 800132c:	4641      	mov	r1, r8
 800132e:	0d64      	lsrs	r4, r4, #21
 8001330:	00d2      	lsls	r2, r2, #3
 8001332:	1a61      	subs	r1, r4, r1
 8001334:	4565      	cmp	r5, ip
 8001336:	d100      	bne.n	800133a <__aeabi_dadd+0x4e>
 8001338:	e0a6      	b.n	8001488 <__aeabi_dadd+0x19c>
 800133a:	2900      	cmp	r1, #0
 800133c:	dd72      	ble.n	8001424 <__aeabi_dadd+0x138>
 800133e:	4647      	mov	r7, r8
 8001340:	2f00      	cmp	r7, #0
 8001342:	d100      	bne.n	8001346 <__aeabi_dadd+0x5a>
 8001344:	e0dd      	b.n	8001502 <__aeabi_dadd+0x216>
 8001346:	4fcc      	ldr	r7, [pc, #816]	@ (8001678 <__aeabi_dadd+0x38c>)
 8001348:	42bc      	cmp	r4, r7
 800134a:	d100      	bne.n	800134e <__aeabi_dadd+0x62>
 800134c:	e19a      	b.n	8001684 <__aeabi_dadd+0x398>
 800134e:	2701      	movs	r7, #1
 8001350:	2938      	cmp	r1, #56	@ 0x38
 8001352:	dc17      	bgt.n	8001384 <__aeabi_dadd+0x98>
 8001354:	2780      	movs	r7, #128	@ 0x80
 8001356:	043f      	lsls	r7, r7, #16
 8001358:	433b      	orrs	r3, r7
 800135a:	291f      	cmp	r1, #31
 800135c:	dd00      	ble.n	8001360 <__aeabi_dadd+0x74>
 800135e:	e1dd      	b.n	800171c <__aeabi_dadd+0x430>
 8001360:	2720      	movs	r7, #32
 8001362:	1a78      	subs	r0, r7, r1
 8001364:	001f      	movs	r7, r3
 8001366:	4087      	lsls	r7, r0
 8001368:	46ba      	mov	sl, r7
 800136a:	0017      	movs	r7, r2
 800136c:	40cf      	lsrs	r7, r1
 800136e:	4684      	mov	ip, r0
 8001370:	0038      	movs	r0, r7
 8001372:	4657      	mov	r7, sl
 8001374:	4307      	orrs	r7, r0
 8001376:	4660      	mov	r0, ip
 8001378:	4082      	lsls	r2, r0
 800137a:	40cb      	lsrs	r3, r1
 800137c:	1e50      	subs	r0, r2, #1
 800137e:	4182      	sbcs	r2, r0
 8001380:	1af6      	subs	r6, r6, r3
 8001382:	4317      	orrs	r7, r2
 8001384:	464b      	mov	r3, r9
 8001386:	1bdf      	subs	r7, r3, r7
 8001388:	45b9      	cmp	r9, r7
 800138a:	4180      	sbcs	r0, r0
 800138c:	4240      	negs	r0, r0
 800138e:	1a36      	subs	r6, r6, r0
 8001390:	0233      	lsls	r3, r6, #8
 8001392:	d400      	bmi.n	8001396 <__aeabi_dadd+0xaa>
 8001394:	e0ff      	b.n	8001596 <__aeabi_dadd+0x2aa>
 8001396:	0276      	lsls	r6, r6, #9
 8001398:	0a76      	lsrs	r6, r6, #9
 800139a:	2e00      	cmp	r6, #0
 800139c:	d100      	bne.n	80013a0 <__aeabi_dadd+0xb4>
 800139e:	e13c      	b.n	800161a <__aeabi_dadd+0x32e>
 80013a0:	0030      	movs	r0, r6
 80013a2:	f001 ffc5 	bl	8003330 <__clzsi2>
 80013a6:	0003      	movs	r3, r0
 80013a8:	3b08      	subs	r3, #8
 80013aa:	2120      	movs	r1, #32
 80013ac:	0038      	movs	r0, r7
 80013ae:	1aca      	subs	r2, r1, r3
 80013b0:	40d0      	lsrs	r0, r2
 80013b2:	409e      	lsls	r6, r3
 80013b4:	0002      	movs	r2, r0
 80013b6:	409f      	lsls	r7, r3
 80013b8:	4332      	orrs	r2, r6
 80013ba:	429c      	cmp	r4, r3
 80013bc:	dd00      	ble.n	80013c0 <__aeabi_dadd+0xd4>
 80013be:	e1a6      	b.n	800170e <__aeabi_dadd+0x422>
 80013c0:	1b18      	subs	r0, r3, r4
 80013c2:	3001      	adds	r0, #1
 80013c4:	1a09      	subs	r1, r1, r0
 80013c6:	003e      	movs	r6, r7
 80013c8:	408f      	lsls	r7, r1
 80013ca:	40c6      	lsrs	r6, r0
 80013cc:	1e7b      	subs	r3, r7, #1
 80013ce:	419f      	sbcs	r7, r3
 80013d0:	0013      	movs	r3, r2
 80013d2:	408b      	lsls	r3, r1
 80013d4:	4337      	orrs	r7, r6
 80013d6:	431f      	orrs	r7, r3
 80013d8:	40c2      	lsrs	r2, r0
 80013da:	003b      	movs	r3, r7
 80013dc:	0016      	movs	r6, r2
 80013de:	2400      	movs	r4, #0
 80013e0:	4313      	orrs	r3, r2
 80013e2:	d100      	bne.n	80013e6 <__aeabi_dadd+0xfa>
 80013e4:	e1df      	b.n	80017a6 <__aeabi_dadd+0x4ba>
 80013e6:	077b      	lsls	r3, r7, #29
 80013e8:	d100      	bne.n	80013ec <__aeabi_dadd+0x100>
 80013ea:	e332      	b.n	8001a52 <__aeabi_dadd+0x766>
 80013ec:	230f      	movs	r3, #15
 80013ee:	003a      	movs	r2, r7
 80013f0:	403b      	ands	r3, r7
 80013f2:	2b04      	cmp	r3, #4
 80013f4:	d004      	beq.n	8001400 <__aeabi_dadd+0x114>
 80013f6:	1d3a      	adds	r2, r7, #4
 80013f8:	42ba      	cmp	r2, r7
 80013fa:	41bf      	sbcs	r7, r7
 80013fc:	427f      	negs	r7, r7
 80013fe:	19f6      	adds	r6, r6, r7
 8001400:	0233      	lsls	r3, r6, #8
 8001402:	d400      	bmi.n	8001406 <__aeabi_dadd+0x11a>
 8001404:	e323      	b.n	8001a4e <__aeabi_dadd+0x762>
 8001406:	4b9c      	ldr	r3, [pc, #624]	@ (8001678 <__aeabi_dadd+0x38c>)
 8001408:	3401      	adds	r4, #1
 800140a:	429c      	cmp	r4, r3
 800140c:	d100      	bne.n	8001410 <__aeabi_dadd+0x124>
 800140e:	e0b4      	b.n	800157a <__aeabi_dadd+0x28e>
 8001410:	4b9a      	ldr	r3, [pc, #616]	@ (800167c <__aeabi_dadd+0x390>)
 8001412:	0564      	lsls	r4, r4, #21
 8001414:	401e      	ands	r6, r3
 8001416:	0d64      	lsrs	r4, r4, #21
 8001418:	0777      	lsls	r7, r6, #29
 800141a:	08d2      	lsrs	r2, r2, #3
 800141c:	0276      	lsls	r6, r6, #9
 800141e:	4317      	orrs	r7, r2
 8001420:	0b36      	lsrs	r6, r6, #12
 8001422:	e0ac      	b.n	800157e <__aeabi_dadd+0x292>
 8001424:	2900      	cmp	r1, #0
 8001426:	d100      	bne.n	800142a <__aeabi_dadd+0x13e>
 8001428:	e07e      	b.n	8001528 <__aeabi_dadd+0x23c>
 800142a:	4641      	mov	r1, r8
 800142c:	1b09      	subs	r1, r1, r4
 800142e:	2c00      	cmp	r4, #0
 8001430:	d000      	beq.n	8001434 <__aeabi_dadd+0x148>
 8001432:	e160      	b.n	80016f6 <__aeabi_dadd+0x40a>
 8001434:	0034      	movs	r4, r6
 8001436:	4648      	mov	r0, r9
 8001438:	4304      	orrs	r4, r0
 800143a:	d100      	bne.n	800143e <__aeabi_dadd+0x152>
 800143c:	e1c9      	b.n	80017d2 <__aeabi_dadd+0x4e6>
 800143e:	1e4c      	subs	r4, r1, #1
 8001440:	2901      	cmp	r1, #1
 8001442:	d100      	bne.n	8001446 <__aeabi_dadd+0x15a>
 8001444:	e22e      	b.n	80018a4 <__aeabi_dadd+0x5b8>
 8001446:	4d8c      	ldr	r5, [pc, #560]	@ (8001678 <__aeabi_dadd+0x38c>)
 8001448:	42a9      	cmp	r1, r5
 800144a:	d100      	bne.n	800144e <__aeabi_dadd+0x162>
 800144c:	e224      	b.n	8001898 <__aeabi_dadd+0x5ac>
 800144e:	2701      	movs	r7, #1
 8001450:	2c38      	cmp	r4, #56	@ 0x38
 8001452:	dc11      	bgt.n	8001478 <__aeabi_dadd+0x18c>
 8001454:	0021      	movs	r1, r4
 8001456:	291f      	cmp	r1, #31
 8001458:	dd00      	ble.n	800145c <__aeabi_dadd+0x170>
 800145a:	e20b      	b.n	8001874 <__aeabi_dadd+0x588>
 800145c:	2420      	movs	r4, #32
 800145e:	0037      	movs	r7, r6
 8001460:	4648      	mov	r0, r9
 8001462:	1a64      	subs	r4, r4, r1
 8001464:	40a7      	lsls	r7, r4
 8001466:	40c8      	lsrs	r0, r1
 8001468:	4307      	orrs	r7, r0
 800146a:	4648      	mov	r0, r9
 800146c:	40a0      	lsls	r0, r4
 800146e:	40ce      	lsrs	r6, r1
 8001470:	1e44      	subs	r4, r0, #1
 8001472:	41a0      	sbcs	r0, r4
 8001474:	1b9b      	subs	r3, r3, r6
 8001476:	4307      	orrs	r7, r0
 8001478:	1bd7      	subs	r7, r2, r7
 800147a:	42ba      	cmp	r2, r7
 800147c:	4192      	sbcs	r2, r2
 800147e:	4252      	negs	r2, r2
 8001480:	4665      	mov	r5, ip
 8001482:	4644      	mov	r4, r8
 8001484:	1a9e      	subs	r6, r3, r2
 8001486:	e783      	b.n	8001390 <__aeabi_dadd+0xa4>
 8001488:	2900      	cmp	r1, #0
 800148a:	dc00      	bgt.n	800148e <__aeabi_dadd+0x1a2>
 800148c:	e09c      	b.n	80015c8 <__aeabi_dadd+0x2dc>
 800148e:	4647      	mov	r7, r8
 8001490:	2f00      	cmp	r7, #0
 8001492:	d167      	bne.n	8001564 <__aeabi_dadd+0x278>
 8001494:	001f      	movs	r7, r3
 8001496:	4317      	orrs	r7, r2
 8001498:	d100      	bne.n	800149c <__aeabi_dadd+0x1b0>
 800149a:	e0e4      	b.n	8001666 <__aeabi_dadd+0x37a>
 800149c:	1e48      	subs	r0, r1, #1
 800149e:	2901      	cmp	r1, #1
 80014a0:	d100      	bne.n	80014a4 <__aeabi_dadd+0x1b8>
 80014a2:	e19b      	b.n	80017dc <__aeabi_dadd+0x4f0>
 80014a4:	4f74      	ldr	r7, [pc, #464]	@ (8001678 <__aeabi_dadd+0x38c>)
 80014a6:	42b9      	cmp	r1, r7
 80014a8:	d100      	bne.n	80014ac <__aeabi_dadd+0x1c0>
 80014aa:	e0eb      	b.n	8001684 <__aeabi_dadd+0x398>
 80014ac:	2701      	movs	r7, #1
 80014ae:	0001      	movs	r1, r0
 80014b0:	2838      	cmp	r0, #56	@ 0x38
 80014b2:	dc11      	bgt.n	80014d8 <__aeabi_dadd+0x1ec>
 80014b4:	291f      	cmp	r1, #31
 80014b6:	dd00      	ble.n	80014ba <__aeabi_dadd+0x1ce>
 80014b8:	e1c7      	b.n	800184a <__aeabi_dadd+0x55e>
 80014ba:	2720      	movs	r7, #32
 80014bc:	1a78      	subs	r0, r7, r1
 80014be:	001f      	movs	r7, r3
 80014c0:	4684      	mov	ip, r0
 80014c2:	4087      	lsls	r7, r0
 80014c4:	0010      	movs	r0, r2
 80014c6:	40c8      	lsrs	r0, r1
 80014c8:	4307      	orrs	r7, r0
 80014ca:	4660      	mov	r0, ip
 80014cc:	4082      	lsls	r2, r0
 80014ce:	40cb      	lsrs	r3, r1
 80014d0:	1e50      	subs	r0, r2, #1
 80014d2:	4182      	sbcs	r2, r0
 80014d4:	18f6      	adds	r6, r6, r3
 80014d6:	4317      	orrs	r7, r2
 80014d8:	444f      	add	r7, r9
 80014da:	454f      	cmp	r7, r9
 80014dc:	4180      	sbcs	r0, r0
 80014de:	4240      	negs	r0, r0
 80014e0:	1836      	adds	r6, r6, r0
 80014e2:	0233      	lsls	r3, r6, #8
 80014e4:	d557      	bpl.n	8001596 <__aeabi_dadd+0x2aa>
 80014e6:	4b64      	ldr	r3, [pc, #400]	@ (8001678 <__aeabi_dadd+0x38c>)
 80014e8:	3401      	adds	r4, #1
 80014ea:	429c      	cmp	r4, r3
 80014ec:	d045      	beq.n	800157a <__aeabi_dadd+0x28e>
 80014ee:	2101      	movs	r1, #1
 80014f0:	4b62      	ldr	r3, [pc, #392]	@ (800167c <__aeabi_dadd+0x390>)
 80014f2:	087a      	lsrs	r2, r7, #1
 80014f4:	401e      	ands	r6, r3
 80014f6:	4039      	ands	r1, r7
 80014f8:	430a      	orrs	r2, r1
 80014fa:	07f7      	lsls	r7, r6, #31
 80014fc:	4317      	orrs	r7, r2
 80014fe:	0876      	lsrs	r6, r6, #1
 8001500:	e771      	b.n	80013e6 <__aeabi_dadd+0xfa>
 8001502:	001f      	movs	r7, r3
 8001504:	4317      	orrs	r7, r2
 8001506:	d100      	bne.n	800150a <__aeabi_dadd+0x21e>
 8001508:	e0ad      	b.n	8001666 <__aeabi_dadd+0x37a>
 800150a:	1e4f      	subs	r7, r1, #1
 800150c:	46bc      	mov	ip, r7
 800150e:	2901      	cmp	r1, #1
 8001510:	d100      	bne.n	8001514 <__aeabi_dadd+0x228>
 8001512:	e182      	b.n	800181a <__aeabi_dadd+0x52e>
 8001514:	4f58      	ldr	r7, [pc, #352]	@ (8001678 <__aeabi_dadd+0x38c>)
 8001516:	42b9      	cmp	r1, r7
 8001518:	d100      	bne.n	800151c <__aeabi_dadd+0x230>
 800151a:	e190      	b.n	800183e <__aeabi_dadd+0x552>
 800151c:	4661      	mov	r1, ip
 800151e:	2701      	movs	r7, #1
 8001520:	2938      	cmp	r1, #56	@ 0x38
 8001522:	dd00      	ble.n	8001526 <__aeabi_dadd+0x23a>
 8001524:	e72e      	b.n	8001384 <__aeabi_dadd+0x98>
 8001526:	e718      	b.n	800135a <__aeabi_dadd+0x6e>
 8001528:	4f55      	ldr	r7, [pc, #340]	@ (8001680 <__aeabi_dadd+0x394>)
 800152a:	1c61      	adds	r1, r4, #1
 800152c:	4239      	tst	r1, r7
 800152e:	d000      	beq.n	8001532 <__aeabi_dadd+0x246>
 8001530:	e0d0      	b.n	80016d4 <__aeabi_dadd+0x3e8>
 8001532:	0031      	movs	r1, r6
 8001534:	4648      	mov	r0, r9
 8001536:	001f      	movs	r7, r3
 8001538:	4301      	orrs	r1, r0
 800153a:	4317      	orrs	r7, r2
 800153c:	2c00      	cmp	r4, #0
 800153e:	d000      	beq.n	8001542 <__aeabi_dadd+0x256>
 8001540:	e13d      	b.n	80017be <__aeabi_dadd+0x4d2>
 8001542:	2900      	cmp	r1, #0
 8001544:	d100      	bne.n	8001548 <__aeabi_dadd+0x25c>
 8001546:	e1bc      	b.n	80018c2 <__aeabi_dadd+0x5d6>
 8001548:	2f00      	cmp	r7, #0
 800154a:	d000      	beq.n	800154e <__aeabi_dadd+0x262>
 800154c:	e1bf      	b.n	80018ce <__aeabi_dadd+0x5e2>
 800154e:	464b      	mov	r3, r9
 8001550:	2100      	movs	r1, #0
 8001552:	08d8      	lsrs	r0, r3, #3
 8001554:	0777      	lsls	r7, r6, #29
 8001556:	4307      	orrs	r7, r0
 8001558:	08f0      	lsrs	r0, r6, #3
 800155a:	0306      	lsls	r6, r0, #12
 800155c:	054c      	lsls	r4, r1, #21
 800155e:	0b36      	lsrs	r6, r6, #12
 8001560:	0d64      	lsrs	r4, r4, #21
 8001562:	e00c      	b.n	800157e <__aeabi_dadd+0x292>
 8001564:	4f44      	ldr	r7, [pc, #272]	@ (8001678 <__aeabi_dadd+0x38c>)
 8001566:	42bc      	cmp	r4, r7
 8001568:	d100      	bne.n	800156c <__aeabi_dadd+0x280>
 800156a:	e08b      	b.n	8001684 <__aeabi_dadd+0x398>
 800156c:	2701      	movs	r7, #1
 800156e:	2938      	cmp	r1, #56	@ 0x38
 8001570:	dcb2      	bgt.n	80014d8 <__aeabi_dadd+0x1ec>
 8001572:	2780      	movs	r7, #128	@ 0x80
 8001574:	043f      	lsls	r7, r7, #16
 8001576:	433b      	orrs	r3, r7
 8001578:	e79c      	b.n	80014b4 <__aeabi_dadd+0x1c8>
 800157a:	2600      	movs	r6, #0
 800157c:	2700      	movs	r7, #0
 800157e:	0524      	lsls	r4, r4, #20
 8001580:	4334      	orrs	r4, r6
 8001582:	07ed      	lsls	r5, r5, #31
 8001584:	432c      	orrs	r4, r5
 8001586:	0038      	movs	r0, r7
 8001588:	0021      	movs	r1, r4
 800158a:	b002      	add	sp, #8
 800158c:	bce0      	pop	{r5, r6, r7}
 800158e:	46ba      	mov	sl, r7
 8001590:	46b1      	mov	r9, r6
 8001592:	46a8      	mov	r8, r5
 8001594:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001596:	077b      	lsls	r3, r7, #29
 8001598:	d004      	beq.n	80015a4 <__aeabi_dadd+0x2b8>
 800159a:	230f      	movs	r3, #15
 800159c:	403b      	ands	r3, r7
 800159e:	2b04      	cmp	r3, #4
 80015a0:	d000      	beq.n	80015a4 <__aeabi_dadd+0x2b8>
 80015a2:	e728      	b.n	80013f6 <__aeabi_dadd+0x10a>
 80015a4:	08f8      	lsrs	r0, r7, #3
 80015a6:	4b34      	ldr	r3, [pc, #208]	@ (8001678 <__aeabi_dadd+0x38c>)
 80015a8:	0777      	lsls	r7, r6, #29
 80015aa:	4307      	orrs	r7, r0
 80015ac:	08f0      	lsrs	r0, r6, #3
 80015ae:	429c      	cmp	r4, r3
 80015b0:	d000      	beq.n	80015b4 <__aeabi_dadd+0x2c8>
 80015b2:	e24a      	b.n	8001a4a <__aeabi_dadd+0x75e>
 80015b4:	003b      	movs	r3, r7
 80015b6:	4303      	orrs	r3, r0
 80015b8:	d059      	beq.n	800166e <__aeabi_dadd+0x382>
 80015ba:	2680      	movs	r6, #128	@ 0x80
 80015bc:	0336      	lsls	r6, r6, #12
 80015be:	4306      	orrs	r6, r0
 80015c0:	0336      	lsls	r6, r6, #12
 80015c2:	4c2d      	ldr	r4, [pc, #180]	@ (8001678 <__aeabi_dadd+0x38c>)
 80015c4:	0b36      	lsrs	r6, r6, #12
 80015c6:	e7da      	b.n	800157e <__aeabi_dadd+0x292>
 80015c8:	2900      	cmp	r1, #0
 80015ca:	d061      	beq.n	8001690 <__aeabi_dadd+0x3a4>
 80015cc:	4641      	mov	r1, r8
 80015ce:	1b09      	subs	r1, r1, r4
 80015d0:	2c00      	cmp	r4, #0
 80015d2:	d100      	bne.n	80015d6 <__aeabi_dadd+0x2ea>
 80015d4:	e0b9      	b.n	800174a <__aeabi_dadd+0x45e>
 80015d6:	4c28      	ldr	r4, [pc, #160]	@ (8001678 <__aeabi_dadd+0x38c>)
 80015d8:	45a0      	cmp	r8, r4
 80015da:	d100      	bne.n	80015de <__aeabi_dadd+0x2f2>
 80015dc:	e1a5      	b.n	800192a <__aeabi_dadd+0x63e>
 80015de:	2701      	movs	r7, #1
 80015e0:	2938      	cmp	r1, #56	@ 0x38
 80015e2:	dc13      	bgt.n	800160c <__aeabi_dadd+0x320>
 80015e4:	2480      	movs	r4, #128	@ 0x80
 80015e6:	0424      	lsls	r4, r4, #16
 80015e8:	4326      	orrs	r6, r4
 80015ea:	291f      	cmp	r1, #31
 80015ec:	dd00      	ble.n	80015f0 <__aeabi_dadd+0x304>
 80015ee:	e1c8      	b.n	8001982 <__aeabi_dadd+0x696>
 80015f0:	2420      	movs	r4, #32
 80015f2:	0037      	movs	r7, r6
 80015f4:	4648      	mov	r0, r9
 80015f6:	1a64      	subs	r4, r4, r1
 80015f8:	40a7      	lsls	r7, r4
 80015fa:	40c8      	lsrs	r0, r1
 80015fc:	4307      	orrs	r7, r0
 80015fe:	4648      	mov	r0, r9
 8001600:	40a0      	lsls	r0, r4
 8001602:	40ce      	lsrs	r6, r1
 8001604:	1e44      	subs	r4, r0, #1
 8001606:	41a0      	sbcs	r0, r4
 8001608:	199b      	adds	r3, r3, r6
 800160a:	4307      	orrs	r7, r0
 800160c:	18bf      	adds	r7, r7, r2
 800160e:	4297      	cmp	r7, r2
 8001610:	4192      	sbcs	r2, r2
 8001612:	4252      	negs	r2, r2
 8001614:	4644      	mov	r4, r8
 8001616:	18d6      	adds	r6, r2, r3
 8001618:	e763      	b.n	80014e2 <__aeabi_dadd+0x1f6>
 800161a:	0038      	movs	r0, r7
 800161c:	f001 fe88 	bl	8003330 <__clzsi2>
 8001620:	0003      	movs	r3, r0
 8001622:	3318      	adds	r3, #24
 8001624:	2b1f      	cmp	r3, #31
 8001626:	dc00      	bgt.n	800162a <__aeabi_dadd+0x33e>
 8001628:	e6bf      	b.n	80013aa <__aeabi_dadd+0xbe>
 800162a:	003a      	movs	r2, r7
 800162c:	3808      	subs	r0, #8
 800162e:	4082      	lsls	r2, r0
 8001630:	429c      	cmp	r4, r3
 8001632:	dd00      	ble.n	8001636 <__aeabi_dadd+0x34a>
 8001634:	e083      	b.n	800173e <__aeabi_dadd+0x452>
 8001636:	1b1b      	subs	r3, r3, r4
 8001638:	1c58      	adds	r0, r3, #1
 800163a:	281f      	cmp	r0, #31
 800163c:	dc00      	bgt.n	8001640 <__aeabi_dadd+0x354>
 800163e:	e1b4      	b.n	80019aa <__aeabi_dadd+0x6be>
 8001640:	0017      	movs	r7, r2
 8001642:	3b1f      	subs	r3, #31
 8001644:	40df      	lsrs	r7, r3
 8001646:	2820      	cmp	r0, #32
 8001648:	d005      	beq.n	8001656 <__aeabi_dadd+0x36a>
 800164a:	2340      	movs	r3, #64	@ 0x40
 800164c:	1a1b      	subs	r3, r3, r0
 800164e:	409a      	lsls	r2, r3
 8001650:	1e53      	subs	r3, r2, #1
 8001652:	419a      	sbcs	r2, r3
 8001654:	4317      	orrs	r7, r2
 8001656:	2400      	movs	r4, #0
 8001658:	2f00      	cmp	r7, #0
 800165a:	d00a      	beq.n	8001672 <__aeabi_dadd+0x386>
 800165c:	077b      	lsls	r3, r7, #29
 800165e:	d000      	beq.n	8001662 <__aeabi_dadd+0x376>
 8001660:	e6c4      	b.n	80013ec <__aeabi_dadd+0x100>
 8001662:	0026      	movs	r6, r4
 8001664:	e79e      	b.n	80015a4 <__aeabi_dadd+0x2b8>
 8001666:	464b      	mov	r3, r9
 8001668:	000c      	movs	r4, r1
 800166a:	08d8      	lsrs	r0, r3, #3
 800166c:	e79b      	b.n	80015a6 <__aeabi_dadd+0x2ba>
 800166e:	2700      	movs	r7, #0
 8001670:	4c01      	ldr	r4, [pc, #4]	@ (8001678 <__aeabi_dadd+0x38c>)
 8001672:	2600      	movs	r6, #0
 8001674:	e783      	b.n	800157e <__aeabi_dadd+0x292>
 8001676:	46c0      	nop			@ (mov r8, r8)
 8001678:	000007ff 	.word	0x000007ff
 800167c:	ff7fffff 	.word	0xff7fffff
 8001680:	000007fe 	.word	0x000007fe
 8001684:	464b      	mov	r3, r9
 8001686:	0777      	lsls	r7, r6, #29
 8001688:	08d8      	lsrs	r0, r3, #3
 800168a:	4307      	orrs	r7, r0
 800168c:	08f0      	lsrs	r0, r6, #3
 800168e:	e791      	b.n	80015b4 <__aeabi_dadd+0x2c8>
 8001690:	4fcd      	ldr	r7, [pc, #820]	@ (80019c8 <__aeabi_dadd+0x6dc>)
 8001692:	1c61      	adds	r1, r4, #1
 8001694:	4239      	tst	r1, r7
 8001696:	d16b      	bne.n	8001770 <__aeabi_dadd+0x484>
 8001698:	0031      	movs	r1, r6
 800169a:	4648      	mov	r0, r9
 800169c:	4301      	orrs	r1, r0
 800169e:	2c00      	cmp	r4, #0
 80016a0:	d000      	beq.n	80016a4 <__aeabi_dadd+0x3b8>
 80016a2:	e14b      	b.n	800193c <__aeabi_dadd+0x650>
 80016a4:	001f      	movs	r7, r3
 80016a6:	4317      	orrs	r7, r2
 80016a8:	2900      	cmp	r1, #0
 80016aa:	d100      	bne.n	80016ae <__aeabi_dadd+0x3c2>
 80016ac:	e181      	b.n	80019b2 <__aeabi_dadd+0x6c6>
 80016ae:	2f00      	cmp	r7, #0
 80016b0:	d100      	bne.n	80016b4 <__aeabi_dadd+0x3c8>
 80016b2:	e74c      	b.n	800154e <__aeabi_dadd+0x262>
 80016b4:	444a      	add	r2, r9
 80016b6:	454a      	cmp	r2, r9
 80016b8:	4180      	sbcs	r0, r0
 80016ba:	18f6      	adds	r6, r6, r3
 80016bc:	4240      	negs	r0, r0
 80016be:	1836      	adds	r6, r6, r0
 80016c0:	0233      	lsls	r3, r6, #8
 80016c2:	d500      	bpl.n	80016c6 <__aeabi_dadd+0x3da>
 80016c4:	e1b0      	b.n	8001a28 <__aeabi_dadd+0x73c>
 80016c6:	0017      	movs	r7, r2
 80016c8:	4691      	mov	r9, r2
 80016ca:	4337      	orrs	r7, r6
 80016cc:	d000      	beq.n	80016d0 <__aeabi_dadd+0x3e4>
 80016ce:	e73e      	b.n	800154e <__aeabi_dadd+0x262>
 80016d0:	2600      	movs	r6, #0
 80016d2:	e754      	b.n	800157e <__aeabi_dadd+0x292>
 80016d4:	4649      	mov	r1, r9
 80016d6:	1a89      	subs	r1, r1, r2
 80016d8:	4688      	mov	r8, r1
 80016da:	45c1      	cmp	r9, r8
 80016dc:	41bf      	sbcs	r7, r7
 80016de:	1af1      	subs	r1, r6, r3
 80016e0:	427f      	negs	r7, r7
 80016e2:	1bc9      	subs	r1, r1, r7
 80016e4:	020f      	lsls	r7, r1, #8
 80016e6:	d461      	bmi.n	80017ac <__aeabi_dadd+0x4c0>
 80016e8:	4647      	mov	r7, r8
 80016ea:	430f      	orrs	r7, r1
 80016ec:	d100      	bne.n	80016f0 <__aeabi_dadd+0x404>
 80016ee:	e0bd      	b.n	800186c <__aeabi_dadd+0x580>
 80016f0:	000e      	movs	r6, r1
 80016f2:	4647      	mov	r7, r8
 80016f4:	e651      	b.n	800139a <__aeabi_dadd+0xae>
 80016f6:	4cb5      	ldr	r4, [pc, #724]	@ (80019cc <__aeabi_dadd+0x6e0>)
 80016f8:	45a0      	cmp	r8, r4
 80016fa:	d100      	bne.n	80016fe <__aeabi_dadd+0x412>
 80016fc:	e100      	b.n	8001900 <__aeabi_dadd+0x614>
 80016fe:	2701      	movs	r7, #1
 8001700:	2938      	cmp	r1, #56	@ 0x38
 8001702:	dd00      	ble.n	8001706 <__aeabi_dadd+0x41a>
 8001704:	e6b8      	b.n	8001478 <__aeabi_dadd+0x18c>
 8001706:	2480      	movs	r4, #128	@ 0x80
 8001708:	0424      	lsls	r4, r4, #16
 800170a:	4326      	orrs	r6, r4
 800170c:	e6a3      	b.n	8001456 <__aeabi_dadd+0x16a>
 800170e:	4eb0      	ldr	r6, [pc, #704]	@ (80019d0 <__aeabi_dadd+0x6e4>)
 8001710:	1ae4      	subs	r4, r4, r3
 8001712:	4016      	ands	r6, r2
 8001714:	077b      	lsls	r3, r7, #29
 8001716:	d000      	beq.n	800171a <__aeabi_dadd+0x42e>
 8001718:	e73f      	b.n	800159a <__aeabi_dadd+0x2ae>
 800171a:	e743      	b.n	80015a4 <__aeabi_dadd+0x2b8>
 800171c:	000f      	movs	r7, r1
 800171e:	0018      	movs	r0, r3
 8001720:	3f20      	subs	r7, #32
 8001722:	40f8      	lsrs	r0, r7
 8001724:	4684      	mov	ip, r0
 8001726:	2920      	cmp	r1, #32
 8001728:	d003      	beq.n	8001732 <__aeabi_dadd+0x446>
 800172a:	2740      	movs	r7, #64	@ 0x40
 800172c:	1a79      	subs	r1, r7, r1
 800172e:	408b      	lsls	r3, r1
 8001730:	431a      	orrs	r2, r3
 8001732:	1e53      	subs	r3, r2, #1
 8001734:	419a      	sbcs	r2, r3
 8001736:	4663      	mov	r3, ip
 8001738:	0017      	movs	r7, r2
 800173a:	431f      	orrs	r7, r3
 800173c:	e622      	b.n	8001384 <__aeabi_dadd+0x98>
 800173e:	48a4      	ldr	r0, [pc, #656]	@ (80019d0 <__aeabi_dadd+0x6e4>)
 8001740:	1ae1      	subs	r1, r4, r3
 8001742:	4010      	ands	r0, r2
 8001744:	0747      	lsls	r7, r0, #29
 8001746:	08c0      	lsrs	r0, r0, #3
 8001748:	e707      	b.n	800155a <__aeabi_dadd+0x26e>
 800174a:	0034      	movs	r4, r6
 800174c:	4648      	mov	r0, r9
 800174e:	4304      	orrs	r4, r0
 8001750:	d100      	bne.n	8001754 <__aeabi_dadd+0x468>
 8001752:	e0fa      	b.n	800194a <__aeabi_dadd+0x65e>
 8001754:	1e4c      	subs	r4, r1, #1
 8001756:	2901      	cmp	r1, #1
 8001758:	d100      	bne.n	800175c <__aeabi_dadd+0x470>
 800175a:	e0d7      	b.n	800190c <__aeabi_dadd+0x620>
 800175c:	4f9b      	ldr	r7, [pc, #620]	@ (80019cc <__aeabi_dadd+0x6e0>)
 800175e:	42b9      	cmp	r1, r7
 8001760:	d100      	bne.n	8001764 <__aeabi_dadd+0x478>
 8001762:	e0e2      	b.n	800192a <__aeabi_dadd+0x63e>
 8001764:	2701      	movs	r7, #1
 8001766:	2c38      	cmp	r4, #56	@ 0x38
 8001768:	dd00      	ble.n	800176c <__aeabi_dadd+0x480>
 800176a:	e74f      	b.n	800160c <__aeabi_dadd+0x320>
 800176c:	0021      	movs	r1, r4
 800176e:	e73c      	b.n	80015ea <__aeabi_dadd+0x2fe>
 8001770:	4c96      	ldr	r4, [pc, #600]	@ (80019cc <__aeabi_dadd+0x6e0>)
 8001772:	42a1      	cmp	r1, r4
 8001774:	d100      	bne.n	8001778 <__aeabi_dadd+0x48c>
 8001776:	e0dd      	b.n	8001934 <__aeabi_dadd+0x648>
 8001778:	444a      	add	r2, r9
 800177a:	454a      	cmp	r2, r9
 800177c:	4180      	sbcs	r0, r0
 800177e:	18f3      	adds	r3, r6, r3
 8001780:	4240      	negs	r0, r0
 8001782:	1818      	adds	r0, r3, r0
 8001784:	07c7      	lsls	r7, r0, #31
 8001786:	0852      	lsrs	r2, r2, #1
 8001788:	4317      	orrs	r7, r2
 800178a:	0846      	lsrs	r6, r0, #1
 800178c:	0752      	lsls	r2, r2, #29
 800178e:	d005      	beq.n	800179c <__aeabi_dadd+0x4b0>
 8001790:	220f      	movs	r2, #15
 8001792:	000c      	movs	r4, r1
 8001794:	403a      	ands	r2, r7
 8001796:	2a04      	cmp	r2, #4
 8001798:	d000      	beq.n	800179c <__aeabi_dadd+0x4b0>
 800179a:	e62c      	b.n	80013f6 <__aeabi_dadd+0x10a>
 800179c:	0776      	lsls	r6, r6, #29
 800179e:	08ff      	lsrs	r7, r7, #3
 80017a0:	4337      	orrs	r7, r6
 80017a2:	0900      	lsrs	r0, r0, #4
 80017a4:	e6d9      	b.n	800155a <__aeabi_dadd+0x26e>
 80017a6:	2700      	movs	r7, #0
 80017a8:	2600      	movs	r6, #0
 80017aa:	e6e8      	b.n	800157e <__aeabi_dadd+0x292>
 80017ac:	4649      	mov	r1, r9
 80017ae:	1a57      	subs	r7, r2, r1
 80017b0:	42ba      	cmp	r2, r7
 80017b2:	4192      	sbcs	r2, r2
 80017b4:	1b9e      	subs	r6, r3, r6
 80017b6:	4252      	negs	r2, r2
 80017b8:	4665      	mov	r5, ip
 80017ba:	1ab6      	subs	r6, r6, r2
 80017bc:	e5ed      	b.n	800139a <__aeabi_dadd+0xae>
 80017be:	2900      	cmp	r1, #0
 80017c0:	d000      	beq.n	80017c4 <__aeabi_dadd+0x4d8>
 80017c2:	e0c6      	b.n	8001952 <__aeabi_dadd+0x666>
 80017c4:	2f00      	cmp	r7, #0
 80017c6:	d167      	bne.n	8001898 <__aeabi_dadd+0x5ac>
 80017c8:	2680      	movs	r6, #128	@ 0x80
 80017ca:	2500      	movs	r5, #0
 80017cc:	4c7f      	ldr	r4, [pc, #508]	@ (80019cc <__aeabi_dadd+0x6e0>)
 80017ce:	0336      	lsls	r6, r6, #12
 80017d0:	e6d5      	b.n	800157e <__aeabi_dadd+0x292>
 80017d2:	4665      	mov	r5, ip
 80017d4:	000c      	movs	r4, r1
 80017d6:	001e      	movs	r6, r3
 80017d8:	08d0      	lsrs	r0, r2, #3
 80017da:	e6e4      	b.n	80015a6 <__aeabi_dadd+0x2ba>
 80017dc:	444a      	add	r2, r9
 80017de:	454a      	cmp	r2, r9
 80017e0:	4180      	sbcs	r0, r0
 80017e2:	18f3      	adds	r3, r6, r3
 80017e4:	4240      	negs	r0, r0
 80017e6:	1818      	adds	r0, r3, r0
 80017e8:	0011      	movs	r1, r2
 80017ea:	0203      	lsls	r3, r0, #8
 80017ec:	d400      	bmi.n	80017f0 <__aeabi_dadd+0x504>
 80017ee:	e096      	b.n	800191e <__aeabi_dadd+0x632>
 80017f0:	4b77      	ldr	r3, [pc, #476]	@ (80019d0 <__aeabi_dadd+0x6e4>)
 80017f2:	0849      	lsrs	r1, r1, #1
 80017f4:	4018      	ands	r0, r3
 80017f6:	07c3      	lsls	r3, r0, #31
 80017f8:	430b      	orrs	r3, r1
 80017fa:	0844      	lsrs	r4, r0, #1
 80017fc:	0749      	lsls	r1, r1, #29
 80017fe:	d100      	bne.n	8001802 <__aeabi_dadd+0x516>
 8001800:	e129      	b.n	8001a56 <__aeabi_dadd+0x76a>
 8001802:	220f      	movs	r2, #15
 8001804:	401a      	ands	r2, r3
 8001806:	2a04      	cmp	r2, #4
 8001808:	d100      	bne.n	800180c <__aeabi_dadd+0x520>
 800180a:	e0ea      	b.n	80019e2 <__aeabi_dadd+0x6f6>
 800180c:	1d1f      	adds	r7, r3, #4
 800180e:	429f      	cmp	r7, r3
 8001810:	41b6      	sbcs	r6, r6
 8001812:	4276      	negs	r6, r6
 8001814:	1936      	adds	r6, r6, r4
 8001816:	2402      	movs	r4, #2
 8001818:	e6c4      	b.n	80015a4 <__aeabi_dadd+0x2b8>
 800181a:	4649      	mov	r1, r9
 800181c:	1a8f      	subs	r7, r1, r2
 800181e:	45b9      	cmp	r9, r7
 8001820:	4180      	sbcs	r0, r0
 8001822:	1af6      	subs	r6, r6, r3
 8001824:	4240      	negs	r0, r0
 8001826:	1a36      	subs	r6, r6, r0
 8001828:	0233      	lsls	r3, r6, #8
 800182a:	d406      	bmi.n	800183a <__aeabi_dadd+0x54e>
 800182c:	0773      	lsls	r3, r6, #29
 800182e:	08ff      	lsrs	r7, r7, #3
 8001830:	2101      	movs	r1, #1
 8001832:	431f      	orrs	r7, r3
 8001834:	08f0      	lsrs	r0, r6, #3
 8001836:	e690      	b.n	800155a <__aeabi_dadd+0x26e>
 8001838:	4665      	mov	r5, ip
 800183a:	2401      	movs	r4, #1
 800183c:	e5ab      	b.n	8001396 <__aeabi_dadd+0xaa>
 800183e:	464b      	mov	r3, r9
 8001840:	0777      	lsls	r7, r6, #29
 8001842:	08d8      	lsrs	r0, r3, #3
 8001844:	4307      	orrs	r7, r0
 8001846:	08f0      	lsrs	r0, r6, #3
 8001848:	e6b4      	b.n	80015b4 <__aeabi_dadd+0x2c8>
 800184a:	000f      	movs	r7, r1
 800184c:	0018      	movs	r0, r3
 800184e:	3f20      	subs	r7, #32
 8001850:	40f8      	lsrs	r0, r7
 8001852:	4684      	mov	ip, r0
 8001854:	2920      	cmp	r1, #32
 8001856:	d003      	beq.n	8001860 <__aeabi_dadd+0x574>
 8001858:	2740      	movs	r7, #64	@ 0x40
 800185a:	1a79      	subs	r1, r7, r1
 800185c:	408b      	lsls	r3, r1
 800185e:	431a      	orrs	r2, r3
 8001860:	1e53      	subs	r3, r2, #1
 8001862:	419a      	sbcs	r2, r3
 8001864:	4663      	mov	r3, ip
 8001866:	0017      	movs	r7, r2
 8001868:	431f      	orrs	r7, r3
 800186a:	e635      	b.n	80014d8 <__aeabi_dadd+0x1ec>
 800186c:	2500      	movs	r5, #0
 800186e:	2400      	movs	r4, #0
 8001870:	2600      	movs	r6, #0
 8001872:	e684      	b.n	800157e <__aeabi_dadd+0x292>
 8001874:	000c      	movs	r4, r1
 8001876:	0035      	movs	r5, r6
 8001878:	3c20      	subs	r4, #32
 800187a:	40e5      	lsrs	r5, r4
 800187c:	2920      	cmp	r1, #32
 800187e:	d005      	beq.n	800188c <__aeabi_dadd+0x5a0>
 8001880:	2440      	movs	r4, #64	@ 0x40
 8001882:	1a61      	subs	r1, r4, r1
 8001884:	408e      	lsls	r6, r1
 8001886:	4649      	mov	r1, r9
 8001888:	4331      	orrs	r1, r6
 800188a:	4689      	mov	r9, r1
 800188c:	4648      	mov	r0, r9
 800188e:	1e41      	subs	r1, r0, #1
 8001890:	4188      	sbcs	r0, r1
 8001892:	0007      	movs	r7, r0
 8001894:	432f      	orrs	r7, r5
 8001896:	e5ef      	b.n	8001478 <__aeabi_dadd+0x18c>
 8001898:	08d2      	lsrs	r2, r2, #3
 800189a:	075f      	lsls	r7, r3, #29
 800189c:	4665      	mov	r5, ip
 800189e:	4317      	orrs	r7, r2
 80018a0:	08d8      	lsrs	r0, r3, #3
 80018a2:	e687      	b.n	80015b4 <__aeabi_dadd+0x2c8>
 80018a4:	1a17      	subs	r7, r2, r0
 80018a6:	42ba      	cmp	r2, r7
 80018a8:	4192      	sbcs	r2, r2
 80018aa:	1b9e      	subs	r6, r3, r6
 80018ac:	4252      	negs	r2, r2
 80018ae:	1ab6      	subs	r6, r6, r2
 80018b0:	0233      	lsls	r3, r6, #8
 80018b2:	d4c1      	bmi.n	8001838 <__aeabi_dadd+0x54c>
 80018b4:	0773      	lsls	r3, r6, #29
 80018b6:	08ff      	lsrs	r7, r7, #3
 80018b8:	4665      	mov	r5, ip
 80018ba:	2101      	movs	r1, #1
 80018bc:	431f      	orrs	r7, r3
 80018be:	08f0      	lsrs	r0, r6, #3
 80018c0:	e64b      	b.n	800155a <__aeabi_dadd+0x26e>
 80018c2:	2f00      	cmp	r7, #0
 80018c4:	d07b      	beq.n	80019be <__aeabi_dadd+0x6d2>
 80018c6:	4665      	mov	r5, ip
 80018c8:	001e      	movs	r6, r3
 80018ca:	4691      	mov	r9, r2
 80018cc:	e63f      	b.n	800154e <__aeabi_dadd+0x262>
 80018ce:	1a81      	subs	r1, r0, r2
 80018d0:	4688      	mov	r8, r1
 80018d2:	45c1      	cmp	r9, r8
 80018d4:	41a4      	sbcs	r4, r4
 80018d6:	1af1      	subs	r1, r6, r3
 80018d8:	4264      	negs	r4, r4
 80018da:	1b09      	subs	r1, r1, r4
 80018dc:	2480      	movs	r4, #128	@ 0x80
 80018de:	0424      	lsls	r4, r4, #16
 80018e0:	4221      	tst	r1, r4
 80018e2:	d077      	beq.n	80019d4 <__aeabi_dadd+0x6e8>
 80018e4:	1a10      	subs	r0, r2, r0
 80018e6:	4282      	cmp	r2, r0
 80018e8:	4192      	sbcs	r2, r2
 80018ea:	0007      	movs	r7, r0
 80018ec:	1b9e      	subs	r6, r3, r6
 80018ee:	4252      	negs	r2, r2
 80018f0:	1ab6      	subs	r6, r6, r2
 80018f2:	4337      	orrs	r7, r6
 80018f4:	d000      	beq.n	80018f8 <__aeabi_dadd+0x60c>
 80018f6:	e0a0      	b.n	8001a3a <__aeabi_dadd+0x74e>
 80018f8:	4665      	mov	r5, ip
 80018fa:	2400      	movs	r4, #0
 80018fc:	2600      	movs	r6, #0
 80018fe:	e63e      	b.n	800157e <__aeabi_dadd+0x292>
 8001900:	075f      	lsls	r7, r3, #29
 8001902:	08d2      	lsrs	r2, r2, #3
 8001904:	4665      	mov	r5, ip
 8001906:	4317      	orrs	r7, r2
 8001908:	08d8      	lsrs	r0, r3, #3
 800190a:	e653      	b.n	80015b4 <__aeabi_dadd+0x2c8>
 800190c:	1881      	adds	r1, r0, r2
 800190e:	4291      	cmp	r1, r2
 8001910:	4192      	sbcs	r2, r2
 8001912:	18f0      	adds	r0, r6, r3
 8001914:	4252      	negs	r2, r2
 8001916:	1880      	adds	r0, r0, r2
 8001918:	0203      	lsls	r3, r0, #8
 800191a:	d500      	bpl.n	800191e <__aeabi_dadd+0x632>
 800191c:	e768      	b.n	80017f0 <__aeabi_dadd+0x504>
 800191e:	0747      	lsls	r7, r0, #29
 8001920:	08c9      	lsrs	r1, r1, #3
 8001922:	430f      	orrs	r7, r1
 8001924:	08c0      	lsrs	r0, r0, #3
 8001926:	2101      	movs	r1, #1
 8001928:	e617      	b.n	800155a <__aeabi_dadd+0x26e>
 800192a:	08d2      	lsrs	r2, r2, #3
 800192c:	075f      	lsls	r7, r3, #29
 800192e:	4317      	orrs	r7, r2
 8001930:	08d8      	lsrs	r0, r3, #3
 8001932:	e63f      	b.n	80015b4 <__aeabi_dadd+0x2c8>
 8001934:	000c      	movs	r4, r1
 8001936:	2600      	movs	r6, #0
 8001938:	2700      	movs	r7, #0
 800193a:	e620      	b.n	800157e <__aeabi_dadd+0x292>
 800193c:	2900      	cmp	r1, #0
 800193e:	d156      	bne.n	80019ee <__aeabi_dadd+0x702>
 8001940:	075f      	lsls	r7, r3, #29
 8001942:	08d2      	lsrs	r2, r2, #3
 8001944:	4317      	orrs	r7, r2
 8001946:	08d8      	lsrs	r0, r3, #3
 8001948:	e634      	b.n	80015b4 <__aeabi_dadd+0x2c8>
 800194a:	000c      	movs	r4, r1
 800194c:	001e      	movs	r6, r3
 800194e:	08d0      	lsrs	r0, r2, #3
 8001950:	e629      	b.n	80015a6 <__aeabi_dadd+0x2ba>
 8001952:	08c1      	lsrs	r1, r0, #3
 8001954:	0770      	lsls	r0, r6, #29
 8001956:	4301      	orrs	r1, r0
 8001958:	08f0      	lsrs	r0, r6, #3
 800195a:	2f00      	cmp	r7, #0
 800195c:	d062      	beq.n	8001a24 <__aeabi_dadd+0x738>
 800195e:	2480      	movs	r4, #128	@ 0x80
 8001960:	0324      	lsls	r4, r4, #12
 8001962:	4220      	tst	r0, r4
 8001964:	d007      	beq.n	8001976 <__aeabi_dadd+0x68a>
 8001966:	08de      	lsrs	r6, r3, #3
 8001968:	4226      	tst	r6, r4
 800196a:	d104      	bne.n	8001976 <__aeabi_dadd+0x68a>
 800196c:	4665      	mov	r5, ip
 800196e:	0030      	movs	r0, r6
 8001970:	08d1      	lsrs	r1, r2, #3
 8001972:	075b      	lsls	r3, r3, #29
 8001974:	4319      	orrs	r1, r3
 8001976:	0f4f      	lsrs	r7, r1, #29
 8001978:	00c9      	lsls	r1, r1, #3
 800197a:	08c9      	lsrs	r1, r1, #3
 800197c:	077f      	lsls	r7, r7, #29
 800197e:	430f      	orrs	r7, r1
 8001980:	e618      	b.n	80015b4 <__aeabi_dadd+0x2c8>
 8001982:	000c      	movs	r4, r1
 8001984:	0030      	movs	r0, r6
 8001986:	3c20      	subs	r4, #32
 8001988:	40e0      	lsrs	r0, r4
 800198a:	4684      	mov	ip, r0
 800198c:	2920      	cmp	r1, #32
 800198e:	d005      	beq.n	800199c <__aeabi_dadd+0x6b0>
 8001990:	2440      	movs	r4, #64	@ 0x40
 8001992:	1a61      	subs	r1, r4, r1
 8001994:	408e      	lsls	r6, r1
 8001996:	4649      	mov	r1, r9
 8001998:	4331      	orrs	r1, r6
 800199a:	4689      	mov	r9, r1
 800199c:	4648      	mov	r0, r9
 800199e:	1e41      	subs	r1, r0, #1
 80019a0:	4188      	sbcs	r0, r1
 80019a2:	4661      	mov	r1, ip
 80019a4:	0007      	movs	r7, r0
 80019a6:	430f      	orrs	r7, r1
 80019a8:	e630      	b.n	800160c <__aeabi_dadd+0x320>
 80019aa:	2120      	movs	r1, #32
 80019ac:	2700      	movs	r7, #0
 80019ae:	1a09      	subs	r1, r1, r0
 80019b0:	e50e      	b.n	80013d0 <__aeabi_dadd+0xe4>
 80019b2:	001e      	movs	r6, r3
 80019b4:	2f00      	cmp	r7, #0
 80019b6:	d000      	beq.n	80019ba <__aeabi_dadd+0x6ce>
 80019b8:	e522      	b.n	8001400 <__aeabi_dadd+0x114>
 80019ba:	2400      	movs	r4, #0
 80019bc:	e758      	b.n	8001870 <__aeabi_dadd+0x584>
 80019be:	2500      	movs	r5, #0
 80019c0:	2400      	movs	r4, #0
 80019c2:	2600      	movs	r6, #0
 80019c4:	e5db      	b.n	800157e <__aeabi_dadd+0x292>
 80019c6:	46c0      	nop			@ (mov r8, r8)
 80019c8:	000007fe 	.word	0x000007fe
 80019cc:	000007ff 	.word	0x000007ff
 80019d0:	ff7fffff 	.word	0xff7fffff
 80019d4:	4647      	mov	r7, r8
 80019d6:	430f      	orrs	r7, r1
 80019d8:	d100      	bne.n	80019dc <__aeabi_dadd+0x6f0>
 80019da:	e747      	b.n	800186c <__aeabi_dadd+0x580>
 80019dc:	000e      	movs	r6, r1
 80019de:	46c1      	mov	r9, r8
 80019e0:	e5b5      	b.n	800154e <__aeabi_dadd+0x262>
 80019e2:	08df      	lsrs	r7, r3, #3
 80019e4:	0764      	lsls	r4, r4, #29
 80019e6:	2102      	movs	r1, #2
 80019e8:	4327      	orrs	r7, r4
 80019ea:	0900      	lsrs	r0, r0, #4
 80019ec:	e5b5      	b.n	800155a <__aeabi_dadd+0x26e>
 80019ee:	0019      	movs	r1, r3
 80019f0:	08c0      	lsrs	r0, r0, #3
 80019f2:	0777      	lsls	r7, r6, #29
 80019f4:	4307      	orrs	r7, r0
 80019f6:	4311      	orrs	r1, r2
 80019f8:	08f0      	lsrs	r0, r6, #3
 80019fa:	2900      	cmp	r1, #0
 80019fc:	d100      	bne.n	8001a00 <__aeabi_dadd+0x714>
 80019fe:	e5d9      	b.n	80015b4 <__aeabi_dadd+0x2c8>
 8001a00:	2180      	movs	r1, #128	@ 0x80
 8001a02:	0309      	lsls	r1, r1, #12
 8001a04:	4208      	tst	r0, r1
 8001a06:	d007      	beq.n	8001a18 <__aeabi_dadd+0x72c>
 8001a08:	08dc      	lsrs	r4, r3, #3
 8001a0a:	420c      	tst	r4, r1
 8001a0c:	d104      	bne.n	8001a18 <__aeabi_dadd+0x72c>
 8001a0e:	08d2      	lsrs	r2, r2, #3
 8001a10:	075b      	lsls	r3, r3, #29
 8001a12:	431a      	orrs	r2, r3
 8001a14:	0017      	movs	r7, r2
 8001a16:	0020      	movs	r0, r4
 8001a18:	0f7b      	lsrs	r3, r7, #29
 8001a1a:	00ff      	lsls	r7, r7, #3
 8001a1c:	08ff      	lsrs	r7, r7, #3
 8001a1e:	075b      	lsls	r3, r3, #29
 8001a20:	431f      	orrs	r7, r3
 8001a22:	e5c7      	b.n	80015b4 <__aeabi_dadd+0x2c8>
 8001a24:	000f      	movs	r7, r1
 8001a26:	e5c5      	b.n	80015b4 <__aeabi_dadd+0x2c8>
 8001a28:	4b12      	ldr	r3, [pc, #72]	@ (8001a74 <__aeabi_dadd+0x788>)
 8001a2a:	08d2      	lsrs	r2, r2, #3
 8001a2c:	4033      	ands	r3, r6
 8001a2e:	075f      	lsls	r7, r3, #29
 8001a30:	025b      	lsls	r3, r3, #9
 8001a32:	2401      	movs	r4, #1
 8001a34:	4317      	orrs	r7, r2
 8001a36:	0b1e      	lsrs	r6, r3, #12
 8001a38:	e5a1      	b.n	800157e <__aeabi_dadd+0x292>
 8001a3a:	4226      	tst	r6, r4
 8001a3c:	d012      	beq.n	8001a64 <__aeabi_dadd+0x778>
 8001a3e:	4b0d      	ldr	r3, [pc, #52]	@ (8001a74 <__aeabi_dadd+0x788>)
 8001a40:	4665      	mov	r5, ip
 8001a42:	0002      	movs	r2, r0
 8001a44:	2401      	movs	r4, #1
 8001a46:	401e      	ands	r6, r3
 8001a48:	e4e6      	b.n	8001418 <__aeabi_dadd+0x12c>
 8001a4a:	0021      	movs	r1, r4
 8001a4c:	e585      	b.n	800155a <__aeabi_dadd+0x26e>
 8001a4e:	0017      	movs	r7, r2
 8001a50:	e5a8      	b.n	80015a4 <__aeabi_dadd+0x2b8>
 8001a52:	003a      	movs	r2, r7
 8001a54:	e4d4      	b.n	8001400 <__aeabi_dadd+0x114>
 8001a56:	08db      	lsrs	r3, r3, #3
 8001a58:	0764      	lsls	r4, r4, #29
 8001a5a:	431c      	orrs	r4, r3
 8001a5c:	0027      	movs	r7, r4
 8001a5e:	2102      	movs	r1, #2
 8001a60:	0900      	lsrs	r0, r0, #4
 8001a62:	e57a      	b.n	800155a <__aeabi_dadd+0x26e>
 8001a64:	08c0      	lsrs	r0, r0, #3
 8001a66:	0777      	lsls	r7, r6, #29
 8001a68:	4307      	orrs	r7, r0
 8001a6a:	4665      	mov	r5, ip
 8001a6c:	2100      	movs	r1, #0
 8001a6e:	08f0      	lsrs	r0, r6, #3
 8001a70:	e573      	b.n	800155a <__aeabi_dadd+0x26e>
 8001a72:	46c0      	nop			@ (mov r8, r8)
 8001a74:	ff7fffff 	.word	0xff7fffff

08001a78 <__aeabi_ddiv>:
 8001a78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a7a:	46de      	mov	lr, fp
 8001a7c:	4645      	mov	r5, r8
 8001a7e:	4657      	mov	r7, sl
 8001a80:	464e      	mov	r6, r9
 8001a82:	b5e0      	push	{r5, r6, r7, lr}
 8001a84:	b087      	sub	sp, #28
 8001a86:	9200      	str	r2, [sp, #0]
 8001a88:	9301      	str	r3, [sp, #4]
 8001a8a:	030b      	lsls	r3, r1, #12
 8001a8c:	0b1b      	lsrs	r3, r3, #12
 8001a8e:	469b      	mov	fp, r3
 8001a90:	0fca      	lsrs	r2, r1, #31
 8001a92:	004b      	lsls	r3, r1, #1
 8001a94:	0004      	movs	r4, r0
 8001a96:	4680      	mov	r8, r0
 8001a98:	0d5b      	lsrs	r3, r3, #21
 8001a9a:	9202      	str	r2, [sp, #8]
 8001a9c:	d100      	bne.n	8001aa0 <__aeabi_ddiv+0x28>
 8001a9e:	e098      	b.n	8001bd2 <__aeabi_ddiv+0x15a>
 8001aa0:	4a7c      	ldr	r2, [pc, #496]	@ (8001c94 <__aeabi_ddiv+0x21c>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d037      	beq.n	8001b16 <__aeabi_ddiv+0x9e>
 8001aa6:	4659      	mov	r1, fp
 8001aa8:	0f42      	lsrs	r2, r0, #29
 8001aaa:	00c9      	lsls	r1, r1, #3
 8001aac:	430a      	orrs	r2, r1
 8001aae:	2180      	movs	r1, #128	@ 0x80
 8001ab0:	0409      	lsls	r1, r1, #16
 8001ab2:	4311      	orrs	r1, r2
 8001ab4:	00c2      	lsls	r2, r0, #3
 8001ab6:	4690      	mov	r8, r2
 8001ab8:	4a77      	ldr	r2, [pc, #476]	@ (8001c98 <__aeabi_ddiv+0x220>)
 8001aba:	4689      	mov	r9, r1
 8001abc:	4692      	mov	sl, r2
 8001abe:	449a      	add	sl, r3
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	2400      	movs	r4, #0
 8001ac4:	9303      	str	r3, [sp, #12]
 8001ac6:	9e00      	ldr	r6, [sp, #0]
 8001ac8:	9f01      	ldr	r7, [sp, #4]
 8001aca:	033b      	lsls	r3, r7, #12
 8001acc:	0b1b      	lsrs	r3, r3, #12
 8001ace:	469b      	mov	fp, r3
 8001ad0:	007b      	lsls	r3, r7, #1
 8001ad2:	0030      	movs	r0, r6
 8001ad4:	0d5b      	lsrs	r3, r3, #21
 8001ad6:	0ffd      	lsrs	r5, r7, #31
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d059      	beq.n	8001b90 <__aeabi_ddiv+0x118>
 8001adc:	4a6d      	ldr	r2, [pc, #436]	@ (8001c94 <__aeabi_ddiv+0x21c>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d048      	beq.n	8001b74 <__aeabi_ddiv+0xfc>
 8001ae2:	4659      	mov	r1, fp
 8001ae4:	0f72      	lsrs	r2, r6, #29
 8001ae6:	00c9      	lsls	r1, r1, #3
 8001ae8:	430a      	orrs	r2, r1
 8001aea:	2180      	movs	r1, #128	@ 0x80
 8001aec:	0409      	lsls	r1, r1, #16
 8001aee:	4311      	orrs	r1, r2
 8001af0:	468b      	mov	fp, r1
 8001af2:	4969      	ldr	r1, [pc, #420]	@ (8001c98 <__aeabi_ddiv+0x220>)
 8001af4:	00f2      	lsls	r2, r6, #3
 8001af6:	468c      	mov	ip, r1
 8001af8:	4651      	mov	r1, sl
 8001afa:	4463      	add	r3, ip
 8001afc:	1acb      	subs	r3, r1, r3
 8001afe:	469a      	mov	sl, r3
 8001b00:	2100      	movs	r1, #0
 8001b02:	9e02      	ldr	r6, [sp, #8]
 8001b04:	406e      	eors	r6, r5
 8001b06:	b2f6      	uxtb	r6, r6
 8001b08:	2c0f      	cmp	r4, #15
 8001b0a:	d900      	bls.n	8001b0e <__aeabi_ddiv+0x96>
 8001b0c:	e0ce      	b.n	8001cac <__aeabi_ddiv+0x234>
 8001b0e:	4b63      	ldr	r3, [pc, #396]	@ (8001c9c <__aeabi_ddiv+0x224>)
 8001b10:	00a4      	lsls	r4, r4, #2
 8001b12:	591b      	ldr	r3, [r3, r4]
 8001b14:	469f      	mov	pc, r3
 8001b16:	465a      	mov	r2, fp
 8001b18:	4302      	orrs	r2, r0
 8001b1a:	4691      	mov	r9, r2
 8001b1c:	d000      	beq.n	8001b20 <__aeabi_ddiv+0xa8>
 8001b1e:	e090      	b.n	8001c42 <__aeabi_ddiv+0x1ca>
 8001b20:	469a      	mov	sl, r3
 8001b22:	2302      	movs	r3, #2
 8001b24:	4690      	mov	r8, r2
 8001b26:	2408      	movs	r4, #8
 8001b28:	9303      	str	r3, [sp, #12]
 8001b2a:	e7cc      	b.n	8001ac6 <__aeabi_ddiv+0x4e>
 8001b2c:	46cb      	mov	fp, r9
 8001b2e:	4642      	mov	r2, r8
 8001b30:	9d02      	ldr	r5, [sp, #8]
 8001b32:	9903      	ldr	r1, [sp, #12]
 8001b34:	2902      	cmp	r1, #2
 8001b36:	d100      	bne.n	8001b3a <__aeabi_ddiv+0xc2>
 8001b38:	e1de      	b.n	8001ef8 <__aeabi_ddiv+0x480>
 8001b3a:	2903      	cmp	r1, #3
 8001b3c:	d100      	bne.n	8001b40 <__aeabi_ddiv+0xc8>
 8001b3e:	e08d      	b.n	8001c5c <__aeabi_ddiv+0x1e4>
 8001b40:	2901      	cmp	r1, #1
 8001b42:	d000      	beq.n	8001b46 <__aeabi_ddiv+0xce>
 8001b44:	e179      	b.n	8001e3a <__aeabi_ddiv+0x3c2>
 8001b46:	002e      	movs	r6, r5
 8001b48:	2200      	movs	r2, #0
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	2400      	movs	r4, #0
 8001b4e:	4690      	mov	r8, r2
 8001b50:	051b      	lsls	r3, r3, #20
 8001b52:	4323      	orrs	r3, r4
 8001b54:	07f6      	lsls	r6, r6, #31
 8001b56:	4333      	orrs	r3, r6
 8001b58:	4640      	mov	r0, r8
 8001b5a:	0019      	movs	r1, r3
 8001b5c:	b007      	add	sp, #28
 8001b5e:	bcf0      	pop	{r4, r5, r6, r7}
 8001b60:	46bb      	mov	fp, r7
 8001b62:	46b2      	mov	sl, r6
 8001b64:	46a9      	mov	r9, r5
 8001b66:	46a0      	mov	r8, r4
 8001b68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	2400      	movs	r4, #0
 8001b6e:	4690      	mov	r8, r2
 8001b70:	4b48      	ldr	r3, [pc, #288]	@ (8001c94 <__aeabi_ddiv+0x21c>)
 8001b72:	e7ed      	b.n	8001b50 <__aeabi_ddiv+0xd8>
 8001b74:	465a      	mov	r2, fp
 8001b76:	9b00      	ldr	r3, [sp, #0]
 8001b78:	431a      	orrs	r2, r3
 8001b7a:	4b49      	ldr	r3, [pc, #292]	@ (8001ca0 <__aeabi_ddiv+0x228>)
 8001b7c:	469c      	mov	ip, r3
 8001b7e:	44e2      	add	sl, ip
 8001b80:	2a00      	cmp	r2, #0
 8001b82:	d159      	bne.n	8001c38 <__aeabi_ddiv+0x1c0>
 8001b84:	2302      	movs	r3, #2
 8001b86:	431c      	orrs	r4, r3
 8001b88:	2300      	movs	r3, #0
 8001b8a:	2102      	movs	r1, #2
 8001b8c:	469b      	mov	fp, r3
 8001b8e:	e7b8      	b.n	8001b02 <__aeabi_ddiv+0x8a>
 8001b90:	465a      	mov	r2, fp
 8001b92:	9b00      	ldr	r3, [sp, #0]
 8001b94:	431a      	orrs	r2, r3
 8001b96:	d049      	beq.n	8001c2c <__aeabi_ddiv+0x1b4>
 8001b98:	465b      	mov	r3, fp
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d100      	bne.n	8001ba0 <__aeabi_ddiv+0x128>
 8001b9e:	e19c      	b.n	8001eda <__aeabi_ddiv+0x462>
 8001ba0:	4658      	mov	r0, fp
 8001ba2:	f001 fbc5 	bl	8003330 <__clzsi2>
 8001ba6:	0002      	movs	r2, r0
 8001ba8:	0003      	movs	r3, r0
 8001baa:	3a0b      	subs	r2, #11
 8001bac:	271d      	movs	r7, #29
 8001bae:	9e00      	ldr	r6, [sp, #0]
 8001bb0:	1aba      	subs	r2, r7, r2
 8001bb2:	0019      	movs	r1, r3
 8001bb4:	4658      	mov	r0, fp
 8001bb6:	40d6      	lsrs	r6, r2
 8001bb8:	3908      	subs	r1, #8
 8001bba:	4088      	lsls	r0, r1
 8001bbc:	0032      	movs	r2, r6
 8001bbe:	4302      	orrs	r2, r0
 8001bc0:	4693      	mov	fp, r2
 8001bc2:	9a00      	ldr	r2, [sp, #0]
 8001bc4:	408a      	lsls	r2, r1
 8001bc6:	4937      	ldr	r1, [pc, #220]	@ (8001ca4 <__aeabi_ddiv+0x22c>)
 8001bc8:	4453      	add	r3, sl
 8001bca:	468a      	mov	sl, r1
 8001bcc:	2100      	movs	r1, #0
 8001bce:	449a      	add	sl, r3
 8001bd0:	e797      	b.n	8001b02 <__aeabi_ddiv+0x8a>
 8001bd2:	465b      	mov	r3, fp
 8001bd4:	4303      	orrs	r3, r0
 8001bd6:	4699      	mov	r9, r3
 8001bd8:	d021      	beq.n	8001c1e <__aeabi_ddiv+0x1a6>
 8001bda:	465b      	mov	r3, fp
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d100      	bne.n	8001be2 <__aeabi_ddiv+0x16a>
 8001be0:	e169      	b.n	8001eb6 <__aeabi_ddiv+0x43e>
 8001be2:	4658      	mov	r0, fp
 8001be4:	f001 fba4 	bl	8003330 <__clzsi2>
 8001be8:	230b      	movs	r3, #11
 8001bea:	425b      	negs	r3, r3
 8001bec:	469c      	mov	ip, r3
 8001bee:	0002      	movs	r2, r0
 8001bf0:	4484      	add	ip, r0
 8001bf2:	4666      	mov	r6, ip
 8001bf4:	231d      	movs	r3, #29
 8001bf6:	1b9b      	subs	r3, r3, r6
 8001bf8:	0026      	movs	r6, r4
 8001bfa:	0011      	movs	r1, r2
 8001bfc:	4658      	mov	r0, fp
 8001bfe:	40de      	lsrs	r6, r3
 8001c00:	3908      	subs	r1, #8
 8001c02:	4088      	lsls	r0, r1
 8001c04:	0033      	movs	r3, r6
 8001c06:	4303      	orrs	r3, r0
 8001c08:	4699      	mov	r9, r3
 8001c0a:	0023      	movs	r3, r4
 8001c0c:	408b      	lsls	r3, r1
 8001c0e:	4698      	mov	r8, r3
 8001c10:	4b25      	ldr	r3, [pc, #148]	@ (8001ca8 <__aeabi_ddiv+0x230>)
 8001c12:	2400      	movs	r4, #0
 8001c14:	1a9b      	subs	r3, r3, r2
 8001c16:	469a      	mov	sl, r3
 8001c18:	2300      	movs	r3, #0
 8001c1a:	9303      	str	r3, [sp, #12]
 8001c1c:	e753      	b.n	8001ac6 <__aeabi_ddiv+0x4e>
 8001c1e:	2300      	movs	r3, #0
 8001c20:	4698      	mov	r8, r3
 8001c22:	469a      	mov	sl, r3
 8001c24:	3301      	adds	r3, #1
 8001c26:	2404      	movs	r4, #4
 8001c28:	9303      	str	r3, [sp, #12]
 8001c2a:	e74c      	b.n	8001ac6 <__aeabi_ddiv+0x4e>
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	431c      	orrs	r4, r3
 8001c30:	2300      	movs	r3, #0
 8001c32:	2101      	movs	r1, #1
 8001c34:	469b      	mov	fp, r3
 8001c36:	e764      	b.n	8001b02 <__aeabi_ddiv+0x8a>
 8001c38:	2303      	movs	r3, #3
 8001c3a:	0032      	movs	r2, r6
 8001c3c:	2103      	movs	r1, #3
 8001c3e:	431c      	orrs	r4, r3
 8001c40:	e75f      	b.n	8001b02 <__aeabi_ddiv+0x8a>
 8001c42:	469a      	mov	sl, r3
 8001c44:	2303      	movs	r3, #3
 8001c46:	46d9      	mov	r9, fp
 8001c48:	240c      	movs	r4, #12
 8001c4a:	9303      	str	r3, [sp, #12]
 8001c4c:	e73b      	b.n	8001ac6 <__aeabi_ddiv+0x4e>
 8001c4e:	2300      	movs	r3, #0
 8001c50:	2480      	movs	r4, #128	@ 0x80
 8001c52:	4698      	mov	r8, r3
 8001c54:	2600      	movs	r6, #0
 8001c56:	4b0f      	ldr	r3, [pc, #60]	@ (8001c94 <__aeabi_ddiv+0x21c>)
 8001c58:	0324      	lsls	r4, r4, #12
 8001c5a:	e779      	b.n	8001b50 <__aeabi_ddiv+0xd8>
 8001c5c:	2480      	movs	r4, #128	@ 0x80
 8001c5e:	465b      	mov	r3, fp
 8001c60:	0324      	lsls	r4, r4, #12
 8001c62:	431c      	orrs	r4, r3
 8001c64:	0324      	lsls	r4, r4, #12
 8001c66:	002e      	movs	r6, r5
 8001c68:	4690      	mov	r8, r2
 8001c6a:	4b0a      	ldr	r3, [pc, #40]	@ (8001c94 <__aeabi_ddiv+0x21c>)
 8001c6c:	0b24      	lsrs	r4, r4, #12
 8001c6e:	e76f      	b.n	8001b50 <__aeabi_ddiv+0xd8>
 8001c70:	2480      	movs	r4, #128	@ 0x80
 8001c72:	464b      	mov	r3, r9
 8001c74:	0324      	lsls	r4, r4, #12
 8001c76:	4223      	tst	r3, r4
 8001c78:	d002      	beq.n	8001c80 <__aeabi_ddiv+0x208>
 8001c7a:	465b      	mov	r3, fp
 8001c7c:	4223      	tst	r3, r4
 8001c7e:	d0f0      	beq.n	8001c62 <__aeabi_ddiv+0x1ea>
 8001c80:	2480      	movs	r4, #128	@ 0x80
 8001c82:	464b      	mov	r3, r9
 8001c84:	0324      	lsls	r4, r4, #12
 8001c86:	431c      	orrs	r4, r3
 8001c88:	0324      	lsls	r4, r4, #12
 8001c8a:	9e02      	ldr	r6, [sp, #8]
 8001c8c:	4b01      	ldr	r3, [pc, #4]	@ (8001c94 <__aeabi_ddiv+0x21c>)
 8001c8e:	0b24      	lsrs	r4, r4, #12
 8001c90:	e75e      	b.n	8001b50 <__aeabi_ddiv+0xd8>
 8001c92:	46c0      	nop			@ (mov r8, r8)
 8001c94:	000007ff 	.word	0x000007ff
 8001c98:	fffffc01 	.word	0xfffffc01
 8001c9c:	080083e4 	.word	0x080083e4
 8001ca0:	fffff801 	.word	0xfffff801
 8001ca4:	000003f3 	.word	0x000003f3
 8001ca8:	fffffc0d 	.word	0xfffffc0d
 8001cac:	45cb      	cmp	fp, r9
 8001cae:	d200      	bcs.n	8001cb2 <__aeabi_ddiv+0x23a>
 8001cb0:	e0f8      	b.n	8001ea4 <__aeabi_ddiv+0x42c>
 8001cb2:	d100      	bne.n	8001cb6 <__aeabi_ddiv+0x23e>
 8001cb4:	e0f3      	b.n	8001e9e <__aeabi_ddiv+0x426>
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	425b      	negs	r3, r3
 8001cba:	469c      	mov	ip, r3
 8001cbc:	4644      	mov	r4, r8
 8001cbe:	4648      	mov	r0, r9
 8001cc0:	2500      	movs	r5, #0
 8001cc2:	44e2      	add	sl, ip
 8001cc4:	465b      	mov	r3, fp
 8001cc6:	0e17      	lsrs	r7, r2, #24
 8001cc8:	021b      	lsls	r3, r3, #8
 8001cca:	431f      	orrs	r7, r3
 8001ccc:	0c19      	lsrs	r1, r3, #16
 8001cce:	043b      	lsls	r3, r7, #16
 8001cd0:	0212      	lsls	r2, r2, #8
 8001cd2:	9700      	str	r7, [sp, #0]
 8001cd4:	0c1f      	lsrs	r7, r3, #16
 8001cd6:	4691      	mov	r9, r2
 8001cd8:	9102      	str	r1, [sp, #8]
 8001cda:	9703      	str	r7, [sp, #12]
 8001cdc:	f7fe faac 	bl	8000238 <__aeabi_uidivmod>
 8001ce0:	0002      	movs	r2, r0
 8001ce2:	437a      	muls	r2, r7
 8001ce4:	040b      	lsls	r3, r1, #16
 8001ce6:	0c21      	lsrs	r1, r4, #16
 8001ce8:	4680      	mov	r8, r0
 8001cea:	4319      	orrs	r1, r3
 8001cec:	428a      	cmp	r2, r1
 8001cee:	d909      	bls.n	8001d04 <__aeabi_ddiv+0x28c>
 8001cf0:	9f00      	ldr	r7, [sp, #0]
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	46bc      	mov	ip, r7
 8001cf6:	425b      	negs	r3, r3
 8001cf8:	4461      	add	r1, ip
 8001cfa:	469c      	mov	ip, r3
 8001cfc:	44e0      	add	r8, ip
 8001cfe:	428f      	cmp	r7, r1
 8001d00:	d800      	bhi.n	8001d04 <__aeabi_ddiv+0x28c>
 8001d02:	e15c      	b.n	8001fbe <__aeabi_ddiv+0x546>
 8001d04:	1a88      	subs	r0, r1, r2
 8001d06:	9902      	ldr	r1, [sp, #8]
 8001d08:	f7fe fa96 	bl	8000238 <__aeabi_uidivmod>
 8001d0c:	9a03      	ldr	r2, [sp, #12]
 8001d0e:	0424      	lsls	r4, r4, #16
 8001d10:	4342      	muls	r2, r0
 8001d12:	0409      	lsls	r1, r1, #16
 8001d14:	0c24      	lsrs	r4, r4, #16
 8001d16:	0003      	movs	r3, r0
 8001d18:	430c      	orrs	r4, r1
 8001d1a:	42a2      	cmp	r2, r4
 8001d1c:	d906      	bls.n	8001d2c <__aeabi_ddiv+0x2b4>
 8001d1e:	9900      	ldr	r1, [sp, #0]
 8001d20:	3b01      	subs	r3, #1
 8001d22:	468c      	mov	ip, r1
 8001d24:	4464      	add	r4, ip
 8001d26:	42a1      	cmp	r1, r4
 8001d28:	d800      	bhi.n	8001d2c <__aeabi_ddiv+0x2b4>
 8001d2a:	e142      	b.n	8001fb2 <__aeabi_ddiv+0x53a>
 8001d2c:	1aa0      	subs	r0, r4, r2
 8001d2e:	4642      	mov	r2, r8
 8001d30:	0412      	lsls	r2, r2, #16
 8001d32:	431a      	orrs	r2, r3
 8001d34:	4693      	mov	fp, r2
 8001d36:	464b      	mov	r3, r9
 8001d38:	4659      	mov	r1, fp
 8001d3a:	0c1b      	lsrs	r3, r3, #16
 8001d3c:	001f      	movs	r7, r3
 8001d3e:	9304      	str	r3, [sp, #16]
 8001d40:	040b      	lsls	r3, r1, #16
 8001d42:	4649      	mov	r1, r9
 8001d44:	0409      	lsls	r1, r1, #16
 8001d46:	0c09      	lsrs	r1, r1, #16
 8001d48:	000c      	movs	r4, r1
 8001d4a:	0c1b      	lsrs	r3, r3, #16
 8001d4c:	435c      	muls	r4, r3
 8001d4e:	0c12      	lsrs	r2, r2, #16
 8001d50:	437b      	muls	r3, r7
 8001d52:	4688      	mov	r8, r1
 8001d54:	4351      	muls	r1, r2
 8001d56:	437a      	muls	r2, r7
 8001d58:	0c27      	lsrs	r7, r4, #16
 8001d5a:	46bc      	mov	ip, r7
 8001d5c:	185b      	adds	r3, r3, r1
 8001d5e:	4463      	add	r3, ip
 8001d60:	4299      	cmp	r1, r3
 8001d62:	d903      	bls.n	8001d6c <__aeabi_ddiv+0x2f4>
 8001d64:	2180      	movs	r1, #128	@ 0x80
 8001d66:	0249      	lsls	r1, r1, #9
 8001d68:	468c      	mov	ip, r1
 8001d6a:	4462      	add	r2, ip
 8001d6c:	0c19      	lsrs	r1, r3, #16
 8001d6e:	0424      	lsls	r4, r4, #16
 8001d70:	041b      	lsls	r3, r3, #16
 8001d72:	0c24      	lsrs	r4, r4, #16
 8001d74:	188a      	adds	r2, r1, r2
 8001d76:	191c      	adds	r4, r3, r4
 8001d78:	4290      	cmp	r0, r2
 8001d7a:	d302      	bcc.n	8001d82 <__aeabi_ddiv+0x30a>
 8001d7c:	d116      	bne.n	8001dac <__aeabi_ddiv+0x334>
 8001d7e:	42a5      	cmp	r5, r4
 8001d80:	d214      	bcs.n	8001dac <__aeabi_ddiv+0x334>
 8001d82:	465b      	mov	r3, fp
 8001d84:	9f00      	ldr	r7, [sp, #0]
 8001d86:	3b01      	subs	r3, #1
 8001d88:	444d      	add	r5, r9
 8001d8a:	9305      	str	r3, [sp, #20]
 8001d8c:	454d      	cmp	r5, r9
 8001d8e:	419b      	sbcs	r3, r3
 8001d90:	46bc      	mov	ip, r7
 8001d92:	425b      	negs	r3, r3
 8001d94:	4463      	add	r3, ip
 8001d96:	18c0      	adds	r0, r0, r3
 8001d98:	4287      	cmp	r7, r0
 8001d9a:	d300      	bcc.n	8001d9e <__aeabi_ddiv+0x326>
 8001d9c:	e102      	b.n	8001fa4 <__aeabi_ddiv+0x52c>
 8001d9e:	4282      	cmp	r2, r0
 8001da0:	d900      	bls.n	8001da4 <__aeabi_ddiv+0x32c>
 8001da2:	e129      	b.n	8001ff8 <__aeabi_ddiv+0x580>
 8001da4:	d100      	bne.n	8001da8 <__aeabi_ddiv+0x330>
 8001da6:	e124      	b.n	8001ff2 <__aeabi_ddiv+0x57a>
 8001da8:	9b05      	ldr	r3, [sp, #20]
 8001daa:	469b      	mov	fp, r3
 8001dac:	1b2c      	subs	r4, r5, r4
 8001dae:	42a5      	cmp	r5, r4
 8001db0:	41ad      	sbcs	r5, r5
 8001db2:	9b00      	ldr	r3, [sp, #0]
 8001db4:	1a80      	subs	r0, r0, r2
 8001db6:	426d      	negs	r5, r5
 8001db8:	1b40      	subs	r0, r0, r5
 8001dba:	4283      	cmp	r3, r0
 8001dbc:	d100      	bne.n	8001dc0 <__aeabi_ddiv+0x348>
 8001dbe:	e10f      	b.n	8001fe0 <__aeabi_ddiv+0x568>
 8001dc0:	9902      	ldr	r1, [sp, #8]
 8001dc2:	f7fe fa39 	bl	8000238 <__aeabi_uidivmod>
 8001dc6:	9a03      	ldr	r2, [sp, #12]
 8001dc8:	040b      	lsls	r3, r1, #16
 8001dca:	4342      	muls	r2, r0
 8001dcc:	0c21      	lsrs	r1, r4, #16
 8001dce:	0005      	movs	r5, r0
 8001dd0:	4319      	orrs	r1, r3
 8001dd2:	428a      	cmp	r2, r1
 8001dd4:	d900      	bls.n	8001dd8 <__aeabi_ddiv+0x360>
 8001dd6:	e0cb      	b.n	8001f70 <__aeabi_ddiv+0x4f8>
 8001dd8:	1a88      	subs	r0, r1, r2
 8001dda:	9902      	ldr	r1, [sp, #8]
 8001ddc:	f7fe fa2c 	bl	8000238 <__aeabi_uidivmod>
 8001de0:	9a03      	ldr	r2, [sp, #12]
 8001de2:	0424      	lsls	r4, r4, #16
 8001de4:	4342      	muls	r2, r0
 8001de6:	0409      	lsls	r1, r1, #16
 8001de8:	0c24      	lsrs	r4, r4, #16
 8001dea:	0003      	movs	r3, r0
 8001dec:	430c      	orrs	r4, r1
 8001dee:	42a2      	cmp	r2, r4
 8001df0:	d900      	bls.n	8001df4 <__aeabi_ddiv+0x37c>
 8001df2:	e0ca      	b.n	8001f8a <__aeabi_ddiv+0x512>
 8001df4:	4641      	mov	r1, r8
 8001df6:	1aa4      	subs	r4, r4, r2
 8001df8:	042a      	lsls	r2, r5, #16
 8001dfa:	431a      	orrs	r2, r3
 8001dfc:	9f04      	ldr	r7, [sp, #16]
 8001dfe:	0413      	lsls	r3, r2, #16
 8001e00:	0c1b      	lsrs	r3, r3, #16
 8001e02:	4359      	muls	r1, r3
 8001e04:	4640      	mov	r0, r8
 8001e06:	437b      	muls	r3, r7
 8001e08:	469c      	mov	ip, r3
 8001e0a:	0c15      	lsrs	r5, r2, #16
 8001e0c:	4368      	muls	r0, r5
 8001e0e:	0c0b      	lsrs	r3, r1, #16
 8001e10:	4484      	add	ip, r0
 8001e12:	4463      	add	r3, ip
 8001e14:	437d      	muls	r5, r7
 8001e16:	4298      	cmp	r0, r3
 8001e18:	d903      	bls.n	8001e22 <__aeabi_ddiv+0x3aa>
 8001e1a:	2080      	movs	r0, #128	@ 0x80
 8001e1c:	0240      	lsls	r0, r0, #9
 8001e1e:	4684      	mov	ip, r0
 8001e20:	4465      	add	r5, ip
 8001e22:	0c18      	lsrs	r0, r3, #16
 8001e24:	0409      	lsls	r1, r1, #16
 8001e26:	041b      	lsls	r3, r3, #16
 8001e28:	0c09      	lsrs	r1, r1, #16
 8001e2a:	1940      	adds	r0, r0, r5
 8001e2c:	185b      	adds	r3, r3, r1
 8001e2e:	4284      	cmp	r4, r0
 8001e30:	d327      	bcc.n	8001e82 <__aeabi_ddiv+0x40a>
 8001e32:	d023      	beq.n	8001e7c <__aeabi_ddiv+0x404>
 8001e34:	2301      	movs	r3, #1
 8001e36:	0035      	movs	r5, r6
 8001e38:	431a      	orrs	r2, r3
 8001e3a:	4b94      	ldr	r3, [pc, #592]	@ (800208c <__aeabi_ddiv+0x614>)
 8001e3c:	4453      	add	r3, sl
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	dd60      	ble.n	8001f04 <__aeabi_ddiv+0x48c>
 8001e42:	0751      	lsls	r1, r2, #29
 8001e44:	d000      	beq.n	8001e48 <__aeabi_ddiv+0x3d0>
 8001e46:	e086      	b.n	8001f56 <__aeabi_ddiv+0x4de>
 8001e48:	002e      	movs	r6, r5
 8001e4a:	08d1      	lsrs	r1, r2, #3
 8001e4c:	465a      	mov	r2, fp
 8001e4e:	01d2      	lsls	r2, r2, #7
 8001e50:	d506      	bpl.n	8001e60 <__aeabi_ddiv+0x3e8>
 8001e52:	465a      	mov	r2, fp
 8001e54:	4b8e      	ldr	r3, [pc, #568]	@ (8002090 <__aeabi_ddiv+0x618>)
 8001e56:	401a      	ands	r2, r3
 8001e58:	2380      	movs	r3, #128	@ 0x80
 8001e5a:	4693      	mov	fp, r2
 8001e5c:	00db      	lsls	r3, r3, #3
 8001e5e:	4453      	add	r3, sl
 8001e60:	4a8c      	ldr	r2, [pc, #560]	@ (8002094 <__aeabi_ddiv+0x61c>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	dd00      	ble.n	8001e68 <__aeabi_ddiv+0x3f0>
 8001e66:	e680      	b.n	8001b6a <__aeabi_ddiv+0xf2>
 8001e68:	465a      	mov	r2, fp
 8001e6a:	0752      	lsls	r2, r2, #29
 8001e6c:	430a      	orrs	r2, r1
 8001e6e:	4690      	mov	r8, r2
 8001e70:	465a      	mov	r2, fp
 8001e72:	055b      	lsls	r3, r3, #21
 8001e74:	0254      	lsls	r4, r2, #9
 8001e76:	0b24      	lsrs	r4, r4, #12
 8001e78:	0d5b      	lsrs	r3, r3, #21
 8001e7a:	e669      	b.n	8001b50 <__aeabi_ddiv+0xd8>
 8001e7c:	0035      	movs	r5, r6
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d0db      	beq.n	8001e3a <__aeabi_ddiv+0x3c2>
 8001e82:	9d00      	ldr	r5, [sp, #0]
 8001e84:	1e51      	subs	r1, r2, #1
 8001e86:	46ac      	mov	ip, r5
 8001e88:	4464      	add	r4, ip
 8001e8a:	42ac      	cmp	r4, r5
 8001e8c:	d200      	bcs.n	8001e90 <__aeabi_ddiv+0x418>
 8001e8e:	e09e      	b.n	8001fce <__aeabi_ddiv+0x556>
 8001e90:	4284      	cmp	r4, r0
 8001e92:	d200      	bcs.n	8001e96 <__aeabi_ddiv+0x41e>
 8001e94:	e0e1      	b.n	800205a <__aeabi_ddiv+0x5e2>
 8001e96:	d100      	bne.n	8001e9a <__aeabi_ddiv+0x422>
 8001e98:	e0ee      	b.n	8002078 <__aeabi_ddiv+0x600>
 8001e9a:	000a      	movs	r2, r1
 8001e9c:	e7ca      	b.n	8001e34 <__aeabi_ddiv+0x3bc>
 8001e9e:	4542      	cmp	r2, r8
 8001ea0:	d900      	bls.n	8001ea4 <__aeabi_ddiv+0x42c>
 8001ea2:	e708      	b.n	8001cb6 <__aeabi_ddiv+0x23e>
 8001ea4:	464b      	mov	r3, r9
 8001ea6:	07dc      	lsls	r4, r3, #31
 8001ea8:	0858      	lsrs	r0, r3, #1
 8001eaa:	4643      	mov	r3, r8
 8001eac:	085b      	lsrs	r3, r3, #1
 8001eae:	431c      	orrs	r4, r3
 8001eb0:	4643      	mov	r3, r8
 8001eb2:	07dd      	lsls	r5, r3, #31
 8001eb4:	e706      	b.n	8001cc4 <__aeabi_ddiv+0x24c>
 8001eb6:	f001 fa3b 	bl	8003330 <__clzsi2>
 8001eba:	2315      	movs	r3, #21
 8001ebc:	469c      	mov	ip, r3
 8001ebe:	4484      	add	ip, r0
 8001ec0:	0002      	movs	r2, r0
 8001ec2:	4663      	mov	r3, ip
 8001ec4:	3220      	adds	r2, #32
 8001ec6:	2b1c      	cmp	r3, #28
 8001ec8:	dc00      	bgt.n	8001ecc <__aeabi_ddiv+0x454>
 8001eca:	e692      	b.n	8001bf2 <__aeabi_ddiv+0x17a>
 8001ecc:	0023      	movs	r3, r4
 8001ece:	3808      	subs	r0, #8
 8001ed0:	4083      	lsls	r3, r0
 8001ed2:	4699      	mov	r9, r3
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	4698      	mov	r8, r3
 8001ed8:	e69a      	b.n	8001c10 <__aeabi_ddiv+0x198>
 8001eda:	f001 fa29 	bl	8003330 <__clzsi2>
 8001ede:	0002      	movs	r2, r0
 8001ee0:	0003      	movs	r3, r0
 8001ee2:	3215      	adds	r2, #21
 8001ee4:	3320      	adds	r3, #32
 8001ee6:	2a1c      	cmp	r2, #28
 8001ee8:	dc00      	bgt.n	8001eec <__aeabi_ddiv+0x474>
 8001eea:	e65f      	b.n	8001bac <__aeabi_ddiv+0x134>
 8001eec:	9900      	ldr	r1, [sp, #0]
 8001eee:	3808      	subs	r0, #8
 8001ef0:	4081      	lsls	r1, r0
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	468b      	mov	fp, r1
 8001ef6:	e666      	b.n	8001bc6 <__aeabi_ddiv+0x14e>
 8001ef8:	2200      	movs	r2, #0
 8001efa:	002e      	movs	r6, r5
 8001efc:	2400      	movs	r4, #0
 8001efe:	4690      	mov	r8, r2
 8001f00:	4b65      	ldr	r3, [pc, #404]	@ (8002098 <__aeabi_ddiv+0x620>)
 8001f02:	e625      	b.n	8001b50 <__aeabi_ddiv+0xd8>
 8001f04:	002e      	movs	r6, r5
 8001f06:	2101      	movs	r1, #1
 8001f08:	1ac9      	subs	r1, r1, r3
 8001f0a:	2938      	cmp	r1, #56	@ 0x38
 8001f0c:	dd00      	ble.n	8001f10 <__aeabi_ddiv+0x498>
 8001f0e:	e61b      	b.n	8001b48 <__aeabi_ddiv+0xd0>
 8001f10:	291f      	cmp	r1, #31
 8001f12:	dc7e      	bgt.n	8002012 <__aeabi_ddiv+0x59a>
 8001f14:	4861      	ldr	r0, [pc, #388]	@ (800209c <__aeabi_ddiv+0x624>)
 8001f16:	0014      	movs	r4, r2
 8001f18:	4450      	add	r0, sl
 8001f1a:	465b      	mov	r3, fp
 8001f1c:	4082      	lsls	r2, r0
 8001f1e:	4083      	lsls	r3, r0
 8001f20:	40cc      	lsrs	r4, r1
 8001f22:	1e50      	subs	r0, r2, #1
 8001f24:	4182      	sbcs	r2, r0
 8001f26:	4323      	orrs	r3, r4
 8001f28:	431a      	orrs	r2, r3
 8001f2a:	465b      	mov	r3, fp
 8001f2c:	40cb      	lsrs	r3, r1
 8001f2e:	0751      	lsls	r1, r2, #29
 8001f30:	d009      	beq.n	8001f46 <__aeabi_ddiv+0x4ce>
 8001f32:	210f      	movs	r1, #15
 8001f34:	4011      	ands	r1, r2
 8001f36:	2904      	cmp	r1, #4
 8001f38:	d005      	beq.n	8001f46 <__aeabi_ddiv+0x4ce>
 8001f3a:	1d11      	adds	r1, r2, #4
 8001f3c:	4291      	cmp	r1, r2
 8001f3e:	4192      	sbcs	r2, r2
 8001f40:	4252      	negs	r2, r2
 8001f42:	189b      	adds	r3, r3, r2
 8001f44:	000a      	movs	r2, r1
 8001f46:	0219      	lsls	r1, r3, #8
 8001f48:	d400      	bmi.n	8001f4c <__aeabi_ddiv+0x4d4>
 8001f4a:	e09b      	b.n	8002084 <__aeabi_ddiv+0x60c>
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	2301      	movs	r3, #1
 8001f50:	2400      	movs	r4, #0
 8001f52:	4690      	mov	r8, r2
 8001f54:	e5fc      	b.n	8001b50 <__aeabi_ddiv+0xd8>
 8001f56:	210f      	movs	r1, #15
 8001f58:	4011      	ands	r1, r2
 8001f5a:	2904      	cmp	r1, #4
 8001f5c:	d100      	bne.n	8001f60 <__aeabi_ddiv+0x4e8>
 8001f5e:	e773      	b.n	8001e48 <__aeabi_ddiv+0x3d0>
 8001f60:	1d11      	adds	r1, r2, #4
 8001f62:	4291      	cmp	r1, r2
 8001f64:	4192      	sbcs	r2, r2
 8001f66:	4252      	negs	r2, r2
 8001f68:	002e      	movs	r6, r5
 8001f6a:	08c9      	lsrs	r1, r1, #3
 8001f6c:	4493      	add	fp, r2
 8001f6e:	e76d      	b.n	8001e4c <__aeabi_ddiv+0x3d4>
 8001f70:	9b00      	ldr	r3, [sp, #0]
 8001f72:	3d01      	subs	r5, #1
 8001f74:	469c      	mov	ip, r3
 8001f76:	4461      	add	r1, ip
 8001f78:	428b      	cmp	r3, r1
 8001f7a:	d900      	bls.n	8001f7e <__aeabi_ddiv+0x506>
 8001f7c:	e72c      	b.n	8001dd8 <__aeabi_ddiv+0x360>
 8001f7e:	428a      	cmp	r2, r1
 8001f80:	d800      	bhi.n	8001f84 <__aeabi_ddiv+0x50c>
 8001f82:	e729      	b.n	8001dd8 <__aeabi_ddiv+0x360>
 8001f84:	1e85      	subs	r5, r0, #2
 8001f86:	4461      	add	r1, ip
 8001f88:	e726      	b.n	8001dd8 <__aeabi_ddiv+0x360>
 8001f8a:	9900      	ldr	r1, [sp, #0]
 8001f8c:	3b01      	subs	r3, #1
 8001f8e:	468c      	mov	ip, r1
 8001f90:	4464      	add	r4, ip
 8001f92:	42a1      	cmp	r1, r4
 8001f94:	d900      	bls.n	8001f98 <__aeabi_ddiv+0x520>
 8001f96:	e72d      	b.n	8001df4 <__aeabi_ddiv+0x37c>
 8001f98:	42a2      	cmp	r2, r4
 8001f9a:	d800      	bhi.n	8001f9e <__aeabi_ddiv+0x526>
 8001f9c:	e72a      	b.n	8001df4 <__aeabi_ddiv+0x37c>
 8001f9e:	1e83      	subs	r3, r0, #2
 8001fa0:	4464      	add	r4, ip
 8001fa2:	e727      	b.n	8001df4 <__aeabi_ddiv+0x37c>
 8001fa4:	4287      	cmp	r7, r0
 8001fa6:	d000      	beq.n	8001faa <__aeabi_ddiv+0x532>
 8001fa8:	e6fe      	b.n	8001da8 <__aeabi_ddiv+0x330>
 8001faa:	45a9      	cmp	r9, r5
 8001fac:	d900      	bls.n	8001fb0 <__aeabi_ddiv+0x538>
 8001fae:	e6fb      	b.n	8001da8 <__aeabi_ddiv+0x330>
 8001fb0:	e6f5      	b.n	8001d9e <__aeabi_ddiv+0x326>
 8001fb2:	42a2      	cmp	r2, r4
 8001fb4:	d800      	bhi.n	8001fb8 <__aeabi_ddiv+0x540>
 8001fb6:	e6b9      	b.n	8001d2c <__aeabi_ddiv+0x2b4>
 8001fb8:	1e83      	subs	r3, r0, #2
 8001fba:	4464      	add	r4, ip
 8001fbc:	e6b6      	b.n	8001d2c <__aeabi_ddiv+0x2b4>
 8001fbe:	428a      	cmp	r2, r1
 8001fc0:	d800      	bhi.n	8001fc4 <__aeabi_ddiv+0x54c>
 8001fc2:	e69f      	b.n	8001d04 <__aeabi_ddiv+0x28c>
 8001fc4:	46bc      	mov	ip, r7
 8001fc6:	1e83      	subs	r3, r0, #2
 8001fc8:	4698      	mov	r8, r3
 8001fca:	4461      	add	r1, ip
 8001fcc:	e69a      	b.n	8001d04 <__aeabi_ddiv+0x28c>
 8001fce:	000a      	movs	r2, r1
 8001fd0:	4284      	cmp	r4, r0
 8001fd2:	d000      	beq.n	8001fd6 <__aeabi_ddiv+0x55e>
 8001fd4:	e72e      	b.n	8001e34 <__aeabi_ddiv+0x3bc>
 8001fd6:	454b      	cmp	r3, r9
 8001fd8:	d000      	beq.n	8001fdc <__aeabi_ddiv+0x564>
 8001fda:	e72b      	b.n	8001e34 <__aeabi_ddiv+0x3bc>
 8001fdc:	0035      	movs	r5, r6
 8001fde:	e72c      	b.n	8001e3a <__aeabi_ddiv+0x3c2>
 8001fe0:	4b2a      	ldr	r3, [pc, #168]	@ (800208c <__aeabi_ddiv+0x614>)
 8001fe2:	4a2f      	ldr	r2, [pc, #188]	@ (80020a0 <__aeabi_ddiv+0x628>)
 8001fe4:	4453      	add	r3, sl
 8001fe6:	4592      	cmp	sl, r2
 8001fe8:	db43      	blt.n	8002072 <__aeabi_ddiv+0x5fa>
 8001fea:	2201      	movs	r2, #1
 8001fec:	2100      	movs	r1, #0
 8001fee:	4493      	add	fp, r2
 8001ff0:	e72c      	b.n	8001e4c <__aeabi_ddiv+0x3d4>
 8001ff2:	42ac      	cmp	r4, r5
 8001ff4:	d800      	bhi.n	8001ff8 <__aeabi_ddiv+0x580>
 8001ff6:	e6d7      	b.n	8001da8 <__aeabi_ddiv+0x330>
 8001ff8:	2302      	movs	r3, #2
 8001ffa:	425b      	negs	r3, r3
 8001ffc:	469c      	mov	ip, r3
 8001ffe:	9900      	ldr	r1, [sp, #0]
 8002000:	444d      	add	r5, r9
 8002002:	454d      	cmp	r5, r9
 8002004:	419b      	sbcs	r3, r3
 8002006:	44e3      	add	fp, ip
 8002008:	468c      	mov	ip, r1
 800200a:	425b      	negs	r3, r3
 800200c:	4463      	add	r3, ip
 800200e:	18c0      	adds	r0, r0, r3
 8002010:	e6cc      	b.n	8001dac <__aeabi_ddiv+0x334>
 8002012:	201f      	movs	r0, #31
 8002014:	4240      	negs	r0, r0
 8002016:	1ac3      	subs	r3, r0, r3
 8002018:	4658      	mov	r0, fp
 800201a:	40d8      	lsrs	r0, r3
 800201c:	2920      	cmp	r1, #32
 800201e:	d004      	beq.n	800202a <__aeabi_ddiv+0x5b2>
 8002020:	4659      	mov	r1, fp
 8002022:	4b20      	ldr	r3, [pc, #128]	@ (80020a4 <__aeabi_ddiv+0x62c>)
 8002024:	4453      	add	r3, sl
 8002026:	4099      	lsls	r1, r3
 8002028:	430a      	orrs	r2, r1
 800202a:	1e53      	subs	r3, r2, #1
 800202c:	419a      	sbcs	r2, r3
 800202e:	2307      	movs	r3, #7
 8002030:	0019      	movs	r1, r3
 8002032:	4302      	orrs	r2, r0
 8002034:	2400      	movs	r4, #0
 8002036:	4011      	ands	r1, r2
 8002038:	4213      	tst	r3, r2
 800203a:	d009      	beq.n	8002050 <__aeabi_ddiv+0x5d8>
 800203c:	3308      	adds	r3, #8
 800203e:	4013      	ands	r3, r2
 8002040:	2b04      	cmp	r3, #4
 8002042:	d01d      	beq.n	8002080 <__aeabi_ddiv+0x608>
 8002044:	1d13      	adds	r3, r2, #4
 8002046:	4293      	cmp	r3, r2
 8002048:	4189      	sbcs	r1, r1
 800204a:	001a      	movs	r2, r3
 800204c:	4249      	negs	r1, r1
 800204e:	0749      	lsls	r1, r1, #29
 8002050:	08d2      	lsrs	r2, r2, #3
 8002052:	430a      	orrs	r2, r1
 8002054:	4690      	mov	r8, r2
 8002056:	2300      	movs	r3, #0
 8002058:	e57a      	b.n	8001b50 <__aeabi_ddiv+0xd8>
 800205a:	4649      	mov	r1, r9
 800205c:	9f00      	ldr	r7, [sp, #0]
 800205e:	004d      	lsls	r5, r1, #1
 8002060:	454d      	cmp	r5, r9
 8002062:	4189      	sbcs	r1, r1
 8002064:	46bc      	mov	ip, r7
 8002066:	4249      	negs	r1, r1
 8002068:	4461      	add	r1, ip
 800206a:	46a9      	mov	r9, r5
 800206c:	3a02      	subs	r2, #2
 800206e:	1864      	adds	r4, r4, r1
 8002070:	e7ae      	b.n	8001fd0 <__aeabi_ddiv+0x558>
 8002072:	2201      	movs	r2, #1
 8002074:	4252      	negs	r2, r2
 8002076:	e746      	b.n	8001f06 <__aeabi_ddiv+0x48e>
 8002078:	4599      	cmp	r9, r3
 800207a:	d3ee      	bcc.n	800205a <__aeabi_ddiv+0x5e2>
 800207c:	000a      	movs	r2, r1
 800207e:	e7aa      	b.n	8001fd6 <__aeabi_ddiv+0x55e>
 8002080:	2100      	movs	r1, #0
 8002082:	e7e5      	b.n	8002050 <__aeabi_ddiv+0x5d8>
 8002084:	0759      	lsls	r1, r3, #29
 8002086:	025b      	lsls	r3, r3, #9
 8002088:	0b1c      	lsrs	r4, r3, #12
 800208a:	e7e1      	b.n	8002050 <__aeabi_ddiv+0x5d8>
 800208c:	000003ff 	.word	0x000003ff
 8002090:	feffffff 	.word	0xfeffffff
 8002094:	000007fe 	.word	0x000007fe
 8002098:	000007ff 	.word	0x000007ff
 800209c:	0000041e 	.word	0x0000041e
 80020a0:	fffffc02 	.word	0xfffffc02
 80020a4:	0000043e 	.word	0x0000043e

080020a8 <__eqdf2>:
 80020a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020aa:	4657      	mov	r7, sl
 80020ac:	46de      	mov	lr, fp
 80020ae:	464e      	mov	r6, r9
 80020b0:	4645      	mov	r5, r8
 80020b2:	b5e0      	push	{r5, r6, r7, lr}
 80020b4:	000d      	movs	r5, r1
 80020b6:	0004      	movs	r4, r0
 80020b8:	0fe8      	lsrs	r0, r5, #31
 80020ba:	4683      	mov	fp, r0
 80020bc:	0309      	lsls	r1, r1, #12
 80020be:	0fd8      	lsrs	r0, r3, #31
 80020c0:	0b09      	lsrs	r1, r1, #12
 80020c2:	4682      	mov	sl, r0
 80020c4:	4819      	ldr	r0, [pc, #100]	@ (800212c <__eqdf2+0x84>)
 80020c6:	468c      	mov	ip, r1
 80020c8:	031f      	lsls	r7, r3, #12
 80020ca:	0069      	lsls	r1, r5, #1
 80020cc:	005e      	lsls	r6, r3, #1
 80020ce:	0d49      	lsrs	r1, r1, #21
 80020d0:	0b3f      	lsrs	r7, r7, #12
 80020d2:	0d76      	lsrs	r6, r6, #21
 80020d4:	4281      	cmp	r1, r0
 80020d6:	d018      	beq.n	800210a <__eqdf2+0x62>
 80020d8:	4286      	cmp	r6, r0
 80020da:	d00f      	beq.n	80020fc <__eqdf2+0x54>
 80020dc:	2001      	movs	r0, #1
 80020de:	42b1      	cmp	r1, r6
 80020e0:	d10d      	bne.n	80020fe <__eqdf2+0x56>
 80020e2:	45bc      	cmp	ip, r7
 80020e4:	d10b      	bne.n	80020fe <__eqdf2+0x56>
 80020e6:	4294      	cmp	r4, r2
 80020e8:	d109      	bne.n	80020fe <__eqdf2+0x56>
 80020ea:	45d3      	cmp	fp, sl
 80020ec:	d01c      	beq.n	8002128 <__eqdf2+0x80>
 80020ee:	2900      	cmp	r1, #0
 80020f0:	d105      	bne.n	80020fe <__eqdf2+0x56>
 80020f2:	4660      	mov	r0, ip
 80020f4:	4320      	orrs	r0, r4
 80020f6:	1e43      	subs	r3, r0, #1
 80020f8:	4198      	sbcs	r0, r3
 80020fa:	e000      	b.n	80020fe <__eqdf2+0x56>
 80020fc:	2001      	movs	r0, #1
 80020fe:	bcf0      	pop	{r4, r5, r6, r7}
 8002100:	46bb      	mov	fp, r7
 8002102:	46b2      	mov	sl, r6
 8002104:	46a9      	mov	r9, r5
 8002106:	46a0      	mov	r8, r4
 8002108:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800210a:	2001      	movs	r0, #1
 800210c:	428e      	cmp	r6, r1
 800210e:	d1f6      	bne.n	80020fe <__eqdf2+0x56>
 8002110:	4661      	mov	r1, ip
 8002112:	4339      	orrs	r1, r7
 8002114:	000f      	movs	r7, r1
 8002116:	4317      	orrs	r7, r2
 8002118:	4327      	orrs	r7, r4
 800211a:	d1f0      	bne.n	80020fe <__eqdf2+0x56>
 800211c:	465b      	mov	r3, fp
 800211e:	4652      	mov	r2, sl
 8002120:	1a98      	subs	r0, r3, r2
 8002122:	1e43      	subs	r3, r0, #1
 8002124:	4198      	sbcs	r0, r3
 8002126:	e7ea      	b.n	80020fe <__eqdf2+0x56>
 8002128:	2000      	movs	r0, #0
 800212a:	e7e8      	b.n	80020fe <__eqdf2+0x56>
 800212c:	000007ff 	.word	0x000007ff

08002130 <__gedf2>:
 8002130:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002132:	4657      	mov	r7, sl
 8002134:	464e      	mov	r6, r9
 8002136:	4645      	mov	r5, r8
 8002138:	46de      	mov	lr, fp
 800213a:	b5e0      	push	{r5, r6, r7, lr}
 800213c:	000d      	movs	r5, r1
 800213e:	030e      	lsls	r6, r1, #12
 8002140:	0049      	lsls	r1, r1, #1
 8002142:	0d49      	lsrs	r1, r1, #21
 8002144:	468a      	mov	sl, r1
 8002146:	0fdf      	lsrs	r7, r3, #31
 8002148:	0fe9      	lsrs	r1, r5, #31
 800214a:	46bc      	mov	ip, r7
 800214c:	b083      	sub	sp, #12
 800214e:	4f2f      	ldr	r7, [pc, #188]	@ (800220c <__gedf2+0xdc>)
 8002150:	0004      	movs	r4, r0
 8002152:	4680      	mov	r8, r0
 8002154:	9101      	str	r1, [sp, #4]
 8002156:	0058      	lsls	r0, r3, #1
 8002158:	0319      	lsls	r1, r3, #12
 800215a:	4691      	mov	r9, r2
 800215c:	0b36      	lsrs	r6, r6, #12
 800215e:	0b09      	lsrs	r1, r1, #12
 8002160:	0d40      	lsrs	r0, r0, #21
 8002162:	45ba      	cmp	sl, r7
 8002164:	d01d      	beq.n	80021a2 <__gedf2+0x72>
 8002166:	42b8      	cmp	r0, r7
 8002168:	d00d      	beq.n	8002186 <__gedf2+0x56>
 800216a:	4657      	mov	r7, sl
 800216c:	2f00      	cmp	r7, #0
 800216e:	d12a      	bne.n	80021c6 <__gedf2+0x96>
 8002170:	4334      	orrs	r4, r6
 8002172:	2800      	cmp	r0, #0
 8002174:	d124      	bne.n	80021c0 <__gedf2+0x90>
 8002176:	430a      	orrs	r2, r1
 8002178:	d036      	beq.n	80021e8 <__gedf2+0xb8>
 800217a:	2c00      	cmp	r4, #0
 800217c:	d141      	bne.n	8002202 <__gedf2+0xd2>
 800217e:	4663      	mov	r3, ip
 8002180:	0058      	lsls	r0, r3, #1
 8002182:	3801      	subs	r0, #1
 8002184:	e015      	b.n	80021b2 <__gedf2+0x82>
 8002186:	4311      	orrs	r1, r2
 8002188:	d138      	bne.n	80021fc <__gedf2+0xcc>
 800218a:	4653      	mov	r3, sl
 800218c:	2b00      	cmp	r3, #0
 800218e:	d101      	bne.n	8002194 <__gedf2+0x64>
 8002190:	4326      	orrs	r6, r4
 8002192:	d0f4      	beq.n	800217e <__gedf2+0x4e>
 8002194:	9b01      	ldr	r3, [sp, #4]
 8002196:	4563      	cmp	r3, ip
 8002198:	d107      	bne.n	80021aa <__gedf2+0x7a>
 800219a:	9b01      	ldr	r3, [sp, #4]
 800219c:	0058      	lsls	r0, r3, #1
 800219e:	3801      	subs	r0, #1
 80021a0:	e007      	b.n	80021b2 <__gedf2+0x82>
 80021a2:	4326      	orrs	r6, r4
 80021a4:	d12a      	bne.n	80021fc <__gedf2+0xcc>
 80021a6:	4550      	cmp	r0, sl
 80021a8:	d021      	beq.n	80021ee <__gedf2+0xbe>
 80021aa:	2001      	movs	r0, #1
 80021ac:	9b01      	ldr	r3, [sp, #4]
 80021ae:	425f      	negs	r7, r3
 80021b0:	4338      	orrs	r0, r7
 80021b2:	b003      	add	sp, #12
 80021b4:	bcf0      	pop	{r4, r5, r6, r7}
 80021b6:	46bb      	mov	fp, r7
 80021b8:	46b2      	mov	sl, r6
 80021ba:	46a9      	mov	r9, r5
 80021bc:	46a0      	mov	r8, r4
 80021be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80021c0:	2c00      	cmp	r4, #0
 80021c2:	d0dc      	beq.n	800217e <__gedf2+0x4e>
 80021c4:	e7e6      	b.n	8002194 <__gedf2+0x64>
 80021c6:	2800      	cmp	r0, #0
 80021c8:	d0ef      	beq.n	80021aa <__gedf2+0x7a>
 80021ca:	9b01      	ldr	r3, [sp, #4]
 80021cc:	4563      	cmp	r3, ip
 80021ce:	d1ec      	bne.n	80021aa <__gedf2+0x7a>
 80021d0:	4582      	cmp	sl, r0
 80021d2:	dcea      	bgt.n	80021aa <__gedf2+0x7a>
 80021d4:	dbe1      	blt.n	800219a <__gedf2+0x6a>
 80021d6:	428e      	cmp	r6, r1
 80021d8:	d8e7      	bhi.n	80021aa <__gedf2+0x7a>
 80021da:	d1de      	bne.n	800219a <__gedf2+0x6a>
 80021dc:	45c8      	cmp	r8, r9
 80021de:	d8e4      	bhi.n	80021aa <__gedf2+0x7a>
 80021e0:	2000      	movs	r0, #0
 80021e2:	45c8      	cmp	r8, r9
 80021e4:	d2e5      	bcs.n	80021b2 <__gedf2+0x82>
 80021e6:	e7d8      	b.n	800219a <__gedf2+0x6a>
 80021e8:	2c00      	cmp	r4, #0
 80021ea:	d0e2      	beq.n	80021b2 <__gedf2+0x82>
 80021ec:	e7dd      	b.n	80021aa <__gedf2+0x7a>
 80021ee:	4311      	orrs	r1, r2
 80021f0:	d104      	bne.n	80021fc <__gedf2+0xcc>
 80021f2:	9b01      	ldr	r3, [sp, #4]
 80021f4:	4563      	cmp	r3, ip
 80021f6:	d1d8      	bne.n	80021aa <__gedf2+0x7a>
 80021f8:	2000      	movs	r0, #0
 80021fa:	e7da      	b.n	80021b2 <__gedf2+0x82>
 80021fc:	2002      	movs	r0, #2
 80021fe:	4240      	negs	r0, r0
 8002200:	e7d7      	b.n	80021b2 <__gedf2+0x82>
 8002202:	9b01      	ldr	r3, [sp, #4]
 8002204:	4563      	cmp	r3, ip
 8002206:	d0e6      	beq.n	80021d6 <__gedf2+0xa6>
 8002208:	e7cf      	b.n	80021aa <__gedf2+0x7a>
 800220a:	46c0      	nop			@ (mov r8, r8)
 800220c:	000007ff 	.word	0x000007ff

08002210 <__ledf2>:
 8002210:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002212:	4657      	mov	r7, sl
 8002214:	464e      	mov	r6, r9
 8002216:	4645      	mov	r5, r8
 8002218:	46de      	mov	lr, fp
 800221a:	b5e0      	push	{r5, r6, r7, lr}
 800221c:	000d      	movs	r5, r1
 800221e:	030e      	lsls	r6, r1, #12
 8002220:	0049      	lsls	r1, r1, #1
 8002222:	0d49      	lsrs	r1, r1, #21
 8002224:	468a      	mov	sl, r1
 8002226:	0fdf      	lsrs	r7, r3, #31
 8002228:	0fe9      	lsrs	r1, r5, #31
 800222a:	46bc      	mov	ip, r7
 800222c:	b083      	sub	sp, #12
 800222e:	4f2e      	ldr	r7, [pc, #184]	@ (80022e8 <__ledf2+0xd8>)
 8002230:	0004      	movs	r4, r0
 8002232:	4680      	mov	r8, r0
 8002234:	9101      	str	r1, [sp, #4]
 8002236:	0058      	lsls	r0, r3, #1
 8002238:	0319      	lsls	r1, r3, #12
 800223a:	4691      	mov	r9, r2
 800223c:	0b36      	lsrs	r6, r6, #12
 800223e:	0b09      	lsrs	r1, r1, #12
 8002240:	0d40      	lsrs	r0, r0, #21
 8002242:	45ba      	cmp	sl, r7
 8002244:	d01e      	beq.n	8002284 <__ledf2+0x74>
 8002246:	42b8      	cmp	r0, r7
 8002248:	d00d      	beq.n	8002266 <__ledf2+0x56>
 800224a:	4657      	mov	r7, sl
 800224c:	2f00      	cmp	r7, #0
 800224e:	d127      	bne.n	80022a0 <__ledf2+0x90>
 8002250:	4334      	orrs	r4, r6
 8002252:	2800      	cmp	r0, #0
 8002254:	d133      	bne.n	80022be <__ledf2+0xae>
 8002256:	430a      	orrs	r2, r1
 8002258:	d034      	beq.n	80022c4 <__ledf2+0xb4>
 800225a:	2c00      	cmp	r4, #0
 800225c:	d140      	bne.n	80022e0 <__ledf2+0xd0>
 800225e:	4663      	mov	r3, ip
 8002260:	0058      	lsls	r0, r3, #1
 8002262:	3801      	subs	r0, #1
 8002264:	e015      	b.n	8002292 <__ledf2+0x82>
 8002266:	4311      	orrs	r1, r2
 8002268:	d112      	bne.n	8002290 <__ledf2+0x80>
 800226a:	4653      	mov	r3, sl
 800226c:	2b00      	cmp	r3, #0
 800226e:	d101      	bne.n	8002274 <__ledf2+0x64>
 8002270:	4326      	orrs	r6, r4
 8002272:	d0f4      	beq.n	800225e <__ledf2+0x4e>
 8002274:	9b01      	ldr	r3, [sp, #4]
 8002276:	4563      	cmp	r3, ip
 8002278:	d01d      	beq.n	80022b6 <__ledf2+0xa6>
 800227a:	2001      	movs	r0, #1
 800227c:	9b01      	ldr	r3, [sp, #4]
 800227e:	425f      	negs	r7, r3
 8002280:	4338      	orrs	r0, r7
 8002282:	e006      	b.n	8002292 <__ledf2+0x82>
 8002284:	4326      	orrs	r6, r4
 8002286:	d103      	bne.n	8002290 <__ledf2+0x80>
 8002288:	4550      	cmp	r0, sl
 800228a:	d1f6      	bne.n	800227a <__ledf2+0x6a>
 800228c:	4311      	orrs	r1, r2
 800228e:	d01c      	beq.n	80022ca <__ledf2+0xba>
 8002290:	2002      	movs	r0, #2
 8002292:	b003      	add	sp, #12
 8002294:	bcf0      	pop	{r4, r5, r6, r7}
 8002296:	46bb      	mov	fp, r7
 8002298:	46b2      	mov	sl, r6
 800229a:	46a9      	mov	r9, r5
 800229c:	46a0      	mov	r8, r4
 800229e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022a0:	2800      	cmp	r0, #0
 80022a2:	d0ea      	beq.n	800227a <__ledf2+0x6a>
 80022a4:	9b01      	ldr	r3, [sp, #4]
 80022a6:	4563      	cmp	r3, ip
 80022a8:	d1e7      	bne.n	800227a <__ledf2+0x6a>
 80022aa:	4582      	cmp	sl, r0
 80022ac:	dce5      	bgt.n	800227a <__ledf2+0x6a>
 80022ae:	db02      	blt.n	80022b6 <__ledf2+0xa6>
 80022b0:	428e      	cmp	r6, r1
 80022b2:	d8e2      	bhi.n	800227a <__ledf2+0x6a>
 80022b4:	d00e      	beq.n	80022d4 <__ledf2+0xc4>
 80022b6:	9b01      	ldr	r3, [sp, #4]
 80022b8:	0058      	lsls	r0, r3, #1
 80022ba:	3801      	subs	r0, #1
 80022bc:	e7e9      	b.n	8002292 <__ledf2+0x82>
 80022be:	2c00      	cmp	r4, #0
 80022c0:	d0cd      	beq.n	800225e <__ledf2+0x4e>
 80022c2:	e7d7      	b.n	8002274 <__ledf2+0x64>
 80022c4:	2c00      	cmp	r4, #0
 80022c6:	d0e4      	beq.n	8002292 <__ledf2+0x82>
 80022c8:	e7d7      	b.n	800227a <__ledf2+0x6a>
 80022ca:	9b01      	ldr	r3, [sp, #4]
 80022cc:	2000      	movs	r0, #0
 80022ce:	4563      	cmp	r3, ip
 80022d0:	d0df      	beq.n	8002292 <__ledf2+0x82>
 80022d2:	e7d2      	b.n	800227a <__ledf2+0x6a>
 80022d4:	45c8      	cmp	r8, r9
 80022d6:	d8d0      	bhi.n	800227a <__ledf2+0x6a>
 80022d8:	2000      	movs	r0, #0
 80022da:	45c8      	cmp	r8, r9
 80022dc:	d2d9      	bcs.n	8002292 <__ledf2+0x82>
 80022de:	e7ea      	b.n	80022b6 <__ledf2+0xa6>
 80022e0:	9b01      	ldr	r3, [sp, #4]
 80022e2:	4563      	cmp	r3, ip
 80022e4:	d0e4      	beq.n	80022b0 <__ledf2+0xa0>
 80022e6:	e7c8      	b.n	800227a <__ledf2+0x6a>
 80022e8:	000007ff 	.word	0x000007ff

080022ec <__aeabi_dmul>:
 80022ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022ee:	4657      	mov	r7, sl
 80022f0:	464e      	mov	r6, r9
 80022f2:	46de      	mov	lr, fp
 80022f4:	4645      	mov	r5, r8
 80022f6:	b5e0      	push	{r5, r6, r7, lr}
 80022f8:	001f      	movs	r7, r3
 80022fa:	030b      	lsls	r3, r1, #12
 80022fc:	0b1b      	lsrs	r3, r3, #12
 80022fe:	0016      	movs	r6, r2
 8002300:	469a      	mov	sl, r3
 8002302:	0fca      	lsrs	r2, r1, #31
 8002304:	004b      	lsls	r3, r1, #1
 8002306:	0004      	movs	r4, r0
 8002308:	4691      	mov	r9, r2
 800230a:	b085      	sub	sp, #20
 800230c:	0d5b      	lsrs	r3, r3, #21
 800230e:	d100      	bne.n	8002312 <__aeabi_dmul+0x26>
 8002310:	e1cf      	b.n	80026b2 <__aeabi_dmul+0x3c6>
 8002312:	4acd      	ldr	r2, [pc, #820]	@ (8002648 <__aeabi_dmul+0x35c>)
 8002314:	4293      	cmp	r3, r2
 8002316:	d055      	beq.n	80023c4 <__aeabi_dmul+0xd8>
 8002318:	4651      	mov	r1, sl
 800231a:	0f42      	lsrs	r2, r0, #29
 800231c:	00c9      	lsls	r1, r1, #3
 800231e:	430a      	orrs	r2, r1
 8002320:	2180      	movs	r1, #128	@ 0x80
 8002322:	0409      	lsls	r1, r1, #16
 8002324:	4311      	orrs	r1, r2
 8002326:	00c2      	lsls	r2, r0, #3
 8002328:	4690      	mov	r8, r2
 800232a:	4ac8      	ldr	r2, [pc, #800]	@ (800264c <__aeabi_dmul+0x360>)
 800232c:	468a      	mov	sl, r1
 800232e:	4693      	mov	fp, r2
 8002330:	449b      	add	fp, r3
 8002332:	2300      	movs	r3, #0
 8002334:	2500      	movs	r5, #0
 8002336:	9302      	str	r3, [sp, #8]
 8002338:	033c      	lsls	r4, r7, #12
 800233a:	007b      	lsls	r3, r7, #1
 800233c:	0ffa      	lsrs	r2, r7, #31
 800233e:	9601      	str	r6, [sp, #4]
 8002340:	0b24      	lsrs	r4, r4, #12
 8002342:	0d5b      	lsrs	r3, r3, #21
 8002344:	9200      	str	r2, [sp, #0]
 8002346:	d100      	bne.n	800234a <__aeabi_dmul+0x5e>
 8002348:	e188      	b.n	800265c <__aeabi_dmul+0x370>
 800234a:	4abf      	ldr	r2, [pc, #764]	@ (8002648 <__aeabi_dmul+0x35c>)
 800234c:	4293      	cmp	r3, r2
 800234e:	d100      	bne.n	8002352 <__aeabi_dmul+0x66>
 8002350:	e092      	b.n	8002478 <__aeabi_dmul+0x18c>
 8002352:	4abe      	ldr	r2, [pc, #760]	@ (800264c <__aeabi_dmul+0x360>)
 8002354:	4694      	mov	ip, r2
 8002356:	4463      	add	r3, ip
 8002358:	449b      	add	fp, r3
 800235a:	2d0a      	cmp	r5, #10
 800235c:	dc42      	bgt.n	80023e4 <__aeabi_dmul+0xf8>
 800235e:	00e4      	lsls	r4, r4, #3
 8002360:	0f73      	lsrs	r3, r6, #29
 8002362:	4323      	orrs	r3, r4
 8002364:	2480      	movs	r4, #128	@ 0x80
 8002366:	4649      	mov	r1, r9
 8002368:	0424      	lsls	r4, r4, #16
 800236a:	431c      	orrs	r4, r3
 800236c:	00f3      	lsls	r3, r6, #3
 800236e:	9301      	str	r3, [sp, #4]
 8002370:	9b00      	ldr	r3, [sp, #0]
 8002372:	2000      	movs	r0, #0
 8002374:	4059      	eors	r1, r3
 8002376:	b2cb      	uxtb	r3, r1
 8002378:	9303      	str	r3, [sp, #12]
 800237a:	2d02      	cmp	r5, #2
 800237c:	dc00      	bgt.n	8002380 <__aeabi_dmul+0x94>
 800237e:	e094      	b.n	80024aa <__aeabi_dmul+0x1be>
 8002380:	2301      	movs	r3, #1
 8002382:	40ab      	lsls	r3, r5
 8002384:	001d      	movs	r5, r3
 8002386:	23a6      	movs	r3, #166	@ 0xa6
 8002388:	002a      	movs	r2, r5
 800238a:	00db      	lsls	r3, r3, #3
 800238c:	401a      	ands	r2, r3
 800238e:	421d      	tst	r5, r3
 8002390:	d000      	beq.n	8002394 <__aeabi_dmul+0xa8>
 8002392:	e229      	b.n	80027e8 <__aeabi_dmul+0x4fc>
 8002394:	2390      	movs	r3, #144	@ 0x90
 8002396:	009b      	lsls	r3, r3, #2
 8002398:	421d      	tst	r5, r3
 800239a:	d100      	bne.n	800239e <__aeabi_dmul+0xb2>
 800239c:	e24d      	b.n	800283a <__aeabi_dmul+0x54e>
 800239e:	2300      	movs	r3, #0
 80023a0:	2480      	movs	r4, #128	@ 0x80
 80023a2:	4699      	mov	r9, r3
 80023a4:	0324      	lsls	r4, r4, #12
 80023a6:	4ba8      	ldr	r3, [pc, #672]	@ (8002648 <__aeabi_dmul+0x35c>)
 80023a8:	0010      	movs	r0, r2
 80023aa:	464a      	mov	r2, r9
 80023ac:	051b      	lsls	r3, r3, #20
 80023ae:	4323      	orrs	r3, r4
 80023b0:	07d2      	lsls	r2, r2, #31
 80023b2:	4313      	orrs	r3, r2
 80023b4:	0019      	movs	r1, r3
 80023b6:	b005      	add	sp, #20
 80023b8:	bcf0      	pop	{r4, r5, r6, r7}
 80023ba:	46bb      	mov	fp, r7
 80023bc:	46b2      	mov	sl, r6
 80023be:	46a9      	mov	r9, r5
 80023c0:	46a0      	mov	r8, r4
 80023c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023c4:	4652      	mov	r2, sl
 80023c6:	4302      	orrs	r2, r0
 80023c8:	4690      	mov	r8, r2
 80023ca:	d000      	beq.n	80023ce <__aeabi_dmul+0xe2>
 80023cc:	e1ac      	b.n	8002728 <__aeabi_dmul+0x43c>
 80023ce:	469b      	mov	fp, r3
 80023d0:	2302      	movs	r3, #2
 80023d2:	4692      	mov	sl, r2
 80023d4:	2508      	movs	r5, #8
 80023d6:	9302      	str	r3, [sp, #8]
 80023d8:	e7ae      	b.n	8002338 <__aeabi_dmul+0x4c>
 80023da:	9b00      	ldr	r3, [sp, #0]
 80023dc:	46a2      	mov	sl, r4
 80023de:	4699      	mov	r9, r3
 80023e0:	9b01      	ldr	r3, [sp, #4]
 80023e2:	4698      	mov	r8, r3
 80023e4:	9b02      	ldr	r3, [sp, #8]
 80023e6:	2b02      	cmp	r3, #2
 80023e8:	d100      	bne.n	80023ec <__aeabi_dmul+0x100>
 80023ea:	e1ca      	b.n	8002782 <__aeabi_dmul+0x496>
 80023ec:	2b03      	cmp	r3, #3
 80023ee:	d100      	bne.n	80023f2 <__aeabi_dmul+0x106>
 80023f0:	e192      	b.n	8002718 <__aeabi_dmul+0x42c>
 80023f2:	2b01      	cmp	r3, #1
 80023f4:	d110      	bne.n	8002418 <__aeabi_dmul+0x12c>
 80023f6:	2300      	movs	r3, #0
 80023f8:	2400      	movs	r4, #0
 80023fa:	2200      	movs	r2, #0
 80023fc:	e7d4      	b.n	80023a8 <__aeabi_dmul+0xbc>
 80023fe:	2201      	movs	r2, #1
 8002400:	087b      	lsrs	r3, r7, #1
 8002402:	403a      	ands	r2, r7
 8002404:	4313      	orrs	r3, r2
 8002406:	4652      	mov	r2, sl
 8002408:	07d2      	lsls	r2, r2, #31
 800240a:	4313      	orrs	r3, r2
 800240c:	4698      	mov	r8, r3
 800240e:	4653      	mov	r3, sl
 8002410:	085b      	lsrs	r3, r3, #1
 8002412:	469a      	mov	sl, r3
 8002414:	9b03      	ldr	r3, [sp, #12]
 8002416:	4699      	mov	r9, r3
 8002418:	465b      	mov	r3, fp
 800241a:	1c58      	adds	r0, r3, #1
 800241c:	2380      	movs	r3, #128	@ 0x80
 800241e:	00db      	lsls	r3, r3, #3
 8002420:	445b      	add	r3, fp
 8002422:	2b00      	cmp	r3, #0
 8002424:	dc00      	bgt.n	8002428 <__aeabi_dmul+0x13c>
 8002426:	e1b1      	b.n	800278c <__aeabi_dmul+0x4a0>
 8002428:	4642      	mov	r2, r8
 800242a:	0752      	lsls	r2, r2, #29
 800242c:	d00b      	beq.n	8002446 <__aeabi_dmul+0x15a>
 800242e:	220f      	movs	r2, #15
 8002430:	4641      	mov	r1, r8
 8002432:	400a      	ands	r2, r1
 8002434:	2a04      	cmp	r2, #4
 8002436:	d006      	beq.n	8002446 <__aeabi_dmul+0x15a>
 8002438:	4642      	mov	r2, r8
 800243a:	1d11      	adds	r1, r2, #4
 800243c:	4541      	cmp	r1, r8
 800243e:	4192      	sbcs	r2, r2
 8002440:	4688      	mov	r8, r1
 8002442:	4252      	negs	r2, r2
 8002444:	4492      	add	sl, r2
 8002446:	4652      	mov	r2, sl
 8002448:	01d2      	lsls	r2, r2, #7
 800244a:	d506      	bpl.n	800245a <__aeabi_dmul+0x16e>
 800244c:	4652      	mov	r2, sl
 800244e:	4b80      	ldr	r3, [pc, #512]	@ (8002650 <__aeabi_dmul+0x364>)
 8002450:	401a      	ands	r2, r3
 8002452:	2380      	movs	r3, #128	@ 0x80
 8002454:	4692      	mov	sl, r2
 8002456:	00db      	lsls	r3, r3, #3
 8002458:	18c3      	adds	r3, r0, r3
 800245a:	4a7e      	ldr	r2, [pc, #504]	@ (8002654 <__aeabi_dmul+0x368>)
 800245c:	4293      	cmp	r3, r2
 800245e:	dd00      	ble.n	8002462 <__aeabi_dmul+0x176>
 8002460:	e18f      	b.n	8002782 <__aeabi_dmul+0x496>
 8002462:	4642      	mov	r2, r8
 8002464:	08d1      	lsrs	r1, r2, #3
 8002466:	4652      	mov	r2, sl
 8002468:	0752      	lsls	r2, r2, #29
 800246a:	430a      	orrs	r2, r1
 800246c:	4651      	mov	r1, sl
 800246e:	055b      	lsls	r3, r3, #21
 8002470:	024c      	lsls	r4, r1, #9
 8002472:	0b24      	lsrs	r4, r4, #12
 8002474:	0d5b      	lsrs	r3, r3, #21
 8002476:	e797      	b.n	80023a8 <__aeabi_dmul+0xbc>
 8002478:	4b73      	ldr	r3, [pc, #460]	@ (8002648 <__aeabi_dmul+0x35c>)
 800247a:	4326      	orrs	r6, r4
 800247c:	469c      	mov	ip, r3
 800247e:	44e3      	add	fp, ip
 8002480:	2e00      	cmp	r6, #0
 8002482:	d100      	bne.n	8002486 <__aeabi_dmul+0x19a>
 8002484:	e16f      	b.n	8002766 <__aeabi_dmul+0x47a>
 8002486:	2303      	movs	r3, #3
 8002488:	4649      	mov	r1, r9
 800248a:	431d      	orrs	r5, r3
 800248c:	9b00      	ldr	r3, [sp, #0]
 800248e:	4059      	eors	r1, r3
 8002490:	b2cb      	uxtb	r3, r1
 8002492:	9303      	str	r3, [sp, #12]
 8002494:	2d0a      	cmp	r5, #10
 8002496:	dd00      	ble.n	800249a <__aeabi_dmul+0x1ae>
 8002498:	e133      	b.n	8002702 <__aeabi_dmul+0x416>
 800249a:	2301      	movs	r3, #1
 800249c:	40ab      	lsls	r3, r5
 800249e:	001d      	movs	r5, r3
 80024a0:	2303      	movs	r3, #3
 80024a2:	9302      	str	r3, [sp, #8]
 80024a4:	2288      	movs	r2, #136	@ 0x88
 80024a6:	422a      	tst	r2, r5
 80024a8:	d197      	bne.n	80023da <__aeabi_dmul+0xee>
 80024aa:	4642      	mov	r2, r8
 80024ac:	4643      	mov	r3, r8
 80024ae:	0412      	lsls	r2, r2, #16
 80024b0:	0c12      	lsrs	r2, r2, #16
 80024b2:	0016      	movs	r6, r2
 80024b4:	9801      	ldr	r0, [sp, #4]
 80024b6:	0c1d      	lsrs	r5, r3, #16
 80024b8:	0c03      	lsrs	r3, r0, #16
 80024ba:	0400      	lsls	r0, r0, #16
 80024bc:	0c00      	lsrs	r0, r0, #16
 80024be:	4346      	muls	r6, r0
 80024c0:	46b4      	mov	ip, r6
 80024c2:	001e      	movs	r6, r3
 80024c4:	436e      	muls	r6, r5
 80024c6:	9600      	str	r6, [sp, #0]
 80024c8:	0016      	movs	r6, r2
 80024ca:	0007      	movs	r7, r0
 80024cc:	435e      	muls	r6, r3
 80024ce:	4661      	mov	r1, ip
 80024d0:	46b0      	mov	r8, r6
 80024d2:	436f      	muls	r7, r5
 80024d4:	0c0e      	lsrs	r6, r1, #16
 80024d6:	44b8      	add	r8, r7
 80024d8:	4446      	add	r6, r8
 80024da:	42b7      	cmp	r7, r6
 80024dc:	d905      	bls.n	80024ea <__aeabi_dmul+0x1fe>
 80024de:	2180      	movs	r1, #128	@ 0x80
 80024e0:	0249      	lsls	r1, r1, #9
 80024e2:	4688      	mov	r8, r1
 80024e4:	9f00      	ldr	r7, [sp, #0]
 80024e6:	4447      	add	r7, r8
 80024e8:	9700      	str	r7, [sp, #0]
 80024ea:	4661      	mov	r1, ip
 80024ec:	0409      	lsls	r1, r1, #16
 80024ee:	0c09      	lsrs	r1, r1, #16
 80024f0:	0c37      	lsrs	r7, r6, #16
 80024f2:	0436      	lsls	r6, r6, #16
 80024f4:	468c      	mov	ip, r1
 80024f6:	0031      	movs	r1, r6
 80024f8:	4461      	add	r1, ip
 80024fa:	9101      	str	r1, [sp, #4]
 80024fc:	0011      	movs	r1, r2
 80024fe:	0c26      	lsrs	r6, r4, #16
 8002500:	0424      	lsls	r4, r4, #16
 8002502:	0c24      	lsrs	r4, r4, #16
 8002504:	4361      	muls	r1, r4
 8002506:	468c      	mov	ip, r1
 8002508:	0021      	movs	r1, r4
 800250a:	4369      	muls	r1, r5
 800250c:	4689      	mov	r9, r1
 800250e:	4661      	mov	r1, ip
 8002510:	0c09      	lsrs	r1, r1, #16
 8002512:	4688      	mov	r8, r1
 8002514:	4372      	muls	r2, r6
 8002516:	444a      	add	r2, r9
 8002518:	4442      	add	r2, r8
 800251a:	4375      	muls	r5, r6
 800251c:	4591      	cmp	r9, r2
 800251e:	d903      	bls.n	8002528 <__aeabi_dmul+0x23c>
 8002520:	2180      	movs	r1, #128	@ 0x80
 8002522:	0249      	lsls	r1, r1, #9
 8002524:	4688      	mov	r8, r1
 8002526:	4445      	add	r5, r8
 8002528:	0c11      	lsrs	r1, r2, #16
 800252a:	4688      	mov	r8, r1
 800252c:	4661      	mov	r1, ip
 800252e:	0409      	lsls	r1, r1, #16
 8002530:	0c09      	lsrs	r1, r1, #16
 8002532:	468c      	mov	ip, r1
 8002534:	0412      	lsls	r2, r2, #16
 8002536:	4462      	add	r2, ip
 8002538:	18b9      	adds	r1, r7, r2
 800253a:	9102      	str	r1, [sp, #8]
 800253c:	4651      	mov	r1, sl
 800253e:	0c09      	lsrs	r1, r1, #16
 8002540:	468c      	mov	ip, r1
 8002542:	4651      	mov	r1, sl
 8002544:	040f      	lsls	r7, r1, #16
 8002546:	0c3f      	lsrs	r7, r7, #16
 8002548:	0039      	movs	r1, r7
 800254a:	4341      	muls	r1, r0
 800254c:	4445      	add	r5, r8
 800254e:	4688      	mov	r8, r1
 8002550:	4661      	mov	r1, ip
 8002552:	4341      	muls	r1, r0
 8002554:	468a      	mov	sl, r1
 8002556:	4641      	mov	r1, r8
 8002558:	4660      	mov	r0, ip
 800255a:	0c09      	lsrs	r1, r1, #16
 800255c:	4689      	mov	r9, r1
 800255e:	4358      	muls	r0, r3
 8002560:	437b      	muls	r3, r7
 8002562:	4453      	add	r3, sl
 8002564:	444b      	add	r3, r9
 8002566:	459a      	cmp	sl, r3
 8002568:	d903      	bls.n	8002572 <__aeabi_dmul+0x286>
 800256a:	2180      	movs	r1, #128	@ 0x80
 800256c:	0249      	lsls	r1, r1, #9
 800256e:	4689      	mov	r9, r1
 8002570:	4448      	add	r0, r9
 8002572:	0c19      	lsrs	r1, r3, #16
 8002574:	4689      	mov	r9, r1
 8002576:	4641      	mov	r1, r8
 8002578:	0409      	lsls	r1, r1, #16
 800257a:	0c09      	lsrs	r1, r1, #16
 800257c:	4688      	mov	r8, r1
 800257e:	0039      	movs	r1, r7
 8002580:	4361      	muls	r1, r4
 8002582:	041b      	lsls	r3, r3, #16
 8002584:	4443      	add	r3, r8
 8002586:	4688      	mov	r8, r1
 8002588:	4661      	mov	r1, ip
 800258a:	434c      	muls	r4, r1
 800258c:	4371      	muls	r1, r6
 800258e:	468c      	mov	ip, r1
 8002590:	4641      	mov	r1, r8
 8002592:	4377      	muls	r7, r6
 8002594:	0c0e      	lsrs	r6, r1, #16
 8002596:	193f      	adds	r7, r7, r4
 8002598:	19f6      	adds	r6, r6, r7
 800259a:	4448      	add	r0, r9
 800259c:	42b4      	cmp	r4, r6
 800259e:	d903      	bls.n	80025a8 <__aeabi_dmul+0x2bc>
 80025a0:	2180      	movs	r1, #128	@ 0x80
 80025a2:	0249      	lsls	r1, r1, #9
 80025a4:	4689      	mov	r9, r1
 80025a6:	44cc      	add	ip, r9
 80025a8:	9902      	ldr	r1, [sp, #8]
 80025aa:	9f00      	ldr	r7, [sp, #0]
 80025ac:	4689      	mov	r9, r1
 80025ae:	0431      	lsls	r1, r6, #16
 80025b0:	444f      	add	r7, r9
 80025b2:	4689      	mov	r9, r1
 80025b4:	4641      	mov	r1, r8
 80025b6:	4297      	cmp	r7, r2
 80025b8:	4192      	sbcs	r2, r2
 80025ba:	040c      	lsls	r4, r1, #16
 80025bc:	0c24      	lsrs	r4, r4, #16
 80025be:	444c      	add	r4, r9
 80025c0:	18ff      	adds	r7, r7, r3
 80025c2:	4252      	negs	r2, r2
 80025c4:	1964      	adds	r4, r4, r5
 80025c6:	18a1      	adds	r1, r4, r2
 80025c8:	429f      	cmp	r7, r3
 80025ca:	419b      	sbcs	r3, r3
 80025cc:	4688      	mov	r8, r1
 80025ce:	4682      	mov	sl, r0
 80025d0:	425b      	negs	r3, r3
 80025d2:	4699      	mov	r9, r3
 80025d4:	4590      	cmp	r8, r2
 80025d6:	4192      	sbcs	r2, r2
 80025d8:	42ac      	cmp	r4, r5
 80025da:	41a4      	sbcs	r4, r4
 80025dc:	44c2      	add	sl, r8
 80025de:	44d1      	add	r9, sl
 80025e0:	4252      	negs	r2, r2
 80025e2:	4264      	negs	r4, r4
 80025e4:	4314      	orrs	r4, r2
 80025e6:	4599      	cmp	r9, r3
 80025e8:	419b      	sbcs	r3, r3
 80025ea:	4582      	cmp	sl, r0
 80025ec:	4192      	sbcs	r2, r2
 80025ee:	425b      	negs	r3, r3
 80025f0:	4252      	negs	r2, r2
 80025f2:	4313      	orrs	r3, r2
 80025f4:	464a      	mov	r2, r9
 80025f6:	0c36      	lsrs	r6, r6, #16
 80025f8:	19a4      	adds	r4, r4, r6
 80025fa:	18e3      	adds	r3, r4, r3
 80025fc:	4463      	add	r3, ip
 80025fe:	025b      	lsls	r3, r3, #9
 8002600:	0dd2      	lsrs	r2, r2, #23
 8002602:	431a      	orrs	r2, r3
 8002604:	9901      	ldr	r1, [sp, #4]
 8002606:	4692      	mov	sl, r2
 8002608:	027a      	lsls	r2, r7, #9
 800260a:	430a      	orrs	r2, r1
 800260c:	1e50      	subs	r0, r2, #1
 800260e:	4182      	sbcs	r2, r0
 8002610:	0dff      	lsrs	r7, r7, #23
 8002612:	4317      	orrs	r7, r2
 8002614:	464a      	mov	r2, r9
 8002616:	0252      	lsls	r2, r2, #9
 8002618:	4317      	orrs	r7, r2
 800261a:	46b8      	mov	r8, r7
 800261c:	01db      	lsls	r3, r3, #7
 800261e:	d500      	bpl.n	8002622 <__aeabi_dmul+0x336>
 8002620:	e6ed      	b.n	80023fe <__aeabi_dmul+0x112>
 8002622:	4b0d      	ldr	r3, [pc, #52]	@ (8002658 <__aeabi_dmul+0x36c>)
 8002624:	9a03      	ldr	r2, [sp, #12]
 8002626:	445b      	add	r3, fp
 8002628:	4691      	mov	r9, r2
 800262a:	2b00      	cmp	r3, #0
 800262c:	dc00      	bgt.n	8002630 <__aeabi_dmul+0x344>
 800262e:	e0ac      	b.n	800278a <__aeabi_dmul+0x49e>
 8002630:	003a      	movs	r2, r7
 8002632:	0752      	lsls	r2, r2, #29
 8002634:	d100      	bne.n	8002638 <__aeabi_dmul+0x34c>
 8002636:	e710      	b.n	800245a <__aeabi_dmul+0x16e>
 8002638:	220f      	movs	r2, #15
 800263a:	4658      	mov	r0, fp
 800263c:	403a      	ands	r2, r7
 800263e:	2a04      	cmp	r2, #4
 8002640:	d000      	beq.n	8002644 <__aeabi_dmul+0x358>
 8002642:	e6f9      	b.n	8002438 <__aeabi_dmul+0x14c>
 8002644:	e709      	b.n	800245a <__aeabi_dmul+0x16e>
 8002646:	46c0      	nop			@ (mov r8, r8)
 8002648:	000007ff 	.word	0x000007ff
 800264c:	fffffc01 	.word	0xfffffc01
 8002650:	feffffff 	.word	0xfeffffff
 8002654:	000007fe 	.word	0x000007fe
 8002658:	000003ff 	.word	0x000003ff
 800265c:	0022      	movs	r2, r4
 800265e:	4332      	orrs	r2, r6
 8002660:	d06f      	beq.n	8002742 <__aeabi_dmul+0x456>
 8002662:	2c00      	cmp	r4, #0
 8002664:	d100      	bne.n	8002668 <__aeabi_dmul+0x37c>
 8002666:	e0c2      	b.n	80027ee <__aeabi_dmul+0x502>
 8002668:	0020      	movs	r0, r4
 800266a:	f000 fe61 	bl	8003330 <__clzsi2>
 800266e:	0002      	movs	r2, r0
 8002670:	0003      	movs	r3, r0
 8002672:	3a0b      	subs	r2, #11
 8002674:	201d      	movs	r0, #29
 8002676:	1a82      	subs	r2, r0, r2
 8002678:	0030      	movs	r0, r6
 800267a:	0019      	movs	r1, r3
 800267c:	40d0      	lsrs	r0, r2
 800267e:	3908      	subs	r1, #8
 8002680:	408c      	lsls	r4, r1
 8002682:	0002      	movs	r2, r0
 8002684:	4322      	orrs	r2, r4
 8002686:	0034      	movs	r4, r6
 8002688:	408c      	lsls	r4, r1
 800268a:	4659      	mov	r1, fp
 800268c:	1acb      	subs	r3, r1, r3
 800268e:	4986      	ldr	r1, [pc, #536]	@ (80028a8 <__aeabi_dmul+0x5bc>)
 8002690:	468b      	mov	fp, r1
 8002692:	449b      	add	fp, r3
 8002694:	2d0a      	cmp	r5, #10
 8002696:	dd00      	ble.n	800269a <__aeabi_dmul+0x3ae>
 8002698:	e6a4      	b.n	80023e4 <__aeabi_dmul+0xf8>
 800269a:	4649      	mov	r1, r9
 800269c:	9b00      	ldr	r3, [sp, #0]
 800269e:	9401      	str	r4, [sp, #4]
 80026a0:	4059      	eors	r1, r3
 80026a2:	b2cb      	uxtb	r3, r1
 80026a4:	0014      	movs	r4, r2
 80026a6:	2000      	movs	r0, #0
 80026a8:	9303      	str	r3, [sp, #12]
 80026aa:	2d02      	cmp	r5, #2
 80026ac:	dd00      	ble.n	80026b0 <__aeabi_dmul+0x3c4>
 80026ae:	e667      	b.n	8002380 <__aeabi_dmul+0x94>
 80026b0:	e6fb      	b.n	80024aa <__aeabi_dmul+0x1be>
 80026b2:	4653      	mov	r3, sl
 80026b4:	4303      	orrs	r3, r0
 80026b6:	4698      	mov	r8, r3
 80026b8:	d03c      	beq.n	8002734 <__aeabi_dmul+0x448>
 80026ba:	4653      	mov	r3, sl
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d100      	bne.n	80026c2 <__aeabi_dmul+0x3d6>
 80026c0:	e0a3      	b.n	800280a <__aeabi_dmul+0x51e>
 80026c2:	4650      	mov	r0, sl
 80026c4:	f000 fe34 	bl	8003330 <__clzsi2>
 80026c8:	230b      	movs	r3, #11
 80026ca:	425b      	negs	r3, r3
 80026cc:	469c      	mov	ip, r3
 80026ce:	0002      	movs	r2, r0
 80026d0:	4484      	add	ip, r0
 80026d2:	0011      	movs	r1, r2
 80026d4:	4650      	mov	r0, sl
 80026d6:	3908      	subs	r1, #8
 80026d8:	4088      	lsls	r0, r1
 80026da:	231d      	movs	r3, #29
 80026dc:	4680      	mov	r8, r0
 80026de:	4660      	mov	r0, ip
 80026e0:	1a1b      	subs	r3, r3, r0
 80026e2:	0020      	movs	r0, r4
 80026e4:	40d8      	lsrs	r0, r3
 80026e6:	0003      	movs	r3, r0
 80026e8:	4640      	mov	r0, r8
 80026ea:	4303      	orrs	r3, r0
 80026ec:	469a      	mov	sl, r3
 80026ee:	0023      	movs	r3, r4
 80026f0:	408b      	lsls	r3, r1
 80026f2:	4698      	mov	r8, r3
 80026f4:	4b6c      	ldr	r3, [pc, #432]	@ (80028a8 <__aeabi_dmul+0x5bc>)
 80026f6:	2500      	movs	r5, #0
 80026f8:	1a9b      	subs	r3, r3, r2
 80026fa:	469b      	mov	fp, r3
 80026fc:	2300      	movs	r3, #0
 80026fe:	9302      	str	r3, [sp, #8]
 8002700:	e61a      	b.n	8002338 <__aeabi_dmul+0x4c>
 8002702:	2d0f      	cmp	r5, #15
 8002704:	d000      	beq.n	8002708 <__aeabi_dmul+0x41c>
 8002706:	e0c9      	b.n	800289c <__aeabi_dmul+0x5b0>
 8002708:	2380      	movs	r3, #128	@ 0x80
 800270a:	4652      	mov	r2, sl
 800270c:	031b      	lsls	r3, r3, #12
 800270e:	421a      	tst	r2, r3
 8002710:	d002      	beq.n	8002718 <__aeabi_dmul+0x42c>
 8002712:	421c      	tst	r4, r3
 8002714:	d100      	bne.n	8002718 <__aeabi_dmul+0x42c>
 8002716:	e092      	b.n	800283e <__aeabi_dmul+0x552>
 8002718:	2480      	movs	r4, #128	@ 0x80
 800271a:	4653      	mov	r3, sl
 800271c:	0324      	lsls	r4, r4, #12
 800271e:	431c      	orrs	r4, r3
 8002720:	0324      	lsls	r4, r4, #12
 8002722:	4642      	mov	r2, r8
 8002724:	0b24      	lsrs	r4, r4, #12
 8002726:	e63e      	b.n	80023a6 <__aeabi_dmul+0xba>
 8002728:	469b      	mov	fp, r3
 800272a:	2303      	movs	r3, #3
 800272c:	4680      	mov	r8, r0
 800272e:	250c      	movs	r5, #12
 8002730:	9302      	str	r3, [sp, #8]
 8002732:	e601      	b.n	8002338 <__aeabi_dmul+0x4c>
 8002734:	2300      	movs	r3, #0
 8002736:	469a      	mov	sl, r3
 8002738:	469b      	mov	fp, r3
 800273a:	3301      	adds	r3, #1
 800273c:	2504      	movs	r5, #4
 800273e:	9302      	str	r3, [sp, #8]
 8002740:	e5fa      	b.n	8002338 <__aeabi_dmul+0x4c>
 8002742:	2101      	movs	r1, #1
 8002744:	430d      	orrs	r5, r1
 8002746:	2d0a      	cmp	r5, #10
 8002748:	dd00      	ble.n	800274c <__aeabi_dmul+0x460>
 800274a:	e64b      	b.n	80023e4 <__aeabi_dmul+0xf8>
 800274c:	4649      	mov	r1, r9
 800274e:	9800      	ldr	r0, [sp, #0]
 8002750:	4041      	eors	r1, r0
 8002752:	b2c9      	uxtb	r1, r1
 8002754:	9103      	str	r1, [sp, #12]
 8002756:	2d02      	cmp	r5, #2
 8002758:	dc00      	bgt.n	800275c <__aeabi_dmul+0x470>
 800275a:	e096      	b.n	800288a <__aeabi_dmul+0x59e>
 800275c:	2300      	movs	r3, #0
 800275e:	2400      	movs	r4, #0
 8002760:	2001      	movs	r0, #1
 8002762:	9301      	str	r3, [sp, #4]
 8002764:	e60c      	b.n	8002380 <__aeabi_dmul+0x94>
 8002766:	4649      	mov	r1, r9
 8002768:	2302      	movs	r3, #2
 800276a:	9a00      	ldr	r2, [sp, #0]
 800276c:	432b      	orrs	r3, r5
 800276e:	4051      	eors	r1, r2
 8002770:	b2ca      	uxtb	r2, r1
 8002772:	9203      	str	r2, [sp, #12]
 8002774:	2b0a      	cmp	r3, #10
 8002776:	dd00      	ble.n	800277a <__aeabi_dmul+0x48e>
 8002778:	e634      	b.n	80023e4 <__aeabi_dmul+0xf8>
 800277a:	2d00      	cmp	r5, #0
 800277c:	d157      	bne.n	800282e <__aeabi_dmul+0x542>
 800277e:	9b03      	ldr	r3, [sp, #12]
 8002780:	4699      	mov	r9, r3
 8002782:	2400      	movs	r4, #0
 8002784:	2200      	movs	r2, #0
 8002786:	4b49      	ldr	r3, [pc, #292]	@ (80028ac <__aeabi_dmul+0x5c0>)
 8002788:	e60e      	b.n	80023a8 <__aeabi_dmul+0xbc>
 800278a:	4658      	mov	r0, fp
 800278c:	2101      	movs	r1, #1
 800278e:	1ac9      	subs	r1, r1, r3
 8002790:	2938      	cmp	r1, #56	@ 0x38
 8002792:	dd00      	ble.n	8002796 <__aeabi_dmul+0x4aa>
 8002794:	e62f      	b.n	80023f6 <__aeabi_dmul+0x10a>
 8002796:	291f      	cmp	r1, #31
 8002798:	dd56      	ble.n	8002848 <__aeabi_dmul+0x55c>
 800279a:	221f      	movs	r2, #31
 800279c:	4654      	mov	r4, sl
 800279e:	4252      	negs	r2, r2
 80027a0:	1ad3      	subs	r3, r2, r3
 80027a2:	40dc      	lsrs	r4, r3
 80027a4:	2920      	cmp	r1, #32
 80027a6:	d007      	beq.n	80027b8 <__aeabi_dmul+0x4cc>
 80027a8:	4b41      	ldr	r3, [pc, #260]	@ (80028b0 <__aeabi_dmul+0x5c4>)
 80027aa:	4642      	mov	r2, r8
 80027ac:	469c      	mov	ip, r3
 80027ae:	4653      	mov	r3, sl
 80027b0:	4460      	add	r0, ip
 80027b2:	4083      	lsls	r3, r0
 80027b4:	431a      	orrs	r2, r3
 80027b6:	4690      	mov	r8, r2
 80027b8:	4642      	mov	r2, r8
 80027ba:	2107      	movs	r1, #7
 80027bc:	1e53      	subs	r3, r2, #1
 80027be:	419a      	sbcs	r2, r3
 80027c0:	000b      	movs	r3, r1
 80027c2:	4322      	orrs	r2, r4
 80027c4:	4013      	ands	r3, r2
 80027c6:	2400      	movs	r4, #0
 80027c8:	4211      	tst	r1, r2
 80027ca:	d009      	beq.n	80027e0 <__aeabi_dmul+0x4f4>
 80027cc:	230f      	movs	r3, #15
 80027ce:	4013      	ands	r3, r2
 80027d0:	2b04      	cmp	r3, #4
 80027d2:	d05d      	beq.n	8002890 <__aeabi_dmul+0x5a4>
 80027d4:	1d11      	adds	r1, r2, #4
 80027d6:	4291      	cmp	r1, r2
 80027d8:	419b      	sbcs	r3, r3
 80027da:	000a      	movs	r2, r1
 80027dc:	425b      	negs	r3, r3
 80027de:	075b      	lsls	r3, r3, #29
 80027e0:	08d2      	lsrs	r2, r2, #3
 80027e2:	431a      	orrs	r2, r3
 80027e4:	2300      	movs	r3, #0
 80027e6:	e5df      	b.n	80023a8 <__aeabi_dmul+0xbc>
 80027e8:	9b03      	ldr	r3, [sp, #12]
 80027ea:	4699      	mov	r9, r3
 80027ec:	e5fa      	b.n	80023e4 <__aeabi_dmul+0xf8>
 80027ee:	9801      	ldr	r0, [sp, #4]
 80027f0:	f000 fd9e 	bl	8003330 <__clzsi2>
 80027f4:	0002      	movs	r2, r0
 80027f6:	0003      	movs	r3, r0
 80027f8:	3215      	adds	r2, #21
 80027fa:	3320      	adds	r3, #32
 80027fc:	2a1c      	cmp	r2, #28
 80027fe:	dc00      	bgt.n	8002802 <__aeabi_dmul+0x516>
 8002800:	e738      	b.n	8002674 <__aeabi_dmul+0x388>
 8002802:	9a01      	ldr	r2, [sp, #4]
 8002804:	3808      	subs	r0, #8
 8002806:	4082      	lsls	r2, r0
 8002808:	e73f      	b.n	800268a <__aeabi_dmul+0x39e>
 800280a:	f000 fd91 	bl	8003330 <__clzsi2>
 800280e:	2315      	movs	r3, #21
 8002810:	469c      	mov	ip, r3
 8002812:	4484      	add	ip, r0
 8002814:	0002      	movs	r2, r0
 8002816:	4663      	mov	r3, ip
 8002818:	3220      	adds	r2, #32
 800281a:	2b1c      	cmp	r3, #28
 800281c:	dc00      	bgt.n	8002820 <__aeabi_dmul+0x534>
 800281e:	e758      	b.n	80026d2 <__aeabi_dmul+0x3e6>
 8002820:	2300      	movs	r3, #0
 8002822:	4698      	mov	r8, r3
 8002824:	0023      	movs	r3, r4
 8002826:	3808      	subs	r0, #8
 8002828:	4083      	lsls	r3, r0
 800282a:	469a      	mov	sl, r3
 800282c:	e762      	b.n	80026f4 <__aeabi_dmul+0x408>
 800282e:	001d      	movs	r5, r3
 8002830:	2300      	movs	r3, #0
 8002832:	2400      	movs	r4, #0
 8002834:	2002      	movs	r0, #2
 8002836:	9301      	str	r3, [sp, #4]
 8002838:	e5a2      	b.n	8002380 <__aeabi_dmul+0x94>
 800283a:	9002      	str	r0, [sp, #8]
 800283c:	e632      	b.n	80024a4 <__aeabi_dmul+0x1b8>
 800283e:	431c      	orrs	r4, r3
 8002840:	9b00      	ldr	r3, [sp, #0]
 8002842:	9a01      	ldr	r2, [sp, #4]
 8002844:	4699      	mov	r9, r3
 8002846:	e5ae      	b.n	80023a6 <__aeabi_dmul+0xba>
 8002848:	4b1a      	ldr	r3, [pc, #104]	@ (80028b4 <__aeabi_dmul+0x5c8>)
 800284a:	4652      	mov	r2, sl
 800284c:	18c3      	adds	r3, r0, r3
 800284e:	4640      	mov	r0, r8
 8002850:	409a      	lsls	r2, r3
 8002852:	40c8      	lsrs	r0, r1
 8002854:	4302      	orrs	r2, r0
 8002856:	4640      	mov	r0, r8
 8002858:	4098      	lsls	r0, r3
 800285a:	0003      	movs	r3, r0
 800285c:	1e58      	subs	r0, r3, #1
 800285e:	4183      	sbcs	r3, r0
 8002860:	4654      	mov	r4, sl
 8002862:	431a      	orrs	r2, r3
 8002864:	40cc      	lsrs	r4, r1
 8002866:	0753      	lsls	r3, r2, #29
 8002868:	d009      	beq.n	800287e <__aeabi_dmul+0x592>
 800286a:	230f      	movs	r3, #15
 800286c:	4013      	ands	r3, r2
 800286e:	2b04      	cmp	r3, #4
 8002870:	d005      	beq.n	800287e <__aeabi_dmul+0x592>
 8002872:	1d13      	adds	r3, r2, #4
 8002874:	4293      	cmp	r3, r2
 8002876:	4192      	sbcs	r2, r2
 8002878:	4252      	negs	r2, r2
 800287a:	18a4      	adds	r4, r4, r2
 800287c:	001a      	movs	r2, r3
 800287e:	0223      	lsls	r3, r4, #8
 8002880:	d508      	bpl.n	8002894 <__aeabi_dmul+0x5a8>
 8002882:	2301      	movs	r3, #1
 8002884:	2400      	movs	r4, #0
 8002886:	2200      	movs	r2, #0
 8002888:	e58e      	b.n	80023a8 <__aeabi_dmul+0xbc>
 800288a:	4689      	mov	r9, r1
 800288c:	2400      	movs	r4, #0
 800288e:	e58b      	b.n	80023a8 <__aeabi_dmul+0xbc>
 8002890:	2300      	movs	r3, #0
 8002892:	e7a5      	b.n	80027e0 <__aeabi_dmul+0x4f4>
 8002894:	0763      	lsls	r3, r4, #29
 8002896:	0264      	lsls	r4, r4, #9
 8002898:	0b24      	lsrs	r4, r4, #12
 800289a:	e7a1      	b.n	80027e0 <__aeabi_dmul+0x4f4>
 800289c:	9b00      	ldr	r3, [sp, #0]
 800289e:	46a2      	mov	sl, r4
 80028a0:	4699      	mov	r9, r3
 80028a2:	9b01      	ldr	r3, [sp, #4]
 80028a4:	4698      	mov	r8, r3
 80028a6:	e737      	b.n	8002718 <__aeabi_dmul+0x42c>
 80028a8:	fffffc0d 	.word	0xfffffc0d
 80028ac:	000007ff 	.word	0x000007ff
 80028b0:	0000043e 	.word	0x0000043e
 80028b4:	0000041e 	.word	0x0000041e

080028b8 <__aeabi_dsub>:
 80028b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028ba:	4657      	mov	r7, sl
 80028bc:	464e      	mov	r6, r9
 80028be:	4645      	mov	r5, r8
 80028c0:	46de      	mov	lr, fp
 80028c2:	b5e0      	push	{r5, r6, r7, lr}
 80028c4:	b083      	sub	sp, #12
 80028c6:	9000      	str	r0, [sp, #0]
 80028c8:	9101      	str	r1, [sp, #4]
 80028ca:	030c      	lsls	r4, r1, #12
 80028cc:	004d      	lsls	r5, r1, #1
 80028ce:	0fce      	lsrs	r6, r1, #31
 80028d0:	0a61      	lsrs	r1, r4, #9
 80028d2:	9c00      	ldr	r4, [sp, #0]
 80028d4:	005f      	lsls	r7, r3, #1
 80028d6:	0f64      	lsrs	r4, r4, #29
 80028d8:	430c      	orrs	r4, r1
 80028da:	9900      	ldr	r1, [sp, #0]
 80028dc:	9200      	str	r2, [sp, #0]
 80028de:	9301      	str	r3, [sp, #4]
 80028e0:	00c8      	lsls	r0, r1, #3
 80028e2:	0319      	lsls	r1, r3, #12
 80028e4:	0d7b      	lsrs	r3, r7, #21
 80028e6:	4699      	mov	r9, r3
 80028e8:	9b01      	ldr	r3, [sp, #4]
 80028ea:	4fcc      	ldr	r7, [pc, #816]	@ (8002c1c <__aeabi_dsub+0x364>)
 80028ec:	0fdb      	lsrs	r3, r3, #31
 80028ee:	469c      	mov	ip, r3
 80028f0:	0a4b      	lsrs	r3, r1, #9
 80028f2:	9900      	ldr	r1, [sp, #0]
 80028f4:	4680      	mov	r8, r0
 80028f6:	0f49      	lsrs	r1, r1, #29
 80028f8:	4319      	orrs	r1, r3
 80028fa:	9b00      	ldr	r3, [sp, #0]
 80028fc:	468b      	mov	fp, r1
 80028fe:	00da      	lsls	r2, r3, #3
 8002900:	4692      	mov	sl, r2
 8002902:	0d6d      	lsrs	r5, r5, #21
 8002904:	45b9      	cmp	r9, r7
 8002906:	d100      	bne.n	800290a <__aeabi_dsub+0x52>
 8002908:	e0bf      	b.n	8002a8a <__aeabi_dsub+0x1d2>
 800290a:	2301      	movs	r3, #1
 800290c:	4661      	mov	r1, ip
 800290e:	4059      	eors	r1, r3
 8002910:	464b      	mov	r3, r9
 8002912:	468c      	mov	ip, r1
 8002914:	1aeb      	subs	r3, r5, r3
 8002916:	428e      	cmp	r6, r1
 8002918:	d075      	beq.n	8002a06 <__aeabi_dsub+0x14e>
 800291a:	2b00      	cmp	r3, #0
 800291c:	dc00      	bgt.n	8002920 <__aeabi_dsub+0x68>
 800291e:	e2a3      	b.n	8002e68 <__aeabi_dsub+0x5b0>
 8002920:	4649      	mov	r1, r9
 8002922:	2900      	cmp	r1, #0
 8002924:	d100      	bne.n	8002928 <__aeabi_dsub+0x70>
 8002926:	e0ce      	b.n	8002ac6 <__aeabi_dsub+0x20e>
 8002928:	42bd      	cmp	r5, r7
 800292a:	d100      	bne.n	800292e <__aeabi_dsub+0x76>
 800292c:	e200      	b.n	8002d30 <__aeabi_dsub+0x478>
 800292e:	2701      	movs	r7, #1
 8002930:	2b38      	cmp	r3, #56	@ 0x38
 8002932:	dc19      	bgt.n	8002968 <__aeabi_dsub+0xb0>
 8002934:	2780      	movs	r7, #128	@ 0x80
 8002936:	4659      	mov	r1, fp
 8002938:	043f      	lsls	r7, r7, #16
 800293a:	4339      	orrs	r1, r7
 800293c:	468b      	mov	fp, r1
 800293e:	2b1f      	cmp	r3, #31
 8002940:	dd00      	ble.n	8002944 <__aeabi_dsub+0x8c>
 8002942:	e1fa      	b.n	8002d3a <__aeabi_dsub+0x482>
 8002944:	2720      	movs	r7, #32
 8002946:	1af9      	subs	r1, r7, r3
 8002948:	468c      	mov	ip, r1
 800294a:	4659      	mov	r1, fp
 800294c:	4667      	mov	r7, ip
 800294e:	40b9      	lsls	r1, r7
 8002950:	000f      	movs	r7, r1
 8002952:	0011      	movs	r1, r2
 8002954:	40d9      	lsrs	r1, r3
 8002956:	430f      	orrs	r7, r1
 8002958:	4661      	mov	r1, ip
 800295a:	408a      	lsls	r2, r1
 800295c:	1e51      	subs	r1, r2, #1
 800295e:	418a      	sbcs	r2, r1
 8002960:	4659      	mov	r1, fp
 8002962:	40d9      	lsrs	r1, r3
 8002964:	4317      	orrs	r7, r2
 8002966:	1a64      	subs	r4, r4, r1
 8002968:	1bc7      	subs	r7, r0, r7
 800296a:	42b8      	cmp	r0, r7
 800296c:	4180      	sbcs	r0, r0
 800296e:	4240      	negs	r0, r0
 8002970:	1a24      	subs	r4, r4, r0
 8002972:	0223      	lsls	r3, r4, #8
 8002974:	d400      	bmi.n	8002978 <__aeabi_dsub+0xc0>
 8002976:	e140      	b.n	8002bfa <__aeabi_dsub+0x342>
 8002978:	0264      	lsls	r4, r4, #9
 800297a:	0a64      	lsrs	r4, r4, #9
 800297c:	2c00      	cmp	r4, #0
 800297e:	d100      	bne.n	8002982 <__aeabi_dsub+0xca>
 8002980:	e154      	b.n	8002c2c <__aeabi_dsub+0x374>
 8002982:	0020      	movs	r0, r4
 8002984:	f000 fcd4 	bl	8003330 <__clzsi2>
 8002988:	0003      	movs	r3, r0
 800298a:	3b08      	subs	r3, #8
 800298c:	2120      	movs	r1, #32
 800298e:	0038      	movs	r0, r7
 8002990:	1aca      	subs	r2, r1, r3
 8002992:	40d0      	lsrs	r0, r2
 8002994:	409c      	lsls	r4, r3
 8002996:	0002      	movs	r2, r0
 8002998:	409f      	lsls	r7, r3
 800299a:	4322      	orrs	r2, r4
 800299c:	429d      	cmp	r5, r3
 800299e:	dd00      	ble.n	80029a2 <__aeabi_dsub+0xea>
 80029a0:	e1a6      	b.n	8002cf0 <__aeabi_dsub+0x438>
 80029a2:	1b58      	subs	r0, r3, r5
 80029a4:	3001      	adds	r0, #1
 80029a6:	1a09      	subs	r1, r1, r0
 80029a8:	003c      	movs	r4, r7
 80029aa:	408f      	lsls	r7, r1
 80029ac:	40c4      	lsrs	r4, r0
 80029ae:	1e7b      	subs	r3, r7, #1
 80029b0:	419f      	sbcs	r7, r3
 80029b2:	0013      	movs	r3, r2
 80029b4:	408b      	lsls	r3, r1
 80029b6:	4327      	orrs	r7, r4
 80029b8:	431f      	orrs	r7, r3
 80029ba:	40c2      	lsrs	r2, r0
 80029bc:	003b      	movs	r3, r7
 80029be:	0014      	movs	r4, r2
 80029c0:	2500      	movs	r5, #0
 80029c2:	4313      	orrs	r3, r2
 80029c4:	d100      	bne.n	80029c8 <__aeabi_dsub+0x110>
 80029c6:	e1f7      	b.n	8002db8 <__aeabi_dsub+0x500>
 80029c8:	077b      	lsls	r3, r7, #29
 80029ca:	d100      	bne.n	80029ce <__aeabi_dsub+0x116>
 80029cc:	e377      	b.n	80030be <__aeabi_dsub+0x806>
 80029ce:	230f      	movs	r3, #15
 80029d0:	0038      	movs	r0, r7
 80029d2:	403b      	ands	r3, r7
 80029d4:	2b04      	cmp	r3, #4
 80029d6:	d004      	beq.n	80029e2 <__aeabi_dsub+0x12a>
 80029d8:	1d38      	adds	r0, r7, #4
 80029da:	42b8      	cmp	r0, r7
 80029dc:	41bf      	sbcs	r7, r7
 80029de:	427f      	negs	r7, r7
 80029e0:	19e4      	adds	r4, r4, r7
 80029e2:	0223      	lsls	r3, r4, #8
 80029e4:	d400      	bmi.n	80029e8 <__aeabi_dsub+0x130>
 80029e6:	e368      	b.n	80030ba <__aeabi_dsub+0x802>
 80029e8:	4b8c      	ldr	r3, [pc, #560]	@ (8002c1c <__aeabi_dsub+0x364>)
 80029ea:	3501      	adds	r5, #1
 80029ec:	429d      	cmp	r5, r3
 80029ee:	d100      	bne.n	80029f2 <__aeabi_dsub+0x13a>
 80029f0:	e0f4      	b.n	8002bdc <__aeabi_dsub+0x324>
 80029f2:	4b8b      	ldr	r3, [pc, #556]	@ (8002c20 <__aeabi_dsub+0x368>)
 80029f4:	056d      	lsls	r5, r5, #21
 80029f6:	401c      	ands	r4, r3
 80029f8:	0d6d      	lsrs	r5, r5, #21
 80029fa:	0767      	lsls	r7, r4, #29
 80029fc:	08c0      	lsrs	r0, r0, #3
 80029fe:	0264      	lsls	r4, r4, #9
 8002a00:	4307      	orrs	r7, r0
 8002a02:	0b24      	lsrs	r4, r4, #12
 8002a04:	e0ec      	b.n	8002be0 <__aeabi_dsub+0x328>
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	dc00      	bgt.n	8002a0c <__aeabi_dsub+0x154>
 8002a0a:	e329      	b.n	8003060 <__aeabi_dsub+0x7a8>
 8002a0c:	4649      	mov	r1, r9
 8002a0e:	2900      	cmp	r1, #0
 8002a10:	d000      	beq.n	8002a14 <__aeabi_dsub+0x15c>
 8002a12:	e0d6      	b.n	8002bc2 <__aeabi_dsub+0x30a>
 8002a14:	4659      	mov	r1, fp
 8002a16:	4311      	orrs	r1, r2
 8002a18:	d100      	bne.n	8002a1c <__aeabi_dsub+0x164>
 8002a1a:	e12e      	b.n	8002c7a <__aeabi_dsub+0x3c2>
 8002a1c:	1e59      	subs	r1, r3, #1
 8002a1e:	2b01      	cmp	r3, #1
 8002a20:	d100      	bne.n	8002a24 <__aeabi_dsub+0x16c>
 8002a22:	e1e6      	b.n	8002df2 <__aeabi_dsub+0x53a>
 8002a24:	42bb      	cmp	r3, r7
 8002a26:	d100      	bne.n	8002a2a <__aeabi_dsub+0x172>
 8002a28:	e182      	b.n	8002d30 <__aeabi_dsub+0x478>
 8002a2a:	2701      	movs	r7, #1
 8002a2c:	000b      	movs	r3, r1
 8002a2e:	2938      	cmp	r1, #56	@ 0x38
 8002a30:	dc14      	bgt.n	8002a5c <__aeabi_dsub+0x1a4>
 8002a32:	2b1f      	cmp	r3, #31
 8002a34:	dd00      	ble.n	8002a38 <__aeabi_dsub+0x180>
 8002a36:	e23c      	b.n	8002eb2 <__aeabi_dsub+0x5fa>
 8002a38:	2720      	movs	r7, #32
 8002a3a:	1af9      	subs	r1, r7, r3
 8002a3c:	468c      	mov	ip, r1
 8002a3e:	4659      	mov	r1, fp
 8002a40:	4667      	mov	r7, ip
 8002a42:	40b9      	lsls	r1, r7
 8002a44:	000f      	movs	r7, r1
 8002a46:	0011      	movs	r1, r2
 8002a48:	40d9      	lsrs	r1, r3
 8002a4a:	430f      	orrs	r7, r1
 8002a4c:	4661      	mov	r1, ip
 8002a4e:	408a      	lsls	r2, r1
 8002a50:	1e51      	subs	r1, r2, #1
 8002a52:	418a      	sbcs	r2, r1
 8002a54:	4659      	mov	r1, fp
 8002a56:	40d9      	lsrs	r1, r3
 8002a58:	4317      	orrs	r7, r2
 8002a5a:	1864      	adds	r4, r4, r1
 8002a5c:	183f      	adds	r7, r7, r0
 8002a5e:	4287      	cmp	r7, r0
 8002a60:	4180      	sbcs	r0, r0
 8002a62:	4240      	negs	r0, r0
 8002a64:	1824      	adds	r4, r4, r0
 8002a66:	0223      	lsls	r3, r4, #8
 8002a68:	d400      	bmi.n	8002a6c <__aeabi_dsub+0x1b4>
 8002a6a:	e0c6      	b.n	8002bfa <__aeabi_dsub+0x342>
 8002a6c:	4b6b      	ldr	r3, [pc, #428]	@ (8002c1c <__aeabi_dsub+0x364>)
 8002a6e:	3501      	adds	r5, #1
 8002a70:	429d      	cmp	r5, r3
 8002a72:	d100      	bne.n	8002a76 <__aeabi_dsub+0x1be>
 8002a74:	e0b2      	b.n	8002bdc <__aeabi_dsub+0x324>
 8002a76:	2101      	movs	r1, #1
 8002a78:	4b69      	ldr	r3, [pc, #420]	@ (8002c20 <__aeabi_dsub+0x368>)
 8002a7a:	087a      	lsrs	r2, r7, #1
 8002a7c:	401c      	ands	r4, r3
 8002a7e:	4039      	ands	r1, r7
 8002a80:	430a      	orrs	r2, r1
 8002a82:	07e7      	lsls	r7, r4, #31
 8002a84:	4317      	orrs	r7, r2
 8002a86:	0864      	lsrs	r4, r4, #1
 8002a88:	e79e      	b.n	80029c8 <__aeabi_dsub+0x110>
 8002a8a:	4b66      	ldr	r3, [pc, #408]	@ (8002c24 <__aeabi_dsub+0x36c>)
 8002a8c:	4311      	orrs	r1, r2
 8002a8e:	468a      	mov	sl, r1
 8002a90:	18eb      	adds	r3, r5, r3
 8002a92:	2900      	cmp	r1, #0
 8002a94:	d028      	beq.n	8002ae8 <__aeabi_dsub+0x230>
 8002a96:	4566      	cmp	r6, ip
 8002a98:	d02c      	beq.n	8002af4 <__aeabi_dsub+0x23c>
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d05b      	beq.n	8002b56 <__aeabi_dsub+0x29e>
 8002a9e:	2d00      	cmp	r5, #0
 8002aa0:	d100      	bne.n	8002aa4 <__aeabi_dsub+0x1ec>
 8002aa2:	e12c      	b.n	8002cfe <__aeabi_dsub+0x446>
 8002aa4:	465b      	mov	r3, fp
 8002aa6:	4666      	mov	r6, ip
 8002aa8:	075f      	lsls	r7, r3, #29
 8002aaa:	08d2      	lsrs	r2, r2, #3
 8002aac:	4317      	orrs	r7, r2
 8002aae:	08dd      	lsrs	r5, r3, #3
 8002ab0:	003b      	movs	r3, r7
 8002ab2:	432b      	orrs	r3, r5
 8002ab4:	d100      	bne.n	8002ab8 <__aeabi_dsub+0x200>
 8002ab6:	e0e2      	b.n	8002c7e <__aeabi_dsub+0x3c6>
 8002ab8:	2480      	movs	r4, #128	@ 0x80
 8002aba:	0324      	lsls	r4, r4, #12
 8002abc:	432c      	orrs	r4, r5
 8002abe:	0324      	lsls	r4, r4, #12
 8002ac0:	4d56      	ldr	r5, [pc, #344]	@ (8002c1c <__aeabi_dsub+0x364>)
 8002ac2:	0b24      	lsrs	r4, r4, #12
 8002ac4:	e08c      	b.n	8002be0 <__aeabi_dsub+0x328>
 8002ac6:	4659      	mov	r1, fp
 8002ac8:	4311      	orrs	r1, r2
 8002aca:	d100      	bne.n	8002ace <__aeabi_dsub+0x216>
 8002acc:	e0d5      	b.n	8002c7a <__aeabi_dsub+0x3c2>
 8002ace:	1e59      	subs	r1, r3, #1
 8002ad0:	2b01      	cmp	r3, #1
 8002ad2:	d100      	bne.n	8002ad6 <__aeabi_dsub+0x21e>
 8002ad4:	e1b9      	b.n	8002e4a <__aeabi_dsub+0x592>
 8002ad6:	42bb      	cmp	r3, r7
 8002ad8:	d100      	bne.n	8002adc <__aeabi_dsub+0x224>
 8002ada:	e1b1      	b.n	8002e40 <__aeabi_dsub+0x588>
 8002adc:	2701      	movs	r7, #1
 8002ade:	000b      	movs	r3, r1
 8002ae0:	2938      	cmp	r1, #56	@ 0x38
 8002ae2:	dd00      	ble.n	8002ae6 <__aeabi_dsub+0x22e>
 8002ae4:	e740      	b.n	8002968 <__aeabi_dsub+0xb0>
 8002ae6:	e72a      	b.n	800293e <__aeabi_dsub+0x86>
 8002ae8:	4661      	mov	r1, ip
 8002aea:	2701      	movs	r7, #1
 8002aec:	4079      	eors	r1, r7
 8002aee:	468c      	mov	ip, r1
 8002af0:	4566      	cmp	r6, ip
 8002af2:	d1d2      	bne.n	8002a9a <__aeabi_dsub+0x1e2>
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d100      	bne.n	8002afa <__aeabi_dsub+0x242>
 8002af8:	e0c5      	b.n	8002c86 <__aeabi_dsub+0x3ce>
 8002afa:	2d00      	cmp	r5, #0
 8002afc:	d000      	beq.n	8002b00 <__aeabi_dsub+0x248>
 8002afe:	e155      	b.n	8002dac <__aeabi_dsub+0x4f4>
 8002b00:	464b      	mov	r3, r9
 8002b02:	0025      	movs	r5, r4
 8002b04:	4305      	orrs	r5, r0
 8002b06:	d100      	bne.n	8002b0a <__aeabi_dsub+0x252>
 8002b08:	e212      	b.n	8002f30 <__aeabi_dsub+0x678>
 8002b0a:	1e59      	subs	r1, r3, #1
 8002b0c:	468c      	mov	ip, r1
 8002b0e:	2b01      	cmp	r3, #1
 8002b10:	d100      	bne.n	8002b14 <__aeabi_dsub+0x25c>
 8002b12:	e249      	b.n	8002fa8 <__aeabi_dsub+0x6f0>
 8002b14:	4d41      	ldr	r5, [pc, #260]	@ (8002c1c <__aeabi_dsub+0x364>)
 8002b16:	42ab      	cmp	r3, r5
 8002b18:	d100      	bne.n	8002b1c <__aeabi_dsub+0x264>
 8002b1a:	e28f      	b.n	800303c <__aeabi_dsub+0x784>
 8002b1c:	2701      	movs	r7, #1
 8002b1e:	2938      	cmp	r1, #56	@ 0x38
 8002b20:	dc11      	bgt.n	8002b46 <__aeabi_dsub+0x28e>
 8002b22:	4663      	mov	r3, ip
 8002b24:	2b1f      	cmp	r3, #31
 8002b26:	dd00      	ble.n	8002b2a <__aeabi_dsub+0x272>
 8002b28:	e25b      	b.n	8002fe2 <__aeabi_dsub+0x72a>
 8002b2a:	4661      	mov	r1, ip
 8002b2c:	2320      	movs	r3, #32
 8002b2e:	0027      	movs	r7, r4
 8002b30:	1a5b      	subs	r3, r3, r1
 8002b32:	0005      	movs	r5, r0
 8002b34:	4098      	lsls	r0, r3
 8002b36:	409f      	lsls	r7, r3
 8002b38:	40cd      	lsrs	r5, r1
 8002b3a:	1e43      	subs	r3, r0, #1
 8002b3c:	4198      	sbcs	r0, r3
 8002b3e:	40cc      	lsrs	r4, r1
 8002b40:	432f      	orrs	r7, r5
 8002b42:	4307      	orrs	r7, r0
 8002b44:	44a3      	add	fp, r4
 8002b46:	18bf      	adds	r7, r7, r2
 8002b48:	4297      	cmp	r7, r2
 8002b4a:	4192      	sbcs	r2, r2
 8002b4c:	4252      	negs	r2, r2
 8002b4e:	445a      	add	r2, fp
 8002b50:	0014      	movs	r4, r2
 8002b52:	464d      	mov	r5, r9
 8002b54:	e787      	b.n	8002a66 <__aeabi_dsub+0x1ae>
 8002b56:	4f34      	ldr	r7, [pc, #208]	@ (8002c28 <__aeabi_dsub+0x370>)
 8002b58:	1c6b      	adds	r3, r5, #1
 8002b5a:	423b      	tst	r3, r7
 8002b5c:	d000      	beq.n	8002b60 <__aeabi_dsub+0x2a8>
 8002b5e:	e0b6      	b.n	8002cce <__aeabi_dsub+0x416>
 8002b60:	4659      	mov	r1, fp
 8002b62:	0023      	movs	r3, r4
 8002b64:	4311      	orrs	r1, r2
 8002b66:	000f      	movs	r7, r1
 8002b68:	4303      	orrs	r3, r0
 8002b6a:	2d00      	cmp	r5, #0
 8002b6c:	d000      	beq.n	8002b70 <__aeabi_dsub+0x2b8>
 8002b6e:	e126      	b.n	8002dbe <__aeabi_dsub+0x506>
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d100      	bne.n	8002b76 <__aeabi_dsub+0x2be>
 8002b74:	e1c0      	b.n	8002ef8 <__aeabi_dsub+0x640>
 8002b76:	2900      	cmp	r1, #0
 8002b78:	d100      	bne.n	8002b7c <__aeabi_dsub+0x2c4>
 8002b7a:	e0a1      	b.n	8002cc0 <__aeabi_dsub+0x408>
 8002b7c:	1a83      	subs	r3, r0, r2
 8002b7e:	4698      	mov	r8, r3
 8002b80:	465b      	mov	r3, fp
 8002b82:	4540      	cmp	r0, r8
 8002b84:	41ad      	sbcs	r5, r5
 8002b86:	1ae3      	subs	r3, r4, r3
 8002b88:	426d      	negs	r5, r5
 8002b8a:	1b5b      	subs	r3, r3, r5
 8002b8c:	2580      	movs	r5, #128	@ 0x80
 8002b8e:	042d      	lsls	r5, r5, #16
 8002b90:	422b      	tst	r3, r5
 8002b92:	d100      	bne.n	8002b96 <__aeabi_dsub+0x2de>
 8002b94:	e14b      	b.n	8002e2e <__aeabi_dsub+0x576>
 8002b96:	465b      	mov	r3, fp
 8002b98:	1a10      	subs	r0, r2, r0
 8002b9a:	4282      	cmp	r2, r0
 8002b9c:	4192      	sbcs	r2, r2
 8002b9e:	1b1c      	subs	r4, r3, r4
 8002ba0:	0007      	movs	r7, r0
 8002ba2:	2601      	movs	r6, #1
 8002ba4:	4663      	mov	r3, ip
 8002ba6:	4252      	negs	r2, r2
 8002ba8:	1aa4      	subs	r4, r4, r2
 8002baa:	4327      	orrs	r7, r4
 8002bac:	401e      	ands	r6, r3
 8002bae:	2f00      	cmp	r7, #0
 8002bb0:	d100      	bne.n	8002bb4 <__aeabi_dsub+0x2fc>
 8002bb2:	e142      	b.n	8002e3a <__aeabi_dsub+0x582>
 8002bb4:	422c      	tst	r4, r5
 8002bb6:	d100      	bne.n	8002bba <__aeabi_dsub+0x302>
 8002bb8:	e26d      	b.n	8003096 <__aeabi_dsub+0x7de>
 8002bba:	4b19      	ldr	r3, [pc, #100]	@ (8002c20 <__aeabi_dsub+0x368>)
 8002bbc:	2501      	movs	r5, #1
 8002bbe:	401c      	ands	r4, r3
 8002bc0:	e71b      	b.n	80029fa <__aeabi_dsub+0x142>
 8002bc2:	42bd      	cmp	r5, r7
 8002bc4:	d100      	bne.n	8002bc8 <__aeabi_dsub+0x310>
 8002bc6:	e13b      	b.n	8002e40 <__aeabi_dsub+0x588>
 8002bc8:	2701      	movs	r7, #1
 8002bca:	2b38      	cmp	r3, #56	@ 0x38
 8002bcc:	dd00      	ble.n	8002bd0 <__aeabi_dsub+0x318>
 8002bce:	e745      	b.n	8002a5c <__aeabi_dsub+0x1a4>
 8002bd0:	2780      	movs	r7, #128	@ 0x80
 8002bd2:	4659      	mov	r1, fp
 8002bd4:	043f      	lsls	r7, r7, #16
 8002bd6:	4339      	orrs	r1, r7
 8002bd8:	468b      	mov	fp, r1
 8002bda:	e72a      	b.n	8002a32 <__aeabi_dsub+0x17a>
 8002bdc:	2400      	movs	r4, #0
 8002bde:	2700      	movs	r7, #0
 8002be0:	052d      	lsls	r5, r5, #20
 8002be2:	4325      	orrs	r5, r4
 8002be4:	07f6      	lsls	r6, r6, #31
 8002be6:	4335      	orrs	r5, r6
 8002be8:	0038      	movs	r0, r7
 8002bea:	0029      	movs	r1, r5
 8002bec:	b003      	add	sp, #12
 8002bee:	bcf0      	pop	{r4, r5, r6, r7}
 8002bf0:	46bb      	mov	fp, r7
 8002bf2:	46b2      	mov	sl, r6
 8002bf4:	46a9      	mov	r9, r5
 8002bf6:	46a0      	mov	r8, r4
 8002bf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002bfa:	077b      	lsls	r3, r7, #29
 8002bfc:	d004      	beq.n	8002c08 <__aeabi_dsub+0x350>
 8002bfe:	230f      	movs	r3, #15
 8002c00:	403b      	ands	r3, r7
 8002c02:	2b04      	cmp	r3, #4
 8002c04:	d000      	beq.n	8002c08 <__aeabi_dsub+0x350>
 8002c06:	e6e7      	b.n	80029d8 <__aeabi_dsub+0x120>
 8002c08:	002b      	movs	r3, r5
 8002c0a:	08f8      	lsrs	r0, r7, #3
 8002c0c:	4a03      	ldr	r2, [pc, #12]	@ (8002c1c <__aeabi_dsub+0x364>)
 8002c0e:	0767      	lsls	r7, r4, #29
 8002c10:	4307      	orrs	r7, r0
 8002c12:	08e5      	lsrs	r5, r4, #3
 8002c14:	4293      	cmp	r3, r2
 8002c16:	d100      	bne.n	8002c1a <__aeabi_dsub+0x362>
 8002c18:	e74a      	b.n	8002ab0 <__aeabi_dsub+0x1f8>
 8002c1a:	e0a5      	b.n	8002d68 <__aeabi_dsub+0x4b0>
 8002c1c:	000007ff 	.word	0x000007ff
 8002c20:	ff7fffff 	.word	0xff7fffff
 8002c24:	fffff801 	.word	0xfffff801
 8002c28:	000007fe 	.word	0x000007fe
 8002c2c:	0038      	movs	r0, r7
 8002c2e:	f000 fb7f 	bl	8003330 <__clzsi2>
 8002c32:	0003      	movs	r3, r0
 8002c34:	3318      	adds	r3, #24
 8002c36:	2b1f      	cmp	r3, #31
 8002c38:	dc00      	bgt.n	8002c3c <__aeabi_dsub+0x384>
 8002c3a:	e6a7      	b.n	800298c <__aeabi_dsub+0xd4>
 8002c3c:	003a      	movs	r2, r7
 8002c3e:	3808      	subs	r0, #8
 8002c40:	4082      	lsls	r2, r0
 8002c42:	429d      	cmp	r5, r3
 8002c44:	dd00      	ble.n	8002c48 <__aeabi_dsub+0x390>
 8002c46:	e08a      	b.n	8002d5e <__aeabi_dsub+0x4a6>
 8002c48:	1b5b      	subs	r3, r3, r5
 8002c4a:	1c58      	adds	r0, r3, #1
 8002c4c:	281f      	cmp	r0, #31
 8002c4e:	dc00      	bgt.n	8002c52 <__aeabi_dsub+0x39a>
 8002c50:	e1d8      	b.n	8003004 <__aeabi_dsub+0x74c>
 8002c52:	0017      	movs	r7, r2
 8002c54:	3b1f      	subs	r3, #31
 8002c56:	40df      	lsrs	r7, r3
 8002c58:	2820      	cmp	r0, #32
 8002c5a:	d005      	beq.n	8002c68 <__aeabi_dsub+0x3b0>
 8002c5c:	2340      	movs	r3, #64	@ 0x40
 8002c5e:	1a1b      	subs	r3, r3, r0
 8002c60:	409a      	lsls	r2, r3
 8002c62:	1e53      	subs	r3, r2, #1
 8002c64:	419a      	sbcs	r2, r3
 8002c66:	4317      	orrs	r7, r2
 8002c68:	2500      	movs	r5, #0
 8002c6a:	2f00      	cmp	r7, #0
 8002c6c:	d100      	bne.n	8002c70 <__aeabi_dsub+0x3b8>
 8002c6e:	e0e5      	b.n	8002e3c <__aeabi_dsub+0x584>
 8002c70:	077b      	lsls	r3, r7, #29
 8002c72:	d000      	beq.n	8002c76 <__aeabi_dsub+0x3be>
 8002c74:	e6ab      	b.n	80029ce <__aeabi_dsub+0x116>
 8002c76:	002c      	movs	r4, r5
 8002c78:	e7c6      	b.n	8002c08 <__aeabi_dsub+0x350>
 8002c7a:	08c0      	lsrs	r0, r0, #3
 8002c7c:	e7c6      	b.n	8002c0c <__aeabi_dsub+0x354>
 8002c7e:	2700      	movs	r7, #0
 8002c80:	2400      	movs	r4, #0
 8002c82:	4dd1      	ldr	r5, [pc, #836]	@ (8002fc8 <__aeabi_dsub+0x710>)
 8002c84:	e7ac      	b.n	8002be0 <__aeabi_dsub+0x328>
 8002c86:	4fd1      	ldr	r7, [pc, #836]	@ (8002fcc <__aeabi_dsub+0x714>)
 8002c88:	1c6b      	adds	r3, r5, #1
 8002c8a:	423b      	tst	r3, r7
 8002c8c:	d171      	bne.n	8002d72 <__aeabi_dsub+0x4ba>
 8002c8e:	0023      	movs	r3, r4
 8002c90:	4303      	orrs	r3, r0
 8002c92:	2d00      	cmp	r5, #0
 8002c94:	d000      	beq.n	8002c98 <__aeabi_dsub+0x3e0>
 8002c96:	e14e      	b.n	8002f36 <__aeabi_dsub+0x67e>
 8002c98:	4657      	mov	r7, sl
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d100      	bne.n	8002ca0 <__aeabi_dsub+0x3e8>
 8002c9e:	e1b5      	b.n	800300c <__aeabi_dsub+0x754>
 8002ca0:	2f00      	cmp	r7, #0
 8002ca2:	d00d      	beq.n	8002cc0 <__aeabi_dsub+0x408>
 8002ca4:	1883      	adds	r3, r0, r2
 8002ca6:	4283      	cmp	r3, r0
 8002ca8:	4180      	sbcs	r0, r0
 8002caa:	445c      	add	r4, fp
 8002cac:	4240      	negs	r0, r0
 8002cae:	1824      	adds	r4, r4, r0
 8002cb0:	0222      	lsls	r2, r4, #8
 8002cb2:	d500      	bpl.n	8002cb6 <__aeabi_dsub+0x3fe>
 8002cb4:	e1c8      	b.n	8003048 <__aeabi_dsub+0x790>
 8002cb6:	001f      	movs	r7, r3
 8002cb8:	4698      	mov	r8, r3
 8002cba:	4327      	orrs	r7, r4
 8002cbc:	d100      	bne.n	8002cc0 <__aeabi_dsub+0x408>
 8002cbe:	e0bc      	b.n	8002e3a <__aeabi_dsub+0x582>
 8002cc0:	4643      	mov	r3, r8
 8002cc2:	0767      	lsls	r7, r4, #29
 8002cc4:	08db      	lsrs	r3, r3, #3
 8002cc6:	431f      	orrs	r7, r3
 8002cc8:	08e5      	lsrs	r5, r4, #3
 8002cca:	2300      	movs	r3, #0
 8002ccc:	e04c      	b.n	8002d68 <__aeabi_dsub+0x4b0>
 8002cce:	1a83      	subs	r3, r0, r2
 8002cd0:	4698      	mov	r8, r3
 8002cd2:	465b      	mov	r3, fp
 8002cd4:	4540      	cmp	r0, r8
 8002cd6:	41bf      	sbcs	r7, r7
 8002cd8:	1ae3      	subs	r3, r4, r3
 8002cda:	427f      	negs	r7, r7
 8002cdc:	1bdb      	subs	r3, r3, r7
 8002cde:	021f      	lsls	r7, r3, #8
 8002ce0:	d47c      	bmi.n	8002ddc <__aeabi_dsub+0x524>
 8002ce2:	4647      	mov	r7, r8
 8002ce4:	431f      	orrs	r7, r3
 8002ce6:	d100      	bne.n	8002cea <__aeabi_dsub+0x432>
 8002ce8:	e0a6      	b.n	8002e38 <__aeabi_dsub+0x580>
 8002cea:	001c      	movs	r4, r3
 8002cec:	4647      	mov	r7, r8
 8002cee:	e645      	b.n	800297c <__aeabi_dsub+0xc4>
 8002cf0:	4cb7      	ldr	r4, [pc, #732]	@ (8002fd0 <__aeabi_dsub+0x718>)
 8002cf2:	1aed      	subs	r5, r5, r3
 8002cf4:	4014      	ands	r4, r2
 8002cf6:	077b      	lsls	r3, r7, #29
 8002cf8:	d000      	beq.n	8002cfc <__aeabi_dsub+0x444>
 8002cfa:	e780      	b.n	8002bfe <__aeabi_dsub+0x346>
 8002cfc:	e784      	b.n	8002c08 <__aeabi_dsub+0x350>
 8002cfe:	464b      	mov	r3, r9
 8002d00:	0025      	movs	r5, r4
 8002d02:	4305      	orrs	r5, r0
 8002d04:	d066      	beq.n	8002dd4 <__aeabi_dsub+0x51c>
 8002d06:	1e5f      	subs	r7, r3, #1
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	d100      	bne.n	8002d0e <__aeabi_dsub+0x456>
 8002d0c:	e0fc      	b.n	8002f08 <__aeabi_dsub+0x650>
 8002d0e:	4dae      	ldr	r5, [pc, #696]	@ (8002fc8 <__aeabi_dsub+0x710>)
 8002d10:	42ab      	cmp	r3, r5
 8002d12:	d100      	bne.n	8002d16 <__aeabi_dsub+0x45e>
 8002d14:	e15e      	b.n	8002fd4 <__aeabi_dsub+0x71c>
 8002d16:	4666      	mov	r6, ip
 8002d18:	2f38      	cmp	r7, #56	@ 0x38
 8002d1a:	dc00      	bgt.n	8002d1e <__aeabi_dsub+0x466>
 8002d1c:	e0b4      	b.n	8002e88 <__aeabi_dsub+0x5d0>
 8002d1e:	2001      	movs	r0, #1
 8002d20:	1a17      	subs	r7, r2, r0
 8002d22:	42ba      	cmp	r2, r7
 8002d24:	4192      	sbcs	r2, r2
 8002d26:	465b      	mov	r3, fp
 8002d28:	4252      	negs	r2, r2
 8002d2a:	464d      	mov	r5, r9
 8002d2c:	1a9c      	subs	r4, r3, r2
 8002d2e:	e620      	b.n	8002972 <__aeabi_dsub+0xba>
 8002d30:	0767      	lsls	r7, r4, #29
 8002d32:	08c0      	lsrs	r0, r0, #3
 8002d34:	4307      	orrs	r7, r0
 8002d36:	08e5      	lsrs	r5, r4, #3
 8002d38:	e6ba      	b.n	8002ab0 <__aeabi_dsub+0x1f8>
 8002d3a:	001f      	movs	r7, r3
 8002d3c:	4659      	mov	r1, fp
 8002d3e:	3f20      	subs	r7, #32
 8002d40:	40f9      	lsrs	r1, r7
 8002d42:	000f      	movs	r7, r1
 8002d44:	2b20      	cmp	r3, #32
 8002d46:	d005      	beq.n	8002d54 <__aeabi_dsub+0x49c>
 8002d48:	2140      	movs	r1, #64	@ 0x40
 8002d4a:	1acb      	subs	r3, r1, r3
 8002d4c:	4659      	mov	r1, fp
 8002d4e:	4099      	lsls	r1, r3
 8002d50:	430a      	orrs	r2, r1
 8002d52:	4692      	mov	sl, r2
 8002d54:	4653      	mov	r3, sl
 8002d56:	1e5a      	subs	r2, r3, #1
 8002d58:	4193      	sbcs	r3, r2
 8002d5a:	431f      	orrs	r7, r3
 8002d5c:	e604      	b.n	8002968 <__aeabi_dsub+0xb0>
 8002d5e:	1aeb      	subs	r3, r5, r3
 8002d60:	4d9b      	ldr	r5, [pc, #620]	@ (8002fd0 <__aeabi_dsub+0x718>)
 8002d62:	4015      	ands	r5, r2
 8002d64:	076f      	lsls	r7, r5, #29
 8002d66:	08ed      	lsrs	r5, r5, #3
 8002d68:	032c      	lsls	r4, r5, #12
 8002d6a:	055d      	lsls	r5, r3, #21
 8002d6c:	0b24      	lsrs	r4, r4, #12
 8002d6e:	0d6d      	lsrs	r5, r5, #21
 8002d70:	e736      	b.n	8002be0 <__aeabi_dsub+0x328>
 8002d72:	4d95      	ldr	r5, [pc, #596]	@ (8002fc8 <__aeabi_dsub+0x710>)
 8002d74:	42ab      	cmp	r3, r5
 8002d76:	d100      	bne.n	8002d7a <__aeabi_dsub+0x4c2>
 8002d78:	e0d6      	b.n	8002f28 <__aeabi_dsub+0x670>
 8002d7a:	1882      	adds	r2, r0, r2
 8002d7c:	0021      	movs	r1, r4
 8002d7e:	4282      	cmp	r2, r0
 8002d80:	4180      	sbcs	r0, r0
 8002d82:	4459      	add	r1, fp
 8002d84:	4240      	negs	r0, r0
 8002d86:	1808      	adds	r0, r1, r0
 8002d88:	07c7      	lsls	r7, r0, #31
 8002d8a:	0852      	lsrs	r2, r2, #1
 8002d8c:	4317      	orrs	r7, r2
 8002d8e:	0844      	lsrs	r4, r0, #1
 8002d90:	0752      	lsls	r2, r2, #29
 8002d92:	d400      	bmi.n	8002d96 <__aeabi_dsub+0x4de>
 8002d94:	e185      	b.n	80030a2 <__aeabi_dsub+0x7ea>
 8002d96:	220f      	movs	r2, #15
 8002d98:	001d      	movs	r5, r3
 8002d9a:	403a      	ands	r2, r7
 8002d9c:	2a04      	cmp	r2, #4
 8002d9e:	d000      	beq.n	8002da2 <__aeabi_dsub+0x4ea>
 8002da0:	e61a      	b.n	80029d8 <__aeabi_dsub+0x120>
 8002da2:	08ff      	lsrs	r7, r7, #3
 8002da4:	0764      	lsls	r4, r4, #29
 8002da6:	4327      	orrs	r7, r4
 8002da8:	0905      	lsrs	r5, r0, #4
 8002daa:	e7dd      	b.n	8002d68 <__aeabi_dsub+0x4b0>
 8002dac:	465b      	mov	r3, fp
 8002dae:	08d2      	lsrs	r2, r2, #3
 8002db0:	075f      	lsls	r7, r3, #29
 8002db2:	4317      	orrs	r7, r2
 8002db4:	08dd      	lsrs	r5, r3, #3
 8002db6:	e67b      	b.n	8002ab0 <__aeabi_dsub+0x1f8>
 8002db8:	2700      	movs	r7, #0
 8002dba:	2400      	movs	r4, #0
 8002dbc:	e710      	b.n	8002be0 <__aeabi_dsub+0x328>
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d000      	beq.n	8002dc4 <__aeabi_dsub+0x50c>
 8002dc2:	e0d6      	b.n	8002f72 <__aeabi_dsub+0x6ba>
 8002dc4:	2900      	cmp	r1, #0
 8002dc6:	d000      	beq.n	8002dca <__aeabi_dsub+0x512>
 8002dc8:	e12f      	b.n	800302a <__aeabi_dsub+0x772>
 8002dca:	2480      	movs	r4, #128	@ 0x80
 8002dcc:	2600      	movs	r6, #0
 8002dce:	4d7e      	ldr	r5, [pc, #504]	@ (8002fc8 <__aeabi_dsub+0x710>)
 8002dd0:	0324      	lsls	r4, r4, #12
 8002dd2:	e705      	b.n	8002be0 <__aeabi_dsub+0x328>
 8002dd4:	4666      	mov	r6, ip
 8002dd6:	465c      	mov	r4, fp
 8002dd8:	08d0      	lsrs	r0, r2, #3
 8002dda:	e717      	b.n	8002c0c <__aeabi_dsub+0x354>
 8002ddc:	465b      	mov	r3, fp
 8002dde:	1a17      	subs	r7, r2, r0
 8002de0:	42ba      	cmp	r2, r7
 8002de2:	4192      	sbcs	r2, r2
 8002de4:	1b1c      	subs	r4, r3, r4
 8002de6:	2601      	movs	r6, #1
 8002de8:	4663      	mov	r3, ip
 8002dea:	4252      	negs	r2, r2
 8002dec:	1aa4      	subs	r4, r4, r2
 8002dee:	401e      	ands	r6, r3
 8002df0:	e5c4      	b.n	800297c <__aeabi_dsub+0xc4>
 8002df2:	1883      	adds	r3, r0, r2
 8002df4:	4283      	cmp	r3, r0
 8002df6:	4180      	sbcs	r0, r0
 8002df8:	445c      	add	r4, fp
 8002dfa:	4240      	negs	r0, r0
 8002dfc:	1825      	adds	r5, r4, r0
 8002dfe:	022a      	lsls	r2, r5, #8
 8002e00:	d400      	bmi.n	8002e04 <__aeabi_dsub+0x54c>
 8002e02:	e0da      	b.n	8002fba <__aeabi_dsub+0x702>
 8002e04:	4a72      	ldr	r2, [pc, #456]	@ (8002fd0 <__aeabi_dsub+0x718>)
 8002e06:	085b      	lsrs	r3, r3, #1
 8002e08:	4015      	ands	r5, r2
 8002e0a:	07ea      	lsls	r2, r5, #31
 8002e0c:	431a      	orrs	r2, r3
 8002e0e:	0869      	lsrs	r1, r5, #1
 8002e10:	075b      	lsls	r3, r3, #29
 8002e12:	d400      	bmi.n	8002e16 <__aeabi_dsub+0x55e>
 8002e14:	e14a      	b.n	80030ac <__aeabi_dsub+0x7f4>
 8002e16:	230f      	movs	r3, #15
 8002e18:	4013      	ands	r3, r2
 8002e1a:	2b04      	cmp	r3, #4
 8002e1c:	d100      	bne.n	8002e20 <__aeabi_dsub+0x568>
 8002e1e:	e0fc      	b.n	800301a <__aeabi_dsub+0x762>
 8002e20:	1d17      	adds	r7, r2, #4
 8002e22:	4297      	cmp	r7, r2
 8002e24:	41a4      	sbcs	r4, r4
 8002e26:	4264      	negs	r4, r4
 8002e28:	2502      	movs	r5, #2
 8002e2a:	1864      	adds	r4, r4, r1
 8002e2c:	e6ec      	b.n	8002c08 <__aeabi_dsub+0x350>
 8002e2e:	4647      	mov	r7, r8
 8002e30:	001c      	movs	r4, r3
 8002e32:	431f      	orrs	r7, r3
 8002e34:	d000      	beq.n	8002e38 <__aeabi_dsub+0x580>
 8002e36:	e743      	b.n	8002cc0 <__aeabi_dsub+0x408>
 8002e38:	2600      	movs	r6, #0
 8002e3a:	2500      	movs	r5, #0
 8002e3c:	2400      	movs	r4, #0
 8002e3e:	e6cf      	b.n	8002be0 <__aeabi_dsub+0x328>
 8002e40:	08c0      	lsrs	r0, r0, #3
 8002e42:	0767      	lsls	r7, r4, #29
 8002e44:	4307      	orrs	r7, r0
 8002e46:	08e5      	lsrs	r5, r4, #3
 8002e48:	e632      	b.n	8002ab0 <__aeabi_dsub+0x1f8>
 8002e4a:	1a87      	subs	r7, r0, r2
 8002e4c:	465b      	mov	r3, fp
 8002e4e:	42b8      	cmp	r0, r7
 8002e50:	4180      	sbcs	r0, r0
 8002e52:	1ae4      	subs	r4, r4, r3
 8002e54:	4240      	negs	r0, r0
 8002e56:	1a24      	subs	r4, r4, r0
 8002e58:	0223      	lsls	r3, r4, #8
 8002e5a:	d428      	bmi.n	8002eae <__aeabi_dsub+0x5f6>
 8002e5c:	0763      	lsls	r3, r4, #29
 8002e5e:	08ff      	lsrs	r7, r7, #3
 8002e60:	431f      	orrs	r7, r3
 8002e62:	08e5      	lsrs	r5, r4, #3
 8002e64:	2301      	movs	r3, #1
 8002e66:	e77f      	b.n	8002d68 <__aeabi_dsub+0x4b0>
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d100      	bne.n	8002e6e <__aeabi_dsub+0x5b6>
 8002e6c:	e673      	b.n	8002b56 <__aeabi_dsub+0x29e>
 8002e6e:	464b      	mov	r3, r9
 8002e70:	1b5f      	subs	r7, r3, r5
 8002e72:	003b      	movs	r3, r7
 8002e74:	2d00      	cmp	r5, #0
 8002e76:	d100      	bne.n	8002e7a <__aeabi_dsub+0x5c2>
 8002e78:	e742      	b.n	8002d00 <__aeabi_dsub+0x448>
 8002e7a:	2f38      	cmp	r7, #56	@ 0x38
 8002e7c:	dd00      	ble.n	8002e80 <__aeabi_dsub+0x5c8>
 8002e7e:	e0ec      	b.n	800305a <__aeabi_dsub+0x7a2>
 8002e80:	2380      	movs	r3, #128	@ 0x80
 8002e82:	000e      	movs	r6, r1
 8002e84:	041b      	lsls	r3, r3, #16
 8002e86:	431c      	orrs	r4, r3
 8002e88:	2f1f      	cmp	r7, #31
 8002e8a:	dc25      	bgt.n	8002ed8 <__aeabi_dsub+0x620>
 8002e8c:	2520      	movs	r5, #32
 8002e8e:	0023      	movs	r3, r4
 8002e90:	1bed      	subs	r5, r5, r7
 8002e92:	0001      	movs	r1, r0
 8002e94:	40a8      	lsls	r0, r5
 8002e96:	40ab      	lsls	r3, r5
 8002e98:	40f9      	lsrs	r1, r7
 8002e9a:	1e45      	subs	r5, r0, #1
 8002e9c:	41a8      	sbcs	r0, r5
 8002e9e:	430b      	orrs	r3, r1
 8002ea0:	40fc      	lsrs	r4, r7
 8002ea2:	4318      	orrs	r0, r3
 8002ea4:	465b      	mov	r3, fp
 8002ea6:	1b1b      	subs	r3, r3, r4
 8002ea8:	469b      	mov	fp, r3
 8002eaa:	e739      	b.n	8002d20 <__aeabi_dsub+0x468>
 8002eac:	4666      	mov	r6, ip
 8002eae:	2501      	movs	r5, #1
 8002eb0:	e562      	b.n	8002978 <__aeabi_dsub+0xc0>
 8002eb2:	001f      	movs	r7, r3
 8002eb4:	4659      	mov	r1, fp
 8002eb6:	3f20      	subs	r7, #32
 8002eb8:	40f9      	lsrs	r1, r7
 8002eba:	468c      	mov	ip, r1
 8002ebc:	2b20      	cmp	r3, #32
 8002ebe:	d005      	beq.n	8002ecc <__aeabi_dsub+0x614>
 8002ec0:	2740      	movs	r7, #64	@ 0x40
 8002ec2:	4659      	mov	r1, fp
 8002ec4:	1afb      	subs	r3, r7, r3
 8002ec6:	4099      	lsls	r1, r3
 8002ec8:	430a      	orrs	r2, r1
 8002eca:	4692      	mov	sl, r2
 8002ecc:	4657      	mov	r7, sl
 8002ece:	1e7b      	subs	r3, r7, #1
 8002ed0:	419f      	sbcs	r7, r3
 8002ed2:	4663      	mov	r3, ip
 8002ed4:	431f      	orrs	r7, r3
 8002ed6:	e5c1      	b.n	8002a5c <__aeabi_dsub+0x1a4>
 8002ed8:	003b      	movs	r3, r7
 8002eda:	0025      	movs	r5, r4
 8002edc:	3b20      	subs	r3, #32
 8002ede:	40dd      	lsrs	r5, r3
 8002ee0:	2f20      	cmp	r7, #32
 8002ee2:	d004      	beq.n	8002eee <__aeabi_dsub+0x636>
 8002ee4:	2340      	movs	r3, #64	@ 0x40
 8002ee6:	1bdb      	subs	r3, r3, r7
 8002ee8:	409c      	lsls	r4, r3
 8002eea:	4320      	orrs	r0, r4
 8002eec:	4680      	mov	r8, r0
 8002eee:	4640      	mov	r0, r8
 8002ef0:	1e43      	subs	r3, r0, #1
 8002ef2:	4198      	sbcs	r0, r3
 8002ef4:	4328      	orrs	r0, r5
 8002ef6:	e713      	b.n	8002d20 <__aeabi_dsub+0x468>
 8002ef8:	2900      	cmp	r1, #0
 8002efa:	d09d      	beq.n	8002e38 <__aeabi_dsub+0x580>
 8002efc:	2601      	movs	r6, #1
 8002efe:	4663      	mov	r3, ip
 8002f00:	465c      	mov	r4, fp
 8002f02:	4690      	mov	r8, r2
 8002f04:	401e      	ands	r6, r3
 8002f06:	e6db      	b.n	8002cc0 <__aeabi_dsub+0x408>
 8002f08:	1a17      	subs	r7, r2, r0
 8002f0a:	465b      	mov	r3, fp
 8002f0c:	42ba      	cmp	r2, r7
 8002f0e:	4192      	sbcs	r2, r2
 8002f10:	1b1c      	subs	r4, r3, r4
 8002f12:	4252      	negs	r2, r2
 8002f14:	1aa4      	subs	r4, r4, r2
 8002f16:	0223      	lsls	r3, r4, #8
 8002f18:	d4c8      	bmi.n	8002eac <__aeabi_dsub+0x5f4>
 8002f1a:	0763      	lsls	r3, r4, #29
 8002f1c:	08ff      	lsrs	r7, r7, #3
 8002f1e:	431f      	orrs	r7, r3
 8002f20:	4666      	mov	r6, ip
 8002f22:	2301      	movs	r3, #1
 8002f24:	08e5      	lsrs	r5, r4, #3
 8002f26:	e71f      	b.n	8002d68 <__aeabi_dsub+0x4b0>
 8002f28:	001d      	movs	r5, r3
 8002f2a:	2400      	movs	r4, #0
 8002f2c:	2700      	movs	r7, #0
 8002f2e:	e657      	b.n	8002be0 <__aeabi_dsub+0x328>
 8002f30:	465c      	mov	r4, fp
 8002f32:	08d0      	lsrs	r0, r2, #3
 8002f34:	e66a      	b.n	8002c0c <__aeabi_dsub+0x354>
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d100      	bne.n	8002f3c <__aeabi_dsub+0x684>
 8002f3a:	e737      	b.n	8002dac <__aeabi_dsub+0x4f4>
 8002f3c:	4653      	mov	r3, sl
 8002f3e:	08c0      	lsrs	r0, r0, #3
 8002f40:	0767      	lsls	r7, r4, #29
 8002f42:	4307      	orrs	r7, r0
 8002f44:	08e5      	lsrs	r5, r4, #3
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d100      	bne.n	8002f4c <__aeabi_dsub+0x694>
 8002f4a:	e5b1      	b.n	8002ab0 <__aeabi_dsub+0x1f8>
 8002f4c:	2380      	movs	r3, #128	@ 0x80
 8002f4e:	031b      	lsls	r3, r3, #12
 8002f50:	421d      	tst	r5, r3
 8002f52:	d008      	beq.n	8002f66 <__aeabi_dsub+0x6ae>
 8002f54:	4659      	mov	r1, fp
 8002f56:	08c8      	lsrs	r0, r1, #3
 8002f58:	4218      	tst	r0, r3
 8002f5a:	d104      	bne.n	8002f66 <__aeabi_dsub+0x6ae>
 8002f5c:	08d2      	lsrs	r2, r2, #3
 8002f5e:	0749      	lsls	r1, r1, #29
 8002f60:	430a      	orrs	r2, r1
 8002f62:	0017      	movs	r7, r2
 8002f64:	0005      	movs	r5, r0
 8002f66:	0f7b      	lsrs	r3, r7, #29
 8002f68:	00ff      	lsls	r7, r7, #3
 8002f6a:	08ff      	lsrs	r7, r7, #3
 8002f6c:	075b      	lsls	r3, r3, #29
 8002f6e:	431f      	orrs	r7, r3
 8002f70:	e59e      	b.n	8002ab0 <__aeabi_dsub+0x1f8>
 8002f72:	08c0      	lsrs	r0, r0, #3
 8002f74:	0763      	lsls	r3, r4, #29
 8002f76:	4318      	orrs	r0, r3
 8002f78:	08e5      	lsrs	r5, r4, #3
 8002f7a:	2900      	cmp	r1, #0
 8002f7c:	d053      	beq.n	8003026 <__aeabi_dsub+0x76e>
 8002f7e:	2380      	movs	r3, #128	@ 0x80
 8002f80:	031b      	lsls	r3, r3, #12
 8002f82:	421d      	tst	r5, r3
 8002f84:	d00a      	beq.n	8002f9c <__aeabi_dsub+0x6e4>
 8002f86:	4659      	mov	r1, fp
 8002f88:	08cc      	lsrs	r4, r1, #3
 8002f8a:	421c      	tst	r4, r3
 8002f8c:	d106      	bne.n	8002f9c <__aeabi_dsub+0x6e4>
 8002f8e:	2601      	movs	r6, #1
 8002f90:	4663      	mov	r3, ip
 8002f92:	0025      	movs	r5, r4
 8002f94:	08d0      	lsrs	r0, r2, #3
 8002f96:	0749      	lsls	r1, r1, #29
 8002f98:	4308      	orrs	r0, r1
 8002f9a:	401e      	ands	r6, r3
 8002f9c:	0f47      	lsrs	r7, r0, #29
 8002f9e:	00c0      	lsls	r0, r0, #3
 8002fa0:	08c0      	lsrs	r0, r0, #3
 8002fa2:	077f      	lsls	r7, r7, #29
 8002fa4:	4307      	orrs	r7, r0
 8002fa6:	e583      	b.n	8002ab0 <__aeabi_dsub+0x1f8>
 8002fa8:	1883      	adds	r3, r0, r2
 8002faa:	4293      	cmp	r3, r2
 8002fac:	4192      	sbcs	r2, r2
 8002fae:	445c      	add	r4, fp
 8002fb0:	4252      	negs	r2, r2
 8002fb2:	18a5      	adds	r5, r4, r2
 8002fb4:	022a      	lsls	r2, r5, #8
 8002fb6:	d500      	bpl.n	8002fba <__aeabi_dsub+0x702>
 8002fb8:	e724      	b.n	8002e04 <__aeabi_dsub+0x54c>
 8002fba:	076f      	lsls	r7, r5, #29
 8002fbc:	08db      	lsrs	r3, r3, #3
 8002fbe:	431f      	orrs	r7, r3
 8002fc0:	08ed      	lsrs	r5, r5, #3
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e6d0      	b.n	8002d68 <__aeabi_dsub+0x4b0>
 8002fc6:	46c0      	nop			@ (mov r8, r8)
 8002fc8:	000007ff 	.word	0x000007ff
 8002fcc:	000007fe 	.word	0x000007fe
 8002fd0:	ff7fffff 	.word	0xff7fffff
 8002fd4:	465b      	mov	r3, fp
 8002fd6:	08d2      	lsrs	r2, r2, #3
 8002fd8:	075f      	lsls	r7, r3, #29
 8002fda:	4666      	mov	r6, ip
 8002fdc:	4317      	orrs	r7, r2
 8002fde:	08dd      	lsrs	r5, r3, #3
 8002fe0:	e566      	b.n	8002ab0 <__aeabi_dsub+0x1f8>
 8002fe2:	0025      	movs	r5, r4
 8002fe4:	3b20      	subs	r3, #32
 8002fe6:	40dd      	lsrs	r5, r3
 8002fe8:	4663      	mov	r3, ip
 8002fea:	2b20      	cmp	r3, #32
 8002fec:	d005      	beq.n	8002ffa <__aeabi_dsub+0x742>
 8002fee:	2340      	movs	r3, #64	@ 0x40
 8002ff0:	4661      	mov	r1, ip
 8002ff2:	1a5b      	subs	r3, r3, r1
 8002ff4:	409c      	lsls	r4, r3
 8002ff6:	4320      	orrs	r0, r4
 8002ff8:	4680      	mov	r8, r0
 8002ffa:	4647      	mov	r7, r8
 8002ffc:	1e7b      	subs	r3, r7, #1
 8002ffe:	419f      	sbcs	r7, r3
 8003000:	432f      	orrs	r7, r5
 8003002:	e5a0      	b.n	8002b46 <__aeabi_dsub+0x28e>
 8003004:	2120      	movs	r1, #32
 8003006:	2700      	movs	r7, #0
 8003008:	1a09      	subs	r1, r1, r0
 800300a:	e4d2      	b.n	80029b2 <__aeabi_dsub+0xfa>
 800300c:	2f00      	cmp	r7, #0
 800300e:	d100      	bne.n	8003012 <__aeabi_dsub+0x75a>
 8003010:	e713      	b.n	8002e3a <__aeabi_dsub+0x582>
 8003012:	465c      	mov	r4, fp
 8003014:	0017      	movs	r7, r2
 8003016:	2500      	movs	r5, #0
 8003018:	e5f6      	b.n	8002c08 <__aeabi_dsub+0x350>
 800301a:	08d7      	lsrs	r7, r2, #3
 800301c:	0749      	lsls	r1, r1, #29
 800301e:	2302      	movs	r3, #2
 8003020:	430f      	orrs	r7, r1
 8003022:	092d      	lsrs	r5, r5, #4
 8003024:	e6a0      	b.n	8002d68 <__aeabi_dsub+0x4b0>
 8003026:	0007      	movs	r7, r0
 8003028:	e542      	b.n	8002ab0 <__aeabi_dsub+0x1f8>
 800302a:	465b      	mov	r3, fp
 800302c:	2601      	movs	r6, #1
 800302e:	075f      	lsls	r7, r3, #29
 8003030:	08dd      	lsrs	r5, r3, #3
 8003032:	4663      	mov	r3, ip
 8003034:	08d2      	lsrs	r2, r2, #3
 8003036:	4317      	orrs	r7, r2
 8003038:	401e      	ands	r6, r3
 800303a:	e539      	b.n	8002ab0 <__aeabi_dsub+0x1f8>
 800303c:	465b      	mov	r3, fp
 800303e:	08d2      	lsrs	r2, r2, #3
 8003040:	075f      	lsls	r7, r3, #29
 8003042:	4317      	orrs	r7, r2
 8003044:	08dd      	lsrs	r5, r3, #3
 8003046:	e533      	b.n	8002ab0 <__aeabi_dsub+0x1f8>
 8003048:	4a1e      	ldr	r2, [pc, #120]	@ (80030c4 <__aeabi_dsub+0x80c>)
 800304a:	08db      	lsrs	r3, r3, #3
 800304c:	4022      	ands	r2, r4
 800304e:	0757      	lsls	r7, r2, #29
 8003050:	0252      	lsls	r2, r2, #9
 8003052:	2501      	movs	r5, #1
 8003054:	431f      	orrs	r7, r3
 8003056:	0b14      	lsrs	r4, r2, #12
 8003058:	e5c2      	b.n	8002be0 <__aeabi_dsub+0x328>
 800305a:	000e      	movs	r6, r1
 800305c:	2001      	movs	r0, #1
 800305e:	e65f      	b.n	8002d20 <__aeabi_dsub+0x468>
 8003060:	2b00      	cmp	r3, #0
 8003062:	d00d      	beq.n	8003080 <__aeabi_dsub+0x7c8>
 8003064:	464b      	mov	r3, r9
 8003066:	1b5b      	subs	r3, r3, r5
 8003068:	469c      	mov	ip, r3
 800306a:	2d00      	cmp	r5, #0
 800306c:	d100      	bne.n	8003070 <__aeabi_dsub+0x7b8>
 800306e:	e548      	b.n	8002b02 <__aeabi_dsub+0x24a>
 8003070:	2701      	movs	r7, #1
 8003072:	2b38      	cmp	r3, #56	@ 0x38
 8003074:	dd00      	ble.n	8003078 <__aeabi_dsub+0x7c0>
 8003076:	e566      	b.n	8002b46 <__aeabi_dsub+0x28e>
 8003078:	2380      	movs	r3, #128	@ 0x80
 800307a:	041b      	lsls	r3, r3, #16
 800307c:	431c      	orrs	r4, r3
 800307e:	e550      	b.n	8002b22 <__aeabi_dsub+0x26a>
 8003080:	1c6b      	adds	r3, r5, #1
 8003082:	4d11      	ldr	r5, [pc, #68]	@ (80030c8 <__aeabi_dsub+0x810>)
 8003084:	422b      	tst	r3, r5
 8003086:	d000      	beq.n	800308a <__aeabi_dsub+0x7d2>
 8003088:	e673      	b.n	8002d72 <__aeabi_dsub+0x4ba>
 800308a:	4659      	mov	r1, fp
 800308c:	0023      	movs	r3, r4
 800308e:	4311      	orrs	r1, r2
 8003090:	468a      	mov	sl, r1
 8003092:	4303      	orrs	r3, r0
 8003094:	e600      	b.n	8002c98 <__aeabi_dsub+0x3e0>
 8003096:	0767      	lsls	r7, r4, #29
 8003098:	08c0      	lsrs	r0, r0, #3
 800309a:	2300      	movs	r3, #0
 800309c:	4307      	orrs	r7, r0
 800309e:	08e5      	lsrs	r5, r4, #3
 80030a0:	e662      	b.n	8002d68 <__aeabi_dsub+0x4b0>
 80030a2:	0764      	lsls	r4, r4, #29
 80030a4:	08ff      	lsrs	r7, r7, #3
 80030a6:	4327      	orrs	r7, r4
 80030a8:	0905      	lsrs	r5, r0, #4
 80030aa:	e65d      	b.n	8002d68 <__aeabi_dsub+0x4b0>
 80030ac:	08d2      	lsrs	r2, r2, #3
 80030ae:	0749      	lsls	r1, r1, #29
 80030b0:	4311      	orrs	r1, r2
 80030b2:	000f      	movs	r7, r1
 80030b4:	2302      	movs	r3, #2
 80030b6:	092d      	lsrs	r5, r5, #4
 80030b8:	e656      	b.n	8002d68 <__aeabi_dsub+0x4b0>
 80030ba:	0007      	movs	r7, r0
 80030bc:	e5a4      	b.n	8002c08 <__aeabi_dsub+0x350>
 80030be:	0038      	movs	r0, r7
 80030c0:	e48f      	b.n	80029e2 <__aeabi_dsub+0x12a>
 80030c2:	46c0      	nop			@ (mov r8, r8)
 80030c4:	ff7fffff 	.word	0xff7fffff
 80030c8:	000007fe 	.word	0x000007fe

080030cc <__aeabi_dcmpun>:
 80030cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80030ce:	46c6      	mov	lr, r8
 80030d0:	031e      	lsls	r6, r3, #12
 80030d2:	0b36      	lsrs	r6, r6, #12
 80030d4:	46b0      	mov	r8, r6
 80030d6:	4e0d      	ldr	r6, [pc, #52]	@ (800310c <__aeabi_dcmpun+0x40>)
 80030d8:	030c      	lsls	r4, r1, #12
 80030da:	004d      	lsls	r5, r1, #1
 80030dc:	005f      	lsls	r7, r3, #1
 80030de:	b500      	push	{lr}
 80030e0:	0b24      	lsrs	r4, r4, #12
 80030e2:	0d6d      	lsrs	r5, r5, #21
 80030e4:	0d7f      	lsrs	r7, r7, #21
 80030e6:	42b5      	cmp	r5, r6
 80030e8:	d00b      	beq.n	8003102 <__aeabi_dcmpun+0x36>
 80030ea:	4908      	ldr	r1, [pc, #32]	@ (800310c <__aeabi_dcmpun+0x40>)
 80030ec:	2000      	movs	r0, #0
 80030ee:	428f      	cmp	r7, r1
 80030f0:	d104      	bne.n	80030fc <__aeabi_dcmpun+0x30>
 80030f2:	4646      	mov	r6, r8
 80030f4:	4316      	orrs	r6, r2
 80030f6:	0030      	movs	r0, r6
 80030f8:	1e43      	subs	r3, r0, #1
 80030fa:	4198      	sbcs	r0, r3
 80030fc:	bc80      	pop	{r7}
 80030fe:	46b8      	mov	r8, r7
 8003100:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003102:	4304      	orrs	r4, r0
 8003104:	2001      	movs	r0, #1
 8003106:	2c00      	cmp	r4, #0
 8003108:	d1f8      	bne.n	80030fc <__aeabi_dcmpun+0x30>
 800310a:	e7ee      	b.n	80030ea <__aeabi_dcmpun+0x1e>
 800310c:	000007ff 	.word	0x000007ff

08003110 <__aeabi_d2iz>:
 8003110:	000b      	movs	r3, r1
 8003112:	0002      	movs	r2, r0
 8003114:	b570      	push	{r4, r5, r6, lr}
 8003116:	4d16      	ldr	r5, [pc, #88]	@ (8003170 <__aeabi_d2iz+0x60>)
 8003118:	030c      	lsls	r4, r1, #12
 800311a:	b082      	sub	sp, #8
 800311c:	0049      	lsls	r1, r1, #1
 800311e:	2000      	movs	r0, #0
 8003120:	9200      	str	r2, [sp, #0]
 8003122:	9301      	str	r3, [sp, #4]
 8003124:	0b24      	lsrs	r4, r4, #12
 8003126:	0d49      	lsrs	r1, r1, #21
 8003128:	0fde      	lsrs	r6, r3, #31
 800312a:	42a9      	cmp	r1, r5
 800312c:	dd04      	ble.n	8003138 <__aeabi_d2iz+0x28>
 800312e:	4811      	ldr	r0, [pc, #68]	@ (8003174 <__aeabi_d2iz+0x64>)
 8003130:	4281      	cmp	r1, r0
 8003132:	dd03      	ble.n	800313c <__aeabi_d2iz+0x2c>
 8003134:	4b10      	ldr	r3, [pc, #64]	@ (8003178 <__aeabi_d2iz+0x68>)
 8003136:	18f0      	adds	r0, r6, r3
 8003138:	b002      	add	sp, #8
 800313a:	bd70      	pop	{r4, r5, r6, pc}
 800313c:	2080      	movs	r0, #128	@ 0x80
 800313e:	0340      	lsls	r0, r0, #13
 8003140:	4320      	orrs	r0, r4
 8003142:	4c0e      	ldr	r4, [pc, #56]	@ (800317c <__aeabi_d2iz+0x6c>)
 8003144:	1a64      	subs	r4, r4, r1
 8003146:	2c1f      	cmp	r4, #31
 8003148:	dd08      	ble.n	800315c <__aeabi_d2iz+0x4c>
 800314a:	4b0d      	ldr	r3, [pc, #52]	@ (8003180 <__aeabi_d2iz+0x70>)
 800314c:	1a5b      	subs	r3, r3, r1
 800314e:	40d8      	lsrs	r0, r3
 8003150:	0003      	movs	r3, r0
 8003152:	4258      	negs	r0, r3
 8003154:	2e00      	cmp	r6, #0
 8003156:	d1ef      	bne.n	8003138 <__aeabi_d2iz+0x28>
 8003158:	0018      	movs	r0, r3
 800315a:	e7ed      	b.n	8003138 <__aeabi_d2iz+0x28>
 800315c:	4b09      	ldr	r3, [pc, #36]	@ (8003184 <__aeabi_d2iz+0x74>)
 800315e:	9a00      	ldr	r2, [sp, #0]
 8003160:	469c      	mov	ip, r3
 8003162:	0003      	movs	r3, r0
 8003164:	4461      	add	r1, ip
 8003166:	408b      	lsls	r3, r1
 8003168:	40e2      	lsrs	r2, r4
 800316a:	4313      	orrs	r3, r2
 800316c:	e7f1      	b.n	8003152 <__aeabi_d2iz+0x42>
 800316e:	46c0      	nop			@ (mov r8, r8)
 8003170:	000003fe 	.word	0x000003fe
 8003174:	0000041d 	.word	0x0000041d
 8003178:	7fffffff 	.word	0x7fffffff
 800317c:	00000433 	.word	0x00000433
 8003180:	00000413 	.word	0x00000413
 8003184:	fffffbed 	.word	0xfffffbed

08003188 <__aeabi_i2d>:
 8003188:	b570      	push	{r4, r5, r6, lr}
 800318a:	2800      	cmp	r0, #0
 800318c:	d016      	beq.n	80031bc <__aeabi_i2d+0x34>
 800318e:	17c3      	asrs	r3, r0, #31
 8003190:	18c5      	adds	r5, r0, r3
 8003192:	405d      	eors	r5, r3
 8003194:	0fc4      	lsrs	r4, r0, #31
 8003196:	0028      	movs	r0, r5
 8003198:	f000 f8ca 	bl	8003330 <__clzsi2>
 800319c:	4b10      	ldr	r3, [pc, #64]	@ (80031e0 <__aeabi_i2d+0x58>)
 800319e:	1a1b      	subs	r3, r3, r0
 80031a0:	055b      	lsls	r3, r3, #21
 80031a2:	0d5b      	lsrs	r3, r3, #21
 80031a4:	280a      	cmp	r0, #10
 80031a6:	dc14      	bgt.n	80031d2 <__aeabi_i2d+0x4a>
 80031a8:	0002      	movs	r2, r0
 80031aa:	002e      	movs	r6, r5
 80031ac:	3215      	adds	r2, #21
 80031ae:	4096      	lsls	r6, r2
 80031b0:	220b      	movs	r2, #11
 80031b2:	1a12      	subs	r2, r2, r0
 80031b4:	40d5      	lsrs	r5, r2
 80031b6:	032d      	lsls	r5, r5, #12
 80031b8:	0b2d      	lsrs	r5, r5, #12
 80031ba:	e003      	b.n	80031c4 <__aeabi_i2d+0x3c>
 80031bc:	2400      	movs	r4, #0
 80031be:	2300      	movs	r3, #0
 80031c0:	2500      	movs	r5, #0
 80031c2:	2600      	movs	r6, #0
 80031c4:	051b      	lsls	r3, r3, #20
 80031c6:	432b      	orrs	r3, r5
 80031c8:	07e4      	lsls	r4, r4, #31
 80031ca:	4323      	orrs	r3, r4
 80031cc:	0030      	movs	r0, r6
 80031ce:	0019      	movs	r1, r3
 80031d0:	bd70      	pop	{r4, r5, r6, pc}
 80031d2:	380b      	subs	r0, #11
 80031d4:	4085      	lsls	r5, r0
 80031d6:	032d      	lsls	r5, r5, #12
 80031d8:	2600      	movs	r6, #0
 80031da:	0b2d      	lsrs	r5, r5, #12
 80031dc:	e7f2      	b.n	80031c4 <__aeabi_i2d+0x3c>
 80031de:	46c0      	nop			@ (mov r8, r8)
 80031e0:	0000041e 	.word	0x0000041e

080031e4 <__aeabi_ui2d>:
 80031e4:	b510      	push	{r4, lr}
 80031e6:	1e04      	subs	r4, r0, #0
 80031e8:	d010      	beq.n	800320c <__aeabi_ui2d+0x28>
 80031ea:	f000 f8a1 	bl	8003330 <__clzsi2>
 80031ee:	4b0e      	ldr	r3, [pc, #56]	@ (8003228 <__aeabi_ui2d+0x44>)
 80031f0:	1a1b      	subs	r3, r3, r0
 80031f2:	055b      	lsls	r3, r3, #21
 80031f4:	0d5b      	lsrs	r3, r3, #21
 80031f6:	280a      	cmp	r0, #10
 80031f8:	dc0f      	bgt.n	800321a <__aeabi_ui2d+0x36>
 80031fa:	220b      	movs	r2, #11
 80031fc:	0021      	movs	r1, r4
 80031fe:	1a12      	subs	r2, r2, r0
 8003200:	40d1      	lsrs	r1, r2
 8003202:	3015      	adds	r0, #21
 8003204:	030a      	lsls	r2, r1, #12
 8003206:	4084      	lsls	r4, r0
 8003208:	0b12      	lsrs	r2, r2, #12
 800320a:	e001      	b.n	8003210 <__aeabi_ui2d+0x2c>
 800320c:	2300      	movs	r3, #0
 800320e:	2200      	movs	r2, #0
 8003210:	051b      	lsls	r3, r3, #20
 8003212:	4313      	orrs	r3, r2
 8003214:	0020      	movs	r0, r4
 8003216:	0019      	movs	r1, r3
 8003218:	bd10      	pop	{r4, pc}
 800321a:	0022      	movs	r2, r4
 800321c:	380b      	subs	r0, #11
 800321e:	4082      	lsls	r2, r0
 8003220:	0312      	lsls	r2, r2, #12
 8003222:	2400      	movs	r4, #0
 8003224:	0b12      	lsrs	r2, r2, #12
 8003226:	e7f3      	b.n	8003210 <__aeabi_ui2d+0x2c>
 8003228:	0000041e 	.word	0x0000041e

0800322c <__aeabi_d2f>:
 800322c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800322e:	004b      	lsls	r3, r1, #1
 8003230:	030f      	lsls	r7, r1, #12
 8003232:	0d5b      	lsrs	r3, r3, #21
 8003234:	4c3a      	ldr	r4, [pc, #232]	@ (8003320 <__aeabi_d2f+0xf4>)
 8003236:	0f45      	lsrs	r5, r0, #29
 8003238:	b083      	sub	sp, #12
 800323a:	0a7f      	lsrs	r7, r7, #9
 800323c:	1c5e      	adds	r6, r3, #1
 800323e:	432f      	orrs	r7, r5
 8003240:	9000      	str	r0, [sp, #0]
 8003242:	9101      	str	r1, [sp, #4]
 8003244:	0fca      	lsrs	r2, r1, #31
 8003246:	00c5      	lsls	r5, r0, #3
 8003248:	4226      	tst	r6, r4
 800324a:	d00b      	beq.n	8003264 <__aeabi_d2f+0x38>
 800324c:	4935      	ldr	r1, [pc, #212]	@ (8003324 <__aeabi_d2f+0xf8>)
 800324e:	185c      	adds	r4, r3, r1
 8003250:	2cfe      	cmp	r4, #254	@ 0xfe
 8003252:	dd13      	ble.n	800327c <__aeabi_d2f+0x50>
 8003254:	20ff      	movs	r0, #255	@ 0xff
 8003256:	2300      	movs	r3, #0
 8003258:	05c0      	lsls	r0, r0, #23
 800325a:	4318      	orrs	r0, r3
 800325c:	07d2      	lsls	r2, r2, #31
 800325e:	4310      	orrs	r0, r2
 8003260:	b003      	add	sp, #12
 8003262:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003264:	433d      	orrs	r5, r7
 8003266:	2b00      	cmp	r3, #0
 8003268:	d101      	bne.n	800326e <__aeabi_d2f+0x42>
 800326a:	2000      	movs	r0, #0
 800326c:	e7f4      	b.n	8003258 <__aeabi_d2f+0x2c>
 800326e:	2d00      	cmp	r5, #0
 8003270:	d0f0      	beq.n	8003254 <__aeabi_d2f+0x28>
 8003272:	2380      	movs	r3, #128	@ 0x80
 8003274:	03db      	lsls	r3, r3, #15
 8003276:	20ff      	movs	r0, #255	@ 0xff
 8003278:	433b      	orrs	r3, r7
 800327a:	e7ed      	b.n	8003258 <__aeabi_d2f+0x2c>
 800327c:	2c00      	cmp	r4, #0
 800327e:	dd0c      	ble.n	800329a <__aeabi_d2f+0x6e>
 8003280:	9b00      	ldr	r3, [sp, #0]
 8003282:	00ff      	lsls	r7, r7, #3
 8003284:	019b      	lsls	r3, r3, #6
 8003286:	1e58      	subs	r0, r3, #1
 8003288:	4183      	sbcs	r3, r0
 800328a:	0f69      	lsrs	r1, r5, #29
 800328c:	433b      	orrs	r3, r7
 800328e:	430b      	orrs	r3, r1
 8003290:	0759      	lsls	r1, r3, #29
 8003292:	d127      	bne.n	80032e4 <__aeabi_d2f+0xb8>
 8003294:	08db      	lsrs	r3, r3, #3
 8003296:	b2e0      	uxtb	r0, r4
 8003298:	e7de      	b.n	8003258 <__aeabi_d2f+0x2c>
 800329a:	0021      	movs	r1, r4
 800329c:	3117      	adds	r1, #23
 800329e:	db31      	blt.n	8003304 <__aeabi_d2f+0xd8>
 80032a0:	2180      	movs	r1, #128	@ 0x80
 80032a2:	201e      	movs	r0, #30
 80032a4:	0409      	lsls	r1, r1, #16
 80032a6:	4339      	orrs	r1, r7
 80032a8:	1b00      	subs	r0, r0, r4
 80032aa:	281f      	cmp	r0, #31
 80032ac:	dd2d      	ble.n	800330a <__aeabi_d2f+0xde>
 80032ae:	2602      	movs	r6, #2
 80032b0:	4276      	negs	r6, r6
 80032b2:	1b34      	subs	r4, r6, r4
 80032b4:	000e      	movs	r6, r1
 80032b6:	40e6      	lsrs	r6, r4
 80032b8:	0034      	movs	r4, r6
 80032ba:	2820      	cmp	r0, #32
 80032bc:	d004      	beq.n	80032c8 <__aeabi_d2f+0x9c>
 80032be:	481a      	ldr	r0, [pc, #104]	@ (8003328 <__aeabi_d2f+0xfc>)
 80032c0:	4684      	mov	ip, r0
 80032c2:	4463      	add	r3, ip
 80032c4:	4099      	lsls	r1, r3
 80032c6:	430d      	orrs	r5, r1
 80032c8:	002b      	movs	r3, r5
 80032ca:	1e59      	subs	r1, r3, #1
 80032cc:	418b      	sbcs	r3, r1
 80032ce:	4323      	orrs	r3, r4
 80032d0:	0759      	lsls	r1, r3, #29
 80032d2:	d003      	beq.n	80032dc <__aeabi_d2f+0xb0>
 80032d4:	210f      	movs	r1, #15
 80032d6:	4019      	ands	r1, r3
 80032d8:	2904      	cmp	r1, #4
 80032da:	d10b      	bne.n	80032f4 <__aeabi_d2f+0xc8>
 80032dc:	019b      	lsls	r3, r3, #6
 80032de:	2000      	movs	r0, #0
 80032e0:	0a5b      	lsrs	r3, r3, #9
 80032e2:	e7b9      	b.n	8003258 <__aeabi_d2f+0x2c>
 80032e4:	210f      	movs	r1, #15
 80032e6:	4019      	ands	r1, r3
 80032e8:	2904      	cmp	r1, #4
 80032ea:	d104      	bne.n	80032f6 <__aeabi_d2f+0xca>
 80032ec:	019b      	lsls	r3, r3, #6
 80032ee:	0a5b      	lsrs	r3, r3, #9
 80032f0:	b2e0      	uxtb	r0, r4
 80032f2:	e7b1      	b.n	8003258 <__aeabi_d2f+0x2c>
 80032f4:	2400      	movs	r4, #0
 80032f6:	3304      	adds	r3, #4
 80032f8:	0159      	lsls	r1, r3, #5
 80032fa:	d5f7      	bpl.n	80032ec <__aeabi_d2f+0xc0>
 80032fc:	3401      	adds	r4, #1
 80032fe:	2300      	movs	r3, #0
 8003300:	b2e0      	uxtb	r0, r4
 8003302:	e7a9      	b.n	8003258 <__aeabi_d2f+0x2c>
 8003304:	2000      	movs	r0, #0
 8003306:	2300      	movs	r3, #0
 8003308:	e7a6      	b.n	8003258 <__aeabi_d2f+0x2c>
 800330a:	4c08      	ldr	r4, [pc, #32]	@ (800332c <__aeabi_d2f+0x100>)
 800330c:	191c      	adds	r4, r3, r4
 800330e:	002b      	movs	r3, r5
 8003310:	40a5      	lsls	r5, r4
 8003312:	40c3      	lsrs	r3, r0
 8003314:	40a1      	lsls	r1, r4
 8003316:	1e68      	subs	r0, r5, #1
 8003318:	4185      	sbcs	r5, r0
 800331a:	4329      	orrs	r1, r5
 800331c:	430b      	orrs	r3, r1
 800331e:	e7d7      	b.n	80032d0 <__aeabi_d2f+0xa4>
 8003320:	000007fe 	.word	0x000007fe
 8003324:	fffffc80 	.word	0xfffffc80
 8003328:	fffffca2 	.word	0xfffffca2
 800332c:	fffffc82 	.word	0xfffffc82

08003330 <__clzsi2>:
 8003330:	211c      	movs	r1, #28
 8003332:	2301      	movs	r3, #1
 8003334:	041b      	lsls	r3, r3, #16
 8003336:	4298      	cmp	r0, r3
 8003338:	d301      	bcc.n	800333e <__clzsi2+0xe>
 800333a:	0c00      	lsrs	r0, r0, #16
 800333c:	3910      	subs	r1, #16
 800333e:	0a1b      	lsrs	r3, r3, #8
 8003340:	4298      	cmp	r0, r3
 8003342:	d301      	bcc.n	8003348 <__clzsi2+0x18>
 8003344:	0a00      	lsrs	r0, r0, #8
 8003346:	3908      	subs	r1, #8
 8003348:	091b      	lsrs	r3, r3, #4
 800334a:	4298      	cmp	r0, r3
 800334c:	d301      	bcc.n	8003352 <__clzsi2+0x22>
 800334e:	0900      	lsrs	r0, r0, #4
 8003350:	3904      	subs	r1, #4
 8003352:	a202      	add	r2, pc, #8	@ (adr r2, 800335c <__clzsi2+0x2c>)
 8003354:	5c10      	ldrb	r0, [r2, r0]
 8003356:	1840      	adds	r0, r0, r1
 8003358:	4770      	bx	lr
 800335a:	46c0      	nop			@ (mov r8, r8)
 800335c:	02020304 	.word	0x02020304
 8003360:	01010101 	.word	0x01010101
	...

0800336c <MPU6050_Init>:
    .Q_bias = 0.003f,
    .R_measure = 0.03f
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx)
{
 800336c:	b590      	push	{r4, r7, lr}
 800336e:	b089      	sub	sp, #36	@ 0x24
 8003370:	af04      	add	r7, sp, #16
 8003372:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t data;

    // Read WHO_AM_I register (should return 0x68)
    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 8003374:	2364      	movs	r3, #100	@ 0x64
 8003376:	6878      	ldr	r0, [r7, #4]
 8003378:	9302      	str	r3, [sp, #8]
 800337a:	2301      	movs	r3, #1
 800337c:	9301      	str	r3, [sp, #4]
 800337e:	240f      	movs	r4, #15
 8003380:	193b      	adds	r3, r7, r4
 8003382:	9300      	str	r3, [sp, #0]
 8003384:	2301      	movs	r3, #1
 8003386:	2275      	movs	r2, #117	@ 0x75
 8003388:	21d0      	movs	r1, #208	@ 0xd0
 800338a:	f001 fcb7 	bl	8004cfc <HAL_I2C_Mem_Read>

    if (check == 0x68)
 800338e:	193b      	adds	r3, r7, r4
 8003390:	781b      	ldrb	r3, [r3, #0]
 8003392:	2b68      	cmp	r3, #104	@ 0x68
 8003394:	d15a      	bne.n	800344c <MPU6050_Init+0xe0>
    {
        // Wake up MPU6050
        data = 0x00;
 8003396:	210e      	movs	r1, #14
 8003398:	187b      	adds	r3, r7, r1
 800339a:	2200      	movs	r2, #0
 800339c:	701a      	strb	r2, [r3, #0]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &data, 1, i2c_timeout);
 800339e:	2364      	movs	r3, #100	@ 0x64
 80033a0:	6878      	ldr	r0, [r7, #4]
 80033a2:	9302      	str	r3, [sp, #8]
 80033a4:	2301      	movs	r3, #1
 80033a6:	9301      	str	r3, [sp, #4]
 80033a8:	000c      	movs	r4, r1
 80033aa:	187b      	adds	r3, r7, r1
 80033ac:	9300      	str	r3, [sp, #0]
 80033ae:	2301      	movs	r3, #1
 80033b0:	226b      	movs	r2, #107	@ 0x6b
 80033b2:	21d0      	movs	r1, #208	@ 0xd0
 80033b4:	f001 fb74 	bl	8004aa0 <HAL_I2C_Mem_Write>

        // Sample rate = Gyro rate
        data = 0x00;
 80033b8:	0021      	movs	r1, r4
 80033ba:	187b      	adds	r3, r7, r1
 80033bc:	2200      	movs	r2, #0
 80033be:	701a      	strb	r2, [r3, #0]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &data, 1, i2c_timeout);
 80033c0:	2364      	movs	r3, #100	@ 0x64
 80033c2:	6878      	ldr	r0, [r7, #4]
 80033c4:	9302      	str	r3, [sp, #8]
 80033c6:	2301      	movs	r3, #1
 80033c8:	9301      	str	r3, [sp, #4]
 80033ca:	000c      	movs	r4, r1
 80033cc:	187b      	adds	r3, r7, r1
 80033ce:	9300      	str	r3, [sp, #0]
 80033d0:	2301      	movs	r3, #1
 80033d2:	2219      	movs	r2, #25
 80033d4:	21d0      	movs	r1, #208	@ 0xd0
 80033d6:	f001 fb63 	bl	8004aa0 <HAL_I2C_Mem_Write>

        // Digital Low Pass Filter  44 Hz (important for motors)
        data = 0x03;
 80033da:	0021      	movs	r1, r4
 80033dc:	187b      	adds	r3, r7, r1
 80033de:	2203      	movs	r2, #3
 80033e0:	701a      	strb	r2, [r3, #0]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, CONFIG_REG, 1, &data, 1, i2c_timeout);
 80033e2:	2364      	movs	r3, #100	@ 0x64
 80033e4:	6878      	ldr	r0, [r7, #4]
 80033e6:	9302      	str	r3, [sp, #8]
 80033e8:	2301      	movs	r3, #1
 80033ea:	9301      	str	r3, [sp, #4]
 80033ec:	000c      	movs	r4, r1
 80033ee:	187b      	adds	r3, r7, r1
 80033f0:	9300      	str	r3, [sp, #0]
 80033f2:	2301      	movs	r3, #1
 80033f4:	221a      	movs	r2, #26
 80033f6:	21d0      	movs	r1, #208	@ 0xd0
 80033f8:	f001 fb52 	bl	8004aa0 <HAL_I2C_Mem_Write>

        // Accelerometer 2g
        data = 0x00;
 80033fc:	0021      	movs	r1, r4
 80033fe:	187b      	adds	r3, r7, r1
 8003400:	2200      	movs	r2, #0
 8003402:	701a      	strb	r2, [r3, #0]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &data, 1, i2c_timeout);
 8003404:	2364      	movs	r3, #100	@ 0x64
 8003406:	6878      	ldr	r0, [r7, #4]
 8003408:	9302      	str	r3, [sp, #8]
 800340a:	2301      	movs	r3, #1
 800340c:	9301      	str	r3, [sp, #4]
 800340e:	000c      	movs	r4, r1
 8003410:	187b      	adds	r3, r7, r1
 8003412:	9300      	str	r3, [sp, #0]
 8003414:	2301      	movs	r3, #1
 8003416:	221c      	movs	r2, #28
 8003418:	21d0      	movs	r1, #208	@ 0xd0
 800341a:	f001 fb41 	bl	8004aa0 <HAL_I2C_Mem_Write>

        // Gyroscope 500 deg/s
        data = 0x08;
 800341e:	0021      	movs	r1, r4
 8003420:	187b      	adds	r3, r7, r1
 8003422:	2208      	movs	r2, #8
 8003424:	701a      	strb	r2, [r3, #0]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &data, 1, i2c_timeout);
 8003426:	2364      	movs	r3, #100	@ 0x64
 8003428:	6878      	ldr	r0, [r7, #4]
 800342a:	9302      	str	r3, [sp, #8]
 800342c:	2301      	movs	r3, #1
 800342e:	9301      	str	r3, [sp, #4]
 8003430:	187b      	adds	r3, r7, r1
 8003432:	9300      	str	r3, [sp, #0]
 8003434:	2301      	movs	r3, #1
 8003436:	221b      	movs	r2, #27
 8003438:	21d0      	movs	r1, #208	@ 0xd0
 800343a:	f001 fb31 	bl	8004aa0 <HAL_I2C_Mem_Write>

        timer = HAL_GetTick();
 800343e:	f001 f837 	bl	80044b0 <HAL_GetTick>
 8003442:	0002      	movs	r2, r0
 8003444:	4b04      	ldr	r3, [pc, #16]	@ (8003458 <MPU6050_Init+0xec>)
 8003446:	601a      	str	r2, [r3, #0]
        return 0; // success
 8003448:	2300      	movs	r3, #0
 800344a:	e000      	b.n	800344e <MPU6050_Init+0xe2>
    }
    return 1; // failure
 800344c:	2301      	movs	r3, #1
}
 800344e:	0018      	movs	r0, r3
 8003450:	46bd      	mov	sp, r7
 8003452:	b005      	add	sp, #20
 8003454:	bd90      	pop	{r4, r7, pc}
 8003456:	46c0      	nop			@ (mov r8, r8)
 8003458:	2000010c 	.word	0x2000010c

0800345c <MPU6050_Read_All>:

void MPU6050_Read_All(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct)
{
 800345c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800345e:	b093      	sub	sp, #76	@ 0x4c
 8003460:	af04      	add	r7, sp, #16
 8003462:	6078      	str	r0, [r7, #4]
 8003464:	6039      	str	r1, [r7, #0]
    uint8_t recData[14];
    int16_t temp;

    // Read accel, temp, gyro in one burst
    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, recData, 14, i2c_timeout);
 8003466:	2364      	movs	r3, #100	@ 0x64
 8003468:	6878      	ldr	r0, [r7, #4]
 800346a:	9302      	str	r3, [sp, #8]
 800346c:	230e      	movs	r3, #14
 800346e:	9301      	str	r3, [sp, #4]
 8003470:	2408      	movs	r4, #8
 8003472:	193b      	adds	r3, r7, r4
 8003474:	9300      	str	r3, [sp, #0]
 8003476:	2301      	movs	r3, #1
 8003478:	223b      	movs	r2, #59	@ 0x3b
 800347a:	21d0      	movs	r1, #208	@ 0xd0
 800347c:	f001 fc3e 	bl	8004cfc <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t)(recData[0] << 8 | recData[1]);
 8003480:	0020      	movs	r0, r4
 8003482:	183b      	adds	r3, r7, r0
 8003484:	781b      	ldrb	r3, [r3, #0]
 8003486:	b21b      	sxth	r3, r3
 8003488:	021b      	lsls	r3, r3, #8
 800348a:	b21a      	sxth	r2, r3
 800348c:	183b      	adds	r3, r7, r0
 800348e:	785b      	ldrb	r3, [r3, #1]
 8003490:	b21b      	sxth	r3, r3
 8003492:	4313      	orrs	r3, r2
 8003494:	b21a      	sxth	r2, r3
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t)(recData[2] << 8 | recData[3]);
 800349a:	183b      	adds	r3, r7, r0
 800349c:	789b      	ldrb	r3, [r3, #2]
 800349e:	b21b      	sxth	r3, r3
 80034a0:	021b      	lsls	r3, r3, #8
 80034a2:	b21a      	sxth	r2, r3
 80034a4:	183b      	adds	r3, r7, r0
 80034a6:	78db      	ldrb	r3, [r3, #3]
 80034a8:	b21b      	sxth	r3, r3
 80034aa:	4313      	orrs	r3, r2
 80034ac:	b21a      	sxth	r2, r3
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t)(recData[4] << 8 | recData[5]);
 80034b2:	183b      	adds	r3, r7, r0
 80034b4:	791b      	ldrb	r3, [r3, #4]
 80034b6:	b21b      	sxth	r3, r3
 80034b8:	021b      	lsls	r3, r3, #8
 80034ba:	b21a      	sxth	r2, r3
 80034bc:	183b      	adds	r3, r7, r0
 80034be:	795b      	ldrb	r3, [r3, #5]
 80034c0:	b21b      	sxth	r3, r3
 80034c2:	4313      	orrs	r3, r2
 80034c4:	b21a      	sxth	r2, r3
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	809a      	strh	r2, [r3, #4]
    temp = (int16_t)(recData[6] << 8 | recData[7]);
 80034ca:	183b      	adds	r3, r7, r0
 80034cc:	799b      	ldrb	r3, [r3, #6]
 80034ce:	b21b      	sxth	r3, r3
 80034d0:	021b      	lsls	r3, r3, #8
 80034d2:	b219      	sxth	r1, r3
 80034d4:	183b      	adds	r3, r7, r0
 80034d6:	79db      	ldrb	r3, [r3, #7]
 80034d8:	b21a      	sxth	r2, r3
 80034da:	242e      	movs	r4, #46	@ 0x2e
 80034dc:	193b      	adds	r3, r7, r4
 80034de:	430a      	orrs	r2, r1
 80034e0:	801a      	strh	r2, [r3, #0]
    DataStruct->Gyro_X_RAW  = (int16_t)(recData[8] << 8 | recData[9]);
 80034e2:	0001      	movs	r1, r0
 80034e4:	187b      	adds	r3, r7, r1
 80034e6:	7a1b      	ldrb	r3, [r3, #8]
 80034e8:	b21b      	sxth	r3, r3
 80034ea:	021b      	lsls	r3, r3, #8
 80034ec:	b21a      	sxth	r2, r3
 80034ee:	187b      	adds	r3, r7, r1
 80034f0:	7a5b      	ldrb	r3, [r3, #9]
 80034f2:	b21b      	sxth	r3, r3
 80034f4:	4313      	orrs	r3, r2
 80034f6:	b21a      	sxth	r2, r3
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW  = (int16_t)(recData[10] << 8 | recData[11]);
 80034fc:	187b      	adds	r3, r7, r1
 80034fe:	7a9b      	ldrb	r3, [r3, #10]
 8003500:	b21b      	sxth	r3, r3
 8003502:	021b      	lsls	r3, r3, #8
 8003504:	b21a      	sxth	r2, r3
 8003506:	187b      	adds	r3, r7, r1
 8003508:	7adb      	ldrb	r3, [r3, #11]
 800350a:	b21b      	sxth	r3, r3
 800350c:	4313      	orrs	r3, r2
 800350e:	b21a      	sxth	r2, r3
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	845a      	strh	r2, [r3, #34]	@ 0x22
    DataStruct->Gyro_Z_RAW  = (int16_t)(recData[12] << 8 | recData[13]);
 8003514:	187b      	adds	r3, r7, r1
 8003516:	7b1b      	ldrb	r3, [r3, #12]
 8003518:	b21b      	sxth	r3, r3
 800351a:	021b      	lsls	r3, r3, #8
 800351c:	b21a      	sxth	r2, r3
 800351e:	187b      	adds	r3, r7, r1
 8003520:	7b5b      	ldrb	r3, [r3, #13]
 8003522:	b21b      	sxth	r3, r3
 8003524:	4313      	orrs	r3, r2
 8003526:	b21a      	sxth	r2, r3
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	849a      	strh	r2, [r3, #36]	@ 0x24

    // Convert raw data
    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	2200      	movs	r2, #0
 8003530:	5e9b      	ldrsh	r3, [r3, r2]
 8003532:	0018      	movs	r0, r3
 8003534:	f7ff fe28 	bl	8003188 <__aeabi_i2d>
 8003538:	2200      	movs	r2, #0
 800353a:	4b86      	ldr	r3, [pc, #536]	@ (8003754 <MPU6050_Read_All+0x2f8>)
 800353c:	f7fe fa9c 	bl	8001a78 <__aeabi_ddiv>
 8003540:	0002      	movs	r2, r0
 8003542:	000b      	movs	r3, r1
 8003544:	6839      	ldr	r1, [r7, #0]
 8003546:	608a      	str	r2, [r1, #8]
 8003548:	60cb      	str	r3, [r1, #12]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	2202      	movs	r2, #2
 800354e:	5e9b      	ldrsh	r3, [r3, r2]
 8003550:	0018      	movs	r0, r3
 8003552:	f7ff fe19 	bl	8003188 <__aeabi_i2d>
 8003556:	2200      	movs	r2, #0
 8003558:	4b7e      	ldr	r3, [pc, #504]	@ (8003754 <MPU6050_Read_All+0x2f8>)
 800355a:	f7fe fa8d 	bl	8001a78 <__aeabi_ddiv>
 800355e:	0002      	movs	r2, r0
 8003560:	000b      	movs	r3, r1
 8003562:	6839      	ldr	r1, [r7, #0]
 8003564:	610a      	str	r2, [r1, #16]
 8003566:	614b      	str	r3, [r1, #20]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	2204      	movs	r2, #4
 800356c:	5e9b      	ldrsh	r3, [r3, r2]
 800356e:	0018      	movs	r0, r3
 8003570:	f7ff fe0a 	bl	8003188 <__aeabi_i2d>
 8003574:	2200      	movs	r2, #0
 8003576:	4b78      	ldr	r3, [pc, #480]	@ (8003758 <MPU6050_Read_All+0x2fc>)
 8003578:	f7fe fa7e 	bl	8001a78 <__aeabi_ddiv>
 800357c:	0002      	movs	r2, r0
 800357e:	000b      	movs	r3, r1
 8003580:	6839      	ldr	r1, [r7, #0]
 8003582:	618a      	str	r2, [r1, #24]
 8003584:	61cb      	str	r3, [r1, #28]
    DataStruct->Temperature = (float)(temp / 340.0 + 36.53);
 8003586:	193b      	adds	r3, r7, r4
 8003588:	2200      	movs	r2, #0
 800358a:	5e9b      	ldrsh	r3, [r3, r2]
 800358c:	0018      	movs	r0, r3
 800358e:	f7ff fdfb 	bl	8003188 <__aeabi_i2d>
 8003592:	2200      	movs	r2, #0
 8003594:	4b71      	ldr	r3, [pc, #452]	@ (800375c <MPU6050_Read_All+0x300>)
 8003596:	f7fe fa6f 	bl	8001a78 <__aeabi_ddiv>
 800359a:	0002      	movs	r2, r0
 800359c:	000b      	movs	r3, r1
 800359e:	0010      	movs	r0, r2
 80035a0:	0019      	movs	r1, r3
 80035a2:	4a6f      	ldr	r2, [pc, #444]	@ (8003760 <MPU6050_Read_All+0x304>)
 80035a4:	4b6f      	ldr	r3, [pc, #444]	@ (8003764 <MPU6050_Read_All+0x308>)
 80035a6:	f7fd fea1 	bl	80012ec <__aeabi_dadd>
 80035aa:	0002      	movs	r2, r0
 80035ac:	000b      	movs	r3, r1
 80035ae:	0010      	movs	r0, r2
 80035b0:	0019      	movs	r1, r3
 80035b2:	f7ff fe3b 	bl	800322c <__aeabi_d2f>
 80035b6:	1c02      	adds	r2, r0, #0
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	641a      	str	r2, [r3, #64]	@ 0x40

    DataStruct->Gx = DataStruct->Gyro_X_RAW / 65.5;
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	2220      	movs	r2, #32
 80035c0:	5e9b      	ldrsh	r3, [r3, r2]
 80035c2:	0018      	movs	r0, r3
 80035c4:	f7ff fde0 	bl	8003188 <__aeabi_i2d>
 80035c8:	2200      	movs	r2, #0
 80035ca:	4b67      	ldr	r3, [pc, #412]	@ (8003768 <MPU6050_Read_All+0x30c>)
 80035cc:	f7fe fa54 	bl	8001a78 <__aeabi_ddiv>
 80035d0:	0002      	movs	r2, r0
 80035d2:	000b      	movs	r3, r1
 80035d4:	6839      	ldr	r1, [r7, #0]
 80035d6:	628a      	str	r2, [r1, #40]	@ 0x28
 80035d8:	62cb      	str	r3, [r1, #44]	@ 0x2c
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 65.5;
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	2222      	movs	r2, #34	@ 0x22
 80035de:	5e9b      	ldrsh	r3, [r3, r2]
 80035e0:	0018      	movs	r0, r3
 80035e2:	f7ff fdd1 	bl	8003188 <__aeabi_i2d>
 80035e6:	2200      	movs	r2, #0
 80035e8:	4b5f      	ldr	r3, [pc, #380]	@ (8003768 <MPU6050_Read_All+0x30c>)
 80035ea:	f7fe fa45 	bl	8001a78 <__aeabi_ddiv>
 80035ee:	0002      	movs	r2, r0
 80035f0:	000b      	movs	r3, r1
 80035f2:	6839      	ldr	r1, [r7, #0]
 80035f4:	630a      	str	r2, [r1, #48]	@ 0x30
 80035f6:	634b      	str	r3, [r1, #52]	@ 0x34
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 65.5;
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	2224      	movs	r2, #36	@ 0x24
 80035fc:	5e9b      	ldrsh	r3, [r3, r2]
 80035fe:	0018      	movs	r0, r3
 8003600:	f7ff fdc2 	bl	8003188 <__aeabi_i2d>
 8003604:	2200      	movs	r2, #0
 8003606:	4b58      	ldr	r3, [pc, #352]	@ (8003768 <MPU6050_Read_All+0x30c>)
 8003608:	f7fe fa36 	bl	8001a78 <__aeabi_ddiv>
 800360c:	0002      	movs	r2, r0
 800360e:	000b      	movs	r3, r1
 8003610:	6839      	ldr	r1, [r7, #0]
 8003612:	638a      	str	r2, [r1, #56]	@ 0x38
 8003614:	63cb      	str	r3, [r1, #60]	@ 0x3c

    // Time difference
    double dt = (double)(HAL_GetTick() - timer) / 1000.0;
 8003616:	f000 ff4b 	bl	80044b0 <HAL_GetTick>
 800361a:	0002      	movs	r2, r0
 800361c:	4b53      	ldr	r3, [pc, #332]	@ (800376c <MPU6050_Read_All+0x310>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	1ad3      	subs	r3, r2, r3
 8003622:	0018      	movs	r0, r3
 8003624:	f7ff fdde 	bl	80031e4 <__aeabi_ui2d>
 8003628:	2200      	movs	r2, #0
 800362a:	4b51      	ldr	r3, [pc, #324]	@ (8003770 <MPU6050_Read_All+0x314>)
 800362c:	f7fe fa24 	bl	8001a78 <__aeabi_ddiv>
 8003630:	0002      	movs	r2, r0
 8003632:	000b      	movs	r3, r1
 8003634:	633a      	str	r2, [r7, #48]	@ 0x30
 8003636:	637b      	str	r3, [r7, #52]	@ 0x34
    timer = HAL_GetTick();
 8003638:	f000 ff3a 	bl	80044b0 <HAL_GetTick>
 800363c:	0002      	movs	r2, r0
 800363e:	4b4b      	ldr	r3, [pc, #300]	@ (800376c <MPU6050_Read_All+0x310>)
 8003640:	601a      	str	r2, [r3, #0]
    if (dt <= 0) dt = 0.01;
 8003642:	2200      	movs	r2, #0
 8003644:	2300      	movs	r3, #0
 8003646:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003648:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800364a:	f7fc ff05 	bl	8000458 <__aeabi_dcmple>
 800364e:	1e03      	subs	r3, r0, #0
 8003650:	d003      	beq.n	800365a <MPU6050_Read_All+0x1fe>
 8003652:	4a48      	ldr	r2, [pc, #288]	@ (8003774 <MPU6050_Read_All+0x318>)
 8003654:	4b48      	ldr	r3, [pc, #288]	@ (8003778 <MPU6050_Read_All+0x31c>)
 8003656:	633a      	str	r2, [r7, #48]	@ 0x30
 8003658:	637b      	str	r3, [r7, #52]	@ 0x34

    // Calculate roll and pitch from accelerometer
    double roll = atan2(
        DataStruct->Accel_Y_RAW,
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	2202      	movs	r2, #2
 800365e:	5e9b      	ldrsh	r3, [r3, r2]
    double roll = atan2(
 8003660:	0018      	movs	r0, r3
 8003662:	f7ff fd91 	bl	8003188 <__aeabi_i2d>
 8003666:	0004      	movs	r4, r0
 8003668:	000d      	movs	r5, r1
        sqrt(DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW +
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	2200      	movs	r2, #0
 800366e:	5e9b      	ldrsh	r3, [r3, r2]
 8003670:	001a      	movs	r2, r3
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	2100      	movs	r1, #0
 8003676:	5e5b      	ldrsh	r3, [r3, r1]
 8003678:	435a      	muls	r2, r3
             DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW)
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	2104      	movs	r1, #4
 800367e:	5e5b      	ldrsh	r3, [r3, r1]
 8003680:	0019      	movs	r1, r3
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	2004      	movs	r0, #4
 8003686:	5e1b      	ldrsh	r3, [r3, r0]
 8003688:	434b      	muls	r3, r1
        sqrt(DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW +
 800368a:	18d3      	adds	r3, r2, r3
    double roll = atan2(
 800368c:	0018      	movs	r0, r3
 800368e:	f7ff fd7b 	bl	8003188 <__aeabi_i2d>
 8003692:	0002      	movs	r2, r0
 8003694:	000b      	movs	r3, r1
 8003696:	0010      	movs	r0, r2
 8003698:	0019      	movs	r1, r3
 800369a:	f004 faeb 	bl	8007c74 <sqrt>
 800369e:	0002      	movs	r2, r0
 80036a0:	000b      	movs	r3, r1
 80036a2:	0020      	movs	r0, r4
 80036a4:	0029      	movs	r1, r5
 80036a6:	f004 fae1 	bl	8007c6c <atan2>
 80036aa:	4a34      	ldr	r2, [pc, #208]	@ (800377c <MPU6050_Read_All+0x320>)
 80036ac:	4b34      	ldr	r3, [pc, #208]	@ (8003780 <MPU6050_Read_All+0x324>)
 80036ae:	f7fe fe1d 	bl	80022ec <__aeabi_dmul>
 80036b2:	0002      	movs	r2, r0
 80036b4:	000b      	movs	r3, r1
 80036b6:	623a      	str	r2, [r7, #32]
 80036b8:	627b      	str	r3, [r7, #36]	@ 0x24
    ) * RAD_TO_DEG;

    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	2200      	movs	r2, #0
 80036be:	5e9b      	ldrsh	r3, [r3, r2]
 80036c0:	425b      	negs	r3, r3
 80036c2:	0018      	movs	r0, r3
 80036c4:	f7ff fd60 	bl	8003188 <__aeabi_i2d>
 80036c8:	0004      	movs	r4, r0
 80036ca:	000d      	movs	r5, r1
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	2204      	movs	r2, #4
 80036d0:	5e9b      	ldrsh	r3, [r3, r2]
 80036d2:	0018      	movs	r0, r3
 80036d4:	f7ff fd58 	bl	8003188 <__aeabi_i2d>
 80036d8:	0002      	movs	r2, r0
 80036da:	000b      	movs	r3, r1
 80036dc:	0020      	movs	r0, r4
 80036de:	0029      	movs	r1, r5
 80036e0:	f004 fac4 	bl	8007c6c <atan2>
 80036e4:	4a25      	ldr	r2, [pc, #148]	@ (800377c <MPU6050_Read_All+0x320>)
 80036e6:	4b26      	ldr	r3, [pc, #152]	@ (8003780 <MPU6050_Read_All+0x324>)
 80036e8:	f7fe fe00 	bl	80022ec <__aeabi_dmul>
 80036ec:	0002      	movs	r2, r0
 80036ee:	000b      	movs	r3, r1
 80036f0:	61ba      	str	r2, [r7, #24]
 80036f2:	61fb      	str	r3, [r7, #28]

    // Kalman filter fusion
    DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80036f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036fa:	69bc      	ldr	r4, [r7, #24]
 80036fc:	69fd      	ldr	r5, [r7, #28]
 80036fe:	4e21      	ldr	r6, [pc, #132]	@ (8003784 <MPU6050_Read_All+0x328>)
 8003700:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003702:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8003704:	9002      	str	r0, [sp, #8]
 8003706:	9103      	str	r1, [sp, #12]
 8003708:	9200      	str	r2, [sp, #0]
 800370a:	9301      	str	r3, [sp, #4]
 800370c:	0022      	movs	r2, r4
 800370e:	002b      	movs	r3, r5
 8003710:	0030      	movs	r0, r6
 8003712:	f000 f83b 	bl	800378c <Kalman_getAngle>
 8003716:	0002      	movs	r2, r0
 8003718:	000b      	movs	r3, r1
 800371a:	6839      	ldr	r1, [r7, #0]
 800371c:	650a      	str	r2, [r1, #80]	@ 0x50
 800371e:	654b      	str	r3, [r1, #84]	@ 0x54
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll,  DataStruct->Gx, dt);
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003724:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003726:	6a3c      	ldr	r4, [r7, #32]
 8003728:	6a7d      	ldr	r5, [r7, #36]	@ 0x24
 800372a:	4e17      	ldr	r6, [pc, #92]	@ (8003788 <MPU6050_Read_All+0x32c>)
 800372c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800372e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8003730:	9002      	str	r0, [sp, #8]
 8003732:	9103      	str	r1, [sp, #12]
 8003734:	9200      	str	r2, [sp, #0]
 8003736:	9301      	str	r3, [sp, #4]
 8003738:	0022      	movs	r2, r4
 800373a:	002b      	movs	r3, r5
 800373c:	0030      	movs	r0, r6
 800373e:	f000 f825 	bl	800378c <Kalman_getAngle>
 8003742:	0002      	movs	r2, r0
 8003744:	000b      	movs	r3, r1
 8003746:	6839      	ldr	r1, [r7, #0]
 8003748:	648a      	str	r2, [r1, #72]	@ 0x48
 800374a:	64cb      	str	r3, [r1, #76]	@ 0x4c
}
 800374c:	46c0      	nop			@ (mov r8, r8)
 800374e:	46bd      	mov	sp, r7
 8003750:	b00f      	add	sp, #60	@ 0x3c
 8003752:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003754:	40d00000 	.word	0x40d00000
 8003758:	40cc2900 	.word	0x40cc2900
 800375c:	40754000 	.word	0x40754000
 8003760:	0a3d70a4 	.word	0x0a3d70a4
 8003764:	404243d7 	.word	0x404243d7
 8003768:	40506000 	.word	0x40506000
 800376c:	2000010c 	.word	0x2000010c
 8003770:	408f4000 	.word	0x408f4000
 8003774:	47ae147b 	.word	0x47ae147b
 8003778:	3f847ae1 	.word	0x3f847ae1
 800377c:	1a63c1f8 	.word	0x1a63c1f8
 8003780:	404ca5dc 	.word	0x404ca5dc
 8003784:	20000048 	.word	0x20000048
 8003788:	20000000 	.word	0x20000000

0800378c <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt)
{
 800378c:	b5b0      	push	{r4, r5, r7, lr}
 800378e:	b092      	sub	sp, #72	@ 0x48
 8003790:	af00      	add	r7, sp, #0
 8003792:	60f8      	str	r0, [r7, #12]
 8003794:	603a      	str	r2, [r7, #0]
 8003796:	607b      	str	r3, [r7, #4]
    double rate = newRate - Kalman->bias;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	6a1a      	ldr	r2, [r3, #32]
 800379c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800379e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80037a0:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 80037a2:	f7ff f889 	bl	80028b8 <__aeabi_dsub>
 80037a6:	0002      	movs	r2, r0
 80037a8:	000b      	movs	r3, r1
 80037aa:	643a      	str	r2, [r7, #64]	@ 0x40
 80037ac:	647b      	str	r3, [r7, #68]	@ 0x44
    Kalman->angle += dt * rate;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	699c      	ldr	r4, [r3, #24]
 80037b2:	69dd      	ldr	r5, [r3, #28]
 80037b4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80037b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80037b8:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80037ba:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80037bc:	f7fe fd96 	bl	80022ec <__aeabi_dmul>
 80037c0:	0002      	movs	r2, r0
 80037c2:	000b      	movs	r3, r1
 80037c4:	0020      	movs	r0, r4
 80037c6:	0029      	movs	r1, r5
 80037c8:	f7fd fd90 	bl	80012ec <__aeabi_dadd>
 80037cc:	0002      	movs	r2, r0
 80037ce:	000b      	movs	r3, r1
 80037d0:	68f9      	ldr	r1, [r7, #12]
 80037d2:	618a      	str	r2, [r1, #24]
 80037d4:	61cb      	str	r3, [r1, #28]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1]
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 80037da:	6add      	ldr	r5, [r3, #44]	@ 0x2c
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 80037e0:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 80037e2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80037e4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80037e6:	f7fe fd81 	bl	80022ec <__aeabi_dmul>
 80037ea:	0002      	movs	r2, r0
 80037ec:	000b      	movs	r3, r1
 80037ee:	0010      	movs	r0, r2
 80037f0:	0019      	movs	r1, r3
                        - Kalman->P[0][1]
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80037f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037f8:	f7ff f85e 	bl	80028b8 <__aeabi_dsub>
 80037fc:	0002      	movs	r2, r0
 80037fe:	000b      	movs	r3, r1
 8003800:	0010      	movs	r0, r2
 8003802:	0019      	movs	r1, r3
                        - Kalman->P[1][0]
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003808:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800380a:	f7ff f855 	bl	80028b8 <__aeabi_dsub>
 800380e:	0002      	movs	r2, r0
 8003810:	000b      	movs	r3, r1
 8003812:	0010      	movs	r0, r2
 8003814:	0019      	movs	r1, r3
                        + Kalman->Q_angle);
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681a      	ldr	r2, [r3, #0]
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	f7fd fd66 	bl	80012ec <__aeabi_dadd>
 8003820:	0002      	movs	r2, r0
 8003822:	000b      	movs	r3, r1
 8003824:	0010      	movs	r0, r2
 8003826:	0019      	movs	r1, r3
    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1]
 8003828:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800382a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800382c:	f7fe fd5e 	bl	80022ec <__aeabi_dmul>
 8003830:	0002      	movs	r2, r0
 8003832:	000b      	movs	r3, r1
 8003834:	0020      	movs	r0, r4
 8003836:	0029      	movs	r1, r5
 8003838:	f7fd fd58 	bl	80012ec <__aeabi_dadd>
 800383c:	0002      	movs	r2, r0
 800383e:	000b      	movs	r3, r1
 8003840:	68f9      	ldr	r1, [r7, #12]
 8003842:	628a      	str	r2, [r1, #40]	@ 0x28
 8003844:	62cb      	str	r3, [r1, #44]	@ 0x2c
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	6b1c      	ldr	r4, [r3, #48]	@ 0x30
 800384a:	6b5d      	ldr	r5, [r3, #52]	@ 0x34
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8003850:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8003852:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003854:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003856:	f7fe fd49 	bl	80022ec <__aeabi_dmul>
 800385a:	0002      	movs	r2, r0
 800385c:	000b      	movs	r3, r1
 800385e:	0020      	movs	r0, r4
 8003860:	0029      	movs	r1, r5
 8003862:	f7ff f829 	bl	80028b8 <__aeabi_dsub>
 8003866:	0002      	movs	r2, r0
 8003868:	000b      	movs	r3, r1
 800386a:	68f9      	ldr	r1, [r7, #12]
 800386c:	630a      	str	r2, [r1, #48]	@ 0x30
 800386e:	634b      	str	r3, [r1, #52]	@ 0x34
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 8003874:	6bdd      	ldr	r5, [r3, #60]	@ 0x3c
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800387a:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 800387c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800387e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003880:	f7fe fd34 	bl	80022ec <__aeabi_dmul>
 8003884:	0002      	movs	r2, r0
 8003886:	000b      	movs	r3, r1
 8003888:	0020      	movs	r0, r4
 800388a:	0029      	movs	r1, r5
 800388c:	f7ff f814 	bl	80028b8 <__aeabi_dsub>
 8003890:	0002      	movs	r2, r0
 8003892:	000b      	movs	r3, r1
 8003894:	68f9      	ldr	r1, [r7, #12]
 8003896:	638a      	str	r2, [r1, #56]	@ 0x38
 8003898:	63cb      	str	r3, [r1, #60]	@ 0x3c
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 800389e:	6c5d      	ldr	r5, [r3, #68]	@ 0x44
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	6898      	ldr	r0, [r3, #8]
 80038a4:	68d9      	ldr	r1, [r3, #12]
 80038a6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80038a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80038aa:	f7fe fd1f 	bl	80022ec <__aeabi_dmul>
 80038ae:	0002      	movs	r2, r0
 80038b0:	000b      	movs	r3, r1
 80038b2:	0020      	movs	r0, r4
 80038b4:	0029      	movs	r1, r5
 80038b6:	f7fd fd19 	bl	80012ec <__aeabi_dadd>
 80038ba:	0002      	movs	r2, r0
 80038bc:	000b      	movs	r3, r1
 80038be:	68f9      	ldr	r1, [r7, #12]
 80038c0:	640a      	str	r2, [r1, #64]	@ 0x40
 80038c2:	644b      	str	r3, [r1, #68]	@ 0x44

    double S = Kalman->P[0][0] + Kalman->R_measure;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80038c8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	691a      	ldr	r2, [r3, #16]
 80038ce:	695b      	ldr	r3, [r3, #20]
 80038d0:	f7fd fd0c 	bl	80012ec <__aeabi_dadd>
 80038d4:	0002      	movs	r2, r0
 80038d6:	000b      	movs	r3, r1
 80038d8:	63ba      	str	r2, [r7, #56]	@ 0x38
 80038da:	63fb      	str	r3, [r7, #60]	@ 0x3c
    double K0 = Kalman->P[0][0] / S;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80038e0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80038e2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80038e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80038e6:	f7fe f8c7 	bl	8001a78 <__aeabi_ddiv>
 80038ea:	0002      	movs	r2, r0
 80038ec:	000b      	movs	r3, r1
 80038ee:	633a      	str	r2, [r7, #48]	@ 0x30
 80038f0:	637b      	str	r3, [r7, #52]	@ 0x34
    double K1 = Kalman->P[1][0] / S;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80038f6:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80038f8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80038fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80038fc:	f7fe f8bc 	bl	8001a78 <__aeabi_ddiv>
 8003900:	0002      	movs	r2, r0
 8003902:	000b      	movs	r3, r1
 8003904:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003906:	62fb      	str	r3, [r7, #44]	@ 0x2c

    double y = newAngle - Kalman->angle;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	699a      	ldr	r2, [r3, #24]
 800390c:	69db      	ldr	r3, [r3, #28]
 800390e:	6838      	ldr	r0, [r7, #0]
 8003910:	6879      	ldr	r1, [r7, #4]
 8003912:	f7fe ffd1 	bl	80028b8 <__aeabi_dsub>
 8003916:	0002      	movs	r2, r0
 8003918:	000b      	movs	r3, r1
 800391a:	623a      	str	r2, [r7, #32]
 800391c:	627b      	str	r3, [r7, #36]	@ 0x24
    Kalman->angle += K0 * y;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	699c      	ldr	r4, [r3, #24]
 8003922:	69dd      	ldr	r5, [r3, #28]
 8003924:	6a3a      	ldr	r2, [r7, #32]
 8003926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003928:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800392a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800392c:	f7fe fcde 	bl	80022ec <__aeabi_dmul>
 8003930:	0002      	movs	r2, r0
 8003932:	000b      	movs	r3, r1
 8003934:	0020      	movs	r0, r4
 8003936:	0029      	movs	r1, r5
 8003938:	f7fd fcd8 	bl	80012ec <__aeabi_dadd>
 800393c:	0002      	movs	r2, r0
 800393e:	000b      	movs	r3, r1
 8003940:	68f9      	ldr	r1, [r7, #12]
 8003942:	618a      	str	r2, [r1, #24]
 8003944:	61cb      	str	r3, [r1, #28]
    Kalman->bias  += K1 * y;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	6a1c      	ldr	r4, [r3, #32]
 800394a:	6a5d      	ldr	r5, [r3, #36]	@ 0x24
 800394c:	6a3a      	ldr	r2, [r7, #32]
 800394e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003950:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003952:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003954:	f7fe fcca 	bl	80022ec <__aeabi_dmul>
 8003958:	0002      	movs	r2, r0
 800395a:	000b      	movs	r3, r1
 800395c:	0020      	movs	r0, r4
 800395e:	0029      	movs	r1, r5
 8003960:	f7fd fcc4 	bl	80012ec <__aeabi_dadd>
 8003964:	0002      	movs	r2, r0
 8003966:	000b      	movs	r3, r1
 8003968:	68f9      	ldr	r1, [r7, #12]
 800396a:	620a      	str	r2, [r1, #32]
 800396c:	624b      	str	r3, [r1, #36]	@ 0x24

    double P00 = Kalman->P[0][0];
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003972:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003974:	61ba      	str	r2, [r7, #24]
 8003976:	61fb      	str	r3, [r7, #28]
    double P01 = Kalman->P[0][1];
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800397c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800397e:	613a      	str	r2, [r7, #16]
 8003980:	617b      	str	r3, [r7, #20]

    Kalman->P[0][0] -= K0 * P00;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 8003986:	6add      	ldr	r5, [r3, #44]	@ 0x2c
 8003988:	69ba      	ldr	r2, [r7, #24]
 800398a:	69fb      	ldr	r3, [r7, #28]
 800398c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800398e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8003990:	f7fe fcac 	bl	80022ec <__aeabi_dmul>
 8003994:	0002      	movs	r2, r0
 8003996:	000b      	movs	r3, r1
 8003998:	0020      	movs	r0, r4
 800399a:	0029      	movs	r1, r5
 800399c:	f7fe ff8c 	bl	80028b8 <__aeabi_dsub>
 80039a0:	0002      	movs	r2, r0
 80039a2:	000b      	movs	r3, r1
 80039a4:	68f9      	ldr	r1, [r7, #12]
 80039a6:	628a      	str	r2, [r1, #40]	@ 0x28
 80039a8:	62cb      	str	r3, [r1, #44]	@ 0x2c
    Kalman->P[0][1] -= K0 * P01;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	6b1c      	ldr	r4, [r3, #48]	@ 0x30
 80039ae:	6b5d      	ldr	r5, [r3, #52]	@ 0x34
 80039b0:	693a      	ldr	r2, [r7, #16]
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80039b6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80039b8:	f7fe fc98 	bl	80022ec <__aeabi_dmul>
 80039bc:	0002      	movs	r2, r0
 80039be:	000b      	movs	r3, r1
 80039c0:	0020      	movs	r0, r4
 80039c2:	0029      	movs	r1, r5
 80039c4:	f7fe ff78 	bl	80028b8 <__aeabi_dsub>
 80039c8:	0002      	movs	r2, r0
 80039ca:	000b      	movs	r3, r1
 80039cc:	68f9      	ldr	r1, [r7, #12]
 80039ce:	630a      	str	r2, [r1, #48]	@ 0x30
 80039d0:	634b      	str	r3, [r1, #52]	@ 0x34
    Kalman->P[1][0] -= K1 * P00;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	6b9c      	ldr	r4, [r3, #56]	@ 0x38
 80039d6:	6bdd      	ldr	r5, [r3, #60]	@ 0x3c
 80039d8:	69ba      	ldr	r2, [r7, #24]
 80039da:	69fb      	ldr	r3, [r7, #28]
 80039dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80039de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80039e0:	f7fe fc84 	bl	80022ec <__aeabi_dmul>
 80039e4:	0002      	movs	r2, r0
 80039e6:	000b      	movs	r3, r1
 80039e8:	0020      	movs	r0, r4
 80039ea:	0029      	movs	r1, r5
 80039ec:	f7fe ff64 	bl	80028b8 <__aeabi_dsub>
 80039f0:	0002      	movs	r2, r0
 80039f2:	000b      	movs	r3, r1
 80039f4:	68f9      	ldr	r1, [r7, #12]
 80039f6:	638a      	str	r2, [r1, #56]	@ 0x38
 80039f8:	63cb      	str	r3, [r1, #60]	@ 0x3c
    Kalman->P[1][1] -= K1 * P01;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 80039fe:	6c5d      	ldr	r5, [r3, #68]	@ 0x44
 8003a00:	693a      	ldr	r2, [r7, #16]
 8003a02:	697b      	ldr	r3, [r7, #20]
 8003a04:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003a06:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003a08:	f7fe fc70 	bl	80022ec <__aeabi_dmul>
 8003a0c:	0002      	movs	r2, r0
 8003a0e:	000b      	movs	r3, r1
 8003a10:	0020      	movs	r0, r4
 8003a12:	0029      	movs	r1, r5
 8003a14:	f7fe ff50 	bl	80028b8 <__aeabi_dsub>
 8003a18:	0002      	movs	r2, r0
 8003a1a:	000b      	movs	r3, r1
 8003a1c:	68f9      	ldr	r1, [r7, #12]
 8003a1e:	640a      	str	r2, [r1, #64]	@ 0x40
 8003a20:	644b      	str	r3, [r1, #68]	@ 0x44

    return Kalman->angle;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	699a      	ldr	r2, [r3, #24]
 8003a26:	69db      	ldr	r3, [r3, #28]
}
 8003a28:	0010      	movs	r0, r2
 8003a2a:	0019      	movs	r1, r3
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	b012      	add	sp, #72	@ 0x48
 8003a30:	bdb0      	pop	{r4, r5, r7, pc}
	...

08003a34 <Set_Motor_A>:
	return speed;
}
/* USER CODE BEGIN 0 */
// Motor A: Now uses TIM3_CH1 (IN1) and TIM3_CH2 (IN2)
void Set_Motor_A(int16_t speed)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b082      	sub	sp, #8
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	0002      	movs	r2, r0
 8003a3c:	1dbb      	adds	r3, r7, #6
 8003a3e:	801a      	strh	r2, [r3, #0]
    if (speed > 0) {
 8003a40:	1dbb      	adds	r3, r7, #6
 8003a42:	2200      	movs	r2, #0
 8003a44:	5e9b      	ldrsh	r3, [r3, r2]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	dd0a      	ble.n	8003a60 <Set_Motor_A+0x2c>
        // Forward: CH1 PWM, CH2 LOW
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, speed);
 8003a4a:	4b14      	ldr	r3, [pc, #80]	@ (8003a9c <Set_Motor_A+0x68>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	1dba      	adds	r2, r7, #6
 8003a50:	2100      	movs	r1, #0
 8003a52:	5e52      	ldrsh	r2, [r2, r1]
 8003a54:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8003a56:	4b11      	ldr	r3, [pc, #68]	@ (8003a9c <Set_Motor_A+0x68>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	639a      	str	r2, [r3, #56]	@ 0x38
    else {
        // Stop
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
    }
}
 8003a5e:	e018      	b.n	8003a92 <Set_Motor_A+0x5e>
    else if (speed < 0) {
 8003a60:	1dbb      	adds	r3, r7, #6
 8003a62:	2200      	movs	r2, #0
 8003a64:	5e9b      	ldrsh	r3, [r3, r2]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	da0b      	bge.n	8003a82 <Set_Motor_A+0x4e>
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8003a6a:	4b0c      	ldr	r3, [pc, #48]	@ (8003a9c <Set_Motor_A+0x68>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, -speed);
 8003a72:	1dbb      	adds	r3, r7, #6
 8003a74:	2200      	movs	r2, #0
 8003a76:	5e9b      	ldrsh	r3, [r3, r2]
 8003a78:	425a      	negs	r2, r3
 8003a7a:	4b08      	ldr	r3, [pc, #32]	@ (8003a9c <Set_Motor_A+0x68>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8003a80:	e007      	b.n	8003a92 <Set_Motor_A+0x5e>
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8003a82:	4b06      	ldr	r3, [pc, #24]	@ (8003a9c <Set_Motor_A+0x68>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	2200      	movs	r2, #0
 8003a88:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8003a8a:	4b04      	ldr	r3, [pc, #16]	@ (8003a9c <Set_Motor_A+0x68>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8003a92:	46c0      	nop			@ (mov r8, r8)
 8003a94:	46bd      	mov	sp, r7
 8003a96:	b002      	add	sp, #8
 8003a98:	bd80      	pop	{r7, pc}
 8003a9a:	46c0      	nop			@ (mov r8, r8)
 8003a9c:	200001bc 	.word	0x200001bc

08003aa0 <Set_Motor_B>:

// Motor B: Now uses TIM3_CH3 (IN3) and TIM3_CH4 (IN4)
void Set_Motor_B(int16_t speed)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b082      	sub	sp, #8
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	0002      	movs	r2, r0
 8003aa8:	1dbb      	adds	r3, r7, #6
 8003aaa:	801a      	strh	r2, [r3, #0]
    if (speed > 0) {
 8003aac:	1dbb      	adds	r3, r7, #6
 8003aae:	2200      	movs	r2, #0
 8003ab0:	5e9b      	ldrsh	r3, [r3, r2]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	dd0a      	ble.n	8003acc <Set_Motor_B+0x2c>
        // Forward: CH3 PWM, CH4 LOW
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, speed);
 8003ab6:	4b14      	ldr	r3, [pc, #80]	@ (8003b08 <Set_Motor_B+0x68>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	1dba      	adds	r2, r7, #6
 8003abc:	2100      	movs	r1, #0
 8003abe:	5e52      	ldrsh	r2, [r2, r1]
 8003ac0:	63da      	str	r2, [r3, #60]	@ 0x3c
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
 8003ac2:	4b11      	ldr	r3, [pc, #68]	@ (8003b08 <Set_Motor_B+0x68>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	641a      	str	r2, [r3, #64]	@ 0x40
    else {
        // Stop
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
    }
}
 8003aca:	e018      	b.n	8003afe <Set_Motor_B+0x5e>
    else if (speed < 0) {
 8003acc:	1dbb      	adds	r3, r7, #6
 8003ace:	2200      	movs	r2, #0
 8003ad0:	5e9b      	ldrsh	r3, [r3, r2]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	da0b      	bge.n	8003aee <Set_Motor_B+0x4e>
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8003ad6:	4b0c      	ldr	r3, [pc, #48]	@ (8003b08 <Set_Motor_B+0x68>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	2200      	movs	r2, #0
 8003adc:	63da      	str	r2, [r3, #60]	@ 0x3c
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, -speed);
 8003ade:	1dbb      	adds	r3, r7, #6
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	5e9b      	ldrsh	r3, [r3, r2]
 8003ae4:	425a      	negs	r2, r3
 8003ae6:	4b08      	ldr	r3, [pc, #32]	@ (8003b08 <Set_Motor_B+0x68>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8003aec:	e007      	b.n	8003afe <Set_Motor_B+0x5e>
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 8003aee:	4b06      	ldr	r3, [pc, #24]	@ (8003b08 <Set_Motor_B+0x68>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	2200      	movs	r2, #0
 8003af4:	63da      	str	r2, [r3, #60]	@ 0x3c
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
 8003af6:	4b04      	ldr	r3, [pc, #16]	@ (8003b08 <Set_Motor_B+0x68>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	2200      	movs	r2, #0
 8003afc:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8003afe:	46c0      	nop			@ (mov r8, r8)
 8003b00:	46bd      	mov	sp, r7
 8003b02:	b002      	add	sp, #8
 8003b04:	bd80      	pop	{r7, pc}
 8003b06:	46c0      	nop			@ (mov r8, r8)
 8003b08:	200001bc 	.word	0x200001bc

08003b0c <Balance_Control>:

// --- PID CONTROL LOOP ---
void Balance_Control(void)
{
 8003b0c:	b590      	push	{r4, r7, lr}
 8003b0e:	b087      	sub	sp, #28
 8003b10:	af00      	add	r7, sp, #0
    static float integral = 0.0f;
    float angle = -MPU6050.KalmanAngleX;
 8003b12:	4b3d      	ldr	r3, [pc, #244]	@ (8003c08 <Balance_Control+0xfc>)
 8003b14:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003b16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b18:	0010      	movs	r0, r2
 8003b1a:	0019      	movs	r1, r3
 8003b1c:	f7ff fb86 	bl	800322c <__aeabi_d2f>
 8003b20:	1c02      	adds	r2, r0, #0
 8003b22:	2380      	movs	r3, #128	@ 0x80
 8003b24:	061b      	lsls	r3, r3, #24
 8003b26:	4053      	eors	r3, r2
 8003b28:	617b      	str	r3, [r7, #20]
    float error = 0.0f - angle;
 8003b2a:	6979      	ldr	r1, [r7, #20]
 8003b2c:	2000      	movs	r0, #0
 8003b2e:	f7fd f913 	bl	8000d58 <__aeabi_fsub>
 8003b32:	1c03      	adds	r3, r0, #0
 8003b34:	613b      	str	r3, [r7, #16]
    static float prevError = 0.0f;
    static uint32_t lastTime = 0;
    float dt = (HAL_GetTick() - lastTime) / 1000.0f;
 8003b36:	f000 fcbb 	bl	80044b0 <HAL_GetTick>
 8003b3a:	0002      	movs	r2, r0
 8003b3c:	4b33      	ldr	r3, [pc, #204]	@ (8003c0c <Balance_Control+0x100>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	1ad3      	subs	r3, r2, r3
 8003b42:	0018      	movs	r0, r3
 8003b44:	f7fd fb8c 	bl	8001260 <__aeabi_ui2f>
 8003b48:	1c03      	adds	r3, r0, #0
 8003b4a:	4931      	ldr	r1, [pc, #196]	@ (8003c10 <Balance_Control+0x104>)
 8003b4c:	1c18      	adds	r0, r3, #0
 8003b4e:	f7fc fe93 	bl	8000878 <__aeabi_fdiv>
 8003b52:	1c03      	adds	r3, r0, #0
 8003b54:	60fb      	str	r3, [r7, #12]
    lastTime = HAL_GetTick();
 8003b56:	f000 fcab 	bl	80044b0 <HAL_GetTick>
 8003b5a:	0002      	movs	r2, r0
 8003b5c:	4b2b      	ldr	r3, [pc, #172]	@ (8003c0c <Balance_Control+0x100>)
 8003b5e:	601a      	str	r2, [r3, #0]
    integral = integral + error * dt;
 8003b60:	68f9      	ldr	r1, [r7, #12]
 8003b62:	6938      	ldr	r0, [r7, #16]
 8003b64:	f7fc ff9e 	bl	8000aa4 <__aeabi_fmul>
 8003b68:	1c03      	adds	r3, r0, #0
 8003b6a:	1c1a      	adds	r2, r3, #0
 8003b6c:	4b29      	ldr	r3, [pc, #164]	@ (8003c14 <Balance_Control+0x108>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	1c19      	adds	r1, r3, #0
 8003b72:	1c10      	adds	r0, r2, #0
 8003b74:	f7fc fc8e 	bl	8000494 <__aeabi_fadd>
 8003b78:	1c03      	adds	r3, r0, #0
 8003b7a:	1c1a      	adds	r2, r3, #0
 8003b7c:	4b25      	ldr	r3, [pc, #148]	@ (8003c14 <Balance_Control+0x108>)
 8003b7e:	601a      	str	r2, [r3, #0]

    // de(t)/dt
        float derivative = (error - prevError) / dt;
 8003b80:	4b25      	ldr	r3, [pc, #148]	@ (8003c18 <Balance_Control+0x10c>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	1c19      	adds	r1, r3, #0
 8003b86:	6938      	ldr	r0, [r7, #16]
 8003b88:	f7fd f8e6 	bl	8000d58 <__aeabi_fsub>
 8003b8c:	1c03      	adds	r3, r0, #0
 8003b8e:	68f9      	ldr	r1, [r7, #12]
 8003b90:	1c18      	adds	r0, r3, #0
 8003b92:	f7fc fe71 	bl	8000878 <__aeabi_fdiv>
 8003b96:	1c03      	adds	r3, r0, #0
 8003b98:	60bb      	str	r3, [r7, #8]
        prevError = error;
 8003b9a:	4b1f      	ldr	r3, [pc, #124]	@ (8003c18 <Balance_Control+0x10c>)
 8003b9c:	693a      	ldr	r2, [r7, #16]
 8003b9e:	601a      	str	r2, [r3, #0]
    float output = error * KP_GAIN +  KI_GAIN*integral + KD_GAIN*derivative;
 8003ba0:	491e      	ldr	r1, [pc, #120]	@ (8003c1c <Balance_Control+0x110>)
 8003ba2:	6938      	ldr	r0, [r7, #16]
 8003ba4:	f7fc ff7e 	bl	8000aa4 <__aeabi_fmul>
 8003ba8:	1c03      	adds	r3, r0, #0
 8003baa:	1c1c      	adds	r4, r3, #0
 8003bac:	4b19      	ldr	r3, [pc, #100]	@ (8003c14 <Balance_Control+0x108>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	2100      	movs	r1, #0
 8003bb2:	1c18      	adds	r0, r3, #0
 8003bb4:	f7fc ff76 	bl	8000aa4 <__aeabi_fmul>
 8003bb8:	1c03      	adds	r3, r0, #0
 8003bba:	1c19      	adds	r1, r3, #0
 8003bbc:	1c20      	adds	r0, r4, #0
 8003bbe:	f7fc fc69 	bl	8000494 <__aeabi_fadd>
 8003bc2:	1c03      	adds	r3, r0, #0
 8003bc4:	1c1c      	adds	r4, r3, #0
 8003bc6:	4916      	ldr	r1, [pc, #88]	@ (8003c20 <Balance_Control+0x114>)
 8003bc8:	68b8      	ldr	r0, [r7, #8]
 8003bca:	f7fc ff6b 	bl	8000aa4 <__aeabi_fmul>
 8003bce:	1c03      	adds	r3, r0, #0
 8003bd0:	1c19      	adds	r1, r3, #0
 8003bd2:	1c20      	adds	r0, r4, #0
 8003bd4:	f7fc fc5e 	bl	8000494 <__aeabi_fadd>
 8003bd8:	1c03      	adds	r3, r0, #0
 8003bda:	607b      	str	r3, [r7, #4]

    int16_t motorSpeed = (int16_t)output;
 8003bdc:	1cbc      	adds	r4, r7, #2
 8003bde:	6878      	ldr	r0, [r7, #4]
 8003be0:	f7fd fb1e 	bl	8001220 <__aeabi_f2iz>
 8003be4:	0003      	movs	r3, r0
 8003be6:	8023      	strh	r3, [r4, #0]
    if (motorSpeed > 0) motorSpeed += 120;
    else if (motorSpeed < 0) motorSpeed -= 120;

    motorSpeed = Constrain_Speed(motorSpeed);
*/
    Set_Motor_A(motorSpeed);
 8003be8:	1cbb      	adds	r3, r7, #2
 8003bea:	2200      	movs	r2, #0
 8003bec:	5e9b      	ldrsh	r3, [r3, r2]
 8003bee:	0018      	movs	r0, r3
 8003bf0:	f7ff ff20 	bl	8003a34 <Set_Motor_A>
    Set_Motor_B(motorSpeed);
 8003bf4:	1cbb      	adds	r3, r7, #2
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	5e9b      	ldrsh	r3, [r3, r2]
 8003bfa:	0018      	movs	r0, r3
 8003bfc:	f7ff ff50 	bl	8003aa0 <Set_Motor_B>
}
 8003c00:	46c0      	nop			@ (mov r8, r8)
 8003c02:	46bd      	mov	sp, r7
 8003c04:	b007      	add	sp, #28
 8003c06:	bd90      	pop	{r4, r7, pc}
 8003c08:	20000110 	.word	0x20000110
 8003c0c:	2000028c 	.word	0x2000028c
 8003c10:	447a0000 	.word	0x447a0000
 8003c14:	20000290 	.word	0x20000290
 8003c18:	20000294 	.word	0x20000294
 8003c1c:	41900000 	.word	0x41900000
 8003c20:	3f666666 	.word	0x3f666666

08003c24 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003c24:	b5b0      	push	{r4, r5, r7, lr}
 8003c26:	b098      	sub	sp, #96	@ 0x60
 8003c28:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003c2a:	f000 fbe7 	bl	80043fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003c2e:	f000 f8a5 	bl	8003d7c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003c32:	f000 f9e9 	bl	8004008 <MX_GPIO_Init>
  MX_I2C1_Init();
 8003c36:	f000 f8f9 	bl	8003e2c <MX_I2C1_Init>
  MX_TIM3_Init();
 8003c3a:	f000 f937 	bl	8003eac <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8003c3e:	f000 f9b3 	bl	8003fa8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8003c42:	4b45      	ldr	r3, [pc, #276]	@ (8003d58 <main+0x134>)
 8003c44:	2100      	movs	r1, #0
 8003c46:	0018      	movs	r0, r3
 8003c48:	f002 fa9c 	bl	8006184 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8003c4c:	4b42      	ldr	r3, [pc, #264]	@ (8003d58 <main+0x134>)
 8003c4e:	2104      	movs	r1, #4
 8003c50:	0018      	movs	r0, r3
 8003c52:	f002 fa97 	bl	8006184 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8003c56:	4b40      	ldr	r3, [pc, #256]	@ (8003d58 <main+0x134>)
 8003c58:	2108      	movs	r1, #8
 8003c5a:	0018      	movs	r0, r3
 8003c5c:	f002 fa92 	bl	8006184 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8003c60:	4b3d      	ldr	r3, [pc, #244]	@ (8003d58 <main+0x134>)
 8003c62:	210c      	movs	r1, #12
 8003c64:	0018      	movs	r0, r3
 8003c66:	f002 fa8d 	bl	8006184 <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  // 2. Initialize MPU6050

  uint8_t status_msg[] = "Initializing MPU6050...\r\n";
 8003c6a:	2540      	movs	r5, #64	@ 0x40
 8003c6c:	197b      	adds	r3, r7, r5
 8003c6e:	4a3b      	ldr	r2, [pc, #236]	@ (8003d5c <main+0x138>)
 8003c70:	ca13      	ldmia	r2!, {r0, r1, r4}
 8003c72:	c313      	stmia	r3!, {r0, r1, r4}
 8003c74:	ca13      	ldmia	r2!, {r0, r1, r4}
 8003c76:	c313      	stmia	r3!, {r0, r1, r4}
 8003c78:	8812      	ldrh	r2, [r2, #0]
 8003c7a:	801a      	strh	r2, [r3, #0]

  HAL_UART_Transmit(&huart2, status_msg, strlen((char*)status_msg), 100);
 8003c7c:	197b      	adds	r3, r7, r5
 8003c7e:	0018      	movs	r0, r3
 8003c80:	f7fc fa42 	bl	8000108 <strlen>
 8003c84:	0003      	movs	r3, r0
 8003c86:	b29a      	uxth	r2, r3
 8003c88:	1979      	adds	r1, r7, r5
 8003c8a:	4835      	ldr	r0, [pc, #212]	@ (8003d60 <main+0x13c>)
 8003c8c:	2364      	movs	r3, #100	@ 0x64
 8003c8e:	f002 ff41 	bl	8006b14 <HAL_UART_Transmit>
  // Retry initialization until success
  while (MPU6050_Init(&hi2c1) == 1)
 8003c92:	e00a      	b.n	8003caa <main+0x86>

  {
	  HAL_UART_Transmit(&huart2, (uint8_t*)"MPU6050 Failed. Retrying...\r\n", 29, 100);
 8003c94:	4933      	ldr	r1, [pc, #204]	@ (8003d64 <main+0x140>)
 8003c96:	4832      	ldr	r0, [pc, #200]	@ (8003d60 <main+0x13c>)
 8003c98:	2364      	movs	r3, #100	@ 0x64
 8003c9a:	221d      	movs	r2, #29
 8003c9c:	f002 ff3a 	bl	8006b14 <HAL_UART_Transmit>

	  HAL_Delay(1000);
 8003ca0:	23fa      	movs	r3, #250	@ 0xfa
 8003ca2:	009b      	lsls	r3, r3, #2
 8003ca4:	0018      	movs	r0, r3
 8003ca6:	f000 fc0d 	bl	80044c4 <HAL_Delay>
  while (MPU6050_Init(&hi2c1) == 1)
 8003caa:	4b2f      	ldr	r3, [pc, #188]	@ (8003d68 <main+0x144>)
 8003cac:	0018      	movs	r0, r3
 8003cae:	f7ff fb5d 	bl	800336c <MPU6050_Init>
 8003cb2:	0003      	movs	r3, r0
 8003cb4:	2b01      	cmp	r3, #1
 8003cb6:	d0ed      	beq.n	8003c94 <main+0x70>
  }

  HAL_UART_Transmit(&huart2, (uint8_t*)"MPU6050 Ready. Starting Control.\r\n", 34, 100);
 8003cb8:	492c      	ldr	r1, [pc, #176]	@ (8003d6c <main+0x148>)
 8003cba:	4829      	ldr	r0, [pc, #164]	@ (8003d60 <main+0x13c>)
 8003cbc:	2364      	movs	r3, #100	@ 0x64
 8003cbe:	2222      	movs	r2, #34	@ 0x22
 8003cc0:	f002 ff28 	bl	8006b14 <HAL_UART_Transmit>
  // Wait a moment for sensor to stabilize
  HAL_Delay(1000);
 8003cc4:	23fa      	movs	r3, #250	@ 0xfa
 8003cc6:	009b      	lsls	r3, r3, #2
 8003cc8:	0018      	movs	r0, r3
 8003cca:	f000 fbfb 	bl	80044c4 <HAL_Delay>
  /* USER CODE END 2 */
  /* Infinite loop */

  /* USER CODE BEGIN WHILE */

  uint32_t logTimer = 0;
 8003cce:	2300      	movs	r3, #0
 8003cd0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  while (1)

  {

  // 1. Read Sensor Data (This updates KalmanAngleY)
  MPU6050_Read_All(&hi2c1, &MPU6050);
 8003cd2:	4a27      	ldr	r2, [pc, #156]	@ (8003d70 <main+0x14c>)
 8003cd4:	4b24      	ldr	r3, [pc, #144]	@ (8003d68 <main+0x144>)
 8003cd6:	0011      	movs	r1, r2
 8003cd8:	0018      	movs	r0, r3
 8003cda:	f7ff fbbf 	bl	800345c <MPU6050_Read_All>
  // 2. Run Control Loop
  Balance_Control();
 8003cde:	f7ff ff15 	bl	8003b0c <Balance_Control>
  // 3. Debug via UART (Only every 200ms to avoid slowing down the loop)
  if (HAL_GetTick() - logTimer > 200) {
 8003ce2:	f000 fbe5 	bl	80044b0 <HAL_GetTick>
 8003ce6:	0002      	movs	r2, r0
 8003ce8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003cea:	1ad3      	subs	r3, r2, r3
 8003cec:	2bc8      	cmp	r3, #200	@ 0xc8
 8003cee:	d9f0      	bls.n	8003cd2 <main+0xae>
  logTimer = HAL_GetTick();
 8003cf0:	f000 fbde 	bl	80044b0 <HAL_GetTick>
 8003cf4:	0003      	movs	r3, r0
 8003cf6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  // Print Angle and the PID Output (inferred from angle)

  // Note: Floating point printing requires 'Change float settings' in MCU Settings or custom implementation

  sprintf(msg, "Ang: %d.%02d\r\n",
  (int)MPU6050.KalmanAngleX,
 8003cf8:	4b1d      	ldr	r3, [pc, #116]	@ (8003d70 <main+0x14c>)
 8003cfa:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003cfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
  sprintf(msg, "Ang: %d.%02d\r\n",
 8003cfe:	0010      	movs	r0, r2
 8003d00:	0019      	movs	r1, r3
 8003d02:	f7ff fa05 	bl	8003110 <__aeabi_d2iz>
 8003d06:	0004      	movs	r4, r0
  abs((int)(MPU6050.KalmanAngleX * 100) % 100));
 8003d08:	4b19      	ldr	r3, [pc, #100]	@ (8003d70 <main+0x14c>)
 8003d0a:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8003d0c:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8003d0e:	2200      	movs	r2, #0
 8003d10:	4b18      	ldr	r3, [pc, #96]	@ (8003d74 <main+0x150>)
 8003d12:	f7fe faeb 	bl	80022ec <__aeabi_dmul>
 8003d16:	0002      	movs	r2, r0
 8003d18:	000b      	movs	r3, r1
 8003d1a:	0010      	movs	r0, r2
 8003d1c:	0019      	movs	r1, r3
 8003d1e:	f7ff f9f7 	bl	8003110 <__aeabi_d2iz>
 8003d22:	0003      	movs	r3, r0
 8003d24:	2164      	movs	r1, #100	@ 0x64
 8003d26:	0018      	movs	r0, r3
 8003d28:	f7fc fb70 	bl	800040c <__aeabi_idivmod>
 8003d2c:	000b      	movs	r3, r1
  sprintf(msg, "Ang: %d.%02d\r\n",
 8003d2e:	17da      	asrs	r2, r3, #31
 8003d30:	189b      	adds	r3, r3, r2
 8003d32:	4053      	eors	r3, r2
 8003d34:	4910      	ldr	r1, [pc, #64]	@ (8003d78 <main+0x154>)
 8003d36:	0038      	movs	r0, r7
 8003d38:	0022      	movs	r2, r4
 8003d3a:	f003 fafb 	bl	8007334 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 50);
 8003d3e:	003b      	movs	r3, r7
 8003d40:	0018      	movs	r0, r3
 8003d42:	f7fc f9e1 	bl	8000108 <strlen>
 8003d46:	0003      	movs	r3, r0
 8003d48:	b29a      	uxth	r2, r3
 8003d4a:	0039      	movs	r1, r7
 8003d4c:	4804      	ldr	r0, [pc, #16]	@ (8003d60 <main+0x13c>)
 8003d4e:	2332      	movs	r3, #50	@ 0x32
 8003d50:	f002 fee0 	bl	8006b14 <HAL_UART_Transmit>
  MPU6050_Read_All(&hi2c1, &MPU6050);
 8003d54:	e7bd      	b.n	8003cd2 <main+0xae>
 8003d56:	46c0      	nop			@ (mov r8, r8)
 8003d58:	200001bc 	.word	0x200001bc
 8003d5c:	0800834c 	.word	0x0800834c
 8003d60:	20000204 	.word	0x20000204
 8003d64:	080082f8 	.word	0x080082f8
 8003d68:	20000168 	.word	0x20000168
 8003d6c:	08008318 	.word	0x08008318
 8003d70:	20000110 	.word	0x20000110
 8003d74:	40590000 	.word	0x40590000
 8003d78:	0800833c 	.word	0x0800833c

08003d7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003d7c:	b590      	push	{r4, r7, lr}
 8003d7e:	b095      	sub	sp, #84	@ 0x54
 8003d80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003d82:	2420      	movs	r4, #32
 8003d84:	193b      	adds	r3, r7, r4
 8003d86:	0018      	movs	r0, r3
 8003d88:	2330      	movs	r3, #48	@ 0x30
 8003d8a:	001a      	movs	r2, r3
 8003d8c:	2100      	movs	r1, #0
 8003d8e:	f003 faf3 	bl	8007378 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003d92:	2310      	movs	r3, #16
 8003d94:	18fb      	adds	r3, r7, r3
 8003d96:	0018      	movs	r0, r3
 8003d98:	2310      	movs	r3, #16
 8003d9a:	001a      	movs	r2, r3
 8003d9c:	2100      	movs	r1, #0
 8003d9e:	f003 faeb 	bl	8007378 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003da2:	003b      	movs	r3, r7
 8003da4:	0018      	movs	r0, r3
 8003da6:	2310      	movs	r3, #16
 8003da8:	001a      	movs	r2, r3
 8003daa:	2100      	movs	r1, #0
 8003dac:	f003 fae4 	bl	8007378 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003db0:	0021      	movs	r1, r4
 8003db2:	187b      	adds	r3, r7, r1
 8003db4:	2202      	movs	r2, #2
 8003db6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003db8:	187b      	adds	r3, r7, r1
 8003dba:	2201      	movs	r2, #1
 8003dbc:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003dbe:	187b      	adds	r3, r7, r1
 8003dc0:	2210      	movs	r2, #16
 8003dc2:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003dc4:	187b      	adds	r3, r7, r1
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003dca:	187b      	adds	r3, r7, r1
 8003dcc:	0018      	movs	r0, r3
 8003dce:	f001 fc5d 	bl	800568c <HAL_RCC_OscConfig>
 8003dd2:	1e03      	subs	r3, r0, #0
 8003dd4:	d001      	beq.n	8003dda <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8003dd6:	f000 f94b 	bl	8004070 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003dda:	2110      	movs	r1, #16
 8003ddc:	187b      	adds	r3, r7, r1
 8003dde:	2207      	movs	r2, #7
 8003de0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8003de2:	187b      	adds	r3, r7, r1
 8003de4:	2200      	movs	r2, #0
 8003de6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003de8:	187b      	adds	r3, r7, r1
 8003dea:	2200      	movs	r2, #0
 8003dec:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003dee:	187b      	adds	r3, r7, r1
 8003df0:	2200      	movs	r2, #0
 8003df2:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003df4:	187b      	adds	r3, r7, r1
 8003df6:	2100      	movs	r1, #0
 8003df8:	0018      	movs	r0, r3
 8003dfa:	f001 ff61 	bl	8005cc0 <HAL_RCC_ClockConfig>
 8003dfe:	1e03      	subs	r3, r0, #0
 8003e00:	d001      	beq.n	8003e06 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8003e02:	f000 f935 	bl	8004070 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003e06:	003b      	movs	r3, r7
 8003e08:	2220      	movs	r2, #32
 8003e0a:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8003e0c:	003b      	movs	r3, r7
 8003e0e:	2200      	movs	r2, #0
 8003e10:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003e12:	003b      	movs	r3, r7
 8003e14:	0018      	movs	r0, r3
 8003e16:	f002 f897 	bl	8005f48 <HAL_RCCEx_PeriphCLKConfig>
 8003e1a:	1e03      	subs	r3, r0, #0
 8003e1c:	d001      	beq.n	8003e22 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8003e1e:	f000 f927 	bl	8004070 <Error_Handler>
  }
}
 8003e22:	46c0      	nop			@ (mov r8, r8)
 8003e24:	46bd      	mov	sp, r7
 8003e26:	b015      	add	sp, #84	@ 0x54
 8003e28:	bd90      	pop	{r4, r7, pc}
	...

08003e2c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003e30:	4b1b      	ldr	r3, [pc, #108]	@ (8003ea0 <MX_I2C1_Init+0x74>)
 8003e32:	4a1c      	ldr	r2, [pc, #112]	@ (8003ea4 <MX_I2C1_Init+0x78>)
 8003e34:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0010020A;
 8003e36:	4b1a      	ldr	r3, [pc, #104]	@ (8003ea0 <MX_I2C1_Init+0x74>)
 8003e38:	4a1b      	ldr	r2, [pc, #108]	@ (8003ea8 <MX_I2C1_Init+0x7c>)
 8003e3a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003e3c:	4b18      	ldr	r3, [pc, #96]	@ (8003ea0 <MX_I2C1_Init+0x74>)
 8003e3e:	2200      	movs	r2, #0
 8003e40:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003e42:	4b17      	ldr	r3, [pc, #92]	@ (8003ea0 <MX_I2C1_Init+0x74>)
 8003e44:	2201      	movs	r2, #1
 8003e46:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003e48:	4b15      	ldr	r3, [pc, #84]	@ (8003ea0 <MX_I2C1_Init+0x74>)
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003e4e:	4b14      	ldr	r3, [pc, #80]	@ (8003ea0 <MX_I2C1_Init+0x74>)
 8003e50:	2200      	movs	r2, #0
 8003e52:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003e54:	4b12      	ldr	r3, [pc, #72]	@ (8003ea0 <MX_I2C1_Init+0x74>)
 8003e56:	2200      	movs	r2, #0
 8003e58:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003e5a:	4b11      	ldr	r3, [pc, #68]	@ (8003ea0 <MX_I2C1_Init+0x74>)
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003e60:	4b0f      	ldr	r3, [pc, #60]	@ (8003ea0 <MX_I2C1_Init+0x74>)
 8003e62:	2200      	movs	r2, #0
 8003e64:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003e66:	4b0e      	ldr	r3, [pc, #56]	@ (8003ea0 <MX_I2C1_Init+0x74>)
 8003e68:	0018      	movs	r0, r3
 8003e6a:	f000 fd73 	bl	8004954 <HAL_I2C_Init>
 8003e6e:	1e03      	subs	r3, r0, #0
 8003e70:	d001      	beq.n	8003e76 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8003e72:	f000 f8fd 	bl	8004070 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003e76:	4b0a      	ldr	r3, [pc, #40]	@ (8003ea0 <MX_I2C1_Init+0x74>)
 8003e78:	2100      	movs	r1, #0
 8003e7a:	0018      	movs	r0, r3
 8003e7c:	f001 fb6e 	bl	800555c <HAL_I2CEx_ConfigAnalogFilter>
 8003e80:	1e03      	subs	r3, r0, #0
 8003e82:	d001      	beq.n	8003e88 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003e84:	f000 f8f4 	bl	8004070 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003e88:	4b05      	ldr	r3, [pc, #20]	@ (8003ea0 <MX_I2C1_Init+0x74>)
 8003e8a:	2100      	movs	r1, #0
 8003e8c:	0018      	movs	r0, r3
 8003e8e:	f001 fbb1 	bl	80055f4 <HAL_I2CEx_ConfigDigitalFilter>
 8003e92:	1e03      	subs	r3, r0, #0
 8003e94:	d001      	beq.n	8003e9a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8003e96:	f000 f8eb 	bl	8004070 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003e9a:	46c0      	nop			@ (mov r8, r8)
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	bd80      	pop	{r7, pc}
 8003ea0:	20000168 	.word	0x20000168
 8003ea4:	40005400 	.word	0x40005400
 8003ea8:	0010020a 	.word	0x0010020a

08003eac <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b08a      	sub	sp, #40	@ 0x28
 8003eb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003eb2:	2320      	movs	r3, #32
 8003eb4:	18fb      	adds	r3, r7, r3
 8003eb6:	0018      	movs	r0, r3
 8003eb8:	2308      	movs	r3, #8
 8003eba:	001a      	movs	r2, r3
 8003ebc:	2100      	movs	r1, #0
 8003ebe:	f003 fa5b 	bl	8007378 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003ec2:	1d3b      	adds	r3, r7, #4
 8003ec4:	0018      	movs	r0, r3
 8003ec6:	231c      	movs	r3, #28
 8003ec8:	001a      	movs	r2, r3
 8003eca:	2100      	movs	r1, #0
 8003ecc:	f003 fa54 	bl	8007378 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003ed0:	4b33      	ldr	r3, [pc, #204]	@ (8003fa0 <MX_TIM3_Init+0xf4>)
 8003ed2:	4a34      	ldr	r2, [pc, #208]	@ (8003fa4 <MX_TIM3_Init+0xf8>)
 8003ed4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 8003ed6:	4b32      	ldr	r3, [pc, #200]	@ (8003fa0 <MX_TIM3_Init+0xf4>)
 8003ed8:	2253      	movs	r2, #83	@ 0x53
 8003eda:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003edc:	4b30      	ldr	r3, [pc, #192]	@ (8003fa0 <MX_TIM3_Init+0xf4>)
 8003ede:	2200      	movs	r2, #0
 8003ee0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 8003ee2:	4b2f      	ldr	r3, [pc, #188]	@ (8003fa0 <MX_TIM3_Init+0xf4>)
 8003ee4:	22fa      	movs	r2, #250	@ 0xfa
 8003ee6:	0092      	lsls	r2, r2, #2
 8003ee8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003eea:	4b2d      	ldr	r3, [pc, #180]	@ (8003fa0 <MX_TIM3_Init+0xf4>)
 8003eec:	2200      	movs	r2, #0
 8003eee:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ef0:	4b2b      	ldr	r3, [pc, #172]	@ (8003fa0 <MX_TIM3_Init+0xf4>)
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003ef6:	4b2a      	ldr	r3, [pc, #168]	@ (8003fa0 <MX_TIM3_Init+0xf4>)
 8003ef8:	0018      	movs	r0, r3
 8003efa:	f002 f8f3 	bl	80060e4 <HAL_TIM_PWM_Init>
 8003efe:	1e03      	subs	r3, r0, #0
 8003f00:	d001      	beq.n	8003f06 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8003f02:	f000 f8b5 	bl	8004070 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003f06:	2120      	movs	r1, #32
 8003f08:	187b      	adds	r3, r7, r1
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003f0e:	187b      	adds	r3, r7, r1
 8003f10:	2200      	movs	r2, #0
 8003f12:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003f14:	187a      	adds	r2, r7, r1
 8003f16:	4b22      	ldr	r3, [pc, #136]	@ (8003fa0 <MX_TIM3_Init+0xf4>)
 8003f18:	0011      	movs	r1, r2
 8003f1a:	0018      	movs	r0, r3
 8003f1c:	f002 fd4e 	bl	80069bc <HAL_TIMEx_MasterConfigSynchronization>
 8003f20:	1e03      	subs	r3, r0, #0
 8003f22:	d001      	beq.n	8003f28 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8003f24:	f000 f8a4 	bl	8004070 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003f28:	1d3b      	adds	r3, r7, #4
 8003f2a:	2260      	movs	r2, #96	@ 0x60
 8003f2c:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8003f2e:	1d3b      	adds	r3, r7, #4
 8003f30:	2200      	movs	r2, #0
 8003f32:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003f34:	1d3b      	adds	r3, r7, #4
 8003f36:	2200      	movs	r2, #0
 8003f38:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003f3a:	1d3b      	adds	r3, r7, #4
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003f40:	1d39      	adds	r1, r7, #4
 8003f42:	4b17      	ldr	r3, [pc, #92]	@ (8003fa0 <MX_TIM3_Init+0xf4>)
 8003f44:	2200      	movs	r2, #0
 8003f46:	0018      	movs	r0, r3
 8003f48:	f002 f9ce 	bl	80062e8 <HAL_TIM_PWM_ConfigChannel>
 8003f4c:	1e03      	subs	r3, r0, #0
 8003f4e:	d001      	beq.n	8003f54 <MX_TIM3_Init+0xa8>
  {
    Error_Handler();
 8003f50:	f000 f88e 	bl	8004070 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003f54:	1d39      	adds	r1, r7, #4
 8003f56:	4b12      	ldr	r3, [pc, #72]	@ (8003fa0 <MX_TIM3_Init+0xf4>)
 8003f58:	2204      	movs	r2, #4
 8003f5a:	0018      	movs	r0, r3
 8003f5c:	f002 f9c4 	bl	80062e8 <HAL_TIM_PWM_ConfigChannel>
 8003f60:	1e03      	subs	r3, r0, #0
 8003f62:	d001      	beq.n	8003f68 <MX_TIM3_Init+0xbc>
  {
    Error_Handler();
 8003f64:	f000 f884 	bl	8004070 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003f68:	1d39      	adds	r1, r7, #4
 8003f6a:	4b0d      	ldr	r3, [pc, #52]	@ (8003fa0 <MX_TIM3_Init+0xf4>)
 8003f6c:	2208      	movs	r2, #8
 8003f6e:	0018      	movs	r0, r3
 8003f70:	f002 f9ba 	bl	80062e8 <HAL_TIM_PWM_ConfigChannel>
 8003f74:	1e03      	subs	r3, r0, #0
 8003f76:	d001      	beq.n	8003f7c <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 8003f78:	f000 f87a 	bl	8004070 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003f7c:	1d39      	adds	r1, r7, #4
 8003f7e:	4b08      	ldr	r3, [pc, #32]	@ (8003fa0 <MX_TIM3_Init+0xf4>)
 8003f80:	220c      	movs	r2, #12
 8003f82:	0018      	movs	r0, r3
 8003f84:	f002 f9b0 	bl	80062e8 <HAL_TIM_PWM_ConfigChannel>
 8003f88:	1e03      	subs	r3, r0, #0
 8003f8a:	d001      	beq.n	8003f90 <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 8003f8c:	f000 f870 	bl	8004070 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003f90:	4b03      	ldr	r3, [pc, #12]	@ (8003fa0 <MX_TIM3_Init+0xf4>)
 8003f92:	0018      	movs	r0, r3
 8003f94:	f000 f902 	bl	800419c <HAL_TIM_MspPostInit>

}
 8003f98:	46c0      	nop			@ (mov r8, r8)
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	b00a      	add	sp, #40	@ 0x28
 8003f9e:	bd80      	pop	{r7, pc}
 8003fa0:	200001bc 	.word	0x200001bc
 8003fa4:	40000400 	.word	0x40000400

08003fa8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003fac:	4b14      	ldr	r3, [pc, #80]	@ (8004000 <MX_USART2_UART_Init+0x58>)
 8003fae:	4a15      	ldr	r2, [pc, #84]	@ (8004004 <MX_USART2_UART_Init+0x5c>)
 8003fb0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8003fb2:	4b13      	ldr	r3, [pc, #76]	@ (8004000 <MX_USART2_UART_Init+0x58>)
 8003fb4:	2296      	movs	r2, #150	@ 0x96
 8003fb6:	0212      	lsls	r2, r2, #8
 8003fb8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003fba:	4b11      	ldr	r3, [pc, #68]	@ (8004000 <MX_USART2_UART_Init+0x58>)
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003fc0:	4b0f      	ldr	r3, [pc, #60]	@ (8004000 <MX_USART2_UART_Init+0x58>)
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003fc6:	4b0e      	ldr	r3, [pc, #56]	@ (8004000 <MX_USART2_UART_Init+0x58>)
 8003fc8:	2200      	movs	r2, #0
 8003fca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003fcc:	4b0c      	ldr	r3, [pc, #48]	@ (8004000 <MX_USART2_UART_Init+0x58>)
 8003fce:	220c      	movs	r2, #12
 8003fd0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003fd2:	4b0b      	ldr	r3, [pc, #44]	@ (8004000 <MX_USART2_UART_Init+0x58>)
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003fd8:	4b09      	ldr	r3, [pc, #36]	@ (8004000 <MX_USART2_UART_Init+0x58>)
 8003fda:	2200      	movs	r2, #0
 8003fdc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003fde:	4b08      	ldr	r3, [pc, #32]	@ (8004000 <MX_USART2_UART_Init+0x58>)
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003fe4:	4b06      	ldr	r3, [pc, #24]	@ (8004000 <MX_USART2_UART_Init+0x58>)
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003fea:	4b05      	ldr	r3, [pc, #20]	@ (8004000 <MX_USART2_UART_Init+0x58>)
 8003fec:	0018      	movs	r0, r3
 8003fee:	f002 fd3d 	bl	8006a6c <HAL_UART_Init>
 8003ff2:	1e03      	subs	r3, r0, #0
 8003ff4:	d001      	beq.n	8003ffa <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8003ff6:	f000 f83b 	bl	8004070 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003ffa:	46c0      	nop			@ (mov r8, r8)
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}
 8004000:	20000204 	.word	0x20000204
 8004004:	40004400 	.word	0x40004400

08004008 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b084      	sub	sp, #16
 800400c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800400e:	4b17      	ldr	r3, [pc, #92]	@ (800406c <MX_GPIO_Init+0x64>)
 8004010:	695a      	ldr	r2, [r3, #20]
 8004012:	4b16      	ldr	r3, [pc, #88]	@ (800406c <MX_GPIO_Init+0x64>)
 8004014:	2180      	movs	r1, #128	@ 0x80
 8004016:	03c9      	lsls	r1, r1, #15
 8004018:	430a      	orrs	r2, r1
 800401a:	615a      	str	r2, [r3, #20]
 800401c:	4b13      	ldr	r3, [pc, #76]	@ (800406c <MX_GPIO_Init+0x64>)
 800401e:	695a      	ldr	r2, [r3, #20]
 8004020:	2380      	movs	r3, #128	@ 0x80
 8004022:	03db      	lsls	r3, r3, #15
 8004024:	4013      	ands	r3, r2
 8004026:	60fb      	str	r3, [r7, #12]
 8004028:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800402a:	4b10      	ldr	r3, [pc, #64]	@ (800406c <MX_GPIO_Init+0x64>)
 800402c:	695a      	ldr	r2, [r3, #20]
 800402e:	4b0f      	ldr	r3, [pc, #60]	@ (800406c <MX_GPIO_Init+0x64>)
 8004030:	2180      	movs	r1, #128	@ 0x80
 8004032:	0289      	lsls	r1, r1, #10
 8004034:	430a      	orrs	r2, r1
 8004036:	615a      	str	r2, [r3, #20]
 8004038:	4b0c      	ldr	r3, [pc, #48]	@ (800406c <MX_GPIO_Init+0x64>)
 800403a:	695a      	ldr	r2, [r3, #20]
 800403c:	2380      	movs	r3, #128	@ 0x80
 800403e:	029b      	lsls	r3, r3, #10
 8004040:	4013      	ands	r3, r2
 8004042:	60bb      	str	r3, [r7, #8]
 8004044:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004046:	4b09      	ldr	r3, [pc, #36]	@ (800406c <MX_GPIO_Init+0x64>)
 8004048:	695a      	ldr	r2, [r3, #20]
 800404a:	4b08      	ldr	r3, [pc, #32]	@ (800406c <MX_GPIO_Init+0x64>)
 800404c:	2180      	movs	r1, #128	@ 0x80
 800404e:	02c9      	lsls	r1, r1, #11
 8004050:	430a      	orrs	r2, r1
 8004052:	615a      	str	r2, [r3, #20]
 8004054:	4b05      	ldr	r3, [pc, #20]	@ (800406c <MX_GPIO_Init+0x64>)
 8004056:	695a      	ldr	r2, [r3, #20]
 8004058:	2380      	movs	r3, #128	@ 0x80
 800405a:	02db      	lsls	r3, r3, #11
 800405c:	4013      	ands	r3, r2
 800405e:	607b      	str	r3, [r7, #4]
 8004060:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8004062:	46c0      	nop			@ (mov r8, r8)
 8004064:	46bd      	mov	sp, r7
 8004066:	b004      	add	sp, #16
 8004068:	bd80      	pop	{r7, pc}
 800406a:	46c0      	nop			@ (mov r8, r8)
 800406c:	40021000 	.word	0x40021000

08004070 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004074:	b672      	cpsid	i
}
 8004076:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004078:	46c0      	nop			@ (mov r8, r8)
 800407a:	e7fd      	b.n	8004078 <Error_Handler+0x8>

0800407c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b082      	sub	sp, #8
 8004080:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004082:	4b0f      	ldr	r3, [pc, #60]	@ (80040c0 <HAL_MspInit+0x44>)
 8004084:	699a      	ldr	r2, [r3, #24]
 8004086:	4b0e      	ldr	r3, [pc, #56]	@ (80040c0 <HAL_MspInit+0x44>)
 8004088:	2101      	movs	r1, #1
 800408a:	430a      	orrs	r2, r1
 800408c:	619a      	str	r2, [r3, #24]
 800408e:	4b0c      	ldr	r3, [pc, #48]	@ (80040c0 <HAL_MspInit+0x44>)
 8004090:	699b      	ldr	r3, [r3, #24]
 8004092:	2201      	movs	r2, #1
 8004094:	4013      	ands	r3, r2
 8004096:	607b      	str	r3, [r7, #4]
 8004098:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800409a:	4b09      	ldr	r3, [pc, #36]	@ (80040c0 <HAL_MspInit+0x44>)
 800409c:	69da      	ldr	r2, [r3, #28]
 800409e:	4b08      	ldr	r3, [pc, #32]	@ (80040c0 <HAL_MspInit+0x44>)
 80040a0:	2180      	movs	r1, #128	@ 0x80
 80040a2:	0549      	lsls	r1, r1, #21
 80040a4:	430a      	orrs	r2, r1
 80040a6:	61da      	str	r2, [r3, #28]
 80040a8:	4b05      	ldr	r3, [pc, #20]	@ (80040c0 <HAL_MspInit+0x44>)
 80040aa:	69da      	ldr	r2, [r3, #28]
 80040ac:	2380      	movs	r3, #128	@ 0x80
 80040ae:	055b      	lsls	r3, r3, #21
 80040b0:	4013      	ands	r3, r2
 80040b2:	603b      	str	r3, [r7, #0]
 80040b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80040b6:	46c0      	nop			@ (mov r8, r8)
 80040b8:	46bd      	mov	sp, r7
 80040ba:	b002      	add	sp, #8
 80040bc:	bd80      	pop	{r7, pc}
 80040be:	46c0      	nop			@ (mov r8, r8)
 80040c0:	40021000 	.word	0x40021000

080040c4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80040c4:	b590      	push	{r4, r7, lr}
 80040c6:	b08b      	sub	sp, #44	@ 0x2c
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040cc:	2414      	movs	r4, #20
 80040ce:	193b      	adds	r3, r7, r4
 80040d0:	0018      	movs	r0, r3
 80040d2:	2314      	movs	r3, #20
 80040d4:	001a      	movs	r2, r3
 80040d6:	2100      	movs	r1, #0
 80040d8:	f003 f94e 	bl	8007378 <memset>
  if(hi2c->Instance==I2C1)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	4a1c      	ldr	r2, [pc, #112]	@ (8004154 <HAL_I2C_MspInit+0x90>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d131      	bne.n	800414a <HAL_I2C_MspInit+0x86>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040e6:	4b1c      	ldr	r3, [pc, #112]	@ (8004158 <HAL_I2C_MspInit+0x94>)
 80040e8:	695a      	ldr	r2, [r3, #20]
 80040ea:	4b1b      	ldr	r3, [pc, #108]	@ (8004158 <HAL_I2C_MspInit+0x94>)
 80040ec:	2180      	movs	r1, #128	@ 0x80
 80040ee:	02c9      	lsls	r1, r1, #11
 80040f0:	430a      	orrs	r2, r1
 80040f2:	615a      	str	r2, [r3, #20]
 80040f4:	4b18      	ldr	r3, [pc, #96]	@ (8004158 <HAL_I2C_MspInit+0x94>)
 80040f6:	695a      	ldr	r2, [r3, #20]
 80040f8:	2380      	movs	r3, #128	@ 0x80
 80040fa:	02db      	lsls	r3, r3, #11
 80040fc:	4013      	ands	r3, r2
 80040fe:	613b      	str	r3, [r7, #16]
 8004100:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004102:	0021      	movs	r1, r4
 8004104:	187b      	adds	r3, r7, r1
 8004106:	22c0      	movs	r2, #192	@ 0xc0
 8004108:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800410a:	187b      	adds	r3, r7, r1
 800410c:	2212      	movs	r2, #18
 800410e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004110:	187b      	adds	r3, r7, r1
 8004112:	2200      	movs	r2, #0
 8004114:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004116:	187b      	adds	r3, r7, r1
 8004118:	2203      	movs	r2, #3
 800411a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 800411c:	187b      	adds	r3, r7, r1
 800411e:	2201      	movs	r2, #1
 8004120:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004122:	187b      	adds	r3, r7, r1
 8004124:	4a0d      	ldr	r2, [pc, #52]	@ (800415c <HAL_I2C_MspInit+0x98>)
 8004126:	0019      	movs	r1, r3
 8004128:	0010      	movs	r0, r2
 800412a:	f000 faa3 	bl	8004674 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800412e:	4b0a      	ldr	r3, [pc, #40]	@ (8004158 <HAL_I2C_MspInit+0x94>)
 8004130:	69da      	ldr	r2, [r3, #28]
 8004132:	4b09      	ldr	r3, [pc, #36]	@ (8004158 <HAL_I2C_MspInit+0x94>)
 8004134:	2180      	movs	r1, #128	@ 0x80
 8004136:	0389      	lsls	r1, r1, #14
 8004138:	430a      	orrs	r2, r1
 800413a:	61da      	str	r2, [r3, #28]
 800413c:	4b06      	ldr	r3, [pc, #24]	@ (8004158 <HAL_I2C_MspInit+0x94>)
 800413e:	69da      	ldr	r2, [r3, #28]
 8004140:	2380      	movs	r3, #128	@ 0x80
 8004142:	039b      	lsls	r3, r3, #14
 8004144:	4013      	ands	r3, r2
 8004146:	60fb      	str	r3, [r7, #12]
 8004148:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800414a:	46c0      	nop			@ (mov r8, r8)
 800414c:	46bd      	mov	sp, r7
 800414e:	b00b      	add	sp, #44	@ 0x2c
 8004150:	bd90      	pop	{r4, r7, pc}
 8004152:	46c0      	nop			@ (mov r8, r8)
 8004154:	40005400 	.word	0x40005400
 8004158:	40021000 	.word	0x40021000
 800415c:	48000400 	.word	0x48000400

08004160 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b084      	sub	sp, #16
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	4a09      	ldr	r2, [pc, #36]	@ (8004194 <HAL_TIM_PWM_MspInit+0x34>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d10b      	bne.n	800418a <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004172:	4b09      	ldr	r3, [pc, #36]	@ (8004198 <HAL_TIM_PWM_MspInit+0x38>)
 8004174:	69da      	ldr	r2, [r3, #28]
 8004176:	4b08      	ldr	r3, [pc, #32]	@ (8004198 <HAL_TIM_PWM_MspInit+0x38>)
 8004178:	2102      	movs	r1, #2
 800417a:	430a      	orrs	r2, r1
 800417c:	61da      	str	r2, [r3, #28]
 800417e:	4b06      	ldr	r3, [pc, #24]	@ (8004198 <HAL_TIM_PWM_MspInit+0x38>)
 8004180:	69db      	ldr	r3, [r3, #28]
 8004182:	2202      	movs	r2, #2
 8004184:	4013      	ands	r3, r2
 8004186:	60fb      	str	r3, [r7, #12]
 8004188:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 800418a:	46c0      	nop			@ (mov r8, r8)
 800418c:	46bd      	mov	sp, r7
 800418e:	b004      	add	sp, #16
 8004190:	bd80      	pop	{r7, pc}
 8004192:	46c0      	nop			@ (mov r8, r8)
 8004194:	40000400 	.word	0x40000400
 8004198:	40021000 	.word	0x40021000

0800419c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800419c:	b590      	push	{r4, r7, lr}
 800419e:	b08b      	sub	sp, #44	@ 0x2c
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041a4:	2414      	movs	r4, #20
 80041a6:	193b      	adds	r3, r7, r4
 80041a8:	0018      	movs	r0, r3
 80041aa:	2314      	movs	r3, #20
 80041ac:	001a      	movs	r2, r3
 80041ae:	2100      	movs	r1, #0
 80041b0:	f003 f8e2 	bl	8007378 <memset>
  if(htim->Instance==TIM3)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	4a27      	ldr	r2, [pc, #156]	@ (8004258 <HAL_TIM_MspPostInit+0xbc>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d147      	bne.n	800424e <HAL_TIM_MspPostInit+0xb2>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80041be:	4b27      	ldr	r3, [pc, #156]	@ (800425c <HAL_TIM_MspPostInit+0xc0>)
 80041c0:	695a      	ldr	r2, [r3, #20]
 80041c2:	4b26      	ldr	r3, [pc, #152]	@ (800425c <HAL_TIM_MspPostInit+0xc0>)
 80041c4:	2180      	movs	r1, #128	@ 0x80
 80041c6:	0289      	lsls	r1, r1, #10
 80041c8:	430a      	orrs	r2, r1
 80041ca:	615a      	str	r2, [r3, #20]
 80041cc:	4b23      	ldr	r3, [pc, #140]	@ (800425c <HAL_TIM_MspPostInit+0xc0>)
 80041ce:	695a      	ldr	r2, [r3, #20]
 80041d0:	2380      	movs	r3, #128	@ 0x80
 80041d2:	029b      	lsls	r3, r3, #10
 80041d4:	4013      	ands	r3, r2
 80041d6:	613b      	str	r3, [r7, #16]
 80041d8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041da:	4b20      	ldr	r3, [pc, #128]	@ (800425c <HAL_TIM_MspPostInit+0xc0>)
 80041dc:	695a      	ldr	r2, [r3, #20]
 80041de:	4b1f      	ldr	r3, [pc, #124]	@ (800425c <HAL_TIM_MspPostInit+0xc0>)
 80041e0:	2180      	movs	r1, #128	@ 0x80
 80041e2:	02c9      	lsls	r1, r1, #11
 80041e4:	430a      	orrs	r2, r1
 80041e6:	615a      	str	r2, [r3, #20]
 80041e8:	4b1c      	ldr	r3, [pc, #112]	@ (800425c <HAL_TIM_MspPostInit+0xc0>)
 80041ea:	695a      	ldr	r2, [r3, #20]
 80041ec:	2380      	movs	r3, #128	@ 0x80
 80041ee:	02db      	lsls	r3, r3, #11
 80041f0:	4013      	ands	r3, r2
 80041f2:	60fb      	str	r3, [r7, #12]
 80041f4:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80041f6:	193b      	adds	r3, r7, r4
 80041f8:	22c0      	movs	r2, #192	@ 0xc0
 80041fa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041fc:	193b      	adds	r3, r7, r4
 80041fe:	2202      	movs	r2, #2
 8004200:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004202:	193b      	adds	r3, r7, r4
 8004204:	2200      	movs	r2, #0
 8004206:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004208:	193b      	adds	r3, r7, r4
 800420a:	2200      	movs	r2, #0
 800420c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 800420e:	193b      	adds	r3, r7, r4
 8004210:	2201      	movs	r2, #1
 8004212:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004214:	193a      	adds	r2, r7, r4
 8004216:	2390      	movs	r3, #144	@ 0x90
 8004218:	05db      	lsls	r3, r3, #23
 800421a:	0011      	movs	r1, r2
 800421c:	0018      	movs	r0, r3
 800421e:	f000 fa29 	bl	8004674 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004222:	0021      	movs	r1, r4
 8004224:	187b      	adds	r3, r7, r1
 8004226:	2203      	movs	r2, #3
 8004228:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800422a:	187b      	adds	r3, r7, r1
 800422c:	2202      	movs	r2, #2
 800422e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004230:	187b      	adds	r3, r7, r1
 8004232:	2200      	movs	r2, #0
 8004234:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004236:	187b      	adds	r3, r7, r1
 8004238:	2200      	movs	r2, #0
 800423a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 800423c:	187b      	adds	r3, r7, r1
 800423e:	2201      	movs	r2, #1
 8004240:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004242:	187b      	adds	r3, r7, r1
 8004244:	4a06      	ldr	r2, [pc, #24]	@ (8004260 <HAL_TIM_MspPostInit+0xc4>)
 8004246:	0019      	movs	r1, r3
 8004248:	0010      	movs	r0, r2
 800424a:	f000 fa13 	bl	8004674 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800424e:	46c0      	nop			@ (mov r8, r8)
 8004250:	46bd      	mov	sp, r7
 8004252:	b00b      	add	sp, #44	@ 0x2c
 8004254:	bd90      	pop	{r4, r7, pc}
 8004256:	46c0      	nop			@ (mov r8, r8)
 8004258:	40000400 	.word	0x40000400
 800425c:	40021000 	.word	0x40021000
 8004260:	48000400 	.word	0x48000400

08004264 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004264:	b590      	push	{r4, r7, lr}
 8004266:	b08b      	sub	sp, #44	@ 0x2c
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800426c:	2414      	movs	r4, #20
 800426e:	193b      	adds	r3, r7, r4
 8004270:	0018      	movs	r0, r3
 8004272:	2314      	movs	r3, #20
 8004274:	001a      	movs	r2, r3
 8004276:	2100      	movs	r1, #0
 8004278:	f003 f87e 	bl	8007378 <memset>
  if(huart->Instance==USART2)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a1c      	ldr	r2, [pc, #112]	@ (80042f4 <HAL_UART_MspInit+0x90>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d132      	bne.n	80042ec <HAL_UART_MspInit+0x88>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004286:	4b1c      	ldr	r3, [pc, #112]	@ (80042f8 <HAL_UART_MspInit+0x94>)
 8004288:	69da      	ldr	r2, [r3, #28]
 800428a:	4b1b      	ldr	r3, [pc, #108]	@ (80042f8 <HAL_UART_MspInit+0x94>)
 800428c:	2180      	movs	r1, #128	@ 0x80
 800428e:	0289      	lsls	r1, r1, #10
 8004290:	430a      	orrs	r2, r1
 8004292:	61da      	str	r2, [r3, #28]
 8004294:	4b18      	ldr	r3, [pc, #96]	@ (80042f8 <HAL_UART_MspInit+0x94>)
 8004296:	69da      	ldr	r2, [r3, #28]
 8004298:	2380      	movs	r3, #128	@ 0x80
 800429a:	029b      	lsls	r3, r3, #10
 800429c:	4013      	ands	r3, r2
 800429e:	613b      	str	r3, [r7, #16]
 80042a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042a2:	4b15      	ldr	r3, [pc, #84]	@ (80042f8 <HAL_UART_MspInit+0x94>)
 80042a4:	695a      	ldr	r2, [r3, #20]
 80042a6:	4b14      	ldr	r3, [pc, #80]	@ (80042f8 <HAL_UART_MspInit+0x94>)
 80042a8:	2180      	movs	r1, #128	@ 0x80
 80042aa:	0289      	lsls	r1, r1, #10
 80042ac:	430a      	orrs	r2, r1
 80042ae:	615a      	str	r2, [r3, #20]
 80042b0:	4b11      	ldr	r3, [pc, #68]	@ (80042f8 <HAL_UART_MspInit+0x94>)
 80042b2:	695a      	ldr	r2, [r3, #20]
 80042b4:	2380      	movs	r3, #128	@ 0x80
 80042b6:	029b      	lsls	r3, r3, #10
 80042b8:	4013      	ands	r3, r2
 80042ba:	60fb      	str	r3, [r7, #12]
 80042bc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80042be:	0021      	movs	r1, r4
 80042c0:	187b      	adds	r3, r7, r1
 80042c2:	220c      	movs	r2, #12
 80042c4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042c6:	187b      	adds	r3, r7, r1
 80042c8:	2202      	movs	r2, #2
 80042ca:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042cc:	187b      	adds	r3, r7, r1
 80042ce:	2200      	movs	r2, #0
 80042d0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80042d2:	187b      	adds	r3, r7, r1
 80042d4:	2203      	movs	r2, #3
 80042d6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80042d8:	187b      	adds	r3, r7, r1
 80042da:	2201      	movs	r2, #1
 80042dc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042de:	187a      	adds	r2, r7, r1
 80042e0:	2390      	movs	r3, #144	@ 0x90
 80042e2:	05db      	lsls	r3, r3, #23
 80042e4:	0011      	movs	r1, r2
 80042e6:	0018      	movs	r0, r3
 80042e8:	f000 f9c4 	bl	8004674 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80042ec:	46c0      	nop			@ (mov r8, r8)
 80042ee:	46bd      	mov	sp, r7
 80042f0:	b00b      	add	sp, #44	@ 0x2c
 80042f2:	bd90      	pop	{r4, r7, pc}
 80042f4:	40004400 	.word	0x40004400
 80042f8:	40021000 	.word	0x40021000

080042fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004300:	46c0      	nop			@ (mov r8, r8)
 8004302:	e7fd      	b.n	8004300 <NMI_Handler+0x4>

08004304 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004308:	46c0      	nop			@ (mov r8, r8)
 800430a:	e7fd      	b.n	8004308 <HardFault_Handler+0x4>

0800430c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8004310:	46c0      	nop			@ (mov r8, r8)
 8004312:	46bd      	mov	sp, r7
 8004314:	bd80      	pop	{r7, pc}

08004316 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004316:	b580      	push	{r7, lr}
 8004318:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800431a:	46c0      	nop			@ (mov r8, r8)
 800431c:	46bd      	mov	sp, r7
 800431e:	bd80      	pop	{r7, pc}

08004320 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004324:	f000 f8b2 	bl	800448c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004328:	46c0      	nop			@ (mov r8, r8)
 800432a:	46bd      	mov	sp, r7
 800432c:	bd80      	pop	{r7, pc}
	...

08004330 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b086      	sub	sp, #24
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004338:	4a14      	ldr	r2, [pc, #80]	@ (800438c <_sbrk+0x5c>)
 800433a:	4b15      	ldr	r3, [pc, #84]	@ (8004390 <_sbrk+0x60>)
 800433c:	1ad3      	subs	r3, r2, r3
 800433e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004340:	697b      	ldr	r3, [r7, #20]
 8004342:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004344:	4b13      	ldr	r3, [pc, #76]	@ (8004394 <_sbrk+0x64>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d102      	bne.n	8004352 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800434c:	4b11      	ldr	r3, [pc, #68]	@ (8004394 <_sbrk+0x64>)
 800434e:	4a12      	ldr	r2, [pc, #72]	@ (8004398 <_sbrk+0x68>)
 8004350:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004352:	4b10      	ldr	r3, [pc, #64]	@ (8004394 <_sbrk+0x64>)
 8004354:	681a      	ldr	r2, [r3, #0]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	18d3      	adds	r3, r2, r3
 800435a:	693a      	ldr	r2, [r7, #16]
 800435c:	429a      	cmp	r2, r3
 800435e:	d207      	bcs.n	8004370 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004360:	f003 f812 	bl	8007388 <__errno>
 8004364:	0003      	movs	r3, r0
 8004366:	220c      	movs	r2, #12
 8004368:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800436a:	2301      	movs	r3, #1
 800436c:	425b      	negs	r3, r3
 800436e:	e009      	b.n	8004384 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004370:	4b08      	ldr	r3, [pc, #32]	@ (8004394 <_sbrk+0x64>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004376:	4b07      	ldr	r3, [pc, #28]	@ (8004394 <_sbrk+0x64>)
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	18d2      	adds	r2, r2, r3
 800437e:	4b05      	ldr	r3, [pc, #20]	@ (8004394 <_sbrk+0x64>)
 8004380:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8004382:	68fb      	ldr	r3, [r7, #12]
}
 8004384:	0018      	movs	r0, r3
 8004386:	46bd      	mov	sp, r7
 8004388:	b006      	add	sp, #24
 800438a:	bd80      	pop	{r7, pc}
 800438c:	20002000 	.word	0x20002000
 8004390:	00000400 	.word	0x00000400
 8004394:	20000298 	.word	0x20000298
 8004398:	200003e8 	.word	0x200003e8

0800439c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80043a0:	46c0      	nop			@ (mov r8, r8)
 80043a2:	46bd      	mov	sp, r7
 80043a4:	bd80      	pop	{r7, pc}
	...

080043a8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80043a8:	480d      	ldr	r0, [pc, #52]	@ (80043e0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80043aa:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80043ac:	f7ff fff6 	bl	800439c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80043b0:	480c      	ldr	r0, [pc, #48]	@ (80043e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80043b2:	490d      	ldr	r1, [pc, #52]	@ (80043e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80043b4:	4a0d      	ldr	r2, [pc, #52]	@ (80043ec <LoopForever+0xe>)
  movs r3, #0
 80043b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80043b8:	e002      	b.n	80043c0 <LoopCopyDataInit>

080043ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80043ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80043bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80043be:	3304      	adds	r3, #4

080043c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80043c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80043c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80043c4:	d3f9      	bcc.n	80043ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80043c6:	4a0a      	ldr	r2, [pc, #40]	@ (80043f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80043c8:	4c0a      	ldr	r4, [pc, #40]	@ (80043f4 <LoopForever+0x16>)
  movs r3, #0
 80043ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80043cc:	e001      	b.n	80043d2 <LoopFillZerobss>

080043ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80043ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80043d0:	3204      	adds	r2, #4

080043d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80043d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80043d4:	d3fb      	bcc.n	80043ce <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80043d6:	f002 ffdd 	bl	8007394 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80043da:	f7ff fc23 	bl	8003c24 <main>

080043de <LoopForever>:

LoopForever:
    b LoopForever
 80043de:	e7fe      	b.n	80043de <LoopForever>
  ldr   r0, =_estack
 80043e0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80043e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80043e8:	200000ec 	.word	0x200000ec
  ldr r2, =_sidata
 80043ec:	08008518 	.word	0x08008518
  ldr r2, =_sbss
 80043f0:	200000f0 	.word	0x200000f0
  ldr r4, =_ebss
 80043f4:	200003e8 	.word	0x200003e8

080043f8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80043f8:	e7fe      	b.n	80043f8 <ADC1_IRQHandler>
	...

080043fc <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004400:	4b07      	ldr	r3, [pc, #28]	@ (8004420 <HAL_Init+0x24>)
 8004402:	681a      	ldr	r2, [r3, #0]
 8004404:	4b06      	ldr	r3, [pc, #24]	@ (8004420 <HAL_Init+0x24>)
 8004406:	2110      	movs	r1, #16
 8004408:	430a      	orrs	r2, r1
 800440a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 800440c:	2003      	movs	r0, #3
 800440e:	f000 f809 	bl	8004424 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004412:	f7ff fe33 	bl	800407c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004416:	2300      	movs	r3, #0
}
 8004418:	0018      	movs	r0, r3
 800441a:	46bd      	mov	sp, r7
 800441c:	bd80      	pop	{r7, pc}
 800441e:	46c0      	nop			@ (mov r8, r8)
 8004420:	40022000 	.word	0x40022000

08004424 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004424:	b590      	push	{r4, r7, lr}
 8004426:	b083      	sub	sp, #12
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800442c:	4b14      	ldr	r3, [pc, #80]	@ (8004480 <HAL_InitTick+0x5c>)
 800442e:	681c      	ldr	r4, [r3, #0]
 8004430:	4b14      	ldr	r3, [pc, #80]	@ (8004484 <HAL_InitTick+0x60>)
 8004432:	781b      	ldrb	r3, [r3, #0]
 8004434:	0019      	movs	r1, r3
 8004436:	23fa      	movs	r3, #250	@ 0xfa
 8004438:	0098      	lsls	r0, r3, #2
 800443a:	f7fb fe77 	bl	800012c <__udivsi3>
 800443e:	0003      	movs	r3, r0
 8004440:	0019      	movs	r1, r3
 8004442:	0020      	movs	r0, r4
 8004444:	f7fb fe72 	bl	800012c <__udivsi3>
 8004448:	0003      	movs	r3, r0
 800444a:	0018      	movs	r0, r3
 800444c:	f000 f905 	bl	800465a <HAL_SYSTICK_Config>
 8004450:	1e03      	subs	r3, r0, #0
 8004452:	d001      	beq.n	8004458 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8004454:	2301      	movs	r3, #1
 8004456:	e00f      	b.n	8004478 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2b03      	cmp	r3, #3
 800445c:	d80b      	bhi.n	8004476 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800445e:	6879      	ldr	r1, [r7, #4]
 8004460:	2301      	movs	r3, #1
 8004462:	425b      	negs	r3, r3
 8004464:	2200      	movs	r2, #0
 8004466:	0018      	movs	r0, r3
 8004468:	f000 f8e2 	bl	8004630 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800446c:	4b06      	ldr	r3, [pc, #24]	@ (8004488 <HAL_InitTick+0x64>)
 800446e:	687a      	ldr	r2, [r7, #4]
 8004470:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8004472:	2300      	movs	r3, #0
 8004474:	e000      	b.n	8004478 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8004476:	2301      	movs	r3, #1
}
 8004478:	0018      	movs	r0, r3
 800447a:	46bd      	mov	sp, r7
 800447c:	b003      	add	sp, #12
 800447e:	bd90      	pop	{r4, r7, pc}
 8004480:	20000090 	.word	0x20000090
 8004484:	20000098 	.word	0x20000098
 8004488:	20000094 	.word	0x20000094

0800448c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004490:	4b05      	ldr	r3, [pc, #20]	@ (80044a8 <HAL_IncTick+0x1c>)
 8004492:	781b      	ldrb	r3, [r3, #0]
 8004494:	001a      	movs	r2, r3
 8004496:	4b05      	ldr	r3, [pc, #20]	@ (80044ac <HAL_IncTick+0x20>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	18d2      	adds	r2, r2, r3
 800449c:	4b03      	ldr	r3, [pc, #12]	@ (80044ac <HAL_IncTick+0x20>)
 800449e:	601a      	str	r2, [r3, #0]
}
 80044a0:	46c0      	nop			@ (mov r8, r8)
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}
 80044a6:	46c0      	nop			@ (mov r8, r8)
 80044a8:	20000098 	.word	0x20000098
 80044ac:	2000029c 	.word	0x2000029c

080044b0 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	af00      	add	r7, sp, #0
  return uwTick;
 80044b4:	4b02      	ldr	r3, [pc, #8]	@ (80044c0 <HAL_GetTick+0x10>)
 80044b6:	681b      	ldr	r3, [r3, #0]
}
 80044b8:	0018      	movs	r0, r3
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	46c0      	nop			@ (mov r8, r8)
 80044c0:	2000029c 	.word	0x2000029c

080044c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b084      	sub	sp, #16
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80044cc:	f7ff fff0 	bl	80044b0 <HAL_GetTick>
 80044d0:	0003      	movs	r3, r0
 80044d2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	3301      	adds	r3, #1
 80044dc:	d005      	beq.n	80044ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80044de:	4b0a      	ldr	r3, [pc, #40]	@ (8004508 <HAL_Delay+0x44>)
 80044e0:	781b      	ldrb	r3, [r3, #0]
 80044e2:	001a      	movs	r2, r3
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	189b      	adds	r3, r3, r2
 80044e8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80044ea:	46c0      	nop			@ (mov r8, r8)
 80044ec:	f7ff ffe0 	bl	80044b0 <HAL_GetTick>
 80044f0:	0002      	movs	r2, r0
 80044f2:	68bb      	ldr	r3, [r7, #8]
 80044f4:	1ad3      	subs	r3, r2, r3
 80044f6:	68fa      	ldr	r2, [r7, #12]
 80044f8:	429a      	cmp	r2, r3
 80044fa:	d8f7      	bhi.n	80044ec <HAL_Delay+0x28>
  {
  }
}
 80044fc:	46c0      	nop			@ (mov r8, r8)
 80044fe:	46c0      	nop			@ (mov r8, r8)
 8004500:	46bd      	mov	sp, r7
 8004502:	b004      	add	sp, #16
 8004504:	bd80      	pop	{r7, pc}
 8004506:	46c0      	nop			@ (mov r8, r8)
 8004508:	20000098 	.word	0x20000098

0800450c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800450c:	b590      	push	{r4, r7, lr}
 800450e:	b083      	sub	sp, #12
 8004510:	af00      	add	r7, sp, #0
 8004512:	0002      	movs	r2, r0
 8004514:	6039      	str	r1, [r7, #0]
 8004516:	1dfb      	adds	r3, r7, #7
 8004518:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800451a:	1dfb      	adds	r3, r7, #7
 800451c:	781b      	ldrb	r3, [r3, #0]
 800451e:	2b7f      	cmp	r3, #127	@ 0x7f
 8004520:	d828      	bhi.n	8004574 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004522:	4a2f      	ldr	r2, [pc, #188]	@ (80045e0 <__NVIC_SetPriority+0xd4>)
 8004524:	1dfb      	adds	r3, r7, #7
 8004526:	781b      	ldrb	r3, [r3, #0]
 8004528:	b25b      	sxtb	r3, r3
 800452a:	089b      	lsrs	r3, r3, #2
 800452c:	33c0      	adds	r3, #192	@ 0xc0
 800452e:	009b      	lsls	r3, r3, #2
 8004530:	589b      	ldr	r3, [r3, r2]
 8004532:	1dfa      	adds	r2, r7, #7
 8004534:	7812      	ldrb	r2, [r2, #0]
 8004536:	0011      	movs	r1, r2
 8004538:	2203      	movs	r2, #3
 800453a:	400a      	ands	r2, r1
 800453c:	00d2      	lsls	r2, r2, #3
 800453e:	21ff      	movs	r1, #255	@ 0xff
 8004540:	4091      	lsls	r1, r2
 8004542:	000a      	movs	r2, r1
 8004544:	43d2      	mvns	r2, r2
 8004546:	401a      	ands	r2, r3
 8004548:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	019b      	lsls	r3, r3, #6
 800454e:	22ff      	movs	r2, #255	@ 0xff
 8004550:	401a      	ands	r2, r3
 8004552:	1dfb      	adds	r3, r7, #7
 8004554:	781b      	ldrb	r3, [r3, #0]
 8004556:	0018      	movs	r0, r3
 8004558:	2303      	movs	r3, #3
 800455a:	4003      	ands	r3, r0
 800455c:	00db      	lsls	r3, r3, #3
 800455e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004560:	481f      	ldr	r0, [pc, #124]	@ (80045e0 <__NVIC_SetPriority+0xd4>)
 8004562:	1dfb      	adds	r3, r7, #7
 8004564:	781b      	ldrb	r3, [r3, #0]
 8004566:	b25b      	sxtb	r3, r3
 8004568:	089b      	lsrs	r3, r3, #2
 800456a:	430a      	orrs	r2, r1
 800456c:	33c0      	adds	r3, #192	@ 0xc0
 800456e:	009b      	lsls	r3, r3, #2
 8004570:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8004572:	e031      	b.n	80045d8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004574:	4a1b      	ldr	r2, [pc, #108]	@ (80045e4 <__NVIC_SetPriority+0xd8>)
 8004576:	1dfb      	adds	r3, r7, #7
 8004578:	781b      	ldrb	r3, [r3, #0]
 800457a:	0019      	movs	r1, r3
 800457c:	230f      	movs	r3, #15
 800457e:	400b      	ands	r3, r1
 8004580:	3b08      	subs	r3, #8
 8004582:	089b      	lsrs	r3, r3, #2
 8004584:	3306      	adds	r3, #6
 8004586:	009b      	lsls	r3, r3, #2
 8004588:	18d3      	adds	r3, r2, r3
 800458a:	3304      	adds	r3, #4
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	1dfa      	adds	r2, r7, #7
 8004590:	7812      	ldrb	r2, [r2, #0]
 8004592:	0011      	movs	r1, r2
 8004594:	2203      	movs	r2, #3
 8004596:	400a      	ands	r2, r1
 8004598:	00d2      	lsls	r2, r2, #3
 800459a:	21ff      	movs	r1, #255	@ 0xff
 800459c:	4091      	lsls	r1, r2
 800459e:	000a      	movs	r2, r1
 80045a0:	43d2      	mvns	r2, r2
 80045a2:	401a      	ands	r2, r3
 80045a4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	019b      	lsls	r3, r3, #6
 80045aa:	22ff      	movs	r2, #255	@ 0xff
 80045ac:	401a      	ands	r2, r3
 80045ae:	1dfb      	adds	r3, r7, #7
 80045b0:	781b      	ldrb	r3, [r3, #0]
 80045b2:	0018      	movs	r0, r3
 80045b4:	2303      	movs	r3, #3
 80045b6:	4003      	ands	r3, r0
 80045b8:	00db      	lsls	r3, r3, #3
 80045ba:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80045bc:	4809      	ldr	r0, [pc, #36]	@ (80045e4 <__NVIC_SetPriority+0xd8>)
 80045be:	1dfb      	adds	r3, r7, #7
 80045c0:	781b      	ldrb	r3, [r3, #0]
 80045c2:	001c      	movs	r4, r3
 80045c4:	230f      	movs	r3, #15
 80045c6:	4023      	ands	r3, r4
 80045c8:	3b08      	subs	r3, #8
 80045ca:	089b      	lsrs	r3, r3, #2
 80045cc:	430a      	orrs	r2, r1
 80045ce:	3306      	adds	r3, #6
 80045d0:	009b      	lsls	r3, r3, #2
 80045d2:	18c3      	adds	r3, r0, r3
 80045d4:	3304      	adds	r3, #4
 80045d6:	601a      	str	r2, [r3, #0]
}
 80045d8:	46c0      	nop			@ (mov r8, r8)
 80045da:	46bd      	mov	sp, r7
 80045dc:	b003      	add	sp, #12
 80045de:	bd90      	pop	{r4, r7, pc}
 80045e0:	e000e100 	.word	0xe000e100
 80045e4:	e000ed00 	.word	0xe000ed00

080045e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b082      	sub	sp, #8
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	1e5a      	subs	r2, r3, #1
 80045f4:	2380      	movs	r3, #128	@ 0x80
 80045f6:	045b      	lsls	r3, r3, #17
 80045f8:	429a      	cmp	r2, r3
 80045fa:	d301      	bcc.n	8004600 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80045fc:	2301      	movs	r3, #1
 80045fe:	e010      	b.n	8004622 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004600:	4b0a      	ldr	r3, [pc, #40]	@ (800462c <SysTick_Config+0x44>)
 8004602:	687a      	ldr	r2, [r7, #4]
 8004604:	3a01      	subs	r2, #1
 8004606:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004608:	2301      	movs	r3, #1
 800460a:	425b      	negs	r3, r3
 800460c:	2103      	movs	r1, #3
 800460e:	0018      	movs	r0, r3
 8004610:	f7ff ff7c 	bl	800450c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004614:	4b05      	ldr	r3, [pc, #20]	@ (800462c <SysTick_Config+0x44>)
 8004616:	2200      	movs	r2, #0
 8004618:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800461a:	4b04      	ldr	r3, [pc, #16]	@ (800462c <SysTick_Config+0x44>)
 800461c:	2207      	movs	r2, #7
 800461e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004620:	2300      	movs	r3, #0
}
 8004622:	0018      	movs	r0, r3
 8004624:	46bd      	mov	sp, r7
 8004626:	b002      	add	sp, #8
 8004628:	bd80      	pop	{r7, pc}
 800462a:	46c0      	nop			@ (mov r8, r8)
 800462c:	e000e010 	.word	0xe000e010

08004630 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b084      	sub	sp, #16
 8004634:	af00      	add	r7, sp, #0
 8004636:	60b9      	str	r1, [r7, #8]
 8004638:	607a      	str	r2, [r7, #4]
 800463a:	210f      	movs	r1, #15
 800463c:	187b      	adds	r3, r7, r1
 800463e:	1c02      	adds	r2, r0, #0
 8004640:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8004642:	68ba      	ldr	r2, [r7, #8]
 8004644:	187b      	adds	r3, r7, r1
 8004646:	781b      	ldrb	r3, [r3, #0]
 8004648:	b25b      	sxtb	r3, r3
 800464a:	0011      	movs	r1, r2
 800464c:	0018      	movs	r0, r3
 800464e:	f7ff ff5d 	bl	800450c <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8004652:	46c0      	nop			@ (mov r8, r8)
 8004654:	46bd      	mov	sp, r7
 8004656:	b004      	add	sp, #16
 8004658:	bd80      	pop	{r7, pc}

0800465a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800465a:	b580      	push	{r7, lr}
 800465c:	b082      	sub	sp, #8
 800465e:	af00      	add	r7, sp, #0
 8004660:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	0018      	movs	r0, r3
 8004666:	f7ff ffbf 	bl	80045e8 <SysTick_Config>
 800466a:	0003      	movs	r3, r0
}
 800466c:	0018      	movs	r0, r3
 800466e:	46bd      	mov	sp, r7
 8004670:	b002      	add	sp, #8
 8004672:	bd80      	pop	{r7, pc}

08004674 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b086      	sub	sp, #24
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
 800467c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800467e:	2300      	movs	r3, #0
 8004680:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004682:	e14f      	b.n	8004924 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	2101      	movs	r1, #1
 800468a:	697a      	ldr	r2, [r7, #20]
 800468c:	4091      	lsls	r1, r2
 800468e:	000a      	movs	r2, r1
 8004690:	4013      	ands	r3, r2
 8004692:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d100      	bne.n	800469c <HAL_GPIO_Init+0x28>
 800469a:	e140      	b.n	800491e <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	685b      	ldr	r3, [r3, #4]
 80046a0:	2203      	movs	r2, #3
 80046a2:	4013      	ands	r3, r2
 80046a4:	2b01      	cmp	r3, #1
 80046a6:	d005      	beq.n	80046b4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	2203      	movs	r2, #3
 80046ae:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80046b0:	2b02      	cmp	r3, #2
 80046b2:	d130      	bne.n	8004716 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	689b      	ldr	r3, [r3, #8]
 80046b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80046ba:	697b      	ldr	r3, [r7, #20]
 80046bc:	005b      	lsls	r3, r3, #1
 80046be:	2203      	movs	r2, #3
 80046c0:	409a      	lsls	r2, r3
 80046c2:	0013      	movs	r3, r2
 80046c4:	43da      	mvns	r2, r3
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	4013      	ands	r3, r2
 80046ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	68da      	ldr	r2, [r3, #12]
 80046d0:	697b      	ldr	r3, [r7, #20]
 80046d2:	005b      	lsls	r3, r3, #1
 80046d4:	409a      	lsls	r2, r3
 80046d6:	0013      	movs	r3, r2
 80046d8:	693a      	ldr	r2, [r7, #16]
 80046da:	4313      	orrs	r3, r2
 80046dc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	693a      	ldr	r2, [r7, #16]
 80046e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80046ea:	2201      	movs	r2, #1
 80046ec:	697b      	ldr	r3, [r7, #20]
 80046ee:	409a      	lsls	r2, r3
 80046f0:	0013      	movs	r3, r2
 80046f2:	43da      	mvns	r2, r3
 80046f4:	693b      	ldr	r3, [r7, #16]
 80046f6:	4013      	ands	r3, r2
 80046f8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	685b      	ldr	r3, [r3, #4]
 80046fe:	091b      	lsrs	r3, r3, #4
 8004700:	2201      	movs	r2, #1
 8004702:	401a      	ands	r2, r3
 8004704:	697b      	ldr	r3, [r7, #20]
 8004706:	409a      	lsls	r2, r3
 8004708:	0013      	movs	r3, r2
 800470a:	693a      	ldr	r2, [r7, #16]
 800470c:	4313      	orrs	r3, r2
 800470e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	693a      	ldr	r2, [r7, #16]
 8004714:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	685b      	ldr	r3, [r3, #4]
 800471a:	2203      	movs	r2, #3
 800471c:	4013      	ands	r3, r2
 800471e:	2b03      	cmp	r3, #3
 8004720:	d017      	beq.n	8004752 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	68db      	ldr	r3, [r3, #12]
 8004726:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004728:	697b      	ldr	r3, [r7, #20]
 800472a:	005b      	lsls	r3, r3, #1
 800472c:	2203      	movs	r2, #3
 800472e:	409a      	lsls	r2, r3
 8004730:	0013      	movs	r3, r2
 8004732:	43da      	mvns	r2, r3
 8004734:	693b      	ldr	r3, [r7, #16]
 8004736:	4013      	ands	r3, r2
 8004738:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	689a      	ldr	r2, [r3, #8]
 800473e:	697b      	ldr	r3, [r7, #20]
 8004740:	005b      	lsls	r3, r3, #1
 8004742:	409a      	lsls	r2, r3
 8004744:	0013      	movs	r3, r2
 8004746:	693a      	ldr	r2, [r7, #16]
 8004748:	4313      	orrs	r3, r2
 800474a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	693a      	ldr	r2, [r7, #16]
 8004750:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	2203      	movs	r2, #3
 8004758:	4013      	ands	r3, r2
 800475a:	2b02      	cmp	r3, #2
 800475c:	d123      	bne.n	80047a6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800475e:	697b      	ldr	r3, [r7, #20]
 8004760:	08da      	lsrs	r2, r3, #3
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	3208      	adds	r2, #8
 8004766:	0092      	lsls	r2, r2, #2
 8004768:	58d3      	ldr	r3, [r2, r3]
 800476a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	2207      	movs	r2, #7
 8004770:	4013      	ands	r3, r2
 8004772:	009b      	lsls	r3, r3, #2
 8004774:	220f      	movs	r2, #15
 8004776:	409a      	lsls	r2, r3
 8004778:	0013      	movs	r3, r2
 800477a:	43da      	mvns	r2, r3
 800477c:	693b      	ldr	r3, [r7, #16]
 800477e:	4013      	ands	r3, r2
 8004780:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	691a      	ldr	r2, [r3, #16]
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	2107      	movs	r1, #7
 800478a:	400b      	ands	r3, r1
 800478c:	009b      	lsls	r3, r3, #2
 800478e:	409a      	lsls	r2, r3
 8004790:	0013      	movs	r3, r2
 8004792:	693a      	ldr	r2, [r7, #16]
 8004794:	4313      	orrs	r3, r2
 8004796:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004798:	697b      	ldr	r3, [r7, #20]
 800479a:	08da      	lsrs	r2, r3, #3
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	3208      	adds	r2, #8
 80047a0:	0092      	lsls	r2, r2, #2
 80047a2:	6939      	ldr	r1, [r7, #16]
 80047a4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80047ac:	697b      	ldr	r3, [r7, #20]
 80047ae:	005b      	lsls	r3, r3, #1
 80047b0:	2203      	movs	r2, #3
 80047b2:	409a      	lsls	r2, r3
 80047b4:	0013      	movs	r3, r2
 80047b6:	43da      	mvns	r2, r3
 80047b8:	693b      	ldr	r3, [r7, #16]
 80047ba:	4013      	ands	r3, r2
 80047bc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	2203      	movs	r2, #3
 80047c4:	401a      	ands	r2, r3
 80047c6:	697b      	ldr	r3, [r7, #20]
 80047c8:	005b      	lsls	r3, r3, #1
 80047ca:	409a      	lsls	r2, r3
 80047cc:	0013      	movs	r3, r2
 80047ce:	693a      	ldr	r2, [r7, #16]
 80047d0:	4313      	orrs	r3, r2
 80047d2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	693a      	ldr	r2, [r7, #16]
 80047d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	685a      	ldr	r2, [r3, #4]
 80047de:	23c0      	movs	r3, #192	@ 0xc0
 80047e0:	029b      	lsls	r3, r3, #10
 80047e2:	4013      	ands	r3, r2
 80047e4:	d100      	bne.n	80047e8 <HAL_GPIO_Init+0x174>
 80047e6:	e09a      	b.n	800491e <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80047e8:	4b54      	ldr	r3, [pc, #336]	@ (800493c <HAL_GPIO_Init+0x2c8>)
 80047ea:	699a      	ldr	r2, [r3, #24]
 80047ec:	4b53      	ldr	r3, [pc, #332]	@ (800493c <HAL_GPIO_Init+0x2c8>)
 80047ee:	2101      	movs	r1, #1
 80047f0:	430a      	orrs	r2, r1
 80047f2:	619a      	str	r2, [r3, #24]
 80047f4:	4b51      	ldr	r3, [pc, #324]	@ (800493c <HAL_GPIO_Init+0x2c8>)
 80047f6:	699b      	ldr	r3, [r3, #24]
 80047f8:	2201      	movs	r2, #1
 80047fa:	4013      	ands	r3, r2
 80047fc:	60bb      	str	r3, [r7, #8]
 80047fe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004800:	4a4f      	ldr	r2, [pc, #316]	@ (8004940 <HAL_GPIO_Init+0x2cc>)
 8004802:	697b      	ldr	r3, [r7, #20]
 8004804:	089b      	lsrs	r3, r3, #2
 8004806:	3302      	adds	r3, #2
 8004808:	009b      	lsls	r3, r3, #2
 800480a:	589b      	ldr	r3, [r3, r2]
 800480c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800480e:	697b      	ldr	r3, [r7, #20]
 8004810:	2203      	movs	r2, #3
 8004812:	4013      	ands	r3, r2
 8004814:	009b      	lsls	r3, r3, #2
 8004816:	220f      	movs	r2, #15
 8004818:	409a      	lsls	r2, r3
 800481a:	0013      	movs	r3, r2
 800481c:	43da      	mvns	r2, r3
 800481e:	693b      	ldr	r3, [r7, #16]
 8004820:	4013      	ands	r3, r2
 8004822:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004824:	687a      	ldr	r2, [r7, #4]
 8004826:	2390      	movs	r3, #144	@ 0x90
 8004828:	05db      	lsls	r3, r3, #23
 800482a:	429a      	cmp	r2, r3
 800482c:	d013      	beq.n	8004856 <HAL_GPIO_Init+0x1e2>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	4a44      	ldr	r2, [pc, #272]	@ (8004944 <HAL_GPIO_Init+0x2d0>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d00d      	beq.n	8004852 <HAL_GPIO_Init+0x1de>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	4a43      	ldr	r2, [pc, #268]	@ (8004948 <HAL_GPIO_Init+0x2d4>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d007      	beq.n	800484e <HAL_GPIO_Init+0x1da>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	4a42      	ldr	r2, [pc, #264]	@ (800494c <HAL_GPIO_Init+0x2d8>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d101      	bne.n	800484a <HAL_GPIO_Init+0x1d6>
 8004846:	2303      	movs	r3, #3
 8004848:	e006      	b.n	8004858 <HAL_GPIO_Init+0x1e4>
 800484a:	2305      	movs	r3, #5
 800484c:	e004      	b.n	8004858 <HAL_GPIO_Init+0x1e4>
 800484e:	2302      	movs	r3, #2
 8004850:	e002      	b.n	8004858 <HAL_GPIO_Init+0x1e4>
 8004852:	2301      	movs	r3, #1
 8004854:	e000      	b.n	8004858 <HAL_GPIO_Init+0x1e4>
 8004856:	2300      	movs	r3, #0
 8004858:	697a      	ldr	r2, [r7, #20]
 800485a:	2103      	movs	r1, #3
 800485c:	400a      	ands	r2, r1
 800485e:	0092      	lsls	r2, r2, #2
 8004860:	4093      	lsls	r3, r2
 8004862:	693a      	ldr	r2, [r7, #16]
 8004864:	4313      	orrs	r3, r2
 8004866:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004868:	4935      	ldr	r1, [pc, #212]	@ (8004940 <HAL_GPIO_Init+0x2cc>)
 800486a:	697b      	ldr	r3, [r7, #20]
 800486c:	089b      	lsrs	r3, r3, #2
 800486e:	3302      	adds	r3, #2
 8004870:	009b      	lsls	r3, r3, #2
 8004872:	693a      	ldr	r2, [r7, #16]
 8004874:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004876:	4b36      	ldr	r3, [pc, #216]	@ (8004950 <HAL_GPIO_Init+0x2dc>)
 8004878:	689b      	ldr	r3, [r3, #8]
 800487a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	43da      	mvns	r2, r3
 8004880:	693b      	ldr	r3, [r7, #16]
 8004882:	4013      	ands	r3, r2
 8004884:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	685a      	ldr	r2, [r3, #4]
 800488a:	2380      	movs	r3, #128	@ 0x80
 800488c:	035b      	lsls	r3, r3, #13
 800488e:	4013      	ands	r3, r2
 8004890:	d003      	beq.n	800489a <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8004892:	693a      	ldr	r2, [r7, #16]
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	4313      	orrs	r3, r2
 8004898:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800489a:	4b2d      	ldr	r3, [pc, #180]	@ (8004950 <HAL_GPIO_Init+0x2dc>)
 800489c:	693a      	ldr	r2, [r7, #16]
 800489e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80048a0:	4b2b      	ldr	r3, [pc, #172]	@ (8004950 <HAL_GPIO_Init+0x2dc>)
 80048a2:	68db      	ldr	r3, [r3, #12]
 80048a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	43da      	mvns	r2, r3
 80048aa:	693b      	ldr	r3, [r7, #16]
 80048ac:	4013      	ands	r3, r2
 80048ae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	685a      	ldr	r2, [r3, #4]
 80048b4:	2380      	movs	r3, #128	@ 0x80
 80048b6:	039b      	lsls	r3, r3, #14
 80048b8:	4013      	ands	r3, r2
 80048ba:	d003      	beq.n	80048c4 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 80048bc:	693a      	ldr	r2, [r7, #16]
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	4313      	orrs	r3, r2
 80048c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80048c4:	4b22      	ldr	r3, [pc, #136]	@ (8004950 <HAL_GPIO_Init+0x2dc>)
 80048c6:	693a      	ldr	r2, [r7, #16]
 80048c8:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80048ca:	4b21      	ldr	r3, [pc, #132]	@ (8004950 <HAL_GPIO_Init+0x2dc>)
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	43da      	mvns	r2, r3
 80048d4:	693b      	ldr	r3, [r7, #16]
 80048d6:	4013      	ands	r3, r2
 80048d8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	685a      	ldr	r2, [r3, #4]
 80048de:	2380      	movs	r3, #128	@ 0x80
 80048e0:	029b      	lsls	r3, r3, #10
 80048e2:	4013      	ands	r3, r2
 80048e4:	d003      	beq.n	80048ee <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80048e6:	693a      	ldr	r2, [r7, #16]
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	4313      	orrs	r3, r2
 80048ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80048ee:	4b18      	ldr	r3, [pc, #96]	@ (8004950 <HAL_GPIO_Init+0x2dc>)
 80048f0:	693a      	ldr	r2, [r7, #16]
 80048f2:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80048f4:	4b16      	ldr	r3, [pc, #88]	@ (8004950 <HAL_GPIO_Init+0x2dc>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	43da      	mvns	r2, r3
 80048fe:	693b      	ldr	r3, [r7, #16]
 8004900:	4013      	ands	r3, r2
 8004902:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	685a      	ldr	r2, [r3, #4]
 8004908:	2380      	movs	r3, #128	@ 0x80
 800490a:	025b      	lsls	r3, r3, #9
 800490c:	4013      	ands	r3, r2
 800490e:	d003      	beq.n	8004918 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8004910:	693a      	ldr	r2, [r7, #16]
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	4313      	orrs	r3, r2
 8004916:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004918:	4b0d      	ldr	r3, [pc, #52]	@ (8004950 <HAL_GPIO_Init+0x2dc>)
 800491a:	693a      	ldr	r2, [r7, #16]
 800491c:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	3301      	adds	r3, #1
 8004922:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	681a      	ldr	r2, [r3, #0]
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	40da      	lsrs	r2, r3
 800492c:	1e13      	subs	r3, r2, #0
 800492e:	d000      	beq.n	8004932 <HAL_GPIO_Init+0x2be>
 8004930:	e6a8      	b.n	8004684 <HAL_GPIO_Init+0x10>
  } 
}
 8004932:	46c0      	nop			@ (mov r8, r8)
 8004934:	46c0      	nop			@ (mov r8, r8)
 8004936:	46bd      	mov	sp, r7
 8004938:	b006      	add	sp, #24
 800493a:	bd80      	pop	{r7, pc}
 800493c:	40021000 	.word	0x40021000
 8004940:	40010000 	.word	0x40010000
 8004944:	48000400 	.word	0x48000400
 8004948:	48000800 	.word	0x48000800
 800494c:	48000c00 	.word	0x48000c00
 8004950:	40010400 	.word	0x40010400

08004954 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	b082      	sub	sp, #8
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d101      	bne.n	8004966 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004962:	2301      	movs	r3, #1
 8004964:	e08f      	b.n	8004a86 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2241      	movs	r2, #65	@ 0x41
 800496a:	5c9b      	ldrb	r3, [r3, r2]
 800496c:	b2db      	uxtb	r3, r3
 800496e:	2b00      	cmp	r3, #0
 8004970:	d107      	bne.n	8004982 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2240      	movs	r2, #64	@ 0x40
 8004976:	2100      	movs	r1, #0
 8004978:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	0018      	movs	r0, r3
 800497e:	f7ff fba1 	bl	80040c4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2241      	movs	r2, #65	@ 0x41
 8004986:	2124      	movs	r1, #36	@ 0x24
 8004988:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	681a      	ldr	r2, [r3, #0]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	2101      	movs	r1, #1
 8004996:	438a      	bics	r2, r1
 8004998:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	685a      	ldr	r2, [r3, #4]
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	493b      	ldr	r1, [pc, #236]	@ (8004a90 <HAL_I2C_Init+0x13c>)
 80049a4:	400a      	ands	r2, r1
 80049a6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	689a      	ldr	r2, [r3, #8]
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4938      	ldr	r1, [pc, #224]	@ (8004a94 <HAL_I2C_Init+0x140>)
 80049b4:	400a      	ands	r2, r1
 80049b6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	68db      	ldr	r3, [r3, #12]
 80049bc:	2b01      	cmp	r3, #1
 80049be:	d108      	bne.n	80049d2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	689a      	ldr	r2, [r3, #8]
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	2180      	movs	r1, #128	@ 0x80
 80049ca:	0209      	lsls	r1, r1, #8
 80049cc:	430a      	orrs	r2, r1
 80049ce:	609a      	str	r2, [r3, #8]
 80049d0:	e007      	b.n	80049e2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	689a      	ldr	r2, [r3, #8]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	2184      	movs	r1, #132	@ 0x84
 80049dc:	0209      	lsls	r1, r1, #8
 80049de:	430a      	orrs	r2, r1
 80049e0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	68db      	ldr	r3, [r3, #12]
 80049e6:	2b02      	cmp	r3, #2
 80049e8:	d109      	bne.n	80049fe <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	685a      	ldr	r2, [r3, #4]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	2180      	movs	r1, #128	@ 0x80
 80049f6:	0109      	lsls	r1, r1, #4
 80049f8:	430a      	orrs	r2, r1
 80049fa:	605a      	str	r2, [r3, #4]
 80049fc:	e007      	b.n	8004a0e <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	685a      	ldr	r2, [r3, #4]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4923      	ldr	r1, [pc, #140]	@ (8004a98 <HAL_I2C_Init+0x144>)
 8004a0a:	400a      	ands	r2, r1
 8004a0c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	685a      	ldr	r2, [r3, #4]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	4920      	ldr	r1, [pc, #128]	@ (8004a9c <HAL_I2C_Init+0x148>)
 8004a1a:	430a      	orrs	r2, r1
 8004a1c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	68da      	ldr	r2, [r3, #12]
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	491a      	ldr	r1, [pc, #104]	@ (8004a94 <HAL_I2C_Init+0x140>)
 8004a2a:	400a      	ands	r2, r1
 8004a2c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	691a      	ldr	r2, [r3, #16]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	695b      	ldr	r3, [r3, #20]
 8004a36:	431a      	orrs	r2, r3
 8004a38:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	699b      	ldr	r3, [r3, #24]
 8004a3e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	430a      	orrs	r2, r1
 8004a46:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	69d9      	ldr	r1, [r3, #28]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6a1a      	ldr	r2, [r3, #32]
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	430a      	orrs	r2, r1
 8004a56:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	681a      	ldr	r2, [r3, #0]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	2101      	movs	r1, #1
 8004a64:	430a      	orrs	r2, r1
 8004a66:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2241      	movs	r2, #65	@ 0x41
 8004a72:	2120      	movs	r1, #32
 8004a74:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2242      	movs	r2, #66	@ 0x42
 8004a80:	2100      	movs	r1, #0
 8004a82:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004a84:	2300      	movs	r3, #0
}
 8004a86:	0018      	movs	r0, r3
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	b002      	add	sp, #8
 8004a8c:	bd80      	pop	{r7, pc}
 8004a8e:	46c0      	nop			@ (mov r8, r8)
 8004a90:	f0ffffff 	.word	0xf0ffffff
 8004a94:	ffff7fff 	.word	0xffff7fff
 8004a98:	fffff7ff 	.word	0xfffff7ff
 8004a9c:	02008000 	.word	0x02008000

08004aa0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004aa0:	b590      	push	{r4, r7, lr}
 8004aa2:	b089      	sub	sp, #36	@ 0x24
 8004aa4:	af02      	add	r7, sp, #8
 8004aa6:	60f8      	str	r0, [r7, #12]
 8004aa8:	000c      	movs	r4, r1
 8004aaa:	0010      	movs	r0, r2
 8004aac:	0019      	movs	r1, r3
 8004aae:	230a      	movs	r3, #10
 8004ab0:	18fb      	adds	r3, r7, r3
 8004ab2:	1c22      	adds	r2, r4, #0
 8004ab4:	801a      	strh	r2, [r3, #0]
 8004ab6:	2308      	movs	r3, #8
 8004ab8:	18fb      	adds	r3, r7, r3
 8004aba:	1c02      	adds	r2, r0, #0
 8004abc:	801a      	strh	r2, [r3, #0]
 8004abe:	1dbb      	adds	r3, r7, #6
 8004ac0:	1c0a      	adds	r2, r1, #0
 8004ac2:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	2241      	movs	r2, #65	@ 0x41
 8004ac8:	5c9b      	ldrb	r3, [r3, r2]
 8004aca:	b2db      	uxtb	r3, r3
 8004acc:	2b20      	cmp	r3, #32
 8004ace:	d000      	beq.n	8004ad2 <HAL_I2C_Mem_Write+0x32>
 8004ad0:	e10c      	b.n	8004cec <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ad2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d004      	beq.n	8004ae2 <HAL_I2C_Mem_Write+0x42>
 8004ad8:	232c      	movs	r3, #44	@ 0x2c
 8004ada:	18fb      	adds	r3, r7, r3
 8004adc:	881b      	ldrh	r3, [r3, #0]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d105      	bne.n	8004aee <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	2280      	movs	r2, #128	@ 0x80
 8004ae6:	0092      	lsls	r2, r2, #2
 8004ae8:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004aea:	2301      	movs	r3, #1
 8004aec:	e0ff      	b.n	8004cee <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2240      	movs	r2, #64	@ 0x40
 8004af2:	5c9b      	ldrb	r3, [r3, r2]
 8004af4:	2b01      	cmp	r3, #1
 8004af6:	d101      	bne.n	8004afc <HAL_I2C_Mem_Write+0x5c>
 8004af8:	2302      	movs	r3, #2
 8004afa:	e0f8      	b.n	8004cee <HAL_I2C_Mem_Write+0x24e>
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	2240      	movs	r2, #64	@ 0x40
 8004b00:	2101      	movs	r1, #1
 8004b02:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004b04:	f7ff fcd4 	bl	80044b0 <HAL_GetTick>
 8004b08:	0003      	movs	r3, r0
 8004b0a:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004b0c:	2380      	movs	r3, #128	@ 0x80
 8004b0e:	0219      	lsls	r1, r3, #8
 8004b10:	68f8      	ldr	r0, [r7, #12]
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	9300      	str	r3, [sp, #0]
 8004b16:	2319      	movs	r3, #25
 8004b18:	2201      	movs	r2, #1
 8004b1a:	f000 fb0b 	bl	8005134 <I2C_WaitOnFlagUntilTimeout>
 8004b1e:	1e03      	subs	r3, r0, #0
 8004b20:	d001      	beq.n	8004b26 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8004b22:	2301      	movs	r3, #1
 8004b24:	e0e3      	b.n	8004cee <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2241      	movs	r2, #65	@ 0x41
 8004b2a:	2121      	movs	r1, #33	@ 0x21
 8004b2c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	2242      	movs	r2, #66	@ 0x42
 8004b32:	2140      	movs	r1, #64	@ 0x40
 8004b34:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	2200      	movs	r2, #0
 8004b3a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004b40:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	222c      	movs	r2, #44	@ 0x2c
 8004b46:	18ba      	adds	r2, r7, r2
 8004b48:	8812      	ldrh	r2, [r2, #0]
 8004b4a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	2200      	movs	r2, #0
 8004b50:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004b52:	1dbb      	adds	r3, r7, #6
 8004b54:	881c      	ldrh	r4, [r3, #0]
 8004b56:	2308      	movs	r3, #8
 8004b58:	18fb      	adds	r3, r7, r3
 8004b5a:	881a      	ldrh	r2, [r3, #0]
 8004b5c:	230a      	movs	r3, #10
 8004b5e:	18fb      	adds	r3, r7, r3
 8004b60:	8819      	ldrh	r1, [r3, #0]
 8004b62:	68f8      	ldr	r0, [r7, #12]
 8004b64:	697b      	ldr	r3, [r7, #20]
 8004b66:	9301      	str	r3, [sp, #4]
 8004b68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b6a:	9300      	str	r3, [sp, #0]
 8004b6c:	0023      	movs	r3, r4
 8004b6e:	f000 f9f9 	bl	8004f64 <I2C_RequestMemoryWrite>
 8004b72:	1e03      	subs	r3, r0, #0
 8004b74:	d005      	beq.n	8004b82 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	2240      	movs	r2, #64	@ 0x40
 8004b7a:	2100      	movs	r1, #0
 8004b7c:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	e0b5      	b.n	8004cee <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b86:	b29b      	uxth	r3, r3
 8004b88:	2bff      	cmp	r3, #255	@ 0xff
 8004b8a:	d911      	bls.n	8004bb0 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	22ff      	movs	r2, #255	@ 0xff
 8004b90:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b96:	b2da      	uxtb	r2, r3
 8004b98:	2380      	movs	r3, #128	@ 0x80
 8004b9a:	045c      	lsls	r4, r3, #17
 8004b9c:	230a      	movs	r3, #10
 8004b9e:	18fb      	adds	r3, r7, r3
 8004ba0:	8819      	ldrh	r1, [r3, #0]
 8004ba2:	68f8      	ldr	r0, [r7, #12]
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	9300      	str	r3, [sp, #0]
 8004ba8:	0023      	movs	r3, r4
 8004baa:	f000 fc9d 	bl	80054e8 <I2C_TransferConfig>
 8004bae:	e012      	b.n	8004bd6 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bb4:	b29a      	uxth	r2, r3
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bbe:	b2da      	uxtb	r2, r3
 8004bc0:	2380      	movs	r3, #128	@ 0x80
 8004bc2:	049c      	lsls	r4, r3, #18
 8004bc4:	230a      	movs	r3, #10
 8004bc6:	18fb      	adds	r3, r7, r3
 8004bc8:	8819      	ldrh	r1, [r3, #0]
 8004bca:	68f8      	ldr	r0, [r7, #12]
 8004bcc:	2300      	movs	r3, #0
 8004bce:	9300      	str	r3, [sp, #0]
 8004bd0:	0023      	movs	r3, r4
 8004bd2:	f000 fc89 	bl	80054e8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004bd6:	697a      	ldr	r2, [r7, #20]
 8004bd8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	0018      	movs	r0, r3
 8004bde:	f000 fb01 	bl	80051e4 <I2C_WaitOnTXISFlagUntilTimeout>
 8004be2:	1e03      	subs	r3, r0, #0
 8004be4:	d001      	beq.n	8004bea <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8004be6:	2301      	movs	r3, #1
 8004be8:	e081      	b.n	8004cee <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bee:	781a      	ldrb	r2, [r3, #0]
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bfa:	1c5a      	adds	r2, r3, #1
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c04:	b29b      	uxth	r3, r3
 8004c06:	3b01      	subs	r3, #1
 8004c08:	b29a      	uxth	r2, r3
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c12:	3b01      	subs	r3, #1
 8004c14:	b29a      	uxth	r2, r3
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c1e:	b29b      	uxth	r3, r3
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d03a      	beq.n	8004c9a <HAL_I2C_Mem_Write+0x1fa>
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d136      	bne.n	8004c9a <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004c2c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c2e:	68f8      	ldr	r0, [r7, #12]
 8004c30:	697b      	ldr	r3, [r7, #20]
 8004c32:	9300      	str	r3, [sp, #0]
 8004c34:	0013      	movs	r3, r2
 8004c36:	2200      	movs	r2, #0
 8004c38:	2180      	movs	r1, #128	@ 0x80
 8004c3a:	f000 fa7b 	bl	8005134 <I2C_WaitOnFlagUntilTimeout>
 8004c3e:	1e03      	subs	r3, r0, #0
 8004c40:	d001      	beq.n	8004c46 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8004c42:	2301      	movs	r3, #1
 8004c44:	e053      	b.n	8004cee <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c4a:	b29b      	uxth	r3, r3
 8004c4c:	2bff      	cmp	r3, #255	@ 0xff
 8004c4e:	d911      	bls.n	8004c74 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	22ff      	movs	r2, #255	@ 0xff
 8004c54:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c5a:	b2da      	uxtb	r2, r3
 8004c5c:	2380      	movs	r3, #128	@ 0x80
 8004c5e:	045c      	lsls	r4, r3, #17
 8004c60:	230a      	movs	r3, #10
 8004c62:	18fb      	adds	r3, r7, r3
 8004c64:	8819      	ldrh	r1, [r3, #0]
 8004c66:	68f8      	ldr	r0, [r7, #12]
 8004c68:	2300      	movs	r3, #0
 8004c6a:	9300      	str	r3, [sp, #0]
 8004c6c:	0023      	movs	r3, r4
 8004c6e:	f000 fc3b 	bl	80054e8 <I2C_TransferConfig>
 8004c72:	e012      	b.n	8004c9a <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c78:	b29a      	uxth	r2, r3
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c82:	b2da      	uxtb	r2, r3
 8004c84:	2380      	movs	r3, #128	@ 0x80
 8004c86:	049c      	lsls	r4, r3, #18
 8004c88:	230a      	movs	r3, #10
 8004c8a:	18fb      	adds	r3, r7, r3
 8004c8c:	8819      	ldrh	r1, [r3, #0]
 8004c8e:	68f8      	ldr	r0, [r7, #12]
 8004c90:	2300      	movs	r3, #0
 8004c92:	9300      	str	r3, [sp, #0]
 8004c94:	0023      	movs	r3, r4
 8004c96:	f000 fc27 	bl	80054e8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c9e:	b29b      	uxth	r3, r3
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d198      	bne.n	8004bd6 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ca4:	697a      	ldr	r2, [r7, #20]
 8004ca6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	0018      	movs	r0, r3
 8004cac:	f000 fae0 	bl	8005270 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004cb0:	1e03      	subs	r3, r0, #0
 8004cb2:	d001      	beq.n	8004cb8 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	e01a      	b.n	8004cee <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	2220      	movs	r2, #32
 8004cbe:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	685a      	ldr	r2, [r3, #4]
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	490b      	ldr	r1, [pc, #44]	@ (8004cf8 <HAL_I2C_Mem_Write+0x258>)
 8004ccc:	400a      	ands	r2, r1
 8004cce:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	2241      	movs	r2, #65	@ 0x41
 8004cd4:	2120      	movs	r1, #32
 8004cd6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	2242      	movs	r2, #66	@ 0x42
 8004cdc:	2100      	movs	r1, #0
 8004cde:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	2240      	movs	r2, #64	@ 0x40
 8004ce4:	2100      	movs	r1, #0
 8004ce6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	e000      	b.n	8004cee <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8004cec:	2302      	movs	r3, #2
  }
}
 8004cee:	0018      	movs	r0, r3
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	b007      	add	sp, #28
 8004cf4:	bd90      	pop	{r4, r7, pc}
 8004cf6:	46c0      	nop			@ (mov r8, r8)
 8004cf8:	fe00e800 	.word	0xfe00e800

08004cfc <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cfc:	b590      	push	{r4, r7, lr}
 8004cfe:	b089      	sub	sp, #36	@ 0x24
 8004d00:	af02      	add	r7, sp, #8
 8004d02:	60f8      	str	r0, [r7, #12]
 8004d04:	000c      	movs	r4, r1
 8004d06:	0010      	movs	r0, r2
 8004d08:	0019      	movs	r1, r3
 8004d0a:	230a      	movs	r3, #10
 8004d0c:	18fb      	adds	r3, r7, r3
 8004d0e:	1c22      	adds	r2, r4, #0
 8004d10:	801a      	strh	r2, [r3, #0]
 8004d12:	2308      	movs	r3, #8
 8004d14:	18fb      	adds	r3, r7, r3
 8004d16:	1c02      	adds	r2, r0, #0
 8004d18:	801a      	strh	r2, [r3, #0]
 8004d1a:	1dbb      	adds	r3, r7, #6
 8004d1c:	1c0a      	adds	r2, r1, #0
 8004d1e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	2241      	movs	r2, #65	@ 0x41
 8004d24:	5c9b      	ldrb	r3, [r3, r2]
 8004d26:	b2db      	uxtb	r3, r3
 8004d28:	2b20      	cmp	r3, #32
 8004d2a:	d000      	beq.n	8004d2e <HAL_I2C_Mem_Read+0x32>
 8004d2c:	e110      	b.n	8004f50 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d004      	beq.n	8004d3e <HAL_I2C_Mem_Read+0x42>
 8004d34:	232c      	movs	r3, #44	@ 0x2c
 8004d36:	18fb      	adds	r3, r7, r3
 8004d38:	881b      	ldrh	r3, [r3, #0]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d105      	bne.n	8004d4a <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	2280      	movs	r2, #128	@ 0x80
 8004d42:	0092      	lsls	r2, r2, #2
 8004d44:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004d46:	2301      	movs	r3, #1
 8004d48:	e103      	b.n	8004f52 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	2240      	movs	r2, #64	@ 0x40
 8004d4e:	5c9b      	ldrb	r3, [r3, r2]
 8004d50:	2b01      	cmp	r3, #1
 8004d52:	d101      	bne.n	8004d58 <HAL_I2C_Mem_Read+0x5c>
 8004d54:	2302      	movs	r3, #2
 8004d56:	e0fc      	b.n	8004f52 <HAL_I2C_Mem_Read+0x256>
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	2240      	movs	r2, #64	@ 0x40
 8004d5c:	2101      	movs	r1, #1
 8004d5e:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004d60:	f7ff fba6 	bl	80044b0 <HAL_GetTick>
 8004d64:	0003      	movs	r3, r0
 8004d66:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004d68:	2380      	movs	r3, #128	@ 0x80
 8004d6a:	0219      	lsls	r1, r3, #8
 8004d6c:	68f8      	ldr	r0, [r7, #12]
 8004d6e:	697b      	ldr	r3, [r7, #20]
 8004d70:	9300      	str	r3, [sp, #0]
 8004d72:	2319      	movs	r3, #25
 8004d74:	2201      	movs	r2, #1
 8004d76:	f000 f9dd 	bl	8005134 <I2C_WaitOnFlagUntilTimeout>
 8004d7a:	1e03      	subs	r3, r0, #0
 8004d7c:	d001      	beq.n	8004d82 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	e0e7      	b.n	8004f52 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	2241      	movs	r2, #65	@ 0x41
 8004d86:	2122      	movs	r1, #34	@ 0x22
 8004d88:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	2242      	movs	r2, #66	@ 0x42
 8004d8e:	2140      	movs	r1, #64	@ 0x40
 8004d90:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	2200      	movs	r2, #0
 8004d96:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004d9c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	222c      	movs	r2, #44	@ 0x2c
 8004da2:	18ba      	adds	r2, r7, r2
 8004da4:	8812      	ldrh	r2, [r2, #0]
 8004da6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	2200      	movs	r2, #0
 8004dac:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004dae:	1dbb      	adds	r3, r7, #6
 8004db0:	881c      	ldrh	r4, [r3, #0]
 8004db2:	2308      	movs	r3, #8
 8004db4:	18fb      	adds	r3, r7, r3
 8004db6:	881a      	ldrh	r2, [r3, #0]
 8004db8:	230a      	movs	r3, #10
 8004dba:	18fb      	adds	r3, r7, r3
 8004dbc:	8819      	ldrh	r1, [r3, #0]
 8004dbe:	68f8      	ldr	r0, [r7, #12]
 8004dc0:	697b      	ldr	r3, [r7, #20]
 8004dc2:	9301      	str	r3, [sp, #4]
 8004dc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dc6:	9300      	str	r3, [sp, #0]
 8004dc8:	0023      	movs	r3, r4
 8004dca:	f000 f92f 	bl	800502c <I2C_RequestMemoryRead>
 8004dce:	1e03      	subs	r3, r0, #0
 8004dd0:	d005      	beq.n	8004dde <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	2240      	movs	r2, #64	@ 0x40
 8004dd6:	2100      	movs	r1, #0
 8004dd8:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8004dda:	2301      	movs	r3, #1
 8004ddc:	e0b9      	b.n	8004f52 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004de2:	b29b      	uxth	r3, r3
 8004de4:	2bff      	cmp	r3, #255	@ 0xff
 8004de6:	d911      	bls.n	8004e0c <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = 1U;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	2201      	movs	r2, #1
 8004dec:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004df2:	b2da      	uxtb	r2, r3
 8004df4:	2380      	movs	r3, #128	@ 0x80
 8004df6:	045c      	lsls	r4, r3, #17
 8004df8:	230a      	movs	r3, #10
 8004dfa:	18fb      	adds	r3, r7, r3
 8004dfc:	8819      	ldrh	r1, [r3, #0]
 8004dfe:	68f8      	ldr	r0, [r7, #12]
 8004e00:	4b56      	ldr	r3, [pc, #344]	@ (8004f5c <HAL_I2C_Mem_Read+0x260>)
 8004e02:	9300      	str	r3, [sp, #0]
 8004e04:	0023      	movs	r3, r4
 8004e06:	f000 fb6f 	bl	80054e8 <I2C_TransferConfig>
 8004e0a:	e012      	b.n	8004e32 <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e10:	b29a      	uxth	r2, r3
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e1a:	b2da      	uxtb	r2, r3
 8004e1c:	2380      	movs	r3, #128	@ 0x80
 8004e1e:	049c      	lsls	r4, r3, #18
 8004e20:	230a      	movs	r3, #10
 8004e22:	18fb      	adds	r3, r7, r3
 8004e24:	8819      	ldrh	r1, [r3, #0]
 8004e26:	68f8      	ldr	r0, [r7, #12]
 8004e28:	4b4c      	ldr	r3, [pc, #304]	@ (8004f5c <HAL_I2C_Mem_Read+0x260>)
 8004e2a:	9300      	str	r3, [sp, #0]
 8004e2c:	0023      	movs	r3, r4
 8004e2e:	f000 fb5b 	bl	80054e8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004e32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e34:	68f8      	ldr	r0, [r7, #12]
 8004e36:	697b      	ldr	r3, [r7, #20]
 8004e38:	9300      	str	r3, [sp, #0]
 8004e3a:	0013      	movs	r3, r2
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	2104      	movs	r1, #4
 8004e40:	f000 f978 	bl	8005134 <I2C_WaitOnFlagUntilTimeout>
 8004e44:	1e03      	subs	r3, r0, #0
 8004e46:	d001      	beq.n	8004e4c <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8004e48:	2301      	movs	r3, #1
 8004e4a:	e082      	b.n	8004f52 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e56:	b2d2      	uxtb	r2, r2
 8004e58:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e5e:	1c5a      	adds	r2, r3, #1
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e68:	3b01      	subs	r3, #1
 8004e6a:	b29a      	uxth	r2, r3
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e74:	b29b      	uxth	r3, r3
 8004e76:	3b01      	subs	r3, #1
 8004e78:	b29a      	uxth	r2, r3
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e82:	b29b      	uxth	r3, r3
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d03a      	beq.n	8004efe <HAL_I2C_Mem_Read+0x202>
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d136      	bne.n	8004efe <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004e90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e92:	68f8      	ldr	r0, [r7, #12]
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	9300      	str	r3, [sp, #0]
 8004e98:	0013      	movs	r3, r2
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	2180      	movs	r1, #128	@ 0x80
 8004e9e:	f000 f949 	bl	8005134 <I2C_WaitOnFlagUntilTimeout>
 8004ea2:	1e03      	subs	r3, r0, #0
 8004ea4:	d001      	beq.n	8004eaa <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	e053      	b.n	8004f52 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004eae:	b29b      	uxth	r3, r3
 8004eb0:	2bff      	cmp	r3, #255	@ 0xff
 8004eb2:	d911      	bls.n	8004ed8 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = 1U;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	2201      	movs	r2, #1
 8004eb8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ebe:	b2da      	uxtb	r2, r3
 8004ec0:	2380      	movs	r3, #128	@ 0x80
 8004ec2:	045c      	lsls	r4, r3, #17
 8004ec4:	230a      	movs	r3, #10
 8004ec6:	18fb      	adds	r3, r7, r3
 8004ec8:	8819      	ldrh	r1, [r3, #0]
 8004eca:	68f8      	ldr	r0, [r7, #12]
 8004ecc:	2300      	movs	r3, #0
 8004ece:	9300      	str	r3, [sp, #0]
 8004ed0:	0023      	movs	r3, r4
 8004ed2:	f000 fb09 	bl	80054e8 <I2C_TransferConfig>
 8004ed6:	e012      	b.n	8004efe <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004edc:	b29a      	uxth	r2, r3
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ee6:	b2da      	uxtb	r2, r3
 8004ee8:	2380      	movs	r3, #128	@ 0x80
 8004eea:	049c      	lsls	r4, r3, #18
 8004eec:	230a      	movs	r3, #10
 8004eee:	18fb      	adds	r3, r7, r3
 8004ef0:	8819      	ldrh	r1, [r3, #0]
 8004ef2:	68f8      	ldr	r0, [r7, #12]
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	9300      	str	r3, [sp, #0]
 8004ef8:	0023      	movs	r3, r4
 8004efa:	f000 faf5 	bl	80054e8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f02:	b29b      	uxth	r3, r3
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d194      	bne.n	8004e32 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f08:	697a      	ldr	r2, [r7, #20]
 8004f0a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	0018      	movs	r0, r3
 8004f10:	f000 f9ae 	bl	8005270 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004f14:	1e03      	subs	r3, r0, #0
 8004f16:	d001      	beq.n	8004f1c <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8004f18:	2301      	movs	r3, #1
 8004f1a:	e01a      	b.n	8004f52 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	2220      	movs	r2, #32
 8004f22:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	685a      	ldr	r2, [r3, #4]
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	490c      	ldr	r1, [pc, #48]	@ (8004f60 <HAL_I2C_Mem_Read+0x264>)
 8004f30:	400a      	ands	r2, r1
 8004f32:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	2241      	movs	r2, #65	@ 0x41
 8004f38:	2120      	movs	r1, #32
 8004f3a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	2242      	movs	r2, #66	@ 0x42
 8004f40:	2100      	movs	r1, #0
 8004f42:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2240      	movs	r2, #64	@ 0x40
 8004f48:	2100      	movs	r1, #0
 8004f4a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	e000      	b.n	8004f52 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8004f50:	2302      	movs	r3, #2
  }
}
 8004f52:	0018      	movs	r0, r3
 8004f54:	46bd      	mov	sp, r7
 8004f56:	b007      	add	sp, #28
 8004f58:	bd90      	pop	{r4, r7, pc}
 8004f5a:	46c0      	nop			@ (mov r8, r8)
 8004f5c:	80002400 	.word	0x80002400
 8004f60:	fe00e800 	.word	0xfe00e800

08004f64 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004f64:	b5b0      	push	{r4, r5, r7, lr}
 8004f66:	b086      	sub	sp, #24
 8004f68:	af02      	add	r7, sp, #8
 8004f6a:	60f8      	str	r0, [r7, #12]
 8004f6c:	000c      	movs	r4, r1
 8004f6e:	0010      	movs	r0, r2
 8004f70:	0019      	movs	r1, r3
 8004f72:	250a      	movs	r5, #10
 8004f74:	197b      	adds	r3, r7, r5
 8004f76:	1c22      	adds	r2, r4, #0
 8004f78:	801a      	strh	r2, [r3, #0]
 8004f7a:	2308      	movs	r3, #8
 8004f7c:	18fb      	adds	r3, r7, r3
 8004f7e:	1c02      	adds	r2, r0, #0
 8004f80:	801a      	strh	r2, [r3, #0]
 8004f82:	1dbb      	adds	r3, r7, #6
 8004f84:	1c0a      	adds	r2, r1, #0
 8004f86:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004f88:	1dbb      	adds	r3, r7, #6
 8004f8a:	881b      	ldrh	r3, [r3, #0]
 8004f8c:	b2da      	uxtb	r2, r3
 8004f8e:	2380      	movs	r3, #128	@ 0x80
 8004f90:	045c      	lsls	r4, r3, #17
 8004f92:	197b      	adds	r3, r7, r5
 8004f94:	8819      	ldrh	r1, [r3, #0]
 8004f96:	68f8      	ldr	r0, [r7, #12]
 8004f98:	4b23      	ldr	r3, [pc, #140]	@ (8005028 <I2C_RequestMemoryWrite+0xc4>)
 8004f9a:	9300      	str	r3, [sp, #0]
 8004f9c:	0023      	movs	r3, r4
 8004f9e:	f000 faa3 	bl	80054e8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004fa2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fa4:	6a39      	ldr	r1, [r7, #32]
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	0018      	movs	r0, r3
 8004faa:	f000 f91b 	bl	80051e4 <I2C_WaitOnTXISFlagUntilTimeout>
 8004fae:	1e03      	subs	r3, r0, #0
 8004fb0:	d001      	beq.n	8004fb6 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	e033      	b.n	800501e <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004fb6:	1dbb      	adds	r3, r7, #6
 8004fb8:	881b      	ldrh	r3, [r3, #0]
 8004fba:	2b01      	cmp	r3, #1
 8004fbc:	d107      	bne.n	8004fce <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004fbe:	2308      	movs	r3, #8
 8004fc0:	18fb      	adds	r3, r7, r3
 8004fc2:	881b      	ldrh	r3, [r3, #0]
 8004fc4:	b2da      	uxtb	r2, r3
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	629a      	str	r2, [r3, #40]	@ 0x28
 8004fcc:	e019      	b.n	8005002 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004fce:	2308      	movs	r3, #8
 8004fd0:	18fb      	adds	r3, r7, r3
 8004fd2:	881b      	ldrh	r3, [r3, #0]
 8004fd4:	0a1b      	lsrs	r3, r3, #8
 8004fd6:	b29b      	uxth	r3, r3
 8004fd8:	b2da      	uxtb	r2, r3
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004fe0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fe2:	6a39      	ldr	r1, [r7, #32]
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	0018      	movs	r0, r3
 8004fe8:	f000 f8fc 	bl	80051e4 <I2C_WaitOnTXISFlagUntilTimeout>
 8004fec:	1e03      	subs	r3, r0, #0
 8004fee:	d001      	beq.n	8004ff4 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	e014      	b.n	800501e <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004ff4:	2308      	movs	r3, #8
 8004ff6:	18fb      	adds	r3, r7, r3
 8004ff8:	881b      	ldrh	r3, [r3, #0]
 8004ffa:	b2da      	uxtb	r2, r3
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005002:	6a3a      	ldr	r2, [r7, #32]
 8005004:	68f8      	ldr	r0, [r7, #12]
 8005006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005008:	9300      	str	r3, [sp, #0]
 800500a:	0013      	movs	r3, r2
 800500c:	2200      	movs	r2, #0
 800500e:	2180      	movs	r1, #128	@ 0x80
 8005010:	f000 f890 	bl	8005134 <I2C_WaitOnFlagUntilTimeout>
 8005014:	1e03      	subs	r3, r0, #0
 8005016:	d001      	beq.n	800501c <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8005018:	2301      	movs	r3, #1
 800501a:	e000      	b.n	800501e <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 800501c:	2300      	movs	r3, #0
}
 800501e:	0018      	movs	r0, r3
 8005020:	46bd      	mov	sp, r7
 8005022:	b004      	add	sp, #16
 8005024:	bdb0      	pop	{r4, r5, r7, pc}
 8005026:	46c0      	nop			@ (mov r8, r8)
 8005028:	80002000 	.word	0x80002000

0800502c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800502c:	b5b0      	push	{r4, r5, r7, lr}
 800502e:	b086      	sub	sp, #24
 8005030:	af02      	add	r7, sp, #8
 8005032:	60f8      	str	r0, [r7, #12]
 8005034:	000c      	movs	r4, r1
 8005036:	0010      	movs	r0, r2
 8005038:	0019      	movs	r1, r3
 800503a:	250a      	movs	r5, #10
 800503c:	197b      	adds	r3, r7, r5
 800503e:	1c22      	adds	r2, r4, #0
 8005040:	801a      	strh	r2, [r3, #0]
 8005042:	2308      	movs	r3, #8
 8005044:	18fb      	adds	r3, r7, r3
 8005046:	1c02      	adds	r2, r0, #0
 8005048:	801a      	strh	r2, [r3, #0]
 800504a:	1dbb      	adds	r3, r7, #6
 800504c:	1c0a      	adds	r2, r1, #0
 800504e:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005050:	1dbb      	adds	r3, r7, #6
 8005052:	881b      	ldrh	r3, [r3, #0]
 8005054:	b2da      	uxtb	r2, r3
 8005056:	197b      	adds	r3, r7, r5
 8005058:	8819      	ldrh	r1, [r3, #0]
 800505a:	68f8      	ldr	r0, [r7, #12]
 800505c:	4b23      	ldr	r3, [pc, #140]	@ (80050ec <I2C_RequestMemoryRead+0xc0>)
 800505e:	9300      	str	r3, [sp, #0]
 8005060:	2300      	movs	r3, #0
 8005062:	f000 fa41 	bl	80054e8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005066:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005068:	6a39      	ldr	r1, [r7, #32]
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	0018      	movs	r0, r3
 800506e:	f000 f8b9 	bl	80051e4 <I2C_WaitOnTXISFlagUntilTimeout>
 8005072:	1e03      	subs	r3, r0, #0
 8005074:	d001      	beq.n	800507a <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8005076:	2301      	movs	r3, #1
 8005078:	e033      	b.n	80050e2 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800507a:	1dbb      	adds	r3, r7, #6
 800507c:	881b      	ldrh	r3, [r3, #0]
 800507e:	2b01      	cmp	r3, #1
 8005080:	d107      	bne.n	8005092 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005082:	2308      	movs	r3, #8
 8005084:	18fb      	adds	r3, r7, r3
 8005086:	881b      	ldrh	r3, [r3, #0]
 8005088:	b2da      	uxtb	r2, r3
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	629a      	str	r2, [r3, #40]	@ 0x28
 8005090:	e019      	b.n	80050c6 <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005092:	2308      	movs	r3, #8
 8005094:	18fb      	adds	r3, r7, r3
 8005096:	881b      	ldrh	r3, [r3, #0]
 8005098:	0a1b      	lsrs	r3, r3, #8
 800509a:	b29b      	uxth	r3, r3
 800509c:	b2da      	uxtb	r2, r3
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80050a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050a6:	6a39      	ldr	r1, [r7, #32]
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	0018      	movs	r0, r3
 80050ac:	f000 f89a 	bl	80051e4 <I2C_WaitOnTXISFlagUntilTimeout>
 80050b0:	1e03      	subs	r3, r0, #0
 80050b2:	d001      	beq.n	80050b8 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 80050b4:	2301      	movs	r3, #1
 80050b6:	e014      	b.n	80050e2 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80050b8:	2308      	movs	r3, #8
 80050ba:	18fb      	adds	r3, r7, r3
 80050bc:	881b      	ldrh	r3, [r3, #0]
 80050be:	b2da      	uxtb	r2, r3
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80050c6:	6a3a      	ldr	r2, [r7, #32]
 80050c8:	68f8      	ldr	r0, [r7, #12]
 80050ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050cc:	9300      	str	r3, [sp, #0]
 80050ce:	0013      	movs	r3, r2
 80050d0:	2200      	movs	r2, #0
 80050d2:	2140      	movs	r1, #64	@ 0x40
 80050d4:	f000 f82e 	bl	8005134 <I2C_WaitOnFlagUntilTimeout>
 80050d8:	1e03      	subs	r3, r0, #0
 80050da:	d001      	beq.n	80050e0 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 80050dc:	2301      	movs	r3, #1
 80050de:	e000      	b.n	80050e2 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 80050e0:	2300      	movs	r3, #0
}
 80050e2:	0018      	movs	r0, r3
 80050e4:	46bd      	mov	sp, r7
 80050e6:	b004      	add	sp, #16
 80050e8:	bdb0      	pop	{r4, r5, r7, pc}
 80050ea:	46c0      	nop			@ (mov r8, r8)
 80050ec:	80002000 	.word	0x80002000

080050f0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b082      	sub	sp, #8
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	699b      	ldr	r3, [r3, #24]
 80050fe:	2202      	movs	r2, #2
 8005100:	4013      	ands	r3, r2
 8005102:	2b02      	cmp	r3, #2
 8005104:	d103      	bne.n	800510e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	2200      	movs	r2, #0
 800510c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	699b      	ldr	r3, [r3, #24]
 8005114:	2201      	movs	r2, #1
 8005116:	4013      	ands	r3, r2
 8005118:	2b01      	cmp	r3, #1
 800511a:	d007      	beq.n	800512c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	699a      	ldr	r2, [r3, #24]
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	2101      	movs	r1, #1
 8005128:	430a      	orrs	r2, r1
 800512a:	619a      	str	r2, [r3, #24]
  }
}
 800512c:	46c0      	nop			@ (mov r8, r8)
 800512e:	46bd      	mov	sp, r7
 8005130:	b002      	add	sp, #8
 8005132:	bd80      	pop	{r7, pc}

08005134 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b084      	sub	sp, #16
 8005138:	af00      	add	r7, sp, #0
 800513a:	60f8      	str	r0, [r7, #12]
 800513c:	60b9      	str	r1, [r7, #8]
 800513e:	603b      	str	r3, [r7, #0]
 8005140:	1dfb      	adds	r3, r7, #7
 8005142:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005144:	e03a      	b.n	80051bc <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005146:	69ba      	ldr	r2, [r7, #24]
 8005148:	6839      	ldr	r1, [r7, #0]
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	0018      	movs	r0, r3
 800514e:	f000 f8d3 	bl	80052f8 <I2C_IsErrorOccurred>
 8005152:	1e03      	subs	r3, r0, #0
 8005154:	d001      	beq.n	800515a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8005156:	2301      	movs	r3, #1
 8005158:	e040      	b.n	80051dc <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	3301      	adds	r3, #1
 800515e:	d02d      	beq.n	80051bc <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005160:	f7ff f9a6 	bl	80044b0 <HAL_GetTick>
 8005164:	0002      	movs	r2, r0
 8005166:	69bb      	ldr	r3, [r7, #24]
 8005168:	1ad3      	subs	r3, r2, r3
 800516a:	683a      	ldr	r2, [r7, #0]
 800516c:	429a      	cmp	r2, r3
 800516e:	d302      	bcc.n	8005176 <I2C_WaitOnFlagUntilTimeout+0x42>
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d122      	bne.n	80051bc <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	699b      	ldr	r3, [r3, #24]
 800517c:	68ba      	ldr	r2, [r7, #8]
 800517e:	4013      	ands	r3, r2
 8005180:	68ba      	ldr	r2, [r7, #8]
 8005182:	1ad3      	subs	r3, r2, r3
 8005184:	425a      	negs	r2, r3
 8005186:	4153      	adcs	r3, r2
 8005188:	b2db      	uxtb	r3, r3
 800518a:	001a      	movs	r2, r3
 800518c:	1dfb      	adds	r3, r7, #7
 800518e:	781b      	ldrb	r3, [r3, #0]
 8005190:	429a      	cmp	r2, r3
 8005192:	d113      	bne.n	80051bc <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005198:	2220      	movs	r2, #32
 800519a:	431a      	orrs	r2, r3
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	2241      	movs	r2, #65	@ 0x41
 80051a4:	2120      	movs	r1, #32
 80051a6:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	2242      	movs	r2, #66	@ 0x42
 80051ac:	2100      	movs	r1, #0
 80051ae:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	2240      	movs	r2, #64	@ 0x40
 80051b4:	2100      	movs	r1, #0
 80051b6:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 80051b8:	2301      	movs	r3, #1
 80051ba:	e00f      	b.n	80051dc <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	699b      	ldr	r3, [r3, #24]
 80051c2:	68ba      	ldr	r2, [r7, #8]
 80051c4:	4013      	ands	r3, r2
 80051c6:	68ba      	ldr	r2, [r7, #8]
 80051c8:	1ad3      	subs	r3, r2, r3
 80051ca:	425a      	negs	r2, r3
 80051cc:	4153      	adcs	r3, r2
 80051ce:	b2db      	uxtb	r3, r3
 80051d0:	001a      	movs	r2, r3
 80051d2:	1dfb      	adds	r3, r7, #7
 80051d4:	781b      	ldrb	r3, [r3, #0]
 80051d6:	429a      	cmp	r2, r3
 80051d8:	d0b5      	beq.n	8005146 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80051da:	2300      	movs	r3, #0
}
 80051dc:	0018      	movs	r0, r3
 80051de:	46bd      	mov	sp, r7
 80051e0:	b004      	add	sp, #16
 80051e2:	bd80      	pop	{r7, pc}

080051e4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b084      	sub	sp, #16
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	60f8      	str	r0, [r7, #12]
 80051ec:	60b9      	str	r1, [r7, #8]
 80051ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80051f0:	e032      	b.n	8005258 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80051f2:	687a      	ldr	r2, [r7, #4]
 80051f4:	68b9      	ldr	r1, [r7, #8]
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	0018      	movs	r0, r3
 80051fa:	f000 f87d 	bl	80052f8 <I2C_IsErrorOccurred>
 80051fe:	1e03      	subs	r3, r0, #0
 8005200:	d001      	beq.n	8005206 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005202:	2301      	movs	r3, #1
 8005204:	e030      	b.n	8005268 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005206:	68bb      	ldr	r3, [r7, #8]
 8005208:	3301      	adds	r3, #1
 800520a:	d025      	beq.n	8005258 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800520c:	f7ff f950 	bl	80044b0 <HAL_GetTick>
 8005210:	0002      	movs	r2, r0
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	1ad3      	subs	r3, r2, r3
 8005216:	68ba      	ldr	r2, [r7, #8]
 8005218:	429a      	cmp	r2, r3
 800521a:	d302      	bcc.n	8005222 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 800521c:	68bb      	ldr	r3, [r7, #8]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d11a      	bne.n	8005258 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	699b      	ldr	r3, [r3, #24]
 8005228:	2202      	movs	r2, #2
 800522a:	4013      	ands	r3, r2
 800522c:	2b02      	cmp	r3, #2
 800522e:	d013      	beq.n	8005258 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005234:	2220      	movs	r2, #32
 8005236:	431a      	orrs	r2, r3
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	2241      	movs	r2, #65	@ 0x41
 8005240:	2120      	movs	r1, #32
 8005242:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	2242      	movs	r2, #66	@ 0x42
 8005248:	2100      	movs	r1, #0
 800524a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	2240      	movs	r2, #64	@ 0x40
 8005250:	2100      	movs	r1, #0
 8005252:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8005254:	2301      	movs	r3, #1
 8005256:	e007      	b.n	8005268 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	699b      	ldr	r3, [r3, #24]
 800525e:	2202      	movs	r2, #2
 8005260:	4013      	ands	r3, r2
 8005262:	2b02      	cmp	r3, #2
 8005264:	d1c5      	bne.n	80051f2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005266:	2300      	movs	r3, #0
}
 8005268:	0018      	movs	r0, r3
 800526a:	46bd      	mov	sp, r7
 800526c:	b004      	add	sp, #16
 800526e:	bd80      	pop	{r7, pc}

08005270 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b084      	sub	sp, #16
 8005274:	af00      	add	r7, sp, #0
 8005276:	60f8      	str	r0, [r7, #12]
 8005278:	60b9      	str	r1, [r7, #8]
 800527a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800527c:	e02f      	b.n	80052de <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800527e:	687a      	ldr	r2, [r7, #4]
 8005280:	68b9      	ldr	r1, [r7, #8]
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	0018      	movs	r0, r3
 8005286:	f000 f837 	bl	80052f8 <I2C_IsErrorOccurred>
 800528a:	1e03      	subs	r3, r0, #0
 800528c:	d001      	beq.n	8005292 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800528e:	2301      	movs	r3, #1
 8005290:	e02d      	b.n	80052ee <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005292:	f7ff f90d 	bl	80044b0 <HAL_GetTick>
 8005296:	0002      	movs	r2, r0
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	1ad3      	subs	r3, r2, r3
 800529c:	68ba      	ldr	r2, [r7, #8]
 800529e:	429a      	cmp	r2, r3
 80052a0:	d302      	bcc.n	80052a8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d11a      	bne.n	80052de <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	699b      	ldr	r3, [r3, #24]
 80052ae:	2220      	movs	r2, #32
 80052b0:	4013      	ands	r3, r2
 80052b2:	2b20      	cmp	r3, #32
 80052b4:	d013      	beq.n	80052de <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052ba:	2220      	movs	r2, #32
 80052bc:	431a      	orrs	r2, r3
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	2241      	movs	r2, #65	@ 0x41
 80052c6:	2120      	movs	r1, #32
 80052c8:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	2242      	movs	r2, #66	@ 0x42
 80052ce:	2100      	movs	r1, #0
 80052d0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	2240      	movs	r2, #64	@ 0x40
 80052d6:	2100      	movs	r1, #0
 80052d8:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80052da:	2301      	movs	r3, #1
 80052dc:	e007      	b.n	80052ee <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	699b      	ldr	r3, [r3, #24]
 80052e4:	2220      	movs	r2, #32
 80052e6:	4013      	ands	r3, r2
 80052e8:	2b20      	cmp	r3, #32
 80052ea:	d1c8      	bne.n	800527e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80052ec:	2300      	movs	r3, #0
}
 80052ee:	0018      	movs	r0, r3
 80052f0:	46bd      	mov	sp, r7
 80052f2:	b004      	add	sp, #16
 80052f4:	bd80      	pop	{r7, pc}
	...

080052f8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b08a      	sub	sp, #40	@ 0x28
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	60f8      	str	r0, [r7, #12]
 8005300:	60b9      	str	r1, [r7, #8]
 8005302:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005304:	2327      	movs	r3, #39	@ 0x27
 8005306:	18fb      	adds	r3, r7, r3
 8005308:	2200      	movs	r2, #0
 800530a:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	699b      	ldr	r3, [r3, #24]
 8005312:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005314:	2300      	movs	r3, #0
 8005316:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800531c:	69bb      	ldr	r3, [r7, #24]
 800531e:	2210      	movs	r2, #16
 8005320:	4013      	ands	r3, r2
 8005322:	d100      	bne.n	8005326 <I2C_IsErrorOccurred+0x2e>
 8005324:	e079      	b.n	800541a <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	2210      	movs	r2, #16
 800532c:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800532e:	e057      	b.n	80053e0 <I2C_IsErrorOccurred+0xe8>
 8005330:	2227      	movs	r2, #39	@ 0x27
 8005332:	18bb      	adds	r3, r7, r2
 8005334:	18ba      	adds	r2, r7, r2
 8005336:	7812      	ldrb	r2, [r2, #0]
 8005338:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800533a:	68bb      	ldr	r3, [r7, #8]
 800533c:	3301      	adds	r3, #1
 800533e:	d04f      	beq.n	80053e0 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005340:	f7ff f8b6 	bl	80044b0 <HAL_GetTick>
 8005344:	0002      	movs	r2, r0
 8005346:	69fb      	ldr	r3, [r7, #28]
 8005348:	1ad3      	subs	r3, r2, r3
 800534a:	68ba      	ldr	r2, [r7, #8]
 800534c:	429a      	cmp	r2, r3
 800534e:	d302      	bcc.n	8005356 <I2C_IsErrorOccurred+0x5e>
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d144      	bne.n	80053e0 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	685a      	ldr	r2, [r3, #4]
 800535c:	2380      	movs	r3, #128	@ 0x80
 800535e:	01db      	lsls	r3, r3, #7
 8005360:	4013      	ands	r3, r2
 8005362:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005364:	2013      	movs	r0, #19
 8005366:	183b      	adds	r3, r7, r0
 8005368:	68fa      	ldr	r2, [r7, #12]
 800536a:	2142      	movs	r1, #66	@ 0x42
 800536c:	5c52      	ldrb	r2, [r2, r1]
 800536e:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	699a      	ldr	r2, [r3, #24]
 8005376:	2380      	movs	r3, #128	@ 0x80
 8005378:	021b      	lsls	r3, r3, #8
 800537a:	401a      	ands	r2, r3
 800537c:	2380      	movs	r3, #128	@ 0x80
 800537e:	021b      	lsls	r3, r3, #8
 8005380:	429a      	cmp	r2, r3
 8005382:	d126      	bne.n	80053d2 <I2C_IsErrorOccurred+0xda>
 8005384:	697a      	ldr	r2, [r7, #20]
 8005386:	2380      	movs	r3, #128	@ 0x80
 8005388:	01db      	lsls	r3, r3, #7
 800538a:	429a      	cmp	r2, r3
 800538c:	d021      	beq.n	80053d2 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 800538e:	183b      	adds	r3, r7, r0
 8005390:	781b      	ldrb	r3, [r3, #0]
 8005392:	2b20      	cmp	r3, #32
 8005394:	d01d      	beq.n	80053d2 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	685a      	ldr	r2, [r3, #4]
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	2180      	movs	r1, #128	@ 0x80
 80053a2:	01c9      	lsls	r1, r1, #7
 80053a4:	430a      	orrs	r2, r1
 80053a6:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80053a8:	f7ff f882 	bl	80044b0 <HAL_GetTick>
 80053ac:	0003      	movs	r3, r0
 80053ae:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80053b0:	e00f      	b.n	80053d2 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80053b2:	f7ff f87d 	bl	80044b0 <HAL_GetTick>
 80053b6:	0002      	movs	r2, r0
 80053b8:	69fb      	ldr	r3, [r7, #28]
 80053ba:	1ad3      	subs	r3, r2, r3
 80053bc:	2b19      	cmp	r3, #25
 80053be:	d908      	bls.n	80053d2 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80053c0:	6a3b      	ldr	r3, [r7, #32]
 80053c2:	2220      	movs	r2, #32
 80053c4:	4313      	orrs	r3, r2
 80053c6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80053c8:	2327      	movs	r3, #39	@ 0x27
 80053ca:	18fb      	adds	r3, r7, r3
 80053cc:	2201      	movs	r2, #1
 80053ce:	701a      	strb	r2, [r3, #0]

              break;
 80053d0:	e006      	b.n	80053e0 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	699b      	ldr	r3, [r3, #24]
 80053d8:	2220      	movs	r2, #32
 80053da:	4013      	ands	r3, r2
 80053dc:	2b20      	cmp	r3, #32
 80053de:	d1e8      	bne.n	80053b2 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	699b      	ldr	r3, [r3, #24]
 80053e6:	2220      	movs	r2, #32
 80053e8:	4013      	ands	r3, r2
 80053ea:	2b20      	cmp	r3, #32
 80053ec:	d004      	beq.n	80053f8 <I2C_IsErrorOccurred+0x100>
 80053ee:	2327      	movs	r3, #39	@ 0x27
 80053f0:	18fb      	adds	r3, r7, r3
 80053f2:	781b      	ldrb	r3, [r3, #0]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d09b      	beq.n	8005330 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80053f8:	2327      	movs	r3, #39	@ 0x27
 80053fa:	18fb      	adds	r3, r7, r3
 80053fc:	781b      	ldrb	r3, [r3, #0]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d103      	bne.n	800540a <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	2220      	movs	r2, #32
 8005408:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800540a:	6a3b      	ldr	r3, [r7, #32]
 800540c:	2204      	movs	r2, #4
 800540e:	4313      	orrs	r3, r2
 8005410:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005412:	2327      	movs	r3, #39	@ 0x27
 8005414:	18fb      	adds	r3, r7, r3
 8005416:	2201      	movs	r2, #1
 8005418:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	699b      	ldr	r3, [r3, #24]
 8005420:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005422:	69ba      	ldr	r2, [r7, #24]
 8005424:	2380      	movs	r3, #128	@ 0x80
 8005426:	005b      	lsls	r3, r3, #1
 8005428:	4013      	ands	r3, r2
 800542a:	d00c      	beq.n	8005446 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800542c:	6a3b      	ldr	r3, [r7, #32]
 800542e:	2201      	movs	r2, #1
 8005430:	4313      	orrs	r3, r2
 8005432:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	2280      	movs	r2, #128	@ 0x80
 800543a:	0052      	lsls	r2, r2, #1
 800543c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800543e:	2327      	movs	r3, #39	@ 0x27
 8005440:	18fb      	adds	r3, r7, r3
 8005442:	2201      	movs	r2, #1
 8005444:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005446:	69ba      	ldr	r2, [r7, #24]
 8005448:	2380      	movs	r3, #128	@ 0x80
 800544a:	00db      	lsls	r3, r3, #3
 800544c:	4013      	ands	r3, r2
 800544e:	d00c      	beq.n	800546a <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005450:	6a3b      	ldr	r3, [r7, #32]
 8005452:	2208      	movs	r2, #8
 8005454:	4313      	orrs	r3, r2
 8005456:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	2280      	movs	r2, #128	@ 0x80
 800545e:	00d2      	lsls	r2, r2, #3
 8005460:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005462:	2327      	movs	r3, #39	@ 0x27
 8005464:	18fb      	adds	r3, r7, r3
 8005466:	2201      	movs	r2, #1
 8005468:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800546a:	69ba      	ldr	r2, [r7, #24]
 800546c:	2380      	movs	r3, #128	@ 0x80
 800546e:	009b      	lsls	r3, r3, #2
 8005470:	4013      	ands	r3, r2
 8005472:	d00c      	beq.n	800548e <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005474:	6a3b      	ldr	r3, [r7, #32]
 8005476:	2202      	movs	r2, #2
 8005478:	4313      	orrs	r3, r2
 800547a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	2280      	movs	r2, #128	@ 0x80
 8005482:	0092      	lsls	r2, r2, #2
 8005484:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005486:	2327      	movs	r3, #39	@ 0x27
 8005488:	18fb      	adds	r3, r7, r3
 800548a:	2201      	movs	r2, #1
 800548c:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 800548e:	2327      	movs	r3, #39	@ 0x27
 8005490:	18fb      	adds	r3, r7, r3
 8005492:	781b      	ldrb	r3, [r3, #0]
 8005494:	2b00      	cmp	r3, #0
 8005496:	d01d      	beq.n	80054d4 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	0018      	movs	r0, r3
 800549c:	f7ff fe28 	bl	80050f0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	685a      	ldr	r2, [r3, #4]
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	490e      	ldr	r1, [pc, #56]	@ (80054e4 <I2C_IsErrorOccurred+0x1ec>)
 80054ac:	400a      	ands	r2, r1
 80054ae:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80054b4:	6a3b      	ldr	r3, [r7, #32]
 80054b6:	431a      	orrs	r2, r3
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	2241      	movs	r2, #65	@ 0x41
 80054c0:	2120      	movs	r1, #32
 80054c2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	2242      	movs	r2, #66	@ 0x42
 80054c8:	2100      	movs	r1, #0
 80054ca:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	2240      	movs	r2, #64	@ 0x40
 80054d0:	2100      	movs	r1, #0
 80054d2:	5499      	strb	r1, [r3, r2]
  }

  return status;
 80054d4:	2327      	movs	r3, #39	@ 0x27
 80054d6:	18fb      	adds	r3, r7, r3
 80054d8:	781b      	ldrb	r3, [r3, #0]
}
 80054da:	0018      	movs	r0, r3
 80054dc:	46bd      	mov	sp, r7
 80054de:	b00a      	add	sp, #40	@ 0x28
 80054e0:	bd80      	pop	{r7, pc}
 80054e2:	46c0      	nop			@ (mov r8, r8)
 80054e4:	fe00e800 	.word	0xfe00e800

080054e8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80054e8:	b590      	push	{r4, r7, lr}
 80054ea:	b087      	sub	sp, #28
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	60f8      	str	r0, [r7, #12]
 80054f0:	0008      	movs	r0, r1
 80054f2:	0011      	movs	r1, r2
 80054f4:	607b      	str	r3, [r7, #4]
 80054f6:	240a      	movs	r4, #10
 80054f8:	193b      	adds	r3, r7, r4
 80054fa:	1c02      	adds	r2, r0, #0
 80054fc:	801a      	strh	r2, [r3, #0]
 80054fe:	2009      	movs	r0, #9
 8005500:	183b      	adds	r3, r7, r0
 8005502:	1c0a      	adds	r2, r1, #0
 8005504:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005506:	193b      	adds	r3, r7, r4
 8005508:	881b      	ldrh	r3, [r3, #0]
 800550a:	059b      	lsls	r3, r3, #22
 800550c:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800550e:	183b      	adds	r3, r7, r0
 8005510:	781b      	ldrb	r3, [r3, #0]
 8005512:	0419      	lsls	r1, r3, #16
 8005514:	23ff      	movs	r3, #255	@ 0xff
 8005516:	041b      	lsls	r3, r3, #16
 8005518:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800551a:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005520:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005522:	4313      	orrs	r3, r2
 8005524:	005b      	lsls	r3, r3, #1
 8005526:	085b      	lsrs	r3, r3, #1
 8005528:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	685b      	ldr	r3, [r3, #4]
 8005530:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005532:	0d51      	lsrs	r1, r2, #21
 8005534:	2280      	movs	r2, #128	@ 0x80
 8005536:	00d2      	lsls	r2, r2, #3
 8005538:	400a      	ands	r2, r1
 800553a:	4907      	ldr	r1, [pc, #28]	@ (8005558 <I2C_TransferConfig+0x70>)
 800553c:	430a      	orrs	r2, r1
 800553e:	43d2      	mvns	r2, r2
 8005540:	401a      	ands	r2, r3
 8005542:	0011      	movs	r1, r2
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	697a      	ldr	r2, [r7, #20]
 800554a:	430a      	orrs	r2, r1
 800554c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800554e:	46c0      	nop			@ (mov r8, r8)
 8005550:	46bd      	mov	sp, r7
 8005552:	b007      	add	sp, #28
 8005554:	bd90      	pop	{r4, r7, pc}
 8005556:	46c0      	nop			@ (mov r8, r8)
 8005558:	03ff63ff 	.word	0x03ff63ff

0800555c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b082      	sub	sp, #8
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
 8005564:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2241      	movs	r2, #65	@ 0x41
 800556a:	5c9b      	ldrb	r3, [r3, r2]
 800556c:	b2db      	uxtb	r3, r3
 800556e:	2b20      	cmp	r3, #32
 8005570:	d138      	bne.n	80055e4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2240      	movs	r2, #64	@ 0x40
 8005576:	5c9b      	ldrb	r3, [r3, r2]
 8005578:	2b01      	cmp	r3, #1
 800557a:	d101      	bne.n	8005580 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800557c:	2302      	movs	r3, #2
 800557e:	e032      	b.n	80055e6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2240      	movs	r2, #64	@ 0x40
 8005584:	2101      	movs	r1, #1
 8005586:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2241      	movs	r2, #65	@ 0x41
 800558c:	2124      	movs	r1, #36	@ 0x24
 800558e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	681a      	ldr	r2, [r3, #0]
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	2101      	movs	r1, #1
 800559c:	438a      	bics	r2, r1
 800559e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	681a      	ldr	r2, [r3, #0]
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	4911      	ldr	r1, [pc, #68]	@ (80055f0 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80055ac:	400a      	ands	r2, r1
 80055ae:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	6819      	ldr	r1, [r3, #0]
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	683a      	ldr	r2, [r7, #0]
 80055bc:	430a      	orrs	r2, r1
 80055be:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	681a      	ldr	r2, [r3, #0]
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	2101      	movs	r1, #1
 80055cc:	430a      	orrs	r2, r1
 80055ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2241      	movs	r2, #65	@ 0x41
 80055d4:	2120      	movs	r1, #32
 80055d6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2240      	movs	r2, #64	@ 0x40
 80055dc:	2100      	movs	r1, #0
 80055de:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80055e0:	2300      	movs	r3, #0
 80055e2:	e000      	b.n	80055e6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80055e4:	2302      	movs	r3, #2
  }
}
 80055e6:	0018      	movs	r0, r3
 80055e8:	46bd      	mov	sp, r7
 80055ea:	b002      	add	sp, #8
 80055ec:	bd80      	pop	{r7, pc}
 80055ee:	46c0      	nop			@ (mov r8, r8)
 80055f0:	ffffefff 	.word	0xffffefff

080055f4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b084      	sub	sp, #16
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
 80055fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2241      	movs	r2, #65	@ 0x41
 8005602:	5c9b      	ldrb	r3, [r3, r2]
 8005604:	b2db      	uxtb	r3, r3
 8005606:	2b20      	cmp	r3, #32
 8005608:	d139      	bne.n	800567e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2240      	movs	r2, #64	@ 0x40
 800560e:	5c9b      	ldrb	r3, [r3, r2]
 8005610:	2b01      	cmp	r3, #1
 8005612:	d101      	bne.n	8005618 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005614:	2302      	movs	r3, #2
 8005616:	e033      	b.n	8005680 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2240      	movs	r2, #64	@ 0x40
 800561c:	2101      	movs	r1, #1
 800561e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2241      	movs	r2, #65	@ 0x41
 8005624:	2124      	movs	r1, #36	@ 0x24
 8005626:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	681a      	ldr	r2, [r3, #0]
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	2101      	movs	r1, #1
 8005634:	438a      	bics	r2, r1
 8005636:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	4a11      	ldr	r2, [pc, #68]	@ (8005688 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8005644:	4013      	ands	r3, r2
 8005646:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	021b      	lsls	r3, r3, #8
 800564c:	68fa      	ldr	r2, [r7, #12]
 800564e:	4313      	orrs	r3, r2
 8005650:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	68fa      	ldr	r2, [r7, #12]
 8005658:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	681a      	ldr	r2, [r3, #0]
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	2101      	movs	r1, #1
 8005666:	430a      	orrs	r2, r1
 8005668:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2241      	movs	r2, #65	@ 0x41
 800566e:	2120      	movs	r1, #32
 8005670:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2240      	movs	r2, #64	@ 0x40
 8005676:	2100      	movs	r1, #0
 8005678:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800567a:	2300      	movs	r3, #0
 800567c:	e000      	b.n	8005680 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800567e:	2302      	movs	r3, #2
  }
}
 8005680:	0018      	movs	r0, r3
 8005682:	46bd      	mov	sp, r7
 8005684:	b004      	add	sp, #16
 8005686:	bd80      	pop	{r7, pc}
 8005688:	fffff0ff 	.word	0xfffff0ff

0800568c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b088      	sub	sp, #32
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d101      	bne.n	800569e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800569a:	2301      	movs	r3, #1
 800569c:	e301      	b.n	8005ca2 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	2201      	movs	r2, #1
 80056a4:	4013      	ands	r3, r2
 80056a6:	d100      	bne.n	80056aa <HAL_RCC_OscConfig+0x1e>
 80056a8:	e08d      	b.n	80057c6 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80056aa:	4bc3      	ldr	r3, [pc, #780]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	220c      	movs	r2, #12
 80056b0:	4013      	ands	r3, r2
 80056b2:	2b04      	cmp	r3, #4
 80056b4:	d00e      	beq.n	80056d4 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80056b6:	4bc0      	ldr	r3, [pc, #768]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 80056b8:	685b      	ldr	r3, [r3, #4]
 80056ba:	220c      	movs	r2, #12
 80056bc:	4013      	ands	r3, r2
 80056be:	2b08      	cmp	r3, #8
 80056c0:	d116      	bne.n	80056f0 <HAL_RCC_OscConfig+0x64>
 80056c2:	4bbd      	ldr	r3, [pc, #756]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 80056c4:	685a      	ldr	r2, [r3, #4]
 80056c6:	2380      	movs	r3, #128	@ 0x80
 80056c8:	025b      	lsls	r3, r3, #9
 80056ca:	401a      	ands	r2, r3
 80056cc:	2380      	movs	r3, #128	@ 0x80
 80056ce:	025b      	lsls	r3, r3, #9
 80056d0:	429a      	cmp	r2, r3
 80056d2:	d10d      	bne.n	80056f0 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056d4:	4bb8      	ldr	r3, [pc, #736]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 80056d6:	681a      	ldr	r2, [r3, #0]
 80056d8:	2380      	movs	r3, #128	@ 0x80
 80056da:	029b      	lsls	r3, r3, #10
 80056dc:	4013      	ands	r3, r2
 80056de:	d100      	bne.n	80056e2 <HAL_RCC_OscConfig+0x56>
 80056e0:	e070      	b.n	80057c4 <HAL_RCC_OscConfig+0x138>
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d000      	beq.n	80056ec <HAL_RCC_OscConfig+0x60>
 80056ea:	e06b      	b.n	80057c4 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80056ec:	2301      	movs	r3, #1
 80056ee:	e2d8      	b.n	8005ca2 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	685b      	ldr	r3, [r3, #4]
 80056f4:	2b01      	cmp	r3, #1
 80056f6:	d107      	bne.n	8005708 <HAL_RCC_OscConfig+0x7c>
 80056f8:	4baf      	ldr	r3, [pc, #700]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 80056fa:	681a      	ldr	r2, [r3, #0]
 80056fc:	4bae      	ldr	r3, [pc, #696]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 80056fe:	2180      	movs	r1, #128	@ 0x80
 8005700:	0249      	lsls	r1, r1, #9
 8005702:	430a      	orrs	r2, r1
 8005704:	601a      	str	r2, [r3, #0]
 8005706:	e02f      	b.n	8005768 <HAL_RCC_OscConfig+0xdc>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	685b      	ldr	r3, [r3, #4]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d10c      	bne.n	800572a <HAL_RCC_OscConfig+0x9e>
 8005710:	4ba9      	ldr	r3, [pc, #676]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 8005712:	681a      	ldr	r2, [r3, #0]
 8005714:	4ba8      	ldr	r3, [pc, #672]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 8005716:	49a9      	ldr	r1, [pc, #676]	@ (80059bc <HAL_RCC_OscConfig+0x330>)
 8005718:	400a      	ands	r2, r1
 800571a:	601a      	str	r2, [r3, #0]
 800571c:	4ba6      	ldr	r3, [pc, #664]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 800571e:	681a      	ldr	r2, [r3, #0]
 8005720:	4ba5      	ldr	r3, [pc, #660]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 8005722:	49a7      	ldr	r1, [pc, #668]	@ (80059c0 <HAL_RCC_OscConfig+0x334>)
 8005724:	400a      	ands	r2, r1
 8005726:	601a      	str	r2, [r3, #0]
 8005728:	e01e      	b.n	8005768 <HAL_RCC_OscConfig+0xdc>
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	2b05      	cmp	r3, #5
 8005730:	d10e      	bne.n	8005750 <HAL_RCC_OscConfig+0xc4>
 8005732:	4ba1      	ldr	r3, [pc, #644]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 8005734:	681a      	ldr	r2, [r3, #0]
 8005736:	4ba0      	ldr	r3, [pc, #640]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 8005738:	2180      	movs	r1, #128	@ 0x80
 800573a:	02c9      	lsls	r1, r1, #11
 800573c:	430a      	orrs	r2, r1
 800573e:	601a      	str	r2, [r3, #0]
 8005740:	4b9d      	ldr	r3, [pc, #628]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 8005742:	681a      	ldr	r2, [r3, #0]
 8005744:	4b9c      	ldr	r3, [pc, #624]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 8005746:	2180      	movs	r1, #128	@ 0x80
 8005748:	0249      	lsls	r1, r1, #9
 800574a:	430a      	orrs	r2, r1
 800574c:	601a      	str	r2, [r3, #0]
 800574e:	e00b      	b.n	8005768 <HAL_RCC_OscConfig+0xdc>
 8005750:	4b99      	ldr	r3, [pc, #612]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 8005752:	681a      	ldr	r2, [r3, #0]
 8005754:	4b98      	ldr	r3, [pc, #608]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 8005756:	4999      	ldr	r1, [pc, #612]	@ (80059bc <HAL_RCC_OscConfig+0x330>)
 8005758:	400a      	ands	r2, r1
 800575a:	601a      	str	r2, [r3, #0]
 800575c:	4b96      	ldr	r3, [pc, #600]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 800575e:	681a      	ldr	r2, [r3, #0]
 8005760:	4b95      	ldr	r3, [pc, #596]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 8005762:	4997      	ldr	r1, [pc, #604]	@ (80059c0 <HAL_RCC_OscConfig+0x334>)
 8005764:	400a      	ands	r2, r1
 8005766:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	2b00      	cmp	r3, #0
 800576e:	d014      	beq.n	800579a <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005770:	f7fe fe9e 	bl	80044b0 <HAL_GetTick>
 8005774:	0003      	movs	r3, r0
 8005776:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005778:	e008      	b.n	800578c <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800577a:	f7fe fe99 	bl	80044b0 <HAL_GetTick>
 800577e:	0002      	movs	r2, r0
 8005780:	69bb      	ldr	r3, [r7, #24]
 8005782:	1ad3      	subs	r3, r2, r3
 8005784:	2b64      	cmp	r3, #100	@ 0x64
 8005786:	d901      	bls.n	800578c <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8005788:	2303      	movs	r3, #3
 800578a:	e28a      	b.n	8005ca2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800578c:	4b8a      	ldr	r3, [pc, #552]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 800578e:	681a      	ldr	r2, [r3, #0]
 8005790:	2380      	movs	r3, #128	@ 0x80
 8005792:	029b      	lsls	r3, r3, #10
 8005794:	4013      	ands	r3, r2
 8005796:	d0f0      	beq.n	800577a <HAL_RCC_OscConfig+0xee>
 8005798:	e015      	b.n	80057c6 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800579a:	f7fe fe89 	bl	80044b0 <HAL_GetTick>
 800579e:	0003      	movs	r3, r0
 80057a0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80057a2:	e008      	b.n	80057b6 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80057a4:	f7fe fe84 	bl	80044b0 <HAL_GetTick>
 80057a8:	0002      	movs	r2, r0
 80057aa:	69bb      	ldr	r3, [r7, #24]
 80057ac:	1ad3      	subs	r3, r2, r3
 80057ae:	2b64      	cmp	r3, #100	@ 0x64
 80057b0:	d901      	bls.n	80057b6 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80057b2:	2303      	movs	r3, #3
 80057b4:	e275      	b.n	8005ca2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80057b6:	4b80      	ldr	r3, [pc, #512]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 80057b8:	681a      	ldr	r2, [r3, #0]
 80057ba:	2380      	movs	r3, #128	@ 0x80
 80057bc:	029b      	lsls	r3, r3, #10
 80057be:	4013      	ands	r3, r2
 80057c0:	d1f0      	bne.n	80057a4 <HAL_RCC_OscConfig+0x118>
 80057c2:	e000      	b.n	80057c6 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057c4:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	2202      	movs	r2, #2
 80057cc:	4013      	ands	r3, r2
 80057ce:	d100      	bne.n	80057d2 <HAL_RCC_OscConfig+0x146>
 80057d0:	e069      	b.n	80058a6 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80057d2:	4b79      	ldr	r3, [pc, #484]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 80057d4:	685b      	ldr	r3, [r3, #4]
 80057d6:	220c      	movs	r2, #12
 80057d8:	4013      	ands	r3, r2
 80057da:	d00b      	beq.n	80057f4 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80057dc:	4b76      	ldr	r3, [pc, #472]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 80057de:	685b      	ldr	r3, [r3, #4]
 80057e0:	220c      	movs	r2, #12
 80057e2:	4013      	ands	r3, r2
 80057e4:	2b08      	cmp	r3, #8
 80057e6:	d11c      	bne.n	8005822 <HAL_RCC_OscConfig+0x196>
 80057e8:	4b73      	ldr	r3, [pc, #460]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 80057ea:	685a      	ldr	r2, [r3, #4]
 80057ec:	2380      	movs	r3, #128	@ 0x80
 80057ee:	025b      	lsls	r3, r3, #9
 80057f0:	4013      	ands	r3, r2
 80057f2:	d116      	bne.n	8005822 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80057f4:	4b70      	ldr	r3, [pc, #448]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	2202      	movs	r2, #2
 80057fa:	4013      	ands	r3, r2
 80057fc:	d005      	beq.n	800580a <HAL_RCC_OscConfig+0x17e>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	68db      	ldr	r3, [r3, #12]
 8005802:	2b01      	cmp	r3, #1
 8005804:	d001      	beq.n	800580a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8005806:	2301      	movs	r3, #1
 8005808:	e24b      	b.n	8005ca2 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800580a:	4b6b      	ldr	r3, [pc, #428]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	22f8      	movs	r2, #248	@ 0xf8
 8005810:	4393      	bics	r3, r2
 8005812:	0019      	movs	r1, r3
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	691b      	ldr	r3, [r3, #16]
 8005818:	00da      	lsls	r2, r3, #3
 800581a:	4b67      	ldr	r3, [pc, #412]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 800581c:	430a      	orrs	r2, r1
 800581e:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005820:	e041      	b.n	80058a6 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	68db      	ldr	r3, [r3, #12]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d024      	beq.n	8005874 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800582a:	4b63      	ldr	r3, [pc, #396]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 800582c:	681a      	ldr	r2, [r3, #0]
 800582e:	4b62      	ldr	r3, [pc, #392]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 8005830:	2101      	movs	r1, #1
 8005832:	430a      	orrs	r2, r1
 8005834:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005836:	f7fe fe3b 	bl	80044b0 <HAL_GetTick>
 800583a:	0003      	movs	r3, r0
 800583c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800583e:	e008      	b.n	8005852 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005840:	f7fe fe36 	bl	80044b0 <HAL_GetTick>
 8005844:	0002      	movs	r2, r0
 8005846:	69bb      	ldr	r3, [r7, #24]
 8005848:	1ad3      	subs	r3, r2, r3
 800584a:	2b02      	cmp	r3, #2
 800584c:	d901      	bls.n	8005852 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 800584e:	2303      	movs	r3, #3
 8005850:	e227      	b.n	8005ca2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005852:	4b59      	ldr	r3, [pc, #356]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	2202      	movs	r2, #2
 8005858:	4013      	ands	r3, r2
 800585a:	d0f1      	beq.n	8005840 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800585c:	4b56      	ldr	r3, [pc, #344]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	22f8      	movs	r2, #248	@ 0xf8
 8005862:	4393      	bics	r3, r2
 8005864:	0019      	movs	r1, r3
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	691b      	ldr	r3, [r3, #16]
 800586a:	00da      	lsls	r2, r3, #3
 800586c:	4b52      	ldr	r3, [pc, #328]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 800586e:	430a      	orrs	r2, r1
 8005870:	601a      	str	r2, [r3, #0]
 8005872:	e018      	b.n	80058a6 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005874:	4b50      	ldr	r3, [pc, #320]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 8005876:	681a      	ldr	r2, [r3, #0]
 8005878:	4b4f      	ldr	r3, [pc, #316]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 800587a:	2101      	movs	r1, #1
 800587c:	438a      	bics	r2, r1
 800587e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005880:	f7fe fe16 	bl	80044b0 <HAL_GetTick>
 8005884:	0003      	movs	r3, r0
 8005886:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005888:	e008      	b.n	800589c <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800588a:	f7fe fe11 	bl	80044b0 <HAL_GetTick>
 800588e:	0002      	movs	r2, r0
 8005890:	69bb      	ldr	r3, [r7, #24]
 8005892:	1ad3      	subs	r3, r2, r3
 8005894:	2b02      	cmp	r3, #2
 8005896:	d901      	bls.n	800589c <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8005898:	2303      	movs	r3, #3
 800589a:	e202      	b.n	8005ca2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800589c:	4b46      	ldr	r3, [pc, #280]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	2202      	movs	r2, #2
 80058a2:	4013      	ands	r3, r2
 80058a4:	d1f1      	bne.n	800588a <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	2208      	movs	r2, #8
 80058ac:	4013      	ands	r3, r2
 80058ae:	d036      	beq.n	800591e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	69db      	ldr	r3, [r3, #28]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d019      	beq.n	80058ec <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80058b8:	4b3f      	ldr	r3, [pc, #252]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 80058ba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80058bc:	4b3e      	ldr	r3, [pc, #248]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 80058be:	2101      	movs	r1, #1
 80058c0:	430a      	orrs	r2, r1
 80058c2:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058c4:	f7fe fdf4 	bl	80044b0 <HAL_GetTick>
 80058c8:	0003      	movs	r3, r0
 80058ca:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058cc:	e008      	b.n	80058e0 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80058ce:	f7fe fdef 	bl	80044b0 <HAL_GetTick>
 80058d2:	0002      	movs	r2, r0
 80058d4:	69bb      	ldr	r3, [r7, #24]
 80058d6:	1ad3      	subs	r3, r2, r3
 80058d8:	2b02      	cmp	r3, #2
 80058da:	d901      	bls.n	80058e0 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 80058dc:	2303      	movs	r3, #3
 80058de:	e1e0      	b.n	8005ca2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058e0:	4b35      	ldr	r3, [pc, #212]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 80058e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058e4:	2202      	movs	r2, #2
 80058e6:	4013      	ands	r3, r2
 80058e8:	d0f1      	beq.n	80058ce <HAL_RCC_OscConfig+0x242>
 80058ea:	e018      	b.n	800591e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80058ec:	4b32      	ldr	r3, [pc, #200]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 80058ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80058f0:	4b31      	ldr	r3, [pc, #196]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 80058f2:	2101      	movs	r1, #1
 80058f4:	438a      	bics	r2, r1
 80058f6:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058f8:	f7fe fdda 	bl	80044b0 <HAL_GetTick>
 80058fc:	0003      	movs	r3, r0
 80058fe:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005900:	e008      	b.n	8005914 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005902:	f7fe fdd5 	bl	80044b0 <HAL_GetTick>
 8005906:	0002      	movs	r2, r0
 8005908:	69bb      	ldr	r3, [r7, #24]
 800590a:	1ad3      	subs	r3, r2, r3
 800590c:	2b02      	cmp	r3, #2
 800590e:	d901      	bls.n	8005914 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8005910:	2303      	movs	r3, #3
 8005912:	e1c6      	b.n	8005ca2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005914:	4b28      	ldr	r3, [pc, #160]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 8005916:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005918:	2202      	movs	r2, #2
 800591a:	4013      	ands	r3, r2
 800591c:	d1f1      	bne.n	8005902 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	2204      	movs	r2, #4
 8005924:	4013      	ands	r3, r2
 8005926:	d100      	bne.n	800592a <HAL_RCC_OscConfig+0x29e>
 8005928:	e0b4      	b.n	8005a94 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 800592a:	201f      	movs	r0, #31
 800592c:	183b      	adds	r3, r7, r0
 800592e:	2200      	movs	r2, #0
 8005930:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005932:	4b21      	ldr	r3, [pc, #132]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 8005934:	69da      	ldr	r2, [r3, #28]
 8005936:	2380      	movs	r3, #128	@ 0x80
 8005938:	055b      	lsls	r3, r3, #21
 800593a:	4013      	ands	r3, r2
 800593c:	d110      	bne.n	8005960 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800593e:	4b1e      	ldr	r3, [pc, #120]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 8005940:	69da      	ldr	r2, [r3, #28]
 8005942:	4b1d      	ldr	r3, [pc, #116]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 8005944:	2180      	movs	r1, #128	@ 0x80
 8005946:	0549      	lsls	r1, r1, #21
 8005948:	430a      	orrs	r2, r1
 800594a:	61da      	str	r2, [r3, #28]
 800594c:	4b1a      	ldr	r3, [pc, #104]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 800594e:	69da      	ldr	r2, [r3, #28]
 8005950:	2380      	movs	r3, #128	@ 0x80
 8005952:	055b      	lsls	r3, r3, #21
 8005954:	4013      	ands	r3, r2
 8005956:	60fb      	str	r3, [r7, #12]
 8005958:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800595a:	183b      	adds	r3, r7, r0
 800595c:	2201      	movs	r2, #1
 800595e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005960:	4b18      	ldr	r3, [pc, #96]	@ (80059c4 <HAL_RCC_OscConfig+0x338>)
 8005962:	681a      	ldr	r2, [r3, #0]
 8005964:	2380      	movs	r3, #128	@ 0x80
 8005966:	005b      	lsls	r3, r3, #1
 8005968:	4013      	ands	r3, r2
 800596a:	d11a      	bne.n	80059a2 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800596c:	4b15      	ldr	r3, [pc, #84]	@ (80059c4 <HAL_RCC_OscConfig+0x338>)
 800596e:	681a      	ldr	r2, [r3, #0]
 8005970:	4b14      	ldr	r3, [pc, #80]	@ (80059c4 <HAL_RCC_OscConfig+0x338>)
 8005972:	2180      	movs	r1, #128	@ 0x80
 8005974:	0049      	lsls	r1, r1, #1
 8005976:	430a      	orrs	r2, r1
 8005978:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800597a:	f7fe fd99 	bl	80044b0 <HAL_GetTick>
 800597e:	0003      	movs	r3, r0
 8005980:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005982:	e008      	b.n	8005996 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005984:	f7fe fd94 	bl	80044b0 <HAL_GetTick>
 8005988:	0002      	movs	r2, r0
 800598a:	69bb      	ldr	r3, [r7, #24]
 800598c:	1ad3      	subs	r3, r2, r3
 800598e:	2b64      	cmp	r3, #100	@ 0x64
 8005990:	d901      	bls.n	8005996 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8005992:	2303      	movs	r3, #3
 8005994:	e185      	b.n	8005ca2 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005996:	4b0b      	ldr	r3, [pc, #44]	@ (80059c4 <HAL_RCC_OscConfig+0x338>)
 8005998:	681a      	ldr	r2, [r3, #0]
 800599a:	2380      	movs	r3, #128	@ 0x80
 800599c:	005b      	lsls	r3, r3, #1
 800599e:	4013      	ands	r3, r2
 80059a0:	d0f0      	beq.n	8005984 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	689b      	ldr	r3, [r3, #8]
 80059a6:	2b01      	cmp	r3, #1
 80059a8:	d10e      	bne.n	80059c8 <HAL_RCC_OscConfig+0x33c>
 80059aa:	4b03      	ldr	r3, [pc, #12]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 80059ac:	6a1a      	ldr	r2, [r3, #32]
 80059ae:	4b02      	ldr	r3, [pc, #8]	@ (80059b8 <HAL_RCC_OscConfig+0x32c>)
 80059b0:	2101      	movs	r1, #1
 80059b2:	430a      	orrs	r2, r1
 80059b4:	621a      	str	r2, [r3, #32]
 80059b6:	e035      	b.n	8005a24 <HAL_RCC_OscConfig+0x398>
 80059b8:	40021000 	.word	0x40021000
 80059bc:	fffeffff 	.word	0xfffeffff
 80059c0:	fffbffff 	.word	0xfffbffff
 80059c4:	40007000 	.word	0x40007000
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	689b      	ldr	r3, [r3, #8]
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d10c      	bne.n	80059ea <HAL_RCC_OscConfig+0x35e>
 80059d0:	4bb6      	ldr	r3, [pc, #728]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 80059d2:	6a1a      	ldr	r2, [r3, #32]
 80059d4:	4bb5      	ldr	r3, [pc, #724]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 80059d6:	2101      	movs	r1, #1
 80059d8:	438a      	bics	r2, r1
 80059da:	621a      	str	r2, [r3, #32]
 80059dc:	4bb3      	ldr	r3, [pc, #716]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 80059de:	6a1a      	ldr	r2, [r3, #32]
 80059e0:	4bb2      	ldr	r3, [pc, #712]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 80059e2:	2104      	movs	r1, #4
 80059e4:	438a      	bics	r2, r1
 80059e6:	621a      	str	r2, [r3, #32]
 80059e8:	e01c      	b.n	8005a24 <HAL_RCC_OscConfig+0x398>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	689b      	ldr	r3, [r3, #8]
 80059ee:	2b05      	cmp	r3, #5
 80059f0:	d10c      	bne.n	8005a0c <HAL_RCC_OscConfig+0x380>
 80059f2:	4bae      	ldr	r3, [pc, #696]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 80059f4:	6a1a      	ldr	r2, [r3, #32]
 80059f6:	4bad      	ldr	r3, [pc, #692]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 80059f8:	2104      	movs	r1, #4
 80059fa:	430a      	orrs	r2, r1
 80059fc:	621a      	str	r2, [r3, #32]
 80059fe:	4bab      	ldr	r3, [pc, #684]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005a00:	6a1a      	ldr	r2, [r3, #32]
 8005a02:	4baa      	ldr	r3, [pc, #680]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005a04:	2101      	movs	r1, #1
 8005a06:	430a      	orrs	r2, r1
 8005a08:	621a      	str	r2, [r3, #32]
 8005a0a:	e00b      	b.n	8005a24 <HAL_RCC_OscConfig+0x398>
 8005a0c:	4ba7      	ldr	r3, [pc, #668]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005a0e:	6a1a      	ldr	r2, [r3, #32]
 8005a10:	4ba6      	ldr	r3, [pc, #664]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005a12:	2101      	movs	r1, #1
 8005a14:	438a      	bics	r2, r1
 8005a16:	621a      	str	r2, [r3, #32]
 8005a18:	4ba4      	ldr	r3, [pc, #656]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005a1a:	6a1a      	ldr	r2, [r3, #32]
 8005a1c:	4ba3      	ldr	r3, [pc, #652]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005a1e:	2104      	movs	r1, #4
 8005a20:	438a      	bics	r2, r1
 8005a22:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	689b      	ldr	r3, [r3, #8]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d014      	beq.n	8005a56 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a2c:	f7fe fd40 	bl	80044b0 <HAL_GetTick>
 8005a30:	0003      	movs	r3, r0
 8005a32:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a34:	e009      	b.n	8005a4a <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005a36:	f7fe fd3b 	bl	80044b0 <HAL_GetTick>
 8005a3a:	0002      	movs	r2, r0
 8005a3c:	69bb      	ldr	r3, [r7, #24]
 8005a3e:	1ad3      	subs	r3, r2, r3
 8005a40:	4a9b      	ldr	r2, [pc, #620]	@ (8005cb0 <HAL_RCC_OscConfig+0x624>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d901      	bls.n	8005a4a <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8005a46:	2303      	movs	r3, #3
 8005a48:	e12b      	b.n	8005ca2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a4a:	4b98      	ldr	r3, [pc, #608]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005a4c:	6a1b      	ldr	r3, [r3, #32]
 8005a4e:	2202      	movs	r2, #2
 8005a50:	4013      	ands	r3, r2
 8005a52:	d0f0      	beq.n	8005a36 <HAL_RCC_OscConfig+0x3aa>
 8005a54:	e013      	b.n	8005a7e <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a56:	f7fe fd2b 	bl	80044b0 <HAL_GetTick>
 8005a5a:	0003      	movs	r3, r0
 8005a5c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a5e:	e009      	b.n	8005a74 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005a60:	f7fe fd26 	bl	80044b0 <HAL_GetTick>
 8005a64:	0002      	movs	r2, r0
 8005a66:	69bb      	ldr	r3, [r7, #24]
 8005a68:	1ad3      	subs	r3, r2, r3
 8005a6a:	4a91      	ldr	r2, [pc, #580]	@ (8005cb0 <HAL_RCC_OscConfig+0x624>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d901      	bls.n	8005a74 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8005a70:	2303      	movs	r3, #3
 8005a72:	e116      	b.n	8005ca2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a74:	4b8d      	ldr	r3, [pc, #564]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005a76:	6a1b      	ldr	r3, [r3, #32]
 8005a78:	2202      	movs	r2, #2
 8005a7a:	4013      	ands	r3, r2
 8005a7c:	d1f0      	bne.n	8005a60 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005a7e:	231f      	movs	r3, #31
 8005a80:	18fb      	adds	r3, r7, r3
 8005a82:	781b      	ldrb	r3, [r3, #0]
 8005a84:	2b01      	cmp	r3, #1
 8005a86:	d105      	bne.n	8005a94 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a88:	4b88      	ldr	r3, [pc, #544]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005a8a:	69da      	ldr	r2, [r3, #28]
 8005a8c:	4b87      	ldr	r3, [pc, #540]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005a8e:	4989      	ldr	r1, [pc, #548]	@ (8005cb4 <HAL_RCC_OscConfig+0x628>)
 8005a90:	400a      	ands	r2, r1
 8005a92:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	2210      	movs	r2, #16
 8005a9a:	4013      	ands	r3, r2
 8005a9c:	d063      	beq.n	8005b66 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	695b      	ldr	r3, [r3, #20]
 8005aa2:	2b01      	cmp	r3, #1
 8005aa4:	d12a      	bne.n	8005afc <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8005aa6:	4b81      	ldr	r3, [pc, #516]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005aa8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005aaa:	4b80      	ldr	r3, [pc, #512]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005aac:	2104      	movs	r1, #4
 8005aae:	430a      	orrs	r2, r1
 8005ab0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8005ab2:	4b7e      	ldr	r3, [pc, #504]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005ab4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005ab6:	4b7d      	ldr	r3, [pc, #500]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005ab8:	2101      	movs	r1, #1
 8005aba:	430a      	orrs	r2, r1
 8005abc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005abe:	f7fe fcf7 	bl	80044b0 <HAL_GetTick>
 8005ac2:	0003      	movs	r3, r0
 8005ac4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8005ac6:	e008      	b.n	8005ada <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8005ac8:	f7fe fcf2 	bl	80044b0 <HAL_GetTick>
 8005acc:	0002      	movs	r2, r0
 8005ace:	69bb      	ldr	r3, [r7, #24]
 8005ad0:	1ad3      	subs	r3, r2, r3
 8005ad2:	2b02      	cmp	r3, #2
 8005ad4:	d901      	bls.n	8005ada <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8005ad6:	2303      	movs	r3, #3
 8005ad8:	e0e3      	b.n	8005ca2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8005ada:	4b74      	ldr	r3, [pc, #464]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005adc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ade:	2202      	movs	r2, #2
 8005ae0:	4013      	ands	r3, r2
 8005ae2:	d0f1      	beq.n	8005ac8 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8005ae4:	4b71      	ldr	r3, [pc, #452]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005ae6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ae8:	22f8      	movs	r2, #248	@ 0xf8
 8005aea:	4393      	bics	r3, r2
 8005aec:	0019      	movs	r1, r3
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	699b      	ldr	r3, [r3, #24]
 8005af2:	00da      	lsls	r2, r3, #3
 8005af4:	4b6d      	ldr	r3, [pc, #436]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005af6:	430a      	orrs	r2, r1
 8005af8:	635a      	str	r2, [r3, #52]	@ 0x34
 8005afa:	e034      	b.n	8005b66 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	695b      	ldr	r3, [r3, #20]
 8005b00:	3305      	adds	r3, #5
 8005b02:	d111      	bne.n	8005b28 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8005b04:	4b69      	ldr	r3, [pc, #420]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005b06:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005b08:	4b68      	ldr	r3, [pc, #416]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005b0a:	2104      	movs	r1, #4
 8005b0c:	438a      	bics	r2, r1
 8005b0e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8005b10:	4b66      	ldr	r3, [pc, #408]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005b12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b14:	22f8      	movs	r2, #248	@ 0xf8
 8005b16:	4393      	bics	r3, r2
 8005b18:	0019      	movs	r1, r3
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	699b      	ldr	r3, [r3, #24]
 8005b1e:	00da      	lsls	r2, r3, #3
 8005b20:	4b62      	ldr	r3, [pc, #392]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005b22:	430a      	orrs	r2, r1
 8005b24:	635a      	str	r2, [r3, #52]	@ 0x34
 8005b26:	e01e      	b.n	8005b66 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8005b28:	4b60      	ldr	r3, [pc, #384]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005b2a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005b2c:	4b5f      	ldr	r3, [pc, #380]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005b2e:	2104      	movs	r1, #4
 8005b30:	430a      	orrs	r2, r1
 8005b32:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8005b34:	4b5d      	ldr	r3, [pc, #372]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005b36:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005b38:	4b5c      	ldr	r3, [pc, #368]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005b3a:	2101      	movs	r1, #1
 8005b3c:	438a      	bics	r2, r1
 8005b3e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b40:	f7fe fcb6 	bl	80044b0 <HAL_GetTick>
 8005b44:	0003      	movs	r3, r0
 8005b46:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8005b48:	e008      	b.n	8005b5c <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8005b4a:	f7fe fcb1 	bl	80044b0 <HAL_GetTick>
 8005b4e:	0002      	movs	r2, r0
 8005b50:	69bb      	ldr	r3, [r7, #24]
 8005b52:	1ad3      	subs	r3, r2, r3
 8005b54:	2b02      	cmp	r3, #2
 8005b56:	d901      	bls.n	8005b5c <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8005b58:	2303      	movs	r3, #3
 8005b5a:	e0a2      	b.n	8005ca2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8005b5c:	4b53      	ldr	r3, [pc, #332]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005b5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b60:	2202      	movs	r2, #2
 8005b62:	4013      	ands	r3, r2
 8005b64:	d1f1      	bne.n	8005b4a <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6a1b      	ldr	r3, [r3, #32]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d100      	bne.n	8005b70 <HAL_RCC_OscConfig+0x4e4>
 8005b6e:	e097      	b.n	8005ca0 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005b70:	4b4e      	ldr	r3, [pc, #312]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005b72:	685b      	ldr	r3, [r3, #4]
 8005b74:	220c      	movs	r2, #12
 8005b76:	4013      	ands	r3, r2
 8005b78:	2b08      	cmp	r3, #8
 8005b7a:	d100      	bne.n	8005b7e <HAL_RCC_OscConfig+0x4f2>
 8005b7c:	e06b      	b.n	8005c56 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	6a1b      	ldr	r3, [r3, #32]
 8005b82:	2b02      	cmp	r3, #2
 8005b84:	d14c      	bne.n	8005c20 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b86:	4b49      	ldr	r3, [pc, #292]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005b88:	681a      	ldr	r2, [r3, #0]
 8005b8a:	4b48      	ldr	r3, [pc, #288]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005b8c:	494a      	ldr	r1, [pc, #296]	@ (8005cb8 <HAL_RCC_OscConfig+0x62c>)
 8005b8e:	400a      	ands	r2, r1
 8005b90:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b92:	f7fe fc8d 	bl	80044b0 <HAL_GetTick>
 8005b96:	0003      	movs	r3, r0
 8005b98:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b9a:	e008      	b.n	8005bae <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b9c:	f7fe fc88 	bl	80044b0 <HAL_GetTick>
 8005ba0:	0002      	movs	r2, r0
 8005ba2:	69bb      	ldr	r3, [r7, #24]
 8005ba4:	1ad3      	subs	r3, r2, r3
 8005ba6:	2b02      	cmp	r3, #2
 8005ba8:	d901      	bls.n	8005bae <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8005baa:	2303      	movs	r3, #3
 8005bac:	e079      	b.n	8005ca2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005bae:	4b3f      	ldr	r3, [pc, #252]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005bb0:	681a      	ldr	r2, [r3, #0]
 8005bb2:	2380      	movs	r3, #128	@ 0x80
 8005bb4:	049b      	lsls	r3, r3, #18
 8005bb6:	4013      	ands	r3, r2
 8005bb8:	d1f0      	bne.n	8005b9c <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005bba:	4b3c      	ldr	r3, [pc, #240]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005bbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bbe:	220f      	movs	r2, #15
 8005bc0:	4393      	bics	r3, r2
 8005bc2:	0019      	movs	r1, r3
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bc8:	4b38      	ldr	r3, [pc, #224]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005bca:	430a      	orrs	r2, r1
 8005bcc:	62da      	str	r2, [r3, #44]	@ 0x2c
 8005bce:	4b37      	ldr	r3, [pc, #220]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005bd0:	685b      	ldr	r3, [r3, #4]
 8005bd2:	4a3a      	ldr	r2, [pc, #232]	@ (8005cbc <HAL_RCC_OscConfig+0x630>)
 8005bd4:	4013      	ands	r3, r2
 8005bd6:	0019      	movs	r1, r3
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005be0:	431a      	orrs	r2, r3
 8005be2:	4b32      	ldr	r3, [pc, #200]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005be4:	430a      	orrs	r2, r1
 8005be6:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005be8:	4b30      	ldr	r3, [pc, #192]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005bea:	681a      	ldr	r2, [r3, #0]
 8005bec:	4b2f      	ldr	r3, [pc, #188]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005bee:	2180      	movs	r1, #128	@ 0x80
 8005bf0:	0449      	lsls	r1, r1, #17
 8005bf2:	430a      	orrs	r2, r1
 8005bf4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bf6:	f7fe fc5b 	bl	80044b0 <HAL_GetTick>
 8005bfa:	0003      	movs	r3, r0
 8005bfc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005bfe:	e008      	b.n	8005c12 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c00:	f7fe fc56 	bl	80044b0 <HAL_GetTick>
 8005c04:	0002      	movs	r2, r0
 8005c06:	69bb      	ldr	r3, [r7, #24]
 8005c08:	1ad3      	subs	r3, r2, r3
 8005c0a:	2b02      	cmp	r3, #2
 8005c0c:	d901      	bls.n	8005c12 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8005c0e:	2303      	movs	r3, #3
 8005c10:	e047      	b.n	8005ca2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005c12:	4b26      	ldr	r3, [pc, #152]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005c14:	681a      	ldr	r2, [r3, #0]
 8005c16:	2380      	movs	r3, #128	@ 0x80
 8005c18:	049b      	lsls	r3, r3, #18
 8005c1a:	4013      	ands	r3, r2
 8005c1c:	d0f0      	beq.n	8005c00 <HAL_RCC_OscConfig+0x574>
 8005c1e:	e03f      	b.n	8005ca0 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c20:	4b22      	ldr	r3, [pc, #136]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005c22:	681a      	ldr	r2, [r3, #0]
 8005c24:	4b21      	ldr	r3, [pc, #132]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005c26:	4924      	ldr	r1, [pc, #144]	@ (8005cb8 <HAL_RCC_OscConfig+0x62c>)
 8005c28:	400a      	ands	r2, r1
 8005c2a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c2c:	f7fe fc40 	bl	80044b0 <HAL_GetTick>
 8005c30:	0003      	movs	r3, r0
 8005c32:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005c34:	e008      	b.n	8005c48 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c36:	f7fe fc3b 	bl	80044b0 <HAL_GetTick>
 8005c3a:	0002      	movs	r2, r0
 8005c3c:	69bb      	ldr	r3, [r7, #24]
 8005c3e:	1ad3      	subs	r3, r2, r3
 8005c40:	2b02      	cmp	r3, #2
 8005c42:	d901      	bls.n	8005c48 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8005c44:	2303      	movs	r3, #3
 8005c46:	e02c      	b.n	8005ca2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005c48:	4b18      	ldr	r3, [pc, #96]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005c4a:	681a      	ldr	r2, [r3, #0]
 8005c4c:	2380      	movs	r3, #128	@ 0x80
 8005c4e:	049b      	lsls	r3, r3, #18
 8005c50:	4013      	ands	r3, r2
 8005c52:	d1f0      	bne.n	8005c36 <HAL_RCC_OscConfig+0x5aa>
 8005c54:	e024      	b.n	8005ca0 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6a1b      	ldr	r3, [r3, #32]
 8005c5a:	2b01      	cmp	r3, #1
 8005c5c:	d101      	bne.n	8005c62 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8005c5e:	2301      	movs	r3, #1
 8005c60:	e01f      	b.n	8005ca2 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8005c62:	4b12      	ldr	r3, [pc, #72]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005c64:	685b      	ldr	r3, [r3, #4]
 8005c66:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8005c68:	4b10      	ldr	r3, [pc, #64]	@ (8005cac <HAL_RCC_OscConfig+0x620>)
 8005c6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c6c:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c6e:	697a      	ldr	r2, [r7, #20]
 8005c70:	2380      	movs	r3, #128	@ 0x80
 8005c72:	025b      	lsls	r3, r3, #9
 8005c74:	401a      	ands	r2, r3
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c7a:	429a      	cmp	r2, r3
 8005c7c:	d10e      	bne.n	8005c9c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8005c7e:	693b      	ldr	r3, [r7, #16]
 8005c80:	220f      	movs	r2, #15
 8005c82:	401a      	ands	r2, r3
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c88:	429a      	cmp	r2, r3
 8005c8a:	d107      	bne.n	8005c9c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8005c8c:	697a      	ldr	r2, [r7, #20]
 8005c8e:	23f0      	movs	r3, #240	@ 0xf0
 8005c90:	039b      	lsls	r3, r3, #14
 8005c92:	401a      	ands	r2, r3
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	d001      	beq.n	8005ca0 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	e000      	b.n	8005ca2 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8005ca0:	2300      	movs	r3, #0
}
 8005ca2:	0018      	movs	r0, r3
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	b008      	add	sp, #32
 8005ca8:	bd80      	pop	{r7, pc}
 8005caa:	46c0      	nop			@ (mov r8, r8)
 8005cac:	40021000 	.word	0x40021000
 8005cb0:	00001388 	.word	0x00001388
 8005cb4:	efffffff 	.word	0xefffffff
 8005cb8:	feffffff 	.word	0xfeffffff
 8005cbc:	ffc2ffff 	.word	0xffc2ffff

08005cc0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b084      	sub	sp, #16
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
 8005cc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d101      	bne.n	8005cd4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	e0b3      	b.n	8005e3c <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005cd4:	4b5b      	ldr	r3, [pc, #364]	@ (8005e44 <HAL_RCC_ClockConfig+0x184>)
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	2201      	movs	r2, #1
 8005cda:	4013      	ands	r3, r2
 8005cdc:	683a      	ldr	r2, [r7, #0]
 8005cde:	429a      	cmp	r2, r3
 8005ce0:	d911      	bls.n	8005d06 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ce2:	4b58      	ldr	r3, [pc, #352]	@ (8005e44 <HAL_RCC_ClockConfig+0x184>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	2201      	movs	r2, #1
 8005ce8:	4393      	bics	r3, r2
 8005cea:	0019      	movs	r1, r3
 8005cec:	4b55      	ldr	r3, [pc, #340]	@ (8005e44 <HAL_RCC_ClockConfig+0x184>)
 8005cee:	683a      	ldr	r2, [r7, #0]
 8005cf0:	430a      	orrs	r2, r1
 8005cf2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cf4:	4b53      	ldr	r3, [pc, #332]	@ (8005e44 <HAL_RCC_ClockConfig+0x184>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	2201      	movs	r2, #1
 8005cfa:	4013      	ands	r3, r2
 8005cfc:	683a      	ldr	r2, [r7, #0]
 8005cfe:	429a      	cmp	r2, r3
 8005d00:	d001      	beq.n	8005d06 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8005d02:	2301      	movs	r3, #1
 8005d04:	e09a      	b.n	8005e3c <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	2202      	movs	r2, #2
 8005d0c:	4013      	ands	r3, r2
 8005d0e:	d015      	beq.n	8005d3c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	2204      	movs	r2, #4
 8005d16:	4013      	ands	r3, r2
 8005d18:	d006      	beq.n	8005d28 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005d1a:	4b4b      	ldr	r3, [pc, #300]	@ (8005e48 <HAL_RCC_ClockConfig+0x188>)
 8005d1c:	685a      	ldr	r2, [r3, #4]
 8005d1e:	4b4a      	ldr	r3, [pc, #296]	@ (8005e48 <HAL_RCC_ClockConfig+0x188>)
 8005d20:	21e0      	movs	r1, #224	@ 0xe0
 8005d22:	00c9      	lsls	r1, r1, #3
 8005d24:	430a      	orrs	r2, r1
 8005d26:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d28:	4b47      	ldr	r3, [pc, #284]	@ (8005e48 <HAL_RCC_ClockConfig+0x188>)
 8005d2a:	685b      	ldr	r3, [r3, #4]
 8005d2c:	22f0      	movs	r2, #240	@ 0xf0
 8005d2e:	4393      	bics	r3, r2
 8005d30:	0019      	movs	r1, r3
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	689a      	ldr	r2, [r3, #8]
 8005d36:	4b44      	ldr	r3, [pc, #272]	@ (8005e48 <HAL_RCC_ClockConfig+0x188>)
 8005d38:	430a      	orrs	r2, r1
 8005d3a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	2201      	movs	r2, #1
 8005d42:	4013      	ands	r3, r2
 8005d44:	d040      	beq.n	8005dc8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	685b      	ldr	r3, [r3, #4]
 8005d4a:	2b01      	cmp	r3, #1
 8005d4c:	d107      	bne.n	8005d5e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d4e:	4b3e      	ldr	r3, [pc, #248]	@ (8005e48 <HAL_RCC_ClockConfig+0x188>)
 8005d50:	681a      	ldr	r2, [r3, #0]
 8005d52:	2380      	movs	r3, #128	@ 0x80
 8005d54:	029b      	lsls	r3, r3, #10
 8005d56:	4013      	ands	r3, r2
 8005d58:	d114      	bne.n	8005d84 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8005d5a:	2301      	movs	r3, #1
 8005d5c:	e06e      	b.n	8005e3c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	685b      	ldr	r3, [r3, #4]
 8005d62:	2b02      	cmp	r3, #2
 8005d64:	d107      	bne.n	8005d76 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d66:	4b38      	ldr	r3, [pc, #224]	@ (8005e48 <HAL_RCC_ClockConfig+0x188>)
 8005d68:	681a      	ldr	r2, [r3, #0]
 8005d6a:	2380      	movs	r3, #128	@ 0x80
 8005d6c:	049b      	lsls	r3, r3, #18
 8005d6e:	4013      	ands	r3, r2
 8005d70:	d108      	bne.n	8005d84 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8005d72:	2301      	movs	r3, #1
 8005d74:	e062      	b.n	8005e3c <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d76:	4b34      	ldr	r3, [pc, #208]	@ (8005e48 <HAL_RCC_ClockConfig+0x188>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	2202      	movs	r2, #2
 8005d7c:	4013      	ands	r3, r2
 8005d7e:	d101      	bne.n	8005d84 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8005d80:	2301      	movs	r3, #1
 8005d82:	e05b      	b.n	8005e3c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005d84:	4b30      	ldr	r3, [pc, #192]	@ (8005e48 <HAL_RCC_ClockConfig+0x188>)
 8005d86:	685b      	ldr	r3, [r3, #4]
 8005d88:	2203      	movs	r2, #3
 8005d8a:	4393      	bics	r3, r2
 8005d8c:	0019      	movs	r1, r3
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	685a      	ldr	r2, [r3, #4]
 8005d92:	4b2d      	ldr	r3, [pc, #180]	@ (8005e48 <HAL_RCC_ClockConfig+0x188>)
 8005d94:	430a      	orrs	r2, r1
 8005d96:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005d98:	f7fe fb8a 	bl	80044b0 <HAL_GetTick>
 8005d9c:	0003      	movs	r3, r0
 8005d9e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005da0:	e009      	b.n	8005db6 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005da2:	f7fe fb85 	bl	80044b0 <HAL_GetTick>
 8005da6:	0002      	movs	r2, r0
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	1ad3      	subs	r3, r2, r3
 8005dac:	4a27      	ldr	r2, [pc, #156]	@ (8005e4c <HAL_RCC_ClockConfig+0x18c>)
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d901      	bls.n	8005db6 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8005db2:	2303      	movs	r3, #3
 8005db4:	e042      	b.n	8005e3c <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005db6:	4b24      	ldr	r3, [pc, #144]	@ (8005e48 <HAL_RCC_ClockConfig+0x188>)
 8005db8:	685b      	ldr	r3, [r3, #4]
 8005dba:	220c      	movs	r2, #12
 8005dbc:	401a      	ands	r2, r3
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	685b      	ldr	r3, [r3, #4]
 8005dc2:	009b      	lsls	r3, r3, #2
 8005dc4:	429a      	cmp	r2, r3
 8005dc6:	d1ec      	bne.n	8005da2 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005dc8:	4b1e      	ldr	r3, [pc, #120]	@ (8005e44 <HAL_RCC_ClockConfig+0x184>)
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	2201      	movs	r2, #1
 8005dce:	4013      	ands	r3, r2
 8005dd0:	683a      	ldr	r2, [r7, #0]
 8005dd2:	429a      	cmp	r2, r3
 8005dd4:	d211      	bcs.n	8005dfa <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005dd6:	4b1b      	ldr	r3, [pc, #108]	@ (8005e44 <HAL_RCC_ClockConfig+0x184>)
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	2201      	movs	r2, #1
 8005ddc:	4393      	bics	r3, r2
 8005dde:	0019      	movs	r1, r3
 8005de0:	4b18      	ldr	r3, [pc, #96]	@ (8005e44 <HAL_RCC_ClockConfig+0x184>)
 8005de2:	683a      	ldr	r2, [r7, #0]
 8005de4:	430a      	orrs	r2, r1
 8005de6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005de8:	4b16      	ldr	r3, [pc, #88]	@ (8005e44 <HAL_RCC_ClockConfig+0x184>)
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	2201      	movs	r2, #1
 8005dee:	4013      	ands	r3, r2
 8005df0:	683a      	ldr	r2, [r7, #0]
 8005df2:	429a      	cmp	r2, r3
 8005df4:	d001      	beq.n	8005dfa <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8005df6:	2301      	movs	r3, #1
 8005df8:	e020      	b.n	8005e3c <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	2204      	movs	r2, #4
 8005e00:	4013      	ands	r3, r2
 8005e02:	d009      	beq.n	8005e18 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005e04:	4b10      	ldr	r3, [pc, #64]	@ (8005e48 <HAL_RCC_ClockConfig+0x188>)
 8005e06:	685b      	ldr	r3, [r3, #4]
 8005e08:	4a11      	ldr	r2, [pc, #68]	@ (8005e50 <HAL_RCC_ClockConfig+0x190>)
 8005e0a:	4013      	ands	r3, r2
 8005e0c:	0019      	movs	r1, r3
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	68da      	ldr	r2, [r3, #12]
 8005e12:	4b0d      	ldr	r3, [pc, #52]	@ (8005e48 <HAL_RCC_ClockConfig+0x188>)
 8005e14:	430a      	orrs	r2, r1
 8005e16:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005e18:	f000 f820 	bl	8005e5c <HAL_RCC_GetSysClockFreq>
 8005e1c:	0001      	movs	r1, r0
 8005e1e:	4b0a      	ldr	r3, [pc, #40]	@ (8005e48 <HAL_RCC_ClockConfig+0x188>)
 8005e20:	685b      	ldr	r3, [r3, #4]
 8005e22:	091b      	lsrs	r3, r3, #4
 8005e24:	220f      	movs	r2, #15
 8005e26:	4013      	ands	r3, r2
 8005e28:	4a0a      	ldr	r2, [pc, #40]	@ (8005e54 <HAL_RCC_ClockConfig+0x194>)
 8005e2a:	5cd3      	ldrb	r3, [r2, r3]
 8005e2c:	000a      	movs	r2, r1
 8005e2e:	40da      	lsrs	r2, r3
 8005e30:	4b09      	ldr	r3, [pc, #36]	@ (8005e58 <HAL_RCC_ClockConfig+0x198>)
 8005e32:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8005e34:	2003      	movs	r0, #3
 8005e36:	f7fe faf5 	bl	8004424 <HAL_InitTick>
  
  return HAL_OK;
 8005e3a:	2300      	movs	r3, #0
}
 8005e3c:	0018      	movs	r0, r3
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	b004      	add	sp, #16
 8005e42:	bd80      	pop	{r7, pc}
 8005e44:	40022000 	.word	0x40022000
 8005e48:	40021000 	.word	0x40021000
 8005e4c:	00001388 	.word	0x00001388
 8005e50:	fffff8ff 	.word	0xfffff8ff
 8005e54:	08008424 	.word	0x08008424
 8005e58:	20000090 	.word	0x20000090

08005e5c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b086      	sub	sp, #24
 8005e60:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005e62:	2300      	movs	r3, #0
 8005e64:	60fb      	str	r3, [r7, #12]
 8005e66:	2300      	movs	r3, #0
 8005e68:	60bb      	str	r3, [r7, #8]
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	617b      	str	r3, [r7, #20]
 8005e6e:	2300      	movs	r3, #0
 8005e70:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005e72:	2300      	movs	r3, #0
 8005e74:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8005e76:	4b20      	ldr	r3, [pc, #128]	@ (8005ef8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005e78:	685b      	ldr	r3, [r3, #4]
 8005e7a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	220c      	movs	r2, #12
 8005e80:	4013      	ands	r3, r2
 8005e82:	2b04      	cmp	r3, #4
 8005e84:	d002      	beq.n	8005e8c <HAL_RCC_GetSysClockFreq+0x30>
 8005e86:	2b08      	cmp	r3, #8
 8005e88:	d003      	beq.n	8005e92 <HAL_RCC_GetSysClockFreq+0x36>
 8005e8a:	e02c      	b.n	8005ee6 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005e8c:	4b1b      	ldr	r3, [pc, #108]	@ (8005efc <HAL_RCC_GetSysClockFreq+0xa0>)
 8005e8e:	613b      	str	r3, [r7, #16]
      break;
 8005e90:	e02c      	b.n	8005eec <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	0c9b      	lsrs	r3, r3, #18
 8005e96:	220f      	movs	r2, #15
 8005e98:	4013      	ands	r3, r2
 8005e9a:	4a19      	ldr	r2, [pc, #100]	@ (8005f00 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005e9c:	5cd3      	ldrb	r3, [r2, r3]
 8005e9e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8005ea0:	4b15      	ldr	r3, [pc, #84]	@ (8005ef8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005ea2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ea4:	220f      	movs	r2, #15
 8005ea6:	4013      	ands	r3, r2
 8005ea8:	4a16      	ldr	r2, [pc, #88]	@ (8005f04 <HAL_RCC_GetSysClockFreq+0xa8>)
 8005eaa:	5cd3      	ldrb	r3, [r2, r3]
 8005eac:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005eae:	68fa      	ldr	r2, [r7, #12]
 8005eb0:	2380      	movs	r3, #128	@ 0x80
 8005eb2:	025b      	lsls	r3, r3, #9
 8005eb4:	4013      	ands	r3, r2
 8005eb6:	d009      	beq.n	8005ecc <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005eb8:	68b9      	ldr	r1, [r7, #8]
 8005eba:	4810      	ldr	r0, [pc, #64]	@ (8005efc <HAL_RCC_GetSysClockFreq+0xa0>)
 8005ebc:	f7fa f936 	bl	800012c <__udivsi3>
 8005ec0:	0003      	movs	r3, r0
 8005ec2:	001a      	movs	r2, r3
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	4353      	muls	r3, r2
 8005ec8:	617b      	str	r3, [r7, #20]
 8005eca:	e009      	b.n	8005ee0 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005ecc:	6879      	ldr	r1, [r7, #4]
 8005ece:	000a      	movs	r2, r1
 8005ed0:	0152      	lsls	r2, r2, #5
 8005ed2:	1a52      	subs	r2, r2, r1
 8005ed4:	0193      	lsls	r3, r2, #6
 8005ed6:	1a9b      	subs	r3, r3, r2
 8005ed8:	00db      	lsls	r3, r3, #3
 8005eda:	185b      	adds	r3, r3, r1
 8005edc:	021b      	lsls	r3, r3, #8
 8005ede:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8005ee0:	697b      	ldr	r3, [r7, #20]
 8005ee2:	613b      	str	r3, [r7, #16]
      break;
 8005ee4:	e002      	b.n	8005eec <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005ee6:	4b05      	ldr	r3, [pc, #20]	@ (8005efc <HAL_RCC_GetSysClockFreq+0xa0>)
 8005ee8:	613b      	str	r3, [r7, #16]
      break;
 8005eea:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8005eec:	693b      	ldr	r3, [r7, #16]
}
 8005eee:	0018      	movs	r0, r3
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	b006      	add	sp, #24
 8005ef4:	bd80      	pop	{r7, pc}
 8005ef6:	46c0      	nop			@ (mov r8, r8)
 8005ef8:	40021000 	.word	0x40021000
 8005efc:	007a1200 	.word	0x007a1200
 8005f00:	0800843c 	.word	0x0800843c
 8005f04:	0800844c 	.word	0x0800844c

08005f08 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005f0c:	4b02      	ldr	r3, [pc, #8]	@ (8005f18 <HAL_RCC_GetHCLKFreq+0x10>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
}
 8005f10:	0018      	movs	r0, r3
 8005f12:	46bd      	mov	sp, r7
 8005f14:	bd80      	pop	{r7, pc}
 8005f16:	46c0      	nop			@ (mov r8, r8)
 8005f18:	20000090 	.word	0x20000090

08005f1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8005f20:	f7ff fff2 	bl	8005f08 <HAL_RCC_GetHCLKFreq>
 8005f24:	0001      	movs	r1, r0
 8005f26:	4b06      	ldr	r3, [pc, #24]	@ (8005f40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f28:	685b      	ldr	r3, [r3, #4]
 8005f2a:	0a1b      	lsrs	r3, r3, #8
 8005f2c:	2207      	movs	r2, #7
 8005f2e:	4013      	ands	r3, r2
 8005f30:	4a04      	ldr	r2, [pc, #16]	@ (8005f44 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005f32:	5cd3      	ldrb	r3, [r2, r3]
 8005f34:	40d9      	lsrs	r1, r3
 8005f36:	000b      	movs	r3, r1
}    
 8005f38:	0018      	movs	r0, r3
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	bd80      	pop	{r7, pc}
 8005f3e:	46c0      	nop			@ (mov r8, r8)
 8005f40:	40021000 	.word	0x40021000
 8005f44:	08008434 	.word	0x08008434

08005f48 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	b086      	sub	sp, #24
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005f50:	2300      	movs	r3, #0
 8005f52:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8005f54:	2300      	movs	r3, #0
 8005f56:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681a      	ldr	r2, [r3, #0]
 8005f5c:	2380      	movs	r3, #128	@ 0x80
 8005f5e:	025b      	lsls	r3, r3, #9
 8005f60:	4013      	ands	r3, r2
 8005f62:	d100      	bne.n	8005f66 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8005f64:	e08e      	b.n	8006084 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8005f66:	2017      	movs	r0, #23
 8005f68:	183b      	adds	r3, r7, r0
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f6e:	4b57      	ldr	r3, [pc, #348]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005f70:	69da      	ldr	r2, [r3, #28]
 8005f72:	2380      	movs	r3, #128	@ 0x80
 8005f74:	055b      	lsls	r3, r3, #21
 8005f76:	4013      	ands	r3, r2
 8005f78:	d110      	bne.n	8005f9c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005f7a:	4b54      	ldr	r3, [pc, #336]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005f7c:	69da      	ldr	r2, [r3, #28]
 8005f7e:	4b53      	ldr	r3, [pc, #332]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005f80:	2180      	movs	r1, #128	@ 0x80
 8005f82:	0549      	lsls	r1, r1, #21
 8005f84:	430a      	orrs	r2, r1
 8005f86:	61da      	str	r2, [r3, #28]
 8005f88:	4b50      	ldr	r3, [pc, #320]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005f8a:	69da      	ldr	r2, [r3, #28]
 8005f8c:	2380      	movs	r3, #128	@ 0x80
 8005f8e:	055b      	lsls	r3, r3, #21
 8005f90:	4013      	ands	r3, r2
 8005f92:	60bb      	str	r3, [r7, #8]
 8005f94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005f96:	183b      	adds	r3, r7, r0
 8005f98:	2201      	movs	r2, #1
 8005f9a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f9c:	4b4c      	ldr	r3, [pc, #304]	@ (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8005f9e:	681a      	ldr	r2, [r3, #0]
 8005fa0:	2380      	movs	r3, #128	@ 0x80
 8005fa2:	005b      	lsls	r3, r3, #1
 8005fa4:	4013      	ands	r3, r2
 8005fa6:	d11a      	bne.n	8005fde <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005fa8:	4b49      	ldr	r3, [pc, #292]	@ (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8005faa:	681a      	ldr	r2, [r3, #0]
 8005fac:	4b48      	ldr	r3, [pc, #288]	@ (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8005fae:	2180      	movs	r1, #128	@ 0x80
 8005fb0:	0049      	lsls	r1, r1, #1
 8005fb2:	430a      	orrs	r2, r1
 8005fb4:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005fb6:	f7fe fa7b 	bl	80044b0 <HAL_GetTick>
 8005fba:	0003      	movs	r3, r0
 8005fbc:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fbe:	e008      	b.n	8005fd2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005fc0:	f7fe fa76 	bl	80044b0 <HAL_GetTick>
 8005fc4:	0002      	movs	r2, r0
 8005fc6:	693b      	ldr	r3, [r7, #16]
 8005fc8:	1ad3      	subs	r3, r2, r3
 8005fca:	2b64      	cmp	r3, #100	@ 0x64
 8005fcc:	d901      	bls.n	8005fd2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8005fce:	2303      	movs	r3, #3
 8005fd0:	e077      	b.n	80060c2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fd2:	4b3f      	ldr	r3, [pc, #252]	@ (80060d0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8005fd4:	681a      	ldr	r2, [r3, #0]
 8005fd6:	2380      	movs	r3, #128	@ 0x80
 8005fd8:	005b      	lsls	r3, r3, #1
 8005fda:	4013      	ands	r3, r2
 8005fdc:	d0f0      	beq.n	8005fc0 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005fde:	4b3b      	ldr	r3, [pc, #236]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005fe0:	6a1a      	ldr	r2, [r3, #32]
 8005fe2:	23c0      	movs	r3, #192	@ 0xc0
 8005fe4:	009b      	lsls	r3, r3, #2
 8005fe6:	4013      	ands	r3, r2
 8005fe8:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d034      	beq.n	800605a <HAL_RCCEx_PeriphCLKConfig+0x112>
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	685a      	ldr	r2, [r3, #4]
 8005ff4:	23c0      	movs	r3, #192	@ 0xc0
 8005ff6:	009b      	lsls	r3, r3, #2
 8005ff8:	4013      	ands	r3, r2
 8005ffa:	68fa      	ldr	r2, [r7, #12]
 8005ffc:	429a      	cmp	r2, r3
 8005ffe:	d02c      	beq.n	800605a <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006000:	4b32      	ldr	r3, [pc, #200]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006002:	6a1b      	ldr	r3, [r3, #32]
 8006004:	4a33      	ldr	r2, [pc, #204]	@ (80060d4 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8006006:	4013      	ands	r3, r2
 8006008:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800600a:	4b30      	ldr	r3, [pc, #192]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800600c:	6a1a      	ldr	r2, [r3, #32]
 800600e:	4b2f      	ldr	r3, [pc, #188]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006010:	2180      	movs	r1, #128	@ 0x80
 8006012:	0249      	lsls	r1, r1, #9
 8006014:	430a      	orrs	r2, r1
 8006016:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006018:	4b2c      	ldr	r3, [pc, #176]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800601a:	6a1a      	ldr	r2, [r3, #32]
 800601c:	4b2b      	ldr	r3, [pc, #172]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800601e:	492e      	ldr	r1, [pc, #184]	@ (80060d8 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8006020:	400a      	ands	r2, r1
 8006022:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006024:	4b29      	ldr	r3, [pc, #164]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006026:	68fa      	ldr	r2, [r7, #12]
 8006028:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	2201      	movs	r2, #1
 800602e:	4013      	ands	r3, r2
 8006030:	d013      	beq.n	800605a <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006032:	f7fe fa3d 	bl	80044b0 <HAL_GetTick>
 8006036:	0003      	movs	r3, r0
 8006038:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800603a:	e009      	b.n	8006050 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800603c:	f7fe fa38 	bl	80044b0 <HAL_GetTick>
 8006040:	0002      	movs	r2, r0
 8006042:	693b      	ldr	r3, [r7, #16]
 8006044:	1ad3      	subs	r3, r2, r3
 8006046:	4a25      	ldr	r2, [pc, #148]	@ (80060dc <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8006048:	4293      	cmp	r3, r2
 800604a:	d901      	bls.n	8006050 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 800604c:	2303      	movs	r3, #3
 800604e:	e038      	b.n	80060c2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006050:	4b1e      	ldr	r3, [pc, #120]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006052:	6a1b      	ldr	r3, [r3, #32]
 8006054:	2202      	movs	r2, #2
 8006056:	4013      	ands	r3, r2
 8006058:	d0f0      	beq.n	800603c <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800605a:	4b1c      	ldr	r3, [pc, #112]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800605c:	6a1b      	ldr	r3, [r3, #32]
 800605e:	4a1d      	ldr	r2, [pc, #116]	@ (80060d4 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8006060:	4013      	ands	r3, r2
 8006062:	0019      	movs	r1, r3
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	685a      	ldr	r2, [r3, #4]
 8006068:	4b18      	ldr	r3, [pc, #96]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800606a:	430a      	orrs	r2, r1
 800606c:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800606e:	2317      	movs	r3, #23
 8006070:	18fb      	adds	r3, r7, r3
 8006072:	781b      	ldrb	r3, [r3, #0]
 8006074:	2b01      	cmp	r3, #1
 8006076:	d105      	bne.n	8006084 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006078:	4b14      	ldr	r3, [pc, #80]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800607a:	69da      	ldr	r2, [r3, #28]
 800607c:	4b13      	ldr	r3, [pc, #76]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800607e:	4918      	ldr	r1, [pc, #96]	@ (80060e0 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8006080:	400a      	ands	r2, r1
 8006082:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	2201      	movs	r2, #1
 800608a:	4013      	ands	r3, r2
 800608c:	d009      	beq.n	80060a2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800608e:	4b0f      	ldr	r3, [pc, #60]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8006090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006092:	2203      	movs	r2, #3
 8006094:	4393      	bics	r3, r2
 8006096:	0019      	movs	r1, r3
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	689a      	ldr	r2, [r3, #8]
 800609c:	4b0b      	ldr	r3, [pc, #44]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800609e:	430a      	orrs	r2, r1
 80060a0:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	2220      	movs	r2, #32
 80060a8:	4013      	ands	r3, r2
 80060aa:	d009      	beq.n	80060c0 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80060ac:	4b07      	ldr	r3, [pc, #28]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80060ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060b0:	2210      	movs	r2, #16
 80060b2:	4393      	bics	r3, r2
 80060b4:	0019      	movs	r1, r3
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	68da      	ldr	r2, [r3, #12]
 80060ba:	4b04      	ldr	r3, [pc, #16]	@ (80060cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80060bc:	430a      	orrs	r2, r1
 80060be:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80060c0:	2300      	movs	r3, #0
}
 80060c2:	0018      	movs	r0, r3
 80060c4:	46bd      	mov	sp, r7
 80060c6:	b006      	add	sp, #24
 80060c8:	bd80      	pop	{r7, pc}
 80060ca:	46c0      	nop			@ (mov r8, r8)
 80060cc:	40021000 	.word	0x40021000
 80060d0:	40007000 	.word	0x40007000
 80060d4:	fffffcff 	.word	0xfffffcff
 80060d8:	fffeffff 	.word	0xfffeffff
 80060dc:	00001388 	.word	0x00001388
 80060e0:	efffffff 	.word	0xefffffff

080060e4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b082      	sub	sp, #8
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d101      	bne.n	80060f6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80060f2:	2301      	movs	r3, #1
 80060f4:	e042      	b.n	800617c <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	223d      	movs	r2, #61	@ 0x3d
 80060fa:	5c9b      	ldrb	r3, [r3, r2]
 80060fc:	b2db      	uxtb	r3, r3
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d107      	bne.n	8006112 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	223c      	movs	r2, #60	@ 0x3c
 8006106:	2100      	movs	r1, #0
 8006108:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	0018      	movs	r0, r3
 800610e:	f7fe f827 	bl	8004160 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	223d      	movs	r2, #61	@ 0x3d
 8006116:	2102      	movs	r1, #2
 8006118:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681a      	ldr	r2, [r3, #0]
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	3304      	adds	r3, #4
 8006122:	0019      	movs	r1, r3
 8006124:	0010      	movs	r0, r2
 8006126:	f000 f9a5 	bl	8006474 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2246      	movs	r2, #70	@ 0x46
 800612e:	2101      	movs	r1, #1
 8006130:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	223e      	movs	r2, #62	@ 0x3e
 8006136:	2101      	movs	r1, #1
 8006138:	5499      	strb	r1, [r3, r2]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	223f      	movs	r2, #63	@ 0x3f
 800613e:	2101      	movs	r1, #1
 8006140:	5499      	strb	r1, [r3, r2]
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2240      	movs	r2, #64	@ 0x40
 8006146:	2101      	movs	r1, #1
 8006148:	5499      	strb	r1, [r3, r2]
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2241      	movs	r2, #65	@ 0x41
 800614e:	2101      	movs	r1, #1
 8006150:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2242      	movs	r2, #66	@ 0x42
 8006156:	2101      	movs	r1, #1
 8006158:	5499      	strb	r1, [r3, r2]
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2243      	movs	r2, #67	@ 0x43
 800615e:	2101      	movs	r1, #1
 8006160:	5499      	strb	r1, [r3, r2]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2244      	movs	r2, #68	@ 0x44
 8006166:	2101      	movs	r1, #1
 8006168:	5499      	strb	r1, [r3, r2]
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2245      	movs	r2, #69	@ 0x45
 800616e:	2101      	movs	r1, #1
 8006170:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	223d      	movs	r2, #61	@ 0x3d
 8006176:	2101      	movs	r1, #1
 8006178:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800617a:	2300      	movs	r3, #0
}
 800617c:	0018      	movs	r0, r3
 800617e:	46bd      	mov	sp, r7
 8006180:	b002      	add	sp, #8
 8006182:	bd80      	pop	{r7, pc}

08006184 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b084      	sub	sp, #16
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
 800618c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d108      	bne.n	80061a6 <HAL_TIM_PWM_Start+0x22>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	223e      	movs	r2, #62	@ 0x3e
 8006198:	5c9b      	ldrb	r3, [r3, r2]
 800619a:	b2db      	uxtb	r3, r3
 800619c:	3b01      	subs	r3, #1
 800619e:	1e5a      	subs	r2, r3, #1
 80061a0:	4193      	sbcs	r3, r2
 80061a2:	b2db      	uxtb	r3, r3
 80061a4:	e01f      	b.n	80061e6 <HAL_TIM_PWM_Start+0x62>
 80061a6:	683b      	ldr	r3, [r7, #0]
 80061a8:	2b04      	cmp	r3, #4
 80061aa:	d108      	bne.n	80061be <HAL_TIM_PWM_Start+0x3a>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	223f      	movs	r2, #63	@ 0x3f
 80061b0:	5c9b      	ldrb	r3, [r3, r2]
 80061b2:	b2db      	uxtb	r3, r3
 80061b4:	3b01      	subs	r3, #1
 80061b6:	1e5a      	subs	r2, r3, #1
 80061b8:	4193      	sbcs	r3, r2
 80061ba:	b2db      	uxtb	r3, r3
 80061bc:	e013      	b.n	80061e6 <HAL_TIM_PWM_Start+0x62>
 80061be:	683b      	ldr	r3, [r7, #0]
 80061c0:	2b08      	cmp	r3, #8
 80061c2:	d108      	bne.n	80061d6 <HAL_TIM_PWM_Start+0x52>
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2240      	movs	r2, #64	@ 0x40
 80061c8:	5c9b      	ldrb	r3, [r3, r2]
 80061ca:	b2db      	uxtb	r3, r3
 80061cc:	3b01      	subs	r3, #1
 80061ce:	1e5a      	subs	r2, r3, #1
 80061d0:	4193      	sbcs	r3, r2
 80061d2:	b2db      	uxtb	r3, r3
 80061d4:	e007      	b.n	80061e6 <HAL_TIM_PWM_Start+0x62>
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2241      	movs	r2, #65	@ 0x41
 80061da:	5c9b      	ldrb	r3, [r3, r2]
 80061dc:	b2db      	uxtb	r3, r3
 80061de:	3b01      	subs	r3, #1
 80061e0:	1e5a      	subs	r2, r3, #1
 80061e2:	4193      	sbcs	r3, r2
 80061e4:	b2db      	uxtb	r3, r3
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d001      	beq.n	80061ee <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 80061ea:	2301      	movs	r3, #1
 80061ec:	e06e      	b.n	80062cc <HAL_TIM_PWM_Start+0x148>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d104      	bne.n	80061fe <HAL_TIM_PWM_Start+0x7a>
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	223e      	movs	r2, #62	@ 0x3e
 80061f8:	2102      	movs	r1, #2
 80061fa:	5499      	strb	r1, [r3, r2]
 80061fc:	e013      	b.n	8006226 <HAL_TIM_PWM_Start+0xa2>
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	2b04      	cmp	r3, #4
 8006202:	d104      	bne.n	800620e <HAL_TIM_PWM_Start+0x8a>
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	223f      	movs	r2, #63	@ 0x3f
 8006208:	2102      	movs	r1, #2
 800620a:	5499      	strb	r1, [r3, r2]
 800620c:	e00b      	b.n	8006226 <HAL_TIM_PWM_Start+0xa2>
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	2b08      	cmp	r3, #8
 8006212:	d104      	bne.n	800621e <HAL_TIM_PWM_Start+0x9a>
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2240      	movs	r2, #64	@ 0x40
 8006218:	2102      	movs	r1, #2
 800621a:	5499      	strb	r1, [r3, r2]
 800621c:	e003      	b.n	8006226 <HAL_TIM_PWM_Start+0xa2>
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	2241      	movs	r2, #65	@ 0x41
 8006222:	2102      	movs	r1, #2
 8006224:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	6839      	ldr	r1, [r7, #0]
 800622c:	2201      	movs	r2, #1
 800622e:	0018      	movs	r0, r3
 8006230:	f000 fba0 	bl	8006974 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	4a26      	ldr	r2, [pc, #152]	@ (80062d4 <HAL_TIM_PWM_Start+0x150>)
 800623a:	4293      	cmp	r3, r2
 800623c:	d00e      	beq.n	800625c <HAL_TIM_PWM_Start+0xd8>
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	4a25      	ldr	r2, [pc, #148]	@ (80062d8 <HAL_TIM_PWM_Start+0x154>)
 8006244:	4293      	cmp	r3, r2
 8006246:	d009      	beq.n	800625c <HAL_TIM_PWM_Start+0xd8>
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	4a23      	ldr	r2, [pc, #140]	@ (80062dc <HAL_TIM_PWM_Start+0x158>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d004      	beq.n	800625c <HAL_TIM_PWM_Start+0xd8>
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	4a22      	ldr	r2, [pc, #136]	@ (80062e0 <HAL_TIM_PWM_Start+0x15c>)
 8006258:	4293      	cmp	r3, r2
 800625a:	d101      	bne.n	8006260 <HAL_TIM_PWM_Start+0xdc>
 800625c:	2301      	movs	r3, #1
 800625e:	e000      	b.n	8006262 <HAL_TIM_PWM_Start+0xde>
 8006260:	2300      	movs	r3, #0
 8006262:	2b00      	cmp	r3, #0
 8006264:	d008      	beq.n	8006278 <HAL_TIM_PWM_Start+0xf4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	2180      	movs	r1, #128	@ 0x80
 8006272:	0209      	lsls	r1, r1, #8
 8006274:	430a      	orrs	r2, r1
 8006276:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	4a15      	ldr	r2, [pc, #84]	@ (80062d4 <HAL_TIM_PWM_Start+0x150>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d009      	beq.n	8006296 <HAL_TIM_PWM_Start+0x112>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	4a17      	ldr	r2, [pc, #92]	@ (80062e4 <HAL_TIM_PWM_Start+0x160>)
 8006288:	4293      	cmp	r3, r2
 800628a:	d004      	beq.n	8006296 <HAL_TIM_PWM_Start+0x112>
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4a11      	ldr	r2, [pc, #68]	@ (80062d8 <HAL_TIM_PWM_Start+0x154>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d111      	bne.n	80062ba <HAL_TIM_PWM_Start+0x136>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	689b      	ldr	r3, [r3, #8]
 800629c:	2207      	movs	r2, #7
 800629e:	4013      	ands	r3, r2
 80062a0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	2b06      	cmp	r3, #6
 80062a6:	d010      	beq.n	80062ca <HAL_TIM_PWM_Start+0x146>
    {
      __HAL_TIM_ENABLE(htim);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	681a      	ldr	r2, [r3, #0]
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	2101      	movs	r1, #1
 80062b4:	430a      	orrs	r2, r1
 80062b6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062b8:	e007      	b.n	80062ca <HAL_TIM_PWM_Start+0x146>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	681a      	ldr	r2, [r3, #0]
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	2101      	movs	r1, #1
 80062c6:	430a      	orrs	r2, r1
 80062c8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80062ca:	2300      	movs	r3, #0
}
 80062cc:	0018      	movs	r0, r3
 80062ce:	46bd      	mov	sp, r7
 80062d0:	b004      	add	sp, #16
 80062d2:	bd80      	pop	{r7, pc}
 80062d4:	40012c00 	.word	0x40012c00
 80062d8:	40014000 	.word	0x40014000
 80062dc:	40014400 	.word	0x40014400
 80062e0:	40014800 	.word	0x40014800
 80062e4:	40000400 	.word	0x40000400

080062e8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b086      	sub	sp, #24
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	60f8      	str	r0, [r7, #12]
 80062f0:	60b9      	str	r1, [r7, #8]
 80062f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80062f4:	2317      	movs	r3, #23
 80062f6:	18fb      	adds	r3, r7, r3
 80062f8:	2200      	movs	r2, #0
 80062fa:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	223c      	movs	r2, #60	@ 0x3c
 8006300:	5c9b      	ldrb	r3, [r3, r2]
 8006302:	2b01      	cmp	r3, #1
 8006304:	d101      	bne.n	800630a <HAL_TIM_PWM_ConfigChannel+0x22>
 8006306:	2302      	movs	r3, #2
 8006308:	e0ad      	b.n	8006466 <HAL_TIM_PWM_ConfigChannel+0x17e>
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	223c      	movs	r2, #60	@ 0x3c
 800630e:	2101      	movs	r1, #1
 8006310:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2b0c      	cmp	r3, #12
 8006316:	d100      	bne.n	800631a <HAL_TIM_PWM_ConfigChannel+0x32>
 8006318:	e076      	b.n	8006408 <HAL_TIM_PWM_ConfigChannel+0x120>
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2b0c      	cmp	r3, #12
 800631e:	d900      	bls.n	8006322 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8006320:	e095      	b.n	800644e <HAL_TIM_PWM_ConfigChannel+0x166>
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2b08      	cmp	r3, #8
 8006326:	d04e      	beq.n	80063c6 <HAL_TIM_PWM_ConfigChannel+0xde>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2b08      	cmp	r3, #8
 800632c:	d900      	bls.n	8006330 <HAL_TIM_PWM_ConfigChannel+0x48>
 800632e:	e08e      	b.n	800644e <HAL_TIM_PWM_ConfigChannel+0x166>
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d003      	beq.n	800633e <HAL_TIM_PWM_ConfigChannel+0x56>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2b04      	cmp	r3, #4
 800633a:	d021      	beq.n	8006380 <HAL_TIM_PWM_ConfigChannel+0x98>
 800633c:	e087      	b.n	800644e <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	68ba      	ldr	r2, [r7, #8]
 8006344:	0011      	movs	r1, r2
 8006346:	0018      	movs	r0, r3
 8006348:	f000 f918 	bl	800657c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	699a      	ldr	r2, [r3, #24]
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	2108      	movs	r1, #8
 8006358:	430a      	orrs	r2, r1
 800635a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	699a      	ldr	r2, [r3, #24]
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	2104      	movs	r1, #4
 8006368:	438a      	bics	r2, r1
 800636a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	6999      	ldr	r1, [r3, #24]
 8006372:	68bb      	ldr	r3, [r7, #8]
 8006374:	691a      	ldr	r2, [r3, #16]
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	430a      	orrs	r2, r1
 800637c:	619a      	str	r2, [r3, #24]
      break;
 800637e:	e06b      	b.n	8006458 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	68ba      	ldr	r2, [r7, #8]
 8006386:	0011      	movs	r1, r2
 8006388:	0018      	movs	r0, r3
 800638a:	f000 f97f 	bl	800668c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	699a      	ldr	r2, [r3, #24]
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	2180      	movs	r1, #128	@ 0x80
 800639a:	0109      	lsls	r1, r1, #4
 800639c:	430a      	orrs	r2, r1
 800639e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	699a      	ldr	r2, [r3, #24]
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	4931      	ldr	r1, [pc, #196]	@ (8006470 <HAL_TIM_PWM_ConfigChannel+0x188>)
 80063ac:	400a      	ands	r2, r1
 80063ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	6999      	ldr	r1, [r3, #24]
 80063b6:	68bb      	ldr	r3, [r7, #8]
 80063b8:	691b      	ldr	r3, [r3, #16]
 80063ba:	021a      	lsls	r2, r3, #8
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	430a      	orrs	r2, r1
 80063c2:	619a      	str	r2, [r3, #24]
      break;
 80063c4:	e048      	b.n	8006458 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	68ba      	ldr	r2, [r7, #8]
 80063cc:	0011      	movs	r1, r2
 80063ce:	0018      	movs	r0, r3
 80063d0:	f000 f9e0 	bl	8006794 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	69da      	ldr	r2, [r3, #28]
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	2108      	movs	r1, #8
 80063e0:	430a      	orrs	r2, r1
 80063e2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	69da      	ldr	r2, [r3, #28]
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	2104      	movs	r1, #4
 80063f0:	438a      	bics	r2, r1
 80063f2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	69d9      	ldr	r1, [r3, #28]
 80063fa:	68bb      	ldr	r3, [r7, #8]
 80063fc:	691a      	ldr	r2, [r3, #16]
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	430a      	orrs	r2, r1
 8006404:	61da      	str	r2, [r3, #28]
      break;
 8006406:	e027      	b.n	8006458 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	68ba      	ldr	r2, [r7, #8]
 800640e:	0011      	movs	r1, r2
 8006410:	0018      	movs	r0, r3
 8006412:	f000 fa45 	bl	80068a0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	69da      	ldr	r2, [r3, #28]
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	2180      	movs	r1, #128	@ 0x80
 8006422:	0109      	lsls	r1, r1, #4
 8006424:	430a      	orrs	r2, r1
 8006426:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	69da      	ldr	r2, [r3, #28]
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	490f      	ldr	r1, [pc, #60]	@ (8006470 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8006434:	400a      	ands	r2, r1
 8006436:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	69d9      	ldr	r1, [r3, #28]
 800643e:	68bb      	ldr	r3, [r7, #8]
 8006440:	691b      	ldr	r3, [r3, #16]
 8006442:	021a      	lsls	r2, r3, #8
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	430a      	orrs	r2, r1
 800644a:	61da      	str	r2, [r3, #28]
      break;
 800644c:	e004      	b.n	8006458 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 800644e:	2317      	movs	r3, #23
 8006450:	18fb      	adds	r3, r7, r3
 8006452:	2201      	movs	r2, #1
 8006454:	701a      	strb	r2, [r3, #0]
      break;
 8006456:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	223c      	movs	r2, #60	@ 0x3c
 800645c:	2100      	movs	r1, #0
 800645e:	5499      	strb	r1, [r3, r2]

  return status;
 8006460:	2317      	movs	r3, #23
 8006462:	18fb      	adds	r3, r7, r3
 8006464:	781b      	ldrb	r3, [r3, #0]
}
 8006466:	0018      	movs	r0, r3
 8006468:	46bd      	mov	sp, r7
 800646a:	b006      	add	sp, #24
 800646c:	bd80      	pop	{r7, pc}
 800646e:	46c0      	nop			@ (mov r8, r8)
 8006470:	fffffbff 	.word	0xfffffbff

08006474 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006474:	b580      	push	{r7, lr}
 8006476:	b084      	sub	sp, #16
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
 800647c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	4a36      	ldr	r2, [pc, #216]	@ (8006560 <TIM_Base_SetConfig+0xec>)
 8006488:	4293      	cmp	r3, r2
 800648a:	d003      	beq.n	8006494 <TIM_Base_SetConfig+0x20>
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	4a35      	ldr	r2, [pc, #212]	@ (8006564 <TIM_Base_SetConfig+0xf0>)
 8006490:	4293      	cmp	r3, r2
 8006492:	d108      	bne.n	80064a6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	2270      	movs	r2, #112	@ 0x70
 8006498:	4393      	bics	r3, r2
 800649a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	685b      	ldr	r3, [r3, #4]
 80064a0:	68fa      	ldr	r2, [r7, #12]
 80064a2:	4313      	orrs	r3, r2
 80064a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	4a2d      	ldr	r2, [pc, #180]	@ (8006560 <TIM_Base_SetConfig+0xec>)
 80064aa:	4293      	cmp	r3, r2
 80064ac:	d013      	beq.n	80064d6 <TIM_Base_SetConfig+0x62>
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	4a2c      	ldr	r2, [pc, #176]	@ (8006564 <TIM_Base_SetConfig+0xf0>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d00f      	beq.n	80064d6 <TIM_Base_SetConfig+0x62>
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	4a2b      	ldr	r2, [pc, #172]	@ (8006568 <TIM_Base_SetConfig+0xf4>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d00b      	beq.n	80064d6 <TIM_Base_SetConfig+0x62>
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	4a2a      	ldr	r2, [pc, #168]	@ (800656c <TIM_Base_SetConfig+0xf8>)
 80064c2:	4293      	cmp	r3, r2
 80064c4:	d007      	beq.n	80064d6 <TIM_Base_SetConfig+0x62>
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	4a29      	ldr	r2, [pc, #164]	@ (8006570 <TIM_Base_SetConfig+0xfc>)
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d003      	beq.n	80064d6 <TIM_Base_SetConfig+0x62>
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	4a28      	ldr	r2, [pc, #160]	@ (8006574 <TIM_Base_SetConfig+0x100>)
 80064d2:	4293      	cmp	r3, r2
 80064d4:	d108      	bne.n	80064e8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	4a27      	ldr	r2, [pc, #156]	@ (8006578 <TIM_Base_SetConfig+0x104>)
 80064da:	4013      	ands	r3, r2
 80064dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	68db      	ldr	r3, [r3, #12]
 80064e2:	68fa      	ldr	r2, [r7, #12]
 80064e4:	4313      	orrs	r3, r2
 80064e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	2280      	movs	r2, #128	@ 0x80
 80064ec:	4393      	bics	r3, r2
 80064ee:	001a      	movs	r2, r3
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	695b      	ldr	r3, [r3, #20]
 80064f4:	4313      	orrs	r3, r2
 80064f6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	68fa      	ldr	r2, [r7, #12]
 80064fc:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	689a      	ldr	r2, [r3, #8]
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	681a      	ldr	r2, [r3, #0]
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	4a13      	ldr	r2, [pc, #76]	@ (8006560 <TIM_Base_SetConfig+0xec>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d00b      	beq.n	800652e <TIM_Base_SetConfig+0xba>
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	4a14      	ldr	r2, [pc, #80]	@ (800656c <TIM_Base_SetConfig+0xf8>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d007      	beq.n	800652e <TIM_Base_SetConfig+0xba>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	4a13      	ldr	r2, [pc, #76]	@ (8006570 <TIM_Base_SetConfig+0xfc>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d003      	beq.n	800652e <TIM_Base_SetConfig+0xba>
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	4a12      	ldr	r2, [pc, #72]	@ (8006574 <TIM_Base_SetConfig+0x100>)
 800652a:	4293      	cmp	r3, r2
 800652c:	d103      	bne.n	8006536 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	691a      	ldr	r2, [r3, #16]
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2201      	movs	r2, #1
 800653a:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	691b      	ldr	r3, [r3, #16]
 8006540:	2201      	movs	r2, #1
 8006542:	4013      	ands	r3, r2
 8006544:	2b01      	cmp	r3, #1
 8006546:	d106      	bne.n	8006556 <TIM_Base_SetConfig+0xe2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	691b      	ldr	r3, [r3, #16]
 800654c:	2201      	movs	r2, #1
 800654e:	4393      	bics	r3, r2
 8006550:	001a      	movs	r2, r3
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	611a      	str	r2, [r3, #16]
  }
}
 8006556:	46c0      	nop			@ (mov r8, r8)
 8006558:	46bd      	mov	sp, r7
 800655a:	b004      	add	sp, #16
 800655c:	bd80      	pop	{r7, pc}
 800655e:	46c0      	nop			@ (mov r8, r8)
 8006560:	40012c00 	.word	0x40012c00
 8006564:	40000400 	.word	0x40000400
 8006568:	40002000 	.word	0x40002000
 800656c:	40014000 	.word	0x40014000
 8006570:	40014400 	.word	0x40014400
 8006574:	40014800 	.word	0x40014800
 8006578:	fffffcff 	.word	0xfffffcff

0800657c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800657c:	b580      	push	{r7, lr}
 800657e:	b086      	sub	sp, #24
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
 8006584:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6a1b      	ldr	r3, [r3, #32]
 800658a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	6a1b      	ldr	r3, [r3, #32]
 8006590:	2201      	movs	r2, #1
 8006592:	4393      	bics	r3, r2
 8006594:	001a      	movs	r2, r3
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	685b      	ldr	r3, [r3, #4]
 800659e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	699b      	ldr	r3, [r3, #24]
 80065a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	2270      	movs	r2, #112	@ 0x70
 80065aa:	4393      	bics	r3, r2
 80065ac:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	2203      	movs	r2, #3
 80065b2:	4393      	bics	r3, r2
 80065b4:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	68fa      	ldr	r2, [r7, #12]
 80065bc:	4313      	orrs	r3, r2
 80065be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80065c0:	697b      	ldr	r3, [r7, #20]
 80065c2:	2202      	movs	r2, #2
 80065c4:	4393      	bics	r3, r2
 80065c6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80065c8:	683b      	ldr	r3, [r7, #0]
 80065ca:	689b      	ldr	r3, [r3, #8]
 80065cc:	697a      	ldr	r2, [r7, #20]
 80065ce:	4313      	orrs	r3, r2
 80065d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	4a27      	ldr	r2, [pc, #156]	@ (8006674 <TIM_OC1_SetConfig+0xf8>)
 80065d6:	4293      	cmp	r3, r2
 80065d8:	d00b      	beq.n	80065f2 <TIM_OC1_SetConfig+0x76>
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	4a26      	ldr	r2, [pc, #152]	@ (8006678 <TIM_OC1_SetConfig+0xfc>)
 80065de:	4293      	cmp	r3, r2
 80065e0:	d007      	beq.n	80065f2 <TIM_OC1_SetConfig+0x76>
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	4a25      	ldr	r2, [pc, #148]	@ (800667c <TIM_OC1_SetConfig+0x100>)
 80065e6:	4293      	cmp	r3, r2
 80065e8:	d003      	beq.n	80065f2 <TIM_OC1_SetConfig+0x76>
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	4a24      	ldr	r2, [pc, #144]	@ (8006680 <TIM_OC1_SetConfig+0x104>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d10c      	bne.n	800660c <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80065f2:	697b      	ldr	r3, [r7, #20]
 80065f4:	2208      	movs	r2, #8
 80065f6:	4393      	bics	r3, r2
 80065f8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	68db      	ldr	r3, [r3, #12]
 80065fe:	697a      	ldr	r2, [r7, #20]
 8006600:	4313      	orrs	r3, r2
 8006602:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006604:	697b      	ldr	r3, [r7, #20]
 8006606:	2204      	movs	r2, #4
 8006608:	4393      	bics	r3, r2
 800660a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	4a19      	ldr	r2, [pc, #100]	@ (8006674 <TIM_OC1_SetConfig+0xf8>)
 8006610:	4293      	cmp	r3, r2
 8006612:	d00b      	beq.n	800662c <TIM_OC1_SetConfig+0xb0>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	4a18      	ldr	r2, [pc, #96]	@ (8006678 <TIM_OC1_SetConfig+0xfc>)
 8006618:	4293      	cmp	r3, r2
 800661a:	d007      	beq.n	800662c <TIM_OC1_SetConfig+0xb0>
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	4a17      	ldr	r2, [pc, #92]	@ (800667c <TIM_OC1_SetConfig+0x100>)
 8006620:	4293      	cmp	r3, r2
 8006622:	d003      	beq.n	800662c <TIM_OC1_SetConfig+0xb0>
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	4a16      	ldr	r2, [pc, #88]	@ (8006680 <TIM_OC1_SetConfig+0x104>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d111      	bne.n	8006650 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800662c:	693b      	ldr	r3, [r7, #16]
 800662e:	4a15      	ldr	r2, [pc, #84]	@ (8006684 <TIM_OC1_SetConfig+0x108>)
 8006630:	4013      	ands	r3, r2
 8006632:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006634:	693b      	ldr	r3, [r7, #16]
 8006636:	4a14      	ldr	r2, [pc, #80]	@ (8006688 <TIM_OC1_SetConfig+0x10c>)
 8006638:	4013      	ands	r3, r2
 800663a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	695b      	ldr	r3, [r3, #20]
 8006640:	693a      	ldr	r2, [r7, #16]
 8006642:	4313      	orrs	r3, r2
 8006644:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	699b      	ldr	r3, [r3, #24]
 800664a:	693a      	ldr	r2, [r7, #16]
 800664c:	4313      	orrs	r3, r2
 800664e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	693a      	ldr	r2, [r7, #16]
 8006654:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	68fa      	ldr	r2, [r7, #12]
 800665a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	685a      	ldr	r2, [r3, #4]
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	697a      	ldr	r2, [r7, #20]
 8006668:	621a      	str	r2, [r3, #32]
}
 800666a:	46c0      	nop			@ (mov r8, r8)
 800666c:	46bd      	mov	sp, r7
 800666e:	b006      	add	sp, #24
 8006670:	bd80      	pop	{r7, pc}
 8006672:	46c0      	nop			@ (mov r8, r8)
 8006674:	40012c00 	.word	0x40012c00
 8006678:	40014000 	.word	0x40014000
 800667c:	40014400 	.word	0x40014400
 8006680:	40014800 	.word	0x40014800
 8006684:	fffffeff 	.word	0xfffffeff
 8006688:	fffffdff 	.word	0xfffffdff

0800668c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b086      	sub	sp, #24
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
 8006694:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6a1b      	ldr	r3, [r3, #32]
 800669a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6a1b      	ldr	r3, [r3, #32]
 80066a0:	2210      	movs	r2, #16
 80066a2:	4393      	bics	r3, r2
 80066a4:	001a      	movs	r2, r3
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	685b      	ldr	r3, [r3, #4]
 80066ae:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	699b      	ldr	r3, [r3, #24]
 80066b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	4a2e      	ldr	r2, [pc, #184]	@ (8006774 <TIM_OC2_SetConfig+0xe8>)
 80066ba:	4013      	ands	r3, r2
 80066bc:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	4a2d      	ldr	r2, [pc, #180]	@ (8006778 <TIM_OC2_SetConfig+0xec>)
 80066c2:	4013      	ands	r3, r2
 80066c4:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	021b      	lsls	r3, r3, #8
 80066cc:	68fa      	ldr	r2, [r7, #12]
 80066ce:	4313      	orrs	r3, r2
 80066d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80066d2:	697b      	ldr	r3, [r7, #20]
 80066d4:	2220      	movs	r2, #32
 80066d6:	4393      	bics	r3, r2
 80066d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	689b      	ldr	r3, [r3, #8]
 80066de:	011b      	lsls	r3, r3, #4
 80066e0:	697a      	ldr	r2, [r7, #20]
 80066e2:	4313      	orrs	r3, r2
 80066e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	4a24      	ldr	r2, [pc, #144]	@ (800677c <TIM_OC2_SetConfig+0xf0>)
 80066ea:	4293      	cmp	r3, r2
 80066ec:	d10d      	bne.n	800670a <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80066ee:	697b      	ldr	r3, [r7, #20]
 80066f0:	2280      	movs	r2, #128	@ 0x80
 80066f2:	4393      	bics	r3, r2
 80066f4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80066f6:	683b      	ldr	r3, [r7, #0]
 80066f8:	68db      	ldr	r3, [r3, #12]
 80066fa:	011b      	lsls	r3, r3, #4
 80066fc:	697a      	ldr	r2, [r7, #20]
 80066fe:	4313      	orrs	r3, r2
 8006700:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006702:	697b      	ldr	r3, [r7, #20]
 8006704:	2240      	movs	r2, #64	@ 0x40
 8006706:	4393      	bics	r3, r2
 8006708:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	4a1b      	ldr	r2, [pc, #108]	@ (800677c <TIM_OC2_SetConfig+0xf0>)
 800670e:	4293      	cmp	r3, r2
 8006710:	d00b      	beq.n	800672a <TIM_OC2_SetConfig+0x9e>
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	4a1a      	ldr	r2, [pc, #104]	@ (8006780 <TIM_OC2_SetConfig+0xf4>)
 8006716:	4293      	cmp	r3, r2
 8006718:	d007      	beq.n	800672a <TIM_OC2_SetConfig+0x9e>
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	4a19      	ldr	r2, [pc, #100]	@ (8006784 <TIM_OC2_SetConfig+0xf8>)
 800671e:	4293      	cmp	r3, r2
 8006720:	d003      	beq.n	800672a <TIM_OC2_SetConfig+0x9e>
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	4a18      	ldr	r2, [pc, #96]	@ (8006788 <TIM_OC2_SetConfig+0xfc>)
 8006726:	4293      	cmp	r3, r2
 8006728:	d113      	bne.n	8006752 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800672a:	693b      	ldr	r3, [r7, #16]
 800672c:	4a17      	ldr	r2, [pc, #92]	@ (800678c <TIM_OC2_SetConfig+0x100>)
 800672e:	4013      	ands	r3, r2
 8006730:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006732:	693b      	ldr	r3, [r7, #16]
 8006734:	4a16      	ldr	r2, [pc, #88]	@ (8006790 <TIM_OC2_SetConfig+0x104>)
 8006736:	4013      	ands	r3, r2
 8006738:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	695b      	ldr	r3, [r3, #20]
 800673e:	009b      	lsls	r3, r3, #2
 8006740:	693a      	ldr	r2, [r7, #16]
 8006742:	4313      	orrs	r3, r2
 8006744:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	699b      	ldr	r3, [r3, #24]
 800674a:	009b      	lsls	r3, r3, #2
 800674c:	693a      	ldr	r2, [r7, #16]
 800674e:	4313      	orrs	r3, r2
 8006750:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	693a      	ldr	r2, [r7, #16]
 8006756:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	68fa      	ldr	r2, [r7, #12]
 800675c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800675e:	683b      	ldr	r3, [r7, #0]
 8006760:	685a      	ldr	r2, [r3, #4]
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	697a      	ldr	r2, [r7, #20]
 800676a:	621a      	str	r2, [r3, #32]
}
 800676c:	46c0      	nop			@ (mov r8, r8)
 800676e:	46bd      	mov	sp, r7
 8006770:	b006      	add	sp, #24
 8006772:	bd80      	pop	{r7, pc}
 8006774:	ffff8fff 	.word	0xffff8fff
 8006778:	fffffcff 	.word	0xfffffcff
 800677c:	40012c00 	.word	0x40012c00
 8006780:	40014000 	.word	0x40014000
 8006784:	40014400 	.word	0x40014400
 8006788:	40014800 	.word	0x40014800
 800678c:	fffffbff 	.word	0xfffffbff
 8006790:	fffff7ff 	.word	0xfffff7ff

08006794 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006794:	b580      	push	{r7, lr}
 8006796:	b086      	sub	sp, #24
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
 800679c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6a1b      	ldr	r3, [r3, #32]
 80067a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6a1b      	ldr	r3, [r3, #32]
 80067a8:	4a33      	ldr	r2, [pc, #204]	@ (8006878 <TIM_OC3_SetConfig+0xe4>)
 80067aa:	401a      	ands	r2, r3
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	685b      	ldr	r3, [r3, #4]
 80067b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	69db      	ldr	r3, [r3, #28]
 80067ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	2270      	movs	r2, #112	@ 0x70
 80067c0:	4393      	bics	r3, r2
 80067c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	2203      	movs	r2, #3
 80067c8:	4393      	bics	r3, r2
 80067ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	68fa      	ldr	r2, [r7, #12]
 80067d2:	4313      	orrs	r3, r2
 80067d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80067d6:	697b      	ldr	r3, [r7, #20]
 80067d8:	4a28      	ldr	r2, [pc, #160]	@ (800687c <TIM_OC3_SetConfig+0xe8>)
 80067da:	4013      	ands	r3, r2
 80067dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80067de:	683b      	ldr	r3, [r7, #0]
 80067e0:	689b      	ldr	r3, [r3, #8]
 80067e2:	021b      	lsls	r3, r3, #8
 80067e4:	697a      	ldr	r2, [r7, #20]
 80067e6:	4313      	orrs	r3, r2
 80067e8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	4a24      	ldr	r2, [pc, #144]	@ (8006880 <TIM_OC3_SetConfig+0xec>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d10d      	bne.n	800680e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80067f2:	697b      	ldr	r3, [r7, #20]
 80067f4:	4a23      	ldr	r2, [pc, #140]	@ (8006884 <TIM_OC3_SetConfig+0xf0>)
 80067f6:	4013      	ands	r3, r2
 80067f8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	68db      	ldr	r3, [r3, #12]
 80067fe:	021b      	lsls	r3, r3, #8
 8006800:	697a      	ldr	r2, [r7, #20]
 8006802:	4313      	orrs	r3, r2
 8006804:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006806:	697b      	ldr	r3, [r7, #20]
 8006808:	4a1f      	ldr	r2, [pc, #124]	@ (8006888 <TIM_OC3_SetConfig+0xf4>)
 800680a:	4013      	ands	r3, r2
 800680c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	4a1b      	ldr	r2, [pc, #108]	@ (8006880 <TIM_OC3_SetConfig+0xec>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d00b      	beq.n	800682e <TIM_OC3_SetConfig+0x9a>
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	4a1c      	ldr	r2, [pc, #112]	@ (800688c <TIM_OC3_SetConfig+0xf8>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d007      	beq.n	800682e <TIM_OC3_SetConfig+0x9a>
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	4a1b      	ldr	r2, [pc, #108]	@ (8006890 <TIM_OC3_SetConfig+0xfc>)
 8006822:	4293      	cmp	r3, r2
 8006824:	d003      	beq.n	800682e <TIM_OC3_SetConfig+0x9a>
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	4a1a      	ldr	r2, [pc, #104]	@ (8006894 <TIM_OC3_SetConfig+0x100>)
 800682a:	4293      	cmp	r3, r2
 800682c:	d113      	bne.n	8006856 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800682e:	693b      	ldr	r3, [r7, #16]
 8006830:	4a19      	ldr	r2, [pc, #100]	@ (8006898 <TIM_OC3_SetConfig+0x104>)
 8006832:	4013      	ands	r3, r2
 8006834:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006836:	693b      	ldr	r3, [r7, #16]
 8006838:	4a18      	ldr	r2, [pc, #96]	@ (800689c <TIM_OC3_SetConfig+0x108>)
 800683a:	4013      	ands	r3, r2
 800683c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	695b      	ldr	r3, [r3, #20]
 8006842:	011b      	lsls	r3, r3, #4
 8006844:	693a      	ldr	r2, [r7, #16]
 8006846:	4313      	orrs	r3, r2
 8006848:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	699b      	ldr	r3, [r3, #24]
 800684e:	011b      	lsls	r3, r3, #4
 8006850:	693a      	ldr	r2, [r7, #16]
 8006852:	4313      	orrs	r3, r2
 8006854:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	693a      	ldr	r2, [r7, #16]
 800685a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	68fa      	ldr	r2, [r7, #12]
 8006860:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006862:	683b      	ldr	r3, [r7, #0]
 8006864:	685a      	ldr	r2, [r3, #4]
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	697a      	ldr	r2, [r7, #20]
 800686e:	621a      	str	r2, [r3, #32]
}
 8006870:	46c0      	nop			@ (mov r8, r8)
 8006872:	46bd      	mov	sp, r7
 8006874:	b006      	add	sp, #24
 8006876:	bd80      	pop	{r7, pc}
 8006878:	fffffeff 	.word	0xfffffeff
 800687c:	fffffdff 	.word	0xfffffdff
 8006880:	40012c00 	.word	0x40012c00
 8006884:	fffff7ff 	.word	0xfffff7ff
 8006888:	fffffbff 	.word	0xfffffbff
 800688c:	40014000 	.word	0x40014000
 8006890:	40014400 	.word	0x40014400
 8006894:	40014800 	.word	0x40014800
 8006898:	ffffefff 	.word	0xffffefff
 800689c:	ffffdfff 	.word	0xffffdfff

080068a0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80068a0:	b580      	push	{r7, lr}
 80068a2:	b086      	sub	sp, #24
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	6078      	str	r0, [r7, #4]
 80068a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	6a1b      	ldr	r3, [r3, #32]
 80068ae:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	6a1b      	ldr	r3, [r3, #32]
 80068b4:	4a26      	ldr	r2, [pc, #152]	@ (8006950 <TIM_OC4_SetConfig+0xb0>)
 80068b6:	401a      	ands	r2, r3
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	685b      	ldr	r3, [r3, #4]
 80068c0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	69db      	ldr	r3, [r3, #28]
 80068c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	4a22      	ldr	r2, [pc, #136]	@ (8006954 <TIM_OC4_SetConfig+0xb4>)
 80068cc:	4013      	ands	r3, r2
 80068ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	4a21      	ldr	r2, [pc, #132]	@ (8006958 <TIM_OC4_SetConfig+0xb8>)
 80068d4:	4013      	ands	r3, r2
 80068d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80068d8:	683b      	ldr	r3, [r7, #0]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	021b      	lsls	r3, r3, #8
 80068de:	68fa      	ldr	r2, [r7, #12]
 80068e0:	4313      	orrs	r3, r2
 80068e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80068e4:	693b      	ldr	r3, [r7, #16]
 80068e6:	4a1d      	ldr	r2, [pc, #116]	@ (800695c <TIM_OC4_SetConfig+0xbc>)
 80068e8:	4013      	ands	r3, r2
 80068ea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	689b      	ldr	r3, [r3, #8]
 80068f0:	031b      	lsls	r3, r3, #12
 80068f2:	693a      	ldr	r2, [r7, #16]
 80068f4:	4313      	orrs	r3, r2
 80068f6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	4a19      	ldr	r2, [pc, #100]	@ (8006960 <TIM_OC4_SetConfig+0xc0>)
 80068fc:	4293      	cmp	r3, r2
 80068fe:	d00b      	beq.n	8006918 <TIM_OC4_SetConfig+0x78>
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	4a18      	ldr	r2, [pc, #96]	@ (8006964 <TIM_OC4_SetConfig+0xc4>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d007      	beq.n	8006918 <TIM_OC4_SetConfig+0x78>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	4a17      	ldr	r2, [pc, #92]	@ (8006968 <TIM_OC4_SetConfig+0xc8>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d003      	beq.n	8006918 <TIM_OC4_SetConfig+0x78>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	4a16      	ldr	r2, [pc, #88]	@ (800696c <TIM_OC4_SetConfig+0xcc>)
 8006914:	4293      	cmp	r3, r2
 8006916:	d109      	bne.n	800692c <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006918:	697b      	ldr	r3, [r7, #20]
 800691a:	4a15      	ldr	r2, [pc, #84]	@ (8006970 <TIM_OC4_SetConfig+0xd0>)
 800691c:	4013      	ands	r3, r2
 800691e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006920:	683b      	ldr	r3, [r7, #0]
 8006922:	695b      	ldr	r3, [r3, #20]
 8006924:	019b      	lsls	r3, r3, #6
 8006926:	697a      	ldr	r2, [r7, #20]
 8006928:	4313      	orrs	r3, r2
 800692a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	697a      	ldr	r2, [r7, #20]
 8006930:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	68fa      	ldr	r2, [r7, #12]
 8006936:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	685a      	ldr	r2, [r3, #4]
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	693a      	ldr	r2, [r7, #16]
 8006944:	621a      	str	r2, [r3, #32]
}
 8006946:	46c0      	nop			@ (mov r8, r8)
 8006948:	46bd      	mov	sp, r7
 800694a:	b006      	add	sp, #24
 800694c:	bd80      	pop	{r7, pc}
 800694e:	46c0      	nop			@ (mov r8, r8)
 8006950:	ffffefff 	.word	0xffffefff
 8006954:	ffff8fff 	.word	0xffff8fff
 8006958:	fffffcff 	.word	0xfffffcff
 800695c:	ffffdfff 	.word	0xffffdfff
 8006960:	40012c00 	.word	0x40012c00
 8006964:	40014000 	.word	0x40014000
 8006968:	40014400 	.word	0x40014400
 800696c:	40014800 	.word	0x40014800
 8006970:	ffffbfff 	.word	0xffffbfff

08006974 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b086      	sub	sp, #24
 8006978:	af00      	add	r7, sp, #0
 800697a:	60f8      	str	r0, [r7, #12]
 800697c:	60b9      	str	r1, [r7, #8]
 800697e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006980:	68bb      	ldr	r3, [r7, #8]
 8006982:	221f      	movs	r2, #31
 8006984:	4013      	ands	r3, r2
 8006986:	2201      	movs	r2, #1
 8006988:	409a      	lsls	r2, r3
 800698a:	0013      	movs	r3, r2
 800698c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	6a1b      	ldr	r3, [r3, #32]
 8006992:	697a      	ldr	r2, [r7, #20]
 8006994:	43d2      	mvns	r2, r2
 8006996:	401a      	ands	r2, r3
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	6a1a      	ldr	r2, [r3, #32]
 80069a0:	68bb      	ldr	r3, [r7, #8]
 80069a2:	211f      	movs	r1, #31
 80069a4:	400b      	ands	r3, r1
 80069a6:	6879      	ldr	r1, [r7, #4]
 80069a8:	4099      	lsls	r1, r3
 80069aa:	000b      	movs	r3, r1
 80069ac:	431a      	orrs	r2, r3
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	621a      	str	r2, [r3, #32]
}
 80069b2:	46c0      	nop			@ (mov r8, r8)
 80069b4:	46bd      	mov	sp, r7
 80069b6:	b006      	add	sp, #24
 80069b8:	bd80      	pop	{r7, pc}
	...

080069bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80069bc:	b580      	push	{r7, lr}
 80069be:	b084      	sub	sp, #16
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	6078      	str	r0, [r7, #4]
 80069c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	223c      	movs	r2, #60	@ 0x3c
 80069ca:	5c9b      	ldrb	r3, [r3, r2]
 80069cc:	2b01      	cmp	r3, #1
 80069ce:	d101      	bne.n	80069d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80069d0:	2302      	movs	r3, #2
 80069d2:	e041      	b.n	8006a58 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	223c      	movs	r2, #60	@ 0x3c
 80069d8:	2101      	movs	r1, #1
 80069da:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	223d      	movs	r2, #61	@ 0x3d
 80069e0:	2102      	movs	r1, #2
 80069e2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	685b      	ldr	r3, [r3, #4]
 80069ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	689b      	ldr	r3, [r3, #8]
 80069f2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	2270      	movs	r2, #112	@ 0x70
 80069f8:	4393      	bics	r3, r2
 80069fa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80069fc:	683b      	ldr	r3, [r7, #0]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	68fa      	ldr	r2, [r7, #12]
 8006a02:	4313      	orrs	r3, r2
 8006a04:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	68fa      	ldr	r2, [r7, #12]
 8006a0c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	4a13      	ldr	r2, [pc, #76]	@ (8006a60 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d009      	beq.n	8006a2c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4a11      	ldr	r2, [pc, #68]	@ (8006a64 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d004      	beq.n	8006a2c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	4a10      	ldr	r2, [pc, #64]	@ (8006a68 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	d10c      	bne.n	8006a46 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006a2c:	68bb      	ldr	r3, [r7, #8]
 8006a2e:	2280      	movs	r2, #128	@ 0x80
 8006a30:	4393      	bics	r3, r2
 8006a32:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	685b      	ldr	r3, [r3, #4]
 8006a38:	68ba      	ldr	r2, [r7, #8]
 8006a3a:	4313      	orrs	r3, r2
 8006a3c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	68ba      	ldr	r2, [r7, #8]
 8006a44:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	223d      	movs	r2, #61	@ 0x3d
 8006a4a:	2101      	movs	r1, #1
 8006a4c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	223c      	movs	r2, #60	@ 0x3c
 8006a52:	2100      	movs	r1, #0
 8006a54:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006a56:	2300      	movs	r3, #0
}
 8006a58:	0018      	movs	r0, r3
 8006a5a:	46bd      	mov	sp, r7
 8006a5c:	b004      	add	sp, #16
 8006a5e:	bd80      	pop	{r7, pc}
 8006a60:	40012c00 	.word	0x40012c00
 8006a64:	40000400 	.word	0x40000400
 8006a68:	40014000 	.word	0x40014000

08006a6c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b082      	sub	sp, #8
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d101      	bne.n	8006a7e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	e044      	b.n	8006b08 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d107      	bne.n	8006a96 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2278      	movs	r2, #120	@ 0x78
 8006a8a:	2100      	movs	r1, #0
 8006a8c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	0018      	movs	r0, r3
 8006a92:	f7fd fbe7 	bl	8004264 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2224      	movs	r2, #36	@ 0x24
 8006a9a:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	681a      	ldr	r2, [r3, #0]
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	2101      	movs	r1, #1
 8006aa8:	438a      	bics	r2, r1
 8006aaa:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d003      	beq.n	8006abc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	0018      	movs	r0, r3
 8006ab8:	f000 fa0c 	bl	8006ed4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	0018      	movs	r0, r3
 8006ac0:	f000 f8c8 	bl	8006c54 <UART_SetConfig>
 8006ac4:	0003      	movs	r3, r0
 8006ac6:	2b01      	cmp	r3, #1
 8006ac8:	d101      	bne.n	8006ace <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8006aca:	2301      	movs	r3, #1
 8006acc:	e01c      	b.n	8006b08 <HAL_UART_Init+0x9c>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	685a      	ldr	r2, [r3, #4]
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	490d      	ldr	r1, [pc, #52]	@ (8006b10 <HAL_UART_Init+0xa4>)
 8006ada:	400a      	ands	r2, r1
 8006adc:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	689a      	ldr	r2, [r3, #8]
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	2108      	movs	r1, #8
 8006aea:	438a      	bics	r2, r1
 8006aec:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	681a      	ldr	r2, [r3, #0]
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	2101      	movs	r1, #1
 8006afa:	430a      	orrs	r2, r1
 8006afc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	0018      	movs	r0, r3
 8006b02:	f000 fa9b 	bl	800703c <UART_CheckIdleState>
 8006b06:	0003      	movs	r3, r0
}
 8006b08:	0018      	movs	r0, r3
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	b002      	add	sp, #8
 8006b0e:	bd80      	pop	{r7, pc}
 8006b10:	fffff7ff 	.word	0xfffff7ff

08006b14 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b08a      	sub	sp, #40	@ 0x28
 8006b18:	af02      	add	r7, sp, #8
 8006b1a:	60f8      	str	r0, [r7, #12]
 8006b1c:	60b9      	str	r1, [r7, #8]
 8006b1e:	603b      	str	r3, [r7, #0]
 8006b20:	1dbb      	adds	r3, r7, #6
 8006b22:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006b28:	2b20      	cmp	r3, #32
 8006b2a:	d000      	beq.n	8006b2e <HAL_UART_Transmit+0x1a>
 8006b2c:	e08c      	b.n	8006c48 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b2e:	68bb      	ldr	r3, [r7, #8]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d003      	beq.n	8006b3c <HAL_UART_Transmit+0x28>
 8006b34:	1dbb      	adds	r3, r7, #6
 8006b36:	881b      	ldrh	r3, [r3, #0]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d101      	bne.n	8006b40 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8006b3c:	2301      	movs	r3, #1
 8006b3e:	e084      	b.n	8006c4a <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	689a      	ldr	r2, [r3, #8]
 8006b44:	2380      	movs	r3, #128	@ 0x80
 8006b46:	015b      	lsls	r3, r3, #5
 8006b48:	429a      	cmp	r2, r3
 8006b4a:	d109      	bne.n	8006b60 <HAL_UART_Transmit+0x4c>
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	691b      	ldr	r3, [r3, #16]
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d105      	bne.n	8006b60 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006b54:	68bb      	ldr	r3, [r7, #8]
 8006b56:	2201      	movs	r2, #1
 8006b58:	4013      	ands	r3, r2
 8006b5a:	d001      	beq.n	8006b60 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8006b5c:	2301      	movs	r3, #1
 8006b5e:	e074      	b.n	8006c4a <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	2284      	movs	r2, #132	@ 0x84
 8006b64:	2100      	movs	r1, #0
 8006b66:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	2221      	movs	r2, #33	@ 0x21
 8006b6c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006b6e:	f7fd fc9f 	bl	80044b0 <HAL_GetTick>
 8006b72:	0003      	movs	r3, r0
 8006b74:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	1dba      	adds	r2, r7, #6
 8006b7a:	2150      	movs	r1, #80	@ 0x50
 8006b7c:	8812      	ldrh	r2, [r2, #0]
 8006b7e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	1dba      	adds	r2, r7, #6
 8006b84:	2152      	movs	r1, #82	@ 0x52
 8006b86:	8812      	ldrh	r2, [r2, #0]
 8006b88:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	689a      	ldr	r2, [r3, #8]
 8006b8e:	2380      	movs	r3, #128	@ 0x80
 8006b90:	015b      	lsls	r3, r3, #5
 8006b92:	429a      	cmp	r2, r3
 8006b94:	d108      	bne.n	8006ba8 <HAL_UART_Transmit+0x94>
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	691b      	ldr	r3, [r3, #16]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d104      	bne.n	8006ba8 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006ba2:	68bb      	ldr	r3, [r7, #8]
 8006ba4:	61bb      	str	r3, [r7, #24]
 8006ba6:	e003      	b.n	8006bb0 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8006ba8:	68bb      	ldr	r3, [r7, #8]
 8006baa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006bac:	2300      	movs	r3, #0
 8006bae:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006bb0:	e02f      	b.n	8006c12 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006bb2:	697a      	ldr	r2, [r7, #20]
 8006bb4:	68f8      	ldr	r0, [r7, #12]
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	9300      	str	r3, [sp, #0]
 8006bba:	0013      	movs	r3, r2
 8006bbc:	2200      	movs	r2, #0
 8006bbe:	2180      	movs	r1, #128	@ 0x80
 8006bc0:	f000 fae4 	bl	800718c <UART_WaitOnFlagUntilTimeout>
 8006bc4:	1e03      	subs	r3, r0, #0
 8006bc6:	d004      	beq.n	8006bd2 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	2220      	movs	r2, #32
 8006bcc:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006bce:	2303      	movs	r3, #3
 8006bd0:	e03b      	b.n	8006c4a <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8006bd2:	69fb      	ldr	r3, [r7, #28]
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d10b      	bne.n	8006bf0 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006bd8:	69bb      	ldr	r3, [r7, #24]
 8006bda:	881a      	ldrh	r2, [r3, #0]
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	05d2      	lsls	r2, r2, #23
 8006be2:	0dd2      	lsrs	r2, r2, #23
 8006be4:	b292      	uxth	r2, r2
 8006be6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006be8:	69bb      	ldr	r3, [r7, #24]
 8006bea:	3302      	adds	r3, #2
 8006bec:	61bb      	str	r3, [r7, #24]
 8006bee:	e007      	b.n	8006c00 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006bf0:	69fb      	ldr	r3, [r7, #28]
 8006bf2:	781a      	ldrb	r2, [r3, #0]
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006bfa:	69fb      	ldr	r3, [r7, #28]
 8006bfc:	3301      	adds	r3, #1
 8006bfe:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	2252      	movs	r2, #82	@ 0x52
 8006c04:	5a9b      	ldrh	r3, [r3, r2]
 8006c06:	b29b      	uxth	r3, r3
 8006c08:	3b01      	subs	r3, #1
 8006c0a:	b299      	uxth	r1, r3
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	2252      	movs	r2, #82	@ 0x52
 8006c10:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	2252      	movs	r2, #82	@ 0x52
 8006c16:	5a9b      	ldrh	r3, [r3, r2]
 8006c18:	b29b      	uxth	r3, r3
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d1c9      	bne.n	8006bb2 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006c1e:	697a      	ldr	r2, [r7, #20]
 8006c20:	68f8      	ldr	r0, [r7, #12]
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	9300      	str	r3, [sp, #0]
 8006c26:	0013      	movs	r3, r2
 8006c28:	2200      	movs	r2, #0
 8006c2a:	2140      	movs	r1, #64	@ 0x40
 8006c2c:	f000 faae 	bl	800718c <UART_WaitOnFlagUntilTimeout>
 8006c30:	1e03      	subs	r3, r0, #0
 8006c32:	d004      	beq.n	8006c3e <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	2220      	movs	r2, #32
 8006c38:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006c3a:	2303      	movs	r3, #3
 8006c3c:	e005      	b.n	8006c4a <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	2220      	movs	r2, #32
 8006c42:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006c44:	2300      	movs	r3, #0
 8006c46:	e000      	b.n	8006c4a <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8006c48:	2302      	movs	r3, #2
  }
}
 8006c4a:	0018      	movs	r0, r3
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	b008      	add	sp, #32
 8006c50:	bd80      	pop	{r7, pc}
	...

08006c54 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	b088      	sub	sp, #32
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006c5c:	231e      	movs	r3, #30
 8006c5e:	18fb      	adds	r3, r7, r3
 8006c60:	2200      	movs	r2, #0
 8006c62:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	689a      	ldr	r2, [r3, #8]
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	691b      	ldr	r3, [r3, #16]
 8006c6c:	431a      	orrs	r2, r3
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	695b      	ldr	r3, [r3, #20]
 8006c72:	431a      	orrs	r2, r3
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	69db      	ldr	r3, [r3, #28]
 8006c78:	4313      	orrs	r3, r2
 8006c7a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	4a8d      	ldr	r2, [pc, #564]	@ (8006eb8 <UART_SetConfig+0x264>)
 8006c84:	4013      	ands	r3, r2
 8006c86:	0019      	movs	r1, r3
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	697a      	ldr	r2, [r7, #20]
 8006c8e:	430a      	orrs	r2, r1
 8006c90:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	685b      	ldr	r3, [r3, #4]
 8006c98:	4a88      	ldr	r2, [pc, #544]	@ (8006ebc <UART_SetConfig+0x268>)
 8006c9a:	4013      	ands	r3, r2
 8006c9c:	0019      	movs	r1, r3
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	68da      	ldr	r2, [r3, #12]
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	430a      	orrs	r2, r1
 8006ca8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	699b      	ldr	r3, [r3, #24]
 8006cae:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	6a1b      	ldr	r3, [r3, #32]
 8006cb4:	697a      	ldr	r2, [r7, #20]
 8006cb6:	4313      	orrs	r3, r2
 8006cb8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	689b      	ldr	r3, [r3, #8]
 8006cc0:	4a7f      	ldr	r2, [pc, #508]	@ (8006ec0 <UART_SetConfig+0x26c>)
 8006cc2:	4013      	ands	r3, r2
 8006cc4:	0019      	movs	r1, r3
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	697a      	ldr	r2, [r7, #20]
 8006ccc:	430a      	orrs	r2, r1
 8006cce:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	4a7b      	ldr	r2, [pc, #492]	@ (8006ec4 <UART_SetConfig+0x270>)
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	d127      	bne.n	8006d2a <UART_SetConfig+0xd6>
 8006cda:	4b7b      	ldr	r3, [pc, #492]	@ (8006ec8 <UART_SetConfig+0x274>)
 8006cdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cde:	2203      	movs	r2, #3
 8006ce0:	4013      	ands	r3, r2
 8006ce2:	2b03      	cmp	r3, #3
 8006ce4:	d00d      	beq.n	8006d02 <UART_SetConfig+0xae>
 8006ce6:	d81b      	bhi.n	8006d20 <UART_SetConfig+0xcc>
 8006ce8:	2b02      	cmp	r3, #2
 8006cea:	d014      	beq.n	8006d16 <UART_SetConfig+0xc2>
 8006cec:	d818      	bhi.n	8006d20 <UART_SetConfig+0xcc>
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d002      	beq.n	8006cf8 <UART_SetConfig+0xa4>
 8006cf2:	2b01      	cmp	r3, #1
 8006cf4:	d00a      	beq.n	8006d0c <UART_SetConfig+0xb8>
 8006cf6:	e013      	b.n	8006d20 <UART_SetConfig+0xcc>
 8006cf8:	231f      	movs	r3, #31
 8006cfa:	18fb      	adds	r3, r7, r3
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	701a      	strb	r2, [r3, #0]
 8006d00:	e021      	b.n	8006d46 <UART_SetConfig+0xf2>
 8006d02:	231f      	movs	r3, #31
 8006d04:	18fb      	adds	r3, r7, r3
 8006d06:	2202      	movs	r2, #2
 8006d08:	701a      	strb	r2, [r3, #0]
 8006d0a:	e01c      	b.n	8006d46 <UART_SetConfig+0xf2>
 8006d0c:	231f      	movs	r3, #31
 8006d0e:	18fb      	adds	r3, r7, r3
 8006d10:	2204      	movs	r2, #4
 8006d12:	701a      	strb	r2, [r3, #0]
 8006d14:	e017      	b.n	8006d46 <UART_SetConfig+0xf2>
 8006d16:	231f      	movs	r3, #31
 8006d18:	18fb      	adds	r3, r7, r3
 8006d1a:	2208      	movs	r2, #8
 8006d1c:	701a      	strb	r2, [r3, #0]
 8006d1e:	e012      	b.n	8006d46 <UART_SetConfig+0xf2>
 8006d20:	231f      	movs	r3, #31
 8006d22:	18fb      	adds	r3, r7, r3
 8006d24:	2210      	movs	r2, #16
 8006d26:	701a      	strb	r2, [r3, #0]
 8006d28:	e00d      	b.n	8006d46 <UART_SetConfig+0xf2>
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	4a67      	ldr	r2, [pc, #412]	@ (8006ecc <UART_SetConfig+0x278>)
 8006d30:	4293      	cmp	r3, r2
 8006d32:	d104      	bne.n	8006d3e <UART_SetConfig+0xea>
 8006d34:	231f      	movs	r3, #31
 8006d36:	18fb      	adds	r3, r7, r3
 8006d38:	2200      	movs	r2, #0
 8006d3a:	701a      	strb	r2, [r3, #0]
 8006d3c:	e003      	b.n	8006d46 <UART_SetConfig+0xf2>
 8006d3e:	231f      	movs	r3, #31
 8006d40:	18fb      	adds	r3, r7, r3
 8006d42:	2210      	movs	r2, #16
 8006d44:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	69da      	ldr	r2, [r3, #28]
 8006d4a:	2380      	movs	r3, #128	@ 0x80
 8006d4c:	021b      	lsls	r3, r3, #8
 8006d4e:	429a      	cmp	r2, r3
 8006d50:	d15c      	bne.n	8006e0c <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 8006d52:	231f      	movs	r3, #31
 8006d54:	18fb      	adds	r3, r7, r3
 8006d56:	781b      	ldrb	r3, [r3, #0]
 8006d58:	2b08      	cmp	r3, #8
 8006d5a:	d015      	beq.n	8006d88 <UART_SetConfig+0x134>
 8006d5c:	dc18      	bgt.n	8006d90 <UART_SetConfig+0x13c>
 8006d5e:	2b04      	cmp	r3, #4
 8006d60:	d00d      	beq.n	8006d7e <UART_SetConfig+0x12a>
 8006d62:	dc15      	bgt.n	8006d90 <UART_SetConfig+0x13c>
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d002      	beq.n	8006d6e <UART_SetConfig+0x11a>
 8006d68:	2b02      	cmp	r3, #2
 8006d6a:	d005      	beq.n	8006d78 <UART_SetConfig+0x124>
 8006d6c:	e010      	b.n	8006d90 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006d6e:	f7ff f8d5 	bl	8005f1c <HAL_RCC_GetPCLK1Freq>
 8006d72:	0003      	movs	r3, r0
 8006d74:	61bb      	str	r3, [r7, #24]
        break;
 8006d76:	e012      	b.n	8006d9e <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006d78:	4b55      	ldr	r3, [pc, #340]	@ (8006ed0 <UART_SetConfig+0x27c>)
 8006d7a:	61bb      	str	r3, [r7, #24]
        break;
 8006d7c:	e00f      	b.n	8006d9e <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006d7e:	f7ff f86d 	bl	8005e5c <HAL_RCC_GetSysClockFreq>
 8006d82:	0003      	movs	r3, r0
 8006d84:	61bb      	str	r3, [r7, #24]
        break;
 8006d86:	e00a      	b.n	8006d9e <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006d88:	2380      	movs	r3, #128	@ 0x80
 8006d8a:	021b      	lsls	r3, r3, #8
 8006d8c:	61bb      	str	r3, [r7, #24]
        break;
 8006d8e:	e006      	b.n	8006d9e <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8006d90:	2300      	movs	r3, #0
 8006d92:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006d94:	231e      	movs	r3, #30
 8006d96:	18fb      	adds	r3, r7, r3
 8006d98:	2201      	movs	r2, #1
 8006d9a:	701a      	strb	r2, [r3, #0]
        break;
 8006d9c:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006d9e:	69bb      	ldr	r3, [r7, #24]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d100      	bne.n	8006da6 <UART_SetConfig+0x152>
 8006da4:	e07a      	b.n	8006e9c <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006da6:	69bb      	ldr	r3, [r7, #24]
 8006da8:	005a      	lsls	r2, r3, #1
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	685b      	ldr	r3, [r3, #4]
 8006dae:	085b      	lsrs	r3, r3, #1
 8006db0:	18d2      	adds	r2, r2, r3
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	685b      	ldr	r3, [r3, #4]
 8006db6:	0019      	movs	r1, r3
 8006db8:	0010      	movs	r0, r2
 8006dba:	f7f9 f9b7 	bl	800012c <__udivsi3>
 8006dbe:	0003      	movs	r3, r0
 8006dc0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006dc2:	693b      	ldr	r3, [r7, #16]
 8006dc4:	2b0f      	cmp	r3, #15
 8006dc6:	d91c      	bls.n	8006e02 <UART_SetConfig+0x1ae>
 8006dc8:	693a      	ldr	r2, [r7, #16]
 8006dca:	2380      	movs	r3, #128	@ 0x80
 8006dcc:	025b      	lsls	r3, r3, #9
 8006dce:	429a      	cmp	r2, r3
 8006dd0:	d217      	bcs.n	8006e02 <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006dd2:	693b      	ldr	r3, [r7, #16]
 8006dd4:	b29a      	uxth	r2, r3
 8006dd6:	200e      	movs	r0, #14
 8006dd8:	183b      	adds	r3, r7, r0
 8006dda:	210f      	movs	r1, #15
 8006ddc:	438a      	bics	r2, r1
 8006dde:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006de0:	693b      	ldr	r3, [r7, #16]
 8006de2:	085b      	lsrs	r3, r3, #1
 8006de4:	b29b      	uxth	r3, r3
 8006de6:	2207      	movs	r2, #7
 8006de8:	4013      	ands	r3, r2
 8006dea:	b299      	uxth	r1, r3
 8006dec:	183b      	adds	r3, r7, r0
 8006dee:	183a      	adds	r2, r7, r0
 8006df0:	8812      	ldrh	r2, [r2, #0]
 8006df2:	430a      	orrs	r2, r1
 8006df4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	183a      	adds	r2, r7, r0
 8006dfc:	8812      	ldrh	r2, [r2, #0]
 8006dfe:	60da      	str	r2, [r3, #12]
 8006e00:	e04c      	b.n	8006e9c <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8006e02:	231e      	movs	r3, #30
 8006e04:	18fb      	adds	r3, r7, r3
 8006e06:	2201      	movs	r2, #1
 8006e08:	701a      	strb	r2, [r3, #0]
 8006e0a:	e047      	b.n	8006e9c <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006e0c:	231f      	movs	r3, #31
 8006e0e:	18fb      	adds	r3, r7, r3
 8006e10:	781b      	ldrb	r3, [r3, #0]
 8006e12:	2b08      	cmp	r3, #8
 8006e14:	d015      	beq.n	8006e42 <UART_SetConfig+0x1ee>
 8006e16:	dc18      	bgt.n	8006e4a <UART_SetConfig+0x1f6>
 8006e18:	2b04      	cmp	r3, #4
 8006e1a:	d00d      	beq.n	8006e38 <UART_SetConfig+0x1e4>
 8006e1c:	dc15      	bgt.n	8006e4a <UART_SetConfig+0x1f6>
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d002      	beq.n	8006e28 <UART_SetConfig+0x1d4>
 8006e22:	2b02      	cmp	r3, #2
 8006e24:	d005      	beq.n	8006e32 <UART_SetConfig+0x1de>
 8006e26:	e010      	b.n	8006e4a <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e28:	f7ff f878 	bl	8005f1c <HAL_RCC_GetPCLK1Freq>
 8006e2c:	0003      	movs	r3, r0
 8006e2e:	61bb      	str	r3, [r7, #24]
        break;
 8006e30:	e012      	b.n	8006e58 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006e32:	4b27      	ldr	r3, [pc, #156]	@ (8006ed0 <UART_SetConfig+0x27c>)
 8006e34:	61bb      	str	r3, [r7, #24]
        break;
 8006e36:	e00f      	b.n	8006e58 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006e38:	f7ff f810 	bl	8005e5c <HAL_RCC_GetSysClockFreq>
 8006e3c:	0003      	movs	r3, r0
 8006e3e:	61bb      	str	r3, [r7, #24]
        break;
 8006e40:	e00a      	b.n	8006e58 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e42:	2380      	movs	r3, #128	@ 0x80
 8006e44:	021b      	lsls	r3, r3, #8
 8006e46:	61bb      	str	r3, [r7, #24]
        break;
 8006e48:	e006      	b.n	8006e58 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006e4e:	231e      	movs	r3, #30
 8006e50:	18fb      	adds	r3, r7, r3
 8006e52:	2201      	movs	r2, #1
 8006e54:	701a      	strb	r2, [r3, #0]
        break;
 8006e56:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8006e58:	69bb      	ldr	r3, [r7, #24]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d01e      	beq.n	8006e9c <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	685b      	ldr	r3, [r3, #4]
 8006e62:	085a      	lsrs	r2, r3, #1
 8006e64:	69bb      	ldr	r3, [r7, #24]
 8006e66:	18d2      	adds	r2, r2, r3
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	685b      	ldr	r3, [r3, #4]
 8006e6c:	0019      	movs	r1, r3
 8006e6e:	0010      	movs	r0, r2
 8006e70:	f7f9 f95c 	bl	800012c <__udivsi3>
 8006e74:	0003      	movs	r3, r0
 8006e76:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006e78:	693b      	ldr	r3, [r7, #16]
 8006e7a:	2b0f      	cmp	r3, #15
 8006e7c:	d90a      	bls.n	8006e94 <UART_SetConfig+0x240>
 8006e7e:	693a      	ldr	r2, [r7, #16]
 8006e80:	2380      	movs	r3, #128	@ 0x80
 8006e82:	025b      	lsls	r3, r3, #9
 8006e84:	429a      	cmp	r2, r3
 8006e86:	d205      	bcs.n	8006e94 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006e88:	693b      	ldr	r3, [r7, #16]
 8006e8a:	b29a      	uxth	r2, r3
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	60da      	str	r2, [r3, #12]
 8006e92:	e003      	b.n	8006e9c <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8006e94:	231e      	movs	r3, #30
 8006e96:	18fb      	adds	r3, r7, r3
 8006e98:	2201      	movs	r2, #1
 8006e9a:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006ea8:	231e      	movs	r3, #30
 8006eaa:	18fb      	adds	r3, r7, r3
 8006eac:	781b      	ldrb	r3, [r3, #0]
}
 8006eae:	0018      	movs	r0, r3
 8006eb0:	46bd      	mov	sp, r7
 8006eb2:	b008      	add	sp, #32
 8006eb4:	bd80      	pop	{r7, pc}
 8006eb6:	46c0      	nop			@ (mov r8, r8)
 8006eb8:	ffff69f3 	.word	0xffff69f3
 8006ebc:	ffffcfff 	.word	0xffffcfff
 8006ec0:	fffff4ff 	.word	0xfffff4ff
 8006ec4:	40013800 	.word	0x40013800
 8006ec8:	40021000 	.word	0x40021000
 8006ecc:	40004400 	.word	0x40004400
 8006ed0:	007a1200 	.word	0x007a1200

08006ed4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006ed4:	b580      	push	{r7, lr}
 8006ed6:	b082      	sub	sp, #8
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ee0:	2208      	movs	r2, #8
 8006ee2:	4013      	ands	r3, r2
 8006ee4:	d00b      	beq.n	8006efe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	685b      	ldr	r3, [r3, #4]
 8006eec:	4a4a      	ldr	r2, [pc, #296]	@ (8007018 <UART_AdvFeatureConfig+0x144>)
 8006eee:	4013      	ands	r3, r2
 8006ef0:	0019      	movs	r1, r3
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	430a      	orrs	r2, r1
 8006efc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f02:	2201      	movs	r2, #1
 8006f04:	4013      	ands	r3, r2
 8006f06:	d00b      	beq.n	8006f20 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	685b      	ldr	r3, [r3, #4]
 8006f0e:	4a43      	ldr	r2, [pc, #268]	@ (800701c <UART_AdvFeatureConfig+0x148>)
 8006f10:	4013      	ands	r3, r2
 8006f12:	0019      	movs	r1, r3
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	430a      	orrs	r2, r1
 8006f1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f24:	2202      	movs	r2, #2
 8006f26:	4013      	ands	r3, r2
 8006f28:	d00b      	beq.n	8006f42 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	685b      	ldr	r3, [r3, #4]
 8006f30:	4a3b      	ldr	r2, [pc, #236]	@ (8007020 <UART_AdvFeatureConfig+0x14c>)
 8006f32:	4013      	ands	r3, r2
 8006f34:	0019      	movs	r1, r3
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	430a      	orrs	r2, r1
 8006f40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f46:	2204      	movs	r2, #4
 8006f48:	4013      	ands	r3, r2
 8006f4a:	d00b      	beq.n	8006f64 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	685b      	ldr	r3, [r3, #4]
 8006f52:	4a34      	ldr	r2, [pc, #208]	@ (8007024 <UART_AdvFeatureConfig+0x150>)
 8006f54:	4013      	ands	r3, r2
 8006f56:	0019      	movs	r1, r3
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	430a      	orrs	r2, r1
 8006f62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f68:	2210      	movs	r2, #16
 8006f6a:	4013      	ands	r3, r2
 8006f6c:	d00b      	beq.n	8006f86 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	689b      	ldr	r3, [r3, #8]
 8006f74:	4a2c      	ldr	r2, [pc, #176]	@ (8007028 <UART_AdvFeatureConfig+0x154>)
 8006f76:	4013      	ands	r3, r2
 8006f78:	0019      	movs	r1, r3
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	430a      	orrs	r2, r1
 8006f84:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f8a:	2220      	movs	r2, #32
 8006f8c:	4013      	ands	r3, r2
 8006f8e:	d00b      	beq.n	8006fa8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	689b      	ldr	r3, [r3, #8]
 8006f96:	4a25      	ldr	r2, [pc, #148]	@ (800702c <UART_AdvFeatureConfig+0x158>)
 8006f98:	4013      	ands	r3, r2
 8006f9a:	0019      	movs	r1, r3
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	430a      	orrs	r2, r1
 8006fa6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fac:	2240      	movs	r2, #64	@ 0x40
 8006fae:	4013      	ands	r3, r2
 8006fb0:	d01d      	beq.n	8006fee <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	685b      	ldr	r3, [r3, #4]
 8006fb8:	4a1d      	ldr	r2, [pc, #116]	@ (8007030 <UART_AdvFeatureConfig+0x15c>)
 8006fba:	4013      	ands	r3, r2
 8006fbc:	0019      	movs	r1, r3
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	430a      	orrs	r2, r1
 8006fc8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006fce:	2380      	movs	r3, #128	@ 0x80
 8006fd0:	035b      	lsls	r3, r3, #13
 8006fd2:	429a      	cmp	r2, r3
 8006fd4:	d10b      	bne.n	8006fee <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	685b      	ldr	r3, [r3, #4]
 8006fdc:	4a15      	ldr	r2, [pc, #84]	@ (8007034 <UART_AdvFeatureConfig+0x160>)
 8006fde:	4013      	ands	r3, r2
 8006fe0:	0019      	movs	r1, r3
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	430a      	orrs	r2, r1
 8006fec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ff2:	2280      	movs	r2, #128	@ 0x80
 8006ff4:	4013      	ands	r3, r2
 8006ff6:	d00b      	beq.n	8007010 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	685b      	ldr	r3, [r3, #4]
 8006ffe:	4a0e      	ldr	r2, [pc, #56]	@ (8007038 <UART_AdvFeatureConfig+0x164>)
 8007000:	4013      	ands	r3, r2
 8007002:	0019      	movs	r1, r3
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	430a      	orrs	r2, r1
 800700e:	605a      	str	r2, [r3, #4]
  }
}
 8007010:	46c0      	nop			@ (mov r8, r8)
 8007012:	46bd      	mov	sp, r7
 8007014:	b002      	add	sp, #8
 8007016:	bd80      	pop	{r7, pc}
 8007018:	ffff7fff 	.word	0xffff7fff
 800701c:	fffdffff 	.word	0xfffdffff
 8007020:	fffeffff 	.word	0xfffeffff
 8007024:	fffbffff 	.word	0xfffbffff
 8007028:	ffffefff 	.word	0xffffefff
 800702c:	ffffdfff 	.word	0xffffdfff
 8007030:	ffefffff 	.word	0xffefffff
 8007034:	ff9fffff 	.word	0xff9fffff
 8007038:	fff7ffff 	.word	0xfff7ffff

0800703c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800703c:	b580      	push	{r7, lr}
 800703e:	b092      	sub	sp, #72	@ 0x48
 8007040:	af02      	add	r7, sp, #8
 8007042:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2284      	movs	r2, #132	@ 0x84
 8007048:	2100      	movs	r1, #0
 800704a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800704c:	f7fd fa30 	bl	80044b0 <HAL_GetTick>
 8007050:	0003      	movs	r3, r0
 8007052:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	2208      	movs	r2, #8
 800705c:	4013      	ands	r3, r2
 800705e:	2b08      	cmp	r3, #8
 8007060:	d12c      	bne.n	80070bc <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007062:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007064:	2280      	movs	r2, #128	@ 0x80
 8007066:	0391      	lsls	r1, r2, #14
 8007068:	6878      	ldr	r0, [r7, #4]
 800706a:	4a46      	ldr	r2, [pc, #280]	@ (8007184 <UART_CheckIdleState+0x148>)
 800706c:	9200      	str	r2, [sp, #0]
 800706e:	2200      	movs	r2, #0
 8007070:	f000 f88c 	bl	800718c <UART_WaitOnFlagUntilTimeout>
 8007074:	1e03      	subs	r3, r0, #0
 8007076:	d021      	beq.n	80070bc <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007078:	f3ef 8310 	mrs	r3, PRIMASK
 800707c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800707e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007080:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007082:	2301      	movs	r3, #1
 8007084:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007086:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007088:	f383 8810 	msr	PRIMASK, r3
}
 800708c:	46c0      	nop			@ (mov r8, r8)
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	681a      	ldr	r2, [r3, #0]
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	2180      	movs	r1, #128	@ 0x80
 800709a:	438a      	bics	r2, r1
 800709c:	601a      	str	r2, [r3, #0]
 800709e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070a4:	f383 8810 	msr	PRIMASK, r3
}
 80070a8:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	2220      	movs	r2, #32
 80070ae:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2278      	movs	r2, #120	@ 0x78
 80070b4:	2100      	movs	r1, #0
 80070b6:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80070b8:	2303      	movs	r3, #3
 80070ba:	e05f      	b.n	800717c <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	2204      	movs	r2, #4
 80070c4:	4013      	ands	r3, r2
 80070c6:	2b04      	cmp	r3, #4
 80070c8:	d146      	bne.n	8007158 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80070ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80070cc:	2280      	movs	r2, #128	@ 0x80
 80070ce:	03d1      	lsls	r1, r2, #15
 80070d0:	6878      	ldr	r0, [r7, #4]
 80070d2:	4a2c      	ldr	r2, [pc, #176]	@ (8007184 <UART_CheckIdleState+0x148>)
 80070d4:	9200      	str	r2, [sp, #0]
 80070d6:	2200      	movs	r2, #0
 80070d8:	f000 f858 	bl	800718c <UART_WaitOnFlagUntilTimeout>
 80070dc:	1e03      	subs	r3, r0, #0
 80070de:	d03b      	beq.n	8007158 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80070e0:	f3ef 8310 	mrs	r3, PRIMASK
 80070e4:	60fb      	str	r3, [r7, #12]
  return(result);
 80070e6:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80070e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80070ea:	2301      	movs	r3, #1
 80070ec:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070ee:	693b      	ldr	r3, [r7, #16]
 80070f0:	f383 8810 	msr	PRIMASK, r3
}
 80070f4:	46c0      	nop			@ (mov r8, r8)
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	681a      	ldr	r2, [r3, #0]
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	4921      	ldr	r1, [pc, #132]	@ (8007188 <UART_CheckIdleState+0x14c>)
 8007102:	400a      	ands	r2, r1
 8007104:	601a      	str	r2, [r3, #0]
 8007106:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007108:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800710a:	697b      	ldr	r3, [r7, #20]
 800710c:	f383 8810 	msr	PRIMASK, r3
}
 8007110:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007112:	f3ef 8310 	mrs	r3, PRIMASK
 8007116:	61bb      	str	r3, [r7, #24]
  return(result);
 8007118:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800711a:	633b      	str	r3, [r7, #48]	@ 0x30
 800711c:	2301      	movs	r3, #1
 800711e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007120:	69fb      	ldr	r3, [r7, #28]
 8007122:	f383 8810 	msr	PRIMASK, r3
}
 8007126:	46c0      	nop			@ (mov r8, r8)
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	689a      	ldr	r2, [r3, #8]
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	2101      	movs	r1, #1
 8007134:	438a      	bics	r2, r1
 8007136:	609a      	str	r2, [r3, #8]
 8007138:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800713a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800713c:	6a3b      	ldr	r3, [r7, #32]
 800713e:	f383 8810 	msr	PRIMASK, r3
}
 8007142:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	2280      	movs	r2, #128	@ 0x80
 8007148:	2120      	movs	r1, #32
 800714a:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2278      	movs	r2, #120	@ 0x78
 8007150:	2100      	movs	r1, #0
 8007152:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007154:	2303      	movs	r3, #3
 8007156:	e011      	b.n	800717c <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2220      	movs	r2, #32
 800715c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	2280      	movs	r2, #128	@ 0x80
 8007162:	2120      	movs	r1, #32
 8007164:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	2200      	movs	r2, #0
 800716a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2200      	movs	r2, #0
 8007170:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2278      	movs	r2, #120	@ 0x78
 8007176:	2100      	movs	r1, #0
 8007178:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800717a:	2300      	movs	r3, #0
}
 800717c:	0018      	movs	r0, r3
 800717e:	46bd      	mov	sp, r7
 8007180:	b010      	add	sp, #64	@ 0x40
 8007182:	bd80      	pop	{r7, pc}
 8007184:	01ffffff 	.word	0x01ffffff
 8007188:	fffffedf 	.word	0xfffffedf

0800718c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800718c:	b580      	push	{r7, lr}
 800718e:	b084      	sub	sp, #16
 8007190:	af00      	add	r7, sp, #0
 8007192:	60f8      	str	r0, [r7, #12]
 8007194:	60b9      	str	r1, [r7, #8]
 8007196:	603b      	str	r3, [r7, #0]
 8007198:	1dfb      	adds	r3, r7, #7
 800719a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800719c:	e051      	b.n	8007242 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800719e:	69bb      	ldr	r3, [r7, #24]
 80071a0:	3301      	adds	r3, #1
 80071a2:	d04e      	beq.n	8007242 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80071a4:	f7fd f984 	bl	80044b0 <HAL_GetTick>
 80071a8:	0002      	movs	r2, r0
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	1ad3      	subs	r3, r2, r3
 80071ae:	69ba      	ldr	r2, [r7, #24]
 80071b0:	429a      	cmp	r2, r3
 80071b2:	d302      	bcc.n	80071ba <UART_WaitOnFlagUntilTimeout+0x2e>
 80071b4:	69bb      	ldr	r3, [r7, #24]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d101      	bne.n	80071be <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80071ba:	2303      	movs	r3, #3
 80071bc:	e051      	b.n	8007262 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	2204      	movs	r2, #4
 80071c6:	4013      	ands	r3, r2
 80071c8:	d03b      	beq.n	8007242 <UART_WaitOnFlagUntilTimeout+0xb6>
 80071ca:	68bb      	ldr	r3, [r7, #8]
 80071cc:	2b80      	cmp	r3, #128	@ 0x80
 80071ce:	d038      	beq.n	8007242 <UART_WaitOnFlagUntilTimeout+0xb6>
 80071d0:	68bb      	ldr	r3, [r7, #8]
 80071d2:	2b40      	cmp	r3, #64	@ 0x40
 80071d4:	d035      	beq.n	8007242 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	69db      	ldr	r3, [r3, #28]
 80071dc:	2208      	movs	r2, #8
 80071de:	4013      	ands	r3, r2
 80071e0:	2b08      	cmp	r3, #8
 80071e2:	d111      	bne.n	8007208 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	2208      	movs	r2, #8
 80071ea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	0018      	movs	r0, r3
 80071f0:	f000 f83c 	bl	800726c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	2284      	movs	r2, #132	@ 0x84
 80071f8:	2108      	movs	r1, #8
 80071fa:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	2278      	movs	r2, #120	@ 0x78
 8007200:	2100      	movs	r1, #0
 8007202:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8007204:	2301      	movs	r3, #1
 8007206:	e02c      	b.n	8007262 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	69da      	ldr	r2, [r3, #28]
 800720e:	2380      	movs	r3, #128	@ 0x80
 8007210:	011b      	lsls	r3, r3, #4
 8007212:	401a      	ands	r2, r3
 8007214:	2380      	movs	r3, #128	@ 0x80
 8007216:	011b      	lsls	r3, r3, #4
 8007218:	429a      	cmp	r2, r3
 800721a:	d112      	bne.n	8007242 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	2280      	movs	r2, #128	@ 0x80
 8007222:	0112      	lsls	r2, r2, #4
 8007224:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	0018      	movs	r0, r3
 800722a:	f000 f81f 	bl	800726c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	2284      	movs	r2, #132	@ 0x84
 8007232:	2120      	movs	r1, #32
 8007234:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	2278      	movs	r2, #120	@ 0x78
 800723a:	2100      	movs	r1, #0
 800723c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800723e:	2303      	movs	r3, #3
 8007240:	e00f      	b.n	8007262 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	69db      	ldr	r3, [r3, #28]
 8007248:	68ba      	ldr	r2, [r7, #8]
 800724a:	4013      	ands	r3, r2
 800724c:	68ba      	ldr	r2, [r7, #8]
 800724e:	1ad3      	subs	r3, r2, r3
 8007250:	425a      	negs	r2, r3
 8007252:	4153      	adcs	r3, r2
 8007254:	b2db      	uxtb	r3, r3
 8007256:	001a      	movs	r2, r3
 8007258:	1dfb      	adds	r3, r7, #7
 800725a:	781b      	ldrb	r3, [r3, #0]
 800725c:	429a      	cmp	r2, r3
 800725e:	d09e      	beq.n	800719e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007260:	2300      	movs	r3, #0
}
 8007262:	0018      	movs	r0, r3
 8007264:	46bd      	mov	sp, r7
 8007266:	b004      	add	sp, #16
 8007268:	bd80      	pop	{r7, pc}
	...

0800726c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800726c:	b580      	push	{r7, lr}
 800726e:	b08e      	sub	sp, #56	@ 0x38
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007274:	f3ef 8310 	mrs	r3, PRIMASK
 8007278:	617b      	str	r3, [r7, #20]
  return(result);
 800727a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800727c:	637b      	str	r3, [r7, #52]	@ 0x34
 800727e:	2301      	movs	r3, #1
 8007280:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007282:	69bb      	ldr	r3, [r7, #24]
 8007284:	f383 8810 	msr	PRIMASK, r3
}
 8007288:	46c0      	nop			@ (mov r8, r8)
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	681a      	ldr	r2, [r3, #0]
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	4926      	ldr	r1, [pc, #152]	@ (8007330 <UART_EndRxTransfer+0xc4>)
 8007296:	400a      	ands	r2, r1
 8007298:	601a      	str	r2, [r3, #0]
 800729a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800729c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800729e:	69fb      	ldr	r3, [r7, #28]
 80072a0:	f383 8810 	msr	PRIMASK, r3
}
 80072a4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80072a6:	f3ef 8310 	mrs	r3, PRIMASK
 80072aa:	623b      	str	r3, [r7, #32]
  return(result);
 80072ac:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072ae:	633b      	str	r3, [r7, #48]	@ 0x30
 80072b0:	2301      	movs	r3, #1
 80072b2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072b6:	f383 8810 	msr	PRIMASK, r3
}
 80072ba:	46c0      	nop			@ (mov r8, r8)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	689a      	ldr	r2, [r3, #8]
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	2101      	movs	r1, #1
 80072c8:	438a      	bics	r2, r1
 80072ca:	609a      	str	r2, [r3, #8]
 80072cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072d2:	f383 8810 	msr	PRIMASK, r3
}
 80072d6:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072dc:	2b01      	cmp	r3, #1
 80072de:	d118      	bne.n	8007312 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80072e0:	f3ef 8310 	mrs	r3, PRIMASK
 80072e4:	60bb      	str	r3, [r7, #8]
  return(result);
 80072e6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80072ea:	2301      	movs	r3, #1
 80072ec:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	f383 8810 	msr	PRIMASK, r3
}
 80072f4:	46c0      	nop			@ (mov r8, r8)
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	681a      	ldr	r2, [r3, #0]
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	2110      	movs	r1, #16
 8007302:	438a      	bics	r2, r1
 8007304:	601a      	str	r2, [r3, #0]
 8007306:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007308:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800730a:	693b      	ldr	r3, [r7, #16]
 800730c:	f383 8810 	msr	PRIMASK, r3
}
 8007310:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	2280      	movs	r2, #128	@ 0x80
 8007316:	2120      	movs	r1, #32
 8007318:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2200      	movs	r2, #0
 800731e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2200      	movs	r2, #0
 8007324:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007326:	46c0      	nop			@ (mov r8, r8)
 8007328:	46bd      	mov	sp, r7
 800732a:	b00e      	add	sp, #56	@ 0x38
 800732c:	bd80      	pop	{r7, pc}
 800732e:	46c0      	nop			@ (mov r8, r8)
 8007330:	fffffedf 	.word	0xfffffedf

08007334 <siprintf>:
 8007334:	b40e      	push	{r1, r2, r3}
 8007336:	b510      	push	{r4, lr}
 8007338:	2400      	movs	r4, #0
 800733a:	490c      	ldr	r1, [pc, #48]	@ (800736c <siprintf+0x38>)
 800733c:	b09d      	sub	sp, #116	@ 0x74
 800733e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007340:	9002      	str	r0, [sp, #8]
 8007342:	9006      	str	r0, [sp, #24]
 8007344:	9107      	str	r1, [sp, #28]
 8007346:	9104      	str	r1, [sp, #16]
 8007348:	4809      	ldr	r0, [pc, #36]	@ (8007370 <siprintf+0x3c>)
 800734a:	490a      	ldr	r1, [pc, #40]	@ (8007374 <siprintf+0x40>)
 800734c:	cb04      	ldmia	r3!, {r2}
 800734e:	9105      	str	r1, [sp, #20]
 8007350:	6800      	ldr	r0, [r0, #0]
 8007352:	a902      	add	r1, sp, #8
 8007354:	9301      	str	r3, [sp, #4]
 8007356:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007358:	f000 f99e 	bl	8007698 <_svfiprintf_r>
 800735c:	9b02      	ldr	r3, [sp, #8]
 800735e:	701c      	strb	r4, [r3, #0]
 8007360:	b01d      	add	sp, #116	@ 0x74
 8007362:	bc10      	pop	{r4}
 8007364:	bc08      	pop	{r3}
 8007366:	b003      	add	sp, #12
 8007368:	4718      	bx	r3
 800736a:	46c0      	nop			@ (mov r8, r8)
 800736c:	7fffffff 	.word	0x7fffffff
 8007370:	2000009c 	.word	0x2000009c
 8007374:	ffff0208 	.word	0xffff0208

08007378 <memset>:
 8007378:	0003      	movs	r3, r0
 800737a:	1882      	adds	r2, r0, r2
 800737c:	4293      	cmp	r3, r2
 800737e:	d100      	bne.n	8007382 <memset+0xa>
 8007380:	4770      	bx	lr
 8007382:	7019      	strb	r1, [r3, #0]
 8007384:	3301      	adds	r3, #1
 8007386:	e7f9      	b.n	800737c <memset+0x4>

08007388 <__errno>:
 8007388:	4b01      	ldr	r3, [pc, #4]	@ (8007390 <__errno+0x8>)
 800738a:	6818      	ldr	r0, [r3, #0]
 800738c:	4770      	bx	lr
 800738e:	46c0      	nop			@ (mov r8, r8)
 8007390:	2000009c 	.word	0x2000009c

08007394 <__libc_init_array>:
 8007394:	b570      	push	{r4, r5, r6, lr}
 8007396:	2600      	movs	r6, #0
 8007398:	4c0c      	ldr	r4, [pc, #48]	@ (80073cc <__libc_init_array+0x38>)
 800739a:	4d0d      	ldr	r5, [pc, #52]	@ (80073d0 <__libc_init_array+0x3c>)
 800739c:	1b64      	subs	r4, r4, r5
 800739e:	10a4      	asrs	r4, r4, #2
 80073a0:	42a6      	cmp	r6, r4
 80073a2:	d109      	bne.n	80073b8 <__libc_init_array+0x24>
 80073a4:	2600      	movs	r6, #0
 80073a6:	f000 ff99 	bl	80082dc <_init>
 80073aa:	4c0a      	ldr	r4, [pc, #40]	@ (80073d4 <__libc_init_array+0x40>)
 80073ac:	4d0a      	ldr	r5, [pc, #40]	@ (80073d8 <__libc_init_array+0x44>)
 80073ae:	1b64      	subs	r4, r4, r5
 80073b0:	10a4      	asrs	r4, r4, #2
 80073b2:	42a6      	cmp	r6, r4
 80073b4:	d105      	bne.n	80073c2 <__libc_init_array+0x2e>
 80073b6:	bd70      	pop	{r4, r5, r6, pc}
 80073b8:	00b3      	lsls	r3, r6, #2
 80073ba:	58eb      	ldr	r3, [r5, r3]
 80073bc:	4798      	blx	r3
 80073be:	3601      	adds	r6, #1
 80073c0:	e7ee      	b.n	80073a0 <__libc_init_array+0xc>
 80073c2:	00b3      	lsls	r3, r6, #2
 80073c4:	58eb      	ldr	r3, [r5, r3]
 80073c6:	4798      	blx	r3
 80073c8:	3601      	adds	r6, #1
 80073ca:	e7f2      	b.n	80073b2 <__libc_init_array+0x1e>
 80073cc:	08008510 	.word	0x08008510
 80073d0:	08008510 	.word	0x08008510
 80073d4:	08008514 	.word	0x08008514
 80073d8:	08008510 	.word	0x08008510

080073dc <__retarget_lock_acquire_recursive>:
 80073dc:	4770      	bx	lr

080073de <__retarget_lock_release_recursive>:
 80073de:	4770      	bx	lr

080073e0 <_free_r>:
 80073e0:	b570      	push	{r4, r5, r6, lr}
 80073e2:	0005      	movs	r5, r0
 80073e4:	1e0c      	subs	r4, r1, #0
 80073e6:	d010      	beq.n	800740a <_free_r+0x2a>
 80073e8:	3c04      	subs	r4, #4
 80073ea:	6823      	ldr	r3, [r4, #0]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	da00      	bge.n	80073f2 <_free_r+0x12>
 80073f0:	18e4      	adds	r4, r4, r3
 80073f2:	0028      	movs	r0, r5
 80073f4:	f000 f8e0 	bl	80075b8 <__malloc_lock>
 80073f8:	4a1d      	ldr	r2, [pc, #116]	@ (8007470 <_free_r+0x90>)
 80073fa:	6813      	ldr	r3, [r2, #0]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d105      	bne.n	800740c <_free_r+0x2c>
 8007400:	6063      	str	r3, [r4, #4]
 8007402:	6014      	str	r4, [r2, #0]
 8007404:	0028      	movs	r0, r5
 8007406:	f000 f8df 	bl	80075c8 <__malloc_unlock>
 800740a:	bd70      	pop	{r4, r5, r6, pc}
 800740c:	42a3      	cmp	r3, r4
 800740e:	d908      	bls.n	8007422 <_free_r+0x42>
 8007410:	6820      	ldr	r0, [r4, #0]
 8007412:	1821      	adds	r1, r4, r0
 8007414:	428b      	cmp	r3, r1
 8007416:	d1f3      	bne.n	8007400 <_free_r+0x20>
 8007418:	6819      	ldr	r1, [r3, #0]
 800741a:	685b      	ldr	r3, [r3, #4]
 800741c:	1809      	adds	r1, r1, r0
 800741e:	6021      	str	r1, [r4, #0]
 8007420:	e7ee      	b.n	8007400 <_free_r+0x20>
 8007422:	001a      	movs	r2, r3
 8007424:	685b      	ldr	r3, [r3, #4]
 8007426:	2b00      	cmp	r3, #0
 8007428:	d001      	beq.n	800742e <_free_r+0x4e>
 800742a:	42a3      	cmp	r3, r4
 800742c:	d9f9      	bls.n	8007422 <_free_r+0x42>
 800742e:	6811      	ldr	r1, [r2, #0]
 8007430:	1850      	adds	r0, r2, r1
 8007432:	42a0      	cmp	r0, r4
 8007434:	d10b      	bne.n	800744e <_free_r+0x6e>
 8007436:	6820      	ldr	r0, [r4, #0]
 8007438:	1809      	adds	r1, r1, r0
 800743a:	1850      	adds	r0, r2, r1
 800743c:	6011      	str	r1, [r2, #0]
 800743e:	4283      	cmp	r3, r0
 8007440:	d1e0      	bne.n	8007404 <_free_r+0x24>
 8007442:	6818      	ldr	r0, [r3, #0]
 8007444:	685b      	ldr	r3, [r3, #4]
 8007446:	1841      	adds	r1, r0, r1
 8007448:	6011      	str	r1, [r2, #0]
 800744a:	6053      	str	r3, [r2, #4]
 800744c:	e7da      	b.n	8007404 <_free_r+0x24>
 800744e:	42a0      	cmp	r0, r4
 8007450:	d902      	bls.n	8007458 <_free_r+0x78>
 8007452:	230c      	movs	r3, #12
 8007454:	602b      	str	r3, [r5, #0]
 8007456:	e7d5      	b.n	8007404 <_free_r+0x24>
 8007458:	6820      	ldr	r0, [r4, #0]
 800745a:	1821      	adds	r1, r4, r0
 800745c:	428b      	cmp	r3, r1
 800745e:	d103      	bne.n	8007468 <_free_r+0x88>
 8007460:	6819      	ldr	r1, [r3, #0]
 8007462:	685b      	ldr	r3, [r3, #4]
 8007464:	1809      	adds	r1, r1, r0
 8007466:	6021      	str	r1, [r4, #0]
 8007468:	6063      	str	r3, [r4, #4]
 800746a:	6054      	str	r4, [r2, #4]
 800746c:	e7ca      	b.n	8007404 <_free_r+0x24>
 800746e:	46c0      	nop			@ (mov r8, r8)
 8007470:	200003e4 	.word	0x200003e4

08007474 <sbrk_aligned>:
 8007474:	b570      	push	{r4, r5, r6, lr}
 8007476:	4e0f      	ldr	r6, [pc, #60]	@ (80074b4 <sbrk_aligned+0x40>)
 8007478:	000d      	movs	r5, r1
 800747a:	6831      	ldr	r1, [r6, #0]
 800747c:	0004      	movs	r4, r0
 800747e:	2900      	cmp	r1, #0
 8007480:	d102      	bne.n	8007488 <sbrk_aligned+0x14>
 8007482:	f000 fb95 	bl	8007bb0 <_sbrk_r>
 8007486:	6030      	str	r0, [r6, #0]
 8007488:	0029      	movs	r1, r5
 800748a:	0020      	movs	r0, r4
 800748c:	f000 fb90 	bl	8007bb0 <_sbrk_r>
 8007490:	1c43      	adds	r3, r0, #1
 8007492:	d103      	bne.n	800749c <sbrk_aligned+0x28>
 8007494:	2501      	movs	r5, #1
 8007496:	426d      	negs	r5, r5
 8007498:	0028      	movs	r0, r5
 800749a:	bd70      	pop	{r4, r5, r6, pc}
 800749c:	2303      	movs	r3, #3
 800749e:	1cc5      	adds	r5, r0, #3
 80074a0:	439d      	bics	r5, r3
 80074a2:	42a8      	cmp	r0, r5
 80074a4:	d0f8      	beq.n	8007498 <sbrk_aligned+0x24>
 80074a6:	1a29      	subs	r1, r5, r0
 80074a8:	0020      	movs	r0, r4
 80074aa:	f000 fb81 	bl	8007bb0 <_sbrk_r>
 80074ae:	3001      	adds	r0, #1
 80074b0:	d1f2      	bne.n	8007498 <sbrk_aligned+0x24>
 80074b2:	e7ef      	b.n	8007494 <sbrk_aligned+0x20>
 80074b4:	200003e0 	.word	0x200003e0

080074b8 <_malloc_r>:
 80074b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80074ba:	2203      	movs	r2, #3
 80074bc:	1ccb      	adds	r3, r1, #3
 80074be:	4393      	bics	r3, r2
 80074c0:	3308      	adds	r3, #8
 80074c2:	0005      	movs	r5, r0
 80074c4:	001f      	movs	r7, r3
 80074c6:	2b0c      	cmp	r3, #12
 80074c8:	d234      	bcs.n	8007534 <_malloc_r+0x7c>
 80074ca:	270c      	movs	r7, #12
 80074cc:	42b9      	cmp	r1, r7
 80074ce:	d833      	bhi.n	8007538 <_malloc_r+0x80>
 80074d0:	0028      	movs	r0, r5
 80074d2:	f000 f871 	bl	80075b8 <__malloc_lock>
 80074d6:	4e37      	ldr	r6, [pc, #220]	@ (80075b4 <_malloc_r+0xfc>)
 80074d8:	6833      	ldr	r3, [r6, #0]
 80074da:	001c      	movs	r4, r3
 80074dc:	2c00      	cmp	r4, #0
 80074de:	d12f      	bne.n	8007540 <_malloc_r+0x88>
 80074e0:	0039      	movs	r1, r7
 80074e2:	0028      	movs	r0, r5
 80074e4:	f7ff ffc6 	bl	8007474 <sbrk_aligned>
 80074e8:	0004      	movs	r4, r0
 80074ea:	1c43      	adds	r3, r0, #1
 80074ec:	d15f      	bne.n	80075ae <_malloc_r+0xf6>
 80074ee:	6834      	ldr	r4, [r6, #0]
 80074f0:	9400      	str	r4, [sp, #0]
 80074f2:	9b00      	ldr	r3, [sp, #0]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d14a      	bne.n	800758e <_malloc_r+0xd6>
 80074f8:	2c00      	cmp	r4, #0
 80074fa:	d052      	beq.n	80075a2 <_malloc_r+0xea>
 80074fc:	6823      	ldr	r3, [r4, #0]
 80074fe:	0028      	movs	r0, r5
 8007500:	18e3      	adds	r3, r4, r3
 8007502:	9900      	ldr	r1, [sp, #0]
 8007504:	9301      	str	r3, [sp, #4]
 8007506:	f000 fb53 	bl	8007bb0 <_sbrk_r>
 800750a:	9b01      	ldr	r3, [sp, #4]
 800750c:	4283      	cmp	r3, r0
 800750e:	d148      	bne.n	80075a2 <_malloc_r+0xea>
 8007510:	6823      	ldr	r3, [r4, #0]
 8007512:	0028      	movs	r0, r5
 8007514:	1aff      	subs	r7, r7, r3
 8007516:	0039      	movs	r1, r7
 8007518:	f7ff ffac 	bl	8007474 <sbrk_aligned>
 800751c:	3001      	adds	r0, #1
 800751e:	d040      	beq.n	80075a2 <_malloc_r+0xea>
 8007520:	6823      	ldr	r3, [r4, #0]
 8007522:	19db      	adds	r3, r3, r7
 8007524:	6023      	str	r3, [r4, #0]
 8007526:	6833      	ldr	r3, [r6, #0]
 8007528:	685a      	ldr	r2, [r3, #4]
 800752a:	2a00      	cmp	r2, #0
 800752c:	d133      	bne.n	8007596 <_malloc_r+0xde>
 800752e:	9b00      	ldr	r3, [sp, #0]
 8007530:	6033      	str	r3, [r6, #0]
 8007532:	e019      	b.n	8007568 <_malloc_r+0xb0>
 8007534:	2b00      	cmp	r3, #0
 8007536:	dac9      	bge.n	80074cc <_malloc_r+0x14>
 8007538:	230c      	movs	r3, #12
 800753a:	602b      	str	r3, [r5, #0]
 800753c:	2000      	movs	r0, #0
 800753e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007540:	6821      	ldr	r1, [r4, #0]
 8007542:	1bc9      	subs	r1, r1, r7
 8007544:	d420      	bmi.n	8007588 <_malloc_r+0xd0>
 8007546:	290b      	cmp	r1, #11
 8007548:	d90a      	bls.n	8007560 <_malloc_r+0xa8>
 800754a:	19e2      	adds	r2, r4, r7
 800754c:	6027      	str	r7, [r4, #0]
 800754e:	42a3      	cmp	r3, r4
 8007550:	d104      	bne.n	800755c <_malloc_r+0xa4>
 8007552:	6032      	str	r2, [r6, #0]
 8007554:	6863      	ldr	r3, [r4, #4]
 8007556:	6011      	str	r1, [r2, #0]
 8007558:	6053      	str	r3, [r2, #4]
 800755a:	e005      	b.n	8007568 <_malloc_r+0xb0>
 800755c:	605a      	str	r2, [r3, #4]
 800755e:	e7f9      	b.n	8007554 <_malloc_r+0x9c>
 8007560:	6862      	ldr	r2, [r4, #4]
 8007562:	42a3      	cmp	r3, r4
 8007564:	d10e      	bne.n	8007584 <_malloc_r+0xcc>
 8007566:	6032      	str	r2, [r6, #0]
 8007568:	0028      	movs	r0, r5
 800756a:	f000 f82d 	bl	80075c8 <__malloc_unlock>
 800756e:	0020      	movs	r0, r4
 8007570:	2207      	movs	r2, #7
 8007572:	300b      	adds	r0, #11
 8007574:	1d23      	adds	r3, r4, #4
 8007576:	4390      	bics	r0, r2
 8007578:	1ac2      	subs	r2, r0, r3
 800757a:	4298      	cmp	r0, r3
 800757c:	d0df      	beq.n	800753e <_malloc_r+0x86>
 800757e:	1a1b      	subs	r3, r3, r0
 8007580:	50a3      	str	r3, [r4, r2]
 8007582:	e7dc      	b.n	800753e <_malloc_r+0x86>
 8007584:	605a      	str	r2, [r3, #4]
 8007586:	e7ef      	b.n	8007568 <_malloc_r+0xb0>
 8007588:	0023      	movs	r3, r4
 800758a:	6864      	ldr	r4, [r4, #4]
 800758c:	e7a6      	b.n	80074dc <_malloc_r+0x24>
 800758e:	9c00      	ldr	r4, [sp, #0]
 8007590:	6863      	ldr	r3, [r4, #4]
 8007592:	9300      	str	r3, [sp, #0]
 8007594:	e7ad      	b.n	80074f2 <_malloc_r+0x3a>
 8007596:	001a      	movs	r2, r3
 8007598:	685b      	ldr	r3, [r3, #4]
 800759a:	42a3      	cmp	r3, r4
 800759c:	d1fb      	bne.n	8007596 <_malloc_r+0xde>
 800759e:	2300      	movs	r3, #0
 80075a0:	e7da      	b.n	8007558 <_malloc_r+0xa0>
 80075a2:	230c      	movs	r3, #12
 80075a4:	0028      	movs	r0, r5
 80075a6:	602b      	str	r3, [r5, #0]
 80075a8:	f000 f80e 	bl	80075c8 <__malloc_unlock>
 80075ac:	e7c6      	b.n	800753c <_malloc_r+0x84>
 80075ae:	6007      	str	r7, [r0, #0]
 80075b0:	e7da      	b.n	8007568 <_malloc_r+0xb0>
 80075b2:	46c0      	nop			@ (mov r8, r8)
 80075b4:	200003e4 	.word	0x200003e4

080075b8 <__malloc_lock>:
 80075b8:	b510      	push	{r4, lr}
 80075ba:	4802      	ldr	r0, [pc, #8]	@ (80075c4 <__malloc_lock+0xc>)
 80075bc:	f7ff ff0e 	bl	80073dc <__retarget_lock_acquire_recursive>
 80075c0:	bd10      	pop	{r4, pc}
 80075c2:	46c0      	nop			@ (mov r8, r8)
 80075c4:	200003dc 	.word	0x200003dc

080075c8 <__malloc_unlock>:
 80075c8:	b510      	push	{r4, lr}
 80075ca:	4802      	ldr	r0, [pc, #8]	@ (80075d4 <__malloc_unlock+0xc>)
 80075cc:	f7ff ff07 	bl	80073de <__retarget_lock_release_recursive>
 80075d0:	bd10      	pop	{r4, pc}
 80075d2:	46c0      	nop			@ (mov r8, r8)
 80075d4:	200003dc 	.word	0x200003dc

080075d8 <__ssputs_r>:
 80075d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80075da:	688e      	ldr	r6, [r1, #8]
 80075dc:	b085      	sub	sp, #20
 80075de:	001f      	movs	r7, r3
 80075e0:	000c      	movs	r4, r1
 80075e2:	680b      	ldr	r3, [r1, #0]
 80075e4:	9002      	str	r0, [sp, #8]
 80075e6:	9203      	str	r2, [sp, #12]
 80075e8:	42be      	cmp	r6, r7
 80075ea:	d830      	bhi.n	800764e <__ssputs_r+0x76>
 80075ec:	210c      	movs	r1, #12
 80075ee:	5e62      	ldrsh	r2, [r4, r1]
 80075f0:	2190      	movs	r1, #144	@ 0x90
 80075f2:	00c9      	lsls	r1, r1, #3
 80075f4:	420a      	tst	r2, r1
 80075f6:	d028      	beq.n	800764a <__ssputs_r+0x72>
 80075f8:	2003      	movs	r0, #3
 80075fa:	6921      	ldr	r1, [r4, #16]
 80075fc:	1a5b      	subs	r3, r3, r1
 80075fe:	9301      	str	r3, [sp, #4]
 8007600:	6963      	ldr	r3, [r4, #20]
 8007602:	4343      	muls	r3, r0
 8007604:	9801      	ldr	r0, [sp, #4]
 8007606:	0fdd      	lsrs	r5, r3, #31
 8007608:	18ed      	adds	r5, r5, r3
 800760a:	1c7b      	adds	r3, r7, #1
 800760c:	181b      	adds	r3, r3, r0
 800760e:	106d      	asrs	r5, r5, #1
 8007610:	42ab      	cmp	r3, r5
 8007612:	d900      	bls.n	8007616 <__ssputs_r+0x3e>
 8007614:	001d      	movs	r5, r3
 8007616:	0552      	lsls	r2, r2, #21
 8007618:	d528      	bpl.n	800766c <__ssputs_r+0x94>
 800761a:	0029      	movs	r1, r5
 800761c:	9802      	ldr	r0, [sp, #8]
 800761e:	f7ff ff4b 	bl	80074b8 <_malloc_r>
 8007622:	1e06      	subs	r6, r0, #0
 8007624:	d02c      	beq.n	8007680 <__ssputs_r+0xa8>
 8007626:	9a01      	ldr	r2, [sp, #4]
 8007628:	6921      	ldr	r1, [r4, #16]
 800762a:	f000 fade 	bl	8007bea <memcpy>
 800762e:	89a2      	ldrh	r2, [r4, #12]
 8007630:	4b18      	ldr	r3, [pc, #96]	@ (8007694 <__ssputs_r+0xbc>)
 8007632:	401a      	ands	r2, r3
 8007634:	2380      	movs	r3, #128	@ 0x80
 8007636:	4313      	orrs	r3, r2
 8007638:	81a3      	strh	r3, [r4, #12]
 800763a:	9b01      	ldr	r3, [sp, #4]
 800763c:	6126      	str	r6, [r4, #16]
 800763e:	18f6      	adds	r6, r6, r3
 8007640:	6026      	str	r6, [r4, #0]
 8007642:	003e      	movs	r6, r7
 8007644:	6165      	str	r5, [r4, #20]
 8007646:	1aed      	subs	r5, r5, r3
 8007648:	60a5      	str	r5, [r4, #8]
 800764a:	42be      	cmp	r6, r7
 800764c:	d900      	bls.n	8007650 <__ssputs_r+0x78>
 800764e:	003e      	movs	r6, r7
 8007650:	0032      	movs	r2, r6
 8007652:	9903      	ldr	r1, [sp, #12]
 8007654:	6820      	ldr	r0, [r4, #0]
 8007656:	f000 fa99 	bl	8007b8c <memmove>
 800765a:	2000      	movs	r0, #0
 800765c:	68a3      	ldr	r3, [r4, #8]
 800765e:	1b9b      	subs	r3, r3, r6
 8007660:	60a3      	str	r3, [r4, #8]
 8007662:	6823      	ldr	r3, [r4, #0]
 8007664:	199b      	adds	r3, r3, r6
 8007666:	6023      	str	r3, [r4, #0]
 8007668:	b005      	add	sp, #20
 800766a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800766c:	002a      	movs	r2, r5
 800766e:	9802      	ldr	r0, [sp, #8]
 8007670:	f000 fac4 	bl	8007bfc <_realloc_r>
 8007674:	1e06      	subs	r6, r0, #0
 8007676:	d1e0      	bne.n	800763a <__ssputs_r+0x62>
 8007678:	6921      	ldr	r1, [r4, #16]
 800767a:	9802      	ldr	r0, [sp, #8]
 800767c:	f7ff feb0 	bl	80073e0 <_free_r>
 8007680:	230c      	movs	r3, #12
 8007682:	2001      	movs	r0, #1
 8007684:	9a02      	ldr	r2, [sp, #8]
 8007686:	4240      	negs	r0, r0
 8007688:	6013      	str	r3, [r2, #0]
 800768a:	89a2      	ldrh	r2, [r4, #12]
 800768c:	3334      	adds	r3, #52	@ 0x34
 800768e:	4313      	orrs	r3, r2
 8007690:	81a3      	strh	r3, [r4, #12]
 8007692:	e7e9      	b.n	8007668 <__ssputs_r+0x90>
 8007694:	fffffb7f 	.word	0xfffffb7f

08007698 <_svfiprintf_r>:
 8007698:	b5f0      	push	{r4, r5, r6, r7, lr}
 800769a:	b0a1      	sub	sp, #132	@ 0x84
 800769c:	9003      	str	r0, [sp, #12]
 800769e:	001d      	movs	r5, r3
 80076a0:	898b      	ldrh	r3, [r1, #12]
 80076a2:	000f      	movs	r7, r1
 80076a4:	0016      	movs	r6, r2
 80076a6:	061b      	lsls	r3, r3, #24
 80076a8:	d511      	bpl.n	80076ce <_svfiprintf_r+0x36>
 80076aa:	690b      	ldr	r3, [r1, #16]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d10e      	bne.n	80076ce <_svfiprintf_r+0x36>
 80076b0:	2140      	movs	r1, #64	@ 0x40
 80076b2:	f7ff ff01 	bl	80074b8 <_malloc_r>
 80076b6:	6038      	str	r0, [r7, #0]
 80076b8:	6138      	str	r0, [r7, #16]
 80076ba:	2800      	cmp	r0, #0
 80076bc:	d105      	bne.n	80076ca <_svfiprintf_r+0x32>
 80076be:	230c      	movs	r3, #12
 80076c0:	9a03      	ldr	r2, [sp, #12]
 80076c2:	6013      	str	r3, [r2, #0]
 80076c4:	2001      	movs	r0, #1
 80076c6:	4240      	negs	r0, r0
 80076c8:	e0cf      	b.n	800786a <_svfiprintf_r+0x1d2>
 80076ca:	2340      	movs	r3, #64	@ 0x40
 80076cc:	617b      	str	r3, [r7, #20]
 80076ce:	2300      	movs	r3, #0
 80076d0:	ac08      	add	r4, sp, #32
 80076d2:	6163      	str	r3, [r4, #20]
 80076d4:	3320      	adds	r3, #32
 80076d6:	7663      	strb	r3, [r4, #25]
 80076d8:	3310      	adds	r3, #16
 80076da:	76a3      	strb	r3, [r4, #26]
 80076dc:	9507      	str	r5, [sp, #28]
 80076de:	0035      	movs	r5, r6
 80076e0:	782b      	ldrb	r3, [r5, #0]
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d001      	beq.n	80076ea <_svfiprintf_r+0x52>
 80076e6:	2b25      	cmp	r3, #37	@ 0x25
 80076e8:	d148      	bne.n	800777c <_svfiprintf_r+0xe4>
 80076ea:	1bab      	subs	r3, r5, r6
 80076ec:	9305      	str	r3, [sp, #20]
 80076ee:	42b5      	cmp	r5, r6
 80076f0:	d00b      	beq.n	800770a <_svfiprintf_r+0x72>
 80076f2:	0032      	movs	r2, r6
 80076f4:	0039      	movs	r1, r7
 80076f6:	9803      	ldr	r0, [sp, #12]
 80076f8:	f7ff ff6e 	bl	80075d8 <__ssputs_r>
 80076fc:	3001      	adds	r0, #1
 80076fe:	d100      	bne.n	8007702 <_svfiprintf_r+0x6a>
 8007700:	e0ae      	b.n	8007860 <_svfiprintf_r+0x1c8>
 8007702:	6963      	ldr	r3, [r4, #20]
 8007704:	9a05      	ldr	r2, [sp, #20]
 8007706:	189b      	adds	r3, r3, r2
 8007708:	6163      	str	r3, [r4, #20]
 800770a:	782b      	ldrb	r3, [r5, #0]
 800770c:	2b00      	cmp	r3, #0
 800770e:	d100      	bne.n	8007712 <_svfiprintf_r+0x7a>
 8007710:	e0a6      	b.n	8007860 <_svfiprintf_r+0x1c8>
 8007712:	2201      	movs	r2, #1
 8007714:	2300      	movs	r3, #0
 8007716:	4252      	negs	r2, r2
 8007718:	6062      	str	r2, [r4, #4]
 800771a:	a904      	add	r1, sp, #16
 800771c:	3254      	adds	r2, #84	@ 0x54
 800771e:	1852      	adds	r2, r2, r1
 8007720:	1c6e      	adds	r6, r5, #1
 8007722:	6023      	str	r3, [r4, #0]
 8007724:	60e3      	str	r3, [r4, #12]
 8007726:	60a3      	str	r3, [r4, #8]
 8007728:	7013      	strb	r3, [r2, #0]
 800772a:	65a3      	str	r3, [r4, #88]	@ 0x58
 800772c:	4b54      	ldr	r3, [pc, #336]	@ (8007880 <_svfiprintf_r+0x1e8>)
 800772e:	2205      	movs	r2, #5
 8007730:	0018      	movs	r0, r3
 8007732:	7831      	ldrb	r1, [r6, #0]
 8007734:	9305      	str	r3, [sp, #20]
 8007736:	f000 fa4d 	bl	8007bd4 <memchr>
 800773a:	1c75      	adds	r5, r6, #1
 800773c:	2800      	cmp	r0, #0
 800773e:	d11f      	bne.n	8007780 <_svfiprintf_r+0xe8>
 8007740:	6822      	ldr	r2, [r4, #0]
 8007742:	06d3      	lsls	r3, r2, #27
 8007744:	d504      	bpl.n	8007750 <_svfiprintf_r+0xb8>
 8007746:	2353      	movs	r3, #83	@ 0x53
 8007748:	a904      	add	r1, sp, #16
 800774a:	185b      	adds	r3, r3, r1
 800774c:	2120      	movs	r1, #32
 800774e:	7019      	strb	r1, [r3, #0]
 8007750:	0713      	lsls	r3, r2, #28
 8007752:	d504      	bpl.n	800775e <_svfiprintf_r+0xc6>
 8007754:	2353      	movs	r3, #83	@ 0x53
 8007756:	a904      	add	r1, sp, #16
 8007758:	185b      	adds	r3, r3, r1
 800775a:	212b      	movs	r1, #43	@ 0x2b
 800775c:	7019      	strb	r1, [r3, #0]
 800775e:	7833      	ldrb	r3, [r6, #0]
 8007760:	2b2a      	cmp	r3, #42	@ 0x2a
 8007762:	d016      	beq.n	8007792 <_svfiprintf_r+0xfa>
 8007764:	0035      	movs	r5, r6
 8007766:	2100      	movs	r1, #0
 8007768:	200a      	movs	r0, #10
 800776a:	68e3      	ldr	r3, [r4, #12]
 800776c:	782a      	ldrb	r2, [r5, #0]
 800776e:	1c6e      	adds	r6, r5, #1
 8007770:	3a30      	subs	r2, #48	@ 0x30
 8007772:	2a09      	cmp	r2, #9
 8007774:	d950      	bls.n	8007818 <_svfiprintf_r+0x180>
 8007776:	2900      	cmp	r1, #0
 8007778:	d111      	bne.n	800779e <_svfiprintf_r+0x106>
 800777a:	e017      	b.n	80077ac <_svfiprintf_r+0x114>
 800777c:	3501      	adds	r5, #1
 800777e:	e7af      	b.n	80076e0 <_svfiprintf_r+0x48>
 8007780:	9b05      	ldr	r3, [sp, #20]
 8007782:	6822      	ldr	r2, [r4, #0]
 8007784:	1ac0      	subs	r0, r0, r3
 8007786:	2301      	movs	r3, #1
 8007788:	4083      	lsls	r3, r0
 800778a:	4313      	orrs	r3, r2
 800778c:	002e      	movs	r6, r5
 800778e:	6023      	str	r3, [r4, #0]
 8007790:	e7cc      	b.n	800772c <_svfiprintf_r+0x94>
 8007792:	9b07      	ldr	r3, [sp, #28]
 8007794:	1d19      	adds	r1, r3, #4
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	9107      	str	r1, [sp, #28]
 800779a:	2b00      	cmp	r3, #0
 800779c:	db01      	blt.n	80077a2 <_svfiprintf_r+0x10a>
 800779e:	930b      	str	r3, [sp, #44]	@ 0x2c
 80077a0:	e004      	b.n	80077ac <_svfiprintf_r+0x114>
 80077a2:	425b      	negs	r3, r3
 80077a4:	60e3      	str	r3, [r4, #12]
 80077a6:	2302      	movs	r3, #2
 80077a8:	4313      	orrs	r3, r2
 80077aa:	6023      	str	r3, [r4, #0]
 80077ac:	782b      	ldrb	r3, [r5, #0]
 80077ae:	2b2e      	cmp	r3, #46	@ 0x2e
 80077b0:	d10c      	bne.n	80077cc <_svfiprintf_r+0x134>
 80077b2:	786b      	ldrb	r3, [r5, #1]
 80077b4:	2b2a      	cmp	r3, #42	@ 0x2a
 80077b6:	d134      	bne.n	8007822 <_svfiprintf_r+0x18a>
 80077b8:	9b07      	ldr	r3, [sp, #28]
 80077ba:	3502      	adds	r5, #2
 80077bc:	1d1a      	adds	r2, r3, #4
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	9207      	str	r2, [sp, #28]
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	da01      	bge.n	80077ca <_svfiprintf_r+0x132>
 80077c6:	2301      	movs	r3, #1
 80077c8:	425b      	negs	r3, r3
 80077ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80077cc:	4e2d      	ldr	r6, [pc, #180]	@ (8007884 <_svfiprintf_r+0x1ec>)
 80077ce:	2203      	movs	r2, #3
 80077d0:	0030      	movs	r0, r6
 80077d2:	7829      	ldrb	r1, [r5, #0]
 80077d4:	f000 f9fe 	bl	8007bd4 <memchr>
 80077d8:	2800      	cmp	r0, #0
 80077da:	d006      	beq.n	80077ea <_svfiprintf_r+0x152>
 80077dc:	2340      	movs	r3, #64	@ 0x40
 80077de:	1b80      	subs	r0, r0, r6
 80077e0:	4083      	lsls	r3, r0
 80077e2:	6822      	ldr	r2, [r4, #0]
 80077e4:	3501      	adds	r5, #1
 80077e6:	4313      	orrs	r3, r2
 80077e8:	6023      	str	r3, [r4, #0]
 80077ea:	7829      	ldrb	r1, [r5, #0]
 80077ec:	2206      	movs	r2, #6
 80077ee:	4826      	ldr	r0, [pc, #152]	@ (8007888 <_svfiprintf_r+0x1f0>)
 80077f0:	1c6e      	adds	r6, r5, #1
 80077f2:	7621      	strb	r1, [r4, #24]
 80077f4:	f000 f9ee 	bl	8007bd4 <memchr>
 80077f8:	2800      	cmp	r0, #0
 80077fa:	d038      	beq.n	800786e <_svfiprintf_r+0x1d6>
 80077fc:	4b23      	ldr	r3, [pc, #140]	@ (800788c <_svfiprintf_r+0x1f4>)
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d122      	bne.n	8007848 <_svfiprintf_r+0x1b0>
 8007802:	2207      	movs	r2, #7
 8007804:	9b07      	ldr	r3, [sp, #28]
 8007806:	3307      	adds	r3, #7
 8007808:	4393      	bics	r3, r2
 800780a:	3308      	adds	r3, #8
 800780c:	9307      	str	r3, [sp, #28]
 800780e:	6963      	ldr	r3, [r4, #20]
 8007810:	9a04      	ldr	r2, [sp, #16]
 8007812:	189b      	adds	r3, r3, r2
 8007814:	6163      	str	r3, [r4, #20]
 8007816:	e762      	b.n	80076de <_svfiprintf_r+0x46>
 8007818:	4343      	muls	r3, r0
 800781a:	0035      	movs	r5, r6
 800781c:	2101      	movs	r1, #1
 800781e:	189b      	adds	r3, r3, r2
 8007820:	e7a4      	b.n	800776c <_svfiprintf_r+0xd4>
 8007822:	2300      	movs	r3, #0
 8007824:	200a      	movs	r0, #10
 8007826:	0019      	movs	r1, r3
 8007828:	3501      	adds	r5, #1
 800782a:	6063      	str	r3, [r4, #4]
 800782c:	782a      	ldrb	r2, [r5, #0]
 800782e:	1c6e      	adds	r6, r5, #1
 8007830:	3a30      	subs	r2, #48	@ 0x30
 8007832:	2a09      	cmp	r2, #9
 8007834:	d903      	bls.n	800783e <_svfiprintf_r+0x1a6>
 8007836:	2b00      	cmp	r3, #0
 8007838:	d0c8      	beq.n	80077cc <_svfiprintf_r+0x134>
 800783a:	9109      	str	r1, [sp, #36]	@ 0x24
 800783c:	e7c6      	b.n	80077cc <_svfiprintf_r+0x134>
 800783e:	4341      	muls	r1, r0
 8007840:	0035      	movs	r5, r6
 8007842:	2301      	movs	r3, #1
 8007844:	1889      	adds	r1, r1, r2
 8007846:	e7f1      	b.n	800782c <_svfiprintf_r+0x194>
 8007848:	aa07      	add	r2, sp, #28
 800784a:	9200      	str	r2, [sp, #0]
 800784c:	0021      	movs	r1, r4
 800784e:	003a      	movs	r2, r7
 8007850:	4b0f      	ldr	r3, [pc, #60]	@ (8007890 <_svfiprintf_r+0x1f8>)
 8007852:	9803      	ldr	r0, [sp, #12]
 8007854:	e000      	b.n	8007858 <_svfiprintf_r+0x1c0>
 8007856:	bf00      	nop
 8007858:	9004      	str	r0, [sp, #16]
 800785a:	9b04      	ldr	r3, [sp, #16]
 800785c:	3301      	adds	r3, #1
 800785e:	d1d6      	bne.n	800780e <_svfiprintf_r+0x176>
 8007860:	89bb      	ldrh	r3, [r7, #12]
 8007862:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8007864:	065b      	lsls	r3, r3, #25
 8007866:	d500      	bpl.n	800786a <_svfiprintf_r+0x1d2>
 8007868:	e72c      	b.n	80076c4 <_svfiprintf_r+0x2c>
 800786a:	b021      	add	sp, #132	@ 0x84
 800786c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800786e:	aa07      	add	r2, sp, #28
 8007870:	9200      	str	r2, [sp, #0]
 8007872:	0021      	movs	r1, r4
 8007874:	003a      	movs	r2, r7
 8007876:	4b06      	ldr	r3, [pc, #24]	@ (8007890 <_svfiprintf_r+0x1f8>)
 8007878:	9803      	ldr	r0, [sp, #12]
 800787a:	f000 f87b 	bl	8007974 <_printf_i>
 800787e:	e7eb      	b.n	8007858 <_svfiprintf_r+0x1c0>
 8007880:	0800845c 	.word	0x0800845c
 8007884:	08008462 	.word	0x08008462
 8007888:	08008466 	.word	0x08008466
 800788c:	00000000 	.word	0x00000000
 8007890:	080075d9 	.word	0x080075d9

08007894 <_printf_common>:
 8007894:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007896:	0016      	movs	r6, r2
 8007898:	9301      	str	r3, [sp, #4]
 800789a:	688a      	ldr	r2, [r1, #8]
 800789c:	690b      	ldr	r3, [r1, #16]
 800789e:	000c      	movs	r4, r1
 80078a0:	9000      	str	r0, [sp, #0]
 80078a2:	4293      	cmp	r3, r2
 80078a4:	da00      	bge.n	80078a8 <_printf_common+0x14>
 80078a6:	0013      	movs	r3, r2
 80078a8:	0022      	movs	r2, r4
 80078aa:	6033      	str	r3, [r6, #0]
 80078ac:	3243      	adds	r2, #67	@ 0x43
 80078ae:	7812      	ldrb	r2, [r2, #0]
 80078b0:	2a00      	cmp	r2, #0
 80078b2:	d001      	beq.n	80078b8 <_printf_common+0x24>
 80078b4:	3301      	adds	r3, #1
 80078b6:	6033      	str	r3, [r6, #0]
 80078b8:	6823      	ldr	r3, [r4, #0]
 80078ba:	069b      	lsls	r3, r3, #26
 80078bc:	d502      	bpl.n	80078c4 <_printf_common+0x30>
 80078be:	6833      	ldr	r3, [r6, #0]
 80078c0:	3302      	adds	r3, #2
 80078c2:	6033      	str	r3, [r6, #0]
 80078c4:	6822      	ldr	r2, [r4, #0]
 80078c6:	2306      	movs	r3, #6
 80078c8:	0015      	movs	r5, r2
 80078ca:	401d      	ands	r5, r3
 80078cc:	421a      	tst	r2, r3
 80078ce:	d027      	beq.n	8007920 <_printf_common+0x8c>
 80078d0:	0023      	movs	r3, r4
 80078d2:	3343      	adds	r3, #67	@ 0x43
 80078d4:	781b      	ldrb	r3, [r3, #0]
 80078d6:	1e5a      	subs	r2, r3, #1
 80078d8:	4193      	sbcs	r3, r2
 80078da:	6822      	ldr	r2, [r4, #0]
 80078dc:	0692      	lsls	r2, r2, #26
 80078de:	d430      	bmi.n	8007942 <_printf_common+0xae>
 80078e0:	0022      	movs	r2, r4
 80078e2:	9901      	ldr	r1, [sp, #4]
 80078e4:	9800      	ldr	r0, [sp, #0]
 80078e6:	9d08      	ldr	r5, [sp, #32]
 80078e8:	3243      	adds	r2, #67	@ 0x43
 80078ea:	47a8      	blx	r5
 80078ec:	3001      	adds	r0, #1
 80078ee:	d025      	beq.n	800793c <_printf_common+0xa8>
 80078f0:	2206      	movs	r2, #6
 80078f2:	6823      	ldr	r3, [r4, #0]
 80078f4:	2500      	movs	r5, #0
 80078f6:	4013      	ands	r3, r2
 80078f8:	2b04      	cmp	r3, #4
 80078fa:	d105      	bne.n	8007908 <_printf_common+0x74>
 80078fc:	6833      	ldr	r3, [r6, #0]
 80078fe:	68e5      	ldr	r5, [r4, #12]
 8007900:	1aed      	subs	r5, r5, r3
 8007902:	43eb      	mvns	r3, r5
 8007904:	17db      	asrs	r3, r3, #31
 8007906:	401d      	ands	r5, r3
 8007908:	68a3      	ldr	r3, [r4, #8]
 800790a:	6922      	ldr	r2, [r4, #16]
 800790c:	4293      	cmp	r3, r2
 800790e:	dd01      	ble.n	8007914 <_printf_common+0x80>
 8007910:	1a9b      	subs	r3, r3, r2
 8007912:	18ed      	adds	r5, r5, r3
 8007914:	2600      	movs	r6, #0
 8007916:	42b5      	cmp	r5, r6
 8007918:	d120      	bne.n	800795c <_printf_common+0xc8>
 800791a:	2000      	movs	r0, #0
 800791c:	e010      	b.n	8007940 <_printf_common+0xac>
 800791e:	3501      	adds	r5, #1
 8007920:	68e3      	ldr	r3, [r4, #12]
 8007922:	6832      	ldr	r2, [r6, #0]
 8007924:	1a9b      	subs	r3, r3, r2
 8007926:	42ab      	cmp	r3, r5
 8007928:	ddd2      	ble.n	80078d0 <_printf_common+0x3c>
 800792a:	0022      	movs	r2, r4
 800792c:	2301      	movs	r3, #1
 800792e:	9901      	ldr	r1, [sp, #4]
 8007930:	9800      	ldr	r0, [sp, #0]
 8007932:	9f08      	ldr	r7, [sp, #32]
 8007934:	3219      	adds	r2, #25
 8007936:	47b8      	blx	r7
 8007938:	3001      	adds	r0, #1
 800793a:	d1f0      	bne.n	800791e <_printf_common+0x8a>
 800793c:	2001      	movs	r0, #1
 800793e:	4240      	negs	r0, r0
 8007940:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007942:	2030      	movs	r0, #48	@ 0x30
 8007944:	18e1      	adds	r1, r4, r3
 8007946:	3143      	adds	r1, #67	@ 0x43
 8007948:	7008      	strb	r0, [r1, #0]
 800794a:	0021      	movs	r1, r4
 800794c:	1c5a      	adds	r2, r3, #1
 800794e:	3145      	adds	r1, #69	@ 0x45
 8007950:	7809      	ldrb	r1, [r1, #0]
 8007952:	18a2      	adds	r2, r4, r2
 8007954:	3243      	adds	r2, #67	@ 0x43
 8007956:	3302      	adds	r3, #2
 8007958:	7011      	strb	r1, [r2, #0]
 800795a:	e7c1      	b.n	80078e0 <_printf_common+0x4c>
 800795c:	0022      	movs	r2, r4
 800795e:	2301      	movs	r3, #1
 8007960:	9901      	ldr	r1, [sp, #4]
 8007962:	9800      	ldr	r0, [sp, #0]
 8007964:	9f08      	ldr	r7, [sp, #32]
 8007966:	321a      	adds	r2, #26
 8007968:	47b8      	blx	r7
 800796a:	3001      	adds	r0, #1
 800796c:	d0e6      	beq.n	800793c <_printf_common+0xa8>
 800796e:	3601      	adds	r6, #1
 8007970:	e7d1      	b.n	8007916 <_printf_common+0x82>
	...

08007974 <_printf_i>:
 8007974:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007976:	b08b      	sub	sp, #44	@ 0x2c
 8007978:	9206      	str	r2, [sp, #24]
 800797a:	000a      	movs	r2, r1
 800797c:	3243      	adds	r2, #67	@ 0x43
 800797e:	9307      	str	r3, [sp, #28]
 8007980:	9005      	str	r0, [sp, #20]
 8007982:	9203      	str	r2, [sp, #12]
 8007984:	7e0a      	ldrb	r2, [r1, #24]
 8007986:	000c      	movs	r4, r1
 8007988:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800798a:	2a78      	cmp	r2, #120	@ 0x78
 800798c:	d809      	bhi.n	80079a2 <_printf_i+0x2e>
 800798e:	2a62      	cmp	r2, #98	@ 0x62
 8007990:	d80b      	bhi.n	80079aa <_printf_i+0x36>
 8007992:	2a00      	cmp	r2, #0
 8007994:	d100      	bne.n	8007998 <_printf_i+0x24>
 8007996:	e0ba      	b.n	8007b0e <_printf_i+0x19a>
 8007998:	497a      	ldr	r1, [pc, #488]	@ (8007b84 <_printf_i+0x210>)
 800799a:	9104      	str	r1, [sp, #16]
 800799c:	2a58      	cmp	r2, #88	@ 0x58
 800799e:	d100      	bne.n	80079a2 <_printf_i+0x2e>
 80079a0:	e08e      	b.n	8007ac0 <_printf_i+0x14c>
 80079a2:	0025      	movs	r5, r4
 80079a4:	3542      	adds	r5, #66	@ 0x42
 80079a6:	702a      	strb	r2, [r5, #0]
 80079a8:	e022      	b.n	80079f0 <_printf_i+0x7c>
 80079aa:	0010      	movs	r0, r2
 80079ac:	3863      	subs	r0, #99	@ 0x63
 80079ae:	2815      	cmp	r0, #21
 80079b0:	d8f7      	bhi.n	80079a2 <_printf_i+0x2e>
 80079b2:	f7f8 fbb1 	bl	8000118 <__gnu_thumb1_case_shi>
 80079b6:	0016      	.short	0x0016
 80079b8:	fff6001f 	.word	0xfff6001f
 80079bc:	fff6fff6 	.word	0xfff6fff6
 80079c0:	001ffff6 	.word	0x001ffff6
 80079c4:	fff6fff6 	.word	0xfff6fff6
 80079c8:	fff6fff6 	.word	0xfff6fff6
 80079cc:	0036009f 	.word	0x0036009f
 80079d0:	fff6007e 	.word	0xfff6007e
 80079d4:	00b0fff6 	.word	0x00b0fff6
 80079d8:	0036fff6 	.word	0x0036fff6
 80079dc:	fff6fff6 	.word	0xfff6fff6
 80079e0:	0082      	.short	0x0082
 80079e2:	0025      	movs	r5, r4
 80079e4:	681a      	ldr	r2, [r3, #0]
 80079e6:	3542      	adds	r5, #66	@ 0x42
 80079e8:	1d11      	adds	r1, r2, #4
 80079ea:	6019      	str	r1, [r3, #0]
 80079ec:	6813      	ldr	r3, [r2, #0]
 80079ee:	702b      	strb	r3, [r5, #0]
 80079f0:	2301      	movs	r3, #1
 80079f2:	e09e      	b.n	8007b32 <_printf_i+0x1be>
 80079f4:	6818      	ldr	r0, [r3, #0]
 80079f6:	6809      	ldr	r1, [r1, #0]
 80079f8:	1d02      	adds	r2, r0, #4
 80079fa:	060d      	lsls	r5, r1, #24
 80079fc:	d50b      	bpl.n	8007a16 <_printf_i+0xa2>
 80079fe:	6806      	ldr	r6, [r0, #0]
 8007a00:	601a      	str	r2, [r3, #0]
 8007a02:	2e00      	cmp	r6, #0
 8007a04:	da03      	bge.n	8007a0e <_printf_i+0x9a>
 8007a06:	232d      	movs	r3, #45	@ 0x2d
 8007a08:	9a03      	ldr	r2, [sp, #12]
 8007a0a:	4276      	negs	r6, r6
 8007a0c:	7013      	strb	r3, [r2, #0]
 8007a0e:	4b5d      	ldr	r3, [pc, #372]	@ (8007b84 <_printf_i+0x210>)
 8007a10:	270a      	movs	r7, #10
 8007a12:	9304      	str	r3, [sp, #16]
 8007a14:	e018      	b.n	8007a48 <_printf_i+0xd4>
 8007a16:	6806      	ldr	r6, [r0, #0]
 8007a18:	601a      	str	r2, [r3, #0]
 8007a1a:	0649      	lsls	r1, r1, #25
 8007a1c:	d5f1      	bpl.n	8007a02 <_printf_i+0x8e>
 8007a1e:	b236      	sxth	r6, r6
 8007a20:	e7ef      	b.n	8007a02 <_printf_i+0x8e>
 8007a22:	6808      	ldr	r0, [r1, #0]
 8007a24:	6819      	ldr	r1, [r3, #0]
 8007a26:	c940      	ldmia	r1!, {r6}
 8007a28:	0605      	lsls	r5, r0, #24
 8007a2a:	d402      	bmi.n	8007a32 <_printf_i+0xbe>
 8007a2c:	0640      	lsls	r0, r0, #25
 8007a2e:	d500      	bpl.n	8007a32 <_printf_i+0xbe>
 8007a30:	b2b6      	uxth	r6, r6
 8007a32:	6019      	str	r1, [r3, #0]
 8007a34:	4b53      	ldr	r3, [pc, #332]	@ (8007b84 <_printf_i+0x210>)
 8007a36:	270a      	movs	r7, #10
 8007a38:	9304      	str	r3, [sp, #16]
 8007a3a:	2a6f      	cmp	r2, #111	@ 0x6f
 8007a3c:	d100      	bne.n	8007a40 <_printf_i+0xcc>
 8007a3e:	3f02      	subs	r7, #2
 8007a40:	0023      	movs	r3, r4
 8007a42:	2200      	movs	r2, #0
 8007a44:	3343      	adds	r3, #67	@ 0x43
 8007a46:	701a      	strb	r2, [r3, #0]
 8007a48:	6863      	ldr	r3, [r4, #4]
 8007a4a:	60a3      	str	r3, [r4, #8]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	db06      	blt.n	8007a5e <_printf_i+0xea>
 8007a50:	2104      	movs	r1, #4
 8007a52:	6822      	ldr	r2, [r4, #0]
 8007a54:	9d03      	ldr	r5, [sp, #12]
 8007a56:	438a      	bics	r2, r1
 8007a58:	6022      	str	r2, [r4, #0]
 8007a5a:	4333      	orrs	r3, r6
 8007a5c:	d00c      	beq.n	8007a78 <_printf_i+0x104>
 8007a5e:	9d03      	ldr	r5, [sp, #12]
 8007a60:	0030      	movs	r0, r6
 8007a62:	0039      	movs	r1, r7
 8007a64:	f7f8 fbe8 	bl	8000238 <__aeabi_uidivmod>
 8007a68:	9b04      	ldr	r3, [sp, #16]
 8007a6a:	3d01      	subs	r5, #1
 8007a6c:	5c5b      	ldrb	r3, [r3, r1]
 8007a6e:	702b      	strb	r3, [r5, #0]
 8007a70:	0033      	movs	r3, r6
 8007a72:	0006      	movs	r6, r0
 8007a74:	429f      	cmp	r7, r3
 8007a76:	d9f3      	bls.n	8007a60 <_printf_i+0xec>
 8007a78:	2f08      	cmp	r7, #8
 8007a7a:	d109      	bne.n	8007a90 <_printf_i+0x11c>
 8007a7c:	6823      	ldr	r3, [r4, #0]
 8007a7e:	07db      	lsls	r3, r3, #31
 8007a80:	d506      	bpl.n	8007a90 <_printf_i+0x11c>
 8007a82:	6862      	ldr	r2, [r4, #4]
 8007a84:	6923      	ldr	r3, [r4, #16]
 8007a86:	429a      	cmp	r2, r3
 8007a88:	dc02      	bgt.n	8007a90 <_printf_i+0x11c>
 8007a8a:	2330      	movs	r3, #48	@ 0x30
 8007a8c:	3d01      	subs	r5, #1
 8007a8e:	702b      	strb	r3, [r5, #0]
 8007a90:	9b03      	ldr	r3, [sp, #12]
 8007a92:	1b5b      	subs	r3, r3, r5
 8007a94:	6123      	str	r3, [r4, #16]
 8007a96:	9b07      	ldr	r3, [sp, #28]
 8007a98:	0021      	movs	r1, r4
 8007a9a:	9300      	str	r3, [sp, #0]
 8007a9c:	9805      	ldr	r0, [sp, #20]
 8007a9e:	9b06      	ldr	r3, [sp, #24]
 8007aa0:	aa09      	add	r2, sp, #36	@ 0x24
 8007aa2:	f7ff fef7 	bl	8007894 <_printf_common>
 8007aa6:	3001      	adds	r0, #1
 8007aa8:	d148      	bne.n	8007b3c <_printf_i+0x1c8>
 8007aaa:	2001      	movs	r0, #1
 8007aac:	4240      	negs	r0, r0
 8007aae:	b00b      	add	sp, #44	@ 0x2c
 8007ab0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007ab2:	2220      	movs	r2, #32
 8007ab4:	6809      	ldr	r1, [r1, #0]
 8007ab6:	430a      	orrs	r2, r1
 8007ab8:	6022      	str	r2, [r4, #0]
 8007aba:	2278      	movs	r2, #120	@ 0x78
 8007abc:	4932      	ldr	r1, [pc, #200]	@ (8007b88 <_printf_i+0x214>)
 8007abe:	9104      	str	r1, [sp, #16]
 8007ac0:	0021      	movs	r1, r4
 8007ac2:	3145      	adds	r1, #69	@ 0x45
 8007ac4:	700a      	strb	r2, [r1, #0]
 8007ac6:	6819      	ldr	r1, [r3, #0]
 8007ac8:	6822      	ldr	r2, [r4, #0]
 8007aca:	c940      	ldmia	r1!, {r6}
 8007acc:	0610      	lsls	r0, r2, #24
 8007ace:	d402      	bmi.n	8007ad6 <_printf_i+0x162>
 8007ad0:	0650      	lsls	r0, r2, #25
 8007ad2:	d500      	bpl.n	8007ad6 <_printf_i+0x162>
 8007ad4:	b2b6      	uxth	r6, r6
 8007ad6:	6019      	str	r1, [r3, #0]
 8007ad8:	07d3      	lsls	r3, r2, #31
 8007ada:	d502      	bpl.n	8007ae2 <_printf_i+0x16e>
 8007adc:	2320      	movs	r3, #32
 8007ade:	4313      	orrs	r3, r2
 8007ae0:	6023      	str	r3, [r4, #0]
 8007ae2:	2e00      	cmp	r6, #0
 8007ae4:	d001      	beq.n	8007aea <_printf_i+0x176>
 8007ae6:	2710      	movs	r7, #16
 8007ae8:	e7aa      	b.n	8007a40 <_printf_i+0xcc>
 8007aea:	2220      	movs	r2, #32
 8007aec:	6823      	ldr	r3, [r4, #0]
 8007aee:	4393      	bics	r3, r2
 8007af0:	6023      	str	r3, [r4, #0]
 8007af2:	e7f8      	b.n	8007ae6 <_printf_i+0x172>
 8007af4:	681a      	ldr	r2, [r3, #0]
 8007af6:	680d      	ldr	r5, [r1, #0]
 8007af8:	1d10      	adds	r0, r2, #4
 8007afa:	6949      	ldr	r1, [r1, #20]
 8007afc:	6018      	str	r0, [r3, #0]
 8007afe:	6813      	ldr	r3, [r2, #0]
 8007b00:	062e      	lsls	r6, r5, #24
 8007b02:	d501      	bpl.n	8007b08 <_printf_i+0x194>
 8007b04:	6019      	str	r1, [r3, #0]
 8007b06:	e002      	b.n	8007b0e <_printf_i+0x19a>
 8007b08:	066d      	lsls	r5, r5, #25
 8007b0a:	d5fb      	bpl.n	8007b04 <_printf_i+0x190>
 8007b0c:	8019      	strh	r1, [r3, #0]
 8007b0e:	2300      	movs	r3, #0
 8007b10:	9d03      	ldr	r5, [sp, #12]
 8007b12:	6123      	str	r3, [r4, #16]
 8007b14:	e7bf      	b.n	8007a96 <_printf_i+0x122>
 8007b16:	681a      	ldr	r2, [r3, #0]
 8007b18:	1d11      	adds	r1, r2, #4
 8007b1a:	6019      	str	r1, [r3, #0]
 8007b1c:	6815      	ldr	r5, [r2, #0]
 8007b1e:	2100      	movs	r1, #0
 8007b20:	0028      	movs	r0, r5
 8007b22:	6862      	ldr	r2, [r4, #4]
 8007b24:	f000 f856 	bl	8007bd4 <memchr>
 8007b28:	2800      	cmp	r0, #0
 8007b2a:	d001      	beq.n	8007b30 <_printf_i+0x1bc>
 8007b2c:	1b40      	subs	r0, r0, r5
 8007b2e:	6060      	str	r0, [r4, #4]
 8007b30:	6863      	ldr	r3, [r4, #4]
 8007b32:	6123      	str	r3, [r4, #16]
 8007b34:	2300      	movs	r3, #0
 8007b36:	9a03      	ldr	r2, [sp, #12]
 8007b38:	7013      	strb	r3, [r2, #0]
 8007b3a:	e7ac      	b.n	8007a96 <_printf_i+0x122>
 8007b3c:	002a      	movs	r2, r5
 8007b3e:	6923      	ldr	r3, [r4, #16]
 8007b40:	9906      	ldr	r1, [sp, #24]
 8007b42:	9805      	ldr	r0, [sp, #20]
 8007b44:	9d07      	ldr	r5, [sp, #28]
 8007b46:	47a8      	blx	r5
 8007b48:	3001      	adds	r0, #1
 8007b4a:	d0ae      	beq.n	8007aaa <_printf_i+0x136>
 8007b4c:	6823      	ldr	r3, [r4, #0]
 8007b4e:	079b      	lsls	r3, r3, #30
 8007b50:	d415      	bmi.n	8007b7e <_printf_i+0x20a>
 8007b52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b54:	68e0      	ldr	r0, [r4, #12]
 8007b56:	4298      	cmp	r0, r3
 8007b58:	daa9      	bge.n	8007aae <_printf_i+0x13a>
 8007b5a:	0018      	movs	r0, r3
 8007b5c:	e7a7      	b.n	8007aae <_printf_i+0x13a>
 8007b5e:	0022      	movs	r2, r4
 8007b60:	2301      	movs	r3, #1
 8007b62:	9906      	ldr	r1, [sp, #24]
 8007b64:	9805      	ldr	r0, [sp, #20]
 8007b66:	9e07      	ldr	r6, [sp, #28]
 8007b68:	3219      	adds	r2, #25
 8007b6a:	47b0      	blx	r6
 8007b6c:	3001      	adds	r0, #1
 8007b6e:	d09c      	beq.n	8007aaa <_printf_i+0x136>
 8007b70:	3501      	adds	r5, #1
 8007b72:	68e3      	ldr	r3, [r4, #12]
 8007b74:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007b76:	1a9b      	subs	r3, r3, r2
 8007b78:	42ab      	cmp	r3, r5
 8007b7a:	dcf0      	bgt.n	8007b5e <_printf_i+0x1ea>
 8007b7c:	e7e9      	b.n	8007b52 <_printf_i+0x1de>
 8007b7e:	2500      	movs	r5, #0
 8007b80:	e7f7      	b.n	8007b72 <_printf_i+0x1fe>
 8007b82:	46c0      	nop			@ (mov r8, r8)
 8007b84:	0800846d 	.word	0x0800846d
 8007b88:	0800847e 	.word	0x0800847e

08007b8c <memmove>:
 8007b8c:	b510      	push	{r4, lr}
 8007b8e:	4288      	cmp	r0, r1
 8007b90:	d902      	bls.n	8007b98 <memmove+0xc>
 8007b92:	188b      	adds	r3, r1, r2
 8007b94:	4298      	cmp	r0, r3
 8007b96:	d308      	bcc.n	8007baa <memmove+0x1e>
 8007b98:	2300      	movs	r3, #0
 8007b9a:	429a      	cmp	r2, r3
 8007b9c:	d007      	beq.n	8007bae <memmove+0x22>
 8007b9e:	5ccc      	ldrb	r4, [r1, r3]
 8007ba0:	54c4      	strb	r4, [r0, r3]
 8007ba2:	3301      	adds	r3, #1
 8007ba4:	e7f9      	b.n	8007b9a <memmove+0xe>
 8007ba6:	5c8b      	ldrb	r3, [r1, r2]
 8007ba8:	5483      	strb	r3, [r0, r2]
 8007baa:	3a01      	subs	r2, #1
 8007bac:	d2fb      	bcs.n	8007ba6 <memmove+0x1a>
 8007bae:	bd10      	pop	{r4, pc}

08007bb0 <_sbrk_r>:
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	b570      	push	{r4, r5, r6, lr}
 8007bb4:	4d06      	ldr	r5, [pc, #24]	@ (8007bd0 <_sbrk_r+0x20>)
 8007bb6:	0004      	movs	r4, r0
 8007bb8:	0008      	movs	r0, r1
 8007bba:	602b      	str	r3, [r5, #0]
 8007bbc:	f7fc fbb8 	bl	8004330 <_sbrk>
 8007bc0:	1c43      	adds	r3, r0, #1
 8007bc2:	d103      	bne.n	8007bcc <_sbrk_r+0x1c>
 8007bc4:	682b      	ldr	r3, [r5, #0]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d000      	beq.n	8007bcc <_sbrk_r+0x1c>
 8007bca:	6023      	str	r3, [r4, #0]
 8007bcc:	bd70      	pop	{r4, r5, r6, pc}
 8007bce:	46c0      	nop			@ (mov r8, r8)
 8007bd0:	200003d8 	.word	0x200003d8

08007bd4 <memchr>:
 8007bd4:	b2c9      	uxtb	r1, r1
 8007bd6:	1882      	adds	r2, r0, r2
 8007bd8:	4290      	cmp	r0, r2
 8007bda:	d101      	bne.n	8007be0 <memchr+0xc>
 8007bdc:	2000      	movs	r0, #0
 8007bde:	4770      	bx	lr
 8007be0:	7803      	ldrb	r3, [r0, #0]
 8007be2:	428b      	cmp	r3, r1
 8007be4:	d0fb      	beq.n	8007bde <memchr+0xa>
 8007be6:	3001      	adds	r0, #1
 8007be8:	e7f6      	b.n	8007bd8 <memchr+0x4>

08007bea <memcpy>:
 8007bea:	2300      	movs	r3, #0
 8007bec:	b510      	push	{r4, lr}
 8007bee:	429a      	cmp	r2, r3
 8007bf0:	d100      	bne.n	8007bf4 <memcpy+0xa>
 8007bf2:	bd10      	pop	{r4, pc}
 8007bf4:	5ccc      	ldrb	r4, [r1, r3]
 8007bf6:	54c4      	strb	r4, [r0, r3]
 8007bf8:	3301      	adds	r3, #1
 8007bfa:	e7f8      	b.n	8007bee <memcpy+0x4>

08007bfc <_realloc_r>:
 8007bfc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007bfe:	0006      	movs	r6, r0
 8007c00:	000c      	movs	r4, r1
 8007c02:	0015      	movs	r5, r2
 8007c04:	2900      	cmp	r1, #0
 8007c06:	d105      	bne.n	8007c14 <_realloc_r+0x18>
 8007c08:	0011      	movs	r1, r2
 8007c0a:	f7ff fc55 	bl	80074b8 <_malloc_r>
 8007c0e:	0004      	movs	r4, r0
 8007c10:	0020      	movs	r0, r4
 8007c12:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007c14:	2a00      	cmp	r2, #0
 8007c16:	d103      	bne.n	8007c20 <_realloc_r+0x24>
 8007c18:	f7ff fbe2 	bl	80073e0 <_free_r>
 8007c1c:	002c      	movs	r4, r5
 8007c1e:	e7f7      	b.n	8007c10 <_realloc_r+0x14>
 8007c20:	f000 f81c 	bl	8007c5c <_malloc_usable_size_r>
 8007c24:	0007      	movs	r7, r0
 8007c26:	4285      	cmp	r5, r0
 8007c28:	d802      	bhi.n	8007c30 <_realloc_r+0x34>
 8007c2a:	0843      	lsrs	r3, r0, #1
 8007c2c:	42ab      	cmp	r3, r5
 8007c2e:	d3ef      	bcc.n	8007c10 <_realloc_r+0x14>
 8007c30:	0029      	movs	r1, r5
 8007c32:	0030      	movs	r0, r6
 8007c34:	f7ff fc40 	bl	80074b8 <_malloc_r>
 8007c38:	9001      	str	r0, [sp, #4]
 8007c3a:	2800      	cmp	r0, #0
 8007c3c:	d101      	bne.n	8007c42 <_realloc_r+0x46>
 8007c3e:	9c01      	ldr	r4, [sp, #4]
 8007c40:	e7e6      	b.n	8007c10 <_realloc_r+0x14>
 8007c42:	002a      	movs	r2, r5
 8007c44:	42bd      	cmp	r5, r7
 8007c46:	d900      	bls.n	8007c4a <_realloc_r+0x4e>
 8007c48:	003a      	movs	r2, r7
 8007c4a:	0021      	movs	r1, r4
 8007c4c:	9801      	ldr	r0, [sp, #4]
 8007c4e:	f7ff ffcc 	bl	8007bea <memcpy>
 8007c52:	0021      	movs	r1, r4
 8007c54:	0030      	movs	r0, r6
 8007c56:	f7ff fbc3 	bl	80073e0 <_free_r>
 8007c5a:	e7f0      	b.n	8007c3e <_realloc_r+0x42>

08007c5c <_malloc_usable_size_r>:
 8007c5c:	1f0b      	subs	r3, r1, #4
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	1f18      	subs	r0, r3, #4
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	da01      	bge.n	8007c6a <_malloc_usable_size_r+0xe>
 8007c66:	580b      	ldr	r3, [r1, r0]
 8007c68:	18c0      	adds	r0, r0, r3
 8007c6a:	4770      	bx	lr

08007c6c <atan2>:
 8007c6c:	b510      	push	{r4, lr}
 8007c6e:	f000 f90b 	bl	8007e88 <__ieee754_atan2>
 8007c72:	bd10      	pop	{r4, pc}

08007c74 <sqrt>:
 8007c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c76:	0004      	movs	r4, r0
 8007c78:	000d      	movs	r5, r1
 8007c7a:	f000 f821 	bl	8007cc0 <__ieee754_sqrt>
 8007c7e:	0022      	movs	r2, r4
 8007c80:	0006      	movs	r6, r0
 8007c82:	000f      	movs	r7, r1
 8007c84:	002b      	movs	r3, r5
 8007c86:	0020      	movs	r0, r4
 8007c88:	0029      	movs	r1, r5
 8007c8a:	f7fb fa1f 	bl	80030cc <__aeabi_dcmpun>
 8007c8e:	2800      	cmp	r0, #0
 8007c90:	d113      	bne.n	8007cba <sqrt+0x46>
 8007c92:	2200      	movs	r2, #0
 8007c94:	2300      	movs	r3, #0
 8007c96:	0020      	movs	r0, r4
 8007c98:	0029      	movs	r1, r5
 8007c9a:	f7f8 fbd3 	bl	8000444 <__aeabi_dcmplt>
 8007c9e:	2800      	cmp	r0, #0
 8007ca0:	d00b      	beq.n	8007cba <sqrt+0x46>
 8007ca2:	f7ff fb71 	bl	8007388 <__errno>
 8007ca6:	2321      	movs	r3, #33	@ 0x21
 8007ca8:	2200      	movs	r2, #0
 8007caa:	6003      	str	r3, [r0, #0]
 8007cac:	2300      	movs	r3, #0
 8007cae:	0010      	movs	r0, r2
 8007cb0:	0019      	movs	r1, r3
 8007cb2:	f7f9 fee1 	bl	8001a78 <__aeabi_ddiv>
 8007cb6:	0006      	movs	r6, r0
 8007cb8:	000f      	movs	r7, r1
 8007cba:	0030      	movs	r0, r6
 8007cbc:	0039      	movs	r1, r7
 8007cbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007cc0 <__ieee754_sqrt>:
 8007cc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007cc2:	000a      	movs	r2, r1
 8007cc4:	000d      	movs	r5, r1
 8007cc6:	496b      	ldr	r1, [pc, #428]	@ (8007e74 <__ieee754_sqrt+0x1b4>)
 8007cc8:	0004      	movs	r4, r0
 8007cca:	0003      	movs	r3, r0
 8007ccc:	0008      	movs	r0, r1
 8007cce:	b087      	sub	sp, #28
 8007cd0:	4028      	ands	r0, r5
 8007cd2:	4288      	cmp	r0, r1
 8007cd4:	d111      	bne.n	8007cfa <__ieee754_sqrt+0x3a>
 8007cd6:	0022      	movs	r2, r4
 8007cd8:	002b      	movs	r3, r5
 8007cda:	0020      	movs	r0, r4
 8007cdc:	0029      	movs	r1, r5
 8007cde:	f7fa fb05 	bl	80022ec <__aeabi_dmul>
 8007ce2:	0002      	movs	r2, r0
 8007ce4:	000b      	movs	r3, r1
 8007ce6:	0020      	movs	r0, r4
 8007ce8:	0029      	movs	r1, r5
 8007cea:	f7f9 faff 	bl	80012ec <__aeabi_dadd>
 8007cee:	0004      	movs	r4, r0
 8007cf0:	000d      	movs	r5, r1
 8007cf2:	0020      	movs	r0, r4
 8007cf4:	0029      	movs	r1, r5
 8007cf6:	b007      	add	sp, #28
 8007cf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007cfa:	2d00      	cmp	r5, #0
 8007cfc:	dc11      	bgt.n	8007d22 <__ieee754_sqrt+0x62>
 8007cfe:	0069      	lsls	r1, r5, #1
 8007d00:	0849      	lsrs	r1, r1, #1
 8007d02:	4321      	orrs	r1, r4
 8007d04:	d0f5      	beq.n	8007cf2 <__ieee754_sqrt+0x32>
 8007d06:	2000      	movs	r0, #0
 8007d08:	4285      	cmp	r5, r0
 8007d0a:	d010      	beq.n	8007d2e <__ieee754_sqrt+0x6e>
 8007d0c:	0022      	movs	r2, r4
 8007d0e:	002b      	movs	r3, r5
 8007d10:	0020      	movs	r0, r4
 8007d12:	0029      	movs	r1, r5
 8007d14:	f7fa fdd0 	bl	80028b8 <__aeabi_dsub>
 8007d18:	0002      	movs	r2, r0
 8007d1a:	000b      	movs	r3, r1
 8007d1c:	f7f9 feac 	bl	8001a78 <__aeabi_ddiv>
 8007d20:	e7e5      	b.n	8007cee <__ieee754_sqrt+0x2e>
 8007d22:	1528      	asrs	r0, r5, #20
 8007d24:	d115      	bne.n	8007d52 <__ieee754_sqrt+0x92>
 8007d26:	2480      	movs	r4, #128	@ 0x80
 8007d28:	2100      	movs	r1, #0
 8007d2a:	0364      	lsls	r4, r4, #13
 8007d2c:	e007      	b.n	8007d3e <__ieee754_sqrt+0x7e>
 8007d2e:	0ada      	lsrs	r2, r3, #11
 8007d30:	3815      	subs	r0, #21
 8007d32:	055b      	lsls	r3, r3, #21
 8007d34:	2a00      	cmp	r2, #0
 8007d36:	d0fa      	beq.n	8007d2e <__ieee754_sqrt+0x6e>
 8007d38:	e7f5      	b.n	8007d26 <__ieee754_sqrt+0x66>
 8007d3a:	0052      	lsls	r2, r2, #1
 8007d3c:	3101      	adds	r1, #1
 8007d3e:	4222      	tst	r2, r4
 8007d40:	d0fb      	beq.n	8007d3a <__ieee754_sqrt+0x7a>
 8007d42:	1e4c      	subs	r4, r1, #1
 8007d44:	1b00      	subs	r0, r0, r4
 8007d46:	2420      	movs	r4, #32
 8007d48:	001d      	movs	r5, r3
 8007d4a:	1a64      	subs	r4, r4, r1
 8007d4c:	40e5      	lsrs	r5, r4
 8007d4e:	408b      	lsls	r3, r1
 8007d50:	432a      	orrs	r2, r5
 8007d52:	4949      	ldr	r1, [pc, #292]	@ (8007e78 <__ieee754_sqrt+0x1b8>)
 8007d54:	0312      	lsls	r2, r2, #12
 8007d56:	1844      	adds	r4, r0, r1
 8007d58:	2180      	movs	r1, #128	@ 0x80
 8007d5a:	0b12      	lsrs	r2, r2, #12
 8007d5c:	0349      	lsls	r1, r1, #13
 8007d5e:	4311      	orrs	r1, r2
 8007d60:	07c0      	lsls	r0, r0, #31
 8007d62:	d403      	bmi.n	8007d6c <__ieee754_sqrt+0xac>
 8007d64:	0fda      	lsrs	r2, r3, #31
 8007d66:	0049      	lsls	r1, r1, #1
 8007d68:	1851      	adds	r1, r2, r1
 8007d6a:	005b      	lsls	r3, r3, #1
 8007d6c:	2500      	movs	r5, #0
 8007d6e:	1062      	asrs	r2, r4, #1
 8007d70:	0049      	lsls	r1, r1, #1
 8007d72:	2480      	movs	r4, #128	@ 0x80
 8007d74:	9205      	str	r2, [sp, #20]
 8007d76:	0fda      	lsrs	r2, r3, #31
 8007d78:	1852      	adds	r2, r2, r1
 8007d7a:	2016      	movs	r0, #22
 8007d7c:	0029      	movs	r1, r5
 8007d7e:	005b      	lsls	r3, r3, #1
 8007d80:	03a4      	lsls	r4, r4, #14
 8007d82:	190e      	adds	r6, r1, r4
 8007d84:	4296      	cmp	r6, r2
 8007d86:	dc02      	bgt.n	8007d8e <__ieee754_sqrt+0xce>
 8007d88:	1931      	adds	r1, r6, r4
 8007d8a:	1b92      	subs	r2, r2, r6
 8007d8c:	192d      	adds	r5, r5, r4
 8007d8e:	0fde      	lsrs	r6, r3, #31
 8007d90:	0052      	lsls	r2, r2, #1
 8007d92:	3801      	subs	r0, #1
 8007d94:	1992      	adds	r2, r2, r6
 8007d96:	005b      	lsls	r3, r3, #1
 8007d98:	0864      	lsrs	r4, r4, #1
 8007d9a:	2800      	cmp	r0, #0
 8007d9c:	d1f1      	bne.n	8007d82 <__ieee754_sqrt+0xc2>
 8007d9e:	2620      	movs	r6, #32
 8007da0:	2780      	movs	r7, #128	@ 0x80
 8007da2:	0004      	movs	r4, r0
 8007da4:	9604      	str	r6, [sp, #16]
 8007da6:	063f      	lsls	r7, r7, #24
 8007da8:	183e      	adds	r6, r7, r0
 8007daa:	46b4      	mov	ip, r6
 8007dac:	428a      	cmp	r2, r1
 8007dae:	dc02      	bgt.n	8007db6 <__ieee754_sqrt+0xf6>
 8007db0:	d114      	bne.n	8007ddc <__ieee754_sqrt+0x11c>
 8007db2:	429e      	cmp	r6, r3
 8007db4:	d812      	bhi.n	8007ddc <__ieee754_sqrt+0x11c>
 8007db6:	4660      	mov	r0, ip
 8007db8:	4666      	mov	r6, ip
 8007dba:	19c0      	adds	r0, r0, r7
 8007dbc:	9100      	str	r1, [sp, #0]
 8007dbe:	2e00      	cmp	r6, #0
 8007dc0:	da03      	bge.n	8007dca <__ieee754_sqrt+0x10a>
 8007dc2:	43c6      	mvns	r6, r0
 8007dc4:	0ff6      	lsrs	r6, r6, #31
 8007dc6:	198e      	adds	r6, r1, r6
 8007dc8:	9600      	str	r6, [sp, #0]
 8007dca:	1a52      	subs	r2, r2, r1
 8007dcc:	4563      	cmp	r3, ip
 8007dce:	4189      	sbcs	r1, r1
 8007dd0:	4249      	negs	r1, r1
 8007dd2:	1a52      	subs	r2, r2, r1
 8007dd4:	4661      	mov	r1, ip
 8007dd6:	1a5b      	subs	r3, r3, r1
 8007dd8:	9900      	ldr	r1, [sp, #0]
 8007dda:	19e4      	adds	r4, r4, r7
 8007ddc:	0fde      	lsrs	r6, r3, #31
 8007dde:	0052      	lsls	r2, r2, #1
 8007de0:	1992      	adds	r2, r2, r6
 8007de2:	9e04      	ldr	r6, [sp, #16]
 8007de4:	005b      	lsls	r3, r3, #1
 8007de6:	3e01      	subs	r6, #1
 8007de8:	087f      	lsrs	r7, r7, #1
 8007dea:	9604      	str	r6, [sp, #16]
 8007dec:	2e00      	cmp	r6, #0
 8007dee:	d1db      	bne.n	8007da8 <__ieee754_sqrt+0xe8>
 8007df0:	431a      	orrs	r2, r3
 8007df2:	d01f      	beq.n	8007e34 <__ieee754_sqrt+0x174>
 8007df4:	4e21      	ldr	r6, [pc, #132]	@ (8007e7c <__ieee754_sqrt+0x1bc>)
 8007df6:	4f22      	ldr	r7, [pc, #136]	@ (8007e80 <__ieee754_sqrt+0x1c0>)
 8007df8:	6830      	ldr	r0, [r6, #0]
 8007dfa:	6871      	ldr	r1, [r6, #4]
 8007dfc:	683a      	ldr	r2, [r7, #0]
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	9200      	str	r2, [sp, #0]
 8007e02:	9301      	str	r3, [sp, #4]
 8007e04:	6832      	ldr	r2, [r6, #0]
 8007e06:	6873      	ldr	r3, [r6, #4]
 8007e08:	9202      	str	r2, [sp, #8]
 8007e0a:	9303      	str	r3, [sp, #12]
 8007e0c:	9a00      	ldr	r2, [sp, #0]
 8007e0e:	9b01      	ldr	r3, [sp, #4]
 8007e10:	f7fa fd52 	bl	80028b8 <__aeabi_dsub>
 8007e14:	0002      	movs	r2, r0
 8007e16:	000b      	movs	r3, r1
 8007e18:	9802      	ldr	r0, [sp, #8]
 8007e1a:	9903      	ldr	r1, [sp, #12]
 8007e1c:	f7f8 fb1c 	bl	8000458 <__aeabi_dcmple>
 8007e20:	2800      	cmp	r0, #0
 8007e22:	d007      	beq.n	8007e34 <__ieee754_sqrt+0x174>
 8007e24:	6830      	ldr	r0, [r6, #0]
 8007e26:	6871      	ldr	r1, [r6, #4]
 8007e28:	683a      	ldr	r2, [r7, #0]
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	1c67      	adds	r7, r4, #1
 8007e2e:	d10c      	bne.n	8007e4a <__ieee754_sqrt+0x18a>
 8007e30:	9c04      	ldr	r4, [sp, #16]
 8007e32:	3501      	adds	r5, #1
 8007e34:	4a13      	ldr	r2, [pc, #76]	@ (8007e84 <__ieee754_sqrt+0x1c4>)
 8007e36:	106b      	asrs	r3, r5, #1
 8007e38:	189b      	adds	r3, r3, r2
 8007e3a:	9a05      	ldr	r2, [sp, #20]
 8007e3c:	07ed      	lsls	r5, r5, #31
 8007e3e:	0864      	lsrs	r4, r4, #1
 8007e40:	0512      	lsls	r2, r2, #20
 8007e42:	4325      	orrs	r5, r4
 8007e44:	0028      	movs	r0, r5
 8007e46:	18d1      	adds	r1, r2, r3
 8007e48:	e751      	b.n	8007cee <__ieee754_sqrt+0x2e>
 8007e4a:	f7f9 fa4f 	bl	80012ec <__aeabi_dadd>
 8007e4e:	6877      	ldr	r7, [r6, #4]
 8007e50:	6836      	ldr	r6, [r6, #0]
 8007e52:	0002      	movs	r2, r0
 8007e54:	000b      	movs	r3, r1
 8007e56:	0030      	movs	r0, r6
 8007e58:	0039      	movs	r1, r7
 8007e5a:	f7f8 faf3 	bl	8000444 <__aeabi_dcmplt>
 8007e5e:	2800      	cmp	r0, #0
 8007e60:	d004      	beq.n	8007e6c <__ieee754_sqrt+0x1ac>
 8007e62:	3402      	adds	r4, #2
 8007e64:	4263      	negs	r3, r4
 8007e66:	4163      	adcs	r3, r4
 8007e68:	18ed      	adds	r5, r5, r3
 8007e6a:	e7e3      	b.n	8007e34 <__ieee754_sqrt+0x174>
 8007e6c:	2301      	movs	r3, #1
 8007e6e:	3401      	adds	r4, #1
 8007e70:	439c      	bics	r4, r3
 8007e72:	e7df      	b.n	8007e34 <__ieee754_sqrt+0x174>
 8007e74:	7ff00000 	.word	0x7ff00000
 8007e78:	fffffc01 	.word	0xfffffc01
 8007e7c:	08008498 	.word	0x08008498
 8007e80:	08008490 	.word	0x08008490
 8007e84:	3fe00000 	.word	0x3fe00000

08007e88 <__ieee754_atan2>:
 8007e88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007e8a:	4254      	negs	r4, r2
 8007e8c:	005e      	lsls	r6, r3, #1
 8007e8e:	4314      	orrs	r4, r2
 8007e90:	4f44      	ldr	r7, [pc, #272]	@ (8007fa4 <__ieee754_atan2+0x11c>)
 8007e92:	b085      	sub	sp, #20
 8007e94:	0876      	lsrs	r6, r6, #1
 8007e96:	0fe4      	lsrs	r4, r4, #31
 8007e98:	9302      	str	r3, [sp, #8]
 8007e9a:	4334      	orrs	r4, r6
 8007e9c:	42bc      	cmp	r4, r7
 8007e9e:	d809      	bhi.n	8007eb4 <__ieee754_atan2+0x2c>
 8007ea0:	4244      	negs	r4, r0
 8007ea2:	004d      	lsls	r5, r1, #1
 8007ea4:	4304      	orrs	r4, r0
 8007ea6:	086d      	lsrs	r5, r5, #1
 8007ea8:	0fe4      	lsrs	r4, r4, #31
 8007eaa:	9101      	str	r1, [sp, #4]
 8007eac:	9003      	str	r0, [sp, #12]
 8007eae:	432c      	orrs	r4, r5
 8007eb0:	42bc      	cmp	r4, r7
 8007eb2:	d903      	bls.n	8007ebc <__ieee754_atan2+0x34>
 8007eb4:	f7f9 fa1a 	bl	80012ec <__aeabi_dadd>
 8007eb8:	b005      	add	sp, #20
 8007eba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007ebc:	4c3a      	ldr	r4, [pc, #232]	@ (8007fa8 <__ieee754_atan2+0x120>)
 8007ebe:	191c      	adds	r4, r3, r4
 8007ec0:	4314      	orrs	r4, r2
 8007ec2:	d102      	bne.n	8007eca <__ieee754_atan2+0x42>
 8007ec4:	f000 f886 	bl	8007fd4 <atan>
 8007ec8:	e7f6      	b.n	8007eb8 <__ieee754_atan2+0x30>
 8007eca:	179c      	asrs	r4, r3, #30
 8007ecc:	46a4      	mov	ip, r4
 8007ece:	2402      	movs	r4, #2
 8007ed0:	4667      	mov	r7, ip
 8007ed2:	403c      	ands	r4, r7
 8007ed4:	9f01      	ldr	r7, [sp, #4]
 8007ed6:	0fff      	lsrs	r7, r7, #31
 8007ed8:	433c      	orrs	r4, r7
 8007eda:	9f03      	ldr	r7, [sp, #12]
 8007edc:	432f      	orrs	r7, r5
 8007ede:	d106      	bne.n	8007eee <__ieee754_atan2+0x66>
 8007ee0:	2c02      	cmp	r4, #2
 8007ee2:	d056      	beq.n	8007f92 <__ieee754_atan2+0x10a>
 8007ee4:	2c03      	cmp	r4, #3
 8007ee6:	d1e7      	bne.n	8007eb8 <__ieee754_atan2+0x30>
 8007ee8:	4830      	ldr	r0, [pc, #192]	@ (8007fac <__ieee754_atan2+0x124>)
 8007eea:	4931      	ldr	r1, [pc, #196]	@ (8007fb0 <__ieee754_atan2+0x128>)
 8007eec:	e7e4      	b.n	8007eb8 <__ieee754_atan2+0x30>
 8007eee:	0037      	movs	r7, r6
 8007ef0:	4317      	orrs	r7, r2
 8007ef2:	d105      	bne.n	8007f00 <__ieee754_atan2+0x78>
 8007ef4:	9b01      	ldr	r3, [sp, #4]
 8007ef6:	482d      	ldr	r0, [pc, #180]	@ (8007fac <__ieee754_atan2+0x124>)
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	db50      	blt.n	8007f9e <__ieee754_atan2+0x116>
 8007efc:	492d      	ldr	r1, [pc, #180]	@ (8007fb4 <__ieee754_atan2+0x12c>)
 8007efe:	e7db      	b.n	8007eb8 <__ieee754_atan2+0x30>
 8007f00:	4f28      	ldr	r7, [pc, #160]	@ (8007fa4 <__ieee754_atan2+0x11c>)
 8007f02:	42be      	cmp	r6, r7
 8007f04:	d110      	bne.n	8007f28 <__ieee754_atan2+0xa0>
 8007f06:	3c01      	subs	r4, #1
 8007f08:	42b5      	cmp	r5, r6
 8007f0a:	d105      	bne.n	8007f18 <__ieee754_atan2+0x90>
 8007f0c:	4b2a      	ldr	r3, [pc, #168]	@ (8007fb8 <__ieee754_atan2+0x130>)
 8007f0e:	2c02      	cmp	r4, #2
 8007f10:	d905      	bls.n	8007f1e <__ieee754_atan2+0x96>
 8007f12:	4826      	ldr	r0, [pc, #152]	@ (8007fac <__ieee754_atan2+0x124>)
 8007f14:	4929      	ldr	r1, [pc, #164]	@ (8007fbc <__ieee754_atan2+0x134>)
 8007f16:	e7cf      	b.n	8007eb8 <__ieee754_atan2+0x30>
 8007f18:	2c02      	cmp	r4, #2
 8007f1a:	d83d      	bhi.n	8007f98 <__ieee754_atan2+0x110>
 8007f1c:	4b28      	ldr	r3, [pc, #160]	@ (8007fc0 <__ieee754_atan2+0x138>)
 8007f1e:	00e4      	lsls	r4, r4, #3
 8007f20:	191b      	adds	r3, r3, r4
 8007f22:	6818      	ldr	r0, [r3, #0]
 8007f24:	6859      	ldr	r1, [r3, #4]
 8007f26:	e7c7      	b.n	8007eb8 <__ieee754_atan2+0x30>
 8007f28:	4f1e      	ldr	r7, [pc, #120]	@ (8007fa4 <__ieee754_atan2+0x11c>)
 8007f2a:	42bd      	cmp	r5, r7
 8007f2c:	d0e2      	beq.n	8007ef4 <__ieee754_atan2+0x6c>
 8007f2e:	1bad      	subs	r5, r5, r6
 8007f30:	152d      	asrs	r5, r5, #20
 8007f32:	2d3c      	cmp	r5, #60	@ 0x3c
 8007f34:	dc17      	bgt.n	8007f66 <__ieee754_atan2+0xde>
 8007f36:	9e02      	ldr	r6, [sp, #8]
 8007f38:	2e00      	cmp	r6, #0
 8007f3a:	da01      	bge.n	8007f40 <__ieee754_atan2+0xb8>
 8007f3c:	353c      	adds	r5, #60	@ 0x3c
 8007f3e:	db15      	blt.n	8007f6c <__ieee754_atan2+0xe4>
 8007f40:	f7f9 fd9a 	bl	8001a78 <__aeabi_ddiv>
 8007f44:	f000 f9c6 	bl	80082d4 <fabs>
 8007f48:	f000 f844 	bl	8007fd4 <atan>
 8007f4c:	2c01      	cmp	r4, #1
 8007f4e:	d010      	beq.n	8007f72 <__ieee754_atan2+0xea>
 8007f50:	2c02      	cmp	r4, #2
 8007f52:	d013      	beq.n	8007f7c <__ieee754_atan2+0xf4>
 8007f54:	2c00      	cmp	r4, #0
 8007f56:	d0af      	beq.n	8007eb8 <__ieee754_atan2+0x30>
 8007f58:	4a1a      	ldr	r2, [pc, #104]	@ (8007fc4 <__ieee754_atan2+0x13c>)
 8007f5a:	4b1b      	ldr	r3, [pc, #108]	@ (8007fc8 <__ieee754_atan2+0x140>)
 8007f5c:	f7fa fcac 	bl	80028b8 <__aeabi_dsub>
 8007f60:	4a12      	ldr	r2, [pc, #72]	@ (8007fac <__ieee754_atan2+0x124>)
 8007f62:	4b1a      	ldr	r3, [pc, #104]	@ (8007fcc <__ieee754_atan2+0x144>)
 8007f64:	e012      	b.n	8007f8c <__ieee754_atan2+0x104>
 8007f66:	4811      	ldr	r0, [pc, #68]	@ (8007fac <__ieee754_atan2+0x124>)
 8007f68:	4912      	ldr	r1, [pc, #72]	@ (8007fb4 <__ieee754_atan2+0x12c>)
 8007f6a:	e7ef      	b.n	8007f4c <__ieee754_atan2+0xc4>
 8007f6c:	2000      	movs	r0, #0
 8007f6e:	2100      	movs	r1, #0
 8007f70:	e7ec      	b.n	8007f4c <__ieee754_atan2+0xc4>
 8007f72:	2480      	movs	r4, #128	@ 0x80
 8007f74:	0624      	lsls	r4, r4, #24
 8007f76:	190b      	adds	r3, r1, r4
 8007f78:	0019      	movs	r1, r3
 8007f7a:	e79d      	b.n	8007eb8 <__ieee754_atan2+0x30>
 8007f7c:	4a11      	ldr	r2, [pc, #68]	@ (8007fc4 <__ieee754_atan2+0x13c>)
 8007f7e:	4b12      	ldr	r3, [pc, #72]	@ (8007fc8 <__ieee754_atan2+0x140>)
 8007f80:	f7fa fc9a 	bl	80028b8 <__aeabi_dsub>
 8007f84:	0002      	movs	r2, r0
 8007f86:	000b      	movs	r3, r1
 8007f88:	4808      	ldr	r0, [pc, #32]	@ (8007fac <__ieee754_atan2+0x124>)
 8007f8a:	4910      	ldr	r1, [pc, #64]	@ (8007fcc <__ieee754_atan2+0x144>)
 8007f8c:	f7fa fc94 	bl	80028b8 <__aeabi_dsub>
 8007f90:	e792      	b.n	8007eb8 <__ieee754_atan2+0x30>
 8007f92:	4806      	ldr	r0, [pc, #24]	@ (8007fac <__ieee754_atan2+0x124>)
 8007f94:	490d      	ldr	r1, [pc, #52]	@ (8007fcc <__ieee754_atan2+0x144>)
 8007f96:	e78f      	b.n	8007eb8 <__ieee754_atan2+0x30>
 8007f98:	2000      	movs	r0, #0
 8007f9a:	2100      	movs	r1, #0
 8007f9c:	e78c      	b.n	8007eb8 <__ieee754_atan2+0x30>
 8007f9e:	490c      	ldr	r1, [pc, #48]	@ (8007fd0 <__ieee754_atan2+0x148>)
 8007fa0:	e78a      	b.n	8007eb8 <__ieee754_atan2+0x30>
 8007fa2:	46c0      	nop			@ (mov r8, r8)
 8007fa4:	7ff00000 	.word	0x7ff00000
 8007fa8:	c0100000 	.word	0xc0100000
 8007fac:	54442d18 	.word	0x54442d18
 8007fb0:	c00921fb 	.word	0xc00921fb
 8007fb4:	3ff921fb 	.word	0x3ff921fb
 8007fb8:	080084b8 	.word	0x080084b8
 8007fbc:	3fe921fb 	.word	0x3fe921fb
 8007fc0:	080084a0 	.word	0x080084a0
 8007fc4:	33145c07 	.word	0x33145c07
 8007fc8:	3ca1a626 	.word	0x3ca1a626
 8007fcc:	400921fb 	.word	0x400921fb
 8007fd0:	bff921fb 	.word	0xbff921fb

08007fd4 <atan>:
 8007fd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007fd6:	4b98      	ldr	r3, [pc, #608]	@ (8008238 <atan+0x264>)
 8007fd8:	b085      	sub	sp, #20
 8007fda:	004e      	lsls	r6, r1, #1
 8007fdc:	0004      	movs	r4, r0
 8007fde:	000d      	movs	r5, r1
 8007fe0:	9103      	str	r1, [sp, #12]
 8007fe2:	0876      	lsrs	r6, r6, #1
 8007fe4:	429e      	cmp	r6, r3
 8007fe6:	d918      	bls.n	800801a <atan+0x46>
 8007fe8:	4b94      	ldr	r3, [pc, #592]	@ (800823c <atan+0x268>)
 8007fea:	429e      	cmp	r6, r3
 8007fec:	d802      	bhi.n	8007ff4 <atan+0x20>
 8007fee:	d10a      	bne.n	8008006 <atan+0x32>
 8007ff0:	2800      	cmp	r0, #0
 8007ff2:	d008      	beq.n	8008006 <atan+0x32>
 8007ff4:	0022      	movs	r2, r4
 8007ff6:	002b      	movs	r3, r5
 8007ff8:	0020      	movs	r0, r4
 8007ffa:	0029      	movs	r1, r5
 8007ffc:	f7f9 f976 	bl	80012ec <__aeabi_dadd>
 8008000:	0004      	movs	r4, r0
 8008002:	000d      	movs	r5, r1
 8008004:	e005      	b.n	8008012 <atan+0x3e>
 8008006:	9b03      	ldr	r3, [sp, #12]
 8008008:	4c8d      	ldr	r4, [pc, #564]	@ (8008240 <atan+0x26c>)
 800800a:	2b00      	cmp	r3, #0
 800800c:	dc00      	bgt.n	8008010 <atan+0x3c>
 800800e:	e111      	b.n	8008234 <atan+0x260>
 8008010:	4d8c      	ldr	r5, [pc, #560]	@ (8008244 <atan+0x270>)
 8008012:	0020      	movs	r0, r4
 8008014:	0029      	movs	r1, r5
 8008016:	b005      	add	sp, #20
 8008018:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800801a:	4b8b      	ldr	r3, [pc, #556]	@ (8008248 <atan+0x274>)
 800801c:	429e      	cmp	r6, r3
 800801e:	d80f      	bhi.n	8008040 <atan+0x6c>
 8008020:	4b8a      	ldr	r3, [pc, #552]	@ (800824c <atan+0x278>)
 8008022:	429e      	cmp	r6, r3
 8008024:	d809      	bhi.n	800803a <atan+0x66>
 8008026:	4a8a      	ldr	r2, [pc, #552]	@ (8008250 <atan+0x27c>)
 8008028:	4b8a      	ldr	r3, [pc, #552]	@ (8008254 <atan+0x280>)
 800802a:	f7f9 f95f 	bl	80012ec <__aeabi_dadd>
 800802e:	2200      	movs	r2, #0
 8008030:	4b89      	ldr	r3, [pc, #548]	@ (8008258 <atan+0x284>)
 8008032:	f7f8 fa1b 	bl	800046c <__aeabi_dcmpgt>
 8008036:	2800      	cmp	r0, #0
 8008038:	d1eb      	bne.n	8008012 <atan+0x3e>
 800803a:	2301      	movs	r3, #1
 800803c:	425b      	negs	r3, r3
 800803e:	e025      	b.n	800808c <atan+0xb8>
 8008040:	f000 f948 	bl	80082d4 <fabs>
 8008044:	4b85      	ldr	r3, [pc, #532]	@ (800825c <atan+0x288>)
 8008046:	0004      	movs	r4, r0
 8008048:	000d      	movs	r5, r1
 800804a:	429e      	cmp	r6, r3
 800804c:	d900      	bls.n	8008050 <atan+0x7c>
 800804e:	e0aa      	b.n	80081a6 <atan+0x1d2>
 8008050:	4b83      	ldr	r3, [pc, #524]	@ (8008260 <atan+0x28c>)
 8008052:	429e      	cmp	r6, r3
 8008054:	d900      	bls.n	8008058 <atan+0x84>
 8008056:	e090      	b.n	800817a <atan+0x1a6>
 8008058:	0002      	movs	r2, r0
 800805a:	000b      	movs	r3, r1
 800805c:	f7f9 f946 	bl	80012ec <__aeabi_dadd>
 8008060:	2200      	movs	r2, #0
 8008062:	4b7d      	ldr	r3, [pc, #500]	@ (8008258 <atan+0x284>)
 8008064:	f7fa fc28 	bl	80028b8 <__aeabi_dsub>
 8008068:	2380      	movs	r3, #128	@ 0x80
 800806a:	0006      	movs	r6, r0
 800806c:	000f      	movs	r7, r1
 800806e:	2200      	movs	r2, #0
 8008070:	0020      	movs	r0, r4
 8008072:	0029      	movs	r1, r5
 8008074:	05db      	lsls	r3, r3, #23
 8008076:	f7f9 f939 	bl	80012ec <__aeabi_dadd>
 800807a:	000b      	movs	r3, r1
 800807c:	0002      	movs	r2, r0
 800807e:	0039      	movs	r1, r7
 8008080:	0030      	movs	r0, r6
 8008082:	f7f9 fcf9 	bl	8001a78 <__aeabi_ddiv>
 8008086:	2300      	movs	r3, #0
 8008088:	0004      	movs	r4, r0
 800808a:	000d      	movs	r5, r1
 800808c:	0022      	movs	r2, r4
 800808e:	9302      	str	r3, [sp, #8]
 8008090:	0020      	movs	r0, r4
 8008092:	002b      	movs	r3, r5
 8008094:	0029      	movs	r1, r5
 8008096:	f7fa f929 	bl	80022ec <__aeabi_dmul>
 800809a:	0002      	movs	r2, r0
 800809c:	000b      	movs	r3, r1
 800809e:	9000      	str	r0, [sp, #0]
 80080a0:	9101      	str	r1, [sp, #4]
 80080a2:	f7fa f923 	bl	80022ec <__aeabi_dmul>
 80080a6:	0006      	movs	r6, r0
 80080a8:	000f      	movs	r7, r1
 80080aa:	4a6e      	ldr	r2, [pc, #440]	@ (8008264 <atan+0x290>)
 80080ac:	4b6e      	ldr	r3, [pc, #440]	@ (8008268 <atan+0x294>)
 80080ae:	f7fa f91d 	bl	80022ec <__aeabi_dmul>
 80080b2:	4a6e      	ldr	r2, [pc, #440]	@ (800826c <atan+0x298>)
 80080b4:	4b6e      	ldr	r3, [pc, #440]	@ (8008270 <atan+0x29c>)
 80080b6:	f7f9 f919 	bl	80012ec <__aeabi_dadd>
 80080ba:	0032      	movs	r2, r6
 80080bc:	003b      	movs	r3, r7
 80080be:	f7fa f915 	bl	80022ec <__aeabi_dmul>
 80080c2:	4a6c      	ldr	r2, [pc, #432]	@ (8008274 <atan+0x2a0>)
 80080c4:	4b6c      	ldr	r3, [pc, #432]	@ (8008278 <atan+0x2a4>)
 80080c6:	f7f9 f911 	bl	80012ec <__aeabi_dadd>
 80080ca:	0032      	movs	r2, r6
 80080cc:	003b      	movs	r3, r7
 80080ce:	f7fa f90d 	bl	80022ec <__aeabi_dmul>
 80080d2:	4a6a      	ldr	r2, [pc, #424]	@ (800827c <atan+0x2a8>)
 80080d4:	4b6a      	ldr	r3, [pc, #424]	@ (8008280 <atan+0x2ac>)
 80080d6:	f7f9 f909 	bl	80012ec <__aeabi_dadd>
 80080da:	0032      	movs	r2, r6
 80080dc:	003b      	movs	r3, r7
 80080de:	f7fa f905 	bl	80022ec <__aeabi_dmul>
 80080e2:	4a68      	ldr	r2, [pc, #416]	@ (8008284 <atan+0x2b0>)
 80080e4:	4b68      	ldr	r3, [pc, #416]	@ (8008288 <atan+0x2b4>)
 80080e6:	f7f9 f901 	bl	80012ec <__aeabi_dadd>
 80080ea:	0032      	movs	r2, r6
 80080ec:	003b      	movs	r3, r7
 80080ee:	f7fa f8fd 	bl	80022ec <__aeabi_dmul>
 80080f2:	4a66      	ldr	r2, [pc, #408]	@ (800828c <atan+0x2b8>)
 80080f4:	4b66      	ldr	r3, [pc, #408]	@ (8008290 <atan+0x2bc>)
 80080f6:	f7f9 f8f9 	bl	80012ec <__aeabi_dadd>
 80080fa:	9a00      	ldr	r2, [sp, #0]
 80080fc:	9b01      	ldr	r3, [sp, #4]
 80080fe:	f7fa f8f5 	bl	80022ec <__aeabi_dmul>
 8008102:	4a64      	ldr	r2, [pc, #400]	@ (8008294 <atan+0x2c0>)
 8008104:	9000      	str	r0, [sp, #0]
 8008106:	9101      	str	r1, [sp, #4]
 8008108:	4b63      	ldr	r3, [pc, #396]	@ (8008298 <atan+0x2c4>)
 800810a:	0030      	movs	r0, r6
 800810c:	0039      	movs	r1, r7
 800810e:	f7fa f8ed 	bl	80022ec <__aeabi_dmul>
 8008112:	4a62      	ldr	r2, [pc, #392]	@ (800829c <atan+0x2c8>)
 8008114:	4b62      	ldr	r3, [pc, #392]	@ (80082a0 <atan+0x2cc>)
 8008116:	f7fa fbcf 	bl	80028b8 <__aeabi_dsub>
 800811a:	0032      	movs	r2, r6
 800811c:	003b      	movs	r3, r7
 800811e:	f7fa f8e5 	bl	80022ec <__aeabi_dmul>
 8008122:	4a60      	ldr	r2, [pc, #384]	@ (80082a4 <atan+0x2d0>)
 8008124:	4b60      	ldr	r3, [pc, #384]	@ (80082a8 <atan+0x2d4>)
 8008126:	f7fa fbc7 	bl	80028b8 <__aeabi_dsub>
 800812a:	0032      	movs	r2, r6
 800812c:	003b      	movs	r3, r7
 800812e:	f7fa f8dd 	bl	80022ec <__aeabi_dmul>
 8008132:	4a5e      	ldr	r2, [pc, #376]	@ (80082ac <atan+0x2d8>)
 8008134:	4b5e      	ldr	r3, [pc, #376]	@ (80082b0 <atan+0x2dc>)
 8008136:	f7fa fbbf 	bl	80028b8 <__aeabi_dsub>
 800813a:	0032      	movs	r2, r6
 800813c:	003b      	movs	r3, r7
 800813e:	f7fa f8d5 	bl	80022ec <__aeabi_dmul>
 8008142:	4a5c      	ldr	r2, [pc, #368]	@ (80082b4 <atan+0x2e0>)
 8008144:	4b5c      	ldr	r3, [pc, #368]	@ (80082b8 <atan+0x2e4>)
 8008146:	f7fa fbb7 	bl	80028b8 <__aeabi_dsub>
 800814a:	0032      	movs	r2, r6
 800814c:	003b      	movs	r3, r7
 800814e:	f7fa f8cd 	bl	80022ec <__aeabi_dmul>
 8008152:	0002      	movs	r2, r0
 8008154:	000b      	movs	r3, r1
 8008156:	9800      	ldr	r0, [sp, #0]
 8008158:	9901      	ldr	r1, [sp, #4]
 800815a:	f7f9 f8c7 	bl	80012ec <__aeabi_dadd>
 800815e:	002b      	movs	r3, r5
 8008160:	0022      	movs	r2, r4
 8008162:	f7fa f8c3 	bl	80022ec <__aeabi_dmul>
 8008166:	9b02      	ldr	r3, [sp, #8]
 8008168:	3301      	adds	r3, #1
 800816a:	d143      	bne.n	80081f4 <atan+0x220>
 800816c:	0002      	movs	r2, r0
 800816e:	000b      	movs	r3, r1
 8008170:	0020      	movs	r0, r4
 8008172:	0029      	movs	r1, r5
 8008174:	f7fa fba0 	bl	80028b8 <__aeabi_dsub>
 8008178:	e742      	b.n	8008000 <atan+0x2c>
 800817a:	2200      	movs	r2, #0
 800817c:	4b36      	ldr	r3, [pc, #216]	@ (8008258 <atan+0x284>)
 800817e:	f7fa fb9b 	bl	80028b8 <__aeabi_dsub>
 8008182:	2200      	movs	r2, #0
 8008184:	0006      	movs	r6, r0
 8008186:	000f      	movs	r7, r1
 8008188:	0020      	movs	r0, r4
 800818a:	0029      	movs	r1, r5
 800818c:	4b32      	ldr	r3, [pc, #200]	@ (8008258 <atan+0x284>)
 800818e:	f7f9 f8ad 	bl	80012ec <__aeabi_dadd>
 8008192:	000b      	movs	r3, r1
 8008194:	0002      	movs	r2, r0
 8008196:	0039      	movs	r1, r7
 8008198:	0030      	movs	r0, r6
 800819a:	f7f9 fc6d 	bl	8001a78 <__aeabi_ddiv>
 800819e:	2301      	movs	r3, #1
 80081a0:	0004      	movs	r4, r0
 80081a2:	000d      	movs	r5, r1
 80081a4:	e772      	b.n	800808c <atan+0xb8>
 80081a6:	4b45      	ldr	r3, [pc, #276]	@ (80082bc <atan+0x2e8>)
 80081a8:	429e      	cmp	r6, r3
 80081aa:	d819      	bhi.n	80081e0 <atan+0x20c>
 80081ac:	2200      	movs	r2, #0
 80081ae:	4b44      	ldr	r3, [pc, #272]	@ (80082c0 <atan+0x2ec>)
 80081b0:	f7fa fb82 	bl	80028b8 <__aeabi_dsub>
 80081b4:	2200      	movs	r2, #0
 80081b6:	0006      	movs	r6, r0
 80081b8:	000f      	movs	r7, r1
 80081ba:	0020      	movs	r0, r4
 80081bc:	0029      	movs	r1, r5
 80081be:	4b40      	ldr	r3, [pc, #256]	@ (80082c0 <atan+0x2ec>)
 80081c0:	f7fa f894 	bl	80022ec <__aeabi_dmul>
 80081c4:	2200      	movs	r2, #0
 80081c6:	4b24      	ldr	r3, [pc, #144]	@ (8008258 <atan+0x284>)
 80081c8:	f7f9 f890 	bl	80012ec <__aeabi_dadd>
 80081cc:	000b      	movs	r3, r1
 80081ce:	0002      	movs	r2, r0
 80081d0:	0039      	movs	r1, r7
 80081d2:	0030      	movs	r0, r6
 80081d4:	f7f9 fc50 	bl	8001a78 <__aeabi_ddiv>
 80081d8:	2302      	movs	r3, #2
 80081da:	0004      	movs	r4, r0
 80081dc:	000d      	movs	r5, r1
 80081de:	e755      	b.n	800808c <atan+0xb8>
 80081e0:	000b      	movs	r3, r1
 80081e2:	0002      	movs	r2, r0
 80081e4:	4937      	ldr	r1, [pc, #220]	@ (80082c4 <atan+0x2f0>)
 80081e6:	2000      	movs	r0, #0
 80081e8:	f7f9 fc46 	bl	8001a78 <__aeabi_ddiv>
 80081ec:	2303      	movs	r3, #3
 80081ee:	0004      	movs	r4, r0
 80081f0:	000d      	movs	r5, r1
 80081f2:	e74b      	b.n	800808c <atan+0xb8>
 80081f4:	9b02      	ldr	r3, [sp, #8]
 80081f6:	4f34      	ldr	r7, [pc, #208]	@ (80082c8 <atan+0x2f4>)
 80081f8:	00de      	lsls	r6, r3, #3
 80081fa:	4b34      	ldr	r3, [pc, #208]	@ (80082cc <atan+0x2f8>)
 80081fc:	19bf      	adds	r7, r7, r6
 80081fe:	199e      	adds	r6, r3, r6
 8008200:	6832      	ldr	r2, [r6, #0]
 8008202:	6873      	ldr	r3, [r6, #4]
 8008204:	f7fa fb58 	bl	80028b8 <__aeabi_dsub>
 8008208:	0022      	movs	r2, r4
 800820a:	002b      	movs	r3, r5
 800820c:	f7fa fb54 	bl	80028b8 <__aeabi_dsub>
 8008210:	000b      	movs	r3, r1
 8008212:	0002      	movs	r2, r0
 8008214:	6838      	ldr	r0, [r7, #0]
 8008216:	6879      	ldr	r1, [r7, #4]
 8008218:	f7fa fb4e 	bl	80028b8 <__aeabi_dsub>
 800821c:	9b03      	ldr	r3, [sp, #12]
 800821e:	0004      	movs	r4, r0
 8008220:	000d      	movs	r5, r1
 8008222:	2b00      	cmp	r3, #0
 8008224:	db00      	blt.n	8008228 <atan+0x254>
 8008226:	e6f4      	b.n	8008012 <atan+0x3e>
 8008228:	2180      	movs	r1, #128	@ 0x80
 800822a:	0609      	lsls	r1, r1, #24
 800822c:	186b      	adds	r3, r5, r1
 800822e:	0004      	movs	r4, r0
 8008230:	001d      	movs	r5, r3
 8008232:	e6ee      	b.n	8008012 <atan+0x3e>
 8008234:	4d26      	ldr	r5, [pc, #152]	@ (80082d0 <atan+0x2fc>)
 8008236:	e6ec      	b.n	8008012 <atan+0x3e>
 8008238:	440fffff 	.word	0x440fffff
 800823c:	7ff00000 	.word	0x7ff00000
 8008240:	54442d18 	.word	0x54442d18
 8008244:	3ff921fb 	.word	0x3ff921fb
 8008248:	3fdbffff 	.word	0x3fdbffff
 800824c:	3e1fffff 	.word	0x3e1fffff
 8008250:	8800759c 	.word	0x8800759c
 8008254:	7e37e43c 	.word	0x7e37e43c
 8008258:	3ff00000 	.word	0x3ff00000
 800825c:	3ff2ffff 	.word	0x3ff2ffff
 8008260:	3fe5ffff 	.word	0x3fe5ffff
 8008264:	e322da11 	.word	0xe322da11
 8008268:	3f90ad3a 	.word	0x3f90ad3a
 800826c:	24760deb 	.word	0x24760deb
 8008270:	3fa97b4b 	.word	0x3fa97b4b
 8008274:	a0d03d51 	.word	0xa0d03d51
 8008278:	3fb10d66 	.word	0x3fb10d66
 800827c:	c54c206e 	.word	0xc54c206e
 8008280:	3fb745cd 	.word	0x3fb745cd
 8008284:	920083ff 	.word	0x920083ff
 8008288:	3fc24924 	.word	0x3fc24924
 800828c:	5555550d 	.word	0x5555550d
 8008290:	3fd55555 	.word	0x3fd55555
 8008294:	2c6a6c2f 	.word	0x2c6a6c2f
 8008298:	bfa2b444 	.word	0xbfa2b444
 800829c:	52defd9a 	.word	0x52defd9a
 80082a0:	3fadde2d 	.word	0x3fadde2d
 80082a4:	af749a6d 	.word	0xaf749a6d
 80082a8:	3fb3b0f2 	.word	0x3fb3b0f2
 80082ac:	fe231671 	.word	0xfe231671
 80082b0:	3fbc71c6 	.word	0x3fbc71c6
 80082b4:	9998ebc4 	.word	0x9998ebc4
 80082b8:	3fc99999 	.word	0x3fc99999
 80082bc:	40037fff 	.word	0x40037fff
 80082c0:	3ff80000 	.word	0x3ff80000
 80082c4:	bff00000 	.word	0xbff00000
 80082c8:	080084f0 	.word	0x080084f0
 80082cc:	080084d0 	.word	0x080084d0
 80082d0:	bff921fb 	.word	0xbff921fb

080082d4 <fabs>:
 80082d4:	0049      	lsls	r1, r1, #1
 80082d6:	084b      	lsrs	r3, r1, #1
 80082d8:	0019      	movs	r1, r3
 80082da:	4770      	bx	lr

080082dc <_init>:
 80082dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082de:	46c0      	nop			@ (mov r8, r8)
 80082e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80082e2:	bc08      	pop	{r3}
 80082e4:	469e      	mov	lr, r3
 80082e6:	4770      	bx	lr

080082e8 <_fini>:
 80082e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082ea:	46c0      	nop			@ (mov r8, r8)
 80082ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80082ee:	bc08      	pop	{r3}
 80082f0:	469e      	mov	lr, r3
 80082f2:	4770      	bx	lr
