Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Dec 11 01:19:18 2021
| Host         : DESKTOP-VLN3J7K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    47 |
|    Minimum number of control sets                        |    47 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   111 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    47 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    32 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |           17 |
| No           | No                    | Yes                    |               3 |            2 |
| No           | Yes                   | No                     |              17 |            9 |
| Yes          | No                    | No                     |             159 |           46 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             256 |           76 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+-----------------------+------------------------------------------------------------------------+------------------+----------------+
|        Clock Signal       |     Enable Signal     |                            Set/Reset Signal                            | Slice Load Count | Bel Load Count |
+---------------------------+-----------------------+------------------------------------------------------------------------+------------------+----------------+
|  clkdivider/inst/clk_out1 |                       | myf/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2 |                1 |              1 |
|  clk_100mhz_IBUF_BUFG     | db1/clear_addr        |                                                                        |                1 |              1 |
|  clkdivider/inst/clk_out1 | xvga1/hreset          | xvga1/vcount_out0                                                      |                1 |              1 |
|  clk_100mhz_IBUF_BUFG     | db1/i_reg[4]_2        |                                                                        |                1 |              2 |
|  clk_100mhz_IBUF_BUFG     | db1/clean_out_reg_4   |                                                                        |                1 |              2 |
|  clkdivider/inst/clk_out1 |                       | db1/rst_in                                                             |                1 |              2 |
|  clk_100mhz_IBUF_BUFG     | db1/i_reg[5]          |                                                                        |                1 |              2 |
|  clk_100mhz_IBUF_BUFG     | db1/clean_out_reg_2   |                                                                        |                1 |              2 |
|  clk_100mhz_IBUF_BUFG     | db1/i_reg[5]_3        |                                                                        |                1 |              2 |
|  clk_100mhz_IBUF_BUFG     | db1/i_reg[4]          |                                                                        |                1 |              2 |
|  clk_100mhz_IBUF_BUFG     |                       |                                                                        |                3 |              4 |
|  clk_100mhz_IBUF_BUFG     | db1/frictionx         |                                                                        |                2 |              4 |
|  clk_100mhz_IBUF_BUFG     |                       | db1/rst_in                                                             |                4 |              6 |
|  clkdivider/inst/clk_out1 | xvga1/hreset          |                                                                        |                4 |              9 |
|  clkdivider/inst/clk_out1 |                       | xvga1/hreset                                                           |                5 |             11 |
|  clk_100mhz_IBUF_BUFG     | db1/state_reg[0]_1[0] |                                                                        |                6 |             17 |
|  clk_100mhz_IBUF_BUFG     | db1/count             | db1/count[0]_i_1_n_0                                                   |                5 |             20 |
|  clkdivider/inst/clk_out1 | db2/count             | db2/count[0]_i_1__0_n_0                                                |                5 |             20 |
|  clk_100mhz_IBUF_BUFG     | db1/clean_out_reg_0   | db1/state_reg[3]_2                                                     |                5 |             20 |
|  clk_100mhz_IBUF_BUFG     | db1/state_reg[4]_0    | db1/i_reg[5]_2                                                         |                9 |             24 |
|  clk_100mhz_IBUF_BUFG     | db1/clean_out_reg_1   |                                                                        |                7 |             25 |
|  clk_100mhz_IBUF_BUFG     | db1/clean_out_reg_3   |                                                                        |                7 |             25 |
|  clk_100mhz_IBUF_BUFG     | db1/i_reg[4]_0        |                                                                        |                7 |             25 |
|  clk_100mhz_IBUF_BUFG     | db1/dot_uni           | db1/state_reg[3]_5                                                     |                7 |             25 |
|  clk_100mhz_IBUF_BUFG     | db1/i_reg[5]_5        |                                                                        |                7 |             25 |
|  clk_100mhz_IBUF_BUFG     | db1/inccol_fys        | db1/state_reg[3]_4                                                     |                7 |             25 |
|  clk_100mhz_IBUF_BUFG     | db1/i_reg[5]_0        |                                                                        |                7 |             25 |
|  clk_100mhz_IBUF_BUFG     | db1/state_reg[0]      |                                                                        |                7 |             25 |
|  clk_100mhz_IBUF_BUFG     | db1/i_reg[6]_rep_0    |                                                                        |                7 |             25 |
|  clk_100mhz_IBUF_BUFG     | db1/i_reg[5]_1        |                                                                        |                7 |             25 |
|  clk_100mhz_IBUF_BUFG     | db1/i_reg[5]_4        |                                                                        |                7 |             25 |
|  clk_100mhz_IBUF_BUFG     | db1/inccol_fxs        | db1/state_reg[0]_0                                                     |                7 |             25 |
|  clk_100mhz_IBUF_BUFG     | db1/i_reg[4]_3        |                                                                        |                7 |             25 |
|  clk_100mhz_IBUF_BUFG     | db1/i_reg[6]          |                                                                        |                7 |             25 |
|  clk_100mhz_IBUF_BUFG     | db1/i_reg[4]_1        |                                                                        |                7 |             25 |
|  clk_100mhz_IBUF_BUFG     | db1/state_reg[3]_0[0] |                                                                        |                7 |             30 |
|  clkdivider/inst/clk_out1 |                       |                                                                        |               14 |             35 |
|  clk_100mhz_IBUF_BUFG     | db1/clear_addr        | db1/state_reg[4]                                                       |               12 |             48 |
|  clk_100mhz_IBUF_BUFG     | db1/state_reg[3]      | db1/state_reg[1]                                                       |               18 |             48 |
|  clk_100mhz_IBUF_BUFG     | db1/state_reg[2][0]   |                                                                        |               13 |             49 |
|  clk_100mhz_IBUF_BUFG     | db1/E[0]              |                                                                        |               13 |             49 |
|  clk_100mhz_IBUF_BUFG     | db1/i_reg[4]_4        |                                                                        |               14 |            100 |
|  clk_100mhz_IBUF_BUFG     | db1/i_reg[4]_5        |                                                                        |               13 |            100 |
|  clk_100mhz_IBUF_BUFG     | db1/i_reg[5]_7        |                                                                        |               13 |            100 |
|  clk_100mhz_IBUF_BUFG     | db1/i_reg[6]_rep      |                                                                        |               26 |            100 |
|  clk_100mhz_IBUF_BUFG     | db1/state_reg[3]_3    |                                                                        |               26 |            100 |
|  clk_100mhz_IBUF_BUFG     | db1/i_reg[5]_6        |                                                                        |               14 |            100 |
+---------------------------+-----------------------+------------------------------------------------------------------------+------------------+----------------+


