CAPI=2:
name: ohwr:wrpc:fasec
description: fasec Top Level

filesets:
  rtl:
    depend:
      - ohwr:wrpc:wrc_board_fasec
    files:
<<<<<<< HEAD
      - fasec.v
    file_type: verilogSource

  bd:
    files:
      - fasec_bd.tcl
    file_type: Tcl
=======
      - fasec_ref_design_wrapper.v
    file_type: VerilogSource

  bd:
    files:
      - fasec_ref_design.bd: {file_type: bd}
>>>>>>> 2c0ac34c9c4fd42f858808a5247c80fffb3736d5

  hooks:
    depend:
      - nq:vivado:common
      - nq:vivado:hooks

  constraints:
    files:
      - fasec_ref_design.xdc
    file_type: xdc

targets:
  default: &default
    filesets:
      - rtl
      - bd
      - debug ? (debug_files)
      - tool_verilator ? (verilator_waivers)
<<<<<<< HEAD
    toplevel: fasec
=======
    toplevel: fasec_ref_design_wrapper
>>>>>>> 2c0ac34c9c4fd42f858808a5247c80fffb3736d5

  lint:
    <<: *default
    description: Perform linting on all the source files
    default_tool: modelsim
    tools:
      modelsim:
        mode: lint-only
        verilator_options:
          - -Wall
      modelsim:
        mode: lint-only

  synth:
    <<: *default
    description: Synthesise the design for a fasec board
    filesets_append: [constraints]
    default_tool: vivado
    tools:
      vivado:
        part: xc7z030ffg676-2


