Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date             : Thu Feb  9 17:11:50 2023
| Host             : HOLYSHITITWORKS running 64-bit major release  (build 9200)
| Command          : report_power -file fftTest_power_routed.rpt -pb fftTest_power_summary_routed.pb -rpx fftTest_power_routed.rpx
| Design           : fftTest
| Device           : xc7a100tcsg324-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.344        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.259        |
| Device Static (W)        | 0.085        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 98.4         |
| Junction Temperature (C) | 26.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.000 |        3 |       --- |             --- |
| Slice Logic              |     0.084 |    28082 |       --- |             --- |
|   LUT as Logic           |     0.068 |     9460 |     63400 |           14.92 |
|   Register               |     0.008 |    13375 |    126800 |           10.55 |
|   CARRY4                 |     0.005 |      866 |     15850 |            5.46 |
|   LUT as Distributed RAM |     0.002 |      688 |     19000 |            3.62 |
|   F7/F8 Muxes            |     0.002 |     1227 |     63400 |            1.94 |
|   LUT as Shift Register  |    <0.001 |      333 |     19000 |            1.75 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |      119 |       --- |             --- |
| Signals                  |     0.107 |    22911 |       --- |             --- |
| Block RAM                |     0.001 |      5.5 |       135 |            4.07 |
| DSPs                     |     0.066 |       98 |       240 |           40.83 |
| I/O                      |     0.000 |       47 |       210 |           22.38 |
| Static Power             |     0.085 |          |           |                 |
| Total                    |     0.344 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.275 |       0.259 |      0.016 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| fftTest                  |     0.259 |
|   u_FFT                  |     0.167 |
|     u_SDF1_1_1           |     0.004 |
|       u_SDFCOMMUTATOR_1  |     0.002 |
|     u_SDF1_3_1           |     0.035 |
|       u_MUL4             |     0.026 |
|       u_SDFCOMMUTATOR_3  |     0.003 |
|     u_SDF1_5_1           |     0.037 |
|       u_MUL4             |     0.027 |
|       u_SDFCOMMUTATOR_5  |     0.003 |
|     u_SDF1_7_1           |     0.031 |
|       u_MUL4             |     0.024 |
|       u_SDFCOMMUTATOR_7  |     0.002 |
|     u_SDF1_9_1           |     0.012 |
|       u_MUL4             |     0.005 |
|       u_SDFCOMMUTATOR_9  |     0.003 |
|     u_SDF2_10_1          |     0.007 |
|       u_SDFCOMMUTATOR_10 |     0.003 |
|     u_SDF2_2_1           |     0.008 |
|       u_SDFCOMMUTATOR_2  |     0.002 |
|     u_SDF2_4_1           |     0.008 |
|       u_SDFCOMMUTATOR_4  |     0.003 |
|     u_SDF2_6_1           |     0.007 |
|       u_SDFCOMMUTATOR_6  |     0.002 |
|     u_twdlROM_3_1        |     0.004 |
|     u_twdlROM_5_1        |     0.005 |
|     u_twdlROM_7_1        |     0.004 |
|   u_FIR_Interpolation    |     0.080 |
+--------------------------+-----------+


