Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /tmp/alt8047_3867995321563648379.dir/0002_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decode/address_decode_clk_csr.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/tmp/alt8047_3867995321563648379.dir/0002_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decode/address_decode_clk_csr --family="Arria 10" --part=10AT115S2F45E2SG
Info: address_decode_clk_csr: "Transforming system: address_decode_clk_csr"
Info: address_decode_clk_csr: Running transform generation_view_transform
Info: address_decode_clk_csr: Running transform generation_view_transform took 0.000s
Info: address_decode_clk_csr: Running transform interconnect_transform_chooser
Info: address_decode_clk_csr: Running transform interconnect_transform_chooser took 0.009s
Info: address_decode_clk_csr: "Naming system components in system: address_decode_clk_csr"
Info: address_decode_clk_csr: "Processing generation queue"
Info: address_decode_clk_csr: "Generating: address_decode_clk_csr"
Info: address_decode_clk_csr: Done "address_decode_clk_csr" with 1 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /tmp/alt8047_3867995321563648379.dir/0002_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decode/address_decode_clk_csr.ip --synthesis=VERILOG --output-directory=/tmp/alt8047_3867995321563648379.dir/0002_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decode/address_decode_clk_csr --family="Arria 10" --part=10AT115S2F45E2SG
Info: address_decode_clk_csr: "Transforming system: address_decode_clk_csr"
Info: address_decode_clk_csr: Running transform generation_view_transform
Info: address_decode_clk_csr: Running transform generation_view_transform took 0.000s
Info: address_decode_clk_csr: Running transform interconnect_transform_chooser
Info: address_decode_clk_csr: Running transform interconnect_transform_chooser took 0.008s
Info: address_decode_clk_csr: "Naming system components in system: address_decode_clk_csr"
Info: address_decode_clk_csr: "Processing generation queue"
Info: address_decode_clk_csr: "Generating: address_decode_clk_csr"
Info: address_decode_clk_csr: Done "address_decode_clk_csr" with 1 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /tmp/alt8047_3867995321563648379.dir/0002_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decode/address_decode_clk_csr.ip --synthesis=VERILOG --ipxact --output-directory=/tmp/alt8047_3867995321563648379.dir/0002_alt_em10g32_0_gen/rtl/address_decoder/ip/address_decode/address_decode_clk_csr --family="Arria 10" --part=10AT115S2F45E2SG
Info: Finished: IP-XACT
