-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.4.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity conv_layer2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    output_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    output_V_ce0 : OUT STD_LOGIC;
    output_V_we0 : OUT STD_LOGIC;
    output_V_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    image_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    image_V_ce0 : OUT STD_LOGIC;
    image_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    image_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    image_V_ce1 : OUT STD_LOGIC;
    image_V_q1 : IN STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of conv_layer2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000010";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000100";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000001000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000010000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000100000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (17 downto 0) := "000000000001000000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (17 downto 0) := "000000000010000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (17 downto 0) := "000000000100000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (17 downto 0) := "000000001000000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (17 downto 0) := "000000010000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (17 downto 0) := "000000100000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (17 downto 0) := "000001000000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (17 downto 0) := "000010000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (17 downto 0) := "000100000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (17 downto 0) := "001000000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (17 downto 0) := "010000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv12_A90 : STD_LOGIC_VECTOR (11 downto 0) := "101010010000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv8_A9 : STD_LOGIC_VECTOR (7 downto 0) := "10101001";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv12_2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_const_lv12_3 : STD_LOGIC_VECTOR (11 downto 0) := "000000000011";
    constant ap_const_lv12_4 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_const_lv12_5 : STD_LOGIC_VECTOR (11 downto 0) := "000000000101";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv12_6 : STD_LOGIC_VECTOR (11 downto 0) := "000000000110";
    constant ap_const_lv12_7 : STD_LOGIC_VECTOR (11 downto 0) := "000000000111";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv8_D : STD_LOGIC_VECTOR (7 downto 0) := "00001101";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal conv_layer2_weights_63_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_layer2_weights_63_ce0 : STD_LOGIC;
    signal conv_layer2_weights_63_q0 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_61_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_layer2_weights_61_ce0 : STD_LOGIC;
    signal conv_layer2_weights_61_q0 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_59_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_layer2_weights_59_ce0 : STD_LOGIC;
    signal conv_layer2_weights_59_q0 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_57_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_layer2_weights_57_ce0 : STD_LOGIC;
    signal conv_layer2_weights_57_q0 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_55_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_layer2_weights_55_ce0 : STD_LOGIC;
    signal conv_layer2_weights_55_q0 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_53_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_layer2_weights_53_ce0 : STD_LOGIC;
    signal conv_layer2_weights_53_q0 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_51_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_layer2_weights_51_ce0 : STD_LOGIC;
    signal conv_layer2_weights_51_q0 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_49_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_layer2_weights_49_ce0 : STD_LOGIC;
    signal conv_layer2_weights_49_q0 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_47_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_layer2_weights_47_ce0 : STD_LOGIC;
    signal conv_layer2_weights_47_q0 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_45_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_layer2_weights_45_ce0 : STD_LOGIC;
    signal conv_layer2_weights_45_q0 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_43_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_layer2_weights_43_ce0 : STD_LOGIC;
    signal conv_layer2_weights_43_q0 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_41_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_layer2_weights_41_ce0 : STD_LOGIC;
    signal conv_layer2_weights_41_q0 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_39_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_layer2_weights_39_ce0 : STD_LOGIC;
    signal conv_layer2_weights_39_q0 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_37_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_layer2_weights_37_ce0 : STD_LOGIC;
    signal conv_layer2_weights_37_q0 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_35_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_layer2_weights_35_ce0 : STD_LOGIC;
    signal conv_layer2_weights_35_q0 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_33_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_layer2_weights_33_ce0 : STD_LOGIC;
    signal conv_layer2_weights_33_q0 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_31_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_layer2_weights_31_ce0 : STD_LOGIC;
    signal conv_layer2_weights_31_q0 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_29_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_layer2_weights_29_ce0 : STD_LOGIC;
    signal conv_layer2_weights_29_q0 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_27_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_layer2_weights_27_ce0 : STD_LOGIC;
    signal conv_layer2_weights_27_q0 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_25_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_layer2_weights_25_ce0 : STD_LOGIC;
    signal conv_layer2_weights_25_q0 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_23_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_layer2_weights_23_ce0 : STD_LOGIC;
    signal conv_layer2_weights_23_q0 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_21_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_layer2_weights_21_ce0 : STD_LOGIC;
    signal conv_layer2_weights_21_q0 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_19_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_layer2_weights_19_ce0 : STD_LOGIC;
    signal conv_layer2_weights_19_q0 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_17_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_layer2_weights_17_ce0 : STD_LOGIC;
    signal conv_layer2_weights_17_q0 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_15_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_layer2_weights_15_ce0 : STD_LOGIC;
    signal conv_layer2_weights_15_q0 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_13_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_layer2_weights_13_ce0 : STD_LOGIC;
    signal conv_layer2_weights_13_q0 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_layer2_weights_11_ce0 : STD_LOGIC;
    signal conv_layer2_weights_11_q0 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_layer2_weights_9_ce0 : STD_LOGIC;
    signal conv_layer2_weights_9_q0 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_layer2_weights_7_ce0 : STD_LOGIC;
    signal conv_layer2_weights_7_q0 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_layer2_weights_5_ce0 : STD_LOGIC;
    signal conv_layer2_weights_5_q0 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_layer2_weights_3_ce0 : STD_LOGIC;
    signal conv_layer2_weights_3_q0 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_layer2_weights_1_ce0 : STD_LOGIC;
    signal conv_layer2_weights_1_q0 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_bias_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal conv_layer2_bias_V_ce0 : STD_LOGIC;
    signal conv_layer2_bias_V_q0 : STD_LOGIC_VECTOR (19 downto 0);
    signal indvar_flatten1_reg_845 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_reg_856 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten_reg_867 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_reg_878 : STD_LOGIC_VECTOR (3 downto 0);
    signal j_reg_889 : STD_LOGIC_VECTOR (3 downto 0);
    signal reg_900 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_state4_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state20_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal exitcond_flatten1_reg_2823 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state5_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state21_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state6_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state22_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_state7_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_state8_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_state9_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_state10_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_state11_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_state12_pp0_stage10_iter0 : BOOLEAN;
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_state13_pp0_stage11_iter0 : BOOLEAN;
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_state14_pp0_stage12_iter0 : BOOLEAN;
    signal ap_block_pp0_stage12_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_block_state15_pp0_stage13_iter0 : BOOLEAN;
    signal ap_block_pp0_stage13_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_block_state16_pp0_stage14_iter0 : BOOLEAN;
    signal ap_block_pp0_stage14_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal ap_block_state17_pp0_stage15_iter0 : BOOLEAN;
    signal ap_block_pp0_stage15_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state3_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state19_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_reg_pp0_iter1_exitcond_flatten1_reg_2823 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_904 : STD_LOGIC_VECTOR (23 downto 0);
    signal exitcond_flatten1_fu_914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next1_fu_920_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal indvar_flatten_next1_reg_2827 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_mid2_v_fu_946_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_mid2_v_reg_2832 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_pp0_iter1_tmp_mid2_v_reg_2832 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_mid2_fu_992_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal j_mid2_reg_2839 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_mid2_34_fu_1000_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_mid2_34_reg_2846 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_62_1_mid2_fu_1014_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_62_1_mid2_reg_2854 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten_next_fu_1028_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten_next_reg_2860 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_mid2_fu_1036_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_mid2_reg_2865 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1753_fu_1066_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1753_reg_2910 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1_fu_1072_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1_reg_2915 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_2622_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1755_reg_2920 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter1_tmp_1755_reg_2920 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1816_cast_fu_1095_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1816_cast_reg_2925 : STD_LOGIC_VECTOR (11 downto 0);
    signal conv_layer2_weights_1_reg_2945 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_3_reg_2950 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_5_reg_2975 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_7_reg_2980 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_19_0_0_1_fu_2637_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_19_0_0_1_reg_3005 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_82_reg_3010 : STD_LOGIC_VECTOR (22 downto 0);
    signal conv_layer2_weights_9_reg_3015 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_11_reg_3020 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_19_0_0_2_fu_2643_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_19_0_0_2_reg_3045 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_1773_reg_3050 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_19_0_0_3_fu_2649_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_19_0_0_3_reg_3055 : STD_LOGIC_VECTOR (42 downto 0);
    signal conv_layer2_weights_13_reg_3060 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_15_reg_3065 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_19_0_0_4_fu_2655_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_19_0_0_4_reg_3080 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_1775_reg_3085 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_19_0_0_5_fu_2661_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_19_0_0_5_reg_3090 : STD_LOGIC_VECTOR (42 downto 0);
    signal j_2_fu_1308_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal j_2_reg_3095 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_65_0_1_fu_1313_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_65_0_1_reg_3100 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1843_cast_fu_1333_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1843_cast_reg_3105 : STD_LOGIC_VECTOR (11 downto 0);
    signal conv_layer2_weights_17_reg_3125 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_19_reg_3130 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_19_0_0_6_fu_2667_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_19_0_0_6_reg_3145 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_1777_reg_3150 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_19_0_0_7_fu_2673_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_19_0_0_7_reg_3155 : STD_LOGIC_VECTOR (42 downto 0);
    signal conv_layer2_weights_21_reg_3170 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_23_reg_3175 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_19_0_1_fu_2679_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_19_0_1_reg_3200 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_1795_reg_3205 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_19_0_1_1_fu_2685_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_19_0_1_1_reg_3210 : STD_LOGIC_VECTOR (42 downto 0);
    signal conv_layer2_weights_25_reg_3215 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_27_reg_3220 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_19_0_1_2_fu_2691_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_19_0_1_2_reg_3245 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_1797_reg_3250 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_19_0_1_3_fu_2697_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_19_0_1_3_reg_3255 : STD_LOGIC_VECTOR (42 downto 0);
    signal conv_layer2_weights_29_reg_3260 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_31_reg_3265 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_1826_cast_fu_1663_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1826_cast_reg_3280 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1787_fu_1682_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1787_reg_3300 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_86_fu_1687_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_86_reg_3305 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_19_0_1_4_fu_2703_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_19_0_1_4_reg_3310 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_1799_reg_3315 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_19_0_1_5_fu_2709_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_19_0_1_5_reg_3320 : STD_LOGIC_VECTOR (42 downto 0);
    signal conv_layer2_weights_33_reg_3325 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_35_reg_3330 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_19_0_1_6_fu_2715_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_19_0_1_6_reg_3355 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_1801_reg_3360 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_19_0_1_7_fu_2721_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_19_0_1_7_reg_3365 : STD_LOGIC_VECTOR (42 downto 0);
    signal conv_layer2_weights_37_reg_3370 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_39_reg_3375 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_19_1_fu_2727_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_19_1_reg_3400 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_1803_reg_3405 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_19_1_0_1_fu_2733_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_19_1_0_1_reg_3410 : STD_LOGIC_VECTOR (42 downto 0);
    signal conv_layer2_weights_41_reg_3415 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_43_reg_3420 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_19_1_0_2_fu_2739_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_19_1_0_2_reg_3445 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_1805_reg_3450 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_19_1_0_3_fu_2745_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_19_1_0_3_reg_3455 : STD_LOGIC_VECTOR (42 downto 0);
    signal conv_layer2_weights_45_reg_3460 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_47_reg_3465 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_1853_cast_fu_2025_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1853_cast_reg_3480 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_19_1_0_4_fu_2751_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_19_1_0_4_reg_3500 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_1807_reg_3505 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_19_1_0_5_fu_2757_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_19_1_0_5_reg_3510 : STD_LOGIC_VECTOR (42 downto 0);
    signal conv_layer2_weights_49_reg_3515 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_51_reg_3520 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_19_1_0_6_fu_2763_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_19_1_0_6_reg_3545 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_1809_reg_3550 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_19_1_0_7_fu_2769_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_19_1_0_7_reg_3555 : STD_LOGIC_VECTOR (42 downto 0);
    signal conv_layer2_weights_53_reg_3560 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_55_reg_3565 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_19_1_1_fu_2775_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_19_1_1_reg_3605 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_1811_reg_3610 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_19_1_1_1_fu_2781_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_19_1_1_1_reg_3615 : STD_LOGIC_VECTOR (42 downto 0);
    signal conv_layer2_weights_57_reg_3620 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_59_reg_3625 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_61_reg_3630 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_weights_63_reg_3635 : STD_LOGIC_VECTOR (18 downto 0);
    signal conv_layer2_bias_V_l_reg_3640 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_19_1_1_2_fu_2787_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_19_1_1_2_reg_3656 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_1813_reg_3661 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_19_1_1_3_fu_2793_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_19_1_1_3_reg_3666 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_19_1_1_4_fu_2799_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_19_1_1_4_reg_3671 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_1815_reg_3676 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_19_1_1_5_fu_2805_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_19_1_1_5_reg_3681 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_19_1_1_6_fu_2811_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_19_1_1_6_reg_3686 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_1817_reg_3691 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_19_1_1_7_fu_2817_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_19_1_1_7_reg_3696 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_s_fu_2568_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_s_reg_3701 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_cast_fu_2574_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Val2_cast_reg_3706 : STD_LOGIC_VECTOR (22 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_block_pp0_stage15_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_phi_mux_indvar_flatten1_phi_fu_849_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_filter_phi_fu_860_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_indvar_flatten_phi_fu_871_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_i_phi_fu_882_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_j_phi_fu_893_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal tmp_79_fu_1088_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1817_cast_fu_1109_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal tmp_1818_cast_fu_1119_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1819_cast_fu_1129_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal tmp_1820_cast_fu_1145_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1821_cast_fu_1155_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal tmp_1822_cast_fu_1188_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1823_cast_fu_1198_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal tmp_85_fu_1326_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1844_cast_fu_1347_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal tmp_1845_cast_fu_1424_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1846_cast_fu_1434_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal tmp_1847_cast_fu_1493_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1848_cast_fu_1503_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal tmp_1849_cast_fu_1537_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1850_cast_fu_1547_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal tmp_81_fu_1656_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1827_cast_fu_1677_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage10 : BOOLEAN;
    signal tmp_1828_cast_fu_1763_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1829_cast_fu_1773_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage11 : BOOLEAN;
    signal tmp_1830_cast_fu_1850_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1831_cast_fu_1860_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage12 : BOOLEAN;
    signal tmp_1832_cast_fu_1937_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1833_cast_fu_1947_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage13 : BOOLEAN;
    signal tmp_87_fu_2019_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1854_cast_fu_2038_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage14 : BOOLEAN;
    signal tmp_1855_cast_fu_2115_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1856_cast_fu_2125_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage15 : BOOLEAN;
    signal tmp_1857_cast_fu_2202_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1858_cast_fu_2212_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1859_cast_fu_2289_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1860_cast_fu_2299_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1813_cast_fu_2600_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exitcond_flatten_fu_932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal filter_1_fu_926_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_7_fu_908_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal exitcond_fu_968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_exitcond_flatten_fu_962_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_mid_fu_938_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal exitcond1_mid_fu_974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_7_dup_fu_980_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_7_mid1_fu_1008_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_62_1_mid_fu_954_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten_op_fu_1022_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_1044_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_74_fu_1055_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl2_fu_1051_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_shl3_fu_1062_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1757_fu_1078_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_78_fu_1084_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_1758_fu_1103_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1759_fu_1114_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1760_fu_1124_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1761_fu_1140_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1762_fu_1150_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_1_fu_2630_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal tmp_1763_fu_1183_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1764_fu_1193_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_83_fu_1206_p3 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_19_0_0_1_ca_fu_1203_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_69_0_0_1_fu_1213_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Val2_20_0_0_1_fu_1217_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Val2_19_0_0_2_ca_fu_1247_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_69_0_0_2_fu_1250_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Val2_20_0_0_2_fu_1257_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_1774_fu_1266_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_19_0_0_3_ca_fu_1263_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_69_0_0_3_fu_1276_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Val2_20_0_0_3_fu_1284_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_1779_fu_1317_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_84_fu_1322_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_1780_fu_1341_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_19_0_0_4_ca_fu_1358_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_69_0_0_4_fu_1361_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Val2_20_0_0_4_fu_1368_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_1776_fu_1377_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_19_0_0_5_ca_fu_1374_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_69_0_0_5_fu_1387_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Val2_20_0_0_5_fu_1395_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_1781_fu_1419_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1782_fu_1429_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_19_0_0_6_ca_fu_1445_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_69_0_0_6_fu_1448_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Val2_20_0_0_6_fu_1455_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_1778_fu_1464_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_19_0_0_7_ca_fu_1461_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_69_0_0_7_fu_1474_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_1783_fu_1488_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1784_fu_1498_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_20_0_0_7_fu_1482_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_1785_fu_1532_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1786_fu_1542_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_19_0_1_cast_fu_1552_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_69_0_1_fu_1555_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Val2_20_0_1_fu_1562_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_1796_fu_1571_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_19_0_1_1_ca_fu_1568_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_69_0_1_1_fu_1581_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Val2_20_0_1_1_fu_1589_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_75_fu_1619_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_76_fu_1630_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_shl_fu_1626_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_shl1_fu_1637_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1754_fu_1641_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1765_fu_1647_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_80_fu_1652_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_1766_fu_1671_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_19_0_1_2_ca_fu_1691_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_69_0_1_2_fu_1694_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Val2_20_0_1_2_fu_1701_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_1798_fu_1710_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_19_0_1_3_ca_fu_1707_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_69_0_1_3_fu_1720_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Val2_20_0_1_3_fu_1728_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_1767_fu_1758_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1768_fu_1768_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_19_0_1_4_ca_fu_1778_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_69_0_1_4_fu_1781_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Val2_20_0_1_4_fu_1788_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_1800_fu_1797_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_19_0_1_5_ca_fu_1794_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_69_0_1_5_fu_1807_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Val2_20_0_1_5_fu_1815_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_1769_fu_1845_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1770_fu_1855_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_19_0_1_6_ca_fu_1865_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_69_0_1_6_fu_1868_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Val2_20_0_1_6_fu_1875_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_1802_fu_1884_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_19_0_1_7_ca_fu_1881_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_69_0_1_7_fu_1894_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Val2_20_0_1_7_fu_1902_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_1771_fu_1932_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1772_fu_1942_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_19_1_cast_fu_1952_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_69_1_fu_1955_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Val2_20_1_fu_1962_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_1804_fu_1971_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_19_1_0_1_ca_fu_1968_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_69_1_0_1_fu_1981_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Val2_20_1_0_1_fu_1989_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_1788_fu_2032_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_19_1_0_2_ca_fu_2043_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_69_1_0_2_fu_2046_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Val2_20_1_0_2_fu_2053_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_1806_fu_2062_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_19_1_0_3_ca_fu_2059_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_69_1_0_3_fu_2072_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Val2_20_1_0_3_fu_2080_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_1789_fu_2110_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1790_fu_2120_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_19_1_0_4_ca_fu_2130_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_69_1_0_4_fu_2133_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Val2_20_1_0_4_fu_2140_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_1808_fu_2149_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_19_1_0_5_ca_fu_2146_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_69_1_0_5_fu_2159_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Val2_20_1_0_5_fu_2167_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_1791_fu_2197_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1792_fu_2207_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_19_1_0_6_ca_fu_2217_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_69_1_0_6_fu_2220_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Val2_20_1_0_6_fu_2227_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_1810_fu_2236_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_19_1_0_7_ca_fu_2233_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_69_1_0_7_fu_2246_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Val2_20_1_0_7_fu_2254_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_1793_fu_2284_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1794_fu_2294_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_19_1_1_cast_fu_2304_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_69_1_1_fu_2307_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Val2_20_1_1_fu_2314_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_1812_fu_2323_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_19_1_1_1_ca_fu_2320_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_69_1_1_1_fu_2333_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Val2_20_1_1_1_fu_2341_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Val2_19_1_1_2_ca_fu_2371_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_69_1_1_2_fu_2374_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Val2_20_1_1_2_fu_2381_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_1814_fu_2390_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_19_1_1_3_ca_fu_2387_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_69_1_1_3_fu_2400_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Val2_20_1_1_3_fu_2408_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Val2_19_1_1_4_ca_fu_2438_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_69_1_1_4_fu_2441_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Val2_20_1_1_4_fu_2448_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_1816_fu_2457_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_19_1_1_5_ca_fu_2454_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_69_1_1_5_fu_2467_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Val2_20_1_1_5_fu_2475_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Val2_19_1_1_6_ca_fu_2505_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_69_1_1_6_fu_2508_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Val2_20_1_1_6_fu_2515_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_1818_fu_2524_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_19_1_1_7_ca_fu_2521_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_69_1_1_7_fu_2534_p3 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_Val2_20_1_1_7_fu_2542_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal sum_V_1_1_7_fu_2548_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_cast_mid2_fu_2499_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_12_mid2_fu_2502_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_2_fu_2558_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_77_fu_2583_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1812_cast_fu_2590_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_mid2_cast_fu_2580_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_1756_fu_2594_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_i_fu_2605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal a_V_i_fu_2610_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_2622_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_2622_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_2622_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal ap_block_pp0_stage13_subdone : BOOLEAN;
    signal ap_block_pp0_stage14_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_2622_p10 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2622_p20 : STD_LOGIC_VECTOR (7 downto 0);

    component nnet_mac_muladd_52iS IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (3 downto 0);
        din2 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component nnet_mul_mul_19s_3i2 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (18 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (42 downto 0) );
    end component;


    component conv_layer2_conv_vdy IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component conv_layer2_conv_wdI IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component conv_layer2_conv_xdS IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component conv_layer2_conv_yd2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component conv_layer2_conv_zec IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component conv_layer2_conv_Aem IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component conv_layer2_conv_Bew IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component conv_layer2_conv_CeG IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component conv_layer2_conv_DeQ IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component conv_layer2_conv_Ee0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component conv_layer2_conv_Ffa IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component conv_layer2_conv_Gfk IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component conv_layer2_conv_Hfu IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component conv_layer2_conv_IfE IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component conv_layer2_conv_JfO IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component conv_layer2_conv_KfY IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component conv_layer2_conv_Lf8 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component conv_layer2_conv_Mgi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component conv_layer2_conv_Ngs IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component conv_layer2_conv_OgC IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component conv_layer2_conv_PgM IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component conv_layer2_conv_QgW IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component conv_layer2_conv_Rg6 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component conv_layer2_conv_Shg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component conv_layer2_conv_Thq IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component conv_layer2_conv_UhA IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component conv_layer2_conv_VhK IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component conv_layer2_conv_WhU IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component conv_layer2_conv_Xh4 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component conv_layer2_conv_Yie IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component conv_layer2_conv_Zio IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component conv_layer2_conv_0iy IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component conv_layer2_conv_1iI IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;



begin
    conv_layer2_weights_63_U : component conv_layer2_conv_vdy
    generic map (
        DataWidth => 19,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_layer2_weights_63_address0,
        ce0 => conv_layer2_weights_63_ce0,
        q0 => conv_layer2_weights_63_q0);

    conv_layer2_weights_61_U : component conv_layer2_conv_wdI
    generic map (
        DataWidth => 19,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_layer2_weights_61_address0,
        ce0 => conv_layer2_weights_61_ce0,
        q0 => conv_layer2_weights_61_q0);

    conv_layer2_weights_59_U : component conv_layer2_conv_xdS
    generic map (
        DataWidth => 19,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_layer2_weights_59_address0,
        ce0 => conv_layer2_weights_59_ce0,
        q0 => conv_layer2_weights_59_q0);

    conv_layer2_weights_57_U : component conv_layer2_conv_yd2
    generic map (
        DataWidth => 19,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_layer2_weights_57_address0,
        ce0 => conv_layer2_weights_57_ce0,
        q0 => conv_layer2_weights_57_q0);

    conv_layer2_weights_55_U : component conv_layer2_conv_zec
    generic map (
        DataWidth => 19,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_layer2_weights_55_address0,
        ce0 => conv_layer2_weights_55_ce0,
        q0 => conv_layer2_weights_55_q0);

    conv_layer2_weights_53_U : component conv_layer2_conv_Aem
    generic map (
        DataWidth => 19,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_layer2_weights_53_address0,
        ce0 => conv_layer2_weights_53_ce0,
        q0 => conv_layer2_weights_53_q0);

    conv_layer2_weights_51_U : component conv_layer2_conv_Bew
    generic map (
        DataWidth => 19,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_layer2_weights_51_address0,
        ce0 => conv_layer2_weights_51_ce0,
        q0 => conv_layer2_weights_51_q0);

    conv_layer2_weights_49_U : component conv_layer2_conv_CeG
    generic map (
        DataWidth => 19,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_layer2_weights_49_address0,
        ce0 => conv_layer2_weights_49_ce0,
        q0 => conv_layer2_weights_49_q0);

    conv_layer2_weights_47_U : component conv_layer2_conv_DeQ
    generic map (
        DataWidth => 19,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_layer2_weights_47_address0,
        ce0 => conv_layer2_weights_47_ce0,
        q0 => conv_layer2_weights_47_q0);

    conv_layer2_weights_45_U : component conv_layer2_conv_Ee0
    generic map (
        DataWidth => 19,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_layer2_weights_45_address0,
        ce0 => conv_layer2_weights_45_ce0,
        q0 => conv_layer2_weights_45_q0);

    conv_layer2_weights_43_U : component conv_layer2_conv_Ffa
    generic map (
        DataWidth => 19,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_layer2_weights_43_address0,
        ce0 => conv_layer2_weights_43_ce0,
        q0 => conv_layer2_weights_43_q0);

    conv_layer2_weights_41_U : component conv_layer2_conv_Gfk
    generic map (
        DataWidth => 19,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_layer2_weights_41_address0,
        ce0 => conv_layer2_weights_41_ce0,
        q0 => conv_layer2_weights_41_q0);

    conv_layer2_weights_39_U : component conv_layer2_conv_Hfu
    generic map (
        DataWidth => 19,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_layer2_weights_39_address0,
        ce0 => conv_layer2_weights_39_ce0,
        q0 => conv_layer2_weights_39_q0);

    conv_layer2_weights_37_U : component conv_layer2_conv_IfE
    generic map (
        DataWidth => 19,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_layer2_weights_37_address0,
        ce0 => conv_layer2_weights_37_ce0,
        q0 => conv_layer2_weights_37_q0);

    conv_layer2_weights_35_U : component conv_layer2_conv_JfO
    generic map (
        DataWidth => 19,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_layer2_weights_35_address0,
        ce0 => conv_layer2_weights_35_ce0,
        q0 => conv_layer2_weights_35_q0);

    conv_layer2_weights_33_U : component conv_layer2_conv_KfY
    generic map (
        DataWidth => 19,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_layer2_weights_33_address0,
        ce0 => conv_layer2_weights_33_ce0,
        q0 => conv_layer2_weights_33_q0);

    conv_layer2_weights_31_U : component conv_layer2_conv_Lf8
    generic map (
        DataWidth => 19,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_layer2_weights_31_address0,
        ce0 => conv_layer2_weights_31_ce0,
        q0 => conv_layer2_weights_31_q0);

    conv_layer2_weights_29_U : component conv_layer2_conv_Mgi
    generic map (
        DataWidth => 19,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_layer2_weights_29_address0,
        ce0 => conv_layer2_weights_29_ce0,
        q0 => conv_layer2_weights_29_q0);

    conv_layer2_weights_27_U : component conv_layer2_conv_Ngs
    generic map (
        DataWidth => 19,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_layer2_weights_27_address0,
        ce0 => conv_layer2_weights_27_ce0,
        q0 => conv_layer2_weights_27_q0);

    conv_layer2_weights_25_U : component conv_layer2_conv_OgC
    generic map (
        DataWidth => 19,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_layer2_weights_25_address0,
        ce0 => conv_layer2_weights_25_ce0,
        q0 => conv_layer2_weights_25_q0);

    conv_layer2_weights_23_U : component conv_layer2_conv_PgM
    generic map (
        DataWidth => 19,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_layer2_weights_23_address0,
        ce0 => conv_layer2_weights_23_ce0,
        q0 => conv_layer2_weights_23_q0);

    conv_layer2_weights_21_U : component conv_layer2_conv_QgW
    generic map (
        DataWidth => 19,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_layer2_weights_21_address0,
        ce0 => conv_layer2_weights_21_ce0,
        q0 => conv_layer2_weights_21_q0);

    conv_layer2_weights_19_U : component conv_layer2_conv_Rg6
    generic map (
        DataWidth => 19,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_layer2_weights_19_address0,
        ce0 => conv_layer2_weights_19_ce0,
        q0 => conv_layer2_weights_19_q0);

    conv_layer2_weights_17_U : component conv_layer2_conv_Shg
    generic map (
        DataWidth => 19,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_layer2_weights_17_address0,
        ce0 => conv_layer2_weights_17_ce0,
        q0 => conv_layer2_weights_17_q0);

    conv_layer2_weights_15_U : component conv_layer2_conv_Thq
    generic map (
        DataWidth => 19,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_layer2_weights_15_address0,
        ce0 => conv_layer2_weights_15_ce0,
        q0 => conv_layer2_weights_15_q0);

    conv_layer2_weights_13_U : component conv_layer2_conv_UhA
    generic map (
        DataWidth => 19,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_layer2_weights_13_address0,
        ce0 => conv_layer2_weights_13_ce0,
        q0 => conv_layer2_weights_13_q0);

    conv_layer2_weights_11_U : component conv_layer2_conv_VhK
    generic map (
        DataWidth => 19,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_layer2_weights_11_address0,
        ce0 => conv_layer2_weights_11_ce0,
        q0 => conv_layer2_weights_11_q0);

    conv_layer2_weights_9_U : component conv_layer2_conv_WhU
    generic map (
        DataWidth => 19,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_layer2_weights_9_address0,
        ce0 => conv_layer2_weights_9_ce0,
        q0 => conv_layer2_weights_9_q0);

    conv_layer2_weights_7_U : component conv_layer2_conv_Xh4
    generic map (
        DataWidth => 19,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_layer2_weights_7_address0,
        ce0 => conv_layer2_weights_7_ce0,
        q0 => conv_layer2_weights_7_q0);

    conv_layer2_weights_5_U : component conv_layer2_conv_Yie
    generic map (
        DataWidth => 19,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_layer2_weights_5_address0,
        ce0 => conv_layer2_weights_5_ce0,
        q0 => conv_layer2_weights_5_q0);

    conv_layer2_weights_3_U : component conv_layer2_conv_Zio
    generic map (
        DataWidth => 19,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_layer2_weights_3_address0,
        ce0 => conv_layer2_weights_3_ce0,
        q0 => conv_layer2_weights_3_q0);

    conv_layer2_weights_1_U : component conv_layer2_conv_0iy
    generic map (
        DataWidth => 19,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_layer2_weights_1_address0,
        ce0 => conv_layer2_weights_1_ce0,
        q0 => conv_layer2_weights_1_q0);

    conv_layer2_bias_V_U : component conv_layer2_conv_1iI
    generic map (
        DataWidth => 20,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_layer2_bias_V_address0,
        ce0 => conv_layer2_bias_V_ce0,
        q0 => conv_layer2_bias_V_q0);

    nnet_mac_muladd_52iS_U41 : component nnet_mac_muladd_52iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 4,
        din2_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => grp_fu_2622_p0,
        din1 => grp_fu_2622_p1,
        din2 => grp_fu_2622_p2,
        dout => grp_fu_2622_p3);

    nnet_mul_mul_19s_3i2_U42 : component nnet_mul_mul_19s_3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 24,
        dout_WIDTH => 43)
    port map (
        din0 => conv_layer2_weights_1_reg_2945,
        din1 => reg_900,
        dout => p_Val2_1_fu_2630_p2);

    nnet_mul_mul_19s_3i2_U43 : component nnet_mul_mul_19s_3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 24,
        dout_WIDTH => 43)
    port map (
        din0 => conv_layer2_weights_3_reg_2950,
        din1 => reg_904,
        dout => p_Val2_19_0_0_1_fu_2637_p2);

    nnet_mul_mul_19s_3i2_U44 : component nnet_mul_mul_19s_3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 24,
        dout_WIDTH => 43)
    port map (
        din0 => conv_layer2_weights_5_reg_2975,
        din1 => reg_900,
        dout => p_Val2_19_0_0_2_fu_2643_p2);

    nnet_mul_mul_19s_3i2_U45 : component nnet_mul_mul_19s_3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 24,
        dout_WIDTH => 43)
    port map (
        din0 => conv_layer2_weights_7_reg_2980,
        din1 => reg_904,
        dout => p_Val2_19_0_0_3_fu_2649_p2);

    nnet_mul_mul_19s_3i2_U46 : component nnet_mul_mul_19s_3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 24,
        dout_WIDTH => 43)
    port map (
        din0 => conv_layer2_weights_9_reg_3015,
        din1 => reg_900,
        dout => p_Val2_19_0_0_4_fu_2655_p2);

    nnet_mul_mul_19s_3i2_U47 : component nnet_mul_mul_19s_3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 24,
        dout_WIDTH => 43)
    port map (
        din0 => conv_layer2_weights_11_reg_3020,
        din1 => reg_904,
        dout => p_Val2_19_0_0_5_fu_2661_p2);

    nnet_mul_mul_19s_3i2_U48 : component nnet_mul_mul_19s_3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 24,
        dout_WIDTH => 43)
    port map (
        din0 => conv_layer2_weights_13_reg_3060,
        din1 => reg_900,
        dout => p_Val2_19_0_0_6_fu_2667_p2);

    nnet_mul_mul_19s_3i2_U49 : component nnet_mul_mul_19s_3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 24,
        dout_WIDTH => 43)
    port map (
        din0 => conv_layer2_weights_15_reg_3065,
        din1 => reg_904,
        dout => p_Val2_19_0_0_7_fu_2673_p2);

    nnet_mul_mul_19s_3i2_U50 : component nnet_mul_mul_19s_3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 24,
        dout_WIDTH => 43)
    port map (
        din0 => conv_layer2_weights_17_reg_3125,
        din1 => reg_900,
        dout => p_Val2_19_0_1_fu_2679_p2);

    nnet_mul_mul_19s_3i2_U51 : component nnet_mul_mul_19s_3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 24,
        dout_WIDTH => 43)
    port map (
        din0 => conv_layer2_weights_19_reg_3130,
        din1 => reg_904,
        dout => p_Val2_19_0_1_1_fu_2685_p2);

    nnet_mul_mul_19s_3i2_U52 : component nnet_mul_mul_19s_3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 24,
        dout_WIDTH => 43)
    port map (
        din0 => conv_layer2_weights_21_reg_3170,
        din1 => reg_900,
        dout => p_Val2_19_0_1_2_fu_2691_p2);

    nnet_mul_mul_19s_3i2_U53 : component nnet_mul_mul_19s_3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 24,
        dout_WIDTH => 43)
    port map (
        din0 => conv_layer2_weights_23_reg_3175,
        din1 => reg_904,
        dout => p_Val2_19_0_1_3_fu_2697_p2);

    nnet_mul_mul_19s_3i2_U54 : component nnet_mul_mul_19s_3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 24,
        dout_WIDTH => 43)
    port map (
        din0 => conv_layer2_weights_25_reg_3215,
        din1 => reg_900,
        dout => p_Val2_19_0_1_4_fu_2703_p2);

    nnet_mul_mul_19s_3i2_U55 : component nnet_mul_mul_19s_3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 24,
        dout_WIDTH => 43)
    port map (
        din0 => conv_layer2_weights_27_reg_3220,
        din1 => reg_904,
        dout => p_Val2_19_0_1_5_fu_2709_p2);

    nnet_mul_mul_19s_3i2_U56 : component nnet_mul_mul_19s_3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 24,
        dout_WIDTH => 43)
    port map (
        din0 => conv_layer2_weights_29_reg_3260,
        din1 => reg_900,
        dout => p_Val2_19_0_1_6_fu_2715_p2);

    nnet_mul_mul_19s_3i2_U57 : component nnet_mul_mul_19s_3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 24,
        dout_WIDTH => 43)
    port map (
        din0 => conv_layer2_weights_31_reg_3265,
        din1 => reg_904,
        dout => p_Val2_19_0_1_7_fu_2721_p2);

    nnet_mul_mul_19s_3i2_U58 : component nnet_mul_mul_19s_3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 24,
        dout_WIDTH => 43)
    port map (
        din0 => conv_layer2_weights_33_reg_3325,
        din1 => reg_900,
        dout => p_Val2_19_1_fu_2727_p2);

    nnet_mul_mul_19s_3i2_U59 : component nnet_mul_mul_19s_3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 24,
        dout_WIDTH => 43)
    port map (
        din0 => conv_layer2_weights_35_reg_3330,
        din1 => reg_904,
        dout => p_Val2_19_1_0_1_fu_2733_p2);

    nnet_mul_mul_19s_3i2_U60 : component nnet_mul_mul_19s_3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 24,
        dout_WIDTH => 43)
    port map (
        din0 => conv_layer2_weights_37_reg_3370,
        din1 => reg_900,
        dout => p_Val2_19_1_0_2_fu_2739_p2);

    nnet_mul_mul_19s_3i2_U61 : component nnet_mul_mul_19s_3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 24,
        dout_WIDTH => 43)
    port map (
        din0 => conv_layer2_weights_39_reg_3375,
        din1 => reg_904,
        dout => p_Val2_19_1_0_3_fu_2745_p2);

    nnet_mul_mul_19s_3i2_U62 : component nnet_mul_mul_19s_3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 24,
        dout_WIDTH => 43)
    port map (
        din0 => conv_layer2_weights_41_reg_3415,
        din1 => reg_900,
        dout => p_Val2_19_1_0_4_fu_2751_p2);

    nnet_mul_mul_19s_3i2_U63 : component nnet_mul_mul_19s_3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 24,
        dout_WIDTH => 43)
    port map (
        din0 => conv_layer2_weights_43_reg_3420,
        din1 => reg_904,
        dout => p_Val2_19_1_0_5_fu_2757_p2);

    nnet_mul_mul_19s_3i2_U64 : component nnet_mul_mul_19s_3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 24,
        dout_WIDTH => 43)
    port map (
        din0 => conv_layer2_weights_45_reg_3460,
        din1 => reg_900,
        dout => p_Val2_19_1_0_6_fu_2763_p2);

    nnet_mul_mul_19s_3i2_U65 : component nnet_mul_mul_19s_3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 24,
        dout_WIDTH => 43)
    port map (
        din0 => conv_layer2_weights_47_reg_3465,
        din1 => reg_904,
        dout => p_Val2_19_1_0_7_fu_2769_p2);

    nnet_mul_mul_19s_3i2_U66 : component nnet_mul_mul_19s_3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 24,
        dout_WIDTH => 43)
    port map (
        din0 => conv_layer2_weights_49_reg_3515,
        din1 => reg_900,
        dout => p_Val2_19_1_1_fu_2775_p2);

    nnet_mul_mul_19s_3i2_U67 : component nnet_mul_mul_19s_3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 24,
        dout_WIDTH => 43)
    port map (
        din0 => conv_layer2_weights_51_reg_3520,
        din1 => reg_904,
        dout => p_Val2_19_1_1_1_fu_2781_p2);

    nnet_mul_mul_19s_3i2_U68 : component nnet_mul_mul_19s_3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 24,
        dout_WIDTH => 43)
    port map (
        din0 => conv_layer2_weights_53_reg_3560,
        din1 => reg_900,
        dout => p_Val2_19_1_1_2_fu_2787_p2);

    nnet_mul_mul_19s_3i2_U69 : component nnet_mul_mul_19s_3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 24,
        dout_WIDTH => 43)
    port map (
        din0 => conv_layer2_weights_55_reg_3565,
        din1 => reg_904,
        dout => p_Val2_19_1_1_3_fu_2793_p2);

    nnet_mul_mul_19s_3i2_U70 : component nnet_mul_mul_19s_3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 24,
        dout_WIDTH => 43)
    port map (
        din0 => conv_layer2_weights_57_reg_3620,
        din1 => reg_900,
        dout => p_Val2_19_1_1_4_fu_2799_p2);

    nnet_mul_mul_19s_3i2_U71 : component nnet_mul_mul_19s_3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 24,
        dout_WIDTH => 43)
    port map (
        din0 => conv_layer2_weights_59_reg_3625,
        din1 => reg_904,
        dout => p_Val2_19_1_1_5_fu_2805_p2);

    nnet_mul_mul_19s_3i2_U72 : component nnet_mul_mul_19s_3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 24,
        dout_WIDTH => 43)
    port map (
        din0 => conv_layer2_weights_61_reg_3630,
        din1 => reg_900,
        dout => p_Val2_19_1_1_6_fu_2811_p2);

    nnet_mul_mul_19s_3i2_U73 : component nnet_mul_mul_19s_3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 24,
        dout_WIDTH => 43)
    port map (
        din0 => conv_layer2_weights_63_reg_3635,
        din1 => reg_904,
        dout => p_Val2_19_1_1_7_fu_2817_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (((ap_const_boolean_0 = ap_block_pp0_stage15_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                elsif ((((ap_const_boolean_0 = ap_block_pp0_stage15_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    filter_reg_856_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                filter_reg_856 <= tmp_mid2_v_reg_2832;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                filter_reg_856 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    i_reg_878_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                i_reg_878 <= tmp_mid2_34_reg_2846;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_reg_878 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    indvar_flatten1_reg_845_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                indvar_flatten1_reg_845 <= indvar_flatten_next1_reg_2827;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten1_reg_845 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_867_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                indvar_flatten_reg_867 <= indvar_flatten_next_reg_2860;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten_reg_867 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    j_reg_889_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                j_reg_889 <= j_2_reg_3095;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                j_reg_889 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_reg_pp0_iter1_exitcond_flatten1_reg_2823 <= exitcond_flatten1_reg_2823;
                ap_reg_pp0_iter1_tmp_mid2_v_reg_2832 <= tmp_mid2_v_reg_2832;
                exitcond_flatten1_reg_2823 <= exitcond_flatten1_fu_914_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                ap_reg_pp0_iter1_tmp_1755_reg_2920 <= tmp_1755_reg_2920;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                conv_layer2_bias_V_l_reg_3640 <= conv_layer2_bias_V_q0;
                conv_layer2_weights_57_reg_3620 <= conv_layer2_weights_7_q0;
                conv_layer2_weights_59_reg_3625 <= conv_layer2_weights_5_q0;
                conv_layer2_weights_61_reg_3630 <= conv_layer2_weights_3_q0;
                conv_layer2_weights_63_reg_3635 <= conv_layer2_weights_1_q0;
                p_Val2_19_1_1_2_reg_3656 <= p_Val2_19_1_1_2_fu_2787_p2;
                p_Val2_19_1_1_3_reg_3666 <= p_Val2_19_1_1_3_fu_2793_p2;
                tmp_1813_reg_3661 <= p_Val2_20_1_1_1_fu_2341_p2(43 downto 20);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                conv_layer2_weights_11_reg_3020 <= conv_layer2_weights_53_q0;
                conv_layer2_weights_9_reg_3015 <= conv_layer2_weights_55_q0;
                p_Val2_19_0_0_2_reg_3045 <= p_Val2_19_0_0_2_fu_2643_p2;
                p_Val2_19_0_0_3_reg_3055 <= p_Val2_19_0_0_3_fu_2649_p2;
                tmp_1773_reg_3050 <= p_Val2_20_0_0_1_fu_1217_p2(43 downto 20);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                conv_layer2_weights_13_reg_3060 <= conv_layer2_weights_51_q0;
                conv_layer2_weights_15_reg_3065 <= conv_layer2_weights_49_q0;
                p_Val2_19_0_0_4_reg_3080 <= p_Val2_19_0_0_4_fu_2655_p2;
                p_Val2_19_0_0_5_reg_3090 <= p_Val2_19_0_0_5_fu_2661_p2;
                tmp_1775_reg_3085 <= p_Val2_20_0_0_3_fu_1284_p2(43 downto 20);
                    tmp_1843_cast_reg_3105(11 downto 3) <= tmp_1843_cast_fu_1333_p3(11 downto 3);
                    tmp_65_0_1_reg_3100(3 downto 0) <= tmp_65_0_1_fu_1313_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                conv_layer2_weights_17_reg_3125 <= conv_layer2_weights_47_q0;
                conv_layer2_weights_19_reg_3130 <= conv_layer2_weights_45_q0;
                p_Val2_19_0_0_6_reg_3145 <= p_Val2_19_0_0_6_fu_2667_p2;
                p_Val2_19_0_0_7_reg_3155 <= p_Val2_19_0_0_7_fu_2673_p2;
                tmp_1777_reg_3150 <= p_Val2_20_0_0_5_fu_1395_p2(43 downto 20);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                conv_layer2_weights_1_reg_2945 <= conv_layer2_weights_63_q0;
                conv_layer2_weights_3_reg_2950 <= conv_layer2_weights_61_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                conv_layer2_weights_21_reg_3170 <= conv_layer2_weights_43_q0;
                conv_layer2_weights_23_reg_3175 <= conv_layer2_weights_41_q0;
                p_Val2_19_0_1_1_reg_3210 <= p_Val2_19_0_1_1_fu_2685_p2;
                p_Val2_19_0_1_reg_3200 <= p_Val2_19_0_1_fu_2679_p2;
                tmp_1795_reg_3205 <= p_Val2_20_0_0_7_fu_1482_p2(43 downto 20);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                conv_layer2_weights_25_reg_3215 <= conv_layer2_weights_39_q0;
                conv_layer2_weights_27_reg_3220 <= conv_layer2_weights_37_q0;
                p_Val2_19_0_1_2_reg_3245 <= p_Val2_19_0_1_2_fu_2691_p2;
                p_Val2_19_0_1_3_reg_3255 <= p_Val2_19_0_1_3_fu_2697_p2;
                tmp_1797_reg_3250 <= p_Val2_20_0_1_1_fu_1589_p2(43 downto 20);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then
                conv_layer2_weights_29_reg_3260 <= conv_layer2_weights_35_q0;
                conv_layer2_weights_31_reg_3265 <= conv_layer2_weights_33_q0;
                p_Val2_19_0_1_4_reg_3310 <= p_Val2_19_0_1_4_fu_2703_p2;
                p_Val2_19_0_1_5_reg_3320 <= p_Val2_19_0_1_5_fu_2709_p2;
                tmp_1787_reg_3300 <= tmp_1787_fu_1682_p2;
                tmp_1799_reg_3315 <= p_Val2_20_0_1_3_fu_1728_p2(43 downto 20);
                    tmp_1826_cast_reg_3280(11 downto 3) <= tmp_1826_cast_fu_1663_p3(11 downto 3);
                tmp_86_reg_3305 <= tmp_86_fu_1687_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then
                conv_layer2_weights_33_reg_3325 <= conv_layer2_weights_31_q0;
                conv_layer2_weights_35_reg_3330 <= conv_layer2_weights_29_q0;
                p_Val2_19_0_1_6_reg_3355 <= p_Val2_19_0_1_6_fu_2715_p2;
                p_Val2_19_0_1_7_reg_3365 <= p_Val2_19_0_1_7_fu_2721_p2;
                tmp_1801_reg_3360 <= p_Val2_20_0_1_5_fu_1815_p2(43 downto 20);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then
                conv_layer2_weights_37_reg_3370 <= conv_layer2_weights_27_q0;
                conv_layer2_weights_39_reg_3375 <= conv_layer2_weights_25_q0;
                p_Val2_19_1_0_1_reg_3410 <= p_Val2_19_1_0_1_fu_2733_p2;
                p_Val2_19_1_reg_3400 <= p_Val2_19_1_fu_2727_p2;
                tmp_1803_reg_3405 <= p_Val2_20_0_1_7_fu_1902_p2(43 downto 20);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then
                conv_layer2_weights_41_reg_3415 <= conv_layer2_weights_23_q0;
                conv_layer2_weights_43_reg_3420 <= conv_layer2_weights_21_q0;
                p_Val2_19_1_0_2_reg_3445 <= p_Val2_19_1_0_2_fu_2739_p2;
                p_Val2_19_1_0_3_reg_3455 <= p_Val2_19_1_0_3_fu_2745_p2;
                tmp_1805_reg_3450 <= p_Val2_20_1_0_1_fu_1989_p2(43 downto 20);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then
                conv_layer2_weights_45_reg_3460 <= conv_layer2_weights_19_q0;
                conv_layer2_weights_47_reg_3465 <= conv_layer2_weights_17_q0;
                p_Val2_19_1_0_4_reg_3500 <= p_Val2_19_1_0_4_fu_2751_p2;
                p_Val2_19_1_0_5_reg_3510 <= p_Val2_19_1_0_5_fu_2757_p2;
                tmp_1807_reg_3505 <= p_Val2_20_1_0_3_fu_2080_p2(43 downto 20);
                    tmp_1853_cast_reg_3480(11 downto 3) <= tmp_1853_cast_fu_2025_p3(11 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then
                conv_layer2_weights_49_reg_3515 <= conv_layer2_weights_15_q0;
                conv_layer2_weights_51_reg_3520 <= conv_layer2_weights_13_q0;
                p_Val2_19_1_0_6_reg_3545 <= p_Val2_19_1_0_6_fu_2763_p2;
                p_Val2_19_1_0_7_reg_3555 <= p_Val2_19_1_0_7_fu_2769_p2;
                tmp_1809_reg_3550 <= p_Val2_20_1_0_5_fu_2167_p2(43 downto 20);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then
                conv_layer2_weights_53_reg_3560 <= conv_layer2_weights_11_q0;
                conv_layer2_weights_55_reg_3565 <= conv_layer2_weights_9_q0;
                p_Val2_19_1_1_1_reg_3615 <= p_Val2_19_1_1_1_fu_2781_p2;
                p_Val2_19_1_1_reg_3605 <= p_Val2_19_1_1_fu_2775_p2;
                tmp_1811_reg_3610 <= p_Val2_20_1_0_7_fu_2254_p2(43 downto 20);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                conv_layer2_weights_5_reg_2975 <= conv_layer2_weights_59_q0;
                conv_layer2_weights_7_reg_2980 <= conv_layer2_weights_57_q0;
                p_Val2_19_0_0_1_reg_3005 <= p_Val2_19_0_0_1_fu_2637_p2;
                tmp_82_reg_3010 <= p_Val2_1_fu_2630_p2(42 downto 20);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                indvar_flatten_next1_reg_2827 <= indvar_flatten_next1_fu_920_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten1_fu_914_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                indvar_flatten_next_reg_2860 <= indvar_flatten_next_fu_1028_p3;
                tmp_mid2_34_reg_2846 <= tmp_mid2_34_fu_1000_p3;
                tmp_mid2_v_reg_2832 <= tmp_mid2_v_fu_946_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                j_2_reg_3095 <= j_2_fu_1308_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten1_fu_914_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                j_mid2_reg_2839 <= j_mid2_fu_992_p3;
                tmp_62_1_mid2_reg_2854 <= tmp_62_1_mid2_fu_1014_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_reg_pp0_iter1_exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                p_Val2_19_1_1_4_reg_3671 <= p_Val2_19_1_1_4_fu_2799_p2;
                p_Val2_19_1_1_5_reg_3681 <= p_Val2_19_1_1_5_fu_2805_p2;
                tmp_1815_reg_3676 <= p_Val2_20_1_1_3_fu_2408_p2(43 downto 20);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                p_Val2_19_1_1_6_reg_3686 <= p_Val2_19_1_1_6_fu_2811_p2;
                p_Val2_19_1_1_7_reg_3696 <= p_Val2_19_1_1_7_fu_2817_p2;
                tmp_1817_reg_3691 <= p_Val2_20_1_1_5_fu_2475_p2(43 downto 20);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_reg_pp0_iter1_exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                p_Val2_cast_reg_3706 <= p_Val2_cast_fu_2574_p2;
                p_Val2_s_reg_3701 <= p_Val2_s_fu_2568_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_reg_pp0_iter1_exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then
                reg_900 <= image_V_q0;
                reg_904 <= image_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                    tmp_1753_reg_2910(63 downto 1) <= tmp_1753_fu_1066_p2(63 downto 1);
                    tmp_1816_cast_reg_2925(11 downto 3) <= tmp_1816_cast_fu_1095_p3(11 downto 3);
                    tmp_1_reg_2915(3 downto 0) <= tmp_1_fu_1072_p1(3 downto 0);
                    tmp_mid2_reg_2865(4 downto 0) <= tmp_mid2_fu_1036_p1(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                tmp_1755_reg_2920 <= grp_fu_2622_p3;
            end if;
        end if;
    end process;
    tmp_mid2_reg_2865(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    tmp_1753_reg_2910(0) <= '0';
    tmp_1_reg_2915(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    tmp_1816_cast_reg_2925(2 downto 0) <= "000";
    tmp_65_0_1_reg_3100(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    tmp_1843_cast_reg_3105(2 downto 0) <= "000";
    tmp_1826_cast_reg_3280(2 downto 0) <= "000";
    tmp_1853_cast_reg_3480(2 downto 0) <= "000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_enable_reg_pp0_iter1, exitcond_flatten1_fu_914_p2, ap_block_pp0_stage0_subdone, ap_block_pp0_stage15_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage8_subdone, ap_block_pp0_stage9_subdone, ap_block_pp0_stage10_subdone, ap_block_pp0_stage11_subdone, ap_block_pp0_stage12_subdone, ap_block_pp0_stage13_subdone, ap_block_pp0_stage14_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (exitcond_flatten1_fu_914_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (exitcond_flatten1_fu_914_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                end if;
            when ap_ST_fsm_pp0_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                end if;
            when ap_ST_fsm_pp0_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                end if;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    a_V_i_fu_2610_p3 <= 
        p_Val2_cast_reg_3706 when (tmp_i_fu_2605_p2(0) = '1') else 
        ap_const_lv23_0;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(15);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(16);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(9);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(10);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state23 <= ap_CS_fsm(17);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage8_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage9_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage10_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage11_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage12_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage13_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage14_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage15_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state2_assign_proc : process(exitcond_flatten1_fu_914_p2)
    begin
        if ((exitcond_flatten1_fu_914_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_filter_phi_fu_860_p4_assign_proc : process(filter_reg_856, exitcond_flatten1_reg_2823, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_mid2_v_reg_2832, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_filter_phi_fu_860_p4 <= tmp_mid2_v_reg_2832;
        else 
            ap_phi_mux_filter_phi_fu_860_p4 <= filter_reg_856;
        end if; 
    end process;


    ap_phi_mux_i_phi_fu_882_p4_assign_proc : process(i_reg_878, exitcond_flatten1_reg_2823, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_mid2_34_reg_2846, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_i_phi_fu_882_p4 <= tmp_mid2_34_reg_2846;
        else 
            ap_phi_mux_i_phi_fu_882_p4 <= i_reg_878;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten1_phi_fu_849_p4_assign_proc : process(indvar_flatten1_reg_845, exitcond_flatten1_reg_2823, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, indvar_flatten_next1_reg_2827, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_indvar_flatten1_phi_fu_849_p4 <= indvar_flatten_next1_reg_2827;
        else 
            ap_phi_mux_indvar_flatten1_phi_fu_849_p4 <= indvar_flatten1_reg_845;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten_phi_fu_871_p4_assign_proc : process(indvar_flatten_reg_867, exitcond_flatten1_reg_2823, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, indvar_flatten_next_reg_2860, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_indvar_flatten_phi_fu_871_p4 <= indvar_flatten_next_reg_2860;
        else 
            ap_phi_mux_indvar_flatten_phi_fu_871_p4 <= indvar_flatten_reg_867;
        end if; 
    end process;


    ap_phi_mux_j_phi_fu_893_p4_assign_proc : process(j_reg_889, exitcond_flatten1_reg_2823, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, j_2_reg_3095, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_j_phi_fu_893_p4 <= j_2_reg_3095;
        else 
            ap_phi_mux_j_phi_fu_893_p4 <= j_reg_889;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    conv_layer2_bias_V_address0 <= tmp_mid2_reg_2865(4 - 1 downto 0);

    conv_layer2_bias_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            conv_layer2_bias_V_ce0 <= ap_const_logic_1;
        else 
            conv_layer2_bias_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_layer2_weights_11_address0 <= tmp_mid2_reg_2865(4 - 1 downto 0);

    conv_layer2_weights_11_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            conv_layer2_weights_11_ce0 <= ap_const_logic_1;
        else 
            conv_layer2_weights_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_layer2_weights_13_address0 <= tmp_mid2_reg_2865(4 - 1 downto 0);

    conv_layer2_weights_13_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            conv_layer2_weights_13_ce0 <= ap_const_logic_1;
        else 
            conv_layer2_weights_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_layer2_weights_15_address0 <= tmp_mid2_reg_2865(4 - 1 downto 0);

    conv_layer2_weights_15_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            conv_layer2_weights_15_ce0 <= ap_const_logic_1;
        else 
            conv_layer2_weights_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_layer2_weights_17_address0 <= tmp_mid2_reg_2865(4 - 1 downto 0);

    conv_layer2_weights_17_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            conv_layer2_weights_17_ce0 <= ap_const_logic_1;
        else 
            conv_layer2_weights_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_layer2_weights_19_address0 <= tmp_mid2_reg_2865(4 - 1 downto 0);

    conv_layer2_weights_19_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            conv_layer2_weights_19_ce0 <= ap_const_logic_1;
        else 
            conv_layer2_weights_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_layer2_weights_1_address0 <= tmp_mid2_reg_2865(4 - 1 downto 0);

    conv_layer2_weights_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            conv_layer2_weights_1_ce0 <= ap_const_logic_1;
        else 
            conv_layer2_weights_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_layer2_weights_21_address0 <= tmp_mid2_reg_2865(4 - 1 downto 0);

    conv_layer2_weights_21_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            conv_layer2_weights_21_ce0 <= ap_const_logic_1;
        else 
            conv_layer2_weights_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_layer2_weights_23_address0 <= tmp_mid2_reg_2865(4 - 1 downto 0);

    conv_layer2_weights_23_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            conv_layer2_weights_23_ce0 <= ap_const_logic_1;
        else 
            conv_layer2_weights_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_layer2_weights_25_address0 <= tmp_mid2_reg_2865(4 - 1 downto 0);

    conv_layer2_weights_25_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            conv_layer2_weights_25_ce0 <= ap_const_logic_1;
        else 
            conv_layer2_weights_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_layer2_weights_27_address0 <= tmp_mid2_reg_2865(4 - 1 downto 0);

    conv_layer2_weights_27_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            conv_layer2_weights_27_ce0 <= ap_const_logic_1;
        else 
            conv_layer2_weights_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_layer2_weights_29_address0 <= tmp_mid2_reg_2865(4 - 1 downto 0);

    conv_layer2_weights_29_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            conv_layer2_weights_29_ce0 <= ap_const_logic_1;
        else 
            conv_layer2_weights_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_layer2_weights_31_address0 <= tmp_mid2_reg_2865(4 - 1 downto 0);

    conv_layer2_weights_31_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            conv_layer2_weights_31_ce0 <= ap_const_logic_1;
        else 
            conv_layer2_weights_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_layer2_weights_33_address0 <= tmp_mid2_reg_2865(4 - 1 downto 0);

    conv_layer2_weights_33_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            conv_layer2_weights_33_ce0 <= ap_const_logic_1;
        else 
            conv_layer2_weights_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_layer2_weights_35_address0 <= tmp_mid2_reg_2865(4 - 1 downto 0);

    conv_layer2_weights_35_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            conv_layer2_weights_35_ce0 <= ap_const_logic_1;
        else 
            conv_layer2_weights_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_layer2_weights_37_address0 <= tmp_mid2_reg_2865(4 - 1 downto 0);

    conv_layer2_weights_37_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            conv_layer2_weights_37_ce0 <= ap_const_logic_1;
        else 
            conv_layer2_weights_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_layer2_weights_39_address0 <= tmp_mid2_reg_2865(4 - 1 downto 0);

    conv_layer2_weights_39_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            conv_layer2_weights_39_ce0 <= ap_const_logic_1;
        else 
            conv_layer2_weights_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_layer2_weights_3_address0 <= tmp_mid2_reg_2865(4 - 1 downto 0);

    conv_layer2_weights_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            conv_layer2_weights_3_ce0 <= ap_const_logic_1;
        else 
            conv_layer2_weights_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_layer2_weights_41_address0 <= tmp_mid2_reg_2865(4 - 1 downto 0);

    conv_layer2_weights_41_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            conv_layer2_weights_41_ce0 <= ap_const_logic_1;
        else 
            conv_layer2_weights_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_layer2_weights_43_address0 <= tmp_mid2_reg_2865(4 - 1 downto 0);

    conv_layer2_weights_43_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            conv_layer2_weights_43_ce0 <= ap_const_logic_1;
        else 
            conv_layer2_weights_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_layer2_weights_45_address0 <= tmp_mid2_reg_2865(4 - 1 downto 0);

    conv_layer2_weights_45_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            conv_layer2_weights_45_ce0 <= ap_const_logic_1;
        else 
            conv_layer2_weights_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_layer2_weights_47_address0 <= tmp_mid2_reg_2865(4 - 1 downto 0);

    conv_layer2_weights_47_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            conv_layer2_weights_47_ce0 <= ap_const_logic_1;
        else 
            conv_layer2_weights_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_layer2_weights_49_address0 <= tmp_mid2_reg_2865(4 - 1 downto 0);

    conv_layer2_weights_49_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            conv_layer2_weights_49_ce0 <= ap_const_logic_1;
        else 
            conv_layer2_weights_49_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_layer2_weights_51_address0 <= tmp_mid2_reg_2865(4 - 1 downto 0);

    conv_layer2_weights_51_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            conv_layer2_weights_51_ce0 <= ap_const_logic_1;
        else 
            conv_layer2_weights_51_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_layer2_weights_53_address0 <= tmp_mid2_reg_2865(4 - 1 downto 0);

    conv_layer2_weights_53_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            conv_layer2_weights_53_ce0 <= ap_const_logic_1;
        else 
            conv_layer2_weights_53_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_layer2_weights_55_address0 <= tmp_mid2_reg_2865(4 - 1 downto 0);

    conv_layer2_weights_55_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            conv_layer2_weights_55_ce0 <= ap_const_logic_1;
        else 
            conv_layer2_weights_55_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_layer2_weights_57_address0 <= tmp_mid2_reg_2865(4 - 1 downto 0);

    conv_layer2_weights_57_ce0_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            conv_layer2_weights_57_ce0 <= ap_const_logic_1;
        else 
            conv_layer2_weights_57_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_layer2_weights_59_address0 <= tmp_mid2_reg_2865(4 - 1 downto 0);

    conv_layer2_weights_59_ce0_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            conv_layer2_weights_59_ce0 <= ap_const_logic_1;
        else 
            conv_layer2_weights_59_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_layer2_weights_5_address0 <= tmp_mid2_reg_2865(4 - 1 downto 0);

    conv_layer2_weights_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            conv_layer2_weights_5_ce0 <= ap_const_logic_1;
        else 
            conv_layer2_weights_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_layer2_weights_61_address0 <= tmp_mid2_fu_1036_p1(4 - 1 downto 0);

    conv_layer2_weights_61_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            conv_layer2_weights_61_ce0 <= ap_const_logic_1;
        else 
            conv_layer2_weights_61_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_layer2_weights_63_address0 <= tmp_mid2_fu_1036_p1(4 - 1 downto 0);

    conv_layer2_weights_63_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            conv_layer2_weights_63_ce0 <= ap_const_logic_1;
        else 
            conv_layer2_weights_63_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_layer2_weights_7_address0 <= tmp_mid2_reg_2865(4 - 1 downto 0);

    conv_layer2_weights_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            conv_layer2_weights_7_ce0 <= ap_const_logic_1;
        else 
            conv_layer2_weights_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    conv_layer2_weights_9_address0 <= tmp_mid2_reg_2865(4 - 1 downto 0);

    conv_layer2_weights_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            conv_layer2_weights_9_ce0 <= ap_const_logic_1;
        else 
            conv_layer2_weights_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond1_mid_fu_974_p2 <= (not_exitcond_flatten_fu_962_p2 and exitcond_fu_968_p2);
    exitcond_flatten1_fu_914_p2 <= "1" when (ap_phi_mux_indvar_flatten1_phi_fu_849_p4 = ap_const_lv12_A90) else "0";
    exitcond_flatten_fu_932_p2 <= "1" when (ap_phi_mux_indvar_flatten_phi_fu_871_p4 = ap_const_lv8_A9) else "0";
    exitcond_fu_968_p2 <= "1" when (ap_phi_mux_j_phi_fu_893_p4 = ap_const_lv4_D) else "0";
    filter_1_fu_926_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(ap_phi_mux_filter_phi_fu_860_p4));
    grp_fu_2622_p0 <= ap_const_lv8_D(5 - 1 downto 0);
    grp_fu_2622_p1 <= grp_fu_2622_p10(4 - 1 downto 0);
    grp_fu_2622_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_mid2_34_reg_2846),8));
    grp_fu_2622_p2 <= grp_fu_2622_p20(4 - 1 downto 0);
    grp_fu_2622_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_mid2_reg_2839),8));
    i_7_dup_fu_980_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(i_mid_fu_938_p3));
    i_7_fu_908_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_phi_fu_882_p4) + unsigned(ap_const_lv4_1));
    i_7_mid1_fu_1008_p2 <= std_logic_vector(unsigned(ap_const_lv4_2) + unsigned(i_mid_fu_938_p3));
    i_mid_fu_938_p3 <= 
        ap_const_lv4_0 when (exitcond_flatten_fu_932_p2(0) = '1') else 
        ap_phi_mux_i_phi_fu_882_p4;

    image_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, tmp_79_fu_1088_p2, ap_block_pp0_stage2, tmp_1818_cast_fu_1119_p1, ap_block_pp0_stage3, tmp_1820_cast_fu_1145_p1, ap_block_pp0_stage4, tmp_1822_cast_fu_1188_p1, ap_block_pp0_stage5, tmp_85_fu_1326_p2, ap_block_pp0_stage6, tmp_1845_cast_fu_1424_p1, ap_block_pp0_stage7, tmp_1847_cast_fu_1493_p1, ap_block_pp0_stage8, tmp_1849_cast_fu_1537_p1, ap_block_pp0_stage9, tmp_81_fu_1656_p2, ap_block_pp0_stage10, tmp_1828_cast_fu_1763_p1, ap_block_pp0_stage11, tmp_1830_cast_fu_1850_p1, ap_block_pp0_stage12, tmp_1832_cast_fu_1937_p1, ap_block_pp0_stage13, tmp_87_fu_2019_p2, ap_block_pp0_stage14, tmp_1855_cast_fu_2115_p1, ap_block_pp0_stage15, tmp_1857_cast_fu_2202_p1, tmp_1859_cast_fu_2289_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            image_V_address0 <= tmp_1859_cast_fu_2289_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            image_V_address0 <= tmp_1857_cast_fu_2202_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            image_V_address0 <= tmp_1855_cast_fu_2115_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            image_V_address0 <= tmp_87_fu_2019_p2(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            image_V_address0 <= tmp_1832_cast_fu_1937_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            image_V_address0 <= tmp_1830_cast_fu_1850_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            image_V_address0 <= tmp_1828_cast_fu_1763_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            image_V_address0 <= tmp_81_fu_1656_p2(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            image_V_address0 <= tmp_1849_cast_fu_1537_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            image_V_address0 <= tmp_1847_cast_fu_1493_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            image_V_address0 <= tmp_1845_cast_fu_1424_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            image_V_address0 <= tmp_85_fu_1326_p2(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            image_V_address0 <= tmp_1822_cast_fu_1188_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            image_V_address0 <= tmp_1820_cast_fu_1145_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            image_V_address0 <= tmp_1818_cast_fu_1119_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            image_V_address0 <= tmp_79_fu_1088_p2(11 - 1 downto 0);
        else 
            image_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    image_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, tmp_1817_cast_fu_1109_p1, ap_block_pp0_stage2, tmp_1819_cast_fu_1129_p1, ap_block_pp0_stage3, tmp_1821_cast_fu_1155_p1, ap_block_pp0_stage4, tmp_1823_cast_fu_1198_p1, ap_block_pp0_stage5, tmp_1844_cast_fu_1347_p1, ap_block_pp0_stage6, tmp_1846_cast_fu_1434_p1, ap_block_pp0_stage7, tmp_1848_cast_fu_1503_p1, ap_block_pp0_stage8, tmp_1850_cast_fu_1547_p1, ap_block_pp0_stage9, tmp_1827_cast_fu_1677_p1, ap_block_pp0_stage10, tmp_1829_cast_fu_1773_p1, ap_block_pp0_stage11, tmp_1831_cast_fu_1860_p1, ap_block_pp0_stage12, tmp_1833_cast_fu_1947_p1, ap_block_pp0_stage13, tmp_1854_cast_fu_2038_p1, ap_block_pp0_stage14, tmp_1856_cast_fu_2125_p1, ap_block_pp0_stage15, tmp_1858_cast_fu_2212_p1, tmp_1860_cast_fu_2299_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            image_V_address1 <= tmp_1860_cast_fu_2299_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            image_V_address1 <= tmp_1858_cast_fu_2212_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            image_V_address1 <= tmp_1856_cast_fu_2125_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            image_V_address1 <= tmp_1854_cast_fu_2038_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            image_V_address1 <= tmp_1833_cast_fu_1947_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            image_V_address1 <= tmp_1831_cast_fu_1860_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            image_V_address1 <= tmp_1829_cast_fu_1773_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            image_V_address1 <= tmp_1827_cast_fu_1677_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            image_V_address1 <= tmp_1850_cast_fu_1547_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            image_V_address1 <= tmp_1848_cast_fu_1503_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            image_V_address1 <= tmp_1846_cast_fu_1434_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            image_V_address1 <= tmp_1844_cast_fu_1347_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            image_V_address1 <= tmp_1823_cast_fu_1198_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            image_V_address1 <= tmp_1821_cast_fu_1155_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            image_V_address1 <= tmp_1819_cast_fu_1129_p1(11 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            image_V_address1 <= tmp_1817_cast_fu_1109_p1(11 - 1 downto 0);
        else 
            image_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    image_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            image_V_ce0 <= ap_const_logic_1;
        else 
            image_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    image_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            image_V_ce1 <= ap_const_logic_1;
        else 
            image_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    indvar_flatten_next1_fu_920_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_flatten1_phi_fu_849_p4) + unsigned(ap_const_lv12_1));
    indvar_flatten_next_fu_1028_p3 <= 
        ap_const_lv8_1 when (exitcond_flatten_fu_932_p2(0) = '1') else 
        indvar_flatten_op_fu_1022_p2;
    indvar_flatten_op_fu_1022_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(ap_phi_mux_indvar_flatten_phi_fu_871_p4));
    j_2_fu_1308_p2 <= std_logic_vector(unsigned(ap_const_lv4_1) + unsigned(j_mid2_reg_2839));
    j_mid2_fu_992_p3 <= 
        ap_const_lv4_0 when (tmp_s_fu_986_p2(0) = '1') else 
        ap_phi_mux_j_phi_fu_893_p4;
    not_exitcond_flatten_fu_962_p2 <= (exitcond_flatten_fu_932_p2 xor ap_const_lv1_1);
    output_V_address0 <= tmp_1813_cast_fu_2600_p1(12 - 1 downto 0);

    output_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            output_V_ce0 <= ap_const_logic_1;
        else 
            output_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_V_d0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_V_i_fu_2610_p3),24));

    output_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_enable_reg_pp0_iter1, ap_reg_pp0_iter1_exitcond_flatten1_reg_2823)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_reg_pp0_iter1_exitcond_flatten1_reg_2823 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            output_V_we0 <= ap_const_logic_1;
        else 
            output_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

        p_Val2_19_0_0_1_ca_fu_1203_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_19_0_0_1_reg_3005),44));

        p_Val2_19_0_0_2_ca_fu_1247_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_19_0_0_2_reg_3045),44));

        p_Val2_19_0_0_3_ca_fu_1263_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_19_0_0_3_reg_3055),44));

        p_Val2_19_0_0_4_ca_fu_1358_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_19_0_0_4_reg_3080),44));

        p_Val2_19_0_0_5_ca_fu_1374_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_19_0_0_5_reg_3090),44));

        p_Val2_19_0_0_6_ca_fu_1445_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_19_0_0_6_reg_3145),44));

        p_Val2_19_0_0_7_ca_fu_1461_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_19_0_0_7_reg_3155),44));

        p_Val2_19_0_1_1_ca_fu_1568_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_19_0_1_1_reg_3210),44));

        p_Val2_19_0_1_2_ca_fu_1691_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_19_0_1_2_reg_3245),44));

        p_Val2_19_0_1_3_ca_fu_1707_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_19_0_1_3_reg_3255),44));

        p_Val2_19_0_1_4_ca_fu_1778_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_19_0_1_4_reg_3310),44));

        p_Val2_19_0_1_5_ca_fu_1794_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_19_0_1_5_reg_3320),44));

        p_Val2_19_0_1_6_ca_fu_1865_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_19_0_1_6_reg_3355),44));

        p_Val2_19_0_1_7_ca_fu_1881_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_19_0_1_7_reg_3365),44));

        p_Val2_19_0_1_cast_fu_1552_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_19_0_1_reg_3200),44));

        p_Val2_19_1_0_1_ca_fu_1968_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_19_1_0_1_reg_3410),44));

        p_Val2_19_1_0_2_ca_fu_2043_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_19_1_0_2_reg_3445),44));

        p_Val2_19_1_0_3_ca_fu_2059_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_19_1_0_3_reg_3455),44));

        p_Val2_19_1_0_4_ca_fu_2130_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_19_1_0_4_reg_3500),44));

        p_Val2_19_1_0_5_ca_fu_2146_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_19_1_0_5_reg_3510),44));

        p_Val2_19_1_0_6_ca_fu_2217_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_19_1_0_6_reg_3545),44));

        p_Val2_19_1_0_7_ca_fu_2233_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_19_1_0_7_reg_3555),44));

        p_Val2_19_1_1_1_ca_fu_2320_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_19_1_1_1_reg_3615),44));

        p_Val2_19_1_1_2_ca_fu_2371_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_19_1_1_2_reg_3656),44));

        p_Val2_19_1_1_3_ca_fu_2387_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_19_1_1_3_reg_3666),44));

        p_Val2_19_1_1_4_ca_fu_2438_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_19_1_1_4_reg_3671),44));

        p_Val2_19_1_1_5_ca_fu_2454_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_19_1_1_5_reg_3681),44));

        p_Val2_19_1_1_6_ca_fu_2505_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_19_1_1_6_reg_3686),44));

        p_Val2_19_1_1_7_ca_fu_2521_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_19_1_1_7_reg_3696),44));

        p_Val2_19_1_1_cast_fu_2304_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_19_1_1_reg_3605),44));

        p_Val2_19_1_cast_fu_1952_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_19_1_reg_3400),44));

    p_Val2_20_0_0_1_fu_1217_p2 <= std_logic_vector(signed(p_Val2_19_0_0_1_ca_fu_1203_p1) + signed(tmp_69_0_0_1_fu_1213_p1));
    p_Val2_20_0_0_2_fu_1257_p2 <= std_logic_vector(signed(p_Val2_19_0_0_2_ca_fu_1247_p1) + signed(tmp_69_0_0_2_fu_1250_p3));
    p_Val2_20_0_0_3_fu_1284_p2 <= std_logic_vector(signed(p_Val2_19_0_0_3_ca_fu_1263_p1) + signed(tmp_69_0_0_3_fu_1276_p3));
    p_Val2_20_0_0_4_fu_1368_p2 <= std_logic_vector(signed(p_Val2_19_0_0_4_ca_fu_1358_p1) + signed(tmp_69_0_0_4_fu_1361_p3));
    p_Val2_20_0_0_5_fu_1395_p2 <= std_logic_vector(signed(p_Val2_19_0_0_5_ca_fu_1374_p1) + signed(tmp_69_0_0_5_fu_1387_p3));
    p_Val2_20_0_0_6_fu_1455_p2 <= std_logic_vector(signed(p_Val2_19_0_0_6_ca_fu_1445_p1) + signed(tmp_69_0_0_6_fu_1448_p3));
    p_Val2_20_0_0_7_fu_1482_p2 <= std_logic_vector(signed(p_Val2_19_0_0_7_ca_fu_1461_p1) + signed(tmp_69_0_0_7_fu_1474_p3));
    p_Val2_20_0_1_1_fu_1589_p2 <= std_logic_vector(signed(p_Val2_19_0_1_1_ca_fu_1568_p1) + signed(tmp_69_0_1_1_fu_1581_p3));
    p_Val2_20_0_1_2_fu_1701_p2 <= std_logic_vector(signed(p_Val2_19_0_1_2_ca_fu_1691_p1) + signed(tmp_69_0_1_2_fu_1694_p3));
    p_Val2_20_0_1_3_fu_1728_p2 <= std_logic_vector(signed(p_Val2_19_0_1_3_ca_fu_1707_p1) + signed(tmp_69_0_1_3_fu_1720_p3));
    p_Val2_20_0_1_4_fu_1788_p2 <= std_logic_vector(signed(p_Val2_19_0_1_4_ca_fu_1778_p1) + signed(tmp_69_0_1_4_fu_1781_p3));
    p_Val2_20_0_1_5_fu_1815_p2 <= std_logic_vector(signed(p_Val2_19_0_1_5_ca_fu_1794_p1) + signed(tmp_69_0_1_5_fu_1807_p3));
    p_Val2_20_0_1_6_fu_1875_p2 <= std_logic_vector(signed(p_Val2_19_0_1_6_ca_fu_1865_p1) + signed(tmp_69_0_1_6_fu_1868_p3));
    p_Val2_20_0_1_7_fu_1902_p2 <= std_logic_vector(signed(p_Val2_19_0_1_7_ca_fu_1881_p1) + signed(tmp_69_0_1_7_fu_1894_p3));
    p_Val2_20_0_1_fu_1562_p2 <= std_logic_vector(signed(p_Val2_19_0_1_cast_fu_1552_p1) + signed(tmp_69_0_1_fu_1555_p3));
    p_Val2_20_1_0_1_fu_1989_p2 <= std_logic_vector(signed(p_Val2_19_1_0_1_ca_fu_1968_p1) + signed(tmp_69_1_0_1_fu_1981_p3));
    p_Val2_20_1_0_2_fu_2053_p2 <= std_logic_vector(signed(p_Val2_19_1_0_2_ca_fu_2043_p1) + signed(tmp_69_1_0_2_fu_2046_p3));
    p_Val2_20_1_0_3_fu_2080_p2 <= std_logic_vector(signed(p_Val2_19_1_0_3_ca_fu_2059_p1) + signed(tmp_69_1_0_3_fu_2072_p3));
    p_Val2_20_1_0_4_fu_2140_p2 <= std_logic_vector(signed(p_Val2_19_1_0_4_ca_fu_2130_p1) + signed(tmp_69_1_0_4_fu_2133_p3));
    p_Val2_20_1_0_5_fu_2167_p2 <= std_logic_vector(signed(p_Val2_19_1_0_5_ca_fu_2146_p1) + signed(tmp_69_1_0_5_fu_2159_p3));
    p_Val2_20_1_0_6_fu_2227_p2 <= std_logic_vector(signed(p_Val2_19_1_0_6_ca_fu_2217_p1) + signed(tmp_69_1_0_6_fu_2220_p3));
    p_Val2_20_1_0_7_fu_2254_p2 <= std_logic_vector(signed(p_Val2_19_1_0_7_ca_fu_2233_p1) + signed(tmp_69_1_0_7_fu_2246_p3));
    p_Val2_20_1_1_1_fu_2341_p2 <= std_logic_vector(signed(p_Val2_19_1_1_1_ca_fu_2320_p1) + signed(tmp_69_1_1_1_fu_2333_p3));
    p_Val2_20_1_1_2_fu_2381_p2 <= std_logic_vector(signed(p_Val2_19_1_1_2_ca_fu_2371_p1) + signed(tmp_69_1_1_2_fu_2374_p3));
    p_Val2_20_1_1_3_fu_2408_p2 <= std_logic_vector(signed(p_Val2_19_1_1_3_ca_fu_2387_p1) + signed(tmp_69_1_1_3_fu_2400_p3));
    p_Val2_20_1_1_4_fu_2448_p2 <= std_logic_vector(signed(p_Val2_19_1_1_4_ca_fu_2438_p1) + signed(tmp_69_1_1_4_fu_2441_p3));
    p_Val2_20_1_1_5_fu_2475_p2 <= std_logic_vector(signed(p_Val2_19_1_1_5_ca_fu_2454_p1) + signed(tmp_69_1_1_5_fu_2467_p3));
    p_Val2_20_1_1_6_fu_2515_p2 <= std_logic_vector(signed(p_Val2_19_1_1_6_ca_fu_2505_p1) + signed(tmp_69_1_1_6_fu_2508_p3));
    p_Val2_20_1_1_7_fu_2542_p2 <= std_logic_vector(signed(p_Val2_19_1_1_7_ca_fu_2521_p1) + signed(tmp_69_1_1_7_fu_2534_p3));
    p_Val2_20_1_1_fu_2314_p2 <= std_logic_vector(signed(p_Val2_19_1_1_cast_fu_2304_p1) + signed(tmp_69_1_1_fu_2307_p3));
    p_Val2_20_1_fu_1962_p2 <= std_logic_vector(signed(p_Val2_19_1_cast_fu_1952_p1) + signed(tmp_69_1_fu_1955_p3));
    p_Val2_cast_fu_2574_p2 <= std_logic_vector(signed(tmp_12_mid2_fu_2502_p1) + signed(tmp_2_fu_2558_p4));
        p_Val2_cast_mid2_fu_2499_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_layer2_bias_V_l_reg_3640),24));

    p_Val2_s_fu_2568_p2 <= std_logic_vector(unsigned(sum_V_1_1_7_fu_2548_p4) + unsigned(p_Val2_cast_mid2_fu_2499_p1));
    p_shl1_fu_1637_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_76_fu_1630_p3),64));
    p_shl2_fu_1051_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_1044_p3),64));
    p_shl3_fu_1062_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_74_fu_1055_p3),64));
    p_shl_fu_1626_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_75_fu_1619_p3),64));
    sum_V_1_1_7_fu_2548_p4 <= p_Val2_20_1_1_7_fu_2542_p2(43 downto 20);
        tmp_12_mid2_fu_2502_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_layer2_bias_V_l_reg_3640),23));

    tmp_1753_fu_1066_p2 <= std_logic_vector(unsigned(p_shl2_fu_1051_p1) - unsigned(p_shl3_fu_1062_p1));
    tmp_1754_fu_1641_p2 <= std_logic_vector(unsigned(p_shl_fu_1626_p1) - unsigned(p_shl1_fu_1637_p1));
    tmp_1756_fu_2594_p2 <= std_logic_vector(unsigned(tmp_1812_cast_fu_2590_p1) + unsigned(tmp_mid2_cast_fu_2580_p1));
    tmp_1757_fu_1078_p2 <= std_logic_vector(unsigned(tmp_1753_fu_1066_p2) + unsigned(tmp_1_fu_1072_p1));
    tmp_1758_fu_1103_p2 <= (tmp_1816_cast_fu_1095_p3 or ap_const_lv12_1);
    tmp_1759_fu_1114_p2 <= (tmp_1816_cast_reg_2925 or ap_const_lv12_2);
    tmp_1760_fu_1124_p2 <= (tmp_1816_cast_reg_2925 or ap_const_lv12_3);
    tmp_1761_fu_1140_p2 <= (tmp_1816_cast_reg_2925 or ap_const_lv12_4);
    tmp_1762_fu_1150_p2 <= (tmp_1816_cast_reg_2925 or ap_const_lv12_5);
    tmp_1763_fu_1183_p2 <= (tmp_1816_cast_reg_2925 or ap_const_lv12_6);
    tmp_1764_fu_1193_p2 <= (tmp_1816_cast_reg_2925 or ap_const_lv12_7);
    tmp_1765_fu_1647_p2 <= std_logic_vector(unsigned(tmp_1754_fu_1641_p2) + unsigned(tmp_1_reg_2915));
    tmp_1766_fu_1671_p2 <= (tmp_1826_cast_fu_1663_p3 or ap_const_lv12_1);
    tmp_1767_fu_1758_p2 <= (tmp_1826_cast_reg_3280 or ap_const_lv12_2);
    tmp_1768_fu_1768_p2 <= (tmp_1826_cast_reg_3280 or ap_const_lv12_3);
    tmp_1769_fu_1845_p2 <= (tmp_1826_cast_reg_3280 or ap_const_lv12_4);
    tmp_1770_fu_1855_p2 <= (tmp_1826_cast_reg_3280 or ap_const_lv12_5);
    tmp_1771_fu_1932_p2 <= (tmp_1826_cast_reg_3280 or ap_const_lv12_6);
    tmp_1772_fu_1942_p2 <= (tmp_1826_cast_reg_3280 or ap_const_lv12_7);
    tmp_1774_fu_1266_p4 <= p_Val2_20_0_0_2_fu_1257_p2(43 downto 20);
    tmp_1776_fu_1377_p4 <= p_Val2_20_0_0_4_fu_1368_p2(43 downto 20);
    tmp_1778_fu_1464_p4 <= p_Val2_20_0_0_6_fu_1455_p2(43 downto 20);
    tmp_1779_fu_1317_p2 <= std_logic_vector(unsigned(tmp_1753_reg_2910) + unsigned(tmp_65_0_1_fu_1313_p1));
    tmp_1780_fu_1341_p2 <= (tmp_1843_cast_fu_1333_p3 or ap_const_lv12_1);
    tmp_1781_fu_1419_p2 <= (tmp_1843_cast_reg_3105 or ap_const_lv12_2);
    tmp_1782_fu_1429_p2 <= (tmp_1843_cast_reg_3105 or ap_const_lv12_3);
    tmp_1783_fu_1488_p2 <= (tmp_1843_cast_reg_3105 or ap_const_lv12_4);
    tmp_1784_fu_1498_p2 <= (tmp_1843_cast_reg_3105 or ap_const_lv12_5);
    tmp_1785_fu_1532_p2 <= (tmp_1843_cast_reg_3105 or ap_const_lv12_6);
    tmp_1786_fu_1542_p2 <= (tmp_1843_cast_reg_3105 or ap_const_lv12_7);
    tmp_1787_fu_1682_p2 <= std_logic_vector(unsigned(tmp_1754_fu_1641_p2) + unsigned(tmp_65_0_1_reg_3100));
    tmp_1788_fu_2032_p2 <= (tmp_1853_cast_fu_2025_p3 or ap_const_lv12_1);
    tmp_1789_fu_2110_p2 <= (tmp_1853_cast_reg_3480 or ap_const_lv12_2);
    tmp_1790_fu_2120_p2 <= (tmp_1853_cast_reg_3480 or ap_const_lv12_3);
    tmp_1791_fu_2197_p2 <= (tmp_1853_cast_reg_3480 or ap_const_lv12_4);
    tmp_1792_fu_2207_p2 <= (tmp_1853_cast_reg_3480 or ap_const_lv12_5);
    tmp_1793_fu_2284_p2 <= (tmp_1853_cast_reg_3480 or ap_const_lv12_6);
    tmp_1794_fu_2294_p2 <= (tmp_1853_cast_reg_3480 or ap_const_lv12_7);
    tmp_1796_fu_1571_p4 <= p_Val2_20_0_1_fu_1562_p2(43 downto 20);
    tmp_1798_fu_1710_p4 <= p_Val2_20_0_1_2_fu_1701_p2(43 downto 20);
    tmp_1800_fu_1797_p4 <= p_Val2_20_0_1_4_fu_1788_p2(43 downto 20);
    tmp_1802_fu_1884_p4 <= p_Val2_20_0_1_6_fu_1875_p2(43 downto 20);
    tmp_1804_fu_1971_p4 <= p_Val2_20_1_fu_1962_p2(43 downto 20);
    tmp_1806_fu_2062_p4 <= p_Val2_20_1_0_2_fu_2053_p2(43 downto 20);
    tmp_1808_fu_2149_p4 <= p_Val2_20_1_0_4_fu_2140_p2(43 downto 20);
    tmp_1810_fu_2236_p4 <= p_Val2_20_1_0_6_fu_2227_p2(43 downto 20);
    tmp_1812_cast_fu_2590_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_77_fu_2583_p3),13));
    tmp_1812_fu_2323_p4 <= p_Val2_20_1_1_fu_2314_p2(43 downto 20);
    tmp_1813_cast_fu_2600_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1756_fu_2594_p2),64));
    tmp_1814_fu_2390_p4 <= p_Val2_20_1_1_2_fu_2381_p2(43 downto 20);
    tmp_1816_cast_fu_1095_p3 <= (tmp_78_fu_1084_p1 & ap_const_lv3_0);
    tmp_1816_fu_2457_p4 <= p_Val2_20_1_1_4_fu_2448_p2(43 downto 20);
    tmp_1817_cast_fu_1109_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1758_fu_1103_p2),64));
    tmp_1818_cast_fu_1119_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1759_fu_1114_p2),64));
    tmp_1818_fu_2524_p4 <= p_Val2_20_1_1_6_fu_2515_p2(43 downto 20);
    tmp_1819_cast_fu_1129_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1760_fu_1124_p2),64));
    tmp_1820_cast_fu_1145_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1761_fu_1140_p2),64));
    tmp_1821_cast_fu_1155_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1762_fu_1150_p2),64));
    tmp_1822_cast_fu_1188_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1763_fu_1183_p2),64));
    tmp_1823_cast_fu_1198_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1764_fu_1193_p2),64));
    tmp_1826_cast_fu_1663_p3 <= (tmp_80_fu_1652_p1 & ap_const_lv3_0);
    tmp_1827_cast_fu_1677_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1766_fu_1671_p2),64));
    tmp_1828_cast_fu_1763_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1767_fu_1758_p2),64));
    tmp_1829_cast_fu_1773_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1768_fu_1768_p2),64));
    tmp_1830_cast_fu_1850_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1769_fu_1845_p2),64));
    tmp_1831_cast_fu_1860_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1770_fu_1855_p2),64));
    tmp_1832_cast_fu_1937_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1771_fu_1932_p2),64));
    tmp_1833_cast_fu_1947_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1772_fu_1942_p2),64));
    tmp_1843_cast_fu_1333_p3 <= (tmp_84_fu_1322_p1 & ap_const_lv3_0);
    tmp_1844_cast_fu_1347_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1780_fu_1341_p2),64));
    tmp_1845_cast_fu_1424_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1781_fu_1419_p2),64));
    tmp_1846_cast_fu_1434_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1782_fu_1429_p2),64));
    tmp_1847_cast_fu_1493_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1783_fu_1488_p2),64));
    tmp_1848_cast_fu_1503_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1784_fu_1498_p2),64));
    tmp_1849_cast_fu_1537_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1785_fu_1532_p2),64));
    tmp_1850_cast_fu_1547_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1786_fu_1542_p2),64));
    tmp_1853_cast_fu_2025_p3 <= (tmp_86_reg_3305 & ap_const_lv3_0);
    tmp_1854_cast_fu_2038_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1788_fu_2032_p2),64));
    tmp_1855_cast_fu_2115_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1789_fu_2110_p2),64));
    tmp_1856_cast_fu_2125_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1790_fu_2120_p2),64));
    tmp_1857_cast_fu_2202_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1791_fu_2197_p2),64));
    tmp_1858_cast_fu_2212_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1792_fu_2207_p2),64));
    tmp_1859_cast_fu_2289_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1793_fu_2284_p2),64));
    tmp_1860_cast_fu_2299_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1794_fu_2294_p2),64));
    tmp_1_fu_1072_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_mid2_reg_2839),64));
    tmp_2_fu_2558_p4 <= p_Val2_20_1_1_7_fu_2542_p2(42 downto 20);
    tmp_62_1_mid2_fu_1014_p3 <= 
        i_7_mid1_fu_1008_p2 when (exitcond1_mid_fu_974_p2(0) = '1') else 
        tmp_62_1_mid_fu_954_p3;
    tmp_62_1_mid_fu_954_p3 <= 
        ap_const_lv4_1 when (exitcond_flatten_fu_932_p2(0) = '1') else 
        i_7_fu_908_p2;
    tmp_65_0_1_fu_1313_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_2_fu_1308_p2),64));
        tmp_69_0_0_1_fu_1213_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_83_fu_1206_p3),44));

    tmp_69_0_0_2_fu_1250_p3 <= (tmp_1773_reg_3050 & ap_const_lv20_0);
    tmp_69_0_0_3_fu_1276_p3 <= (tmp_1774_fu_1266_p4 & ap_const_lv20_0);
    tmp_69_0_0_4_fu_1361_p3 <= (tmp_1775_reg_3085 & ap_const_lv20_0);
    tmp_69_0_0_5_fu_1387_p3 <= (tmp_1776_fu_1377_p4 & ap_const_lv20_0);
    tmp_69_0_0_6_fu_1448_p3 <= (tmp_1777_reg_3150 & ap_const_lv20_0);
    tmp_69_0_0_7_fu_1474_p3 <= (tmp_1778_fu_1464_p4 & ap_const_lv20_0);
    tmp_69_0_1_1_fu_1581_p3 <= (tmp_1796_fu_1571_p4 & ap_const_lv20_0);
    tmp_69_0_1_2_fu_1694_p3 <= (tmp_1797_reg_3250 & ap_const_lv20_0);
    tmp_69_0_1_3_fu_1720_p3 <= (tmp_1798_fu_1710_p4 & ap_const_lv20_0);
    tmp_69_0_1_4_fu_1781_p3 <= (tmp_1799_reg_3315 & ap_const_lv20_0);
    tmp_69_0_1_5_fu_1807_p3 <= (tmp_1800_fu_1797_p4 & ap_const_lv20_0);
    tmp_69_0_1_6_fu_1868_p3 <= (tmp_1801_reg_3360 & ap_const_lv20_0);
    tmp_69_0_1_7_fu_1894_p3 <= (tmp_1802_fu_1884_p4 & ap_const_lv20_0);
    tmp_69_0_1_fu_1555_p3 <= (tmp_1795_reg_3205 & ap_const_lv20_0);
    tmp_69_1_0_1_fu_1981_p3 <= (tmp_1804_fu_1971_p4 & ap_const_lv20_0);
    tmp_69_1_0_2_fu_2046_p3 <= (tmp_1805_reg_3450 & ap_const_lv20_0);
    tmp_69_1_0_3_fu_2072_p3 <= (tmp_1806_fu_2062_p4 & ap_const_lv20_0);
    tmp_69_1_0_4_fu_2133_p3 <= (tmp_1807_reg_3505 & ap_const_lv20_0);
    tmp_69_1_0_5_fu_2159_p3 <= (tmp_1808_fu_2149_p4 & ap_const_lv20_0);
    tmp_69_1_0_6_fu_2220_p3 <= (tmp_1809_reg_3550 & ap_const_lv20_0);
    tmp_69_1_0_7_fu_2246_p3 <= (tmp_1810_fu_2236_p4 & ap_const_lv20_0);
    tmp_69_1_1_1_fu_2333_p3 <= (tmp_1812_fu_2323_p4 & ap_const_lv20_0);
    tmp_69_1_1_2_fu_2374_p3 <= (tmp_1813_reg_3661 & ap_const_lv20_0);
    tmp_69_1_1_3_fu_2400_p3 <= (tmp_1814_fu_2390_p4 & ap_const_lv20_0);
    tmp_69_1_1_4_fu_2441_p3 <= (tmp_1815_reg_3676 & ap_const_lv20_0);
    tmp_69_1_1_5_fu_2467_p3 <= (tmp_1816_fu_2457_p4 & ap_const_lv20_0);
    tmp_69_1_1_6_fu_2508_p3 <= (tmp_1817_reg_3691 & ap_const_lv20_0);
    tmp_69_1_1_7_fu_2534_p3 <= (tmp_1818_fu_2524_p4 & ap_const_lv20_0);
    tmp_69_1_1_fu_2307_p3 <= (tmp_1811_reg_3610 & ap_const_lv20_0);
    tmp_69_1_fu_1955_p3 <= (tmp_1803_reg_3405 & ap_const_lv20_0);
    tmp_74_fu_1055_p3 <= (tmp_mid2_34_reg_2846 & ap_const_lv1_0);
    tmp_75_fu_1619_p3 <= (tmp_62_1_mid2_reg_2854 & ap_const_lv4_0);
    tmp_76_fu_1630_p3 <= (tmp_62_1_mid2_reg_2854 & ap_const_lv1_0);
    tmp_77_fu_2583_p3 <= (ap_reg_pp0_iter1_tmp_1755_reg_2920 & ap_const_lv4_0);
    tmp_78_fu_1084_p1 <= tmp_1757_fu_1078_p2(9 - 1 downto 0);
    tmp_79_fu_1088_p2 <= std_logic_vector(shift_left(unsigned(tmp_1757_fu_1078_p2),to_integer(unsigned('0' & ap_const_lv64_3(31-1 downto 0)))));
    tmp_80_fu_1652_p1 <= tmp_1765_fu_1647_p2(9 - 1 downto 0);
    tmp_81_fu_1656_p2 <= std_logic_vector(shift_left(unsigned(tmp_1765_fu_1647_p2),to_integer(unsigned('0' & ap_const_lv64_3(31-1 downto 0)))));
    tmp_83_fu_1206_p3 <= (tmp_82_reg_3010 & ap_const_lv20_0);
    tmp_84_fu_1322_p1 <= tmp_1779_fu_1317_p2(9 - 1 downto 0);
    tmp_85_fu_1326_p2 <= std_logic_vector(shift_left(unsigned(tmp_1779_fu_1317_p2),to_integer(unsigned('0' & ap_const_lv64_3(31-1 downto 0)))));
    tmp_86_fu_1687_p1 <= tmp_1787_fu_1682_p2(9 - 1 downto 0);
    tmp_87_fu_2019_p2 <= std_logic_vector(shift_left(unsigned(tmp_1787_reg_3300),to_integer(unsigned('0' & ap_const_lv64_3(31-1 downto 0)))));
    tmp_fu_1044_p3 <= (tmp_mid2_34_reg_2846 & ap_const_lv4_0);
    tmp_i_fu_2605_p2 <= "1" when (signed(p_Val2_s_reg_3701) > signed(ap_const_lv24_0)) else "0";
    tmp_mid2_34_fu_1000_p3 <= 
        i_7_dup_fu_980_p2 when (exitcond1_mid_fu_974_p2(0) = '1') else 
        i_mid_fu_938_p3;
    tmp_mid2_cast_fu_2580_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_reg_pp0_iter1_tmp_mid2_v_reg_2832),13));
    tmp_mid2_fu_1036_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_mid2_v_reg_2832),64));
    tmp_mid2_v_fu_946_p3 <= 
        filter_1_fu_926_p2 when (exitcond_flatten_fu_932_p2(0) = '1') else 
        ap_phi_mux_filter_phi_fu_860_p4;
    tmp_s_fu_986_p2 <= (exitcond_flatten_fu_932_p2 or exitcond1_mid_fu_974_p2);
end behav;
