<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en" xml:lang="en">

<head>
  <title>4th HiPEAC Industrial Workshop on Compilers and Architectures at Robinson College, Cambridge | HiPEAC</title>
  <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<link rel="stylesheet" href="/sites/all/themes/zen/zen_hipeac/print.css" type="text/css" media="print" />

<link rel="shortcut icon" href="/files/favicon.png" type="image/x-icon" />
  <style type="text/css" media="all">@import "/modules/book/book.css";</style>
<style type="text/css" media="all">@import "/modules/node/node.css";</style>
<style type="text/css" media="all">@import "/modules/poll/poll.css";</style>
<style type="text/css" media="all">@import "/modules/system/defaults.css";</style>
<style type="text/css" media="all">@import "/modules/system/system.css";</style>
<style type="text/css" media="all">@import "/modules/user/user.css";</style>
<style type="text/css" media="all">@import "/sites/all/modules/cck/content.css";</style>
<style type="text/css" media="all">@import "/sites/all/modules/event/event.css";</style>
<style type="text/css" media="all">@import "/sites/all/modules/og/og.css";</style>
<style type="text/css" media="all">@import "/sites/all/modules/cck/fieldgroup.css";</style>
<style type="text/css" media="all">@import "/sites/all/modules/panels/css/panels.css";</style>
<style type="text/css" media="all">@import "/sites/all/themes/zen/zen_hipeac/style.css";</style>
<style type="text/css" media="all">@import "/sites/all/themes/zen/tabs.css";</style>
<style type="text/css" media="all">@import "/sites/all/themes/zen/zen_hipeac/html-elements.css";</style>
<style type="text/css" media="all">@import "/sites/all/themes/zen/zen_hipeac/layout-garland.css";</style>
<style type="text/css" media="all">@import "/sites/all/themes/zen/zen_hipeac/icons.css";</style>
<style type="text/css" media="all">@import "/sites/all/themes/zen/zen_hipeac/zen-hipeac.css";</style>
<style type="text/css" media="all">@import "/sites/all/themes/zen/block-editing.css";</style>

   <script src='http://www.google-analytics.com/urchin.js' type='text/javascript'></script>
   <script type='text/javascript'>_uacct = 'UA-2857653-1'; urchinTracker(); </script>

  
  <!--[if IE]>
    <link rel="stylesheet" href="/sites/all/themes/zen/ie.css" type="text/css">
          <link rel="stylesheet" href="/sites/all/themes/zen/zen_hipeac/ie.css" type="text/css">
      <![endif]-->
  <script type="text/javascript" src="/misc/jquery.js"></script>
<script type="text/javascript" src="/misc/drupal.js"></script>
<script type="text/javascript" src="/sites/all/modules/jquery_update/compat.js"></script>
<script type="text/javascript" src="/sites/all/modules/panels/js/panels.js"></script>
</head>

<body class="not-front not-logged-in node-type-announcement one-sidebar sidebar-left page-industry_workshop4 section-industry_workshop4">
  <div id="page">

      <div id="navigation" class="menu withprimary ">
                  <div id="primary" class="clear-block">
            <ul class="links"><li class="first menu-1-1-276"><a href="/" class="menu-1-1-276">Home</a></li>
<li class="menu-1-2-276"><a href="/activities" class="menu-1-2-276">Activities</a></li>
<li class="menu-1-3-276"><a href="/mobility" class="menu-1-3-276">Mobility</a></li>
<li class="menu-1-4-276"><a href="/research" class="menu-1-4-276">Research</a></li>
<li class="menu-1-5-276"><a href="/publications" class="menu-1-5-276">Publications</a></li>
<li class="menu-1-6-276"><a href="/industry" class="menu-1-6-276">Industry</a></li>
<li class="last menu-1-7-276"><a href="/network" class="menu-1-7-276">The Network</a></li>
</ul>          </div>
        
              </div> <!-- /navigation -->
     <div class="spacer">

    </div>


    <div id="header">

    


       <div id="logo-title">

                          <a href="/" title="Home" rel="home">
            <img src="/sites/all/themes/zen/zen_hipeac/logo.png" alt="Home" id="logo" />
          </a>
        
        <div id="name-and-slogan">

        
                  <div id='site-slogan'>
            European Network of Excellence on High Performance and Embedded Architecture and Compilation          </div>
        
        </div> <!-- /name-and-slogan -->

      </div> <!-- /logo-title -->

    </div> <!-- /header -->
         <div id="header-region">
          <div class="breadcrumb"><a href="/">Home</a></div>                  </div> <!-- /header-region -->
      
    <div id="container" class="clear-block">

              <div id="sidebar-left" class="column sidebar">
          
<div id="block-block-1" class="block block-block region-odd odd region-count-1 count-1">

<div class="top-left"></div>
<div class="top-right"></div>

<div class="blockinside">
<p class="notopgap"></p>


<div class="block-inner">

  
  <div class="content">
    <div  class="fp7imgblock"><center><img src='http://www.hipeac.net/system/files/fp7.png'></center></div>  </div>

  


</div>

<p class="nobottomgap"></p>

</div>
<div class="bottom-left"></div>
<div class="bottom-right"></div>
</div> <!-- /block-inner, /block -->

        </div> <!-- /sidebar-left -->
      
      <div id="main" class="column"><div id="squeeze" class="clear-block">
                        <div id="content">

	<div class="top-left"></div>
	<div class="top-right"></div>
	<div class="contentinsideleft"><div class="contentinsideright">
	<div class="contentinside">

	<div class="gap-saver"></div>
	<p class="notopgap"></p>

                      <h1 class="title">4th HiPEAC Industrial Workshop on Compilers and Architectures at Robinson College, Cambridge</h1>
                                                  


<div class="node node-type-announcement" id="node-1104">

<div class="ntop-left"></div>
<div class="ntop-right"></div>
<div class="insideleft"><div class="insideright">
<div class="inside">

<div class="gap-saver"></div>
<p class="notopgap"></p>

<div class="node-inner">

  
  
  
      <div class="submitted">
      Submitted by <a href="/user/533" title="View user profile.">ozer</a> on Thu, 16/08/2007 - 08:36.    </div>
  
  
  <div class="content">
    <div class="announcement-start">
<em>From 19th Nov 07 To 19th Nov 07</em>
</div>

<style>
#program{
  border: 1px gray solid;
  border-collapse: collapse;
}

#program td{
  border: 1px gray solid;
  padding: 3px;
}

#program .title{
  font-style: italic;
  margin-bottom: 2px;
  //border-bottom: 1px dotted gray;
  font-size: 1.1em;
}

#program .session{
  font-size: 1em;
}

</style>

<p style="text-align: center; margin-top: 2em;">
<strong>November 26, 2007</strong><br />
<strong>Organized by ARM Ltd. in Cambridge, UK</strong><br />

</p><br />


<h2>Call for Papers</h2>

<p>
Find the <a href="industry_workshop4cfp">call for papers</a> here.
</p><br />


<h2>Program and Presentations</h2>

<p>
<h1 class="smalltitle">Topics</h1>
The main focus of this workshop is <a>advanced embedded computer architecture</a> and <a>compiler technology</a>. The topics of interest for this workshop include, but are not limited to:
<ul>
<li>Modern embedded architectures 
<li>High-performance low-power architectures
<li>Ultra Low Power Circuit and Microarchitecture Design Techniques
<li>Reliability and Fault Tolerance
<li>Symmetric/Asymmetric Multicore, multithreading, superscalar, and VLIW architectures
<li>Reconfigurable and soft-core computing
<li>Compilers and programming tools for modern embedded systems										<li>Dynamic translation and optimization							
<li>Parallel programming and concurrency support for Multicore/multithreaded systems							
<li>Performance tools for embedded systems
<li>Non-traditional embedded computing systems topics
</ul>
</p>


<h1 class="smalltitle">Workshop Program</h1>
<br>
<table id="program">
<tr><td width = "11%">08:30</td><td>Arrival + Registration</td></tr>

<tr><td>09:00 - 9:10</td><td>Opening</td></tr>

<tr><td colspan="2"><div class="session"><strong>SESSION 1: Binary, Compiler and Memory Optimization for Embedded Systems </strong></div></td></tr>

<tr><td>09:10 - 9:35</td><td><div class="title"><a href="http://www.hipeac.net/system/files?file=session1_1.pdf">Inter-Block Scoreboard Scheduling in a JIT Compiler for VLIW Processors</a></div>
      BenoÃ®t Dupont de Dinechin, <em>STMicroelectronics</em></td></tr>


<tr><td>09:35 - 10:00</td><td><div class="title"><a href="http://www.hipeac.net/system/files?file=session1_2.pdf">Diablo: a retargetable and extensible link-time rewriter</a></div>
      Dominique Chanet, Jonas Maebe and Koen De Bosschere, <em>Ghent University</em></td></tr>


<tr><td>10:00 â€“ 10:25</td><td><div class="title"><a href="http://www.hipeac.net/system/files?file=session1_3.ppt">Automatic mapping to tightly-coupled memories and cache locking</a></div>
      Peter Marwedel, Heiko Falk, Sascha Plazar, Robert Pyka and Lars Wehmeyer, <em>University of Dortmund and Informatik Centrum Dortmund (ICD)</em></td></tr>

<tr><td>10:25 â€“ 10:50</td><td><div class="title"><a href="http://www.hipeac.net/system/files?file=session1_4.pdf">Program overlays revisited</a></div>
      Benedict R. Gaster, <em>Clearspeed Tech.</em></td></tr>

<tr><td>10:50 â€“ 11:20</td><td>COFFEE BREAK</td></tr>


<tr><td colspan="2"><div class="session"><strong>SESSION 2: Language and Tool Support for Multicore Architectures </strong></a></div></td></tr>

<tr><td>11:20 â€“ 11:45</td><td><div class="title"><a href="http://www.hipeac.net/system/files?file=session2_1.ppt">Mapping high performance and mission-critical applications to Embedded Architectures</a></div>
      Philippe Bonnot, Sami Yehia, Arnaud Grasset, Eric Lenormand and Gilbert Edelin, <em>Thales Research and Technology</em></td></tr>

<tr><td>11:45 â€“ 12:10</td><td><div class="title"><a href="http://www.hipeac.net/system/files?file=session2_2.ppt">Trace-based performance analysis on Cell BE</a></div>
     Marina Biberstein, Moon S. Chang, Bilha Mendelson, Uzi Shvadron and Javier Turek, <em>IBM Haifa</em></td></tr>

<tr><td>12:10 â€“ 12:35</td><td><div class="title"><a href="http://www.hipeac.net/system/files?file=session2_3.ppt">Auto-parallelisation of Sieve C++ programs</a></div>
     Alastair Donaldson, Colin Riley, Anton Lokhmotov and Andrew Cook, <em>Codeplay Software and University of Cambridge</em></td></tr>

<tr><td>12:35 â€“ 13:50</td><td>LUNCH + <b>POSTER SESSION</b></td></tr>


<tr><td>13:50 - 14:35</td><td><strong>Keynote Speech</strong>
<div class="title"> <a href="http://www.hipeac.net/system/files?file=keynote.pdf"> The Wall Ahead is Made of Rubber </a></div>
Krisztian Flautner, Director of Research, <em>ARM </em></td></tr>

<tr><td colspan="2"><div class="session"><strong>SESSION 3: Dependable Computing</strong></a></div></td></tr>

<tr><td>14:35 â€“ 15:00</td><td><div class="title"><a href="http://www.hipeac.net/system/files?file=session3_1.pdf">A Low Overhead Fault Tolerant Coherence Protocol for CMP Architectures</a></div>
     Ricardo Fernandez-Pascual, Jose M. Garcia, Manuel E. Acacio and Jose Duato, <em>University of Murcia and University of Valencia</em></td></tr>

<tr><td>15:00 â€“ 15:25</td><td><div class="title"><a href="http://www.hipeac.net/system/files?file=session3_2.ppt">Initial Results on the Importance of Protecting Prediction Arrays against Hard-Faults</a></div>
     Veerle Desmet, Yiannakis Sazeides and Costas Vrioni, <em>Ghent University and University of Cyprus</em></td></tr>

<tr><td>15:25 â€“ 15:50</td><td>COFFEE BREAK</td></tr>


<tr><td colspan="2"><div class="session"><strong>SESSION 4: Modeling and Simulation</strong></a></div></td></tr>

<tr><td>15:50 â€“ 16:15</td><td><div class="title"><a href="http://www.hipeac.net/system/files?file=session4_1.pdf">Simulation tools for Sandblaster multithreaded processor</a></div>
     Sanjay Jinturkar,  Vitaly Kalashnikov, Mayan Moudgill, Gary Nacer and John Glossner, <em>Sandbridge Technologies</em></td></tr>


<tr><td>16:15 â€“ 16:40</td><td><div class="title"><a href="http://www.hipeac.net/system/files?file=session4_2.ppt">HySim â€“ Hybrid Application Simulation Approach</a></div>
     Stefan Kraemer, Lei Gao, Rainer Leupers, Gerd Ascheid and Heinrich Meyr, <em>RWTH-Aachen University</em></td></tr>

<tr><td>16:40 â€“ 17:05</td><td><div class="title"><a href="http://www.hipeac.net/system/files?file=session4_3.ppt">Leveraging Modular Simulation for Systematic Design Space Exploration</a></div>
     Veerle Desmet, Grigori Fursin, Sylvain Girbal and Olivier Temam, <em>Ghent University and INRIA</em></td></tr>

<tr><td>17:05 â€“ 17:25</td><td>Coffee Break</td></tr>


<tr><td colspan="2"><div class="session"><strong>SESSION 5: Relevant EU Projects</strong></div></td></tr>

<tr><td>17:25 â€“ 17:40</td><td><div class="title"><a href="http://www.hipeac.net/system/files?file=MilePost.pdf">MilePost</a></div>
     Mike Oâ€™Boyle, <em>University of Edinburgh</em></td></tr>

<tr><td>17:40 â€“ 17:55</td><td><div class="title"><a href="http://www.hipeac.net/system/files?file=SARC.ppt">SARC</a></div>
     Georgi N. Gaydadjiev, <em>Delft University of Technology</em></td></tr>

<tr><td>17:55 - 18:00</td><td>Closing</td></tr>

</table>

<br>
<h1 class="smalltitle">POSTER SESSION details</h1>
<br>
<table id="program">
<tr><td><div class="title">Towards an Energy Efficient Branch Prediction Scheme Using Profiling</div>
     Michael Hicks, Colin Egan, Bruce Christianson and Patrick Quick, <em>University of Hertfordshire, UK</em>
<br>
<br>
<a>Abstract:</a> Dynamic branch predictors account for between
10% and 40% of a processorâ€™s dynamic power consumption.
This power cost is proportional to the number of accesses made
to that dynamic predictor during a programâ€™s execution. In
this paper we propose the combined use of local delay region
scheduling and profiling with an original adaptive branch bias
measurement. The adaptive branch bias measurement takes note
of the dynamic predictorâ€™s accuracy for a given branch and
decides whether or not to assign a static prediction for that
branch. The static prediction and local delay region scheduling
information is represented as two hint bits in branch instructions.
We show that, with the combined use of these two methods, the
number of dynamic branch predictor accesses/updates can be
reduced by up to 62%. The associated average power saving is
very encouraging; for the example high-performance embedded
architecture n average global processor power saving of 6.22%
is achieved.
</td>
</tr>



<tr><td><div class="title">The ARISE Framework: Extending Processors with Arbitrary Hardware
Accelerators</div>
    Nikolaos Vassiliadis, George Theodoridis, and Spiridon Nikolaidis,  <em>Aristotle University of Thessaloniki, Greece</em>
<br>
<br>
<a>Abstract:</a> ARISE introduces a systematic approach for extending
once a processor to support thereafter the coupling of an
arbitrary number of Custom Computing Units (CCUs). A
CCU can be hardwired or reconfigurable unit, while it can
be utilized following a hybrid, tight and/or loose, model of
computation. By selecting the appropriate model of
computation for each part of the application, the complete
application space can be considered for acceleration,
resulting to significant increase of performance
improvements. To support these features we introduce a
machine organization that allows the co-operation of a
processor and a set of CCUs. To control the CCUs the
instruction set of the processor is extended with eight
instructions. To efficiently incorporate these features to an
embedded processor, a micro-architecture implementation
that minimizes the control and communication overhead
between the processor and the CCUs is introduced. To
evaluate our proposal we have extended a MIPS processor
with the ARISE infrastructure and implemented it on a
Xilinx FPGA and proved that the timing model of the
processor is not affected. A set of benchmarks were
implemented on the ARISE evaluation machine.
Performance results prove that exploiting the hybrid model
of computation, the ARISE machine achieves performance
improvements of up to 68% compared to a typical
approach.
</td></tr>

<tr><td><div class="title">Light-Weight SIMD
Extension for Embedded Processors</div>
   Magnus Sjalander and Per Larsson-Edefors, <em>Chalmers University of Technology,
Sweden</em>

<br>
<br>
<a>Abstract:</a> We present a light-weight SIMD extension for embedded
general-purpose processors with negligible impact on delay and power
dissipation. This is achieved by modifying existing functional units, such
that they support multiple-precision operations and by limiting the number
of added SIMD instructions. Particularly, a twin-precision multiplier
is utilized to give support for low-overhead SIMD multiplications. A
MIPS-R2000-like processor is extended with the proposed light-weight
SIMD support, and the performance estimates from placed-and-routed
layouts in a 0.13-Î¼m technology are subsequently analyzed. A SIMDenabled
version of the EEMBCâ€™s FFT benchmark shows that on top of
a dramatically reduced memory access activity, the total execution time
and total energy is reduced by 15% and 14%, respectively.
</td></tr>

<br>
<br>
<a>Abstract:</a> 
</td></tr>

<tr><td><div class="title">Filtering drowsy caches to improve
their performance</div>
   Paolo Bennati and Roberto Giorgi, <em>University of Siena, Italy</em>

<br>
<br>
<a>Abstract:</a> Leakage power in data cache memories represents a sizable fraction of total power consumption, and many techniques have been proposed to reduce it. As a matter of fact, during a fixed period of time, only a small subset of cache lines is used. Drowsy technique, for instance, put unused lines to drowsy state in order to save power.
Our idea is to adaptively select mostly used cache lines in order to maintain mostly used data always available. We found that this can be achieved automatically by using a tiny cache acting as a filter â€œL0â€ cache. Our main contributions are: i) evaluation of filter cache to reduce leakage; ii) improvement of an existing power-saving techniques.
Our experiments, with complete MiBench suite for ARM based processor, show (in average) 10% improvement in leakage saving and 17% in leakage energy-delay versus drowsy-cache.

</td></tr>

<tr><td><div class="title">Automatic Parallelization in GCC</div>
   Razya Ladelsky, <em>IBM Haifa, Israel</em>

<br>
<br>
<a>Abstract:</a> With the emergence of multicore architectures there is a growing need for automatic parallelization, that distributes sequential code into multi threaded code. OpenMP defines language extensions to C, C++, and Fortran for implementing multi-threaded shared memory applications. Generation of such extensions by the compiler relieves programmers from the manual parallelization process. OpenMP specification has been implemented in GCC and integrated into version 4.2. The OpenMP infrastructure together with existent data dependence analyses served as the basic infrastructure for an automatic parallelization optimization implementation recently in GCC. The initial automatic parallelization work was contributed by Sebastian Pop and Zdenek Dvorak, and supports loops whose iterations are independent of each other. We later enhanced these capabilities to support loops with reduction dependence among the iterations, thereby parallelizing additional loops. These auto-parallelization contributions are being incorporated into the upcoming version 4.3. In this talk we summarize the existing OpenMP and data dependence infrastructures in GCC, then describe the current state of automatic parallelization in GCC, demonstrated by some examples. Finally, we discuss future directions of work that may further extend the optimization's applicability.


</td></tr>

</table>


<br> <br>

<h2>Workshop Registration</h2>
<p> The registration website is open for Hipeac members at <a href="node/1105">Online Registration</a>.

<p>For people who are not Hipeac members, please <a href="http://www.arm.com/phpscripts/events/hipeac.php">click here</a> to register.</p>



<h2>Practical Information</h2>

<p>
<ul>
<li>Venue location: <a href="http://www.robinson.cam.ac.uk/">Robinson College</a></li>
<ul>
<li>The workshop takes place in the main auditorium: <a href="http://www.robinson.cam.ac.uk/conferences/facilities/auditorium.php">Auditorium Theatre</a></li>
<li> <a href="system/files?file=18845.gif"> Map of Cambridge and Robinson College</a> (Larger version)  <br> <br>
<a href="system/files?file=18845.gif">
<img  alt="Map of Cambridge and Robinson College - Click for larger version" src="system/files?file=18822.gif"/>
</a></li>
</ul>

<li><a href="http://www.ukvisas.gov.uk/servlet/Front?pagename=OpenMarket/Xcelerate/ShowPage&c=Page&cid=1006977149962">Visa Information</a></li>
<p>  Please email to <a href="mailto:emre.ozer@arm.com">Emre Ozer</a> for an invitation letter for Visa applications 
<li><a href="http://www.robinson.cam.ac.uk/contact/travel.php">Travel info</a>
<p>How to get to Cambridge by air: 
<ul>
<li><a href="http://www.stanstedairport.com">London Stansted Airport,</a>
<p>a direct train connect <b>Stansted Airport (SSD)</b> to <b>Cambridge (CBG)</b> every hour, <br>use <a href="http://ojp1.nationalrail.co.uk/">National Rail Timetables and Journey Planner</a></p>
</li>
<li><a href="http://www.heathrowairport.com">London Heathrow Airport,</a>
<p>trains run form <b>Heathrow Terminals </b>(find information about the terminals <a href="http://www.heathrowairport.com/portal/site/heathrow/menuitem.e87da634aa88e3fba4b12871120103a0/">here</a>) via London to <b>Cambridge (CBG)</b>, <br>use <a href="http://ojp1.nationalrail.co.uk/">National Rail Timetables and Journey Planner</a></p>
</li>
<li><a href="http://www.gatwickairport.com">London Gatwick Airport,</a>
<p>trains run form <b> Gatwick Airport (GTW)</b> via London to <b>Cambridge (CBG)</b>, <br>use <a href="http://ojp1.nationalrail.co.uk/">National Rail Timetables and Journey Planner</a></p>
</li>
<li>and <a href="http://www.london-luton.co.uk/en/">London Luton airport,</a>
<p>trains run form <b>Luton Airport Parkway (LTN)</b> via London to <b>Cambridge (CBG)</b>, <br>use <a href="http://ojp1.nationalrail.co.uk/">National Rail Timetables and Journey Planner</a></p>
</li>
</ul>
Cambridge is also reachable from all the airports by direct buses, see <a href="http://www.nationalexpress.com/">National Express Bus website</a>.</p>
</li>
<li><a href="http://www.visitcambridge.org/visitors/">Social Program</a></li>
<li><a href="http://www.visitcambridge.org/visitors/wheretostay.php">Local Accommodations</a></li>
</ul>
</p>  </div>

      <div class="links">
      <ul class="links inline"><li class="first last event_calendar"><a href="/event/2007/11/19" class="event_calendar">Calendar</a></li>
</ul>    </div>
  
</div>

<p class="nobottomgap"></p>
</div></div></div>
<div class="nbottom-left"></div>
<div class="nbottom-right"></div>


</div> <!-- /node-inner, /node -->




          
	<p class="nobottomgap"></p>
	</div></div></div>
	<div class="bottom-left"></div>
	<div class="bottom-right"></div>

        </div> <!-- /content -->
              </div></div> <!-- /squeeze /main -->

      
    </div> <!-- /container -->

    <div id="footer-wrapper">
      <div id="footer">
        
      </div> <!-- /footer -->
    </div> <!-- /footer-wrapper -->

    
    
  </div> <!-- /page -->

</body>
</html>