// Seed: 637673385
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input supply1 id_2,
    output tri0 id_3
);
  id_5(
      .id_0({id_1{1 == 1}}), .id_1(1 ==? ""), .id_2(id_3), .id_3(~id_1), .id_4(id_3)
  );
  assign id_3 = 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    input tri1 id_2,
    output supply1 id_3
);
  assign id_0 = "" == id_1;
  not primCall (id_3, id_1);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_3
  );
endmodule
