SIM             = icarus
WAVE            = True
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/ttc_counter_lite.sv
TOPLEVEL        = ttc_counter_lite
MODULE          = test_ttc_counter_lite
PYTHONPATH      = /src
HASH            = af8163bef5c1eb352b27114d377f5b72b6ce9db6