$date
	Sun Dec 18 21:02:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module L1ICacheTest $end
$scope module l1ICache $end
$var wire 20 ! Pid_i [0:19] $end
$var wire 16 " Tid_i [0:15] $end
$var wire 1 # cacheReset_i $end
$var wire 64 $ cacheUpdateAddress_i [0:63] $end
$var wire 512 % cacheUpdateLine_i [0:511] $end
$var wire 20 & cacheUpdatePid_i [0:19] $end
$var wire 16 ' cacheUpdateTid_i [0:15] $end
$var wire 1 ( cacheUpdate_i $end
$var wire 1 ) clock_i $end
$var wire 1 * fetchEnable_i $end
$var wire 1 + fetchStall_i $end
$var wire 8 , index_i [0:7] $end
$var wire 6 - offset_i [0:5] $end
$var wire 50 . tag_i [0:49] $end
$var reg 1 / cacheMiss_o $end
$var reg 1 0 fetchEnable_1 $end
$var reg 1 1 fetchEnable_2 $end
$var reg 1 2 fetchEnable_o $end
$var reg 8 3 fetchIndex_1 [0:7] $end
$var reg 8 4 fetchIndex_2 [0:7] $end
$var reg 6 5 fetchOffset_1 [0:5] $end
$var reg 6 6 fetchOffset_2 [0:5] $end
$var reg 20 7 fetchPid_1 [0:19] $end
$var reg 20 8 fetchPid_2 [0:19] $end
$var reg 50 9 fetchTag_1 [0:49] $end
$var reg 50 : fetchTag_2 [0:49] $end
$var reg 16 ; fetchTid_1 [0:15] $end
$var reg 16 < fetchTid_2 [0:15] $end
$var reg 64 = fetchedAddress_o [0:63] $end
$var reg 80 > fetchedInstMajorId_o [0:79] $end
$var reg 32 ? fetchedInstruction_o [0:31] $end
$var reg 20 @ fetchedPid_o [0:19] $end
$var reg 16 A fetchedTid_o [0:15] $end
$var reg 80 B instCtr [0:79] $end
$var reg 80 C instID_1 [0:79] $end
$var reg 80 D instID_2 [0:79] $end
$var reg 64 E missedAddress_o [0:63] $end
$var reg 80 F missedInstMajorId_o [0:79] $end
$var reg 20 G missedPid_o [0:19] $end
$var reg 16 H missedTid_o [0:15] $end
$var reg 1 I readLineIsValid_2 $end
$var reg 512 J readLine_2 [0:511] $end
$var reg 50 K readTag_2 [0:49] $end
$var reg 1 L tagIsValid_2 $end
$var integer 32 M i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx M
xL
bx K
bx J
xI
bx H
bx G
bx F
bx E
bx D
bx C
bx B
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
x2
x1
x0
x/
b0 .
b0 -
b0 ,
0+
0*
0)
0(
b0 '
b0 &
b0 %
b0 $
0#
b0 "
b0 !
$end
#2000
0/
x1
0I
b0 B
00
b100000000 M
1)
1#
#3000
0)
0#
#4000
01
b1 B
b0 C
b0 ;
b0 7
b0 9
b0 5
b0 3
10
1*
1)
#5000
0*
0)
#6000
b0 D
11
b0 6
b0 4
b0 :
b0 <
b0 8
0L
b0 K
1I
b0 J
00
1)
#7000
0)
#8000
b0 H
b0 G
b0 F
b0 E
1/
02
01
1)
#9000
0)
#10000
10
b100 -
1*
1)
#11000
0*
0)
#12000
11
00
1)
#13000
0)
#14000
01
1)
#15000
0)
#16000
b0 >
b0 A
b0 @
b0 =
b0 ?
12
0I
0/
1)
b11000111111001001 %
b0 -
1(
#17000
0)
0(
#18000
b10 B
b1 C
b100 5
10
b100 -
1*
1)
#19000
0)
#20000
b1 D
11
b100 6
1L
1I
b11000111111001001 J
b11 B
b10 C
b1000 5
b1000 -
1)
#21000
0)
#22000
b1 >
b100 =
b10 D
b1000 6
b100 B
b11 C
b1100 5
b1100 -
1)
#23000
0)
#24000
b10 >
b1000 =
b11 D
b1100 6
b101 B
b100 C
b10000 5
b10000 -
1)
#25000
0*
0)
#26000
b11 >
b1100 =
b100 D
b10000 6
00
1)
#27000
0)
#28000
b100 >
b10000 =
01
1)
#29000
0)
#30000
