
SSMC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000183c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d4  08001948  08001948  00011948  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001a1c  08001a1c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001a1c  08001a1c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001a1c  08001a1c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001a1c  08001a1c  00011a1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001a20  08001a20  00011a20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001a24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000024  2000000c  08001a30  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000030  08001a30  00020030  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000033cb  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000fa8  00000000  00000000  00023400  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000488  00000000  00000000  000243a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000003d0  00000000  00000000  00024830  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00012759  00000000  00000000  00024c00  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00004deb  00000000  00000000  00037359  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00063df2  00000000  00000000  0003c144  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0009ff36  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000ef8  00000000  00000000  0009ffb4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08001930 	.word	0x08001930

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08001930 	.word	0x08001930

0800014c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b088      	sub	sp, #32
 8000150:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000152:	f107 0310 	add.w	r3, r7, #16
 8000156:	2200      	movs	r2, #0
 8000158:	601a      	str	r2, [r3, #0]
 800015a:	605a      	str	r2, [r3, #4]
 800015c:	609a      	str	r2, [r3, #8]
 800015e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000160:	4b28      	ldr	r3, [pc, #160]	; (8000204 <MX_GPIO_Init+0xb8>)
 8000162:	699b      	ldr	r3, [r3, #24]
 8000164:	4a27      	ldr	r2, [pc, #156]	; (8000204 <MX_GPIO_Init+0xb8>)
 8000166:	f043 0320 	orr.w	r3, r3, #32
 800016a:	6193      	str	r3, [r2, #24]
 800016c:	4b25      	ldr	r3, [pc, #148]	; (8000204 <MX_GPIO_Init+0xb8>)
 800016e:	699b      	ldr	r3, [r3, #24]
 8000170:	f003 0320 	and.w	r3, r3, #32
 8000174:	60fb      	str	r3, [r7, #12]
 8000176:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000178:	4b22      	ldr	r3, [pc, #136]	; (8000204 <MX_GPIO_Init+0xb8>)
 800017a:	699b      	ldr	r3, [r3, #24]
 800017c:	4a21      	ldr	r2, [pc, #132]	; (8000204 <MX_GPIO_Init+0xb8>)
 800017e:	f043 0304 	orr.w	r3, r3, #4
 8000182:	6193      	str	r3, [r2, #24]
 8000184:	4b1f      	ldr	r3, [pc, #124]	; (8000204 <MX_GPIO_Init+0xb8>)
 8000186:	699b      	ldr	r3, [r3, #24]
 8000188:	f003 0304 	and.w	r3, r3, #4
 800018c:	60bb      	str	r3, [r7, #8]
 800018e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000190:	4b1c      	ldr	r3, [pc, #112]	; (8000204 <MX_GPIO_Init+0xb8>)
 8000192:	699b      	ldr	r3, [r3, #24]
 8000194:	4a1b      	ldr	r2, [pc, #108]	; (8000204 <MX_GPIO_Init+0xb8>)
 8000196:	f043 0308 	orr.w	r3, r3, #8
 800019a:	6193      	str	r3, [r2, #24]
 800019c:	4b19      	ldr	r3, [pc, #100]	; (8000204 <MX_GPIO_Init+0xb8>)
 800019e:	699b      	ldr	r3, [r3, #24]
 80001a0:	f003 0308 	and.w	r3, r3, #8
 80001a4:	607b      	str	r3, [r7, #4]
 80001a6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 80001a8:	2200      	movs	r2, #0
 80001aa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80001ae:	4816      	ldr	r0, [pc, #88]	; (8000208 <MX_GPIO_Init+0xbc>)
 80001b0:	f000 fcd8 	bl	8000b64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 80001b4:	2200      	movs	r2, #0
 80001b6:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
 80001ba:	4814      	ldr	r0, [pc, #80]	; (800020c <MX_GPIO_Init+0xc0>)
 80001bc:	f000 fcd2 	bl	8000b64 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80001c0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80001c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001c6:	2301      	movs	r3, #1
 80001c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001ca:	2300      	movs	r3, #0
 80001cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001ce:	2302      	movs	r3, #2
 80001d0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80001d2:	f107 0310 	add.w	r3, r7, #16
 80001d6:	4619      	mov	r1, r3
 80001d8:	480b      	ldr	r0, [pc, #44]	; (8000208 <MX_GPIO_Init+0xbc>)
 80001da:	f000 fa89 	bl	80006f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 PB6 
                           PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 80001de:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
 80001e2:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001e4:	2301      	movs	r3, #1
 80001e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001e8:	2300      	movs	r3, #0
 80001ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001ec:	2302      	movs	r3, #2
 80001ee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80001f0:	f107 0310 	add.w	r3, r7, #16
 80001f4:	4619      	mov	r1, r3
 80001f6:	4805      	ldr	r0, [pc, #20]	; (800020c <MX_GPIO_Init+0xc0>)
 80001f8:	f000 fa7a 	bl	80006f0 <HAL_GPIO_Init>

}
 80001fc:	bf00      	nop
 80001fe:	3720      	adds	r7, #32
 8000200:	46bd      	mov	sp, r7
 8000202:	bd80      	pop	{r7, pc}
 8000204:	40021000 	.word	0x40021000
 8000208:	40010800 	.word	0x40010800
 800020c:	40010c00 	.word	0x40010c00

08000210 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000214:	f000 f914 	bl	8000440 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000218:	f000 f807 	bl	800022a <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800021c:	f7ff ff96 	bl	800014c <MX_GPIO_Init>
 

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  scheduler_init();
 8000220:	f001 fada 	bl	80017d8 <scheduler_init>
  scheduler_main();
 8000224:	f001 faea 	bl	80017fc <scheduler_main>

  while (1)
 8000228:	e7fe      	b.n	8000228 <main+0x18>

0800022a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800022a:	b580      	push	{r7, lr}
 800022c:	b090      	sub	sp, #64	; 0x40
 800022e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000230:	f107 0318 	add.w	r3, r7, #24
 8000234:	2228      	movs	r2, #40	; 0x28
 8000236:	2100      	movs	r1, #0
 8000238:	4618      	mov	r0, r3
 800023a:	f001 fb71 	bl	8001920 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800023e:	1d3b      	adds	r3, r7, #4
 8000240:	2200      	movs	r2, #0
 8000242:	601a      	str	r2, [r3, #0]
 8000244:	605a      	str	r2, [r3, #4]
 8000246:	609a      	str	r2, [r3, #8]
 8000248:	60da      	str	r2, [r3, #12]
 800024a:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800024c:	2301      	movs	r3, #1
 800024e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000250:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000254:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000256:	2300      	movs	r3, #0
 8000258:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800025a:	2301      	movs	r3, #1
 800025c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800025e:	2302      	movs	r3, #2
 8000260:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000262:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000266:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000268:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800026c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800026e:	f107 0318 	add.w	r3, r7, #24
 8000272:	4618      	mov	r0, r3
 8000274:	f000 fcce 	bl	8000c14 <HAL_RCC_OscConfig>
 8000278:	4603      	mov	r3, r0
 800027a:	2b00      	cmp	r3, #0
 800027c:	d001      	beq.n	8000282 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800027e:	f000 f819 	bl	80002b4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000282:	230f      	movs	r3, #15
 8000284:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000286:	2302      	movs	r3, #2
 8000288:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800028a:	2300      	movs	r3, #0
 800028c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800028e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000292:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000294:	2300      	movs	r3, #0
 8000296:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000298:	1d3b      	adds	r3, r7, #4
 800029a:	2102      	movs	r1, #2
 800029c:	4618      	mov	r0, r3
 800029e:	f001 f829 	bl	80012f4 <HAL_RCC_ClockConfig>
 80002a2:	4603      	mov	r3, r0
 80002a4:	2b00      	cmp	r3, #0
 80002a6:	d001      	beq.n	80002ac <SystemClock_Config+0x82>
  {
    Error_Handler();
 80002a8:	f000 f804 	bl	80002b4 <Error_Handler>
  }
}
 80002ac:	bf00      	nop
 80002ae:	3740      	adds	r7, #64	; 0x40
 80002b0:	46bd      	mov	sp, r7
 80002b2:	bd80      	pop	{r7, pc}

080002b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80002b4:	b480      	push	{r7}
 80002b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80002b8:	bf00      	nop
 80002ba:	46bd      	mov	sp, r7
 80002bc:	bc80      	pop	{r7}
 80002be:	4770      	bx	lr

080002c0 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{ 
 80002c0:	b480      	push	{r7}
 80002c2:	b083      	sub	sp, #12
 80002c4:	af00      	add	r7, sp, #0
 80002c6:	6078      	str	r0, [r7, #4]
 80002c8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 80002ca:	bf00      	nop
 80002cc:	370c      	adds	r7, #12
 80002ce:	46bd      	mov	sp, r7
 80002d0:	bc80      	pop	{r7}
 80002d2:	4770      	bx	lr

080002d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80002d4:	b480      	push	{r7}
 80002d6:	b085      	sub	sp, #20
 80002d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80002da:	4b15      	ldr	r3, [pc, #84]	; (8000330 <HAL_MspInit+0x5c>)
 80002dc:	699b      	ldr	r3, [r3, #24]
 80002de:	4a14      	ldr	r2, [pc, #80]	; (8000330 <HAL_MspInit+0x5c>)
 80002e0:	f043 0301 	orr.w	r3, r3, #1
 80002e4:	6193      	str	r3, [r2, #24]
 80002e6:	4b12      	ldr	r3, [pc, #72]	; (8000330 <HAL_MspInit+0x5c>)
 80002e8:	699b      	ldr	r3, [r3, #24]
 80002ea:	f003 0301 	and.w	r3, r3, #1
 80002ee:	60bb      	str	r3, [r7, #8]
 80002f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80002f2:	4b0f      	ldr	r3, [pc, #60]	; (8000330 <HAL_MspInit+0x5c>)
 80002f4:	69db      	ldr	r3, [r3, #28]
 80002f6:	4a0e      	ldr	r2, [pc, #56]	; (8000330 <HAL_MspInit+0x5c>)
 80002f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80002fc:	61d3      	str	r3, [r2, #28]
 80002fe:	4b0c      	ldr	r3, [pc, #48]	; (8000330 <HAL_MspInit+0x5c>)
 8000300:	69db      	ldr	r3, [r3, #28]
 8000302:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000306:	607b      	str	r3, [r7, #4]
 8000308:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled 
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800030a:	4b0a      	ldr	r3, [pc, #40]	; (8000334 <HAL_MspInit+0x60>)
 800030c:	685b      	ldr	r3, [r3, #4]
 800030e:	60fb      	str	r3, [r7, #12]
 8000310:	68fb      	ldr	r3, [r7, #12]
 8000312:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000316:	60fb      	str	r3, [r7, #12]
 8000318:	68fb      	ldr	r3, [r7, #12]
 800031a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800031e:	60fb      	str	r3, [r7, #12]
 8000320:	4a04      	ldr	r2, [pc, #16]	; (8000334 <HAL_MspInit+0x60>)
 8000322:	68fb      	ldr	r3, [r7, #12]
 8000324:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000326:	bf00      	nop
 8000328:	3714      	adds	r7, #20
 800032a:	46bd      	mov	sp, r7
 800032c:	bc80      	pop	{r7}
 800032e:	4770      	bx	lr
 8000330:	40021000 	.word	0x40021000
 8000334:	40010000 	.word	0x40010000

08000338 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000338:	b480      	push	{r7}
 800033a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800033c:	bf00      	nop
 800033e:	46bd      	mov	sp, r7
 8000340:	bc80      	pop	{r7}
 8000342:	4770      	bx	lr

08000344 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000344:	b480      	push	{r7}
 8000346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000348:	e7fe      	b.n	8000348 <HardFault_Handler+0x4>

0800034a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800034a:	b480      	push	{r7}
 800034c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800034e:	e7fe      	b.n	800034e <MemManage_Handler+0x4>

08000350 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000350:	b480      	push	{r7}
 8000352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000354:	e7fe      	b.n	8000354 <BusFault_Handler+0x4>

08000356 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000356:	b480      	push	{r7}
 8000358:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800035a:	e7fe      	b.n	800035a <UsageFault_Handler+0x4>

0800035c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800035c:	b480      	push	{r7}
 800035e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000360:	bf00      	nop
 8000362:	46bd      	mov	sp, r7
 8000364:	bc80      	pop	{r7}
 8000366:	4770      	bx	lr

08000368 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000368:	b480      	push	{r7}
 800036a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800036c:	bf00      	nop
 800036e:	46bd      	mov	sp, r7
 8000370:	bc80      	pop	{r7}
 8000372:	4770      	bx	lr

08000374 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000374:	b480      	push	{r7}
 8000376:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000378:	bf00      	nop
 800037a:	46bd      	mov	sp, r7
 800037c:	bc80      	pop	{r7}
 800037e:	4770      	bx	lr

08000380 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000380:	b580      	push	{r7, lr}
 8000382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	scheduler_ei_tickUp_ISR();
 8000384:	f001 fa9a 	bl	80018bc <scheduler_ei_tickUp_ISR>
  /* USER CODE END SysTick_IRQn 0 */
  
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000388:	bf00      	nop
 800038a:	bd80      	pop	{r7, pc}

0800038c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800038c:	b480      	push	{r7}
 800038e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000390:	4b15      	ldr	r3, [pc, #84]	; (80003e8 <SystemInit+0x5c>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	4a14      	ldr	r2, [pc, #80]	; (80003e8 <SystemInit+0x5c>)
 8000396:	f043 0301 	orr.w	r3, r3, #1
 800039a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 800039c:	4b12      	ldr	r3, [pc, #72]	; (80003e8 <SystemInit+0x5c>)
 800039e:	685a      	ldr	r2, [r3, #4]
 80003a0:	4911      	ldr	r1, [pc, #68]	; (80003e8 <SystemInit+0x5c>)
 80003a2:	4b12      	ldr	r3, [pc, #72]	; (80003ec <SystemInit+0x60>)
 80003a4:	4013      	ands	r3, r2
 80003a6:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80003a8:	4b0f      	ldr	r3, [pc, #60]	; (80003e8 <SystemInit+0x5c>)
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	4a0e      	ldr	r2, [pc, #56]	; (80003e8 <SystemInit+0x5c>)
 80003ae:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80003b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80003b6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80003b8:	4b0b      	ldr	r3, [pc, #44]	; (80003e8 <SystemInit+0x5c>)
 80003ba:	681b      	ldr	r3, [r3, #0]
 80003bc:	4a0a      	ldr	r2, [pc, #40]	; (80003e8 <SystemInit+0x5c>)
 80003be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80003c2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80003c4:	4b08      	ldr	r3, [pc, #32]	; (80003e8 <SystemInit+0x5c>)
 80003c6:	685b      	ldr	r3, [r3, #4]
 80003c8:	4a07      	ldr	r2, [pc, #28]	; (80003e8 <SystemInit+0x5c>)
 80003ca:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80003ce:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80003d0:	4b05      	ldr	r3, [pc, #20]	; (80003e8 <SystemInit+0x5c>)
 80003d2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80003d6:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80003d8:	4b05      	ldr	r3, [pc, #20]	; (80003f0 <SystemInit+0x64>)
 80003da:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80003de:	609a      	str	r2, [r3, #8]
#endif 
}
 80003e0:	bf00      	nop
 80003e2:	46bd      	mov	sp, r7
 80003e4:	bc80      	pop	{r7}
 80003e6:	4770      	bx	lr
 80003e8:	40021000 	.word	0x40021000
 80003ec:	f8ff0000 	.word	0xf8ff0000
 80003f0:	e000ed00 	.word	0xe000ed00

080003f4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80003f4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80003f6:	e003      	b.n	8000400 <LoopCopyDataInit>

080003f8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80003f8:	4b0b      	ldr	r3, [pc, #44]	; (8000428 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80003fa:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80003fc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80003fe:	3104      	adds	r1, #4

08000400 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000400:	480a      	ldr	r0, [pc, #40]	; (800042c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000402:	4b0b      	ldr	r3, [pc, #44]	; (8000430 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000404:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000406:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000408:	d3f6      	bcc.n	80003f8 <CopyDataInit>
  ldr r2, =_sbss
 800040a:	4a0a      	ldr	r2, [pc, #40]	; (8000434 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800040c:	e002      	b.n	8000414 <LoopFillZerobss>

0800040e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800040e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000410:	f842 3b04 	str.w	r3, [r2], #4

08000414 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000414:	4b08      	ldr	r3, [pc, #32]	; (8000438 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000416:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000418:	d3f9      	bcc.n	800040e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800041a:	f7ff ffb7 	bl	800038c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800041e:	f001 fa5b 	bl	80018d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000422:	f7ff fef5 	bl	8000210 <main>
  bx lr
 8000426:	4770      	bx	lr
  ldr r3, =_sidata
 8000428:	08001a24 	.word	0x08001a24
  ldr r0, =_sdata
 800042c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000430:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8000434:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 8000438:	20000030 	.word	0x20000030

0800043c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800043c:	e7fe      	b.n	800043c <ADC1_2_IRQHandler>
	...

08000440 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000440:	b580      	push	{r7, lr}
 8000442:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000444:	4b08      	ldr	r3, [pc, #32]	; (8000468 <HAL_Init+0x28>)
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	4a07      	ldr	r2, [pc, #28]	; (8000468 <HAL_Init+0x28>)
 800044a:	f043 0310 	orr.w	r3, r3, #16
 800044e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000450:	2003      	movs	r0, #3
 8000452:	f000 f8f5 	bl	8000640 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000456:	2000      	movs	r0, #0
 8000458:	f000 f808 	bl	800046c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800045c:	f7ff ff3a 	bl	80002d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000460:	2300      	movs	r3, #0
}
 8000462:	4618      	mov	r0, r3
 8000464:	bd80      	pop	{r7, pc}
 8000466:	bf00      	nop
 8000468:	40022000 	.word	0x40022000

0800046c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	b082      	sub	sp, #8
 8000470:	af00      	add	r7, sp, #0
 8000472:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000474:	4b12      	ldr	r3, [pc, #72]	; (80004c0 <HAL_InitTick+0x54>)
 8000476:	681a      	ldr	r2, [r3, #0]
 8000478:	4b12      	ldr	r3, [pc, #72]	; (80004c4 <HAL_InitTick+0x58>)
 800047a:	781b      	ldrb	r3, [r3, #0]
 800047c:	4619      	mov	r1, r3
 800047e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000482:	fbb3 f3f1 	udiv	r3, r3, r1
 8000486:	fbb2 f3f3 	udiv	r3, r2, r3
 800048a:	4618      	mov	r0, r3
 800048c:	f000 f924 	bl	80006d8 <HAL_SYSTICK_Config>
 8000490:	4603      	mov	r3, r0
 8000492:	2b00      	cmp	r3, #0
 8000494:	d001      	beq.n	800049a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000496:	2301      	movs	r3, #1
 8000498:	e00e      	b.n	80004b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	2b0f      	cmp	r3, #15
 800049e:	d80a      	bhi.n	80004b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80004a0:	2200      	movs	r2, #0
 80004a2:	6879      	ldr	r1, [r7, #4]
 80004a4:	f04f 30ff 	mov.w	r0, #4294967295
 80004a8:	f000 f8ea 	bl	8000680 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80004ac:	4a06      	ldr	r2, [pc, #24]	; (80004c8 <HAL_InitTick+0x5c>)
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80004b2:	2300      	movs	r3, #0
 80004b4:	e000      	b.n	80004b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80004b6:	2301      	movs	r3, #1
}
 80004b8:	4618      	mov	r0, r3
 80004ba:	3708      	adds	r7, #8
 80004bc:	46bd      	mov	sp, r7
 80004be:	bd80      	pop	{r7, pc}
 80004c0:	20000000 	.word	0x20000000
 80004c4:	20000008 	.word	0x20000008
 80004c8:	20000004 	.word	0x20000004

080004cc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80004cc:	b480      	push	{r7}
 80004ce:	af00      	add	r7, sp, #0
  return uwTick;
 80004d0:	4b02      	ldr	r3, [pc, #8]	; (80004dc <HAL_GetTick+0x10>)
 80004d2:	681b      	ldr	r3, [r3, #0]
}
 80004d4:	4618      	mov	r0, r3
 80004d6:	46bd      	mov	sp, r7
 80004d8:	bc80      	pop	{r7}
 80004da:	4770      	bx	lr
 80004dc:	2000002c 	.word	0x2000002c

080004e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80004e0:	b480      	push	{r7}
 80004e2:	b085      	sub	sp, #20
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	f003 0307 	and.w	r3, r3, #7
 80004ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80004f0:	4b0c      	ldr	r3, [pc, #48]	; (8000524 <__NVIC_SetPriorityGrouping+0x44>)
 80004f2:	68db      	ldr	r3, [r3, #12]
 80004f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80004f6:	68ba      	ldr	r2, [r7, #8]
 80004f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80004fc:	4013      	ands	r3, r2
 80004fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000500:	68fb      	ldr	r3, [r7, #12]
 8000502:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000504:	68bb      	ldr	r3, [r7, #8]
 8000506:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000508:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800050c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000510:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000512:	4a04      	ldr	r2, [pc, #16]	; (8000524 <__NVIC_SetPriorityGrouping+0x44>)
 8000514:	68bb      	ldr	r3, [r7, #8]
 8000516:	60d3      	str	r3, [r2, #12]
}
 8000518:	bf00      	nop
 800051a:	3714      	adds	r7, #20
 800051c:	46bd      	mov	sp, r7
 800051e:	bc80      	pop	{r7}
 8000520:	4770      	bx	lr
 8000522:	bf00      	nop
 8000524:	e000ed00 	.word	0xe000ed00

08000528 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000528:	b480      	push	{r7}
 800052a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800052c:	4b04      	ldr	r3, [pc, #16]	; (8000540 <__NVIC_GetPriorityGrouping+0x18>)
 800052e:	68db      	ldr	r3, [r3, #12]
 8000530:	0a1b      	lsrs	r3, r3, #8
 8000532:	f003 0307 	and.w	r3, r3, #7
}
 8000536:	4618      	mov	r0, r3
 8000538:	46bd      	mov	sp, r7
 800053a:	bc80      	pop	{r7}
 800053c:	4770      	bx	lr
 800053e:	bf00      	nop
 8000540:	e000ed00 	.word	0xe000ed00

08000544 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000544:	b480      	push	{r7}
 8000546:	b083      	sub	sp, #12
 8000548:	af00      	add	r7, sp, #0
 800054a:	4603      	mov	r3, r0
 800054c:	6039      	str	r1, [r7, #0]
 800054e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000550:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000554:	2b00      	cmp	r3, #0
 8000556:	db0a      	blt.n	800056e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000558:	683b      	ldr	r3, [r7, #0]
 800055a:	b2da      	uxtb	r2, r3
 800055c:	490c      	ldr	r1, [pc, #48]	; (8000590 <__NVIC_SetPriority+0x4c>)
 800055e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000562:	0112      	lsls	r2, r2, #4
 8000564:	b2d2      	uxtb	r2, r2
 8000566:	440b      	add	r3, r1
 8000568:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800056c:	e00a      	b.n	8000584 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800056e:	683b      	ldr	r3, [r7, #0]
 8000570:	b2da      	uxtb	r2, r3
 8000572:	4908      	ldr	r1, [pc, #32]	; (8000594 <__NVIC_SetPriority+0x50>)
 8000574:	79fb      	ldrb	r3, [r7, #7]
 8000576:	f003 030f 	and.w	r3, r3, #15
 800057a:	3b04      	subs	r3, #4
 800057c:	0112      	lsls	r2, r2, #4
 800057e:	b2d2      	uxtb	r2, r2
 8000580:	440b      	add	r3, r1
 8000582:	761a      	strb	r2, [r3, #24]
}
 8000584:	bf00      	nop
 8000586:	370c      	adds	r7, #12
 8000588:	46bd      	mov	sp, r7
 800058a:	bc80      	pop	{r7}
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop
 8000590:	e000e100 	.word	0xe000e100
 8000594:	e000ed00 	.word	0xe000ed00

08000598 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000598:	b480      	push	{r7}
 800059a:	b089      	sub	sp, #36	; 0x24
 800059c:	af00      	add	r7, sp, #0
 800059e:	60f8      	str	r0, [r7, #12]
 80005a0:	60b9      	str	r1, [r7, #8]
 80005a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80005a4:	68fb      	ldr	r3, [r7, #12]
 80005a6:	f003 0307 	and.w	r3, r3, #7
 80005aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005ac:	69fb      	ldr	r3, [r7, #28]
 80005ae:	f1c3 0307 	rsb	r3, r3, #7
 80005b2:	2b04      	cmp	r3, #4
 80005b4:	bf28      	it	cs
 80005b6:	2304      	movcs	r3, #4
 80005b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005ba:	69fb      	ldr	r3, [r7, #28]
 80005bc:	3304      	adds	r3, #4
 80005be:	2b06      	cmp	r3, #6
 80005c0:	d902      	bls.n	80005c8 <NVIC_EncodePriority+0x30>
 80005c2:	69fb      	ldr	r3, [r7, #28]
 80005c4:	3b03      	subs	r3, #3
 80005c6:	e000      	b.n	80005ca <NVIC_EncodePriority+0x32>
 80005c8:	2300      	movs	r3, #0
 80005ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005cc:	f04f 32ff 	mov.w	r2, #4294967295
 80005d0:	69bb      	ldr	r3, [r7, #24]
 80005d2:	fa02 f303 	lsl.w	r3, r2, r3
 80005d6:	43da      	mvns	r2, r3
 80005d8:	68bb      	ldr	r3, [r7, #8]
 80005da:	401a      	ands	r2, r3
 80005dc:	697b      	ldr	r3, [r7, #20]
 80005de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80005e0:	f04f 31ff 	mov.w	r1, #4294967295
 80005e4:	697b      	ldr	r3, [r7, #20]
 80005e6:	fa01 f303 	lsl.w	r3, r1, r3
 80005ea:	43d9      	mvns	r1, r3
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005f0:	4313      	orrs	r3, r2
         );
}
 80005f2:	4618      	mov	r0, r3
 80005f4:	3724      	adds	r7, #36	; 0x24
 80005f6:	46bd      	mov	sp, r7
 80005f8:	bc80      	pop	{r7}
 80005fa:	4770      	bx	lr

080005fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b082      	sub	sp, #8
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	3b01      	subs	r3, #1
 8000608:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800060c:	d301      	bcc.n	8000612 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800060e:	2301      	movs	r3, #1
 8000610:	e00f      	b.n	8000632 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000612:	4a0a      	ldr	r2, [pc, #40]	; (800063c <SysTick_Config+0x40>)
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	3b01      	subs	r3, #1
 8000618:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800061a:	210f      	movs	r1, #15
 800061c:	f04f 30ff 	mov.w	r0, #4294967295
 8000620:	f7ff ff90 	bl	8000544 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000624:	4b05      	ldr	r3, [pc, #20]	; (800063c <SysTick_Config+0x40>)
 8000626:	2200      	movs	r2, #0
 8000628:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800062a:	4b04      	ldr	r3, [pc, #16]	; (800063c <SysTick_Config+0x40>)
 800062c:	2207      	movs	r2, #7
 800062e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000630:	2300      	movs	r3, #0
}
 8000632:	4618      	mov	r0, r3
 8000634:	3708      	adds	r7, #8
 8000636:	46bd      	mov	sp, r7
 8000638:	bd80      	pop	{r7, pc}
 800063a:	bf00      	nop
 800063c:	e000e010 	.word	0xe000e010

08000640 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b082      	sub	sp, #8
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	2b07      	cmp	r3, #7
 800064c:	d00f      	beq.n	800066e <HAL_NVIC_SetPriorityGrouping+0x2e>
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	2b06      	cmp	r3, #6
 8000652:	d00c      	beq.n	800066e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	2b05      	cmp	r3, #5
 8000658:	d009      	beq.n	800066e <HAL_NVIC_SetPriorityGrouping+0x2e>
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	2b04      	cmp	r3, #4
 800065e:	d006      	beq.n	800066e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	2b03      	cmp	r3, #3
 8000664:	d003      	beq.n	800066e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8000666:	2192      	movs	r1, #146	; 0x92
 8000668:	4804      	ldr	r0, [pc, #16]	; (800067c <HAL_NVIC_SetPriorityGrouping+0x3c>)
 800066a:	f7ff fe29 	bl	80002c0 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800066e:	6878      	ldr	r0, [r7, #4]
 8000670:	f7ff ff36 	bl	80004e0 <__NVIC_SetPriorityGrouping>
}
 8000674:	bf00      	nop
 8000676:	3708      	adds	r7, #8
 8000678:	46bd      	mov	sp, r7
 800067a:	bd80      	pop	{r7, pc}
 800067c:	08001948 	.word	0x08001948

08000680 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000680:	b580      	push	{r7, lr}
 8000682:	b086      	sub	sp, #24
 8000684:	af00      	add	r7, sp, #0
 8000686:	4603      	mov	r3, r0
 8000688:	60b9      	str	r1, [r7, #8]
 800068a:	607a      	str	r2, [r7, #4]
 800068c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800068e:	2300      	movs	r3, #0
 8000690:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	2b0f      	cmp	r3, #15
 8000696:	d903      	bls.n	80006a0 <HAL_NVIC_SetPriority+0x20>
 8000698:	21aa      	movs	r1, #170	; 0xaa
 800069a:	480e      	ldr	r0, [pc, #56]	; (80006d4 <HAL_NVIC_SetPriority+0x54>)
 800069c:	f7ff fe10 	bl	80002c0 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80006a0:	68bb      	ldr	r3, [r7, #8]
 80006a2:	2b0f      	cmp	r3, #15
 80006a4:	d903      	bls.n	80006ae <HAL_NVIC_SetPriority+0x2e>
 80006a6:	21ab      	movs	r1, #171	; 0xab
 80006a8:	480a      	ldr	r0, [pc, #40]	; (80006d4 <HAL_NVIC_SetPriority+0x54>)
 80006aa:	f7ff fe09 	bl	80002c0 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80006ae:	f7ff ff3b 	bl	8000528 <__NVIC_GetPriorityGrouping>
 80006b2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80006b4:	687a      	ldr	r2, [r7, #4]
 80006b6:	68b9      	ldr	r1, [r7, #8]
 80006b8:	6978      	ldr	r0, [r7, #20]
 80006ba:	f7ff ff6d 	bl	8000598 <NVIC_EncodePriority>
 80006be:	4602      	mov	r2, r0
 80006c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006c4:	4611      	mov	r1, r2
 80006c6:	4618      	mov	r0, r3
 80006c8:	f7ff ff3c 	bl	8000544 <__NVIC_SetPriority>
}
 80006cc:	bf00      	nop
 80006ce:	3718      	adds	r7, #24
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	08001948 	.word	0x08001948

080006d8 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b082      	sub	sp, #8
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80006e0:	6878      	ldr	r0, [r7, #4]
 80006e2:	f7ff ff8b 	bl	80005fc <SysTick_Config>
 80006e6:	4603      	mov	r3, r0
}
 80006e8:	4618      	mov	r0, r3
 80006ea:	3708      	adds	r7, #8
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bd80      	pop	{r7, pc}

080006f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b08a      	sub	sp, #40	; 0x28
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
 80006f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80006fa:	2300      	movs	r3, #0
 80006fc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80006fe:	2300      	movs	r3, #0
 8000700:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset;       /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	4a9c      	ldr	r2, [pc, #624]	; (8000978 <HAL_GPIO_Init+0x288>)
 8000706:	4293      	cmp	r3, r2
 8000708:	d013      	beq.n	8000732 <HAL_GPIO_Init+0x42>
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	4a9b      	ldr	r2, [pc, #620]	; (800097c <HAL_GPIO_Init+0x28c>)
 800070e:	4293      	cmp	r3, r2
 8000710:	d00f      	beq.n	8000732 <HAL_GPIO_Init+0x42>
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	4a9a      	ldr	r2, [pc, #616]	; (8000980 <HAL_GPIO_Init+0x290>)
 8000716:	4293      	cmp	r3, r2
 8000718:	d00b      	beq.n	8000732 <HAL_GPIO_Init+0x42>
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	4a99      	ldr	r2, [pc, #612]	; (8000984 <HAL_GPIO_Init+0x294>)
 800071e:	4293      	cmp	r3, r2
 8000720:	d007      	beq.n	8000732 <HAL_GPIO_Init+0x42>
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	4a98      	ldr	r2, [pc, #608]	; (8000988 <HAL_GPIO_Init+0x298>)
 8000726:	4293      	cmp	r3, r2
 8000728:	d003      	beq.n	8000732 <HAL_GPIO_Init+0x42>
 800072a:	21bd      	movs	r1, #189	; 0xbd
 800072c:	4897      	ldr	r0, [pc, #604]	; (800098c <HAL_GPIO_Init+0x29c>)
 800072e:	f7ff fdc7 	bl	80002c0 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8000732:	683b      	ldr	r3, [r7, #0]
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	b29b      	uxth	r3, r3
 8000738:	2b00      	cmp	r3, #0
 800073a:	d005      	beq.n	8000748 <HAL_GPIO_Init+0x58>
 800073c:	683b      	ldr	r3, [r7, #0]
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	0c1b      	lsrs	r3, r3, #16
 8000742:	041b      	lsls	r3, r3, #16
 8000744:	2b00      	cmp	r3, #0
 8000746:	d003      	beq.n	8000750 <HAL_GPIO_Init+0x60>
 8000748:	21be      	movs	r1, #190	; 0xbe
 800074a:	4890      	ldr	r0, [pc, #576]	; (800098c <HAL_GPIO_Init+0x29c>)
 800074c:	f7ff fdb8 	bl	80002c0 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8000750:	683b      	ldr	r3, [r7, #0]
 8000752:	685b      	ldr	r3, [r3, #4]
 8000754:	2b00      	cmp	r3, #0
 8000756:	f000 81eb 	beq.w	8000b30 <HAL_GPIO_Init+0x440>
 800075a:	683b      	ldr	r3, [r7, #0]
 800075c:	685b      	ldr	r3, [r3, #4]
 800075e:	2b01      	cmp	r3, #1
 8000760:	f000 81e6 	beq.w	8000b30 <HAL_GPIO_Init+0x440>
 8000764:	683b      	ldr	r3, [r7, #0]
 8000766:	685b      	ldr	r3, [r3, #4]
 8000768:	2b11      	cmp	r3, #17
 800076a:	f000 81e1 	beq.w	8000b30 <HAL_GPIO_Init+0x440>
 800076e:	683b      	ldr	r3, [r7, #0]
 8000770:	685b      	ldr	r3, [r3, #4]
 8000772:	2b02      	cmp	r3, #2
 8000774:	f000 81dc 	beq.w	8000b30 <HAL_GPIO_Init+0x440>
 8000778:	683b      	ldr	r3, [r7, #0]
 800077a:	685b      	ldr	r3, [r3, #4]
 800077c:	2b12      	cmp	r3, #18
 800077e:	f000 81d7 	beq.w	8000b30 <HAL_GPIO_Init+0x440>
 8000782:	683b      	ldr	r3, [r7, #0]
 8000784:	685b      	ldr	r3, [r3, #4]
 8000786:	4a82      	ldr	r2, [pc, #520]	; (8000990 <HAL_GPIO_Init+0x2a0>)
 8000788:	4293      	cmp	r3, r2
 800078a:	f000 81d1 	beq.w	8000b30 <HAL_GPIO_Init+0x440>
 800078e:	683b      	ldr	r3, [r7, #0]
 8000790:	685b      	ldr	r3, [r3, #4]
 8000792:	4a80      	ldr	r2, [pc, #512]	; (8000994 <HAL_GPIO_Init+0x2a4>)
 8000794:	4293      	cmp	r3, r2
 8000796:	f000 81cb 	beq.w	8000b30 <HAL_GPIO_Init+0x440>
 800079a:	683b      	ldr	r3, [r7, #0]
 800079c:	685b      	ldr	r3, [r3, #4]
 800079e:	4a7e      	ldr	r2, [pc, #504]	; (8000998 <HAL_GPIO_Init+0x2a8>)
 80007a0:	4293      	cmp	r3, r2
 80007a2:	f000 81c5 	beq.w	8000b30 <HAL_GPIO_Init+0x440>
 80007a6:	683b      	ldr	r3, [r7, #0]
 80007a8:	685b      	ldr	r3, [r3, #4]
 80007aa:	4a7c      	ldr	r2, [pc, #496]	; (800099c <HAL_GPIO_Init+0x2ac>)
 80007ac:	4293      	cmp	r3, r2
 80007ae:	f000 81bf 	beq.w	8000b30 <HAL_GPIO_Init+0x440>
 80007b2:	683b      	ldr	r3, [r7, #0]
 80007b4:	685b      	ldr	r3, [r3, #4]
 80007b6:	4a7a      	ldr	r2, [pc, #488]	; (80009a0 <HAL_GPIO_Init+0x2b0>)
 80007b8:	4293      	cmp	r3, r2
 80007ba:	f000 81b9 	beq.w	8000b30 <HAL_GPIO_Init+0x440>
 80007be:	683b      	ldr	r3, [r7, #0]
 80007c0:	685b      	ldr	r3, [r3, #4]
 80007c2:	4a78      	ldr	r2, [pc, #480]	; (80009a4 <HAL_GPIO_Init+0x2b4>)
 80007c4:	4293      	cmp	r3, r2
 80007c6:	f000 81b3 	beq.w	8000b30 <HAL_GPIO_Init+0x440>
 80007ca:	683b      	ldr	r3, [r7, #0]
 80007cc:	685b      	ldr	r3, [r3, #4]
 80007ce:	2b03      	cmp	r3, #3
 80007d0:	f000 81ae 	beq.w	8000b30 <HAL_GPIO_Init+0x440>
 80007d4:	21bf      	movs	r1, #191	; 0xbf
 80007d6:	486d      	ldr	r0, [pc, #436]	; (800098c <HAL_GPIO_Init+0x29c>)
 80007d8:	f7ff fd72 	bl	80002c0 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80007dc:	e1a8      	b.n	8000b30 <HAL_GPIO_Init+0x440>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80007de:	2201      	movs	r2, #1
 80007e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007e2:	fa02 f303 	lsl.w	r3, r2, r3
 80007e6:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80007e8:	683b      	ldr	r3, [r7, #0]
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	69fa      	ldr	r2, [r7, #28]
 80007ee:	4013      	ands	r3, r2
 80007f0:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80007f2:	69ba      	ldr	r2, [r7, #24]
 80007f4:	69fb      	ldr	r3, [r7, #28]
 80007f6:	429a      	cmp	r2, r3
 80007f8:	f040 8197 	bne.w	8000b2a <HAL_GPIO_Init+0x43a>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	4a5e      	ldr	r2, [pc, #376]	; (8000978 <HAL_GPIO_Init+0x288>)
 8000800:	4293      	cmp	r3, r2
 8000802:	d013      	beq.n	800082c <HAL_GPIO_Init+0x13c>
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	4a5d      	ldr	r2, [pc, #372]	; (800097c <HAL_GPIO_Init+0x28c>)
 8000808:	4293      	cmp	r3, r2
 800080a:	d00f      	beq.n	800082c <HAL_GPIO_Init+0x13c>
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	4a5c      	ldr	r2, [pc, #368]	; (8000980 <HAL_GPIO_Init+0x290>)
 8000810:	4293      	cmp	r3, r2
 8000812:	d00b      	beq.n	800082c <HAL_GPIO_Init+0x13c>
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	4a5b      	ldr	r2, [pc, #364]	; (8000984 <HAL_GPIO_Init+0x294>)
 8000818:	4293      	cmp	r3, r2
 800081a:	d007      	beq.n	800082c <HAL_GPIO_Init+0x13c>
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	4a5a      	ldr	r2, [pc, #360]	; (8000988 <HAL_GPIO_Init+0x298>)
 8000820:	4293      	cmp	r3, r2
 8000822:	d003      	beq.n	800082c <HAL_GPIO_Init+0x13c>
 8000824:	21cd      	movs	r1, #205	; 0xcd
 8000826:	4859      	ldr	r0, [pc, #356]	; (800098c <HAL_GPIO_Init+0x29c>)
 8000828:	f7ff fd4a 	bl	80002c0 <assert_failed>

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800082c:	683b      	ldr	r3, [r7, #0]
 800082e:	685b      	ldr	r3, [r3, #4]
 8000830:	2b12      	cmp	r3, #18
 8000832:	d065      	beq.n	8000900 <HAL_GPIO_Init+0x210>
 8000834:	2b12      	cmp	r3, #18
 8000836:	d80e      	bhi.n	8000856 <HAL_GPIO_Init+0x166>
 8000838:	2b02      	cmp	r3, #2
 800083a:	d04c      	beq.n	80008d6 <HAL_GPIO_Init+0x1e6>
 800083c:	2b02      	cmp	r3, #2
 800083e:	d804      	bhi.n	800084a <HAL_GPIO_Init+0x15a>
 8000840:	2b00      	cmp	r3, #0
 8000842:	d072      	beq.n	800092a <HAL_GPIO_Init+0x23a>
 8000844:	2b01      	cmp	r3, #1
 8000846:	d01d      	beq.n	8000884 <HAL_GPIO_Init+0x194>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000848:	e0b1      	b.n	80009ae <HAL_GPIO_Init+0x2be>
      switch (GPIO_Init->Mode)
 800084a:	2b03      	cmp	r3, #3
 800084c:	f000 80ac 	beq.w	80009a8 <HAL_GPIO_Init+0x2b8>
 8000850:	2b11      	cmp	r3, #17
 8000852:	d02b      	beq.n	80008ac <HAL_GPIO_Init+0x1bc>
          break;
 8000854:	e0ab      	b.n	80009ae <HAL_GPIO_Init+0x2be>
      switch (GPIO_Init->Mode)
 8000856:	4a4f      	ldr	r2, [pc, #316]	; (8000994 <HAL_GPIO_Init+0x2a4>)
 8000858:	4293      	cmp	r3, r2
 800085a:	d066      	beq.n	800092a <HAL_GPIO_Init+0x23a>
 800085c:	4a4d      	ldr	r2, [pc, #308]	; (8000994 <HAL_GPIO_Init+0x2a4>)
 800085e:	4293      	cmp	r3, r2
 8000860:	d806      	bhi.n	8000870 <HAL_GPIO_Init+0x180>
 8000862:	4a4b      	ldr	r2, [pc, #300]	; (8000990 <HAL_GPIO_Init+0x2a0>)
 8000864:	4293      	cmp	r3, r2
 8000866:	d060      	beq.n	800092a <HAL_GPIO_Init+0x23a>
 8000868:	4a4c      	ldr	r2, [pc, #304]	; (800099c <HAL_GPIO_Init+0x2ac>)
 800086a:	4293      	cmp	r3, r2
 800086c:	d05d      	beq.n	800092a <HAL_GPIO_Init+0x23a>
          break;
 800086e:	e09e      	b.n	80009ae <HAL_GPIO_Init+0x2be>
      switch (GPIO_Init->Mode)
 8000870:	4a49      	ldr	r2, [pc, #292]	; (8000998 <HAL_GPIO_Init+0x2a8>)
 8000872:	4293      	cmp	r3, r2
 8000874:	d059      	beq.n	800092a <HAL_GPIO_Init+0x23a>
 8000876:	4a4b      	ldr	r2, [pc, #300]	; (80009a4 <HAL_GPIO_Init+0x2b4>)
 8000878:	4293      	cmp	r3, r2
 800087a:	d056      	beq.n	800092a <HAL_GPIO_Init+0x23a>
 800087c:	4a48      	ldr	r2, [pc, #288]	; (80009a0 <HAL_GPIO_Init+0x2b0>)
 800087e:	4293      	cmp	r3, r2
 8000880:	d053      	beq.n	800092a <HAL_GPIO_Init+0x23a>
          break;
 8000882:	e094      	b.n	80009ae <HAL_GPIO_Init+0x2be>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8000884:	683b      	ldr	r3, [r7, #0]
 8000886:	68db      	ldr	r3, [r3, #12]
 8000888:	2b02      	cmp	r3, #2
 800088a:	d00b      	beq.n	80008a4 <HAL_GPIO_Init+0x1b4>
 800088c:	683b      	ldr	r3, [r7, #0]
 800088e:	68db      	ldr	r3, [r3, #12]
 8000890:	2b01      	cmp	r3, #1
 8000892:	d007      	beq.n	80008a4 <HAL_GPIO_Init+0x1b4>
 8000894:	683b      	ldr	r3, [r7, #0]
 8000896:	68db      	ldr	r3, [r3, #12]
 8000898:	2b03      	cmp	r3, #3
 800089a:	d003      	beq.n	80008a4 <HAL_GPIO_Init+0x1b4>
 800089c:	21d5      	movs	r1, #213	; 0xd5
 800089e:	483b      	ldr	r0, [pc, #236]	; (800098c <HAL_GPIO_Init+0x29c>)
 80008a0:	f7ff fd0e 	bl	80002c0 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80008a4:	683b      	ldr	r3, [r7, #0]
 80008a6:	68db      	ldr	r3, [r3, #12]
 80008a8:	623b      	str	r3, [r7, #32]
          break;
 80008aa:	e080      	b.n	80009ae <HAL_GPIO_Init+0x2be>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80008ac:	683b      	ldr	r3, [r7, #0]
 80008ae:	68db      	ldr	r3, [r3, #12]
 80008b0:	2b02      	cmp	r3, #2
 80008b2:	d00b      	beq.n	80008cc <HAL_GPIO_Init+0x1dc>
 80008b4:	683b      	ldr	r3, [r7, #0]
 80008b6:	68db      	ldr	r3, [r3, #12]
 80008b8:	2b01      	cmp	r3, #1
 80008ba:	d007      	beq.n	80008cc <HAL_GPIO_Init+0x1dc>
 80008bc:	683b      	ldr	r3, [r7, #0]
 80008be:	68db      	ldr	r3, [r3, #12]
 80008c0:	2b03      	cmp	r3, #3
 80008c2:	d003      	beq.n	80008cc <HAL_GPIO_Init+0x1dc>
 80008c4:	21dc      	movs	r1, #220	; 0xdc
 80008c6:	4831      	ldr	r0, [pc, #196]	; (800098c <HAL_GPIO_Init+0x29c>)
 80008c8:	f7ff fcfa 	bl	80002c0 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80008cc:	683b      	ldr	r3, [r7, #0]
 80008ce:	68db      	ldr	r3, [r3, #12]
 80008d0:	3304      	adds	r3, #4
 80008d2:	623b      	str	r3, [r7, #32]
          break;
 80008d4:	e06b      	b.n	80009ae <HAL_GPIO_Init+0x2be>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80008d6:	683b      	ldr	r3, [r7, #0]
 80008d8:	68db      	ldr	r3, [r3, #12]
 80008da:	2b02      	cmp	r3, #2
 80008dc:	d00b      	beq.n	80008f6 <HAL_GPIO_Init+0x206>
 80008de:	683b      	ldr	r3, [r7, #0]
 80008e0:	68db      	ldr	r3, [r3, #12]
 80008e2:	2b01      	cmp	r3, #1
 80008e4:	d007      	beq.n	80008f6 <HAL_GPIO_Init+0x206>
 80008e6:	683b      	ldr	r3, [r7, #0]
 80008e8:	68db      	ldr	r3, [r3, #12]
 80008ea:	2b03      	cmp	r3, #3
 80008ec:	d003      	beq.n	80008f6 <HAL_GPIO_Init+0x206>
 80008ee:	21e3      	movs	r1, #227	; 0xe3
 80008f0:	4826      	ldr	r0, [pc, #152]	; (800098c <HAL_GPIO_Init+0x29c>)
 80008f2:	f7ff fce5 	bl	80002c0 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80008f6:	683b      	ldr	r3, [r7, #0]
 80008f8:	68db      	ldr	r3, [r3, #12]
 80008fa:	3308      	adds	r3, #8
 80008fc:	623b      	str	r3, [r7, #32]
          break;
 80008fe:	e056      	b.n	80009ae <HAL_GPIO_Init+0x2be>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8000900:	683b      	ldr	r3, [r7, #0]
 8000902:	68db      	ldr	r3, [r3, #12]
 8000904:	2b02      	cmp	r3, #2
 8000906:	d00b      	beq.n	8000920 <HAL_GPIO_Init+0x230>
 8000908:	683b      	ldr	r3, [r7, #0]
 800090a:	68db      	ldr	r3, [r3, #12]
 800090c:	2b01      	cmp	r3, #1
 800090e:	d007      	beq.n	8000920 <HAL_GPIO_Init+0x230>
 8000910:	683b      	ldr	r3, [r7, #0]
 8000912:	68db      	ldr	r3, [r3, #12]
 8000914:	2b03      	cmp	r3, #3
 8000916:	d003      	beq.n	8000920 <HAL_GPIO_Init+0x230>
 8000918:	21ea      	movs	r1, #234	; 0xea
 800091a:	481c      	ldr	r0, [pc, #112]	; (800098c <HAL_GPIO_Init+0x29c>)
 800091c:	f7ff fcd0 	bl	80002c0 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000920:	683b      	ldr	r3, [r7, #0]
 8000922:	68db      	ldr	r3, [r3, #12]
 8000924:	330c      	adds	r3, #12
 8000926:	623b      	str	r3, [r7, #32]
          break;
 8000928:	e041      	b.n	80009ae <HAL_GPIO_Init+0x2be>
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 800092a:	683b      	ldr	r3, [r7, #0]
 800092c:	689b      	ldr	r3, [r3, #8]
 800092e:	2b00      	cmp	r3, #0
 8000930:	d00b      	beq.n	800094a <HAL_GPIO_Init+0x25a>
 8000932:	683b      	ldr	r3, [r7, #0]
 8000934:	689b      	ldr	r3, [r3, #8]
 8000936:	2b01      	cmp	r3, #1
 8000938:	d007      	beq.n	800094a <HAL_GPIO_Init+0x25a>
 800093a:	683b      	ldr	r3, [r7, #0]
 800093c:	689b      	ldr	r3, [r3, #8]
 800093e:	2b02      	cmp	r3, #2
 8000940:	d003      	beq.n	800094a <HAL_GPIO_Init+0x25a>
 8000942:	21f7      	movs	r1, #247	; 0xf7
 8000944:	4811      	ldr	r0, [pc, #68]	; (800098c <HAL_GPIO_Init+0x29c>)
 8000946:	f7ff fcbb 	bl	80002c0 <assert_failed>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800094a:	683b      	ldr	r3, [r7, #0]
 800094c:	689b      	ldr	r3, [r3, #8]
 800094e:	2b00      	cmp	r3, #0
 8000950:	d102      	bne.n	8000958 <HAL_GPIO_Init+0x268>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000952:	2304      	movs	r3, #4
 8000954:	623b      	str	r3, [r7, #32]
          break;
 8000956:	e02a      	b.n	80009ae <HAL_GPIO_Init+0x2be>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000958:	683b      	ldr	r3, [r7, #0]
 800095a:	689b      	ldr	r3, [r3, #8]
 800095c:	2b01      	cmp	r3, #1
 800095e:	d105      	bne.n	800096c <HAL_GPIO_Init+0x27c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000960:	2308      	movs	r3, #8
 8000962:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	69fa      	ldr	r2, [r7, #28]
 8000968:	611a      	str	r2, [r3, #16]
          break;
 800096a:	e020      	b.n	80009ae <HAL_GPIO_Init+0x2be>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800096c:	2308      	movs	r3, #8
 800096e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	69fa      	ldr	r2, [r7, #28]
 8000974:	615a      	str	r2, [r3, #20]
          break;
 8000976:	e01a      	b.n	80009ae <HAL_GPIO_Init+0x2be>
 8000978:	40010800 	.word	0x40010800
 800097c:	40010c00 	.word	0x40010c00
 8000980:	40011000 	.word	0x40011000
 8000984:	40011400 	.word	0x40011400
 8000988:	40011800 	.word	0x40011800
 800098c:	08001984 	.word	0x08001984
 8000990:	10110000 	.word	0x10110000
 8000994:	10210000 	.word	0x10210000
 8000998:	10310000 	.word	0x10310000
 800099c:	10120000 	.word	0x10120000
 80009a0:	10220000 	.word	0x10220000
 80009a4:	10320000 	.word	0x10320000
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80009a8:	2300      	movs	r3, #0
 80009aa:	623b      	str	r3, [r7, #32]
          break;
 80009ac:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80009ae:	69bb      	ldr	r3, [r7, #24]
 80009b0:	2bff      	cmp	r3, #255	; 0xff
 80009b2:	d801      	bhi.n	80009b8 <HAL_GPIO_Init+0x2c8>
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	e001      	b.n	80009bc <HAL_GPIO_Init+0x2cc>
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	3304      	adds	r3, #4
 80009bc:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80009be:	69bb      	ldr	r3, [r7, #24]
 80009c0:	2bff      	cmp	r3, #255	; 0xff
 80009c2:	d802      	bhi.n	80009ca <HAL_GPIO_Init+0x2da>
 80009c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009c6:	009b      	lsls	r3, r3, #2
 80009c8:	e002      	b.n	80009d0 <HAL_GPIO_Init+0x2e0>
 80009ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009cc:	3b08      	subs	r3, #8
 80009ce:	009b      	lsls	r3, r3, #2
 80009d0:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80009d2:	697b      	ldr	r3, [r7, #20]
 80009d4:	681a      	ldr	r2, [r3, #0]
 80009d6:	210f      	movs	r1, #15
 80009d8:	693b      	ldr	r3, [r7, #16]
 80009da:	fa01 f303 	lsl.w	r3, r1, r3
 80009de:	43db      	mvns	r3, r3
 80009e0:	401a      	ands	r2, r3
 80009e2:	6a39      	ldr	r1, [r7, #32]
 80009e4:	693b      	ldr	r3, [r7, #16]
 80009e6:	fa01 f303 	lsl.w	r3, r1, r3
 80009ea:	431a      	orrs	r2, r3
 80009ec:	697b      	ldr	r3, [r7, #20]
 80009ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80009f0:	683b      	ldr	r3, [r7, #0]
 80009f2:	685b      	ldr	r3, [r3, #4]
 80009f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	f000 8096 	beq.w	8000b2a <HAL_GPIO_Init+0x43a>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80009fe:	4b52      	ldr	r3, [pc, #328]	; (8000b48 <HAL_GPIO_Init+0x458>)
 8000a00:	699b      	ldr	r3, [r3, #24]
 8000a02:	4a51      	ldr	r2, [pc, #324]	; (8000b48 <HAL_GPIO_Init+0x458>)
 8000a04:	f043 0301 	orr.w	r3, r3, #1
 8000a08:	6193      	str	r3, [r2, #24]
 8000a0a:	4b4f      	ldr	r3, [pc, #316]	; (8000b48 <HAL_GPIO_Init+0x458>)
 8000a0c:	699b      	ldr	r3, [r3, #24]
 8000a0e:	f003 0301 	and.w	r3, r3, #1
 8000a12:	60bb      	str	r3, [r7, #8]
 8000a14:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000a16:	4a4d      	ldr	r2, [pc, #308]	; (8000b4c <HAL_GPIO_Init+0x45c>)
 8000a18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a1a:	089b      	lsrs	r3, r3, #2
 8000a1c:	3302      	adds	r3, #2
 8000a1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a22:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a26:	f003 0303 	and.w	r3, r3, #3
 8000a2a:	009b      	lsls	r3, r3, #2
 8000a2c:	220f      	movs	r2, #15
 8000a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a32:	43db      	mvns	r3, r3
 8000a34:	68fa      	ldr	r2, [r7, #12]
 8000a36:	4013      	ands	r3, r2
 8000a38:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	4a44      	ldr	r2, [pc, #272]	; (8000b50 <HAL_GPIO_Init+0x460>)
 8000a3e:	4293      	cmp	r3, r2
 8000a40:	d013      	beq.n	8000a6a <HAL_GPIO_Init+0x37a>
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	4a43      	ldr	r2, [pc, #268]	; (8000b54 <HAL_GPIO_Init+0x464>)
 8000a46:	4293      	cmp	r3, r2
 8000a48:	d00d      	beq.n	8000a66 <HAL_GPIO_Init+0x376>
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	4a42      	ldr	r2, [pc, #264]	; (8000b58 <HAL_GPIO_Init+0x468>)
 8000a4e:	4293      	cmp	r3, r2
 8000a50:	d007      	beq.n	8000a62 <HAL_GPIO_Init+0x372>
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	4a41      	ldr	r2, [pc, #260]	; (8000b5c <HAL_GPIO_Init+0x46c>)
 8000a56:	4293      	cmp	r3, r2
 8000a58:	d101      	bne.n	8000a5e <HAL_GPIO_Init+0x36e>
 8000a5a:	2303      	movs	r3, #3
 8000a5c:	e006      	b.n	8000a6c <HAL_GPIO_Init+0x37c>
 8000a5e:	2304      	movs	r3, #4
 8000a60:	e004      	b.n	8000a6c <HAL_GPIO_Init+0x37c>
 8000a62:	2302      	movs	r3, #2
 8000a64:	e002      	b.n	8000a6c <HAL_GPIO_Init+0x37c>
 8000a66:	2301      	movs	r3, #1
 8000a68:	e000      	b.n	8000a6c <HAL_GPIO_Init+0x37c>
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a6e:	f002 0203 	and.w	r2, r2, #3
 8000a72:	0092      	lsls	r2, r2, #2
 8000a74:	4093      	lsls	r3, r2
 8000a76:	68fa      	ldr	r2, [r7, #12]
 8000a78:	4313      	orrs	r3, r2
 8000a7a:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000a7c:	4933      	ldr	r1, [pc, #204]	; (8000b4c <HAL_GPIO_Init+0x45c>)
 8000a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a80:	089b      	lsrs	r3, r3, #2
 8000a82:	3302      	adds	r3, #2
 8000a84:	68fa      	ldr	r2, [r7, #12]
 8000a86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a8a:	683b      	ldr	r3, [r7, #0]
 8000a8c:	685b      	ldr	r3, [r3, #4]
 8000a8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d006      	beq.n	8000aa4 <HAL_GPIO_Init+0x3b4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000a96:	4b32      	ldr	r3, [pc, #200]	; (8000b60 <HAL_GPIO_Init+0x470>)
 8000a98:	681a      	ldr	r2, [r3, #0]
 8000a9a:	4931      	ldr	r1, [pc, #196]	; (8000b60 <HAL_GPIO_Init+0x470>)
 8000a9c:	69bb      	ldr	r3, [r7, #24]
 8000a9e:	4313      	orrs	r3, r2
 8000aa0:	600b      	str	r3, [r1, #0]
 8000aa2:	e006      	b.n	8000ab2 <HAL_GPIO_Init+0x3c2>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000aa4:	4b2e      	ldr	r3, [pc, #184]	; (8000b60 <HAL_GPIO_Init+0x470>)
 8000aa6:	681a      	ldr	r2, [r3, #0]
 8000aa8:	69bb      	ldr	r3, [r7, #24]
 8000aaa:	43db      	mvns	r3, r3
 8000aac:	492c      	ldr	r1, [pc, #176]	; (8000b60 <HAL_GPIO_Init+0x470>)
 8000aae:	4013      	ands	r3, r2
 8000ab0:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ab2:	683b      	ldr	r3, [r7, #0]
 8000ab4:	685b      	ldr	r3, [r3, #4]
 8000ab6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d006      	beq.n	8000acc <HAL_GPIO_Init+0x3dc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000abe:	4b28      	ldr	r3, [pc, #160]	; (8000b60 <HAL_GPIO_Init+0x470>)
 8000ac0:	685a      	ldr	r2, [r3, #4]
 8000ac2:	4927      	ldr	r1, [pc, #156]	; (8000b60 <HAL_GPIO_Init+0x470>)
 8000ac4:	69bb      	ldr	r3, [r7, #24]
 8000ac6:	4313      	orrs	r3, r2
 8000ac8:	604b      	str	r3, [r1, #4]
 8000aca:	e006      	b.n	8000ada <HAL_GPIO_Init+0x3ea>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000acc:	4b24      	ldr	r3, [pc, #144]	; (8000b60 <HAL_GPIO_Init+0x470>)
 8000ace:	685a      	ldr	r2, [r3, #4]
 8000ad0:	69bb      	ldr	r3, [r7, #24]
 8000ad2:	43db      	mvns	r3, r3
 8000ad4:	4922      	ldr	r1, [pc, #136]	; (8000b60 <HAL_GPIO_Init+0x470>)
 8000ad6:	4013      	ands	r3, r2
 8000ad8:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ada:	683b      	ldr	r3, [r7, #0]
 8000adc:	685b      	ldr	r3, [r3, #4]
 8000ade:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d006      	beq.n	8000af4 <HAL_GPIO_Init+0x404>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000ae6:	4b1e      	ldr	r3, [pc, #120]	; (8000b60 <HAL_GPIO_Init+0x470>)
 8000ae8:	689a      	ldr	r2, [r3, #8]
 8000aea:	491d      	ldr	r1, [pc, #116]	; (8000b60 <HAL_GPIO_Init+0x470>)
 8000aec:	69bb      	ldr	r3, [r7, #24]
 8000aee:	4313      	orrs	r3, r2
 8000af0:	608b      	str	r3, [r1, #8]
 8000af2:	e006      	b.n	8000b02 <HAL_GPIO_Init+0x412>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000af4:	4b1a      	ldr	r3, [pc, #104]	; (8000b60 <HAL_GPIO_Init+0x470>)
 8000af6:	689a      	ldr	r2, [r3, #8]
 8000af8:	69bb      	ldr	r3, [r7, #24]
 8000afa:	43db      	mvns	r3, r3
 8000afc:	4918      	ldr	r1, [pc, #96]	; (8000b60 <HAL_GPIO_Init+0x470>)
 8000afe:	4013      	ands	r3, r2
 8000b00:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b02:	683b      	ldr	r3, [r7, #0]
 8000b04:	685b      	ldr	r3, [r3, #4]
 8000b06:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d006      	beq.n	8000b1c <HAL_GPIO_Init+0x42c>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000b0e:	4b14      	ldr	r3, [pc, #80]	; (8000b60 <HAL_GPIO_Init+0x470>)
 8000b10:	68da      	ldr	r2, [r3, #12]
 8000b12:	4913      	ldr	r1, [pc, #76]	; (8000b60 <HAL_GPIO_Init+0x470>)
 8000b14:	69bb      	ldr	r3, [r7, #24]
 8000b16:	4313      	orrs	r3, r2
 8000b18:	60cb      	str	r3, [r1, #12]
 8000b1a:	e006      	b.n	8000b2a <HAL_GPIO_Init+0x43a>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000b1c:	4b10      	ldr	r3, [pc, #64]	; (8000b60 <HAL_GPIO_Init+0x470>)
 8000b1e:	68da      	ldr	r2, [r3, #12]
 8000b20:	69bb      	ldr	r3, [r7, #24]
 8000b22:	43db      	mvns	r3, r3
 8000b24:	490e      	ldr	r1, [pc, #56]	; (8000b60 <HAL_GPIO_Init+0x470>)
 8000b26:	4013      	ands	r3, r2
 8000b28:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b2c:	3301      	adds	r3, #1
 8000b2e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b30:	683b      	ldr	r3, [r7, #0]
 8000b32:	681a      	ldr	r2, [r3, #0]
 8000b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b36:	fa22 f303 	lsr.w	r3, r2, r3
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	f47f ae4f 	bne.w	80007de <HAL_GPIO_Init+0xee>
  }
}
 8000b40:	bf00      	nop
 8000b42:	3728      	adds	r7, #40	; 0x28
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}
 8000b48:	40021000 	.word	0x40021000
 8000b4c:	40010000 	.word	0x40010000
 8000b50:	40010800 	.word	0x40010800
 8000b54:	40010c00 	.word	0x40010c00
 8000b58:	40011000 	.word	0x40011000
 8000b5c:	40011400 	.word	0x40011400
 8000b60:	40010400 	.word	0x40010400

08000b64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b082      	sub	sp, #8
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
 8000b6c:	460b      	mov	r3, r1
 8000b6e:	807b      	strh	r3, [r7, #2]
 8000b70:	4613      	mov	r3, r2
 8000b72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8000b74:	887b      	ldrh	r3, [r7, #2]
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d004      	beq.n	8000b84 <HAL_GPIO_WritePin+0x20>
 8000b7a:	887b      	ldrh	r3, [r7, #2]
 8000b7c:	0c1b      	lsrs	r3, r3, #16
 8000b7e:	041b      	lsls	r3, r3, #16
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d004      	beq.n	8000b8e <HAL_GPIO_WritePin+0x2a>
 8000b84:	f44f 71ea 	mov.w	r1, #468	; 0x1d4
 8000b88:	480e      	ldr	r0, [pc, #56]	; (8000bc4 <HAL_GPIO_WritePin+0x60>)
 8000b8a:	f7ff fb99 	bl	80002c0 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8000b8e:	787b      	ldrb	r3, [r7, #1]
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d007      	beq.n	8000ba4 <HAL_GPIO_WritePin+0x40>
 8000b94:	787b      	ldrb	r3, [r7, #1]
 8000b96:	2b01      	cmp	r3, #1
 8000b98:	d004      	beq.n	8000ba4 <HAL_GPIO_WritePin+0x40>
 8000b9a:	f240 11d5 	movw	r1, #469	; 0x1d5
 8000b9e:	4809      	ldr	r0, [pc, #36]	; (8000bc4 <HAL_GPIO_WritePin+0x60>)
 8000ba0:	f7ff fb8e 	bl	80002c0 <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 8000ba4:	787b      	ldrb	r3, [r7, #1]
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d003      	beq.n	8000bb2 <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000baa:	887a      	ldrh	r2, [r7, #2]
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000bb0:	e003      	b.n	8000bba <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000bb2:	887b      	ldrh	r3, [r7, #2]
 8000bb4:	041a      	lsls	r2, r3, #16
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	611a      	str	r2, [r3, #16]
}
 8000bba:	bf00      	nop
 8000bbc:	3708      	adds	r7, #8
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	08001984 	.word	0x08001984

08000bc8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b082      	sub	sp, #8
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
 8000bd0:	460b      	mov	r3, r1
 8000bd2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8000bd4:	887b      	ldrh	r3, [r7, #2]
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d004      	beq.n	8000be4 <HAL_GPIO_TogglePin+0x1c>
 8000bda:	887b      	ldrh	r3, [r7, #2]
 8000bdc:	0c1b      	lsrs	r3, r3, #16
 8000bde:	041b      	lsls	r3, r3, #16
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d004      	beq.n	8000bee <HAL_GPIO_TogglePin+0x26>
 8000be4:	f44f 71f5 	mov.w	r1, #490	; 0x1ea
 8000be8:	4809      	ldr	r0, [pc, #36]	; (8000c10 <HAL_GPIO_TogglePin+0x48>)
 8000bea:	f7ff fb69 	bl	80002c0 <assert_failed>

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	68da      	ldr	r2, [r3, #12]
 8000bf2:	887b      	ldrh	r3, [r7, #2]
 8000bf4:	4013      	ands	r3, r2
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d003      	beq.n	8000c02 <HAL_GPIO_TogglePin+0x3a>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000bfa:	887a      	ldrh	r2, [r7, #2]
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8000c00:	e002      	b.n	8000c08 <HAL_GPIO_TogglePin+0x40>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000c02:	887a      	ldrh	r2, [r7, #2]
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	611a      	str	r2, [r3, #16]
}
 8000c08:	bf00      	nop
 8000c0a:	3708      	adds	r7, #8
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}
 8000c10:	08001984 	.word	0x08001984

08000c14 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b086      	sub	sp, #24
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d101      	bne.n	8000c26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000c22:	2301      	movs	r3, #1
 8000c24:	e35c      	b.n	80012e0 <HAL_RCC_OscConfig+0x6cc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d01c      	beq.n	8000c68 <HAL_RCC_OscConfig+0x54>
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	f003 0301 	and.w	r3, r3, #1
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d116      	bne.n	8000c68 <HAL_RCC_OscConfig+0x54>
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	f003 0302 	and.w	r3, r3, #2
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d110      	bne.n	8000c68 <HAL_RCC_OscConfig+0x54>
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	f003 0308 	and.w	r3, r3, #8
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d10a      	bne.n	8000c68 <HAL_RCC_OscConfig+0x54>
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	f003 0304 	and.w	r3, r3, #4
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d104      	bne.n	8000c68 <HAL_RCC_OscConfig+0x54>
 8000c5e:	f240 1167 	movw	r1, #359	; 0x167
 8000c62:	48a5      	ldr	r0, [pc, #660]	; (8000ef8 <HAL_RCC_OscConfig+0x2e4>)
 8000c64:	f7ff fb2c 	bl	80002c0 <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	f003 0301 	and.w	r3, r3, #1
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	f000 809a 	beq.w	8000daa <HAL_RCC_OscConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	685b      	ldr	r3, [r3, #4]
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d00e      	beq.n	8000c9c <HAL_RCC_OscConfig+0x88>
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	685b      	ldr	r3, [r3, #4]
 8000c82:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c86:	d009      	beq.n	8000c9c <HAL_RCC_OscConfig+0x88>
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	685b      	ldr	r3, [r3, #4]
 8000c8c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000c90:	d004      	beq.n	8000c9c <HAL_RCC_OscConfig+0x88>
 8000c92:	f240 116d 	movw	r1, #365	; 0x16d
 8000c96:	4898      	ldr	r0, [pc, #608]	; (8000ef8 <HAL_RCC_OscConfig+0x2e4>)
 8000c98:	f7ff fb12 	bl	80002c0 <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000c9c:	4b97      	ldr	r3, [pc, #604]	; (8000efc <HAL_RCC_OscConfig+0x2e8>)
 8000c9e:	685b      	ldr	r3, [r3, #4]
 8000ca0:	f003 030c 	and.w	r3, r3, #12
 8000ca4:	2b04      	cmp	r3, #4
 8000ca6:	d00c      	beq.n	8000cc2 <HAL_RCC_OscConfig+0xae>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000ca8:	4b94      	ldr	r3, [pc, #592]	; (8000efc <HAL_RCC_OscConfig+0x2e8>)
 8000caa:	685b      	ldr	r3, [r3, #4]
 8000cac:	f003 030c 	and.w	r3, r3, #12
 8000cb0:	2b08      	cmp	r3, #8
 8000cb2:	d112      	bne.n	8000cda <HAL_RCC_OscConfig+0xc6>
 8000cb4:	4b91      	ldr	r3, [pc, #580]	; (8000efc <HAL_RCC_OscConfig+0x2e8>)
 8000cb6:	685b      	ldr	r3, [r3, #4]
 8000cb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000cbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000cc0:	d10b      	bne.n	8000cda <HAL_RCC_OscConfig+0xc6>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cc2:	4b8e      	ldr	r3, [pc, #568]	; (8000efc <HAL_RCC_OscConfig+0x2e8>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d06c      	beq.n	8000da8 <HAL_RCC_OscConfig+0x194>
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	685b      	ldr	r3, [r3, #4]
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d168      	bne.n	8000da8 <HAL_RCC_OscConfig+0x194>
      {
        return HAL_ERROR;
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	e302      	b.n	80012e0 <HAL_RCC_OscConfig+0x6cc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	685b      	ldr	r3, [r3, #4]
 8000cde:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ce2:	d106      	bne.n	8000cf2 <HAL_RCC_OscConfig+0xde>
 8000ce4:	4b85      	ldr	r3, [pc, #532]	; (8000efc <HAL_RCC_OscConfig+0x2e8>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	4a84      	ldr	r2, [pc, #528]	; (8000efc <HAL_RCC_OscConfig+0x2e8>)
 8000cea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000cee:	6013      	str	r3, [r2, #0]
 8000cf0:	e02e      	b.n	8000d50 <HAL_RCC_OscConfig+0x13c>
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	685b      	ldr	r3, [r3, #4]
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d10c      	bne.n	8000d14 <HAL_RCC_OscConfig+0x100>
 8000cfa:	4b80      	ldr	r3, [pc, #512]	; (8000efc <HAL_RCC_OscConfig+0x2e8>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	4a7f      	ldr	r2, [pc, #508]	; (8000efc <HAL_RCC_OscConfig+0x2e8>)
 8000d00:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d04:	6013      	str	r3, [r2, #0]
 8000d06:	4b7d      	ldr	r3, [pc, #500]	; (8000efc <HAL_RCC_OscConfig+0x2e8>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	4a7c      	ldr	r2, [pc, #496]	; (8000efc <HAL_RCC_OscConfig+0x2e8>)
 8000d0c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d10:	6013      	str	r3, [r2, #0]
 8000d12:	e01d      	b.n	8000d50 <HAL_RCC_OscConfig+0x13c>
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	685b      	ldr	r3, [r3, #4]
 8000d18:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000d1c:	d10c      	bne.n	8000d38 <HAL_RCC_OscConfig+0x124>
 8000d1e:	4b77      	ldr	r3, [pc, #476]	; (8000efc <HAL_RCC_OscConfig+0x2e8>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	4a76      	ldr	r2, [pc, #472]	; (8000efc <HAL_RCC_OscConfig+0x2e8>)
 8000d24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d28:	6013      	str	r3, [r2, #0]
 8000d2a:	4b74      	ldr	r3, [pc, #464]	; (8000efc <HAL_RCC_OscConfig+0x2e8>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	4a73      	ldr	r2, [pc, #460]	; (8000efc <HAL_RCC_OscConfig+0x2e8>)
 8000d30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d34:	6013      	str	r3, [r2, #0]
 8000d36:	e00b      	b.n	8000d50 <HAL_RCC_OscConfig+0x13c>
 8000d38:	4b70      	ldr	r3, [pc, #448]	; (8000efc <HAL_RCC_OscConfig+0x2e8>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	4a6f      	ldr	r2, [pc, #444]	; (8000efc <HAL_RCC_OscConfig+0x2e8>)
 8000d3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d42:	6013      	str	r3, [r2, #0]
 8000d44:	4b6d      	ldr	r3, [pc, #436]	; (8000efc <HAL_RCC_OscConfig+0x2e8>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	4a6c      	ldr	r2, [pc, #432]	; (8000efc <HAL_RCC_OscConfig+0x2e8>)
 8000d4a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d4e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	685b      	ldr	r3, [r3, #4]
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d013      	beq.n	8000d80 <HAL_RCC_OscConfig+0x16c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d58:	f7ff fbb8 	bl	80004cc <HAL_GetTick>
 8000d5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d5e:	e008      	b.n	8000d72 <HAL_RCC_OscConfig+0x15e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d60:	f7ff fbb4 	bl	80004cc <HAL_GetTick>
 8000d64:	4602      	mov	r2, r0
 8000d66:	693b      	ldr	r3, [r7, #16]
 8000d68:	1ad3      	subs	r3, r2, r3
 8000d6a:	2b64      	cmp	r3, #100	; 0x64
 8000d6c:	d901      	bls.n	8000d72 <HAL_RCC_OscConfig+0x15e>
          {
            return HAL_TIMEOUT;
 8000d6e:	2303      	movs	r3, #3
 8000d70:	e2b6      	b.n	80012e0 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d72:	4b62      	ldr	r3, [pc, #392]	; (8000efc <HAL_RCC_OscConfig+0x2e8>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d0f0      	beq.n	8000d60 <HAL_RCC_OscConfig+0x14c>
 8000d7e:	e014      	b.n	8000daa <HAL_RCC_OscConfig+0x196>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d80:	f7ff fba4 	bl	80004cc <HAL_GetTick>
 8000d84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d86:	e008      	b.n	8000d9a <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d88:	f7ff fba0 	bl	80004cc <HAL_GetTick>
 8000d8c:	4602      	mov	r2, r0
 8000d8e:	693b      	ldr	r3, [r7, #16]
 8000d90:	1ad3      	subs	r3, r2, r3
 8000d92:	2b64      	cmp	r3, #100	; 0x64
 8000d94:	d901      	bls.n	8000d9a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8000d96:	2303      	movs	r3, #3
 8000d98:	e2a2      	b.n	80012e0 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d9a:	4b58      	ldr	r3, [pc, #352]	; (8000efc <HAL_RCC_OscConfig+0x2e8>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d1f0      	bne.n	8000d88 <HAL_RCC_OscConfig+0x174>
 8000da6:	e000      	b.n	8000daa <HAL_RCC_OscConfig+0x196>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000da8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	f003 0302 	and.w	r3, r3, #2
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d079      	beq.n	8000eaa <HAL_RCC_OscConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	691b      	ldr	r3, [r3, #16]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d008      	beq.n	8000dd0 <HAL_RCC_OscConfig+0x1bc>
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	691b      	ldr	r3, [r3, #16]
 8000dc2:	2b01      	cmp	r3, #1
 8000dc4:	d004      	beq.n	8000dd0 <HAL_RCC_OscConfig+0x1bc>
 8000dc6:	f240 11a1 	movw	r1, #417	; 0x1a1
 8000dca:	484b      	ldr	r0, [pc, #300]	; (8000ef8 <HAL_RCC_OscConfig+0x2e4>)
 8000dcc:	f7ff fa78 	bl	80002c0 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	695b      	ldr	r3, [r3, #20]
 8000dd4:	2b1f      	cmp	r3, #31
 8000dd6:	d904      	bls.n	8000de2 <HAL_RCC_OscConfig+0x1ce>
 8000dd8:	f44f 71d1 	mov.w	r1, #418	; 0x1a2
 8000ddc:	4846      	ldr	r0, [pc, #280]	; (8000ef8 <HAL_RCC_OscConfig+0x2e4>)
 8000dde:	f7ff fa6f 	bl	80002c0 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000de2:	4b46      	ldr	r3, [pc, #280]	; (8000efc <HAL_RCC_OscConfig+0x2e8>)
 8000de4:	685b      	ldr	r3, [r3, #4]
 8000de6:	f003 030c 	and.w	r3, r3, #12
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d00b      	beq.n	8000e06 <HAL_RCC_OscConfig+0x1f2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000dee:	4b43      	ldr	r3, [pc, #268]	; (8000efc <HAL_RCC_OscConfig+0x2e8>)
 8000df0:	685b      	ldr	r3, [r3, #4]
 8000df2:	f003 030c 	and.w	r3, r3, #12
 8000df6:	2b08      	cmp	r3, #8
 8000df8:	d11c      	bne.n	8000e34 <HAL_RCC_OscConfig+0x220>
 8000dfa:	4b40      	ldr	r3, [pc, #256]	; (8000efc <HAL_RCC_OscConfig+0x2e8>)
 8000dfc:	685b      	ldr	r3, [r3, #4]
 8000dfe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d116      	bne.n	8000e34 <HAL_RCC_OscConfig+0x220>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e06:	4b3d      	ldr	r3, [pc, #244]	; (8000efc <HAL_RCC_OscConfig+0x2e8>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	f003 0302 	and.w	r3, r3, #2
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d005      	beq.n	8000e1e <HAL_RCC_OscConfig+0x20a>
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	691b      	ldr	r3, [r3, #16]
 8000e16:	2b01      	cmp	r3, #1
 8000e18:	d001      	beq.n	8000e1e <HAL_RCC_OscConfig+0x20a>
      {
        return HAL_ERROR;
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	e260      	b.n	80012e0 <HAL_RCC_OscConfig+0x6cc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e1e:	4b37      	ldr	r3, [pc, #220]	; (8000efc <HAL_RCC_OscConfig+0x2e8>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	695b      	ldr	r3, [r3, #20]
 8000e2a:	00db      	lsls	r3, r3, #3
 8000e2c:	4933      	ldr	r1, [pc, #204]	; (8000efc <HAL_RCC_OscConfig+0x2e8>)
 8000e2e:	4313      	orrs	r3, r2
 8000e30:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e32:	e03a      	b.n	8000eaa <HAL_RCC_OscConfig+0x296>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	691b      	ldr	r3, [r3, #16]
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d020      	beq.n	8000e7e <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000e3c:	4b30      	ldr	r3, [pc, #192]	; (8000f00 <HAL_RCC_OscConfig+0x2ec>)
 8000e3e:	2201      	movs	r2, #1
 8000e40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e42:	f7ff fb43 	bl	80004cc <HAL_GetTick>
 8000e46:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e48:	e008      	b.n	8000e5c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e4a:	f7ff fb3f 	bl	80004cc <HAL_GetTick>
 8000e4e:	4602      	mov	r2, r0
 8000e50:	693b      	ldr	r3, [r7, #16]
 8000e52:	1ad3      	subs	r3, r2, r3
 8000e54:	2b02      	cmp	r3, #2
 8000e56:	d901      	bls.n	8000e5c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8000e58:	2303      	movs	r3, #3
 8000e5a:	e241      	b.n	80012e0 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e5c:	4b27      	ldr	r3, [pc, #156]	; (8000efc <HAL_RCC_OscConfig+0x2e8>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	f003 0302 	and.w	r3, r3, #2
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d0f0      	beq.n	8000e4a <HAL_RCC_OscConfig+0x236>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e68:	4b24      	ldr	r3, [pc, #144]	; (8000efc <HAL_RCC_OscConfig+0x2e8>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	695b      	ldr	r3, [r3, #20]
 8000e74:	00db      	lsls	r3, r3, #3
 8000e76:	4921      	ldr	r1, [pc, #132]	; (8000efc <HAL_RCC_OscConfig+0x2e8>)
 8000e78:	4313      	orrs	r3, r2
 8000e7a:	600b      	str	r3, [r1, #0]
 8000e7c:	e015      	b.n	8000eaa <HAL_RCC_OscConfig+0x296>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000e7e:	4b20      	ldr	r3, [pc, #128]	; (8000f00 <HAL_RCC_OscConfig+0x2ec>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e84:	f7ff fb22 	bl	80004cc <HAL_GetTick>
 8000e88:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e8a:	e008      	b.n	8000e9e <HAL_RCC_OscConfig+0x28a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e8c:	f7ff fb1e 	bl	80004cc <HAL_GetTick>
 8000e90:	4602      	mov	r2, r0
 8000e92:	693b      	ldr	r3, [r7, #16]
 8000e94:	1ad3      	subs	r3, r2, r3
 8000e96:	2b02      	cmp	r3, #2
 8000e98:	d901      	bls.n	8000e9e <HAL_RCC_OscConfig+0x28a>
          {
            return HAL_TIMEOUT;
 8000e9a:	2303      	movs	r3, #3
 8000e9c:	e220      	b.n	80012e0 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e9e:	4b17      	ldr	r3, [pc, #92]	; (8000efc <HAL_RCC_OscConfig+0x2e8>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	f003 0302 	and.w	r3, r3, #2
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d1f0      	bne.n	8000e8c <HAL_RCC_OscConfig+0x278>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	f003 0308 	and.w	r3, r3, #8
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d048      	beq.n	8000f48 <HAL_RCC_OscConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	699b      	ldr	r3, [r3, #24]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d008      	beq.n	8000ed0 <HAL_RCC_OscConfig+0x2bc>
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	699b      	ldr	r3, [r3, #24]
 8000ec2:	2b01      	cmp	r3, #1
 8000ec4:	d004      	beq.n	8000ed0 <HAL_RCC_OscConfig+0x2bc>
 8000ec6:	f44f 71f1 	mov.w	r1, #482	; 0x1e2
 8000eca:	480b      	ldr	r0, [pc, #44]	; (8000ef8 <HAL_RCC_OscConfig+0x2e4>)
 8000ecc:	f7ff f9f8 	bl	80002c0 <assert_failed>

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	699b      	ldr	r3, [r3, #24]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d021      	beq.n	8000f1c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000ed8:	4b0a      	ldr	r3, [pc, #40]	; (8000f04 <HAL_RCC_OscConfig+0x2f0>)
 8000eda:	2201      	movs	r2, #1
 8000edc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ede:	f7ff faf5 	bl	80004cc <HAL_GetTick>
 8000ee2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ee4:	e010      	b.n	8000f08 <HAL_RCC_OscConfig+0x2f4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ee6:	f7ff faf1 	bl	80004cc <HAL_GetTick>
 8000eea:	4602      	mov	r2, r0
 8000eec:	693b      	ldr	r3, [r7, #16]
 8000eee:	1ad3      	subs	r3, r2, r3
 8000ef0:	2b02      	cmp	r3, #2
 8000ef2:	d909      	bls.n	8000f08 <HAL_RCC_OscConfig+0x2f4>
        {
          return HAL_TIMEOUT;
 8000ef4:	2303      	movs	r3, #3
 8000ef6:	e1f3      	b.n	80012e0 <HAL_RCC_OscConfig+0x6cc>
 8000ef8:	080019c0 	.word	0x080019c0
 8000efc:	40021000 	.word	0x40021000
 8000f00:	42420000 	.word	0x42420000
 8000f04:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f08:	4b67      	ldr	r3, [pc, #412]	; (80010a8 <HAL_RCC_OscConfig+0x494>)
 8000f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f0c:	f003 0302 	and.w	r3, r3, #2
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d0e8      	beq.n	8000ee6 <HAL_RCC_OscConfig+0x2d2>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000f14:	2001      	movs	r0, #1
 8000f16:	f000 fbdf 	bl	80016d8 <RCC_Delay>
 8000f1a:	e015      	b.n	8000f48 <HAL_RCC_OscConfig+0x334>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f1c:	4b63      	ldr	r3, [pc, #396]	; (80010ac <HAL_RCC_OscConfig+0x498>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f22:	f7ff fad3 	bl	80004cc <HAL_GetTick>
 8000f26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f28:	e008      	b.n	8000f3c <HAL_RCC_OscConfig+0x328>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f2a:	f7ff facf 	bl	80004cc <HAL_GetTick>
 8000f2e:	4602      	mov	r2, r0
 8000f30:	693b      	ldr	r3, [r7, #16]
 8000f32:	1ad3      	subs	r3, r2, r3
 8000f34:	2b02      	cmp	r3, #2
 8000f36:	d901      	bls.n	8000f3c <HAL_RCC_OscConfig+0x328>
        {
          return HAL_TIMEOUT;
 8000f38:	2303      	movs	r3, #3
 8000f3a:	e1d1      	b.n	80012e0 <HAL_RCC_OscConfig+0x6cc>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f3c:	4b5a      	ldr	r3, [pc, #360]	; (80010a8 <HAL_RCC_OscConfig+0x494>)
 8000f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f40:	f003 0302 	and.w	r3, r3, #2
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d1f0      	bne.n	8000f2a <HAL_RCC_OscConfig+0x316>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	f003 0304 	and.w	r3, r3, #4
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	f000 80c0 	beq.w	80010d6 <HAL_RCC_OscConfig+0x4c2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f56:	2300      	movs	r3, #0
 8000f58:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	68db      	ldr	r3, [r3, #12]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d00c      	beq.n	8000f7c <HAL_RCC_OscConfig+0x368>
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	68db      	ldr	r3, [r3, #12]
 8000f66:	2b01      	cmp	r3, #1
 8000f68:	d008      	beq.n	8000f7c <HAL_RCC_OscConfig+0x368>
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	68db      	ldr	r3, [r3, #12]
 8000f6e:	2b05      	cmp	r3, #5
 8000f70:	d004      	beq.n	8000f7c <HAL_RCC_OscConfig+0x368>
 8000f72:	f240 2111 	movw	r1, #529	; 0x211
 8000f76:	484e      	ldr	r0, [pc, #312]	; (80010b0 <HAL_RCC_OscConfig+0x49c>)
 8000f78:	f7ff f9a2 	bl	80002c0 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f7c:	4b4a      	ldr	r3, [pc, #296]	; (80010a8 <HAL_RCC_OscConfig+0x494>)
 8000f7e:	69db      	ldr	r3, [r3, #28]
 8000f80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d10d      	bne.n	8000fa4 <HAL_RCC_OscConfig+0x390>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f88:	4b47      	ldr	r3, [pc, #284]	; (80010a8 <HAL_RCC_OscConfig+0x494>)
 8000f8a:	69db      	ldr	r3, [r3, #28]
 8000f8c:	4a46      	ldr	r2, [pc, #280]	; (80010a8 <HAL_RCC_OscConfig+0x494>)
 8000f8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f92:	61d3      	str	r3, [r2, #28]
 8000f94:	4b44      	ldr	r3, [pc, #272]	; (80010a8 <HAL_RCC_OscConfig+0x494>)
 8000f96:	69db      	ldr	r3, [r3, #28]
 8000f98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f9c:	60bb      	str	r3, [r7, #8]
 8000f9e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fa4:	4b43      	ldr	r3, [pc, #268]	; (80010b4 <HAL_RCC_OscConfig+0x4a0>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d118      	bne.n	8000fe2 <HAL_RCC_OscConfig+0x3ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000fb0:	4b40      	ldr	r3, [pc, #256]	; (80010b4 <HAL_RCC_OscConfig+0x4a0>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	4a3f      	ldr	r2, [pc, #252]	; (80010b4 <HAL_RCC_OscConfig+0x4a0>)
 8000fb6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fba:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000fbc:	f7ff fa86 	bl	80004cc <HAL_GetTick>
 8000fc0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fc2:	e008      	b.n	8000fd6 <HAL_RCC_OscConfig+0x3c2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000fc4:	f7ff fa82 	bl	80004cc <HAL_GetTick>
 8000fc8:	4602      	mov	r2, r0
 8000fca:	693b      	ldr	r3, [r7, #16]
 8000fcc:	1ad3      	subs	r3, r2, r3
 8000fce:	2b64      	cmp	r3, #100	; 0x64
 8000fd0:	d901      	bls.n	8000fd6 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8000fd2:	2303      	movs	r3, #3
 8000fd4:	e184      	b.n	80012e0 <HAL_RCC_OscConfig+0x6cc>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fd6:	4b37      	ldr	r3, [pc, #220]	; (80010b4 <HAL_RCC_OscConfig+0x4a0>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d0f0      	beq.n	8000fc4 <HAL_RCC_OscConfig+0x3b0>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	68db      	ldr	r3, [r3, #12]
 8000fe6:	2b01      	cmp	r3, #1
 8000fe8:	d106      	bne.n	8000ff8 <HAL_RCC_OscConfig+0x3e4>
 8000fea:	4b2f      	ldr	r3, [pc, #188]	; (80010a8 <HAL_RCC_OscConfig+0x494>)
 8000fec:	6a1b      	ldr	r3, [r3, #32]
 8000fee:	4a2e      	ldr	r2, [pc, #184]	; (80010a8 <HAL_RCC_OscConfig+0x494>)
 8000ff0:	f043 0301 	orr.w	r3, r3, #1
 8000ff4:	6213      	str	r3, [r2, #32]
 8000ff6:	e02d      	b.n	8001054 <HAL_RCC_OscConfig+0x440>
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	68db      	ldr	r3, [r3, #12]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d10c      	bne.n	800101a <HAL_RCC_OscConfig+0x406>
 8001000:	4b29      	ldr	r3, [pc, #164]	; (80010a8 <HAL_RCC_OscConfig+0x494>)
 8001002:	6a1b      	ldr	r3, [r3, #32]
 8001004:	4a28      	ldr	r2, [pc, #160]	; (80010a8 <HAL_RCC_OscConfig+0x494>)
 8001006:	f023 0301 	bic.w	r3, r3, #1
 800100a:	6213      	str	r3, [r2, #32]
 800100c:	4b26      	ldr	r3, [pc, #152]	; (80010a8 <HAL_RCC_OscConfig+0x494>)
 800100e:	6a1b      	ldr	r3, [r3, #32]
 8001010:	4a25      	ldr	r2, [pc, #148]	; (80010a8 <HAL_RCC_OscConfig+0x494>)
 8001012:	f023 0304 	bic.w	r3, r3, #4
 8001016:	6213      	str	r3, [r2, #32]
 8001018:	e01c      	b.n	8001054 <HAL_RCC_OscConfig+0x440>
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	68db      	ldr	r3, [r3, #12]
 800101e:	2b05      	cmp	r3, #5
 8001020:	d10c      	bne.n	800103c <HAL_RCC_OscConfig+0x428>
 8001022:	4b21      	ldr	r3, [pc, #132]	; (80010a8 <HAL_RCC_OscConfig+0x494>)
 8001024:	6a1b      	ldr	r3, [r3, #32]
 8001026:	4a20      	ldr	r2, [pc, #128]	; (80010a8 <HAL_RCC_OscConfig+0x494>)
 8001028:	f043 0304 	orr.w	r3, r3, #4
 800102c:	6213      	str	r3, [r2, #32]
 800102e:	4b1e      	ldr	r3, [pc, #120]	; (80010a8 <HAL_RCC_OscConfig+0x494>)
 8001030:	6a1b      	ldr	r3, [r3, #32]
 8001032:	4a1d      	ldr	r2, [pc, #116]	; (80010a8 <HAL_RCC_OscConfig+0x494>)
 8001034:	f043 0301 	orr.w	r3, r3, #1
 8001038:	6213      	str	r3, [r2, #32]
 800103a:	e00b      	b.n	8001054 <HAL_RCC_OscConfig+0x440>
 800103c:	4b1a      	ldr	r3, [pc, #104]	; (80010a8 <HAL_RCC_OscConfig+0x494>)
 800103e:	6a1b      	ldr	r3, [r3, #32]
 8001040:	4a19      	ldr	r2, [pc, #100]	; (80010a8 <HAL_RCC_OscConfig+0x494>)
 8001042:	f023 0301 	bic.w	r3, r3, #1
 8001046:	6213      	str	r3, [r2, #32]
 8001048:	4b17      	ldr	r3, [pc, #92]	; (80010a8 <HAL_RCC_OscConfig+0x494>)
 800104a:	6a1b      	ldr	r3, [r3, #32]
 800104c:	4a16      	ldr	r2, [pc, #88]	; (80010a8 <HAL_RCC_OscConfig+0x494>)
 800104e:	f023 0304 	bic.w	r3, r3, #4
 8001052:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	68db      	ldr	r3, [r3, #12]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d015      	beq.n	8001088 <HAL_RCC_OscConfig+0x474>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800105c:	f7ff fa36 	bl	80004cc <HAL_GetTick>
 8001060:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001062:	e00a      	b.n	800107a <HAL_RCC_OscConfig+0x466>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001064:	f7ff fa32 	bl	80004cc <HAL_GetTick>
 8001068:	4602      	mov	r2, r0
 800106a:	693b      	ldr	r3, [r7, #16]
 800106c:	1ad3      	subs	r3, r2, r3
 800106e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001072:	4293      	cmp	r3, r2
 8001074:	d901      	bls.n	800107a <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 8001076:	2303      	movs	r3, #3
 8001078:	e132      	b.n	80012e0 <HAL_RCC_OscConfig+0x6cc>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800107a:	4b0b      	ldr	r3, [pc, #44]	; (80010a8 <HAL_RCC_OscConfig+0x494>)
 800107c:	6a1b      	ldr	r3, [r3, #32]
 800107e:	f003 0302 	and.w	r3, r3, #2
 8001082:	2b00      	cmp	r3, #0
 8001084:	d0ee      	beq.n	8001064 <HAL_RCC_OscConfig+0x450>
 8001086:	e01d      	b.n	80010c4 <HAL_RCC_OscConfig+0x4b0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001088:	f7ff fa20 	bl	80004cc <HAL_GetTick>
 800108c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800108e:	e013      	b.n	80010b8 <HAL_RCC_OscConfig+0x4a4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001090:	f7ff fa1c 	bl	80004cc <HAL_GetTick>
 8001094:	4602      	mov	r2, r0
 8001096:	693b      	ldr	r3, [r7, #16]
 8001098:	1ad3      	subs	r3, r2, r3
 800109a:	f241 3288 	movw	r2, #5000	; 0x1388
 800109e:	4293      	cmp	r3, r2
 80010a0:	d90a      	bls.n	80010b8 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 80010a2:	2303      	movs	r3, #3
 80010a4:	e11c      	b.n	80012e0 <HAL_RCC_OscConfig+0x6cc>
 80010a6:	bf00      	nop
 80010a8:	40021000 	.word	0x40021000
 80010ac:	42420480 	.word	0x42420480
 80010b0:	080019c0 	.word	0x080019c0
 80010b4:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010b8:	4b8b      	ldr	r3, [pc, #556]	; (80012e8 <HAL_RCC_OscConfig+0x6d4>)
 80010ba:	6a1b      	ldr	r3, [r3, #32]
 80010bc:	f003 0302 	and.w	r3, r3, #2
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d1e5      	bne.n	8001090 <HAL_RCC_OscConfig+0x47c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80010c4:	7dfb      	ldrb	r3, [r7, #23]
 80010c6:	2b01      	cmp	r3, #1
 80010c8:	d105      	bne.n	80010d6 <HAL_RCC_OscConfig+0x4c2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80010ca:	4b87      	ldr	r3, [pc, #540]	; (80012e8 <HAL_RCC_OscConfig+0x6d4>)
 80010cc:	69db      	ldr	r3, [r3, #28]
 80010ce:	4a86      	ldr	r2, [pc, #536]	; (80012e8 <HAL_RCC_OscConfig+0x6d4>)
 80010d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80010d4:	61d3      	str	r3, [r2, #28]
  }

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	69db      	ldr	r3, [r3, #28]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d00c      	beq.n	80010f8 <HAL_RCC_OscConfig+0x4e4>
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	69db      	ldr	r3, [r3, #28]
 80010e2:	2b01      	cmp	r3, #1
 80010e4:	d008      	beq.n	80010f8 <HAL_RCC_OscConfig+0x4e4>
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	69db      	ldr	r3, [r3, #28]
 80010ea:	2b02      	cmp	r3, #2
 80010ec:	d004      	beq.n	80010f8 <HAL_RCC_OscConfig+0x4e4>
 80010ee:	f240 21af 	movw	r1, #687	; 0x2af
 80010f2:	487e      	ldr	r0, [pc, #504]	; (80012ec <HAL_RCC_OscConfig+0x6d8>)
 80010f4:	f7ff f8e4 	bl	80002c0 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	69db      	ldr	r3, [r3, #28]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	f000 80ee 	beq.w	80012de <HAL_RCC_OscConfig+0x6ca>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001102:	4b79      	ldr	r3, [pc, #484]	; (80012e8 <HAL_RCC_OscConfig+0x6d4>)
 8001104:	685b      	ldr	r3, [r3, #4]
 8001106:	f003 030c 	and.w	r3, r3, #12
 800110a:	2b08      	cmp	r3, #8
 800110c:	f000 80ce 	beq.w	80012ac <HAL_RCC_OscConfig+0x698>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	69db      	ldr	r3, [r3, #28]
 8001114:	2b02      	cmp	r3, #2
 8001116:	f040 80b2 	bne.w	800127e <HAL_RCC_OscConfig+0x66a>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	6a1b      	ldr	r3, [r3, #32]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d009      	beq.n	8001136 <HAL_RCC_OscConfig+0x522>
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	6a1b      	ldr	r3, [r3, #32]
 8001126:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800112a:	d004      	beq.n	8001136 <HAL_RCC_OscConfig+0x522>
 800112c:	f44f 712e 	mov.w	r1, #696	; 0x2b8
 8001130:	486e      	ldr	r0, [pc, #440]	; (80012ec <HAL_RCC_OscConfig+0x6d8>)
 8001132:	f7ff f8c5 	bl	80002c0 <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800113a:	2b00      	cmp	r3, #0
 800113c:	d04a      	beq.n	80011d4 <HAL_RCC_OscConfig+0x5c0>
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001142:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001146:	d045      	beq.n	80011d4 <HAL_RCC_OscConfig+0x5c0>
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800114c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8001150:	d040      	beq.n	80011d4 <HAL_RCC_OscConfig+0x5c0>
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001156:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800115a:	d03b      	beq.n	80011d4 <HAL_RCC_OscConfig+0x5c0>
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001160:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001164:	d036      	beq.n	80011d4 <HAL_RCC_OscConfig+0x5c0>
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800116a:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 800116e:	d031      	beq.n	80011d4 <HAL_RCC_OscConfig+0x5c0>
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001174:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8001178:	d02c      	beq.n	80011d4 <HAL_RCC_OscConfig+0x5c0>
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800117e:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8001182:	d027      	beq.n	80011d4 <HAL_RCC_OscConfig+0x5c0>
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001188:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800118c:	d022      	beq.n	80011d4 <HAL_RCC_OscConfig+0x5c0>
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001192:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8001196:	d01d      	beq.n	80011d4 <HAL_RCC_OscConfig+0x5c0>
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800119c:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 80011a0:	d018      	beq.n	80011d4 <HAL_RCC_OscConfig+0x5c0>
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011a6:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 80011aa:	d013      	beq.n	80011d4 <HAL_RCC_OscConfig+0x5c0>
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011b0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80011b4:	d00e      	beq.n	80011d4 <HAL_RCC_OscConfig+0x5c0>
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011ba:	f5b3 1f50 	cmp.w	r3, #3407872	; 0x340000
 80011be:	d009      	beq.n	80011d4 <HAL_RCC_OscConfig+0x5c0>
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011c4:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 80011c8:	d004      	beq.n	80011d4 <HAL_RCC_OscConfig+0x5c0>
 80011ca:	f240 21b9 	movw	r1, #697	; 0x2b9
 80011ce:	4847      	ldr	r0, [pc, #284]	; (80012ec <HAL_RCC_OscConfig+0x6d8>)
 80011d0:	f7ff f876 	bl	80002c0 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011d4:	4b46      	ldr	r3, [pc, #280]	; (80012f0 <HAL_RCC_OscConfig+0x6dc>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011da:	f7ff f977 	bl	80004cc <HAL_GetTick>
 80011de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011e0:	e008      	b.n	80011f4 <HAL_RCC_OscConfig+0x5e0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011e2:	f7ff f973 	bl	80004cc <HAL_GetTick>
 80011e6:	4602      	mov	r2, r0
 80011e8:	693b      	ldr	r3, [r7, #16]
 80011ea:	1ad3      	subs	r3, r2, r3
 80011ec:	2b02      	cmp	r3, #2
 80011ee:	d901      	bls.n	80011f4 <HAL_RCC_OscConfig+0x5e0>
          {
            return HAL_TIMEOUT;
 80011f0:	2303      	movs	r3, #3
 80011f2:	e075      	b.n	80012e0 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011f4:	4b3c      	ldr	r3, [pc, #240]	; (80012e8 <HAL_RCC_OscConfig+0x6d4>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d1f0      	bne.n	80011e2 <HAL_RCC_OscConfig+0x5ce>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	6a1b      	ldr	r3, [r3, #32]
 8001204:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001208:	d116      	bne.n	8001238 <HAL_RCC_OscConfig+0x624>
        {
          /* Check the parameter */
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	689b      	ldr	r3, [r3, #8]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d009      	beq.n	8001226 <HAL_RCC_OscConfig+0x612>
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	689b      	ldr	r3, [r3, #8]
 8001216:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800121a:	d004      	beq.n	8001226 <HAL_RCC_OscConfig+0x612>
 800121c:	f240 21cf 	movw	r1, #719	; 0x2cf
 8001220:	4832      	ldr	r0, [pc, #200]	; (80012ec <HAL_RCC_OscConfig+0x6d8>)
 8001222:	f7ff f84d 	bl	80002c0 <assert_failed>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001226:	4b30      	ldr	r3, [pc, #192]	; (80012e8 <HAL_RCC_OscConfig+0x6d4>)
 8001228:	685b      	ldr	r3, [r3, #4]
 800122a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	689b      	ldr	r3, [r3, #8]
 8001232:	492d      	ldr	r1, [pc, #180]	; (80012e8 <HAL_RCC_OscConfig+0x6d4>)
 8001234:	4313      	orrs	r3, r2
 8001236:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001238:	4b2b      	ldr	r3, [pc, #172]	; (80012e8 <HAL_RCC_OscConfig+0x6d4>)
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	6a19      	ldr	r1, [r3, #32]
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001248:	430b      	orrs	r3, r1
 800124a:	4927      	ldr	r1, [pc, #156]	; (80012e8 <HAL_RCC_OscConfig+0x6d4>)
 800124c:	4313      	orrs	r3, r2
 800124e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001250:	4b27      	ldr	r3, [pc, #156]	; (80012f0 <HAL_RCC_OscConfig+0x6dc>)
 8001252:	2201      	movs	r2, #1
 8001254:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001256:	f7ff f939 	bl	80004cc <HAL_GetTick>
 800125a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800125c:	e008      	b.n	8001270 <HAL_RCC_OscConfig+0x65c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800125e:	f7ff f935 	bl	80004cc <HAL_GetTick>
 8001262:	4602      	mov	r2, r0
 8001264:	693b      	ldr	r3, [r7, #16]
 8001266:	1ad3      	subs	r3, r2, r3
 8001268:	2b02      	cmp	r3, #2
 800126a:	d901      	bls.n	8001270 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 800126c:	2303      	movs	r3, #3
 800126e:	e037      	b.n	80012e0 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001270:	4b1d      	ldr	r3, [pc, #116]	; (80012e8 <HAL_RCC_OscConfig+0x6d4>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001278:	2b00      	cmp	r3, #0
 800127a:	d0f0      	beq.n	800125e <HAL_RCC_OscConfig+0x64a>
 800127c:	e02f      	b.n	80012de <HAL_RCC_OscConfig+0x6ca>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800127e:	4b1c      	ldr	r3, [pc, #112]	; (80012f0 <HAL_RCC_OscConfig+0x6dc>)
 8001280:	2200      	movs	r2, #0
 8001282:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001284:	f7ff f922 	bl	80004cc <HAL_GetTick>
 8001288:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800128a:	e008      	b.n	800129e <HAL_RCC_OscConfig+0x68a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800128c:	f7ff f91e 	bl	80004cc <HAL_GetTick>
 8001290:	4602      	mov	r2, r0
 8001292:	693b      	ldr	r3, [r7, #16]
 8001294:	1ad3      	subs	r3, r2, r3
 8001296:	2b02      	cmp	r3, #2
 8001298:	d901      	bls.n	800129e <HAL_RCC_OscConfig+0x68a>
          {
            return HAL_TIMEOUT;
 800129a:	2303      	movs	r3, #3
 800129c:	e020      	b.n	80012e0 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800129e:	4b12      	ldr	r3, [pc, #72]	; (80012e8 <HAL_RCC_OscConfig+0x6d4>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d1f0      	bne.n	800128c <HAL_RCC_OscConfig+0x678>
 80012aa:	e018      	b.n	80012de <HAL_RCC_OscConfig+0x6ca>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	69db      	ldr	r3, [r3, #28]
 80012b0:	2b01      	cmp	r3, #1
 80012b2:	d101      	bne.n	80012b8 <HAL_RCC_OscConfig+0x6a4>
      {
        return HAL_ERROR;
 80012b4:	2301      	movs	r3, #1
 80012b6:	e013      	b.n	80012e0 <HAL_RCC_OscConfig+0x6cc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80012b8:	4b0b      	ldr	r3, [pc, #44]	; (80012e8 <HAL_RCC_OscConfig+0x6d4>)
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	6a1b      	ldr	r3, [r3, #32]
 80012c8:	429a      	cmp	r2, r3
 80012ca:	d106      	bne.n	80012da <HAL_RCC_OscConfig+0x6c6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012d6:	429a      	cmp	r2, r3
 80012d8:	d001      	beq.n	80012de <HAL_RCC_OscConfig+0x6ca>
        {
          return HAL_ERROR;
 80012da:	2301      	movs	r3, #1
 80012dc:	e000      	b.n	80012e0 <HAL_RCC_OscConfig+0x6cc>
        }
      }
    }
  }

  return HAL_OK;
 80012de:	2300      	movs	r3, #0
}
 80012e0:	4618      	mov	r0, r3
 80012e2:	3718      	adds	r7, #24
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	40021000 	.word	0x40021000
 80012ec:	080019c0 	.word	0x080019c0
 80012f0:	42420060 	.word	0x42420060

080012f4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b084      	sub	sp, #16
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
 80012fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d101      	bne.n	8001308 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001304:	2301      	movs	r3, #1
 8001306:	e176      	b.n	80015f6 <HAL_RCC_ClockConfig+0x302>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f003 0301 	and.w	r3, r3, #1
 8001310:	2b00      	cmp	r3, #0
 8001312:	d116      	bne.n	8001342 <HAL_RCC_ClockConfig+0x4e>
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	f003 0302 	and.w	r3, r3, #2
 800131c:	2b00      	cmp	r3, #0
 800131e:	d110      	bne.n	8001342 <HAL_RCC_ClockConfig+0x4e>
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f003 0304 	and.w	r3, r3, #4
 8001328:	2b00      	cmp	r3, #0
 800132a:	d10a      	bne.n	8001342 <HAL_RCC_ClockConfig+0x4e>
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f003 0308 	and.w	r3, r3, #8
 8001334:	2b00      	cmp	r3, #0
 8001336:	d104      	bne.n	8001342 <HAL_RCC_ClockConfig+0x4e>
 8001338:	f44f 714e 	mov.w	r1, #824	; 0x338
 800133c:	4874      	ldr	r0, [pc, #464]	; (8001510 <HAL_RCC_ClockConfig+0x21c>)
 800133e:	f7fe ffbf 	bl	80002c0 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d00a      	beq.n	800135e <HAL_RCC_ClockConfig+0x6a>
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	2b01      	cmp	r3, #1
 800134c:	d007      	beq.n	800135e <HAL_RCC_ClockConfig+0x6a>
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	2b02      	cmp	r3, #2
 8001352:	d004      	beq.n	800135e <HAL_RCC_ClockConfig+0x6a>
 8001354:	f240 3139 	movw	r1, #825	; 0x339
 8001358:	486d      	ldr	r0, [pc, #436]	; (8001510 <HAL_RCC_ClockConfig+0x21c>)
 800135a:	f7fe ffb1 	bl	80002c0 <assert_failed>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800135e:	4b6d      	ldr	r3, [pc, #436]	; (8001514 <HAL_RCC_ClockConfig+0x220>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f003 0307 	and.w	r3, r3, #7
 8001366:	683a      	ldr	r2, [r7, #0]
 8001368:	429a      	cmp	r2, r3
 800136a:	d910      	bls.n	800138e <HAL_RCC_ClockConfig+0x9a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800136c:	4b69      	ldr	r3, [pc, #420]	; (8001514 <HAL_RCC_ClockConfig+0x220>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f023 0207 	bic.w	r2, r3, #7
 8001374:	4967      	ldr	r1, [pc, #412]	; (8001514 <HAL_RCC_ClockConfig+0x220>)
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	4313      	orrs	r3, r2
 800137a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800137c:	4b65      	ldr	r3, [pc, #404]	; (8001514 <HAL_RCC_ClockConfig+0x220>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f003 0307 	and.w	r3, r3, #7
 8001384:	683a      	ldr	r2, [r7, #0]
 8001386:	429a      	cmp	r2, r3
 8001388:	d001      	beq.n	800138e <HAL_RCC_ClockConfig+0x9a>
  {
    return HAL_ERROR;
 800138a:	2301      	movs	r3, #1
 800138c:	e133      	b.n	80015f6 <HAL_RCC_ClockConfig+0x302>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f003 0302 	and.w	r3, r3, #2
 8001396:	2b00      	cmp	r3, #0
 8001398:	d049      	beq.n	800142e <HAL_RCC_ClockConfig+0x13a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f003 0304 	and.w	r3, r3, #4
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d005      	beq.n	80013b2 <HAL_RCC_ClockConfig+0xbe>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80013a6:	4b5c      	ldr	r3, [pc, #368]	; (8001518 <HAL_RCC_ClockConfig+0x224>)
 80013a8:	685b      	ldr	r3, [r3, #4]
 80013aa:	4a5b      	ldr	r2, [pc, #364]	; (8001518 <HAL_RCC_ClockConfig+0x224>)
 80013ac:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80013b0:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f003 0308 	and.w	r3, r3, #8
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d005      	beq.n	80013ca <HAL_RCC_ClockConfig+0xd6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80013be:	4b56      	ldr	r3, [pc, #344]	; (8001518 <HAL_RCC_ClockConfig+0x224>)
 80013c0:	685b      	ldr	r3, [r3, #4]
 80013c2:	4a55      	ldr	r2, [pc, #340]	; (8001518 <HAL_RCC_ClockConfig+0x224>)
 80013c4:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80013c8:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	689b      	ldr	r3, [r3, #8]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d024      	beq.n	800141c <HAL_RCC_ClockConfig+0x128>
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	689b      	ldr	r3, [r3, #8]
 80013d6:	2b80      	cmp	r3, #128	; 0x80
 80013d8:	d020      	beq.n	800141c <HAL_RCC_ClockConfig+0x128>
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	689b      	ldr	r3, [r3, #8]
 80013de:	2b90      	cmp	r3, #144	; 0x90
 80013e0:	d01c      	beq.n	800141c <HAL_RCC_ClockConfig+0x128>
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	689b      	ldr	r3, [r3, #8]
 80013e6:	2ba0      	cmp	r3, #160	; 0xa0
 80013e8:	d018      	beq.n	800141c <HAL_RCC_ClockConfig+0x128>
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	689b      	ldr	r3, [r3, #8]
 80013ee:	2bb0      	cmp	r3, #176	; 0xb0
 80013f0:	d014      	beq.n	800141c <HAL_RCC_ClockConfig+0x128>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	689b      	ldr	r3, [r3, #8]
 80013f6:	2bc0      	cmp	r3, #192	; 0xc0
 80013f8:	d010      	beq.n	800141c <HAL_RCC_ClockConfig+0x128>
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	689b      	ldr	r3, [r3, #8]
 80013fe:	2bd0      	cmp	r3, #208	; 0xd0
 8001400:	d00c      	beq.n	800141c <HAL_RCC_ClockConfig+0x128>
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	689b      	ldr	r3, [r3, #8]
 8001406:	2be0      	cmp	r3, #224	; 0xe0
 8001408:	d008      	beq.n	800141c <HAL_RCC_ClockConfig+0x128>
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	689b      	ldr	r3, [r3, #8]
 800140e:	2bf0      	cmp	r3, #240	; 0xf0
 8001410:	d004      	beq.n	800141c <HAL_RCC_ClockConfig+0x128>
 8001412:	f240 315f 	movw	r1, #863	; 0x35f
 8001416:	483e      	ldr	r0, [pc, #248]	; (8001510 <HAL_RCC_ClockConfig+0x21c>)
 8001418:	f7fe ff52 	bl	80002c0 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800141c:	4b3e      	ldr	r3, [pc, #248]	; (8001518 <HAL_RCC_ClockConfig+0x224>)
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	689b      	ldr	r3, [r3, #8]
 8001428:	493b      	ldr	r1, [pc, #236]	; (8001518 <HAL_RCC_ClockConfig+0x224>)
 800142a:	4313      	orrs	r3, r2
 800142c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f003 0301 	and.w	r3, r3, #1
 8001436:	2b00      	cmp	r3, #0
 8001438:	d051      	beq.n	80014de <HAL_RCC_ClockConfig+0x1ea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	685b      	ldr	r3, [r3, #4]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d00c      	beq.n	800145c <HAL_RCC_ClockConfig+0x168>
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	685b      	ldr	r3, [r3, #4]
 8001446:	2b01      	cmp	r3, #1
 8001448:	d008      	beq.n	800145c <HAL_RCC_ClockConfig+0x168>
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	685b      	ldr	r3, [r3, #4]
 800144e:	2b02      	cmp	r3, #2
 8001450:	d004      	beq.n	800145c <HAL_RCC_ClockConfig+0x168>
 8001452:	f240 3166 	movw	r1, #870	; 0x366
 8001456:	482e      	ldr	r0, [pc, #184]	; (8001510 <HAL_RCC_ClockConfig+0x21c>)
 8001458:	f7fe ff32 	bl	80002c0 <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	2b01      	cmp	r3, #1
 8001462:	d107      	bne.n	8001474 <HAL_RCC_ClockConfig+0x180>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001464:	4b2c      	ldr	r3, [pc, #176]	; (8001518 <HAL_RCC_ClockConfig+0x224>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800146c:	2b00      	cmp	r3, #0
 800146e:	d115      	bne.n	800149c <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8001470:	2301      	movs	r3, #1
 8001472:	e0c0      	b.n	80015f6 <HAL_RCC_ClockConfig+0x302>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	685b      	ldr	r3, [r3, #4]
 8001478:	2b02      	cmp	r3, #2
 800147a:	d107      	bne.n	800148c <HAL_RCC_ClockConfig+0x198>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800147c:	4b26      	ldr	r3, [pc, #152]	; (8001518 <HAL_RCC_ClockConfig+0x224>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001484:	2b00      	cmp	r3, #0
 8001486:	d109      	bne.n	800149c <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8001488:	2301      	movs	r3, #1
 800148a:	e0b4      	b.n	80015f6 <HAL_RCC_ClockConfig+0x302>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800148c:	4b22      	ldr	r3, [pc, #136]	; (8001518 <HAL_RCC_ClockConfig+0x224>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f003 0302 	and.w	r3, r3, #2
 8001494:	2b00      	cmp	r3, #0
 8001496:	d101      	bne.n	800149c <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8001498:	2301      	movs	r3, #1
 800149a:	e0ac      	b.n	80015f6 <HAL_RCC_ClockConfig+0x302>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800149c:	4b1e      	ldr	r3, [pc, #120]	; (8001518 <HAL_RCC_ClockConfig+0x224>)
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	f023 0203 	bic.w	r2, r3, #3
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	491b      	ldr	r1, [pc, #108]	; (8001518 <HAL_RCC_ClockConfig+0x224>)
 80014aa:	4313      	orrs	r3, r2
 80014ac:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80014ae:	f7ff f80d 	bl	80004cc <HAL_GetTick>
 80014b2:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014b4:	e00a      	b.n	80014cc <HAL_RCC_ClockConfig+0x1d8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014b6:	f7ff f809 	bl	80004cc <HAL_GetTick>
 80014ba:	4602      	mov	r2, r0
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	1ad3      	subs	r3, r2, r3
 80014c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80014c4:	4293      	cmp	r3, r2
 80014c6:	d901      	bls.n	80014cc <HAL_RCC_ClockConfig+0x1d8>
      {
        return HAL_TIMEOUT;
 80014c8:	2303      	movs	r3, #3
 80014ca:	e094      	b.n	80015f6 <HAL_RCC_ClockConfig+0x302>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014cc:	4b12      	ldr	r3, [pc, #72]	; (8001518 <HAL_RCC_ClockConfig+0x224>)
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	f003 020c 	and.w	r2, r3, #12
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	685b      	ldr	r3, [r3, #4]
 80014d8:	009b      	lsls	r3, r3, #2
 80014da:	429a      	cmp	r2, r3
 80014dc:	d1eb      	bne.n	80014b6 <HAL_RCC_ClockConfig+0x1c2>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80014de:	4b0d      	ldr	r3, [pc, #52]	; (8001514 <HAL_RCC_ClockConfig+0x220>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f003 0307 	and.w	r3, r3, #7
 80014e6:	683a      	ldr	r2, [r7, #0]
 80014e8:	429a      	cmp	r2, r3
 80014ea:	d217      	bcs.n	800151c <HAL_RCC_ClockConfig+0x228>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014ec:	4b09      	ldr	r3, [pc, #36]	; (8001514 <HAL_RCC_ClockConfig+0x220>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f023 0207 	bic.w	r2, r3, #7
 80014f4:	4907      	ldr	r1, [pc, #28]	; (8001514 <HAL_RCC_ClockConfig+0x220>)
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	4313      	orrs	r3, r2
 80014fa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80014fc:	4b05      	ldr	r3, [pc, #20]	; (8001514 <HAL_RCC_ClockConfig+0x220>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f003 0307 	and.w	r3, r3, #7
 8001504:	683a      	ldr	r2, [r7, #0]
 8001506:	429a      	cmp	r2, r3
 8001508:	d008      	beq.n	800151c <HAL_RCC_ClockConfig+0x228>
  {
    return HAL_ERROR;
 800150a:	2301      	movs	r3, #1
 800150c:	e073      	b.n	80015f6 <HAL_RCC_ClockConfig+0x302>
 800150e:	bf00      	nop
 8001510:	080019c0 	.word	0x080019c0
 8001514:	40022000 	.word	0x40022000
 8001518:	40021000 	.word	0x40021000
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f003 0304 	and.w	r3, r3, #4
 8001524:	2b00      	cmp	r3, #0
 8001526:	d025      	beq.n	8001574 <HAL_RCC_ClockConfig+0x280>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	68db      	ldr	r3, [r3, #12]
 800152c:	2b00      	cmp	r3, #0
 800152e:	d018      	beq.n	8001562 <HAL_RCC_ClockConfig+0x26e>
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	68db      	ldr	r3, [r3, #12]
 8001534:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001538:	d013      	beq.n	8001562 <HAL_RCC_ClockConfig+0x26e>
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	68db      	ldr	r3, [r3, #12]
 800153e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001542:	d00e      	beq.n	8001562 <HAL_RCC_ClockConfig+0x26e>
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	68db      	ldr	r3, [r3, #12]
 8001548:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800154c:	d009      	beq.n	8001562 <HAL_RCC_ClockConfig+0x26e>
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	68db      	ldr	r3, [r3, #12]
 8001552:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8001556:	d004      	beq.n	8001562 <HAL_RCC_ClockConfig+0x26e>
 8001558:	f44f 7169 	mov.w	r1, #932	; 0x3a4
 800155c:	4828      	ldr	r0, [pc, #160]	; (8001600 <HAL_RCC_ClockConfig+0x30c>)
 800155e:	f7fe feaf 	bl	80002c0 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001562:	4b28      	ldr	r3, [pc, #160]	; (8001604 <HAL_RCC_ClockConfig+0x310>)
 8001564:	685b      	ldr	r3, [r3, #4]
 8001566:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	68db      	ldr	r3, [r3, #12]
 800156e:	4925      	ldr	r1, [pc, #148]	; (8001604 <HAL_RCC_ClockConfig+0x310>)
 8001570:	4313      	orrs	r3, r2
 8001572:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f003 0308 	and.w	r3, r3, #8
 800157c:	2b00      	cmp	r3, #0
 800157e:	d026      	beq.n	80015ce <HAL_RCC_ClockConfig+0x2da>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	691b      	ldr	r3, [r3, #16]
 8001584:	2b00      	cmp	r3, #0
 8001586:	d018      	beq.n	80015ba <HAL_RCC_ClockConfig+0x2c6>
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	691b      	ldr	r3, [r3, #16]
 800158c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001590:	d013      	beq.n	80015ba <HAL_RCC_ClockConfig+0x2c6>
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	691b      	ldr	r3, [r3, #16]
 8001596:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800159a:	d00e      	beq.n	80015ba <HAL_RCC_ClockConfig+0x2c6>
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	691b      	ldr	r3, [r3, #16]
 80015a0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80015a4:	d009      	beq.n	80015ba <HAL_RCC_ClockConfig+0x2c6>
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	691b      	ldr	r3, [r3, #16]
 80015aa:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80015ae:	d004      	beq.n	80015ba <HAL_RCC_ClockConfig+0x2c6>
 80015b0:	f240 31ab 	movw	r1, #939	; 0x3ab
 80015b4:	4812      	ldr	r0, [pc, #72]	; (8001600 <HAL_RCC_ClockConfig+0x30c>)
 80015b6:	f7fe fe83 	bl	80002c0 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80015ba:	4b12      	ldr	r3, [pc, #72]	; (8001604 <HAL_RCC_ClockConfig+0x310>)
 80015bc:	685b      	ldr	r3, [r3, #4]
 80015be:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	691b      	ldr	r3, [r3, #16]
 80015c6:	00db      	lsls	r3, r3, #3
 80015c8:	490e      	ldr	r1, [pc, #56]	; (8001604 <HAL_RCC_ClockConfig+0x310>)
 80015ca:	4313      	orrs	r3, r2
 80015cc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80015ce:	f000 f821 	bl	8001614 <HAL_RCC_GetSysClockFreq>
 80015d2:	4601      	mov	r1, r0
 80015d4:	4b0b      	ldr	r3, [pc, #44]	; (8001604 <HAL_RCC_ClockConfig+0x310>)
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	091b      	lsrs	r3, r3, #4
 80015da:	f003 030f 	and.w	r3, r3, #15
 80015de:	4a0a      	ldr	r2, [pc, #40]	; (8001608 <HAL_RCC_ClockConfig+0x314>)
 80015e0:	5cd3      	ldrb	r3, [r2, r3]
 80015e2:	fa21 f303 	lsr.w	r3, r1, r3
 80015e6:	4a09      	ldr	r2, [pc, #36]	; (800160c <HAL_RCC_ClockConfig+0x318>)
 80015e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80015ea:	4b09      	ldr	r3, [pc, #36]	; (8001610 <HAL_RCC_ClockConfig+0x31c>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	4618      	mov	r0, r3
 80015f0:	f7fe ff3c 	bl	800046c <HAL_InitTick>

  return HAL_OK;
 80015f4:	2300      	movs	r3, #0
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	3710      	adds	r7, #16
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	080019c0 	.word	0x080019c0
 8001604:	40021000 	.word	0x40021000
 8001608:	08001a0c 	.word	0x08001a0c
 800160c:	20000000 	.word	0x20000000
 8001610:	20000004 	.word	0x20000004

08001614 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001614:	b490      	push	{r4, r7}
 8001616:	b08a      	sub	sp, #40	; 0x28
 8001618:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800161a:	4b2a      	ldr	r3, [pc, #168]	; (80016c4 <HAL_RCC_GetSysClockFreq+0xb0>)
 800161c:	1d3c      	adds	r4, r7, #4
 800161e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001620:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001624:	4b28      	ldr	r3, [pc, #160]	; (80016c8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001626:	881b      	ldrh	r3, [r3, #0]
 8001628:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800162a:	2300      	movs	r3, #0
 800162c:	61fb      	str	r3, [r7, #28]
 800162e:	2300      	movs	r3, #0
 8001630:	61bb      	str	r3, [r7, #24]
 8001632:	2300      	movs	r3, #0
 8001634:	627b      	str	r3, [r7, #36]	; 0x24
 8001636:	2300      	movs	r3, #0
 8001638:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800163a:	2300      	movs	r3, #0
 800163c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800163e:	4b23      	ldr	r3, [pc, #140]	; (80016cc <HAL_RCC_GetSysClockFreq+0xb8>)
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001644:	69fb      	ldr	r3, [r7, #28]
 8001646:	f003 030c 	and.w	r3, r3, #12
 800164a:	2b04      	cmp	r3, #4
 800164c:	d002      	beq.n	8001654 <HAL_RCC_GetSysClockFreq+0x40>
 800164e:	2b08      	cmp	r3, #8
 8001650:	d003      	beq.n	800165a <HAL_RCC_GetSysClockFreq+0x46>
 8001652:	e02d      	b.n	80016b0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001654:	4b1e      	ldr	r3, [pc, #120]	; (80016d0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001656:	623b      	str	r3, [r7, #32]
      break;
 8001658:	e02d      	b.n	80016b6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800165a:	69fb      	ldr	r3, [r7, #28]
 800165c:	0c9b      	lsrs	r3, r3, #18
 800165e:	f003 030f 	and.w	r3, r3, #15
 8001662:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001666:	4413      	add	r3, r2
 8001668:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800166c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800166e:	69fb      	ldr	r3, [r7, #28]
 8001670:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001674:	2b00      	cmp	r3, #0
 8001676:	d013      	beq.n	80016a0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001678:	4b14      	ldr	r3, [pc, #80]	; (80016cc <HAL_RCC_GetSysClockFreq+0xb8>)
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	0c5b      	lsrs	r3, r3, #17
 800167e:	f003 0301 	and.w	r3, r3, #1
 8001682:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001686:	4413      	add	r3, r2
 8001688:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800168c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800168e:	697b      	ldr	r3, [r7, #20]
 8001690:	4a0f      	ldr	r2, [pc, #60]	; (80016d0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001692:	fb02 f203 	mul.w	r2, r2, r3
 8001696:	69bb      	ldr	r3, [r7, #24]
 8001698:	fbb2 f3f3 	udiv	r3, r2, r3
 800169c:	627b      	str	r3, [r7, #36]	; 0x24
 800169e:	e004      	b.n	80016aa <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80016a0:	697b      	ldr	r3, [r7, #20]
 80016a2:	4a0c      	ldr	r2, [pc, #48]	; (80016d4 <HAL_RCC_GetSysClockFreq+0xc0>)
 80016a4:	fb02 f303 	mul.w	r3, r2, r3
 80016a8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80016aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016ac:	623b      	str	r3, [r7, #32]
      break;
 80016ae:	e002      	b.n	80016b6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80016b0:	4b07      	ldr	r3, [pc, #28]	; (80016d0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80016b2:	623b      	str	r3, [r7, #32]
      break;
 80016b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80016b6:	6a3b      	ldr	r3, [r7, #32]
}
 80016b8:	4618      	mov	r0, r3
 80016ba:	3728      	adds	r7, #40	; 0x28
 80016bc:	46bd      	mov	sp, r7
 80016be:	bc90      	pop	{r4, r7}
 80016c0:	4770      	bx	lr
 80016c2:	bf00      	nop
 80016c4:	080019f8 	.word	0x080019f8
 80016c8:	08001a08 	.word	0x08001a08
 80016cc:	40021000 	.word	0x40021000
 80016d0:	007a1200 	.word	0x007a1200
 80016d4:	003d0900 	.word	0x003d0900

080016d8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80016d8:	b480      	push	{r7}
 80016da:	b085      	sub	sp, #20
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80016e0:	4b0a      	ldr	r3, [pc, #40]	; (800170c <RCC_Delay+0x34>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	4a0a      	ldr	r2, [pc, #40]	; (8001710 <RCC_Delay+0x38>)
 80016e6:	fba2 2303 	umull	r2, r3, r2, r3
 80016ea:	0a5b      	lsrs	r3, r3, #9
 80016ec:	687a      	ldr	r2, [r7, #4]
 80016ee:	fb02 f303 	mul.w	r3, r2, r3
 80016f2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80016f4:	bf00      	nop
  }
  while (Delay --);
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	1e5a      	subs	r2, r3, #1
 80016fa:	60fa      	str	r2, [r7, #12]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d1f9      	bne.n	80016f4 <RCC_Delay+0x1c>
}
 8001700:	bf00      	nop
 8001702:	3714      	adds	r7, #20
 8001704:	46bd      	mov	sp, r7
 8001706:	bc80      	pop	{r7}
 8001708:	4770      	bx	lr
 800170a:	bf00      	nop
 800170c:	20000000 	.word	0x20000000
 8001710:	10624dd3 	.word	0x10624dd3

08001714 <task_2pow0>:

#include "Framework/Scheduler/scheduler.h"
#include "gpio.h"

void task_2pow0(void)
{
 8001714:	b480      	push	{r7}
 8001716:	af00      	add	r7, sp, #0

}
 8001718:	bf00      	nop
 800171a:	46bd      	mov	sp, r7
 800171c:	bc80      	pop	{r7}
 800171e:	4770      	bx	lr

08001720 <task_2pow1>:

void task_2pow1(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0

}
 8001724:	bf00      	nop
 8001726:	46bd      	mov	sp, r7
 8001728:	bc80      	pop	{r7}
 800172a:	4770      	bx	lr

0800172c <task_2pow2>:

void task_2pow2(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_9);
 8001730:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001734:	4802      	ldr	r0, [pc, #8]	; (8001740 <task_2pow2+0x14>)
 8001736:	f7ff fa47 	bl	8000bc8 <HAL_GPIO_TogglePin>
}
 800173a:	bf00      	nop
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	40010c00 	.word	0x40010c00

08001744 <task_2pow3>:

void task_2pow3(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_8);
 8001748:	f44f 7180 	mov.w	r1, #256	; 0x100
 800174c:	4802      	ldr	r0, [pc, #8]	; (8001758 <task_2pow3+0x14>)
 800174e:	f7ff fa3b 	bl	8000bc8 <HAL_GPIO_TogglePin>
}
 8001752:	bf00      	nop
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	40010c00 	.word	0x40010c00

0800175c <task_2pow4>:

void task_2pow4(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 8001760:	2180      	movs	r1, #128	; 0x80
 8001762:	4802      	ldr	r0, [pc, #8]	; (800176c <task_2pow4+0x10>)
 8001764:	f7ff fa30 	bl	8000bc8 <HAL_GPIO_TogglePin>
}
 8001768:	bf00      	nop
 800176a:	bd80      	pop	{r7, pc}
 800176c:	40010c00 	.word	0x40010c00

08001770 <task_2pow5>:

void task_2pow5(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_6);
 8001774:	2140      	movs	r1, #64	; 0x40
 8001776:	4802      	ldr	r0, [pc, #8]	; (8001780 <task_2pow5+0x10>)
 8001778:	f7ff fa26 	bl	8000bc8 <HAL_GPIO_TogglePin>
}
 800177c:	bf00      	nop
 800177e:	bd80      	pop	{r7, pc}
 8001780:	40010c00 	.word	0x40010c00

08001784 <task_2pow6>:

void task_2pow6(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);
 8001788:	2120      	movs	r1, #32
 800178a:	4802      	ldr	r0, [pc, #8]	; (8001794 <task_2pow6+0x10>)
 800178c:	f7ff fa1c 	bl	8000bc8 <HAL_GPIO_TogglePin>
}
 8001790:	bf00      	nop
 8001792:	bd80      	pop	{r7, pc}
 8001794:	40010c00 	.word	0x40010c00

08001798 <task_2pow7>:

void task_2pow7(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);
 800179c:	2110      	movs	r1, #16
 800179e:	4802      	ldr	r0, [pc, #8]	; (80017a8 <task_2pow7+0x10>)
 80017a0:	f7ff fa12 	bl	8000bc8 <HAL_GPIO_TogglePin>
}
 80017a4:	bf00      	nop
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	40010c00 	.word	0x40010c00

080017ac <task_2pow8>:

void task_2pow8(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 80017b0:	2108      	movs	r1, #8
 80017b2:	4802      	ldr	r0, [pc, #8]	; (80017bc <task_2pow8+0x10>)
 80017b4:	f7ff fa08 	bl	8000bc8 <HAL_GPIO_TogglePin>
}
 80017b8:	bf00      	nop
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	40010c00 	.word	0x40010c00

080017c0 <task_2pow9>:

void task_2pow9(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_15);
 80017c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017c8:	4802      	ldr	r0, [pc, #8]	; (80017d4 <task_2pow9+0x14>)
 80017ca:	f7ff f9fd 	bl	8000bc8 <HAL_GPIO_TogglePin>
}
 80017ce:	bf00      	nop
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	40010800 	.word	0x40010800

080017d8 <scheduler_init>:
scheduler_t;

static scheduler_t scheduler;

void scheduler_init(void)
{
 80017d8:	b480      	push	{r7}
 80017da:	af00      	add	r7, sp, #0
	scheduler.input.tick = 0u;
 80017dc:	4b06      	ldr	r3, [pc, #24]	; (80017f8 <scheduler_init+0x20>)
 80017de:	2200      	movs	r2, #0
 80017e0:	701a      	strb	r2, [r3, #0]
	scheduler.local.tick = 0u;
 80017e2:	4b05      	ldr	r3, [pc, #20]	; (80017f8 <scheduler_init+0x20>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	705a      	strb	r2, [r3, #1]
	scheduler.local.count = 0u;
 80017e8:	4b03      	ldr	r3, [pc, #12]	; (80017f8 <scheduler_init+0x20>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	709a      	strb	r2, [r3, #2]
}
 80017ee:	bf00      	nop
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bc80      	pop	{r7}
 80017f4:	4770      	bx	lr
 80017f6:	bf00      	nop
 80017f8:	20000028 	.word	0x20000028

080017fc <scheduler_main>:

void scheduler_main(void)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	af00      	add	r7, sp, #0
	for(;;)
	{
		if( scheduler.local.tick != scheduler.input.tick )
 8001800:	4b2d      	ldr	r3, [pc, #180]	; (80018b8 <scheduler_main+0xbc>)
 8001802:	785a      	ldrb	r2, [r3, #1]
 8001804:	4b2c      	ldr	r3, [pc, #176]	; (80018b8 <scheduler_main+0xbc>)
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	429a      	cmp	r2, r3
 800180a:	d0f9      	beq.n	8001800 <scheduler_main+0x4>
		{
			/* sync */
			scheduler.local.tick = scheduler.input.tick;
 800180c:	4b2a      	ldr	r3, [pc, #168]	; (80018b8 <scheduler_main+0xbc>)
 800180e:	781a      	ldrb	r2, [r3, #0]
 8001810:	4b29      	ldr	r3, [pc, #164]	; (80018b8 <scheduler_main+0xbc>)
 8001812:	705a      	strb	r2, [r3, #1]

			/* schedule tasks */
			                                      task_2pow0();
 8001814:	f7ff ff7e 	bl	8001714 <task_2pow0>
			if( scheduler.local.count&0x01 )      task_2pow1();
 8001818:	4b27      	ldr	r3, [pc, #156]	; (80018b8 <scheduler_main+0xbc>)
 800181a:	789b      	ldrb	r3, [r3, #2]
 800181c:	f003 0301 	and.w	r3, r3, #1
 8001820:	2b00      	cmp	r3, #0
 8001822:	d002      	beq.n	800182a <scheduler_main+0x2e>
 8001824:	f7ff ff7c 	bl	8001720 <task_2pow1>
 8001828:	e03f      	b.n	80018aa <scheduler_main+0xae>
			else if( scheduler.local.count&0x02 ) task_2pow2();
 800182a:	4b23      	ldr	r3, [pc, #140]	; (80018b8 <scheduler_main+0xbc>)
 800182c:	789b      	ldrb	r3, [r3, #2]
 800182e:	f003 0302 	and.w	r3, r3, #2
 8001832:	2b00      	cmp	r3, #0
 8001834:	d002      	beq.n	800183c <scheduler_main+0x40>
 8001836:	f7ff ff79 	bl	800172c <task_2pow2>
 800183a:	e036      	b.n	80018aa <scheduler_main+0xae>
			else if( scheduler.local.count&0x04 ) task_2pow3();
 800183c:	4b1e      	ldr	r3, [pc, #120]	; (80018b8 <scheduler_main+0xbc>)
 800183e:	789b      	ldrb	r3, [r3, #2]
 8001840:	f003 0304 	and.w	r3, r3, #4
 8001844:	2b00      	cmp	r3, #0
 8001846:	d002      	beq.n	800184e <scheduler_main+0x52>
 8001848:	f7ff ff7c 	bl	8001744 <task_2pow3>
 800184c:	e02d      	b.n	80018aa <scheduler_main+0xae>
			else if( scheduler.local.count&0x08 ) task_2pow4();
 800184e:	4b1a      	ldr	r3, [pc, #104]	; (80018b8 <scheduler_main+0xbc>)
 8001850:	789b      	ldrb	r3, [r3, #2]
 8001852:	f003 0308 	and.w	r3, r3, #8
 8001856:	2b00      	cmp	r3, #0
 8001858:	d002      	beq.n	8001860 <scheduler_main+0x64>
 800185a:	f7ff ff7f 	bl	800175c <task_2pow4>
 800185e:	e024      	b.n	80018aa <scheduler_main+0xae>
			else if( scheduler.local.count&0x10 ) task_2pow5();
 8001860:	4b15      	ldr	r3, [pc, #84]	; (80018b8 <scheduler_main+0xbc>)
 8001862:	789b      	ldrb	r3, [r3, #2]
 8001864:	f003 0310 	and.w	r3, r3, #16
 8001868:	2b00      	cmp	r3, #0
 800186a:	d002      	beq.n	8001872 <scheduler_main+0x76>
 800186c:	f7ff ff80 	bl	8001770 <task_2pow5>
 8001870:	e01b      	b.n	80018aa <scheduler_main+0xae>
			else if( scheduler.local.count&0x20 ) task_2pow6();
 8001872:	4b11      	ldr	r3, [pc, #68]	; (80018b8 <scheduler_main+0xbc>)
 8001874:	789b      	ldrb	r3, [r3, #2]
 8001876:	f003 0320 	and.w	r3, r3, #32
 800187a:	2b00      	cmp	r3, #0
 800187c:	d002      	beq.n	8001884 <scheduler_main+0x88>
 800187e:	f7ff ff81 	bl	8001784 <task_2pow6>
 8001882:	e012      	b.n	80018aa <scheduler_main+0xae>
			else if( scheduler.local.count&0x40 ) task_2pow7();
 8001884:	4b0c      	ldr	r3, [pc, #48]	; (80018b8 <scheduler_main+0xbc>)
 8001886:	789b      	ldrb	r3, [r3, #2]
 8001888:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800188c:	2b00      	cmp	r3, #0
 800188e:	d002      	beq.n	8001896 <scheduler_main+0x9a>
 8001890:	f7ff ff82 	bl	8001798 <task_2pow7>
 8001894:	e009      	b.n	80018aa <scheduler_main+0xae>
			else if( scheduler.local.count&0x80 ) task_2pow8();
 8001896:	4b08      	ldr	r3, [pc, #32]	; (80018b8 <scheduler_main+0xbc>)
 8001898:	789b      	ldrb	r3, [r3, #2]
 800189a:	b25b      	sxtb	r3, r3
 800189c:	2b00      	cmp	r3, #0
 800189e:	da02      	bge.n	80018a6 <scheduler_main+0xaa>
 80018a0:	f7ff ff84 	bl	80017ac <task_2pow8>
 80018a4:	e001      	b.n	80018aa <scheduler_main+0xae>
			else                                  task_2pow9();
 80018a6:	f7ff ff8b 	bl	80017c0 <task_2pow9>

			/* count up */
			scheduler.local.count++;
 80018aa:	4b03      	ldr	r3, [pc, #12]	; (80018b8 <scheduler_main+0xbc>)
 80018ac:	789b      	ldrb	r3, [r3, #2]
 80018ae:	3301      	adds	r3, #1
 80018b0:	b2da      	uxtb	r2, r3
 80018b2:	4b01      	ldr	r3, [pc, #4]	; (80018b8 <scheduler_main+0xbc>)
 80018b4:	709a      	strb	r2, [r3, #2]
		if( scheduler.local.tick != scheduler.input.tick )
 80018b6:	e7a3      	b.n	8001800 <scheduler_main+0x4>
 80018b8:	20000028 	.word	0x20000028

080018bc <scheduler_ei_tickUp_ISR>:
		}
	}
}

void scheduler_ei_tickUp_ISR(void)
{
 80018bc:	b480      	push	{r7}
 80018be:	af00      	add	r7, sp, #0
	scheduler.input.tick++;
 80018c0:	4b04      	ldr	r3, [pc, #16]	; (80018d4 <scheduler_ei_tickUp_ISR+0x18>)
 80018c2:	781b      	ldrb	r3, [r3, #0]
 80018c4:	3301      	adds	r3, #1
 80018c6:	b2da      	uxtb	r2, r3
 80018c8:	4b02      	ldr	r3, [pc, #8]	; (80018d4 <scheduler_ei_tickUp_ISR+0x18>)
 80018ca:	701a      	strb	r2, [r3, #0]
}
 80018cc:	bf00      	nop
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bc80      	pop	{r7}
 80018d2:	4770      	bx	lr
 80018d4:	20000028 	.word	0x20000028

080018d8 <__libc_init_array>:
 80018d8:	b570      	push	{r4, r5, r6, lr}
 80018da:	2500      	movs	r5, #0
 80018dc:	4e0c      	ldr	r6, [pc, #48]	; (8001910 <__libc_init_array+0x38>)
 80018de:	4c0d      	ldr	r4, [pc, #52]	; (8001914 <__libc_init_array+0x3c>)
 80018e0:	1ba4      	subs	r4, r4, r6
 80018e2:	10a4      	asrs	r4, r4, #2
 80018e4:	42a5      	cmp	r5, r4
 80018e6:	d109      	bne.n	80018fc <__libc_init_array+0x24>
 80018e8:	f000 f822 	bl	8001930 <_init>
 80018ec:	2500      	movs	r5, #0
 80018ee:	4e0a      	ldr	r6, [pc, #40]	; (8001918 <__libc_init_array+0x40>)
 80018f0:	4c0a      	ldr	r4, [pc, #40]	; (800191c <__libc_init_array+0x44>)
 80018f2:	1ba4      	subs	r4, r4, r6
 80018f4:	10a4      	asrs	r4, r4, #2
 80018f6:	42a5      	cmp	r5, r4
 80018f8:	d105      	bne.n	8001906 <__libc_init_array+0x2e>
 80018fa:	bd70      	pop	{r4, r5, r6, pc}
 80018fc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001900:	4798      	blx	r3
 8001902:	3501      	adds	r5, #1
 8001904:	e7ee      	b.n	80018e4 <__libc_init_array+0xc>
 8001906:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800190a:	4798      	blx	r3
 800190c:	3501      	adds	r5, #1
 800190e:	e7f2      	b.n	80018f6 <__libc_init_array+0x1e>
 8001910:	08001a1c 	.word	0x08001a1c
 8001914:	08001a1c 	.word	0x08001a1c
 8001918:	08001a1c 	.word	0x08001a1c
 800191c:	08001a20 	.word	0x08001a20

08001920 <memset>:
 8001920:	4603      	mov	r3, r0
 8001922:	4402      	add	r2, r0
 8001924:	4293      	cmp	r3, r2
 8001926:	d100      	bne.n	800192a <memset+0xa>
 8001928:	4770      	bx	lr
 800192a:	f803 1b01 	strb.w	r1, [r3], #1
 800192e:	e7f9      	b.n	8001924 <memset+0x4>

08001930 <_init>:
 8001930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001932:	bf00      	nop
 8001934:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001936:	bc08      	pop	{r3}
 8001938:	469e      	mov	lr, r3
 800193a:	4770      	bx	lr

0800193c <_fini>:
 800193c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800193e:	bf00      	nop
 8001940:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001942:	bc08      	pop	{r3}
 8001944:	469e      	mov	lr, r3
 8001946:	4770      	bx	lr
