    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; SW2
SW2__0__DM__MASK EQU 0xE00000
SW2__0__DM__SHIFT EQU 21
SW2__0__DR EQU CYREG_PRT0_DR
SW2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SW2__0__HSIOM_MASK EQU 0xF0000000
SW2__0__HSIOM_SHIFT EQU 28
SW2__0__INTCFG EQU CYREG_PRT0_INTCFG
SW2__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SW2__0__MASK EQU 0x80
SW2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SW2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SW2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SW2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SW2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SW2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SW2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SW2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SW2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SW2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SW2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SW2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SW2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SW2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SW2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SW2__0__PC EQU CYREG_PRT0_PC
SW2__0__PC2 EQU CYREG_PRT0_PC2
SW2__0__PORT EQU 0
SW2__0__PS EQU CYREG_PRT0_PS
SW2__0__SHIFT EQU 7
SW2__DR EQU CYREG_PRT0_DR
SW2__INTCFG EQU CYREG_PRT0_INTCFG
SW2__INTSTAT EQU CYREG_PRT0_INTSTAT
SW2__MASK EQU 0x80
SW2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SW2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SW2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SW2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SW2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SW2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SW2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SW2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SW2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SW2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SW2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SW2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SW2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SW2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SW2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SW2__PC EQU CYREG_PRT0_PC
SW2__PC2 EQU CYREG_PRT0_PC2
SW2__PORT EQU 0
SW2__PS EQU CYREG_PRT0_PS
SW2__SHIFT EQU 7

; I2CS_SCB
I2CS_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
I2CS_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
I2CS_SCB__CTRL EQU CYREG_SCB0_CTRL
I2CS_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
I2CS_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
I2CS_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
I2CS_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
I2CS_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
I2CS_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
I2CS_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
I2CS_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
I2CS_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
I2CS_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
I2CS_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
I2CS_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
I2CS_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
I2CS_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
I2CS_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
I2CS_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
I2CS_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
I2CS_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
I2CS_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
I2CS_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
I2CS_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
I2CS_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
I2CS_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
I2CS_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
I2CS_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
I2CS_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
I2CS_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
I2CS_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
I2CS_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
I2CS_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
I2CS_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
I2CS_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
I2CS_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
I2CS_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
I2CS_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
I2CS_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
I2CS_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
I2CS_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
I2CS_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
I2CS_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
I2CS_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
I2CS_SCB__INTR_M EQU CYREG_SCB0_INTR_M
I2CS_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
I2CS_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
I2CS_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
I2CS_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
I2CS_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
I2CS_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
I2CS_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
I2CS_SCB__INTR_S EQU CYREG_SCB0_INTR_S
I2CS_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
I2CS_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
I2CS_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
I2CS_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
I2CS_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
I2CS_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
I2CS_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
I2CS_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
I2CS_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
I2CS_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
I2CS_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
I2CS_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
I2CS_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
I2CS_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
I2CS_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
I2CS_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
I2CS_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
I2CS_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
I2CS_SCB__SS0_POSISTION EQU 0
I2CS_SCB__SS1_POSISTION EQU 1
I2CS_SCB__SS2_POSISTION EQU 2
I2CS_SCB__SS3_POSISTION EQU 3
I2CS_SCB__STATUS EQU CYREG_SCB0_STATUS
I2CS_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
I2CS_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
I2CS_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
I2CS_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
I2CS_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
I2CS_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
I2CS_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
I2CS_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

; I2CS_SCB_IRQ
I2CS_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2CS_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2CS_SCB_IRQ__INTC_MASK EQU 0x400
I2CS_SCB_IRQ__INTC_NUMBER EQU 10
I2CS_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
I2CS_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2CS_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2CS_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2CS_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; I2CS_SCBCLK
I2CS_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
I2CS_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
I2CS_SCBCLK__ENABLE_MASK EQU 0x80000000
I2CS_SCBCLK__MASK EQU 0x80000000
I2CS_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00

; I2CS_scl
I2CS_scl__0__DM__MASK EQU 0x07
I2CS_scl__0__DM__SHIFT EQU 0
I2CS_scl__0__DR EQU CYREG_PRT4_DR
I2CS_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2CS_scl__0__HSIOM_MASK EQU 0x0000000F
I2CS_scl__0__HSIOM_SHIFT EQU 0
I2CS_scl__0__INTCFG EQU CYREG_PRT4_INTCFG
I2CS_scl__0__INTSTAT EQU CYREG_PRT4_INTSTAT
I2CS_scl__0__MASK EQU 0x01
I2CS_scl__0__PC EQU CYREG_PRT4_PC
I2CS_scl__0__PC2 EQU CYREG_PRT4_PC2
I2CS_scl__0__PORT EQU 4
I2CS_scl__0__PS EQU CYREG_PRT4_PS
I2CS_scl__0__SHIFT EQU 0
I2CS_scl__DR EQU CYREG_PRT4_DR
I2CS_scl__INTCFG EQU CYREG_PRT4_INTCFG
I2CS_scl__INTSTAT EQU CYREG_PRT4_INTSTAT
I2CS_scl__MASK EQU 0x01
I2CS_scl__PC EQU CYREG_PRT4_PC
I2CS_scl__PC2 EQU CYREG_PRT4_PC2
I2CS_scl__PORT EQU 4
I2CS_scl__PS EQU CYREG_PRT4_PS
I2CS_scl__SHIFT EQU 0

; I2CS_sda
I2CS_sda__0__DM__MASK EQU 0x38
I2CS_sda__0__DM__SHIFT EQU 3
I2CS_sda__0__DR EQU CYREG_PRT4_DR
I2CS_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2CS_sda__0__HSIOM_MASK EQU 0x000000F0
I2CS_sda__0__HSIOM_SHIFT EQU 4
I2CS_sda__0__INTCFG EQU CYREG_PRT4_INTCFG
I2CS_sda__0__INTSTAT EQU CYREG_PRT4_INTSTAT
I2CS_sda__0__MASK EQU 0x02
I2CS_sda__0__PC EQU CYREG_PRT4_PC
I2CS_sda__0__PC2 EQU CYREG_PRT4_PC2
I2CS_sda__0__PORT EQU 4
I2CS_sda__0__PS EQU CYREG_PRT4_PS
I2CS_sda__0__SHIFT EQU 1
I2CS_sda__DR EQU CYREG_PRT4_DR
I2CS_sda__INTCFG EQU CYREG_PRT4_INTCFG
I2CS_sda__INTSTAT EQU CYREG_PRT4_INTSTAT
I2CS_sda__MASK EQU 0x02
I2CS_sda__PC EQU CYREG_PRT4_PC
I2CS_sda__PC2 EQU CYREG_PRT4_PC2
I2CS_sda__PORT EQU 4
I2CS_sda__PS EQU CYREG_PRT4_PS
I2CS_sda__SHIFT EQU 1

; LED_Red
LED_Red__0__DM__MASK EQU 0x1C0000
LED_Red__0__DM__SHIFT EQU 18
LED_Red__0__DR EQU CYREG_PRT1_DR
LED_Red__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED_Red__0__HSIOM_MASK EQU 0x0F000000
LED_Red__0__HSIOM_SHIFT EQU 24
LED_Red__0__INTCFG EQU CYREG_PRT1_INTCFG
LED_Red__0__INTSTAT EQU CYREG_PRT1_INTSTAT
LED_Red__0__MASK EQU 0x40
LED_Red__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_Red__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_Red__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_Red__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_Red__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_Red__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_Red__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_Red__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_Red__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_Red__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_Red__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_Red__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_Red__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_Red__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_Red__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_Red__0__PC EQU CYREG_PRT1_PC
LED_Red__0__PC2 EQU CYREG_PRT1_PC2
LED_Red__0__PORT EQU 1
LED_Red__0__PS EQU CYREG_PRT1_PS
LED_Red__0__SHIFT EQU 6
LED_Red__DR EQU CYREG_PRT1_DR
LED_Red__INTCFG EQU CYREG_PRT1_INTCFG
LED_Red__INTSTAT EQU CYREG_PRT1_INTSTAT
LED_Red__MASK EQU 0x40
LED_Red__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_Red__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_Red__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_Red__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_Red__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_Red__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_Red__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_Red__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_Red__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_Red__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_Red__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_Red__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_Red__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_Red__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_Red__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_Red__PC EQU CYREG_PRT1_PC
LED_Red__PC2 EQU CYREG_PRT1_PC2
LED_Red__PORT EQU 1
LED_Red__PS EQU CYREG_PRT1_PS
LED_Red__SHIFT EQU 6

; LED_Blue
LED_Blue__0__DM__MASK EQU 0xE00
LED_Blue__0__DM__SHIFT EQU 9
LED_Blue__0__DR EQU CYREG_PRT0_DR
LED_Blue__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_Blue__0__HSIOM_MASK EQU 0x0000F000
LED_Blue__0__HSIOM_SHIFT EQU 12
LED_Blue__0__INTCFG EQU CYREG_PRT0_INTCFG
LED_Blue__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_Blue__0__MASK EQU 0x08
LED_Blue__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_Blue__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_Blue__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_Blue__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_Blue__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_Blue__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_Blue__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_Blue__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_Blue__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_Blue__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_Blue__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_Blue__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_Blue__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_Blue__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_Blue__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_Blue__0__PC EQU CYREG_PRT0_PC
LED_Blue__0__PC2 EQU CYREG_PRT0_PC2
LED_Blue__0__PORT EQU 0
LED_Blue__0__PS EQU CYREG_PRT0_PS
LED_Blue__0__SHIFT EQU 3
LED_Blue__DR EQU CYREG_PRT0_DR
LED_Blue__INTCFG EQU CYREG_PRT0_INTCFG
LED_Blue__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_Blue__MASK EQU 0x08
LED_Blue__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_Blue__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_Blue__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_Blue__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_Blue__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_Blue__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_Blue__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_Blue__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_Blue__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_Blue__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_Blue__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_Blue__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_Blue__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_Blue__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_Blue__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_Blue__PC EQU CYREG_PRT0_PC
LED_Blue__PC2 EQU CYREG_PRT0_PC2
LED_Blue__PORT EQU 0
LED_Blue__PS EQU CYREG_PRT0_PS
LED_Blue__SHIFT EQU 3

; Pin_1a_X
Pin_1a_X__0__DM__MASK EQU 0x07
Pin_1a_X__0__DM__SHIFT EQU 0
Pin_1a_X__0__DR EQU CYREG_PRT2_DR
Pin_1a_X__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_1a_X__0__HSIOM_MASK EQU 0x0000000F
Pin_1a_X__0__HSIOM_SHIFT EQU 0
Pin_1a_X__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_1a_X__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_1a_X__0__MASK EQU 0x01
Pin_1a_X__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_1a_X__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_1a_X__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_1a_X__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_1a_X__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_1a_X__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_1a_X__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_1a_X__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_1a_X__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_1a_X__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_1a_X__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_1a_X__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_1a_X__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_1a_X__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_1a_X__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_1a_X__0__PC EQU CYREG_PRT2_PC
Pin_1a_X__0__PC2 EQU CYREG_PRT2_PC2
Pin_1a_X__0__PORT EQU 2
Pin_1a_X__0__PS EQU CYREG_PRT2_PS
Pin_1a_X__0__SHIFT EQU 0
Pin_1a_X__DR EQU CYREG_PRT2_DR
Pin_1a_X__INTCFG EQU CYREG_PRT2_INTCFG
Pin_1a_X__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_1a_X__MASK EQU 0x01
Pin_1a_X__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_1a_X__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_1a_X__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_1a_X__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_1a_X__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_1a_X__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_1a_X__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_1a_X__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_1a_X__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_1a_X__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_1a_X__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_1a_X__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_1a_X__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_1a_X__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_1a_X__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_1a_X__PC EQU CYREG_PRT2_PC
Pin_1a_X__PC2 EQU CYREG_PRT2_PC2
Pin_1a_X__PORT EQU 2
Pin_1a_X__PS EQU CYREG_PRT2_PS
Pin_1a_X__SHIFT EQU 0

; Pin_1a_Y
Pin_1a_Y__0__DM__MASK EQU 0x7000
Pin_1a_Y__0__DM__SHIFT EQU 12
Pin_1a_Y__0__DR EQU CYREG_PRT2_DR
Pin_1a_Y__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_1a_Y__0__HSIOM_MASK EQU 0x000F0000
Pin_1a_Y__0__HSIOM_SHIFT EQU 16
Pin_1a_Y__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_1a_Y__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_1a_Y__0__MASK EQU 0x10
Pin_1a_Y__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_1a_Y__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_1a_Y__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_1a_Y__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_1a_Y__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_1a_Y__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_1a_Y__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_1a_Y__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_1a_Y__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_1a_Y__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_1a_Y__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_1a_Y__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_1a_Y__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_1a_Y__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_1a_Y__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_1a_Y__0__PC EQU CYREG_PRT2_PC
Pin_1a_Y__0__PC2 EQU CYREG_PRT2_PC2
Pin_1a_Y__0__PORT EQU 2
Pin_1a_Y__0__PS EQU CYREG_PRT2_PS
Pin_1a_Y__0__SHIFT EQU 4
Pin_1a_Y__DR EQU CYREG_PRT2_DR
Pin_1a_Y__INTCFG EQU CYREG_PRT2_INTCFG
Pin_1a_Y__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_1a_Y__MASK EQU 0x10
Pin_1a_Y__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_1a_Y__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_1a_Y__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_1a_Y__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_1a_Y__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_1a_Y__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_1a_Y__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_1a_Y__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_1a_Y__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_1a_Y__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_1a_Y__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_1a_Y__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_1a_Y__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_1a_Y__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_1a_Y__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_1a_Y__PC EQU CYREG_PRT2_PC
Pin_1a_Y__PC2 EQU CYREG_PRT2_PC2
Pin_1a_Y__PORT EQU 2
Pin_1a_Y__PS EQU CYREG_PRT2_PS
Pin_1a_Y__SHIFT EQU 4

; Pin_1b_X
Pin_1b_X__0__DM__MASK EQU 0x38
Pin_1b_X__0__DM__SHIFT EQU 3
Pin_1b_X__0__DR EQU CYREG_PRT2_DR
Pin_1b_X__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_1b_X__0__HSIOM_MASK EQU 0x000000F0
Pin_1b_X__0__HSIOM_SHIFT EQU 4
Pin_1b_X__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_1b_X__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_1b_X__0__MASK EQU 0x02
Pin_1b_X__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_1b_X__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_1b_X__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_1b_X__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_1b_X__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_1b_X__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_1b_X__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_1b_X__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_1b_X__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_1b_X__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_1b_X__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_1b_X__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_1b_X__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_1b_X__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_1b_X__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_1b_X__0__PC EQU CYREG_PRT2_PC
Pin_1b_X__0__PC2 EQU CYREG_PRT2_PC2
Pin_1b_X__0__PORT EQU 2
Pin_1b_X__0__PS EQU CYREG_PRT2_PS
Pin_1b_X__0__SHIFT EQU 1
Pin_1b_X__DR EQU CYREG_PRT2_DR
Pin_1b_X__INTCFG EQU CYREG_PRT2_INTCFG
Pin_1b_X__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_1b_X__MASK EQU 0x02
Pin_1b_X__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_1b_X__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_1b_X__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_1b_X__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_1b_X__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_1b_X__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_1b_X__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_1b_X__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_1b_X__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_1b_X__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_1b_X__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_1b_X__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_1b_X__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_1b_X__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_1b_X__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_1b_X__PC EQU CYREG_PRT2_PC
Pin_1b_X__PC2 EQU CYREG_PRT2_PC2
Pin_1b_X__PORT EQU 2
Pin_1b_X__PS EQU CYREG_PRT2_PS
Pin_1b_X__SHIFT EQU 1

; Pin_1b_Y
Pin_1b_Y__0__DM__MASK EQU 0x38000
Pin_1b_Y__0__DM__SHIFT EQU 15
Pin_1b_Y__0__DR EQU CYREG_PRT2_DR
Pin_1b_Y__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_1b_Y__0__HSIOM_MASK EQU 0x00F00000
Pin_1b_Y__0__HSIOM_SHIFT EQU 20
Pin_1b_Y__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_1b_Y__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_1b_Y__0__MASK EQU 0x20
Pin_1b_Y__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_1b_Y__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_1b_Y__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_1b_Y__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_1b_Y__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_1b_Y__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_1b_Y__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_1b_Y__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_1b_Y__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_1b_Y__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_1b_Y__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_1b_Y__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_1b_Y__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_1b_Y__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_1b_Y__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_1b_Y__0__PC EQU CYREG_PRT2_PC
Pin_1b_Y__0__PC2 EQU CYREG_PRT2_PC2
Pin_1b_Y__0__PORT EQU 2
Pin_1b_Y__0__PS EQU CYREG_PRT2_PS
Pin_1b_Y__0__SHIFT EQU 5
Pin_1b_Y__DR EQU CYREG_PRT2_DR
Pin_1b_Y__INTCFG EQU CYREG_PRT2_INTCFG
Pin_1b_Y__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_1b_Y__MASK EQU 0x20
Pin_1b_Y__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_1b_Y__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_1b_Y__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_1b_Y__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_1b_Y__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_1b_Y__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_1b_Y__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_1b_Y__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_1b_Y__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_1b_Y__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_1b_Y__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_1b_Y__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_1b_Y__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_1b_Y__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_1b_Y__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_1b_Y__PC EQU CYREG_PRT2_PC
Pin_1b_Y__PC2 EQU CYREG_PRT2_PC2
Pin_1b_Y__PORT EQU 2
Pin_1b_Y__PS EQU CYREG_PRT2_PS
Pin_1b_Y__SHIFT EQU 5

; Pin_2a_X
Pin_2a_X__0__DM__MASK EQU 0x1C0
Pin_2a_X__0__DM__SHIFT EQU 6
Pin_2a_X__0__DR EQU CYREG_PRT2_DR
Pin_2a_X__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_2a_X__0__HSIOM_MASK EQU 0x00000F00
Pin_2a_X__0__HSIOM_SHIFT EQU 8
Pin_2a_X__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_2a_X__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_2a_X__0__MASK EQU 0x04
Pin_2a_X__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_2a_X__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_2a_X__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_2a_X__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_2a_X__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_2a_X__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_2a_X__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_2a_X__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_2a_X__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_2a_X__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_2a_X__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_2a_X__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_2a_X__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_2a_X__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_2a_X__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_2a_X__0__PC EQU CYREG_PRT2_PC
Pin_2a_X__0__PC2 EQU CYREG_PRT2_PC2
Pin_2a_X__0__PORT EQU 2
Pin_2a_X__0__PS EQU CYREG_PRT2_PS
Pin_2a_X__0__SHIFT EQU 2
Pin_2a_X__DR EQU CYREG_PRT2_DR
Pin_2a_X__INTCFG EQU CYREG_PRT2_INTCFG
Pin_2a_X__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_2a_X__MASK EQU 0x04
Pin_2a_X__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_2a_X__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_2a_X__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_2a_X__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_2a_X__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_2a_X__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_2a_X__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_2a_X__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_2a_X__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_2a_X__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_2a_X__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_2a_X__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_2a_X__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_2a_X__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_2a_X__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_2a_X__PC EQU CYREG_PRT2_PC
Pin_2a_X__PC2 EQU CYREG_PRT2_PC2
Pin_2a_X__PORT EQU 2
Pin_2a_X__PS EQU CYREG_PRT2_PS
Pin_2a_X__SHIFT EQU 2

; Pin_2a_Y
Pin_2a_Y__0__DM__MASK EQU 0x07
Pin_2a_Y__0__DM__SHIFT EQU 0
Pin_2a_Y__0__DR EQU CYREG_PRT0_DR
Pin_2a_Y__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_2a_Y__0__HSIOM_MASK EQU 0x0000000F
Pin_2a_Y__0__HSIOM_SHIFT EQU 0
Pin_2a_Y__0__INTCFG EQU CYREG_PRT0_INTCFG
Pin_2a_Y__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_2a_Y__0__MASK EQU 0x01
Pin_2a_Y__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_2a_Y__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_2a_Y__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_2a_Y__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_2a_Y__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_2a_Y__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_2a_Y__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_2a_Y__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_2a_Y__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_2a_Y__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_2a_Y__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_2a_Y__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_2a_Y__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_2a_Y__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_2a_Y__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_2a_Y__0__PC EQU CYREG_PRT0_PC
Pin_2a_Y__0__PC2 EQU CYREG_PRT0_PC2
Pin_2a_Y__0__PORT EQU 0
Pin_2a_Y__0__PS EQU CYREG_PRT0_PS
Pin_2a_Y__0__SHIFT EQU 0
Pin_2a_Y__DR EQU CYREG_PRT0_DR
Pin_2a_Y__INTCFG EQU CYREG_PRT0_INTCFG
Pin_2a_Y__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_2a_Y__MASK EQU 0x01
Pin_2a_Y__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_2a_Y__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_2a_Y__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_2a_Y__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_2a_Y__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_2a_Y__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_2a_Y__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_2a_Y__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_2a_Y__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_2a_Y__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_2a_Y__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_2a_Y__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_2a_Y__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_2a_Y__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_2a_Y__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_2a_Y__PC EQU CYREG_PRT0_PC
Pin_2a_Y__PC2 EQU CYREG_PRT0_PC2
Pin_2a_Y__PORT EQU 0
Pin_2a_Y__PS EQU CYREG_PRT0_PS
Pin_2a_Y__SHIFT EQU 0

; Pin_2b_X
Pin_2b_X__0__DM__MASK EQU 0xE00
Pin_2b_X__0__DM__SHIFT EQU 9
Pin_2b_X__0__DR EQU CYREG_PRT2_DR
Pin_2b_X__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_2b_X__0__HSIOM_MASK EQU 0x0000F000
Pin_2b_X__0__HSIOM_SHIFT EQU 12
Pin_2b_X__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_2b_X__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_2b_X__0__MASK EQU 0x08
Pin_2b_X__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_2b_X__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_2b_X__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_2b_X__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_2b_X__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_2b_X__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_2b_X__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_2b_X__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_2b_X__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_2b_X__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_2b_X__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_2b_X__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_2b_X__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_2b_X__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_2b_X__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_2b_X__0__PC EQU CYREG_PRT2_PC
Pin_2b_X__0__PC2 EQU CYREG_PRT2_PC2
Pin_2b_X__0__PORT EQU 2
Pin_2b_X__0__PS EQU CYREG_PRT2_PS
Pin_2b_X__0__SHIFT EQU 3
Pin_2b_X__DR EQU CYREG_PRT2_DR
Pin_2b_X__INTCFG EQU CYREG_PRT2_INTCFG
Pin_2b_X__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_2b_X__MASK EQU 0x08
Pin_2b_X__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_2b_X__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_2b_X__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_2b_X__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_2b_X__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_2b_X__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_2b_X__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_2b_X__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_2b_X__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_2b_X__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_2b_X__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_2b_X__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_2b_X__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_2b_X__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_2b_X__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_2b_X__PC EQU CYREG_PRT2_PC
Pin_2b_X__PC2 EQU CYREG_PRT2_PC2
Pin_2b_X__PORT EQU 2
Pin_2b_X__PS EQU CYREG_PRT2_PS
Pin_2b_X__SHIFT EQU 3

; Pin_2b_Y
Pin_2b_Y__0__DM__MASK EQU 0x38
Pin_2b_Y__0__DM__SHIFT EQU 3
Pin_2b_Y__0__DR EQU CYREG_PRT0_DR
Pin_2b_Y__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_2b_Y__0__HSIOM_MASK EQU 0x000000F0
Pin_2b_Y__0__HSIOM_SHIFT EQU 4
Pin_2b_Y__0__INTCFG EQU CYREG_PRT0_INTCFG
Pin_2b_Y__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_2b_Y__0__MASK EQU 0x02
Pin_2b_Y__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_2b_Y__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_2b_Y__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_2b_Y__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_2b_Y__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_2b_Y__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_2b_Y__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_2b_Y__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_2b_Y__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_2b_Y__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_2b_Y__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_2b_Y__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_2b_Y__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_2b_Y__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_2b_Y__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_2b_Y__0__PC EQU CYREG_PRT0_PC
Pin_2b_Y__0__PC2 EQU CYREG_PRT0_PC2
Pin_2b_Y__0__PORT EQU 0
Pin_2b_Y__0__PS EQU CYREG_PRT0_PS
Pin_2b_Y__0__SHIFT EQU 1
Pin_2b_Y__DR EQU CYREG_PRT0_DR
Pin_2b_Y__INTCFG EQU CYREG_PRT0_INTCFG
Pin_2b_Y__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_2b_Y__MASK EQU 0x02
Pin_2b_Y__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_2b_Y__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_2b_Y__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_2b_Y__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_2b_Y__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_2b_Y__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_2b_Y__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_2b_Y__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_2b_Y__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_2b_Y__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_2b_Y__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_2b_Y__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_2b_Y__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_2b_Y__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_2b_Y__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_2b_Y__PC EQU CYREG_PRT0_PC
Pin_2b_Y__PC2 EQU CYREG_PRT0_PC2
Pin_2b_Y__PORT EQU 0
Pin_2b_Y__PS EQU CYREG_PRT0_PS
Pin_2b_Y__SHIFT EQU 1

; LED_Green
LED_Green__0__DM__MASK EQU 0x1C0
LED_Green__0__DM__SHIFT EQU 6
LED_Green__0__DR EQU CYREG_PRT0_DR
LED_Green__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LED_Green__0__HSIOM_MASK EQU 0x00000F00
LED_Green__0__HSIOM_SHIFT EQU 8
LED_Green__0__INTCFG EQU CYREG_PRT0_INTCFG
LED_Green__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_Green__0__MASK EQU 0x04
LED_Green__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_Green__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_Green__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_Green__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_Green__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_Green__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_Green__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_Green__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_Green__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_Green__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_Green__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_Green__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_Green__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_Green__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_Green__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_Green__0__PC EQU CYREG_PRT0_PC
LED_Green__0__PC2 EQU CYREG_PRT0_PC2
LED_Green__0__PORT EQU 0
LED_Green__0__PS EQU CYREG_PRT0_PS
LED_Green__0__SHIFT EQU 2
LED_Green__DR EQU CYREG_PRT0_DR
LED_Green__INTCFG EQU CYREG_PRT0_INTCFG
LED_Green__INTSTAT EQU CYREG_PRT0_INTSTAT
LED_Green__MASK EQU 0x04
LED_Green__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LED_Green__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LED_Green__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LED_Green__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LED_Green__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LED_Green__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LED_Green__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LED_Green__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LED_Green__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LED_Green__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LED_Green__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LED_Green__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LED_Green__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LED_Green__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LED_Green__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LED_Green__PC EQU CYREG_PRT0_PC
LED_Green__PC2 EQU CYREG_PRT0_PC2
LED_Green__PORT EQU 0
LED_Green__PS EQU CYREG_PRT0_PS
LED_Green__SHIFT EQU 2

; X_interrupt
X_interrupt__0__DM__MASK EQU 0x07
X_interrupt__0__DM__SHIFT EQU 0
X_interrupt__0__DR EQU CYREG_PRT1_DR
X_interrupt__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
X_interrupt__0__HSIOM_MASK EQU 0x0000000F
X_interrupt__0__HSIOM_SHIFT EQU 0
X_interrupt__0__INTCFG EQU CYREG_PRT1_INTCFG
X_interrupt__0__INTSTAT EQU CYREG_PRT1_INTSTAT
X_interrupt__0__MASK EQU 0x01
X_interrupt__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
X_interrupt__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
X_interrupt__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
X_interrupt__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
X_interrupt__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
X_interrupt__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
X_interrupt__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
X_interrupt__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
X_interrupt__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
X_interrupt__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
X_interrupt__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
X_interrupt__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
X_interrupt__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
X_interrupt__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
X_interrupt__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
X_interrupt__0__PC EQU CYREG_PRT1_PC
X_interrupt__0__PC2 EQU CYREG_PRT1_PC2
X_interrupt__0__PORT EQU 1
X_interrupt__0__PS EQU CYREG_PRT1_PS
X_interrupt__0__SHIFT EQU 0
X_interrupt__DR EQU CYREG_PRT1_DR
X_interrupt__INTCFG EQU CYREG_PRT1_INTCFG
X_interrupt__INTSTAT EQU CYREG_PRT1_INTSTAT
X_interrupt__MASK EQU 0x01
X_interrupt__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
X_interrupt__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
X_interrupt__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
X_interrupt__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
X_interrupt__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
X_interrupt__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
X_interrupt__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
X_interrupt__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
X_interrupt__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
X_interrupt__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
X_interrupt__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
X_interrupt__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
X_interrupt__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
X_interrupt__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
X_interrupt__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
X_interrupt__PC EQU CYREG_PRT1_PC
X_interrupt__PC2 EQU CYREG_PRT1_PC2
X_interrupt__PORT EQU 1
X_interrupt__PS EQU CYREG_PRT1_PS
X_interrupt__SHIFT EQU 0

; Y_interrupt
Y_interrupt__0__DM__MASK EQU 0x38
Y_interrupt__0__DM__SHIFT EQU 3
Y_interrupt__0__DR EQU CYREG_PRT1_DR
Y_interrupt__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Y_interrupt__0__HSIOM_MASK EQU 0x000000F0
Y_interrupt__0__HSIOM_SHIFT EQU 4
Y_interrupt__0__INTCFG EQU CYREG_PRT1_INTCFG
Y_interrupt__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Y_interrupt__0__MASK EQU 0x02
Y_interrupt__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Y_interrupt__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Y_interrupt__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Y_interrupt__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Y_interrupt__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Y_interrupt__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Y_interrupt__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Y_interrupt__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Y_interrupt__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Y_interrupt__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Y_interrupt__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Y_interrupt__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Y_interrupt__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Y_interrupt__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Y_interrupt__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Y_interrupt__0__PC EQU CYREG_PRT1_PC
Y_interrupt__0__PC2 EQU CYREG_PRT1_PC2
Y_interrupt__0__PORT EQU 1
Y_interrupt__0__PS EQU CYREG_PRT1_PS
Y_interrupt__0__SHIFT EQU 1
Y_interrupt__DR EQU CYREG_PRT1_DR
Y_interrupt__INTCFG EQU CYREG_PRT1_INTCFG
Y_interrupt__INTSTAT EQU CYREG_PRT1_INTSTAT
Y_interrupt__MASK EQU 0x02
Y_interrupt__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Y_interrupt__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Y_interrupt__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Y_interrupt__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Y_interrupt__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Y_interrupt__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Y_interrupt__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Y_interrupt__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Y_interrupt__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Y_interrupt__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Y_interrupt__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Y_interrupt__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Y_interrupt__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Y_interrupt__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Y_interrupt__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Y_interrupt__PC EQU CYREG_PRT1_PC
Y_interrupt__PC2 EQU CYREG_PRT1_PC2
Y_interrupt__PORT EQU 1
Y_interrupt__PS EQU CYREG_PRT1_PS
Y_interrupt__SHIFT EQU 1

; interrupt_X
interrupt_X__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
interrupt_X__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
interrupt_X__INTC_MASK EQU 0x01
interrupt_X__INTC_NUMBER EQU 0
interrupt_X__INTC_PRIOR_MASK EQU 0xC0
interrupt_X__INTC_PRIOR_NUM EQU 3
interrupt_X__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
interrupt_X__INTC_SET_EN_REG EQU CYREG_CM0_ISER
interrupt_X__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; interrupt_Y
interrupt_Y__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
interrupt_Y__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
interrupt_Y__INTC_MASK EQU 0x04
interrupt_Y__INTC_NUMBER EQU 2
interrupt_Y__INTC_PRIOR_MASK EQU 0xC00000
interrupt_Y__INTC_PRIOR_NUM EQU 3
interrupt_Y__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
interrupt_Y__INTC_SET_EN_REG EQU CYREG_CM0_ISER
interrupt_Y__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
