/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_15z;
  wire [26:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = celloutsig_0_0z[1] ? in_data[3] : celloutsig_0_0z[5];
  assign celloutsig_1_8z = !(celloutsig_1_6z ? celloutsig_1_6z : celloutsig_1_2z);
  assign celloutsig_1_19z = celloutsig_1_9z | ~(celloutsig_1_5z[4]);
  assign celloutsig_0_11z = 1'h0 | ~(1'h0);
  assign celloutsig_1_3z = celloutsig_1_2z | ~(celloutsig_1_0z);
  assign celloutsig_1_4z = celloutsig_1_3z | ~(celloutsig_1_2z);
  assign celloutsig_1_9z = { in_data[144:139], celloutsig_1_4z, celloutsig_1_6z } == { in_data[112:107], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_0z = in_data[123:120] === in_data[185:182];
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_2z } === { celloutsig_1_5z[9:7], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_10z = celloutsig_1_5z[8:4] === { in_data[125:123], celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_5z = { celloutsig_0_0z[3:0], celloutsig_0_0z } < { 1'h0, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_8z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z } < { in_data[30:26], celloutsig_0_5z, 1'h0, celloutsig_0_4z };
  assign celloutsig_0_2z = { celloutsig_0_0z[4:3], celloutsig_0_1z, celloutsig_0_1z } < { in_data[8:6], celloutsig_0_1z };
  assign celloutsig_0_4z = { in_data[43:41], celloutsig_0_2z } != { 1'h0, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_18z = { in_data[166:141], celloutsig_1_9z } | { in_data[166:161], celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_10z };
  assign celloutsig_1_5z = in_data[119:109] | { in_data[125:116], celloutsig_1_4z };
  assign celloutsig_0_10z = { in_data[23], celloutsig_0_2z, celloutsig_0_5z } ^ { celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_1_1z = ~((in_data[112] & in_data[160]) | in_data[154]);
  assign celloutsig_1_2z = ~((in_data[107] & celloutsig_1_1z) | in_data[106]);
  assign celloutsig_1_15z = ~((celloutsig_1_5z[4] & celloutsig_1_0z) | in_data[157]);
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_0z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[92:87];
  assign { out_data[154:128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
