INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ArithmaticLogicUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_32
INFO: [VRFC 10-311] analyzing module ArithmaticLogicUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/BlockingUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BlockingUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ControllerUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControllerUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/Execution.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiplicationDivisionUnit
INFO: [VRFC 10-311] analyzing module Execution
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ForwardingUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module ForwardingALU
INFO: [VRFC 10-311] analyzing module ForwardingBranch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/GeneralPurposeRegisters.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GeneralPurposeRegisters
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionDecode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionFetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ProgramCounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/SignExtendUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtendUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/WriteBack.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sim_1/new/mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_tb
