Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov  2 23:08:36 2020
| Host         : SHINRA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file L10_timing_summary_routed.rpt -pb L10_timing_summary_routed.pb -rpx L10_timing_summary_routed.rpx -warn_on_violation
| Design       : L10
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: mU (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: sU (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncer/outsignal_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: minuteUp/state_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: noel/min_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: noel/min_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: noel/min_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: noel/min_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: noel/min_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: noel/min_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rushia/sec_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rushia/sec_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rushia/sec_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rushia/sec_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rushia/sec_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rushia/sec_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: secondUp/state_reg_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: selectClock/outsignal_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: timeClock/outsignal_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 103 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.185     -684.083                     53                  321        0.053        0.000                      0                  321        4.500        0.000                       0                   159  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -13.185     -684.083                     53                  321        0.053        0.000                      0                  321        4.500        0.000                       0                   159  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           53  Failing Endpoints,  Worst Slack      -13.185ns,  Total Violation     -684.083ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.185ns  (required time - arrival time)
  Source:                 number_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg_rep[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.923ns  (logic 10.950ns (47.770%)  route 11.973ns (52.230%))
  Logic Levels:           32  (CARRY4=21 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.695     5.297    clock_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  number_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  number_reg_rep[5]/Q
                         net (fo=4, routed)           0.983     6.737    jammies/pekopeko/Q[5]
    SLICE_X5Y131         LUT6 (Prop_lut6_I3_O)        0.124     6.861 f  jammies/pekopeko/time12_carry_i_5/O
                         net (fo=18, routed)          0.655     7.516    jammies/pekopeko/time12_carry_i_5_n_0
    SLICE_X5Y129         LUT5 (Prop_lut5_I2_O)        0.124     7.640 r  jammies/pekopeko/time12_carry_i_1/O
                         net (fo=1, routed)           0.000     7.640    jammies/pekopeko/time12_carry_i_1_n_0
    SLICE_X5Y129         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.038 r  jammies/pekopeko/time12_carry/CO[3]
                         net (fo=41, routed)          0.914     8.952    jammies/pekopeko/CO[0]
    SLICE_X4Y130         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.532 r  jammies/pekopeko/time12__26_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.532    jammies/pekopeko/time12__26_carry_i_8_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.646 r  jammies/pekopeko/time12__26_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.646    jammies/pekopeko/time12__26_carry_i_3_n_0
    SLICE_X4Y132         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.980 r  jammies/pekopeko/time12__26_carry_i_1/O[1]
                         net (fo=1, routed)           0.522    10.502    jammies/pekopeko_n_81
    SLICE_X2Y131         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683    11.185 r  jammies/time12__26_carry/CO[3]
                         net (fo=1, routed)           0.000    11.185    jammies/pekopeko/time12_inferred__2/i__carry[0]
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.342 r  jammies/pekopeko/time12__26_carry__0/CO[1]
                         net (fo=7, routed)           0.643    11.985    jammies/pekopeko/time12__26_carry__0_i_1_0[0]
    SLICE_X1Y133         LUT4 (Prop_lut4_I0_O)        0.332    12.317 r  jammies/pekopeko/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.317    jammies/pekopeko_n_78
    SLICE_X1Y133         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.897 r  jammies/time12_inferred__2/i__carry__0/O[2]
                         net (fo=39, routed)          0.812    13.709    jammies/time120_out[6]
    SLICE_X7Y129         LUT3 (Prop_lut3_I0_O)        0.302    14.011 r  jammies/time11_carry__4_i_3/O
                         net (fo=5, routed)           0.485    14.496    jammies/time11_carry__4_i_3_n_0
    SLICE_X6Y129         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    15.138 r  jammies/time11_carry__4/O[3]
                         net (fo=3, routed)           0.409    15.547    jammies/time11_carry__4_n_4
    SLICE_X9Y129         LUT3 (Prop_lut3_I0_O)        0.307    15.854 r  jammies/time11__264_carry__4_i_4/O
                         net (fo=1, routed)           0.680    16.533    jammies/time11__264_carry__4_i_4_n_0
    SLICE_X9Y135         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.059 r  jammies/time11__264_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.059    jammies/time11__264_carry__4_n_0
    SLICE_X9Y136         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.372 r  jammies/time11__264_carry__5/O[3]
                         net (fo=3, routed)           0.334    17.706    jammies/time11__264_carry__5_n_4
    SLICE_X11Y136        LUT3 (Prop_lut3_I1_O)        0.306    18.012 r  jammies/time11__350_carry__3_i_4/O
                         net (fo=1, routed)           0.627    18.640    jammies/time11__350_carry__3_i_4_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.190 r  jammies/time11__350_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.190    jammies/time11__350_carry__3_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.513 r  jammies/time11__350_carry__4/O[1]
                         net (fo=6, routed)           0.722    20.235    jammies/time11__350_carry__4_n_6
    SLICE_X7Y135         LUT2 (Prop_lut2_I1_O)        0.306    20.541 r  jammies/time11__441_carry__3_i_4/O
                         net (fo=1, routed)           0.000    20.541    jammies/time11__441_carry__3_i_4_n_0
    SLICE_X7Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.073 r  jammies/time11__441_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.073    jammies/time11__441_carry__3_n_0
    SLICE_X7Y136         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.312 r  jammies/time11__441_carry__4/O[2]
                         net (fo=3, routed)           0.874    22.186    jammies/time11__441_carry__4_n_5
    SLICE_X2Y139         LUT4 (Prop_lut4_I3_O)        0.302    22.488 r  jammies/time11__526_carry__4_i_7/O
                         net (fo=1, routed)           0.000    22.488    jammies/time11__526_carry__4_i_7_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.021 r  jammies/time11__526_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.021    jammies/time11__526_carry__4_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.138 r  jammies/time11__526_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.138    jammies/time11__526_carry__5_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.392 r  jammies/time11__526_carry__6/CO[0]
                         net (fo=1, routed)           0.293    23.684    jammies/time11__526_carry__6_n_3
    SLICE_X3Y142         LUT3 (Prop_lut3_I0_O)        0.367    24.051 r  jammies/time10_carry_i_11/O
                         net (fo=30, routed)          0.552    24.604    jammies/time10_carry_i_11_n_0
    SLICE_X7Y141         LUT6 (Prop_lut6_I3_O)        0.124    24.728 r  jammies/time10_carry_i_4/O
                         net (fo=1, routed)           0.554    25.282    jammies/time10_carry_i_4_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    25.832 r  jammies/time10_carry/CO[3]
                         net (fo=1, routed)           0.000    25.832    jammies/time10_carry_n_0
    SLICE_X8Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.949 r  jammies/time10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.949    jammies/time10_carry__0_n_0
    SLICE_X8Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.066 r  jammies/time10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.066    jammies/time10_carry__1_n_0
    SLICE_X8Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.183 r  jammies/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.845    27.029    jammies/CO[0]
    SLICE_X7Y143         LUT6 (Prop_lut6_I5_O)        0.124    27.153 r  jammies/number_rep[9]_i_2/O
                         net (fo=21, routed)          1.067    28.220    number_0
    SLICE_X7Y131         FDRE                                         r  number_reg_rep[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.577    14.999    clock_IBUF_BUFG
    SLICE_X7Y131         FDRE                                         r  number_reg_rep[1]/C
                         clock pessimism              0.276    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X7Y131         FDRE (Setup_fdre_C_CE)      -0.205    15.035    number_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -28.220    
  -------------------------------------------------------------------
                         slack                                -13.185    

Slack (VIOLATED) :        -13.179ns  (required time - arrival time)
  Source:                 number_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg_rep/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.635ns  (logic 11.074ns (48.925%)  route 11.561ns (51.075%))
  Logic Levels:           33  (CARRY4=21 LUT2=1 LUT3=5 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.695     5.297    clock_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  number_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  number_reg_rep[5]/Q
                         net (fo=4, routed)           0.983     6.737    jammies/pekopeko/Q[5]
    SLICE_X5Y131         LUT6 (Prop_lut6_I3_O)        0.124     6.861 f  jammies/pekopeko/time12_carry_i_5/O
                         net (fo=18, routed)          0.655     7.516    jammies/pekopeko/time12_carry_i_5_n_0
    SLICE_X5Y129         LUT5 (Prop_lut5_I2_O)        0.124     7.640 r  jammies/pekopeko/time12_carry_i_1/O
                         net (fo=1, routed)           0.000     7.640    jammies/pekopeko/time12_carry_i_1_n_0
    SLICE_X5Y129         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.038 r  jammies/pekopeko/time12_carry/CO[3]
                         net (fo=41, routed)          0.914     8.952    jammies/pekopeko/CO[0]
    SLICE_X4Y130         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.532 r  jammies/pekopeko/time12__26_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.532    jammies/pekopeko/time12__26_carry_i_8_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.646 r  jammies/pekopeko/time12__26_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.646    jammies/pekopeko/time12__26_carry_i_3_n_0
    SLICE_X4Y132         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.980 r  jammies/pekopeko/time12__26_carry_i_1/O[1]
                         net (fo=1, routed)           0.522    10.502    jammies/pekopeko_n_81
    SLICE_X2Y131         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683    11.185 r  jammies/time12__26_carry/CO[3]
                         net (fo=1, routed)           0.000    11.185    jammies/pekopeko/time12_inferred__2/i__carry[0]
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.342 r  jammies/pekopeko/time12__26_carry__0/CO[1]
                         net (fo=7, routed)           0.643    11.985    jammies/pekopeko/time12__26_carry__0_i_1_0[0]
    SLICE_X1Y133         LUT4 (Prop_lut4_I0_O)        0.332    12.317 r  jammies/pekopeko/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.317    jammies/pekopeko_n_78
    SLICE_X1Y133         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.897 r  jammies/time12_inferred__2/i__carry__0/O[2]
                         net (fo=39, routed)          0.812    13.709    jammies/time120_out[6]
    SLICE_X7Y129         LUT3 (Prop_lut3_I0_O)        0.302    14.011 r  jammies/time11_carry__4_i_3/O
                         net (fo=5, routed)           0.485    14.496    jammies/time11_carry__4_i_3_n_0
    SLICE_X6Y129         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    15.138 r  jammies/time11_carry__4/O[3]
                         net (fo=3, routed)           0.409    15.547    jammies/time11_carry__4_n_4
    SLICE_X9Y129         LUT3 (Prop_lut3_I0_O)        0.307    15.854 r  jammies/time11__264_carry__4_i_4/O
                         net (fo=1, routed)           0.680    16.533    jammies/time11__264_carry__4_i_4_n_0
    SLICE_X9Y135         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.059 r  jammies/time11__264_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.059    jammies/time11__264_carry__4_n_0
    SLICE_X9Y136         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.372 r  jammies/time11__264_carry__5/O[3]
                         net (fo=3, routed)           0.334    17.706    jammies/time11__264_carry__5_n_4
    SLICE_X11Y136        LUT3 (Prop_lut3_I1_O)        0.306    18.012 r  jammies/time11__350_carry__3_i_4/O
                         net (fo=1, routed)           0.627    18.640    jammies/time11__350_carry__3_i_4_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.190 r  jammies/time11__350_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.190    jammies/time11__350_carry__3_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.513 r  jammies/time11__350_carry__4/O[1]
                         net (fo=6, routed)           0.722    20.235    jammies/time11__350_carry__4_n_6
    SLICE_X7Y135         LUT2 (Prop_lut2_I1_O)        0.306    20.541 r  jammies/time11__441_carry__3_i_4/O
                         net (fo=1, routed)           0.000    20.541    jammies/time11__441_carry__3_i_4_n_0
    SLICE_X7Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.073 r  jammies/time11__441_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.073    jammies/time11__441_carry__3_n_0
    SLICE_X7Y136         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.312 r  jammies/time11__441_carry__4/O[2]
                         net (fo=3, routed)           0.874    22.186    jammies/time11__441_carry__4_n_5
    SLICE_X2Y139         LUT4 (Prop_lut4_I3_O)        0.302    22.488 r  jammies/time11__526_carry__4_i_7/O
                         net (fo=1, routed)           0.000    22.488    jammies/time11__526_carry__4_i_7_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.021 r  jammies/time11__526_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.021    jammies/time11__526_carry__4_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.138 r  jammies/time11__526_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.138    jammies/time11__526_carry__5_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.392 r  jammies/time11__526_carry__6/CO[0]
                         net (fo=1, routed)           0.293    23.684    jammies/time11__526_carry__6_n_3
    SLICE_X3Y142         LUT3 (Prop_lut3_I0_O)        0.367    24.051 r  jammies/time10_carry_i_11/O
                         net (fo=30, routed)          0.552    24.604    jammies/time10_carry_i_11_n_0
    SLICE_X7Y141         LUT6 (Prop_lut6_I3_O)        0.124    24.728 r  jammies/time10_carry_i_4/O
                         net (fo=1, routed)           0.554    25.282    jammies/time10_carry_i_4_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    25.832 r  jammies/time10_carry/CO[3]
                         net (fo=1, routed)           0.000    25.832    jammies/time10_carry_n_0
    SLICE_X8Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.949 r  jammies/time10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.949    jammies/time10_carry__0_n_0
    SLICE_X8Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.066 r  jammies/time10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.066    jammies/time10_carry__1_n_0
    SLICE_X8Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.183 r  jammies/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.845    27.029    jammies/CO[0]
    SLICE_X7Y143         LUT6 (Prop_lut6_I5_O)        0.124    27.153 r  jammies/number_rep[9]_i_2/O
                         net (fo=21, routed)          0.203    27.356    pog/E[0]
    SLICE_X7Y143         LUT3 (Prop_lut3_I2_O)        0.124    27.480 r  pog/number_reg_rep_i_1/O
                         net (fo=1, routed)           0.452    27.932    pog_n_1
    RAMB36_X0Y28         RAMB36E1                                     r  number_reg_rep/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.550    14.972    clock_IBUF_BUFG
    RAMB36_X0Y28         RAMB36E1                                     r  number_reg_rep/CLKARDCLK
                         clock pessimism              0.259    15.232    
                         clock uncertainty           -0.035    15.196    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.753    number_reg_rep
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                         -27.932    
  -------------------------------------------------------------------
                         slack                                -13.179    

Slack (VIOLATED) :        -13.148ns  (required time - arrival time)
  Source:                 number_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg_rep[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.885ns  (logic 10.950ns (47.848%)  route 11.935ns (52.152%))
  Logic Levels:           32  (CARRY4=21 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.695     5.297    clock_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  number_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  number_reg_rep[5]/Q
                         net (fo=4, routed)           0.983     6.737    jammies/pekopeko/Q[5]
    SLICE_X5Y131         LUT6 (Prop_lut6_I3_O)        0.124     6.861 f  jammies/pekopeko/time12_carry_i_5/O
                         net (fo=18, routed)          0.655     7.516    jammies/pekopeko/time12_carry_i_5_n_0
    SLICE_X5Y129         LUT5 (Prop_lut5_I2_O)        0.124     7.640 r  jammies/pekopeko/time12_carry_i_1/O
                         net (fo=1, routed)           0.000     7.640    jammies/pekopeko/time12_carry_i_1_n_0
    SLICE_X5Y129         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.038 r  jammies/pekopeko/time12_carry/CO[3]
                         net (fo=41, routed)          0.914     8.952    jammies/pekopeko/CO[0]
    SLICE_X4Y130         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.532 r  jammies/pekopeko/time12__26_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.532    jammies/pekopeko/time12__26_carry_i_8_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.646 r  jammies/pekopeko/time12__26_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.646    jammies/pekopeko/time12__26_carry_i_3_n_0
    SLICE_X4Y132         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.980 r  jammies/pekopeko/time12__26_carry_i_1/O[1]
                         net (fo=1, routed)           0.522    10.502    jammies/pekopeko_n_81
    SLICE_X2Y131         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683    11.185 r  jammies/time12__26_carry/CO[3]
                         net (fo=1, routed)           0.000    11.185    jammies/pekopeko/time12_inferred__2/i__carry[0]
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.342 r  jammies/pekopeko/time12__26_carry__0/CO[1]
                         net (fo=7, routed)           0.643    11.985    jammies/pekopeko/time12__26_carry__0_i_1_0[0]
    SLICE_X1Y133         LUT4 (Prop_lut4_I0_O)        0.332    12.317 r  jammies/pekopeko/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.317    jammies/pekopeko_n_78
    SLICE_X1Y133         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.897 r  jammies/time12_inferred__2/i__carry__0/O[2]
                         net (fo=39, routed)          0.812    13.709    jammies/time120_out[6]
    SLICE_X7Y129         LUT3 (Prop_lut3_I0_O)        0.302    14.011 r  jammies/time11_carry__4_i_3/O
                         net (fo=5, routed)           0.485    14.496    jammies/time11_carry__4_i_3_n_0
    SLICE_X6Y129         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    15.138 r  jammies/time11_carry__4/O[3]
                         net (fo=3, routed)           0.409    15.547    jammies/time11_carry__4_n_4
    SLICE_X9Y129         LUT3 (Prop_lut3_I0_O)        0.307    15.854 r  jammies/time11__264_carry__4_i_4/O
                         net (fo=1, routed)           0.680    16.533    jammies/time11__264_carry__4_i_4_n_0
    SLICE_X9Y135         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.059 r  jammies/time11__264_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.059    jammies/time11__264_carry__4_n_0
    SLICE_X9Y136         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.372 r  jammies/time11__264_carry__5/O[3]
                         net (fo=3, routed)           0.334    17.706    jammies/time11__264_carry__5_n_4
    SLICE_X11Y136        LUT3 (Prop_lut3_I1_O)        0.306    18.012 r  jammies/time11__350_carry__3_i_4/O
                         net (fo=1, routed)           0.627    18.640    jammies/time11__350_carry__3_i_4_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.190 r  jammies/time11__350_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.190    jammies/time11__350_carry__3_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.513 r  jammies/time11__350_carry__4/O[1]
                         net (fo=6, routed)           0.722    20.235    jammies/time11__350_carry__4_n_6
    SLICE_X7Y135         LUT2 (Prop_lut2_I1_O)        0.306    20.541 r  jammies/time11__441_carry__3_i_4/O
                         net (fo=1, routed)           0.000    20.541    jammies/time11__441_carry__3_i_4_n_0
    SLICE_X7Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.073 r  jammies/time11__441_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.073    jammies/time11__441_carry__3_n_0
    SLICE_X7Y136         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.312 r  jammies/time11__441_carry__4/O[2]
                         net (fo=3, routed)           0.874    22.186    jammies/time11__441_carry__4_n_5
    SLICE_X2Y139         LUT4 (Prop_lut4_I3_O)        0.302    22.488 r  jammies/time11__526_carry__4_i_7/O
                         net (fo=1, routed)           0.000    22.488    jammies/time11__526_carry__4_i_7_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.021 r  jammies/time11__526_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.021    jammies/time11__526_carry__4_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.138 r  jammies/time11__526_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.138    jammies/time11__526_carry__5_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.392 r  jammies/time11__526_carry__6/CO[0]
                         net (fo=1, routed)           0.293    23.684    jammies/time11__526_carry__6_n_3
    SLICE_X3Y142         LUT3 (Prop_lut3_I0_O)        0.367    24.051 r  jammies/time10_carry_i_11/O
                         net (fo=30, routed)          0.552    24.604    jammies/time10_carry_i_11_n_0
    SLICE_X7Y141         LUT6 (Prop_lut6_I3_O)        0.124    24.728 r  jammies/time10_carry_i_4/O
                         net (fo=1, routed)           0.554    25.282    jammies/time10_carry_i_4_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    25.832 r  jammies/time10_carry/CO[3]
                         net (fo=1, routed)           0.000    25.832    jammies/time10_carry_n_0
    SLICE_X8Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.949 r  jammies/time10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.949    jammies/time10_carry__0_n_0
    SLICE_X8Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.066 r  jammies/time10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.066    jammies/time10_carry__1_n_0
    SLICE_X8Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.183 r  jammies/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.845    27.029    jammies/CO[0]
    SLICE_X7Y143         LUT6 (Prop_lut6_I5_O)        0.124    27.153 r  jammies/number_rep[9]_i_2/O
                         net (fo=21, routed)          1.029    28.182    number_0
    SLICE_X7Y129         FDRE                                         r  number_reg_rep[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.576    14.998    clock_IBUF_BUFG
    SLICE_X7Y129         FDRE                                         r  number_reg_rep[4]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X7Y129         FDRE (Setup_fdre_C_CE)      -0.205    15.034    number_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -28.182    
  -------------------------------------------------------------------
                         slack                                -13.148    

Slack (VIOLATED) :        -13.144ns  (required time - arrival time)
  Source:                 number_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg_rep[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.881ns  (logic 10.950ns (47.857%)  route 11.931ns (52.143%))
  Logic Levels:           32  (CARRY4=21 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.695     5.297    clock_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  number_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  number_reg_rep[5]/Q
                         net (fo=4, routed)           0.983     6.737    jammies/pekopeko/Q[5]
    SLICE_X5Y131         LUT6 (Prop_lut6_I3_O)        0.124     6.861 f  jammies/pekopeko/time12_carry_i_5/O
                         net (fo=18, routed)          0.655     7.516    jammies/pekopeko/time12_carry_i_5_n_0
    SLICE_X5Y129         LUT5 (Prop_lut5_I2_O)        0.124     7.640 r  jammies/pekopeko/time12_carry_i_1/O
                         net (fo=1, routed)           0.000     7.640    jammies/pekopeko/time12_carry_i_1_n_0
    SLICE_X5Y129         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.038 r  jammies/pekopeko/time12_carry/CO[3]
                         net (fo=41, routed)          0.914     8.952    jammies/pekopeko/CO[0]
    SLICE_X4Y130         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.532 r  jammies/pekopeko/time12__26_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.532    jammies/pekopeko/time12__26_carry_i_8_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.646 r  jammies/pekopeko/time12__26_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.646    jammies/pekopeko/time12__26_carry_i_3_n_0
    SLICE_X4Y132         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.980 r  jammies/pekopeko/time12__26_carry_i_1/O[1]
                         net (fo=1, routed)           0.522    10.502    jammies/pekopeko_n_81
    SLICE_X2Y131         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683    11.185 r  jammies/time12__26_carry/CO[3]
                         net (fo=1, routed)           0.000    11.185    jammies/pekopeko/time12_inferred__2/i__carry[0]
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.342 r  jammies/pekopeko/time12__26_carry__0/CO[1]
                         net (fo=7, routed)           0.643    11.985    jammies/pekopeko/time12__26_carry__0_i_1_0[0]
    SLICE_X1Y133         LUT4 (Prop_lut4_I0_O)        0.332    12.317 r  jammies/pekopeko/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.317    jammies/pekopeko_n_78
    SLICE_X1Y133         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.897 r  jammies/time12_inferred__2/i__carry__0/O[2]
                         net (fo=39, routed)          0.812    13.709    jammies/time120_out[6]
    SLICE_X7Y129         LUT3 (Prop_lut3_I0_O)        0.302    14.011 r  jammies/time11_carry__4_i_3/O
                         net (fo=5, routed)           0.485    14.496    jammies/time11_carry__4_i_3_n_0
    SLICE_X6Y129         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    15.138 r  jammies/time11_carry__4/O[3]
                         net (fo=3, routed)           0.409    15.547    jammies/time11_carry__4_n_4
    SLICE_X9Y129         LUT3 (Prop_lut3_I0_O)        0.307    15.854 r  jammies/time11__264_carry__4_i_4/O
                         net (fo=1, routed)           0.680    16.533    jammies/time11__264_carry__4_i_4_n_0
    SLICE_X9Y135         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.059 r  jammies/time11__264_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.059    jammies/time11__264_carry__4_n_0
    SLICE_X9Y136         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.372 r  jammies/time11__264_carry__5/O[3]
                         net (fo=3, routed)           0.334    17.706    jammies/time11__264_carry__5_n_4
    SLICE_X11Y136        LUT3 (Prop_lut3_I1_O)        0.306    18.012 r  jammies/time11__350_carry__3_i_4/O
                         net (fo=1, routed)           0.627    18.640    jammies/time11__350_carry__3_i_4_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.190 r  jammies/time11__350_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.190    jammies/time11__350_carry__3_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.513 r  jammies/time11__350_carry__4/O[1]
                         net (fo=6, routed)           0.722    20.235    jammies/time11__350_carry__4_n_6
    SLICE_X7Y135         LUT2 (Prop_lut2_I1_O)        0.306    20.541 r  jammies/time11__441_carry__3_i_4/O
                         net (fo=1, routed)           0.000    20.541    jammies/time11__441_carry__3_i_4_n_0
    SLICE_X7Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.073 r  jammies/time11__441_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.073    jammies/time11__441_carry__3_n_0
    SLICE_X7Y136         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.312 r  jammies/time11__441_carry__4/O[2]
                         net (fo=3, routed)           0.874    22.186    jammies/time11__441_carry__4_n_5
    SLICE_X2Y139         LUT4 (Prop_lut4_I3_O)        0.302    22.488 r  jammies/time11__526_carry__4_i_7/O
                         net (fo=1, routed)           0.000    22.488    jammies/time11__526_carry__4_i_7_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.021 r  jammies/time11__526_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.021    jammies/time11__526_carry__4_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.138 r  jammies/time11__526_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.138    jammies/time11__526_carry__5_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.392 r  jammies/time11__526_carry__6/CO[0]
                         net (fo=1, routed)           0.293    23.684    jammies/time11__526_carry__6_n_3
    SLICE_X3Y142         LUT3 (Prop_lut3_I0_O)        0.367    24.051 r  jammies/time10_carry_i_11/O
                         net (fo=30, routed)          0.552    24.604    jammies/time10_carry_i_11_n_0
    SLICE_X7Y141         LUT6 (Prop_lut6_I3_O)        0.124    24.728 r  jammies/time10_carry_i_4/O
                         net (fo=1, routed)           0.554    25.282    jammies/time10_carry_i_4_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    25.832 r  jammies/time10_carry/CO[3]
                         net (fo=1, routed)           0.000    25.832    jammies/time10_carry_n_0
    SLICE_X8Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.949 r  jammies/time10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.949    jammies/time10_carry__0_n_0
    SLICE_X8Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.066 r  jammies/time10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.066    jammies/time10_carry__1_n_0
    SLICE_X8Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.183 r  jammies/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.845    27.029    jammies/CO[0]
    SLICE_X7Y143         LUT6 (Prop_lut6_I5_O)        0.124    27.153 r  jammies/number_rep[9]_i_2/O
                         net (fo=21, routed)          1.025    28.178    number_0
    SLICE_X5Y130         FDRE                                         r  number_reg_rep[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.576    14.998    clock_IBUF_BUFG
    SLICE_X5Y130         FDRE                                         r  number_reg_rep[3]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X5Y130         FDRE (Setup_fdre_C_CE)      -0.205    15.034    number_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -28.178    
  -------------------------------------------------------------------
                         slack                                -13.144    

Slack (VIOLATED) :        -13.068ns  (required time - arrival time)
  Source:                 number_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            number_reg_rep[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.828ns  (logic 10.950ns (47.968%)  route 11.878ns (52.032%))
  Logic Levels:           32  (CARRY4=21 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.695     5.297    clock_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  number_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  number_reg_rep[5]/Q
                         net (fo=4, routed)           0.983     6.737    jammies/pekopeko/Q[5]
    SLICE_X5Y131         LUT6 (Prop_lut6_I3_O)        0.124     6.861 f  jammies/pekopeko/time12_carry_i_5/O
                         net (fo=18, routed)          0.655     7.516    jammies/pekopeko/time12_carry_i_5_n_0
    SLICE_X5Y129         LUT5 (Prop_lut5_I2_O)        0.124     7.640 r  jammies/pekopeko/time12_carry_i_1/O
                         net (fo=1, routed)           0.000     7.640    jammies/pekopeko/time12_carry_i_1_n_0
    SLICE_X5Y129         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.038 r  jammies/pekopeko/time12_carry/CO[3]
                         net (fo=41, routed)          0.914     8.952    jammies/pekopeko/CO[0]
    SLICE_X4Y130         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.532 r  jammies/pekopeko/time12__26_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.532    jammies/pekopeko/time12__26_carry_i_8_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.646 r  jammies/pekopeko/time12__26_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.646    jammies/pekopeko/time12__26_carry_i_3_n_0
    SLICE_X4Y132         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.980 r  jammies/pekopeko/time12__26_carry_i_1/O[1]
                         net (fo=1, routed)           0.522    10.502    jammies/pekopeko_n_81
    SLICE_X2Y131         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683    11.185 r  jammies/time12__26_carry/CO[3]
                         net (fo=1, routed)           0.000    11.185    jammies/pekopeko/time12_inferred__2/i__carry[0]
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.342 r  jammies/pekopeko/time12__26_carry__0/CO[1]
                         net (fo=7, routed)           0.643    11.985    jammies/pekopeko/time12__26_carry__0_i_1_0[0]
    SLICE_X1Y133         LUT4 (Prop_lut4_I0_O)        0.332    12.317 r  jammies/pekopeko/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.317    jammies/pekopeko_n_78
    SLICE_X1Y133         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.897 r  jammies/time12_inferred__2/i__carry__0/O[2]
                         net (fo=39, routed)          0.812    13.709    jammies/time120_out[6]
    SLICE_X7Y129         LUT3 (Prop_lut3_I0_O)        0.302    14.011 r  jammies/time11_carry__4_i_3/O
                         net (fo=5, routed)           0.485    14.496    jammies/time11_carry__4_i_3_n_0
    SLICE_X6Y129         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    15.138 r  jammies/time11_carry__4/O[3]
                         net (fo=3, routed)           0.409    15.547    jammies/time11_carry__4_n_4
    SLICE_X9Y129         LUT3 (Prop_lut3_I0_O)        0.307    15.854 r  jammies/time11__264_carry__4_i_4/O
                         net (fo=1, routed)           0.680    16.533    jammies/time11__264_carry__4_i_4_n_0
    SLICE_X9Y135         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.059 r  jammies/time11__264_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.059    jammies/time11__264_carry__4_n_0
    SLICE_X9Y136         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.372 r  jammies/time11__264_carry__5/O[3]
                         net (fo=3, routed)           0.334    17.706    jammies/time11__264_carry__5_n_4
    SLICE_X11Y136        LUT3 (Prop_lut3_I1_O)        0.306    18.012 r  jammies/time11__350_carry__3_i_4/O
                         net (fo=1, routed)           0.627    18.640    jammies/time11__350_carry__3_i_4_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.190 r  jammies/time11__350_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.190    jammies/time11__350_carry__3_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.513 r  jammies/time11__350_carry__4/O[1]
                         net (fo=6, routed)           0.722    20.235    jammies/time11__350_carry__4_n_6
    SLICE_X7Y135         LUT2 (Prop_lut2_I1_O)        0.306    20.541 r  jammies/time11__441_carry__3_i_4/O
                         net (fo=1, routed)           0.000    20.541    jammies/time11__441_carry__3_i_4_n_0
    SLICE_X7Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.073 r  jammies/time11__441_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.073    jammies/time11__441_carry__3_n_0
    SLICE_X7Y136         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.312 r  jammies/time11__441_carry__4/O[2]
                         net (fo=3, routed)           0.874    22.186    jammies/time11__441_carry__4_n_5
    SLICE_X2Y139         LUT4 (Prop_lut4_I3_O)        0.302    22.488 r  jammies/time11__526_carry__4_i_7/O
                         net (fo=1, routed)           0.000    22.488    jammies/time11__526_carry__4_i_7_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.021 r  jammies/time11__526_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.021    jammies/time11__526_carry__4_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.138 r  jammies/time11__526_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.138    jammies/time11__526_carry__5_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.392 r  jammies/time11__526_carry__6/CO[0]
                         net (fo=1, routed)           0.293    23.684    jammies/time11__526_carry__6_n_3
    SLICE_X3Y142         LUT3 (Prop_lut3_I0_O)        0.367    24.051 r  jammies/time10_carry_i_11/O
                         net (fo=30, routed)          0.552    24.604    jammies/time10_carry_i_11_n_0
    SLICE_X7Y141         LUT6 (Prop_lut6_I3_O)        0.124    24.728 r  jammies/time10_carry_i_4/O
                         net (fo=1, routed)           0.554    25.282    jammies/time10_carry_i_4_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    25.832 r  jammies/time10_carry/CO[3]
                         net (fo=1, routed)           0.000    25.832    jammies/time10_carry_n_0
    SLICE_X8Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.949 r  jammies/time10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.949    jammies/time10_carry__0_n_0
    SLICE_X8Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.066 r  jammies/time10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.066    jammies/time10_carry__1_n_0
    SLICE_X8Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.183 r  jammies/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.845    27.029    jammies/CO[0]
    SLICE_X7Y143         LUT6 (Prop_lut6_I5_O)        0.124    27.153 r  jammies/number_rep[9]_i_2/O
                         net (fo=21, routed)          0.972    28.125    number_0
    SLICE_X4Y129         FDRE                                         r  number_reg_rep[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.576    14.998    clock_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  number_reg_rep[5]/C
                         clock pessimism              0.299    15.297    
                         clock uncertainty           -0.035    15.262    
    SLICE_X4Y129         FDRE (Setup_fdre_C_CE)      -0.205    15.057    number_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -28.125    
  -------------------------------------------------------------------
                         slack                                -13.068    

Slack (VIOLATED) :        -13.026ns  (required time - arrival time)
  Source:                 number_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jammies/time1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.548ns  (logic 10.950ns (48.562%)  route 11.598ns (51.438%))
  Logic Levels:           32  (CARRY4=21 LUT2=1 LUT3=5 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.695     5.297    clock_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  number_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  number_reg_rep[5]/Q
                         net (fo=4, routed)           0.983     6.737    jammies/pekopeko/Q[5]
    SLICE_X5Y131         LUT6 (Prop_lut6_I3_O)        0.124     6.861 f  jammies/pekopeko/time12_carry_i_5/O
                         net (fo=18, routed)          0.655     7.516    jammies/pekopeko/time12_carry_i_5_n_0
    SLICE_X5Y129         LUT5 (Prop_lut5_I2_O)        0.124     7.640 r  jammies/pekopeko/time12_carry_i_1/O
                         net (fo=1, routed)           0.000     7.640    jammies/pekopeko/time12_carry_i_1_n_0
    SLICE_X5Y129         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.038 r  jammies/pekopeko/time12_carry/CO[3]
                         net (fo=41, routed)          0.914     8.952    jammies/pekopeko/CO[0]
    SLICE_X4Y130         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.532 r  jammies/pekopeko/time12__26_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.532    jammies/pekopeko/time12__26_carry_i_8_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.646 r  jammies/pekopeko/time12__26_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.646    jammies/pekopeko/time12__26_carry_i_3_n_0
    SLICE_X4Y132         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.980 r  jammies/pekopeko/time12__26_carry_i_1/O[1]
                         net (fo=1, routed)           0.522    10.502    jammies/pekopeko_n_81
    SLICE_X2Y131         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683    11.185 r  jammies/time12__26_carry/CO[3]
                         net (fo=1, routed)           0.000    11.185    jammies/pekopeko/time12_inferred__2/i__carry[0]
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.342 r  jammies/pekopeko/time12__26_carry__0/CO[1]
                         net (fo=7, routed)           0.643    11.985    jammies/pekopeko/time12__26_carry__0_i_1_0[0]
    SLICE_X1Y133         LUT4 (Prop_lut4_I0_O)        0.332    12.317 r  jammies/pekopeko/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.317    jammies/pekopeko_n_78
    SLICE_X1Y133         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.897 r  jammies/time12_inferred__2/i__carry__0/O[2]
                         net (fo=39, routed)          0.812    13.709    jammies/time120_out[6]
    SLICE_X7Y129         LUT3 (Prop_lut3_I0_O)        0.302    14.011 r  jammies/time11_carry__4_i_3/O
                         net (fo=5, routed)           0.485    14.496    jammies/time11_carry__4_i_3_n_0
    SLICE_X6Y129         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    15.138 r  jammies/time11_carry__4/O[3]
                         net (fo=3, routed)           0.409    15.547    jammies/time11_carry__4_n_4
    SLICE_X9Y129         LUT3 (Prop_lut3_I0_O)        0.307    15.854 r  jammies/time11__264_carry__4_i_4/O
                         net (fo=1, routed)           0.680    16.533    jammies/time11__264_carry__4_i_4_n_0
    SLICE_X9Y135         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.059 r  jammies/time11__264_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.059    jammies/time11__264_carry__4_n_0
    SLICE_X9Y136         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.372 r  jammies/time11__264_carry__5/O[3]
                         net (fo=3, routed)           0.334    17.706    jammies/time11__264_carry__5_n_4
    SLICE_X11Y136        LUT3 (Prop_lut3_I1_O)        0.306    18.012 r  jammies/time11__350_carry__3_i_4/O
                         net (fo=1, routed)           0.627    18.640    jammies/time11__350_carry__3_i_4_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.190 r  jammies/time11__350_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.190    jammies/time11__350_carry__3_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.513 r  jammies/time11__350_carry__4/O[1]
                         net (fo=6, routed)           0.722    20.235    jammies/time11__350_carry__4_n_6
    SLICE_X7Y135         LUT2 (Prop_lut2_I1_O)        0.306    20.541 r  jammies/time11__441_carry__3_i_4/O
                         net (fo=1, routed)           0.000    20.541    jammies/time11__441_carry__3_i_4_n_0
    SLICE_X7Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.073 r  jammies/time11__441_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.073    jammies/time11__441_carry__3_n_0
    SLICE_X7Y136         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.312 r  jammies/time11__441_carry__4/O[2]
                         net (fo=3, routed)           0.874    22.186    jammies/time11__441_carry__4_n_5
    SLICE_X2Y139         LUT4 (Prop_lut4_I3_O)        0.302    22.488 r  jammies/time11__526_carry__4_i_7/O
                         net (fo=1, routed)           0.000    22.488    jammies/time11__526_carry__4_i_7_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.021 r  jammies/time11__526_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.021    jammies/time11__526_carry__4_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.138 r  jammies/time11__526_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.138    jammies/time11__526_carry__5_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.392 r  jammies/time11__526_carry__6/CO[0]
                         net (fo=1, routed)           0.293    23.684    jammies/time11__526_carry__6_n_3
    SLICE_X3Y142         LUT3 (Prop_lut3_I0_O)        0.367    24.051 r  jammies/time10_carry_i_11/O
                         net (fo=30, routed)          0.552    24.604    jammies/time10_carry_i_11_n_0
    SLICE_X7Y141         LUT6 (Prop_lut6_I3_O)        0.124    24.728 r  jammies/time10_carry_i_4/O
                         net (fo=1, routed)           0.554    25.282    jammies/time10_carry_i_4_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    25.832 r  jammies/time10_carry/CO[3]
                         net (fo=1, routed)           0.000    25.832    jammies/time10_carry_n_0
    SLICE_X8Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.949 r  jammies/time10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.949    jammies/time10_carry__0_n_0
    SLICE_X8Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.066 r  jammies/time10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.066    jammies/time10_carry__1_n_0
    SLICE_X8Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.183 r  jammies/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.847    27.030    pog/CO[0]
    SLICE_X4Y145         LUT3 (Prop_lut3_I2_O)        0.124    27.154 r  pog/time1[0]_i_1/O
                         net (fo=32, routed)          0.691    27.846    jammies/time1_reg[0]_0
    SLICE_X5Y141         FDRE                                         r  jammies/time1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.586    15.008    jammies/clk
    SLICE_X5Y141         FDRE                                         r  jammies/time1_reg[0]/C
                         clock pessimism              0.276    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y141         FDRE (Setup_fdre_C_R)       -0.429    14.820    jammies/time1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -27.846    
  -------------------------------------------------------------------
                         slack                                -13.026    

Slack (VIOLATED) :        -13.026ns  (required time - arrival time)
  Source:                 number_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jammies/time1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.548ns  (logic 10.950ns (48.562%)  route 11.598ns (51.438%))
  Logic Levels:           32  (CARRY4=21 LUT2=1 LUT3=5 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.695     5.297    clock_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  number_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  number_reg_rep[5]/Q
                         net (fo=4, routed)           0.983     6.737    jammies/pekopeko/Q[5]
    SLICE_X5Y131         LUT6 (Prop_lut6_I3_O)        0.124     6.861 f  jammies/pekopeko/time12_carry_i_5/O
                         net (fo=18, routed)          0.655     7.516    jammies/pekopeko/time12_carry_i_5_n_0
    SLICE_X5Y129         LUT5 (Prop_lut5_I2_O)        0.124     7.640 r  jammies/pekopeko/time12_carry_i_1/O
                         net (fo=1, routed)           0.000     7.640    jammies/pekopeko/time12_carry_i_1_n_0
    SLICE_X5Y129         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.038 r  jammies/pekopeko/time12_carry/CO[3]
                         net (fo=41, routed)          0.914     8.952    jammies/pekopeko/CO[0]
    SLICE_X4Y130         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.532 r  jammies/pekopeko/time12__26_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.532    jammies/pekopeko/time12__26_carry_i_8_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.646 r  jammies/pekopeko/time12__26_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.646    jammies/pekopeko/time12__26_carry_i_3_n_0
    SLICE_X4Y132         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.980 r  jammies/pekopeko/time12__26_carry_i_1/O[1]
                         net (fo=1, routed)           0.522    10.502    jammies/pekopeko_n_81
    SLICE_X2Y131         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683    11.185 r  jammies/time12__26_carry/CO[3]
                         net (fo=1, routed)           0.000    11.185    jammies/pekopeko/time12_inferred__2/i__carry[0]
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.342 r  jammies/pekopeko/time12__26_carry__0/CO[1]
                         net (fo=7, routed)           0.643    11.985    jammies/pekopeko/time12__26_carry__0_i_1_0[0]
    SLICE_X1Y133         LUT4 (Prop_lut4_I0_O)        0.332    12.317 r  jammies/pekopeko/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.317    jammies/pekopeko_n_78
    SLICE_X1Y133         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.897 r  jammies/time12_inferred__2/i__carry__0/O[2]
                         net (fo=39, routed)          0.812    13.709    jammies/time120_out[6]
    SLICE_X7Y129         LUT3 (Prop_lut3_I0_O)        0.302    14.011 r  jammies/time11_carry__4_i_3/O
                         net (fo=5, routed)           0.485    14.496    jammies/time11_carry__4_i_3_n_0
    SLICE_X6Y129         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    15.138 r  jammies/time11_carry__4/O[3]
                         net (fo=3, routed)           0.409    15.547    jammies/time11_carry__4_n_4
    SLICE_X9Y129         LUT3 (Prop_lut3_I0_O)        0.307    15.854 r  jammies/time11__264_carry__4_i_4/O
                         net (fo=1, routed)           0.680    16.533    jammies/time11__264_carry__4_i_4_n_0
    SLICE_X9Y135         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.059 r  jammies/time11__264_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.059    jammies/time11__264_carry__4_n_0
    SLICE_X9Y136         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.372 r  jammies/time11__264_carry__5/O[3]
                         net (fo=3, routed)           0.334    17.706    jammies/time11__264_carry__5_n_4
    SLICE_X11Y136        LUT3 (Prop_lut3_I1_O)        0.306    18.012 r  jammies/time11__350_carry__3_i_4/O
                         net (fo=1, routed)           0.627    18.640    jammies/time11__350_carry__3_i_4_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.190 r  jammies/time11__350_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.190    jammies/time11__350_carry__3_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.513 r  jammies/time11__350_carry__4/O[1]
                         net (fo=6, routed)           0.722    20.235    jammies/time11__350_carry__4_n_6
    SLICE_X7Y135         LUT2 (Prop_lut2_I1_O)        0.306    20.541 r  jammies/time11__441_carry__3_i_4/O
                         net (fo=1, routed)           0.000    20.541    jammies/time11__441_carry__3_i_4_n_0
    SLICE_X7Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.073 r  jammies/time11__441_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.073    jammies/time11__441_carry__3_n_0
    SLICE_X7Y136         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.312 r  jammies/time11__441_carry__4/O[2]
                         net (fo=3, routed)           0.874    22.186    jammies/time11__441_carry__4_n_5
    SLICE_X2Y139         LUT4 (Prop_lut4_I3_O)        0.302    22.488 r  jammies/time11__526_carry__4_i_7/O
                         net (fo=1, routed)           0.000    22.488    jammies/time11__526_carry__4_i_7_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.021 r  jammies/time11__526_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.021    jammies/time11__526_carry__4_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.138 r  jammies/time11__526_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.138    jammies/time11__526_carry__5_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.392 r  jammies/time11__526_carry__6/CO[0]
                         net (fo=1, routed)           0.293    23.684    jammies/time11__526_carry__6_n_3
    SLICE_X3Y142         LUT3 (Prop_lut3_I0_O)        0.367    24.051 r  jammies/time10_carry_i_11/O
                         net (fo=30, routed)          0.552    24.604    jammies/time10_carry_i_11_n_0
    SLICE_X7Y141         LUT6 (Prop_lut6_I3_O)        0.124    24.728 r  jammies/time10_carry_i_4/O
                         net (fo=1, routed)           0.554    25.282    jammies/time10_carry_i_4_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    25.832 r  jammies/time10_carry/CO[3]
                         net (fo=1, routed)           0.000    25.832    jammies/time10_carry_n_0
    SLICE_X8Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.949 r  jammies/time10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.949    jammies/time10_carry__0_n_0
    SLICE_X8Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.066 r  jammies/time10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.066    jammies/time10_carry__1_n_0
    SLICE_X8Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.183 r  jammies/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.847    27.030    pog/CO[0]
    SLICE_X4Y145         LUT3 (Prop_lut3_I2_O)        0.124    27.154 r  pog/time1[0]_i_1/O
                         net (fo=32, routed)          0.691    27.846    jammies/time1_reg[0]_0
    SLICE_X5Y141         FDRE                                         r  jammies/time1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.586    15.008    jammies/clk
    SLICE_X5Y141         FDRE                                         r  jammies/time1_reg[1]/C
                         clock pessimism              0.276    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y141         FDRE (Setup_fdre_C_R)       -0.429    14.820    jammies/time1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -27.846    
  -------------------------------------------------------------------
                         slack                                -13.026    

Slack (VIOLATED) :        -13.026ns  (required time - arrival time)
  Source:                 number_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jammies/time1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.548ns  (logic 10.950ns (48.562%)  route 11.598ns (51.438%))
  Logic Levels:           32  (CARRY4=21 LUT2=1 LUT3=5 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.695     5.297    clock_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  number_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  number_reg_rep[5]/Q
                         net (fo=4, routed)           0.983     6.737    jammies/pekopeko/Q[5]
    SLICE_X5Y131         LUT6 (Prop_lut6_I3_O)        0.124     6.861 f  jammies/pekopeko/time12_carry_i_5/O
                         net (fo=18, routed)          0.655     7.516    jammies/pekopeko/time12_carry_i_5_n_0
    SLICE_X5Y129         LUT5 (Prop_lut5_I2_O)        0.124     7.640 r  jammies/pekopeko/time12_carry_i_1/O
                         net (fo=1, routed)           0.000     7.640    jammies/pekopeko/time12_carry_i_1_n_0
    SLICE_X5Y129         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.038 r  jammies/pekopeko/time12_carry/CO[3]
                         net (fo=41, routed)          0.914     8.952    jammies/pekopeko/CO[0]
    SLICE_X4Y130         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.532 r  jammies/pekopeko/time12__26_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.532    jammies/pekopeko/time12__26_carry_i_8_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.646 r  jammies/pekopeko/time12__26_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.646    jammies/pekopeko/time12__26_carry_i_3_n_0
    SLICE_X4Y132         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.980 r  jammies/pekopeko/time12__26_carry_i_1/O[1]
                         net (fo=1, routed)           0.522    10.502    jammies/pekopeko_n_81
    SLICE_X2Y131         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683    11.185 r  jammies/time12__26_carry/CO[3]
                         net (fo=1, routed)           0.000    11.185    jammies/pekopeko/time12_inferred__2/i__carry[0]
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.342 r  jammies/pekopeko/time12__26_carry__0/CO[1]
                         net (fo=7, routed)           0.643    11.985    jammies/pekopeko/time12__26_carry__0_i_1_0[0]
    SLICE_X1Y133         LUT4 (Prop_lut4_I0_O)        0.332    12.317 r  jammies/pekopeko/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.317    jammies/pekopeko_n_78
    SLICE_X1Y133         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.897 r  jammies/time12_inferred__2/i__carry__0/O[2]
                         net (fo=39, routed)          0.812    13.709    jammies/time120_out[6]
    SLICE_X7Y129         LUT3 (Prop_lut3_I0_O)        0.302    14.011 r  jammies/time11_carry__4_i_3/O
                         net (fo=5, routed)           0.485    14.496    jammies/time11_carry__4_i_3_n_0
    SLICE_X6Y129         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    15.138 r  jammies/time11_carry__4/O[3]
                         net (fo=3, routed)           0.409    15.547    jammies/time11_carry__4_n_4
    SLICE_X9Y129         LUT3 (Prop_lut3_I0_O)        0.307    15.854 r  jammies/time11__264_carry__4_i_4/O
                         net (fo=1, routed)           0.680    16.533    jammies/time11__264_carry__4_i_4_n_0
    SLICE_X9Y135         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.059 r  jammies/time11__264_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.059    jammies/time11__264_carry__4_n_0
    SLICE_X9Y136         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.372 r  jammies/time11__264_carry__5/O[3]
                         net (fo=3, routed)           0.334    17.706    jammies/time11__264_carry__5_n_4
    SLICE_X11Y136        LUT3 (Prop_lut3_I1_O)        0.306    18.012 r  jammies/time11__350_carry__3_i_4/O
                         net (fo=1, routed)           0.627    18.640    jammies/time11__350_carry__3_i_4_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.190 r  jammies/time11__350_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.190    jammies/time11__350_carry__3_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.513 r  jammies/time11__350_carry__4/O[1]
                         net (fo=6, routed)           0.722    20.235    jammies/time11__350_carry__4_n_6
    SLICE_X7Y135         LUT2 (Prop_lut2_I1_O)        0.306    20.541 r  jammies/time11__441_carry__3_i_4/O
                         net (fo=1, routed)           0.000    20.541    jammies/time11__441_carry__3_i_4_n_0
    SLICE_X7Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.073 r  jammies/time11__441_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.073    jammies/time11__441_carry__3_n_0
    SLICE_X7Y136         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.312 r  jammies/time11__441_carry__4/O[2]
                         net (fo=3, routed)           0.874    22.186    jammies/time11__441_carry__4_n_5
    SLICE_X2Y139         LUT4 (Prop_lut4_I3_O)        0.302    22.488 r  jammies/time11__526_carry__4_i_7/O
                         net (fo=1, routed)           0.000    22.488    jammies/time11__526_carry__4_i_7_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.021 r  jammies/time11__526_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.021    jammies/time11__526_carry__4_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.138 r  jammies/time11__526_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.138    jammies/time11__526_carry__5_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.392 r  jammies/time11__526_carry__6/CO[0]
                         net (fo=1, routed)           0.293    23.684    jammies/time11__526_carry__6_n_3
    SLICE_X3Y142         LUT3 (Prop_lut3_I0_O)        0.367    24.051 r  jammies/time10_carry_i_11/O
                         net (fo=30, routed)          0.552    24.604    jammies/time10_carry_i_11_n_0
    SLICE_X7Y141         LUT6 (Prop_lut6_I3_O)        0.124    24.728 r  jammies/time10_carry_i_4/O
                         net (fo=1, routed)           0.554    25.282    jammies/time10_carry_i_4_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    25.832 r  jammies/time10_carry/CO[3]
                         net (fo=1, routed)           0.000    25.832    jammies/time10_carry_n_0
    SLICE_X8Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.949 r  jammies/time10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.949    jammies/time10_carry__0_n_0
    SLICE_X8Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.066 r  jammies/time10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.066    jammies/time10_carry__1_n_0
    SLICE_X8Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.183 r  jammies/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.847    27.030    pog/CO[0]
    SLICE_X4Y145         LUT3 (Prop_lut3_I2_O)        0.124    27.154 r  pog/time1[0]_i_1/O
                         net (fo=32, routed)          0.691    27.846    jammies/time1_reg[0]_0
    SLICE_X5Y141         FDRE                                         r  jammies/time1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.586    15.008    jammies/clk
    SLICE_X5Y141         FDRE                                         r  jammies/time1_reg[2]/C
                         clock pessimism              0.276    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y141         FDRE (Setup_fdre_C_R)       -0.429    14.820    jammies/time1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -27.846    
  -------------------------------------------------------------------
                         slack                                -13.026    

Slack (VIOLATED) :        -13.026ns  (required time - arrival time)
  Source:                 number_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jammies/time1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.548ns  (logic 10.950ns (48.562%)  route 11.598ns (51.438%))
  Logic Levels:           32  (CARRY4=21 LUT2=1 LUT3=5 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.695     5.297    clock_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  number_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  number_reg_rep[5]/Q
                         net (fo=4, routed)           0.983     6.737    jammies/pekopeko/Q[5]
    SLICE_X5Y131         LUT6 (Prop_lut6_I3_O)        0.124     6.861 f  jammies/pekopeko/time12_carry_i_5/O
                         net (fo=18, routed)          0.655     7.516    jammies/pekopeko/time12_carry_i_5_n_0
    SLICE_X5Y129         LUT5 (Prop_lut5_I2_O)        0.124     7.640 r  jammies/pekopeko/time12_carry_i_1/O
                         net (fo=1, routed)           0.000     7.640    jammies/pekopeko/time12_carry_i_1_n_0
    SLICE_X5Y129         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.038 r  jammies/pekopeko/time12_carry/CO[3]
                         net (fo=41, routed)          0.914     8.952    jammies/pekopeko/CO[0]
    SLICE_X4Y130         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.532 r  jammies/pekopeko/time12__26_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.532    jammies/pekopeko/time12__26_carry_i_8_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.646 r  jammies/pekopeko/time12__26_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.646    jammies/pekopeko/time12__26_carry_i_3_n_0
    SLICE_X4Y132         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.980 r  jammies/pekopeko/time12__26_carry_i_1/O[1]
                         net (fo=1, routed)           0.522    10.502    jammies/pekopeko_n_81
    SLICE_X2Y131         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683    11.185 r  jammies/time12__26_carry/CO[3]
                         net (fo=1, routed)           0.000    11.185    jammies/pekopeko/time12_inferred__2/i__carry[0]
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.342 r  jammies/pekopeko/time12__26_carry__0/CO[1]
                         net (fo=7, routed)           0.643    11.985    jammies/pekopeko/time12__26_carry__0_i_1_0[0]
    SLICE_X1Y133         LUT4 (Prop_lut4_I0_O)        0.332    12.317 r  jammies/pekopeko/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.317    jammies/pekopeko_n_78
    SLICE_X1Y133         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.897 r  jammies/time12_inferred__2/i__carry__0/O[2]
                         net (fo=39, routed)          0.812    13.709    jammies/time120_out[6]
    SLICE_X7Y129         LUT3 (Prop_lut3_I0_O)        0.302    14.011 r  jammies/time11_carry__4_i_3/O
                         net (fo=5, routed)           0.485    14.496    jammies/time11_carry__4_i_3_n_0
    SLICE_X6Y129         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    15.138 r  jammies/time11_carry__4/O[3]
                         net (fo=3, routed)           0.409    15.547    jammies/time11_carry__4_n_4
    SLICE_X9Y129         LUT3 (Prop_lut3_I0_O)        0.307    15.854 r  jammies/time11__264_carry__4_i_4/O
                         net (fo=1, routed)           0.680    16.533    jammies/time11__264_carry__4_i_4_n_0
    SLICE_X9Y135         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.059 r  jammies/time11__264_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.059    jammies/time11__264_carry__4_n_0
    SLICE_X9Y136         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.372 r  jammies/time11__264_carry__5/O[3]
                         net (fo=3, routed)           0.334    17.706    jammies/time11__264_carry__5_n_4
    SLICE_X11Y136        LUT3 (Prop_lut3_I1_O)        0.306    18.012 r  jammies/time11__350_carry__3_i_4/O
                         net (fo=1, routed)           0.627    18.640    jammies/time11__350_carry__3_i_4_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.190 r  jammies/time11__350_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.190    jammies/time11__350_carry__3_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.513 r  jammies/time11__350_carry__4/O[1]
                         net (fo=6, routed)           0.722    20.235    jammies/time11__350_carry__4_n_6
    SLICE_X7Y135         LUT2 (Prop_lut2_I1_O)        0.306    20.541 r  jammies/time11__441_carry__3_i_4/O
                         net (fo=1, routed)           0.000    20.541    jammies/time11__441_carry__3_i_4_n_0
    SLICE_X7Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.073 r  jammies/time11__441_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.073    jammies/time11__441_carry__3_n_0
    SLICE_X7Y136         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.312 r  jammies/time11__441_carry__4/O[2]
                         net (fo=3, routed)           0.874    22.186    jammies/time11__441_carry__4_n_5
    SLICE_X2Y139         LUT4 (Prop_lut4_I3_O)        0.302    22.488 r  jammies/time11__526_carry__4_i_7/O
                         net (fo=1, routed)           0.000    22.488    jammies/time11__526_carry__4_i_7_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.021 r  jammies/time11__526_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.021    jammies/time11__526_carry__4_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.138 r  jammies/time11__526_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.138    jammies/time11__526_carry__5_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.392 r  jammies/time11__526_carry__6/CO[0]
                         net (fo=1, routed)           0.293    23.684    jammies/time11__526_carry__6_n_3
    SLICE_X3Y142         LUT3 (Prop_lut3_I0_O)        0.367    24.051 r  jammies/time10_carry_i_11/O
                         net (fo=30, routed)          0.552    24.604    jammies/time10_carry_i_11_n_0
    SLICE_X7Y141         LUT6 (Prop_lut6_I3_O)        0.124    24.728 r  jammies/time10_carry_i_4/O
                         net (fo=1, routed)           0.554    25.282    jammies/time10_carry_i_4_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    25.832 r  jammies/time10_carry/CO[3]
                         net (fo=1, routed)           0.000    25.832    jammies/time10_carry_n_0
    SLICE_X8Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.949 r  jammies/time10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.949    jammies/time10_carry__0_n_0
    SLICE_X8Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.066 r  jammies/time10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.066    jammies/time10_carry__1_n_0
    SLICE_X8Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.183 r  jammies/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.847    27.030    pog/CO[0]
    SLICE_X4Y145         LUT3 (Prop_lut3_I2_O)        0.124    27.154 r  pog/time1[0]_i_1/O
                         net (fo=32, routed)          0.691    27.846    jammies/time1_reg[0]_0
    SLICE_X5Y141         FDRE                                         r  jammies/time1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.586    15.008    jammies/clk
    SLICE_X5Y141         FDRE                                         r  jammies/time1_reg[3]/C
                         clock pessimism              0.276    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y141         FDRE (Setup_fdre_C_R)       -0.429    14.820    jammies/time1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -27.846    
  -------------------------------------------------------------------
                         slack                                -13.026    

Slack (VIOLATED) :        -13.014ns  (required time - arrival time)
  Source:                 number_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jammies/time1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.538ns  (logic 10.950ns (48.585%)  route 11.588ns (51.415%))
  Logic Levels:           32  (CARRY4=21 LUT2=1 LUT3=5 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.695     5.297    clock_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  number_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  number_reg_rep[5]/Q
                         net (fo=4, routed)           0.983     6.737    jammies/pekopeko/Q[5]
    SLICE_X5Y131         LUT6 (Prop_lut6_I3_O)        0.124     6.861 f  jammies/pekopeko/time12_carry_i_5/O
                         net (fo=18, routed)          0.655     7.516    jammies/pekopeko/time12_carry_i_5_n_0
    SLICE_X5Y129         LUT5 (Prop_lut5_I2_O)        0.124     7.640 r  jammies/pekopeko/time12_carry_i_1/O
                         net (fo=1, routed)           0.000     7.640    jammies/pekopeko/time12_carry_i_1_n_0
    SLICE_X5Y129         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.038 r  jammies/pekopeko/time12_carry/CO[3]
                         net (fo=41, routed)          0.914     8.952    jammies/pekopeko/CO[0]
    SLICE_X4Y130         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.532 r  jammies/pekopeko/time12__26_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.532    jammies/pekopeko/time12__26_carry_i_8_n_0
    SLICE_X4Y131         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.646 r  jammies/pekopeko/time12__26_carry_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.646    jammies/pekopeko/time12__26_carry_i_3_n_0
    SLICE_X4Y132         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.980 r  jammies/pekopeko/time12__26_carry_i_1/O[1]
                         net (fo=1, routed)           0.522    10.502    jammies/pekopeko_n_81
    SLICE_X2Y131         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.683    11.185 r  jammies/time12__26_carry/CO[3]
                         net (fo=1, routed)           0.000    11.185    jammies/pekopeko/time12_inferred__2/i__carry[0]
    SLICE_X2Y132         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.342 r  jammies/pekopeko/time12__26_carry__0/CO[1]
                         net (fo=7, routed)           0.643    11.985    jammies/pekopeko/time12__26_carry__0_i_1_0[0]
    SLICE_X1Y133         LUT4 (Prop_lut4_I0_O)        0.332    12.317 r  jammies/pekopeko/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    12.317    jammies/pekopeko_n_78
    SLICE_X1Y133         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.897 r  jammies/time12_inferred__2/i__carry__0/O[2]
                         net (fo=39, routed)          0.812    13.709    jammies/time120_out[6]
    SLICE_X7Y129         LUT3 (Prop_lut3_I0_O)        0.302    14.011 r  jammies/time11_carry__4_i_3/O
                         net (fo=5, routed)           0.485    14.496    jammies/time11_carry__4_i_3_n_0
    SLICE_X6Y129         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    15.138 r  jammies/time11_carry__4/O[3]
                         net (fo=3, routed)           0.409    15.547    jammies/time11_carry__4_n_4
    SLICE_X9Y129         LUT3 (Prop_lut3_I0_O)        0.307    15.854 r  jammies/time11__264_carry__4_i_4/O
                         net (fo=1, routed)           0.680    16.533    jammies/time11__264_carry__4_i_4_n_0
    SLICE_X9Y135         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.059 r  jammies/time11__264_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.059    jammies/time11__264_carry__4_n_0
    SLICE_X9Y136         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.372 r  jammies/time11__264_carry__5/O[3]
                         net (fo=3, routed)           0.334    17.706    jammies/time11__264_carry__5_n_4
    SLICE_X11Y136        LUT3 (Prop_lut3_I1_O)        0.306    18.012 r  jammies/time11__350_carry__3_i_4/O
                         net (fo=1, routed)           0.627    18.640    jammies/time11__350_carry__3_i_4_n_0
    SLICE_X8Y136         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.190 r  jammies/time11__350_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.190    jammies/time11__350_carry__3_n_0
    SLICE_X8Y137         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.513 r  jammies/time11__350_carry__4/O[1]
                         net (fo=6, routed)           0.722    20.235    jammies/time11__350_carry__4_n_6
    SLICE_X7Y135         LUT2 (Prop_lut2_I1_O)        0.306    20.541 r  jammies/time11__441_carry__3_i_4/O
                         net (fo=1, routed)           0.000    20.541    jammies/time11__441_carry__3_i_4_n_0
    SLICE_X7Y135         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.073 r  jammies/time11__441_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.073    jammies/time11__441_carry__3_n_0
    SLICE_X7Y136         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.312 r  jammies/time11__441_carry__4/O[2]
                         net (fo=3, routed)           0.874    22.186    jammies/time11__441_carry__4_n_5
    SLICE_X2Y139         LUT4 (Prop_lut4_I3_O)        0.302    22.488 r  jammies/time11__526_carry__4_i_7/O
                         net (fo=1, routed)           0.000    22.488    jammies/time11__526_carry__4_i_7_n_0
    SLICE_X2Y139         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.021 r  jammies/time11__526_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.021    jammies/time11__526_carry__4_n_0
    SLICE_X2Y140         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.138 r  jammies/time11__526_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.138    jammies/time11__526_carry__5_n_0
    SLICE_X2Y141         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.392 r  jammies/time11__526_carry__6/CO[0]
                         net (fo=1, routed)           0.293    23.684    jammies/time11__526_carry__6_n_3
    SLICE_X3Y142         LUT3 (Prop_lut3_I0_O)        0.367    24.051 r  jammies/time10_carry_i_11/O
                         net (fo=30, routed)          0.552    24.604    jammies/time10_carry_i_11_n_0
    SLICE_X7Y141         LUT6 (Prop_lut6_I3_O)        0.124    24.728 r  jammies/time10_carry_i_4/O
                         net (fo=1, routed)           0.554    25.282    jammies/time10_carry_i_4_n_0
    SLICE_X8Y142         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    25.832 r  jammies/time10_carry/CO[3]
                         net (fo=1, routed)           0.000    25.832    jammies/time10_carry_n_0
    SLICE_X8Y143         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.949 r  jammies/time10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.949    jammies/time10_carry__0_n_0
    SLICE_X8Y144         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.066 r  jammies/time10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.066    jammies/time10_carry__1_n_0
    SLICE_X8Y145         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.183 r  jammies/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.847    27.030    pog/CO[0]
    SLICE_X4Y145         LUT3 (Prop_lut3_I2_O)        0.124    27.154 r  pog/time1[0]_i_1/O
                         net (fo=32, routed)          0.681    27.835    jammies/time1_reg[0]_0
    SLICE_X5Y145         FDRE                                         r  jammies/time1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.587    15.009    jammies/clk
    SLICE_X5Y145         FDRE                                         r  jammies/time1_reg[16]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y145         FDRE (Setup_fdre_C_R)       -0.429    14.821    jammies/time1_reg[16]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -27.835    
  -------------------------------------------------------------------
                         slack                                -13.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 timeClock/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timeClock/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.863%)  route 0.118ns (23.137%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.570     1.489    timeClock/clk
    SLICE_X9Y149         FDRE                                         r  timeClock/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  timeClock/counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.748    timeClock/counter_reg[12]
    SLICE_X9Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.945 r  timeClock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    timeClock/counter_reg[12]_i_1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.999 r  timeClock/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.999    timeClock/counter_reg[16]_i_1_n_7
    SLICE_X9Y150         FDRE                                         r  timeClock/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.927     2.092    timeClock/clk
    SLICE_X9Y150         FDRE                                         r  timeClock/counter_reg[16]/C
                         clock pessimism             -0.250     1.842    
    SLICE_X9Y150         FDRE (Hold_fdre_C_D)         0.105     1.947    timeClock/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 timeClock/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timeClock/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.351%)  route 0.118ns (22.649%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.570     1.489    timeClock/clk
    SLICE_X9Y149         FDRE                                         r  timeClock/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  timeClock/counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.748    timeClock/counter_reg[12]
    SLICE_X9Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.945 r  timeClock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    timeClock/counter_reg[12]_i_1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.010 r  timeClock/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.010    timeClock/counter_reg[16]_i_1_n_5
    SLICE_X9Y150         FDRE                                         r  timeClock/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.927     2.092    timeClock/clk
    SLICE_X9Y150         FDRE                                         r  timeClock/counter_reg[18]/C
                         clock pessimism             -0.250     1.842    
    SLICE_X9Y150         FDRE (Hold_fdre_C_D)         0.105     1.947    timeClock/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 timeClock/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timeClock/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.570     1.489    timeClock/clk
    SLICE_X9Y149         FDRE                                         r  timeClock/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  timeClock/counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.748    timeClock/counter_reg[12]
    SLICE_X9Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.945 r  timeClock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    timeClock/counter_reg[12]_i_1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.035 r  timeClock/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.035    timeClock/counter_reg[16]_i_1_n_6
    SLICE_X9Y150         FDRE                                         r  timeClock/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.927     2.092    timeClock/clk
    SLICE_X9Y150         FDRE                                         r  timeClock/counter_reg[17]/C
                         clock pessimism             -0.250     1.842    
    SLICE_X9Y150         FDRE (Hold_fdre_C_D)         0.105     1.947    timeClock/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 timeClock/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timeClock/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.570     1.489    timeClock/clk
    SLICE_X9Y149         FDRE                                         r  timeClock/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  timeClock/counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.748    timeClock/counter_reg[12]
    SLICE_X9Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.945 r  timeClock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    timeClock/counter_reg[12]_i_1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.035 r  timeClock/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.035    timeClock/counter_reg[16]_i_1_n_4
    SLICE_X9Y150         FDRE                                         r  timeClock/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.927     2.092    timeClock/clk
    SLICE_X9Y150         FDRE                                         r  timeClock/counter_reg[19]/C
                         clock pessimism             -0.250     1.842    
    SLICE_X9Y150         FDRE (Hold_fdre_C_D)         0.105     1.947    timeClock/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 timeClock/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timeClock/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.431ns (78.506%)  route 0.118ns (21.494%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.570     1.489    timeClock/clk
    SLICE_X9Y149         FDRE                                         r  timeClock/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  timeClock/counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.748    timeClock/counter_reg[12]
    SLICE_X9Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.945 r  timeClock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    timeClock/counter_reg[12]_i_1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.984 r  timeClock/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.984    timeClock/counter_reg[16]_i_1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.038 r  timeClock/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.038    timeClock/counter_reg[20]_i_1_n_7
    SLICE_X9Y151         FDRE                                         r  timeClock/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.927     2.092    timeClock/clk
    SLICE_X9Y151         FDRE                                         r  timeClock/counter_reg[20]/C
                         clock pessimism             -0.250     1.842    
    SLICE_X9Y151         FDRE (Hold_fdre_C_D)         0.105     1.947    timeClock/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 timeClock/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timeClock/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.442ns (78.929%)  route 0.118ns (21.071%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.570     1.489    timeClock/clk
    SLICE_X9Y149         FDRE                                         r  timeClock/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  timeClock/counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.748    timeClock/counter_reg[12]
    SLICE_X9Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.945 r  timeClock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    timeClock/counter_reg[12]_i_1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.984 r  timeClock/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.984    timeClock/counter_reg[16]_i_1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.049 r  timeClock/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.049    timeClock/counter_reg[20]_i_1_n_5
    SLICE_X9Y151         FDRE                                         r  timeClock/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.927     2.092    timeClock/clk
    SLICE_X9Y151         FDRE                                         r  timeClock/counter_reg[22]/C
                         clock pessimism             -0.250     1.842    
    SLICE_X9Y151         FDRE (Hold_fdre_C_D)         0.105     1.947    timeClock/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 timeClock/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timeClock/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.467ns (79.829%)  route 0.118ns (20.171%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.570     1.489    timeClock/clk
    SLICE_X9Y149         FDRE                                         r  timeClock/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  timeClock/counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.748    timeClock/counter_reg[12]
    SLICE_X9Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.945 r  timeClock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    timeClock/counter_reg[12]_i_1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.984 r  timeClock/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.984    timeClock/counter_reg[16]_i_1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.074 r  timeClock/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.074    timeClock/counter_reg[20]_i_1_n_6
    SLICE_X9Y151         FDRE                                         r  timeClock/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.927     2.092    timeClock/clk
    SLICE_X9Y151         FDRE                                         r  timeClock/counter_reg[21]/C
                         clock pessimism             -0.250     1.842    
    SLICE_X9Y151         FDRE (Hold_fdre_C_D)         0.105     1.947    timeClock/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 timeClock/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timeClock/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.467ns (79.829%)  route 0.118ns (20.171%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.570     1.489    timeClock/clk
    SLICE_X9Y149         FDRE                                         r  timeClock/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  timeClock/counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.748    timeClock/counter_reg[12]
    SLICE_X9Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.945 r  timeClock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    timeClock/counter_reg[12]_i_1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.984 r  timeClock/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.984    timeClock/counter_reg[16]_i_1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.074 r  timeClock/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.074    timeClock/counter_reg[20]_i_1_n_4
    SLICE_X9Y151         FDRE                                         r  timeClock/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.927     2.092    timeClock/clk
    SLICE_X9Y151         FDRE                                         r  timeClock/counter_reg[23]/C
                         clock pessimism             -0.250     1.842    
    SLICE_X9Y151         FDRE (Hold_fdre_C_D)         0.105     1.947    timeClock/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 timeClock/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timeClock/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.470ns (79.932%)  route 0.118ns (20.068%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.570     1.489    timeClock/clk
    SLICE_X9Y149         FDRE                                         r  timeClock/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  timeClock/counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.748    timeClock/counter_reg[12]
    SLICE_X9Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.945 r  timeClock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    timeClock/counter_reg[12]_i_1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.984 r  timeClock/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.984    timeClock/counter_reg[16]_i_1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.023 r  timeClock/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.023    timeClock/counter_reg[20]_i_1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.077 r  timeClock/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.077    timeClock/counter_reg[24]_i_1_n_7
    SLICE_X9Y152         FDRE                                         r  timeClock/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.927     2.092    timeClock/clk
    SLICE_X9Y152         FDRE                                         r  timeClock/counter_reg[24]/C
                         clock pessimism             -0.250     1.842    
    SLICE_X9Y152         FDRE (Hold_fdre_C_D)         0.105     1.947    timeClock/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 timeClock/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timeClock/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.481ns (80.301%)  route 0.118ns (19.700%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.570     1.489    timeClock/clk
    SLICE_X9Y149         FDRE                                         r  timeClock/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  timeClock/counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.748    timeClock/counter_reg[12]
    SLICE_X9Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.945 r  timeClock/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    timeClock/counter_reg[12]_i_1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.984 r  timeClock/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.984    timeClock/counter_reg[16]_i_1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.023 r  timeClock/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.023    timeClock/counter_reg[20]_i_1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.088 r  timeClock/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.088    timeClock/counter_reg[24]_i_1_n_5
    SLICE_X9Y152         FDRE                                         r  timeClock/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.927     2.092    timeClock/clk
    SLICE_X9Y152         FDRE                                         r  timeClock/counter_reg[26]/C
                         clock pessimism             -0.250     1.842    
    SLICE_X9Y152         FDRE (Hold_fdre_C_D)         0.105     1.947    timeClock/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y28    number_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y141   debouncer/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y143   debouncer/counter_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y148   debouncer/outsignal_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y141    jammies/audioOut_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y144    jammies/time1_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y144    jammies/time1_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y144    jammies/time1_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y145    jammies/time1_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y151   timeClock/outsignal_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y150    timeClock/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y150    timeClock/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y150    timeClock/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y150    timeClock/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y151    timeClock/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y151    timeClock/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y151    timeClock/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y151    timeClock/counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y152    timeClock/counter_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y141   debouncer/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y141   debouncer/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y143   debouncer/counter_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y143   debouncer/counter_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y148   debouncer/outsignal_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y141    jammies/audioOut_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y141    jammies/audioOut_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y144    jammies/time1_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y144    jammies/time1_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y144    jammies/time1_reg[14]/C



