("lab2_cmos_nand:/\tlab2_cmos_nand ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab2_cmos_nand schematic }:r"))) (((2.30625 -3.9875) (9.19375 -0.5125)) "r" "Schematics XL" 13))("lab2_cmos_nand:/\tlab2_cmos_nand ece4740 layout" (("open" (nil hierarchy "/{ece4740 lab2_cmos_nand layout }:a"))) (((-3.1995 -0.43) (4.8645 3.37)) "a" "Virtuoso XL" 10))("lab4_1bit_tristatebuffer:/\tlab4_1bit_tristatebuffer ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_1bit_tristatebuffer schematic }:r"))) (((0.65625 -4.05) (6.49375 -1.10625)) "r" "Schematics XL" 11))("lab4_1bit_tristatebuffer:/\tlab4_1bit_tristatebuffer ece4740 layout" (("open" (nil hierarchy "/{ece4740 lab4_1bit_tristatebuffer layout }:a"))) (((-2.4995 -0.43) (5.5645 3.37)) "a" "Virtuoso XL" 10))("lab4_alu:/\tlab4_alu ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_alu schematic }:r"))) (((-0.7875 -4.2) (10.41875 1.45)) "r" "Schematics XL" 14))("lab4_alu:/\tlab4_alu ece4740 layout" (("open" (nil hierarchy "/{ece4740 lab4_alu layout }:a"))) (((17.579 -9.229) (74.579 18.205)) "a" "Virtuoso XL" 15))("lab4_4_input_nand:/\tlab4_4_input_nand ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_4_input_nand schematic }:r"))) (((-12.18125 -6.98125) (17.74375 1.35625)) "r" "Schematics XL" 105))("lab4_4_input_nand:/\tlab4_4_input_nand ece4740 layout" (("open" (nil hierarchy "/{ece4740 lab4_4_input_nand layout }:a"))) (((-2.932 -0.43) (5.132 3.37)) "a" "Virtuoso XL" 103))("lab4_2_input_nor:/\tlab4_2_input_nor ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_2_input_nor schematic }:r"))) (((-3.83125 -3.1875) (9.64375 0.5625)) "r" "Schematics XL" 101))("lab4_2_input_nor:/\tlab4_2_input_nor ece4740 layout" (("open" (nil hierarchy "/{ece4740 lab4_2_input_nor layout }:a"))) (((-3.1495 -0.43) (4.9145 3.37)) "a" "Virtuoso XL" 100))