--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkgen/dcm_sp_inst/CLKIN
  Logical resource: clkgen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkgen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkgen/dcm_sp_inst/CLKIN
  Logical resource: clkgen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkgen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: clkgen/dcm_sp_inst/CLKIN
  Logical resource: clkgen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkgen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKOUT)
  Physical resource: clkgen/dcm_sp_inst/CLK0
  Logical resource: clkgen/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: clkgen/clk0
--------------------------------------------------------------------------------
Slack: 33.980ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 6.020ns (166.113MHz) (Tdcmper_CLKDV)
  Physical resource: clkgen/dcm_sp_inst/CLKDV
  Logical resource: clkgen/dcm_sp_inst/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: clkgen/clkdv
--------------------------------------------------------------------------------
Slack: 180.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKIN)
  Physical resource: clkgen/dcm_sp_inst/CLKIN
  Logical resource: clkgen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clkgen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 180.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKOUT)
  Physical resource: clkgen/dcm_sp_inst/CLK0
  Logical resource: clkgen/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: clkgen/clk0
--------------------------------------------------------------------------------
Slack: 3160.000ns (max period limit - period)
  Period: 40.000ns
  Max period limit: 3200.000ns (0.313MHz) (Tdcmper_CLKDV)
  Physical resource: clkgen/dcm_sp_inst/CLKDV
  Logical resource: clkgen/dcm_sp_inst/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: clkgen/clkdv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkgen_clkdv = PERIOD TIMEGRP "clkgen_clkdv" TS_clk / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1674139 paths analyzed, 5089 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.229ns.
--------------------------------------------------------------------------------
Slack:                  17.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_input_counter_q_19 (FF)
  Destination:          snake/Maddsub_n3786 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      21.958ns (Levels of Logic = 13)
  Clock Path Skew:      -0.086ns (0.626 - 0.712)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_input_counter_q_19 to snake/Maddsub_n3786
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y55.AQ       Tcko                  0.430   snake/M_input_counter_q[22]
                                                       snake/M_input_counter_q_19
    SLICE_X6Y49.C2       net (fanout=3)        1.747   snake/M_input_counter_q[19]
    SLICE_X6Y49.COUT     Topcyc                0.325   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut<6>
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<7>
    SLICE_X6Y50.CIN      net (fanout=1)        0.003   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
    SLICE_X6Y50.BMUX     Tcinb                 0.239   vga/rom/Mmux_row_of_pixels1167
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<9>
    SLICE_X16Y35.A2      net (fanout=68)       2.487   snake/GND_31_o_M_r4_q[31]_equal_1650_o
    SLICE_X16Y35.A       Tilo                  0.254   snake/N184
                                                       snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X14Y48.B6      net (fanout=46)       1.347   snake/M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X14Y48.B       Tilo                  0.235   snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11
                                                       snake/M_alu_a<12>LogicTrst_SW1
    SLICE_X14Y48.A3      net (fanout=1)        0.468   snake/N366
    SLICE_X14Y48.A       Tilo                  0.235   snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11
                                                       snake/M_alu_a<12>LogicTrst
    DSP48_X0Y10.B12      net (fanout=5)        1.614   snake/M_alu_a[12]
    DSP48_X0Y10.M3       Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X13Y41.B5      net (fanout=1)        1.288   snake/alu/add/n0023[3]
    SLICE_X13Y41.B       Tilo                  0.259   snake/N302
                                                       snake/alu/add/Mmux_sum101
    SLICE_X13Y39.D2      net (fanout=2)        0.774   snake/alu/M_add_out[3]
    SLICE_X13Y39.D       Tilo                  0.259   snake/M_r1_q[3]
                                                       snake/alu/Mmux_alu203
    SLICE_X13Y43.C3      net (fanout=4)        1.301   snake/M_alu_alu[3]
    SLICE_X13Y43.C       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0
    SLICE_X13Y43.D5      net (fanout=1)        0.234   snake/N304
    SLICE_X13Y43.D       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14
    SLICE_X10Y44.C5      net (fanout=4)        0.725   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
    SLICE_X10Y44.C       Tilo                  0.235   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.D5      net (fanout=5)        0.251   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.DMUX    Tilo                  0.298   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>11
    SLICE_X5Y39.B1       net (fanout=3)        1.349   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>1
    SLICE_X5Y39.B        Tilo                  0.259   snake/M_vram_refresh_ctr_q[5]
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<3>1
    DSP48_X0Y9.C3        net (fanout=1)        0.809   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[3]
    DSP48_X0Y9.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3786
                                                       snake/Maddsub_n3786
    -------------------------------------------------  ---------------------------
    Total                                     21.958ns (7.561ns logic, 14.397ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  17.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_state_q_FSM_FFd6 (FF)
  Destination:          snake/Maddsub_n3786 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      21.898ns (Levels of Logic = 14)
  Clock Path Skew:      -0.016ns (0.321 - 0.337)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_state_q_FSM_FFd6 to snake/Maddsub_n3786
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.CQ       Tcko                  0.430   snake/M_state_q_FSM_FFd7
                                                       snake/M_state_q_FSM_FFd6
    SLICE_X17Y37.B1      net (fanout=103)      1.981   snake/M_state_q_FSM_FFd6
    SLICE_X17Y37.BMUX    Tilo                  0.337   snake/debug_en_M_state_q[4]_OR_555_o_inv1
                                                       snake/M_state_q_M_state_q[4]_M_ram_write_q_Select_1860_o2111
    SLICE_X17Y37.A5      net (fanout=2)        0.449   snake/M_state_q_M_state_q[4]_M_ram_write_q_Select_1860_o211
    SLICE_X17Y37.A       Tilo                  0.259   snake/debug_en_M_state_q[4]_OR_555_o_inv1
                                                       snake/M_state_q_M_state_q[4]_M_ram_write_q_Select_1860_o212
    SLICE_X17Y37.C1      net (fanout=5)        1.232   snake/M_state_q_M_state_q[4]_M_ram_write_q_Select_1860_o21
    SLICE_X17Y37.C       Tilo                  0.259   snake/debug_en_M_state_q[4]_OR_555_o_inv1
                                                       snake/debug_en_M_state_q[4]_OR_555_o_inv2_SW0
    SLICE_X17Y37.D4      net (fanout=1)        0.495   snake/N372
    SLICE_X17Y37.D       Tilo                  0.259   snake/debug_en_M_state_q[4]_OR_555_o_inv1
                                                       snake/debug_en_M_state_q[4]_OR_555_o_inv2
    SLICE_X15Y41.B3      net (fanout=25)       1.120   snake/debug_en_M_state_q[4]_OR_555_o_inv1
    SLICE_X15Y41.B       Tilo                  0.259   snake/M_alu_b[1]
                                                       snake/debug_en_M_state_q[4]_OR_555_o_inv3
    SLICE_X16Y39.A4      net (fanout=47)       1.043   snake/M_alu_b[3]
    SLICE_X16Y39.A       Tilo                  0.254   snake/alu/Mmux_alu20
                                                       snake/M_alu_b<0>LogicTrst
    DSP48_X0Y10.A0       net (fanout=38)       1.576   snake/M_alu_b[0]
    DSP48_X0Y10.M3       Tdspdo_A_M            3.265   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X13Y41.B5      net (fanout=1)        1.288   snake/alu/add/n0023[3]
    SLICE_X13Y41.B       Tilo                  0.259   snake/N302
                                                       snake/alu/add/Mmux_sum101
    SLICE_X13Y39.D2      net (fanout=2)        0.774   snake/alu/M_add_out[3]
    SLICE_X13Y39.D       Tilo                  0.259   snake/M_r1_q[3]
                                                       snake/alu/Mmux_alu203
    SLICE_X13Y43.C3      net (fanout=4)        1.301   snake/M_alu_alu[3]
    SLICE_X13Y43.C       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0
    SLICE_X13Y43.D5      net (fanout=1)        0.234   snake/N304
    SLICE_X13Y43.D       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14
    SLICE_X10Y44.C5      net (fanout=4)        0.725   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
    SLICE_X10Y44.C       Tilo                  0.235   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.D5      net (fanout=5)        0.251   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.DMUX    Tilo                  0.298   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>11
    SLICE_X5Y39.B1       net (fanout=3)        1.349   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>1
    SLICE_X5Y39.B        Tilo                  0.259   snake/M_vram_refresh_ctr_q[5]
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<3>1
    DSP48_X0Y9.C3        net (fanout=1)        0.809   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[3]
    DSP48_X0Y9.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3786
                                                       snake/Maddsub_n3786
    -------------------------------------------------  ---------------------------
    Total                                     21.898ns (7.271ns logic, 14.627ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  17.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_input_counter_q_8 (FF)
  Destination:          snake/Maddsub_n3786 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      21.804ns (Levels of Logic = 14)
  Clock Path Skew:      -0.098ns (0.626 - 0.724)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_input_counter_q_8 to snake/Maddsub_n3786
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y49.AQ       Tcko                  0.430   snake/M_input_counter_q[10]
                                                       snake/M_input_counter_q_8
    SLICE_X6Y48.C1       net (fanout=3)        1.499   snake/M_input_counter_q[8]
    SLICE_X6Y48.COUT     Topcyc                0.325   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut<2>
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<3>
    SLICE_X6Y49.CIN      net (fanout=1)        0.003   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]
    SLICE_X6Y49.COUT     Tbyp                  0.091   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<7>
    SLICE_X6Y50.CIN      net (fanout=1)        0.003   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
    SLICE_X6Y50.BMUX     Tcinb                 0.239   vga/rom/Mmux_row_of_pixels1167
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<9>
    SLICE_X16Y35.A2      net (fanout=68)       2.487   snake/GND_31_o_M_r4_q[31]_equal_1650_o
    SLICE_X16Y35.A       Tilo                  0.254   snake/N184
                                                       snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X14Y48.B6      net (fanout=46)       1.347   snake/M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X14Y48.B       Tilo                  0.235   snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11
                                                       snake/M_alu_a<12>LogicTrst_SW1
    SLICE_X14Y48.A3      net (fanout=1)        0.468   snake/N366
    SLICE_X14Y48.A       Tilo                  0.235   snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11
                                                       snake/M_alu_a<12>LogicTrst
    DSP48_X0Y10.B12      net (fanout=5)        1.614   snake/M_alu_a[12]
    DSP48_X0Y10.M3       Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X13Y41.B5      net (fanout=1)        1.288   snake/alu/add/n0023[3]
    SLICE_X13Y41.B       Tilo                  0.259   snake/N302
                                                       snake/alu/add/Mmux_sum101
    SLICE_X13Y39.D2      net (fanout=2)        0.774   snake/alu/M_add_out[3]
    SLICE_X13Y39.D       Tilo                  0.259   snake/M_r1_q[3]
                                                       snake/alu/Mmux_alu203
    SLICE_X13Y43.C3      net (fanout=4)        1.301   snake/M_alu_alu[3]
    SLICE_X13Y43.C       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0
    SLICE_X13Y43.D5      net (fanout=1)        0.234   snake/N304
    SLICE_X13Y43.D       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14
    SLICE_X10Y44.C5      net (fanout=4)        0.725   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
    SLICE_X10Y44.C       Tilo                  0.235   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.D5      net (fanout=5)        0.251   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.DMUX    Tilo                  0.298   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>11
    SLICE_X5Y39.B1       net (fanout=3)        1.349   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>1
    SLICE_X5Y39.B        Tilo                  0.259   snake/M_vram_refresh_ctr_q[5]
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<3>1
    DSP48_X0Y9.C3        net (fanout=1)        0.809   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[3]
    DSP48_X0Y9.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3786
                                                       snake/Maddsub_n3786
    -------------------------------------------------  ---------------------------
    Total                                     21.804ns (7.652ns logic, 14.152ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  17.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_input_counter_q_19 (FF)
  Destination:          snake/Maddsub_n3786 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      21.812ns (Levels of Logic = 13)
  Clock Path Skew:      -0.086ns (0.626 - 0.712)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_input_counter_q_19 to snake/Maddsub_n3786
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y55.AQ       Tcko                  0.430   snake/M_input_counter_q[22]
                                                       snake/M_input_counter_q_19
    SLICE_X6Y49.C2       net (fanout=3)        1.747   snake/M_input_counter_q[19]
    SLICE_X6Y49.COUT     Topcyc                0.325   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut<6>
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<7>
    SLICE_X6Y50.CIN      net (fanout=1)        0.003   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
    SLICE_X6Y50.BMUX     Tcinb                 0.239   vga/rom/Mmux_row_of_pixels1167
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<9>
    SLICE_X16Y35.A2      net (fanout=68)       2.487   snake/GND_31_o_M_r4_q[31]_equal_1650_o
    SLICE_X16Y35.A       Tilo                  0.254   snake/N184
                                                       snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X14Y48.B6      net (fanout=46)       1.347   snake/M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X14Y48.B       Tilo                  0.235   snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11
                                                       snake/M_alu_a<12>LogicTrst_SW1
    SLICE_X14Y48.A3      net (fanout=1)        0.468   snake/N366
    SLICE_X14Y48.A       Tilo                  0.235   snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11
                                                       snake/M_alu_a<12>LogicTrst
    DSP48_X0Y10.B12      net (fanout=5)        1.614   snake/M_alu_a[12]
    DSP48_X0Y10.M3       Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X13Y41.B5      net (fanout=1)        1.288   snake/alu/add/n0023[3]
    SLICE_X13Y41.B       Tilo                  0.259   snake/N302
                                                       snake/alu/add/Mmux_sum101
    SLICE_X13Y39.D2      net (fanout=2)        0.774   snake/alu/M_add_out[3]
    SLICE_X13Y39.D       Tilo                  0.259   snake/M_r1_q[3]
                                                       snake/alu/Mmux_alu203
    SLICE_X13Y43.C3      net (fanout=4)        1.301   snake/M_alu_alu[3]
    SLICE_X13Y43.C       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0
    SLICE_X13Y43.D5      net (fanout=1)        0.234   snake/N304
    SLICE_X13Y43.D       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14
    SLICE_X10Y44.C5      net (fanout=4)        0.725   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
    SLICE_X10Y44.C       Tilo                  0.235   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.D5      net (fanout=5)        0.251   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.DMUX    Tilo                  0.298   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>11
    SLICE_X5Y39.C3       net (fanout=3)        1.186   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>1
    SLICE_X5Y39.C        Tilo                  0.259   snake/M_vram_refresh_ctr_q[5]
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<4>1
    DSP48_X0Y9.C4        net (fanout=1)        0.826   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[4]
    DSP48_X0Y9.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3786
                                                       snake/Maddsub_n3786
    -------------------------------------------------  ---------------------------
    Total                                     21.812ns (7.561ns logic, 14.251ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  17.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_input_counter_q_19 (FF)
  Destination:          snake/Maddsub_n3786 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      21.810ns (Levels of Logic = 13)
  Clock Path Skew:      -0.086ns (0.626 - 0.712)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_input_counter_q_19 to snake/Maddsub_n3786
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y55.AQ       Tcko                  0.430   snake/M_input_counter_q[22]
                                                       snake/M_input_counter_q_19
    SLICE_X6Y49.C2       net (fanout=3)        1.747   snake/M_input_counter_q[19]
    SLICE_X6Y49.COUT     Topcyc                0.325   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut<6>
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<7>
    SLICE_X6Y50.CIN      net (fanout=1)        0.003   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
    SLICE_X6Y50.BMUX     Tcinb                 0.239   vga/rom/Mmux_row_of_pixels1167
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<9>
    SLICE_X16Y35.A2      net (fanout=68)       2.487   snake/GND_31_o_M_r4_q[31]_equal_1650_o
    SLICE_X16Y35.A       Tilo                  0.254   snake/N184
                                                       snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X14Y48.B6      net (fanout=46)       1.347   snake/M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X14Y48.B       Tilo                  0.235   snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11
                                                       snake/M_alu_a<12>LogicTrst_SW1
    SLICE_X14Y48.A3      net (fanout=1)        0.468   snake/N366
    SLICE_X14Y48.A       Tilo                  0.235   snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11
                                                       snake/M_alu_a<12>LogicTrst
    DSP48_X0Y10.B12      net (fanout=5)        1.614   snake/M_alu_a[12]
    DSP48_X0Y10.M3       Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X13Y41.B5      net (fanout=1)        1.288   snake/alu/add/n0023[3]
    SLICE_X13Y41.B       Tilo                  0.259   snake/N302
                                                       snake/alu/add/Mmux_sum101
    SLICE_X13Y39.D2      net (fanout=2)        0.774   snake/alu/M_add_out[3]
    SLICE_X13Y39.D       Tilo                  0.259   snake/M_r1_q[3]
                                                       snake/alu/Mmux_alu203
    SLICE_X13Y43.C3      net (fanout=4)        1.301   snake/M_alu_alu[3]
    SLICE_X13Y43.C       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0
    SLICE_X13Y43.D5      net (fanout=1)        0.234   snake/N304
    SLICE_X13Y43.D       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14
    SLICE_X10Y44.C5      net (fanout=4)        0.725   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
    SLICE_X10Y44.C       Tilo                  0.235   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.D5      net (fanout=5)        0.251   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.D       Tilo                  0.235   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>2321
    SLICE_X7Y39.C1       net (fanout=1)        1.328   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
    SLICE_X7Y39.C        Tilo                  0.259   snake/M_vram_refresh_ctr_q[11]
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<11>
    DSP48_X0Y9.C11       net (fanout=1)        0.745   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[11]
    DSP48_X0Y9.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3786
                                                       snake/Maddsub_n3786
    -------------------------------------------------  ---------------------------
    Total                                     21.810ns (7.498ns logic, 14.312ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  17.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_input_counter_q_3 (FF)
  Destination:          snake/Maddsub_n3786 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      21.748ns (Levels of Logic = 14)
  Clock Path Skew:      -0.097ns (0.626 - 0.723)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_input_counter_q_3 to snake/Maddsub_n3786
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y50.DQ       Tcko                  0.430   snake/M_input_counter_q[3]
                                                       snake/M_input_counter_q_3
    SLICE_X6Y48.B4       net (fanout=3)        1.320   snake/M_input_counter_q[3]
    SLICE_X6Y48.COUT     Topcyb                0.448   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut<1>
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<3>
    SLICE_X6Y49.CIN      net (fanout=1)        0.003   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]
    SLICE_X6Y49.COUT     Tbyp                  0.091   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<7>
    SLICE_X6Y50.CIN      net (fanout=1)        0.003   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
    SLICE_X6Y50.BMUX     Tcinb                 0.239   vga/rom/Mmux_row_of_pixels1167
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<9>
    SLICE_X16Y35.A2      net (fanout=68)       2.487   snake/GND_31_o_M_r4_q[31]_equal_1650_o
    SLICE_X16Y35.A       Tilo                  0.254   snake/N184
                                                       snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X14Y48.B6      net (fanout=46)       1.347   snake/M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X14Y48.B       Tilo                  0.235   snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11
                                                       snake/M_alu_a<12>LogicTrst_SW1
    SLICE_X14Y48.A3      net (fanout=1)        0.468   snake/N366
    SLICE_X14Y48.A       Tilo                  0.235   snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11
                                                       snake/M_alu_a<12>LogicTrst
    DSP48_X0Y10.B12      net (fanout=5)        1.614   snake/M_alu_a[12]
    DSP48_X0Y10.M3       Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X13Y41.B5      net (fanout=1)        1.288   snake/alu/add/n0023[3]
    SLICE_X13Y41.B       Tilo                  0.259   snake/N302
                                                       snake/alu/add/Mmux_sum101
    SLICE_X13Y39.D2      net (fanout=2)        0.774   snake/alu/M_add_out[3]
    SLICE_X13Y39.D       Tilo                  0.259   snake/M_r1_q[3]
                                                       snake/alu/Mmux_alu203
    SLICE_X13Y43.C3      net (fanout=4)        1.301   snake/M_alu_alu[3]
    SLICE_X13Y43.C       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0
    SLICE_X13Y43.D5      net (fanout=1)        0.234   snake/N304
    SLICE_X13Y43.D       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14
    SLICE_X10Y44.C5      net (fanout=4)        0.725   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
    SLICE_X10Y44.C       Tilo                  0.235   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.D5      net (fanout=5)        0.251   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.DMUX    Tilo                  0.298   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>11
    SLICE_X5Y39.B1       net (fanout=3)        1.349   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>1
    SLICE_X5Y39.B        Tilo                  0.259   snake/M_vram_refresh_ctr_q[5]
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<3>1
    DSP48_X0Y9.C3        net (fanout=1)        0.809   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[3]
    DSP48_X0Y9.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3786
                                                       snake/Maddsub_n3786
    -------------------------------------------------  ---------------------------
    Total                                     21.748ns (7.775ns logic, 13.973ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  17.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_input_counter_q_19 (FF)
  Destination:          snake/Maddsub_n3786 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      21.756ns (Levels of Logic = 13)
  Clock Path Skew:      -0.086ns (0.626 - 0.712)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_input_counter_q_19 to snake/Maddsub_n3786
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y55.AQ       Tcko                  0.430   snake/M_input_counter_q[22]
                                                       snake/M_input_counter_q_19
    SLICE_X6Y49.C2       net (fanout=3)        1.747   snake/M_input_counter_q[19]
    SLICE_X6Y49.COUT     Topcyc                0.325   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut<6>
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<7>
    SLICE_X6Y50.CIN      net (fanout=1)        0.003   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
    SLICE_X6Y50.BMUX     Tcinb                 0.239   vga/rom/Mmux_row_of_pixels1167
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<9>
    SLICE_X16Y35.A2      net (fanout=68)       2.487   snake/GND_31_o_M_r4_q[31]_equal_1650_o
    SLICE_X16Y35.A       Tilo                  0.254   snake/N184
                                                       snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X19Y41.B4      net (fanout=46)       1.364   snake/M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X19Y41.B       Tilo                  0.259   snake/N332
                                                       snake/M_alu_a<10>LogicTrst_SW1
    SLICE_X19Y41.A5      net (fanout=1)        0.230   snake/N370
    SLICE_X19Y41.A       Tilo                  0.259   snake/N332
                                                       snake/M_alu_a<10>LogicTrst
    DSP48_X0Y10.B10      net (fanout=5)        1.585   snake/M_alu_a[10]
    DSP48_X0Y10.M3       Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X13Y41.B5      net (fanout=1)        1.288   snake/alu/add/n0023[3]
    SLICE_X13Y41.B       Tilo                  0.259   snake/N302
                                                       snake/alu/add/Mmux_sum101
    SLICE_X13Y39.D2      net (fanout=2)        0.774   snake/alu/M_add_out[3]
    SLICE_X13Y39.D       Tilo                  0.259   snake/M_r1_q[3]
                                                       snake/alu/Mmux_alu203
    SLICE_X13Y43.C3      net (fanout=4)        1.301   snake/M_alu_alu[3]
    SLICE_X13Y43.C       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0
    SLICE_X13Y43.D5      net (fanout=1)        0.234   snake/N304
    SLICE_X13Y43.D       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14
    SLICE_X10Y44.C5      net (fanout=4)        0.725   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
    SLICE_X10Y44.C       Tilo                  0.235   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.D5      net (fanout=5)        0.251   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.DMUX    Tilo                  0.298   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>11
    SLICE_X5Y39.B1       net (fanout=3)        1.349   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>1
    SLICE_X5Y39.B        Tilo                  0.259   snake/M_vram_refresh_ctr_q[5]
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<3>1
    DSP48_X0Y9.C3        net (fanout=1)        0.809   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[3]
    DSP48_X0Y9.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3786
                                                       snake/Maddsub_n3786
    -------------------------------------------------  ---------------------------
    Total                                     21.756ns (7.609ns logic, 14.147ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  17.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_r4_q_14 (FF)
  Destination:          snake/Maddsub_n3786 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      21.807ns (Levels of Logic = 13)
  Clock Path Skew:      -0.026ns (0.321 - 0.347)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_r4_q_14 to snake/Maddsub_n3786
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BQ       Tcko                  0.476   snake/M_r4_q[17]
                                                       snake/M_r4_q_14
    SLICE_X6Y49.A2       net (fanout=2)        1.403   snake/M_r4_q[14]
    SLICE_X6Y49.COUT     Topcya                0.472   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut<4>
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<7>
    SLICE_X6Y50.CIN      net (fanout=1)        0.003   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
    SLICE_X6Y50.BMUX     Tcinb                 0.239   vga/rom/Mmux_row_of_pixels1167
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<9>
    SLICE_X16Y35.A2      net (fanout=68)       2.487   snake/GND_31_o_M_r4_q[31]_equal_1650_o
    SLICE_X16Y35.A       Tilo                  0.254   snake/N184
                                                       snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X14Y48.B6      net (fanout=46)       1.347   snake/M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X14Y48.B       Tilo                  0.235   snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11
                                                       snake/M_alu_a<12>LogicTrst_SW1
    SLICE_X14Y48.A3      net (fanout=1)        0.468   snake/N366
    SLICE_X14Y48.A       Tilo                  0.235   snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11
                                                       snake/M_alu_a<12>LogicTrst
    DSP48_X0Y10.B12      net (fanout=5)        1.614   snake/M_alu_a[12]
    DSP48_X0Y10.M3       Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X13Y41.B5      net (fanout=1)        1.288   snake/alu/add/n0023[3]
    SLICE_X13Y41.B       Tilo                  0.259   snake/N302
                                                       snake/alu/add/Mmux_sum101
    SLICE_X13Y39.D2      net (fanout=2)        0.774   snake/alu/M_add_out[3]
    SLICE_X13Y39.D       Tilo                  0.259   snake/M_r1_q[3]
                                                       snake/alu/Mmux_alu203
    SLICE_X13Y43.C3      net (fanout=4)        1.301   snake/M_alu_alu[3]
    SLICE_X13Y43.C       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0
    SLICE_X13Y43.D5      net (fanout=1)        0.234   snake/N304
    SLICE_X13Y43.D       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14
    SLICE_X10Y44.C5      net (fanout=4)        0.725   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
    SLICE_X10Y44.C       Tilo                  0.235   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.D5      net (fanout=5)        0.251   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.DMUX    Tilo                  0.298   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>11
    SLICE_X5Y39.B1       net (fanout=3)        1.349   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>1
    SLICE_X5Y39.B        Tilo                  0.259   snake/M_vram_refresh_ctr_q[5]
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<3>1
    DSP48_X0Y9.C3        net (fanout=1)        0.809   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[3]
    DSP48_X0Y9.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3786
                                                       snake/Maddsub_n3786
    -------------------------------------------------  ---------------------------
    Total                                     21.807ns (7.754ns logic, 14.053ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  18.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_r4_q_15 (FF)
  Destination:          snake/Maddsub_n3786 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      21.768ns (Levels of Logic = 13)
  Clock Path Skew:      -0.026ns (0.321 - 0.347)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_r4_q_15 to snake/Maddsub_n3786
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CQ       Tcko                  0.476   snake/M_r4_q[17]
                                                       snake/M_r4_q_15
    SLICE_X6Y49.B5       net (fanout=2)        1.388   snake/M_r4_q[15]
    SLICE_X6Y49.COUT     Topcyb                0.448   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut<5>
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<7>
    SLICE_X6Y50.CIN      net (fanout=1)        0.003   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
    SLICE_X6Y50.BMUX     Tcinb                 0.239   vga/rom/Mmux_row_of_pixels1167
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<9>
    SLICE_X16Y35.A2      net (fanout=68)       2.487   snake/GND_31_o_M_r4_q[31]_equal_1650_o
    SLICE_X16Y35.A       Tilo                  0.254   snake/N184
                                                       snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X14Y48.B6      net (fanout=46)       1.347   snake/M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X14Y48.B       Tilo                  0.235   snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11
                                                       snake/M_alu_a<12>LogicTrst_SW1
    SLICE_X14Y48.A3      net (fanout=1)        0.468   snake/N366
    SLICE_X14Y48.A       Tilo                  0.235   snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11
                                                       snake/M_alu_a<12>LogicTrst
    DSP48_X0Y10.B12      net (fanout=5)        1.614   snake/M_alu_a[12]
    DSP48_X0Y10.M3       Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X13Y41.B5      net (fanout=1)        1.288   snake/alu/add/n0023[3]
    SLICE_X13Y41.B       Tilo                  0.259   snake/N302
                                                       snake/alu/add/Mmux_sum101
    SLICE_X13Y39.D2      net (fanout=2)        0.774   snake/alu/M_add_out[3]
    SLICE_X13Y39.D       Tilo                  0.259   snake/M_r1_q[3]
                                                       snake/alu/Mmux_alu203
    SLICE_X13Y43.C3      net (fanout=4)        1.301   snake/M_alu_alu[3]
    SLICE_X13Y43.C       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0
    SLICE_X13Y43.D5      net (fanout=1)        0.234   snake/N304
    SLICE_X13Y43.D       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14
    SLICE_X10Y44.C5      net (fanout=4)        0.725   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
    SLICE_X10Y44.C       Tilo                  0.235   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.D5      net (fanout=5)        0.251   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.DMUX    Tilo                  0.298   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>11
    SLICE_X5Y39.B1       net (fanout=3)        1.349   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>1
    SLICE_X5Y39.B        Tilo                  0.259   snake/M_vram_refresh_ctr_q[5]
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<3>1
    DSP48_X0Y9.C3        net (fanout=1)        0.809   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[3]
    DSP48_X0Y9.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3786
                                                       snake/Maddsub_n3786
    -------------------------------------------------  ---------------------------
    Total                                     21.768ns (7.730ns logic, 14.038ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  18.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_state_q_FSM_FFd6 (FF)
  Destination:          snake/Maddsub_n3786 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      21.752ns (Levels of Logic = 14)
  Clock Path Skew:      -0.016ns (0.321 - 0.337)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_state_q_FSM_FFd6 to snake/Maddsub_n3786
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.CQ       Tcko                  0.430   snake/M_state_q_FSM_FFd7
                                                       snake/M_state_q_FSM_FFd6
    SLICE_X17Y37.B1      net (fanout=103)      1.981   snake/M_state_q_FSM_FFd6
    SLICE_X17Y37.BMUX    Tilo                  0.337   snake/debug_en_M_state_q[4]_OR_555_o_inv1
                                                       snake/M_state_q_M_state_q[4]_M_ram_write_q_Select_1860_o2111
    SLICE_X17Y37.A5      net (fanout=2)        0.449   snake/M_state_q_M_state_q[4]_M_ram_write_q_Select_1860_o211
    SLICE_X17Y37.A       Tilo                  0.259   snake/debug_en_M_state_q[4]_OR_555_o_inv1
                                                       snake/M_state_q_M_state_q[4]_M_ram_write_q_Select_1860_o212
    SLICE_X17Y37.C1      net (fanout=5)        1.232   snake/M_state_q_M_state_q[4]_M_ram_write_q_Select_1860_o21
    SLICE_X17Y37.C       Tilo                  0.259   snake/debug_en_M_state_q[4]_OR_555_o_inv1
                                                       snake/debug_en_M_state_q[4]_OR_555_o_inv2_SW0
    SLICE_X17Y37.D4      net (fanout=1)        0.495   snake/N372
    SLICE_X17Y37.D       Tilo                  0.259   snake/debug_en_M_state_q[4]_OR_555_o_inv1
                                                       snake/debug_en_M_state_q[4]_OR_555_o_inv2
    SLICE_X15Y41.B3      net (fanout=25)       1.120   snake/debug_en_M_state_q[4]_OR_555_o_inv1
    SLICE_X15Y41.B       Tilo                  0.259   snake/M_alu_b[1]
                                                       snake/debug_en_M_state_q[4]_OR_555_o_inv3
    SLICE_X16Y39.A4      net (fanout=47)       1.043   snake/M_alu_b[3]
    SLICE_X16Y39.A       Tilo                  0.254   snake/alu/Mmux_alu20
                                                       snake/M_alu_b<0>LogicTrst
    DSP48_X0Y10.A0       net (fanout=38)       1.576   snake/M_alu_b[0]
    DSP48_X0Y10.M3       Tdspdo_A_M            3.265   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X13Y41.B5      net (fanout=1)        1.288   snake/alu/add/n0023[3]
    SLICE_X13Y41.B       Tilo                  0.259   snake/N302
                                                       snake/alu/add/Mmux_sum101
    SLICE_X13Y39.D2      net (fanout=2)        0.774   snake/alu/M_add_out[3]
    SLICE_X13Y39.D       Tilo                  0.259   snake/M_r1_q[3]
                                                       snake/alu/Mmux_alu203
    SLICE_X13Y43.C3      net (fanout=4)        1.301   snake/M_alu_alu[3]
    SLICE_X13Y43.C       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0
    SLICE_X13Y43.D5      net (fanout=1)        0.234   snake/N304
    SLICE_X13Y43.D       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14
    SLICE_X10Y44.C5      net (fanout=4)        0.725   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
    SLICE_X10Y44.C       Tilo                  0.235   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.D5      net (fanout=5)        0.251   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.DMUX    Tilo                  0.298   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>11
    SLICE_X5Y39.C3       net (fanout=3)        1.186   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>1
    SLICE_X5Y39.C        Tilo                  0.259   snake/M_vram_refresh_ctr_q[5]
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<4>1
    DSP48_X0Y9.C4        net (fanout=1)        0.826   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[4]
    DSP48_X0Y9.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3786
                                                       snake/Maddsub_n3786
    -------------------------------------------------  ---------------------------
    Total                                     21.752ns (7.271ns logic, 14.481ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  18.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_state_q_FSM_FFd6 (FF)
  Destination:          snake/Maddsub_n3786 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      21.750ns (Levels of Logic = 14)
  Clock Path Skew:      -0.016ns (0.321 - 0.337)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_state_q_FSM_FFd6 to snake/Maddsub_n3786
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.CQ       Tcko                  0.430   snake/M_state_q_FSM_FFd7
                                                       snake/M_state_q_FSM_FFd6
    SLICE_X17Y37.B1      net (fanout=103)      1.981   snake/M_state_q_FSM_FFd6
    SLICE_X17Y37.BMUX    Tilo                  0.337   snake/debug_en_M_state_q[4]_OR_555_o_inv1
                                                       snake/M_state_q_M_state_q[4]_M_ram_write_q_Select_1860_o2111
    SLICE_X17Y37.A5      net (fanout=2)        0.449   snake/M_state_q_M_state_q[4]_M_ram_write_q_Select_1860_o211
    SLICE_X17Y37.A       Tilo                  0.259   snake/debug_en_M_state_q[4]_OR_555_o_inv1
                                                       snake/M_state_q_M_state_q[4]_M_ram_write_q_Select_1860_o212
    SLICE_X17Y37.C1      net (fanout=5)        1.232   snake/M_state_q_M_state_q[4]_M_ram_write_q_Select_1860_o21
    SLICE_X17Y37.C       Tilo                  0.259   snake/debug_en_M_state_q[4]_OR_555_o_inv1
                                                       snake/debug_en_M_state_q[4]_OR_555_o_inv2_SW0
    SLICE_X17Y37.D4      net (fanout=1)        0.495   snake/N372
    SLICE_X17Y37.D       Tilo                  0.259   snake/debug_en_M_state_q[4]_OR_555_o_inv1
                                                       snake/debug_en_M_state_q[4]_OR_555_o_inv2
    SLICE_X15Y41.B3      net (fanout=25)       1.120   snake/debug_en_M_state_q[4]_OR_555_o_inv1
    SLICE_X15Y41.B       Tilo                  0.259   snake/M_alu_b[1]
                                                       snake/debug_en_M_state_q[4]_OR_555_o_inv3
    SLICE_X16Y39.A4      net (fanout=47)       1.043   snake/M_alu_b[3]
    SLICE_X16Y39.A       Tilo                  0.254   snake/alu/Mmux_alu20
                                                       snake/M_alu_b<0>LogicTrst
    DSP48_X0Y10.A0       net (fanout=38)       1.576   snake/M_alu_b[0]
    DSP48_X0Y10.M3       Tdspdo_A_M            3.265   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X13Y41.B5      net (fanout=1)        1.288   snake/alu/add/n0023[3]
    SLICE_X13Y41.B       Tilo                  0.259   snake/N302
                                                       snake/alu/add/Mmux_sum101
    SLICE_X13Y39.D2      net (fanout=2)        0.774   snake/alu/M_add_out[3]
    SLICE_X13Y39.D       Tilo                  0.259   snake/M_r1_q[3]
                                                       snake/alu/Mmux_alu203
    SLICE_X13Y43.C3      net (fanout=4)        1.301   snake/M_alu_alu[3]
    SLICE_X13Y43.C       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0
    SLICE_X13Y43.D5      net (fanout=1)        0.234   snake/N304
    SLICE_X13Y43.D       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14
    SLICE_X10Y44.C5      net (fanout=4)        0.725   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
    SLICE_X10Y44.C       Tilo                  0.235   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.D5      net (fanout=5)        0.251   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.D       Tilo                  0.235   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>2321
    SLICE_X7Y39.C1       net (fanout=1)        1.328   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
    SLICE_X7Y39.C        Tilo                  0.259   snake/M_vram_refresh_ctr_q[11]
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<11>
    DSP48_X0Y9.C11       net (fanout=1)        0.745   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[11]
    DSP48_X0Y9.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3786
                                                       snake/Maddsub_n3786
    -------------------------------------------------  ---------------------------
    Total                                     21.750ns (7.208ns logic, 14.542ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  18.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_state_q_FSM_FFd5 (FF)
  Destination:          snake/Maddsub_n3786 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      21.741ns (Levels of Logic = 14)
  Clock Path Skew:      -0.016ns (0.321 - 0.337)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_state_q_FSM_FFd5 to snake/Maddsub_n3786
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.AQ       Tcko                  0.430   snake/M_state_q_FSM_FFd7
                                                       snake/M_state_q_FSM_FFd5
    SLICE_X17Y37.B5      net (fanout=134)      1.824   snake/M_state_q_FSM_FFd5
    SLICE_X17Y37.BMUX    Tilo                  0.337   snake/debug_en_M_state_q[4]_OR_555_o_inv1
                                                       snake/M_state_q_M_state_q[4]_M_ram_write_q_Select_1860_o2111
    SLICE_X17Y37.A5      net (fanout=2)        0.449   snake/M_state_q_M_state_q[4]_M_ram_write_q_Select_1860_o211
    SLICE_X17Y37.A       Tilo                  0.259   snake/debug_en_M_state_q[4]_OR_555_o_inv1
                                                       snake/M_state_q_M_state_q[4]_M_ram_write_q_Select_1860_o212
    SLICE_X17Y37.C1      net (fanout=5)        1.232   snake/M_state_q_M_state_q[4]_M_ram_write_q_Select_1860_o21
    SLICE_X17Y37.C       Tilo                  0.259   snake/debug_en_M_state_q[4]_OR_555_o_inv1
                                                       snake/debug_en_M_state_q[4]_OR_555_o_inv2_SW0
    SLICE_X17Y37.D4      net (fanout=1)        0.495   snake/N372
    SLICE_X17Y37.D       Tilo                  0.259   snake/debug_en_M_state_q[4]_OR_555_o_inv1
                                                       snake/debug_en_M_state_q[4]_OR_555_o_inv2
    SLICE_X15Y41.B3      net (fanout=25)       1.120   snake/debug_en_M_state_q[4]_OR_555_o_inv1
    SLICE_X15Y41.B       Tilo                  0.259   snake/M_alu_b[1]
                                                       snake/debug_en_M_state_q[4]_OR_555_o_inv3
    SLICE_X16Y39.A4      net (fanout=47)       1.043   snake/M_alu_b[3]
    SLICE_X16Y39.A       Tilo                  0.254   snake/alu/Mmux_alu20
                                                       snake/M_alu_b<0>LogicTrst
    DSP48_X0Y10.A0       net (fanout=38)       1.576   snake/M_alu_b[0]
    DSP48_X0Y10.M3       Tdspdo_A_M            3.265   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X13Y41.B5      net (fanout=1)        1.288   snake/alu/add/n0023[3]
    SLICE_X13Y41.B       Tilo                  0.259   snake/N302
                                                       snake/alu/add/Mmux_sum101
    SLICE_X13Y39.D2      net (fanout=2)        0.774   snake/alu/M_add_out[3]
    SLICE_X13Y39.D       Tilo                  0.259   snake/M_r1_q[3]
                                                       snake/alu/Mmux_alu203
    SLICE_X13Y43.C3      net (fanout=4)        1.301   snake/M_alu_alu[3]
    SLICE_X13Y43.C       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0
    SLICE_X13Y43.D5      net (fanout=1)        0.234   snake/N304
    SLICE_X13Y43.D       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14
    SLICE_X10Y44.C5      net (fanout=4)        0.725   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
    SLICE_X10Y44.C       Tilo                  0.235   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.D5      net (fanout=5)        0.251   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.DMUX    Tilo                  0.298   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>11
    SLICE_X5Y39.B1       net (fanout=3)        1.349   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>1
    SLICE_X5Y39.B        Tilo                  0.259   snake/M_vram_refresh_ctr_q[5]
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<3>1
    DSP48_X0Y9.C3        net (fanout=1)        0.809   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[3]
    DSP48_X0Y9.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3786
                                                       snake/Maddsub_n3786
    -------------------------------------------------  ---------------------------
    Total                                     21.741ns (7.271ns logic, 14.470ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  18.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_input_counter_q_8 (FF)
  Destination:          snake/Maddsub_n3786 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      21.658ns (Levels of Logic = 14)
  Clock Path Skew:      -0.098ns (0.626 - 0.724)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_input_counter_q_8 to snake/Maddsub_n3786
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y49.AQ       Tcko                  0.430   snake/M_input_counter_q[10]
                                                       snake/M_input_counter_q_8
    SLICE_X6Y48.C1       net (fanout=3)        1.499   snake/M_input_counter_q[8]
    SLICE_X6Y48.COUT     Topcyc                0.325   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut<2>
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<3>
    SLICE_X6Y49.CIN      net (fanout=1)        0.003   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]
    SLICE_X6Y49.COUT     Tbyp                  0.091   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<7>
    SLICE_X6Y50.CIN      net (fanout=1)        0.003   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
    SLICE_X6Y50.BMUX     Tcinb                 0.239   vga/rom/Mmux_row_of_pixels1167
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<9>
    SLICE_X16Y35.A2      net (fanout=68)       2.487   snake/GND_31_o_M_r4_q[31]_equal_1650_o
    SLICE_X16Y35.A       Tilo                  0.254   snake/N184
                                                       snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X14Y48.B6      net (fanout=46)       1.347   snake/M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X14Y48.B       Tilo                  0.235   snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11
                                                       snake/M_alu_a<12>LogicTrst_SW1
    SLICE_X14Y48.A3      net (fanout=1)        0.468   snake/N366
    SLICE_X14Y48.A       Tilo                  0.235   snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11
                                                       snake/M_alu_a<12>LogicTrst
    DSP48_X0Y10.B12      net (fanout=5)        1.614   snake/M_alu_a[12]
    DSP48_X0Y10.M3       Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X13Y41.B5      net (fanout=1)        1.288   snake/alu/add/n0023[3]
    SLICE_X13Y41.B       Tilo                  0.259   snake/N302
                                                       snake/alu/add/Mmux_sum101
    SLICE_X13Y39.D2      net (fanout=2)        0.774   snake/alu/M_add_out[3]
    SLICE_X13Y39.D       Tilo                  0.259   snake/M_r1_q[3]
                                                       snake/alu/Mmux_alu203
    SLICE_X13Y43.C3      net (fanout=4)        1.301   snake/M_alu_alu[3]
    SLICE_X13Y43.C       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0
    SLICE_X13Y43.D5      net (fanout=1)        0.234   snake/N304
    SLICE_X13Y43.D       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14
    SLICE_X10Y44.C5      net (fanout=4)        0.725   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
    SLICE_X10Y44.C       Tilo                  0.235   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.D5      net (fanout=5)        0.251   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.DMUX    Tilo                  0.298   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>11
    SLICE_X5Y39.C3       net (fanout=3)        1.186   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>1
    SLICE_X5Y39.C        Tilo                  0.259   snake/M_vram_refresh_ctr_q[5]
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<4>1
    DSP48_X0Y9.C4        net (fanout=1)        0.826   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[4]
    DSP48_X0Y9.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3786
                                                       snake/Maddsub_n3786
    -------------------------------------------------  ---------------------------
    Total                                     21.658ns (7.652ns logic, 14.006ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  18.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_input_counter_q_8 (FF)
  Destination:          snake/Maddsub_n3786 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      21.656ns (Levels of Logic = 14)
  Clock Path Skew:      -0.098ns (0.626 - 0.724)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_input_counter_q_8 to snake/Maddsub_n3786
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y49.AQ       Tcko                  0.430   snake/M_input_counter_q[10]
                                                       snake/M_input_counter_q_8
    SLICE_X6Y48.C1       net (fanout=3)        1.499   snake/M_input_counter_q[8]
    SLICE_X6Y48.COUT     Topcyc                0.325   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut<2>
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<3>
    SLICE_X6Y49.CIN      net (fanout=1)        0.003   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]
    SLICE_X6Y49.COUT     Tbyp                  0.091   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<7>
    SLICE_X6Y50.CIN      net (fanout=1)        0.003   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
    SLICE_X6Y50.BMUX     Tcinb                 0.239   vga/rom/Mmux_row_of_pixels1167
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<9>
    SLICE_X16Y35.A2      net (fanout=68)       2.487   snake/GND_31_o_M_r4_q[31]_equal_1650_o
    SLICE_X16Y35.A       Tilo                  0.254   snake/N184
                                                       snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X14Y48.B6      net (fanout=46)       1.347   snake/M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X14Y48.B       Tilo                  0.235   snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11
                                                       snake/M_alu_a<12>LogicTrst_SW1
    SLICE_X14Y48.A3      net (fanout=1)        0.468   snake/N366
    SLICE_X14Y48.A       Tilo                  0.235   snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11
                                                       snake/M_alu_a<12>LogicTrst
    DSP48_X0Y10.B12      net (fanout=5)        1.614   snake/M_alu_a[12]
    DSP48_X0Y10.M3       Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X13Y41.B5      net (fanout=1)        1.288   snake/alu/add/n0023[3]
    SLICE_X13Y41.B       Tilo                  0.259   snake/N302
                                                       snake/alu/add/Mmux_sum101
    SLICE_X13Y39.D2      net (fanout=2)        0.774   snake/alu/M_add_out[3]
    SLICE_X13Y39.D       Tilo                  0.259   snake/M_r1_q[3]
                                                       snake/alu/Mmux_alu203
    SLICE_X13Y43.C3      net (fanout=4)        1.301   snake/M_alu_alu[3]
    SLICE_X13Y43.C       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0
    SLICE_X13Y43.D5      net (fanout=1)        0.234   snake/N304
    SLICE_X13Y43.D       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14
    SLICE_X10Y44.C5      net (fanout=4)        0.725   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
    SLICE_X10Y44.C       Tilo                  0.235   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.D5      net (fanout=5)        0.251   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.D       Tilo                  0.235   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>2321
    SLICE_X7Y39.C1       net (fanout=1)        1.328   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
    SLICE_X7Y39.C        Tilo                  0.259   snake/M_vram_refresh_ctr_q[11]
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<11>
    DSP48_X0Y9.C11       net (fanout=1)        0.745   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[11]
    DSP48_X0Y9.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3786
                                                       snake/Maddsub_n3786
    -------------------------------------------------  ---------------------------
    Total                                     21.656ns (7.589ns logic, 14.067ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  18.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_r4_q_1 (FF)
  Destination:          snake/Maddsub_n3786 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      21.708ns (Levels of Logic = 14)
  Clock Path Skew:      -0.028ns (0.321 - 0.349)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_r4_q_1 to snake/Maddsub_n3786
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y45.CQ       Tcko                  0.525   snake/M_r4_q[2]
                                                       snake/M_r4_q_1
    SLICE_X6Y48.A2       net (fanout=2)        1.161   snake/M_r4_q[1]
    SLICE_X6Y48.COUT     Topcya                0.472   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut<0>
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<3>
    SLICE_X6Y49.CIN      net (fanout=1)        0.003   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]
    SLICE_X6Y49.COUT     Tbyp                  0.091   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<7>
    SLICE_X6Y50.CIN      net (fanout=1)        0.003   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
    SLICE_X6Y50.BMUX     Tcinb                 0.239   vga/rom/Mmux_row_of_pixels1167
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<9>
    SLICE_X16Y35.A2      net (fanout=68)       2.487   snake/GND_31_o_M_r4_q[31]_equal_1650_o
    SLICE_X16Y35.A       Tilo                  0.254   snake/N184
                                                       snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X14Y48.B6      net (fanout=46)       1.347   snake/M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X14Y48.B       Tilo                  0.235   snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11
                                                       snake/M_alu_a<12>LogicTrst_SW1
    SLICE_X14Y48.A3      net (fanout=1)        0.468   snake/N366
    SLICE_X14Y48.A       Tilo                  0.235   snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11
                                                       snake/M_alu_a<12>LogicTrst
    DSP48_X0Y10.B12      net (fanout=5)        1.614   snake/M_alu_a[12]
    DSP48_X0Y10.M3       Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X13Y41.B5      net (fanout=1)        1.288   snake/alu/add/n0023[3]
    SLICE_X13Y41.B       Tilo                  0.259   snake/N302
                                                       snake/alu/add/Mmux_sum101
    SLICE_X13Y39.D2      net (fanout=2)        0.774   snake/alu/M_add_out[3]
    SLICE_X13Y39.D       Tilo                  0.259   snake/M_r1_q[3]
                                                       snake/alu/Mmux_alu203
    SLICE_X13Y43.C3      net (fanout=4)        1.301   snake/M_alu_alu[3]
    SLICE_X13Y43.C       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0
    SLICE_X13Y43.D5      net (fanout=1)        0.234   snake/N304
    SLICE_X13Y43.D       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14
    SLICE_X10Y44.C5      net (fanout=4)        0.725   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
    SLICE_X10Y44.C       Tilo                  0.235   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.D5      net (fanout=5)        0.251   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.DMUX    Tilo                  0.298   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>11
    SLICE_X5Y39.B1       net (fanout=3)        1.349   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>1
    SLICE_X5Y39.B        Tilo                  0.259   snake/M_vram_refresh_ctr_q[5]
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<3>1
    DSP48_X0Y9.C3        net (fanout=1)        0.809   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[3]
    DSP48_X0Y9.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3786
                                                       snake/Maddsub_n3786
    -------------------------------------------------  ---------------------------
    Total                                     21.708ns (7.894ns logic, 13.814ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  18.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_input_counter_q_2 (FF)
  Destination:          snake/Maddsub_n3786 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      21.612ns (Levels of Logic = 14)
  Clock Path Skew:      -0.097ns (0.626 - 0.723)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_input_counter_q_2 to snake/Maddsub_n3786
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y50.CQ       Tcko                  0.430   snake/M_input_counter_q[3]
                                                       snake/M_input_counter_q_2
    SLICE_X6Y48.A6       net (fanout=3)        1.160   snake/M_input_counter_q[2]
    SLICE_X6Y48.COUT     Topcya                0.472   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut<0>
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<3>
    SLICE_X6Y49.CIN      net (fanout=1)        0.003   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]
    SLICE_X6Y49.COUT     Tbyp                  0.091   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<7>
    SLICE_X6Y50.CIN      net (fanout=1)        0.003   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
    SLICE_X6Y50.BMUX     Tcinb                 0.239   vga/rom/Mmux_row_of_pixels1167
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<9>
    SLICE_X16Y35.A2      net (fanout=68)       2.487   snake/GND_31_o_M_r4_q[31]_equal_1650_o
    SLICE_X16Y35.A       Tilo                  0.254   snake/N184
                                                       snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X14Y48.B6      net (fanout=46)       1.347   snake/M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X14Y48.B       Tilo                  0.235   snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11
                                                       snake/M_alu_a<12>LogicTrst_SW1
    SLICE_X14Y48.A3      net (fanout=1)        0.468   snake/N366
    SLICE_X14Y48.A       Tilo                  0.235   snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11
                                                       snake/M_alu_a<12>LogicTrst
    DSP48_X0Y10.B12      net (fanout=5)        1.614   snake/M_alu_a[12]
    DSP48_X0Y10.M3       Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X13Y41.B5      net (fanout=1)        1.288   snake/alu/add/n0023[3]
    SLICE_X13Y41.B       Tilo                  0.259   snake/N302
                                                       snake/alu/add/Mmux_sum101
    SLICE_X13Y39.D2      net (fanout=2)        0.774   snake/alu/M_add_out[3]
    SLICE_X13Y39.D       Tilo                  0.259   snake/M_r1_q[3]
                                                       snake/alu/Mmux_alu203
    SLICE_X13Y43.C3      net (fanout=4)        1.301   snake/M_alu_alu[3]
    SLICE_X13Y43.C       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0
    SLICE_X13Y43.D5      net (fanout=1)        0.234   snake/N304
    SLICE_X13Y43.D       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14
    SLICE_X10Y44.C5      net (fanout=4)        0.725   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
    SLICE_X10Y44.C       Tilo                  0.235   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.D5      net (fanout=5)        0.251   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.DMUX    Tilo                  0.298   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>11
    SLICE_X5Y39.B1       net (fanout=3)        1.349   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>1
    SLICE_X5Y39.B        Tilo                  0.259   snake/M_vram_refresh_ctr_q[5]
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<3>1
    DSP48_X0Y9.C3        net (fanout=1)        0.809   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[3]
    DSP48_X0Y9.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3786
                                                       snake/Maddsub_n3786
    -------------------------------------------------  ---------------------------
    Total                                     21.612ns (7.799ns logic, 13.813ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  18.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_input_counter_q_8 (FF)
  Destination:          snake/Maddsub_n3786 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      21.602ns (Levels of Logic = 14)
  Clock Path Skew:      -0.098ns (0.626 - 0.724)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_input_counter_q_8 to snake/Maddsub_n3786
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y49.AQ       Tcko                  0.430   snake/M_input_counter_q[10]
                                                       snake/M_input_counter_q_8
    SLICE_X6Y48.C1       net (fanout=3)        1.499   snake/M_input_counter_q[8]
    SLICE_X6Y48.COUT     Topcyc                0.325   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut<2>
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<3>
    SLICE_X6Y49.CIN      net (fanout=1)        0.003   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]
    SLICE_X6Y49.COUT     Tbyp                  0.091   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<7>
    SLICE_X6Y50.CIN      net (fanout=1)        0.003   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
    SLICE_X6Y50.BMUX     Tcinb                 0.239   vga/rom/Mmux_row_of_pixels1167
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<9>
    SLICE_X16Y35.A2      net (fanout=68)       2.487   snake/GND_31_o_M_r4_q[31]_equal_1650_o
    SLICE_X16Y35.A       Tilo                  0.254   snake/N184
                                                       snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X19Y41.B4      net (fanout=46)       1.364   snake/M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X19Y41.B       Tilo                  0.259   snake/N332
                                                       snake/M_alu_a<10>LogicTrst_SW1
    SLICE_X19Y41.A5      net (fanout=1)        0.230   snake/N370
    SLICE_X19Y41.A       Tilo                  0.259   snake/N332
                                                       snake/M_alu_a<10>LogicTrst
    DSP48_X0Y10.B10      net (fanout=5)        1.585   snake/M_alu_a[10]
    DSP48_X0Y10.M3       Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X13Y41.B5      net (fanout=1)        1.288   snake/alu/add/n0023[3]
    SLICE_X13Y41.B       Tilo                  0.259   snake/N302
                                                       snake/alu/add/Mmux_sum101
    SLICE_X13Y39.D2      net (fanout=2)        0.774   snake/alu/M_add_out[3]
    SLICE_X13Y39.D       Tilo                  0.259   snake/M_r1_q[3]
                                                       snake/alu/Mmux_alu203
    SLICE_X13Y43.C3      net (fanout=4)        1.301   snake/M_alu_alu[3]
    SLICE_X13Y43.C       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0
    SLICE_X13Y43.D5      net (fanout=1)        0.234   snake/N304
    SLICE_X13Y43.D       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14
    SLICE_X10Y44.C5      net (fanout=4)        0.725   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
    SLICE_X10Y44.C       Tilo                  0.235   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.D5      net (fanout=5)        0.251   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.DMUX    Tilo                  0.298   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>11
    SLICE_X5Y39.B1       net (fanout=3)        1.349   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>1
    SLICE_X5Y39.B        Tilo                  0.259   snake/M_vram_refresh_ctr_q[5]
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<3>1
    DSP48_X0Y9.C3        net (fanout=1)        0.809   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[3]
    DSP48_X0Y9.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3786
                                                       snake/Maddsub_n3786
    -------------------------------------------------  ---------------------------
    Total                                     21.602ns (7.700ns logic, 13.902ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  18.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_input_counter_q_3 (FF)
  Destination:          snake/Maddsub_n3786 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      21.602ns (Levels of Logic = 14)
  Clock Path Skew:      -0.097ns (0.626 - 0.723)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_input_counter_q_3 to snake/Maddsub_n3786
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y50.DQ       Tcko                  0.430   snake/M_input_counter_q[3]
                                                       snake/M_input_counter_q_3
    SLICE_X6Y48.B4       net (fanout=3)        1.320   snake/M_input_counter_q[3]
    SLICE_X6Y48.COUT     Topcyb                0.448   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut<1>
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<3>
    SLICE_X6Y49.CIN      net (fanout=1)        0.003   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]
    SLICE_X6Y49.COUT     Tbyp                  0.091   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<7>
    SLICE_X6Y50.CIN      net (fanout=1)        0.003   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
    SLICE_X6Y50.BMUX     Tcinb                 0.239   vga/rom/Mmux_row_of_pixels1167
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<9>
    SLICE_X16Y35.A2      net (fanout=68)       2.487   snake/GND_31_o_M_r4_q[31]_equal_1650_o
    SLICE_X16Y35.A       Tilo                  0.254   snake/N184
                                                       snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X14Y48.B6      net (fanout=46)       1.347   snake/M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X14Y48.B       Tilo                  0.235   snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11
                                                       snake/M_alu_a<12>LogicTrst_SW1
    SLICE_X14Y48.A3      net (fanout=1)        0.468   snake/N366
    SLICE_X14Y48.A       Tilo                  0.235   snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11
                                                       snake/M_alu_a<12>LogicTrst
    DSP48_X0Y10.B12      net (fanout=5)        1.614   snake/M_alu_a[12]
    DSP48_X0Y10.M3       Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X13Y41.B5      net (fanout=1)        1.288   snake/alu/add/n0023[3]
    SLICE_X13Y41.B       Tilo                  0.259   snake/N302
                                                       snake/alu/add/Mmux_sum101
    SLICE_X13Y39.D2      net (fanout=2)        0.774   snake/alu/M_add_out[3]
    SLICE_X13Y39.D       Tilo                  0.259   snake/M_r1_q[3]
                                                       snake/alu/Mmux_alu203
    SLICE_X13Y43.C3      net (fanout=4)        1.301   snake/M_alu_alu[3]
    SLICE_X13Y43.C       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0
    SLICE_X13Y43.D5      net (fanout=1)        0.234   snake/N304
    SLICE_X13Y43.D       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14
    SLICE_X10Y44.C5      net (fanout=4)        0.725   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
    SLICE_X10Y44.C       Tilo                  0.235   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.D5      net (fanout=5)        0.251   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.DMUX    Tilo                  0.298   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>11
    SLICE_X5Y39.C3       net (fanout=3)        1.186   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>1
    SLICE_X5Y39.C        Tilo                  0.259   snake/M_vram_refresh_ctr_q[5]
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<4>1
    DSP48_X0Y9.C4        net (fanout=1)        0.826   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[4]
    DSP48_X0Y9.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3786
                                                       snake/Maddsub_n3786
    -------------------------------------------------  ---------------------------
    Total                                     21.602ns (7.775ns logic, 13.827ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  18.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_input_counter_q_3 (FF)
  Destination:          snake/Maddsub_n3786 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      21.600ns (Levels of Logic = 14)
  Clock Path Skew:      -0.097ns (0.626 - 0.723)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_input_counter_q_3 to snake/Maddsub_n3786
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y50.DQ       Tcko                  0.430   snake/M_input_counter_q[3]
                                                       snake/M_input_counter_q_3
    SLICE_X6Y48.B4       net (fanout=3)        1.320   snake/M_input_counter_q[3]
    SLICE_X6Y48.COUT     Topcyb                0.448   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut<1>
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<3>
    SLICE_X6Y49.CIN      net (fanout=1)        0.003   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]
    SLICE_X6Y49.COUT     Tbyp                  0.091   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<7>
    SLICE_X6Y50.CIN      net (fanout=1)        0.003   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
    SLICE_X6Y50.BMUX     Tcinb                 0.239   vga/rom/Mmux_row_of_pixels1167
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<9>
    SLICE_X16Y35.A2      net (fanout=68)       2.487   snake/GND_31_o_M_r4_q[31]_equal_1650_o
    SLICE_X16Y35.A       Tilo                  0.254   snake/N184
                                                       snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X14Y48.B6      net (fanout=46)       1.347   snake/M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X14Y48.B       Tilo                  0.235   snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11
                                                       snake/M_alu_a<12>LogicTrst_SW1
    SLICE_X14Y48.A3      net (fanout=1)        0.468   snake/N366
    SLICE_X14Y48.A       Tilo                  0.235   snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11
                                                       snake/M_alu_a<12>LogicTrst
    DSP48_X0Y10.B12      net (fanout=5)        1.614   snake/M_alu_a[12]
    DSP48_X0Y10.M3       Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X13Y41.B5      net (fanout=1)        1.288   snake/alu/add/n0023[3]
    SLICE_X13Y41.B       Tilo                  0.259   snake/N302
                                                       snake/alu/add/Mmux_sum101
    SLICE_X13Y39.D2      net (fanout=2)        0.774   snake/alu/M_add_out[3]
    SLICE_X13Y39.D       Tilo                  0.259   snake/M_r1_q[3]
                                                       snake/alu/Mmux_alu203
    SLICE_X13Y43.C3      net (fanout=4)        1.301   snake/M_alu_alu[3]
    SLICE_X13Y43.C       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0
    SLICE_X13Y43.D5      net (fanout=1)        0.234   snake/N304
    SLICE_X13Y43.D       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14
    SLICE_X10Y44.C5      net (fanout=4)        0.725   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
    SLICE_X10Y44.C       Tilo                  0.235   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.D5      net (fanout=5)        0.251   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.D       Tilo                  0.235   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>2321
    SLICE_X7Y39.C1       net (fanout=1)        1.328   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
    SLICE_X7Y39.C        Tilo                  0.259   snake/M_vram_refresh_ctr_q[11]
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<11>
    DSP48_X0Y9.C11       net (fanout=1)        0.745   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[11]
    DSP48_X0Y9.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3786
                                                       snake/Maddsub_n3786
    -------------------------------------------------  ---------------------------
    Total                                     21.600ns (7.712ns logic, 13.888ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  18.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_input_counter_q_19 (FF)
  Destination:          snake/Maddsub_n3786 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      21.610ns (Levels of Logic = 13)
  Clock Path Skew:      -0.086ns (0.626 - 0.712)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_input_counter_q_19 to snake/Maddsub_n3786
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y55.AQ       Tcko                  0.430   snake/M_input_counter_q[22]
                                                       snake/M_input_counter_q_19
    SLICE_X6Y49.C2       net (fanout=3)        1.747   snake/M_input_counter_q[19]
    SLICE_X6Y49.COUT     Topcyc                0.325   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut<6>
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<7>
    SLICE_X6Y50.CIN      net (fanout=1)        0.003   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
    SLICE_X6Y50.BMUX     Tcinb                 0.239   vga/rom/Mmux_row_of_pixels1167
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<9>
    SLICE_X16Y35.A2      net (fanout=68)       2.487   snake/GND_31_o_M_r4_q[31]_equal_1650_o
    SLICE_X16Y35.A       Tilo                  0.254   snake/N184
                                                       snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X19Y41.B4      net (fanout=46)       1.364   snake/M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X19Y41.B       Tilo                  0.259   snake/N332
                                                       snake/M_alu_a<10>LogicTrst_SW1
    SLICE_X19Y41.A5      net (fanout=1)        0.230   snake/N370
    SLICE_X19Y41.A       Tilo                  0.259   snake/N332
                                                       snake/M_alu_a<10>LogicTrst
    DSP48_X0Y10.B10      net (fanout=5)        1.585   snake/M_alu_a[10]
    DSP48_X0Y10.M3       Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X13Y41.B5      net (fanout=1)        1.288   snake/alu/add/n0023[3]
    SLICE_X13Y41.B       Tilo                  0.259   snake/N302
                                                       snake/alu/add/Mmux_sum101
    SLICE_X13Y39.D2      net (fanout=2)        0.774   snake/alu/M_add_out[3]
    SLICE_X13Y39.D       Tilo                  0.259   snake/M_r1_q[3]
                                                       snake/alu/Mmux_alu203
    SLICE_X13Y43.C3      net (fanout=4)        1.301   snake/M_alu_alu[3]
    SLICE_X13Y43.C       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0
    SLICE_X13Y43.D5      net (fanout=1)        0.234   snake/N304
    SLICE_X13Y43.D       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14
    SLICE_X10Y44.C5      net (fanout=4)        0.725   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
    SLICE_X10Y44.C       Tilo                  0.235   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.D5      net (fanout=5)        0.251   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.DMUX    Tilo                  0.298   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>11
    SLICE_X5Y39.C3       net (fanout=3)        1.186   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>1
    SLICE_X5Y39.C        Tilo                  0.259   snake/M_vram_refresh_ctr_q[5]
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<4>1
    DSP48_X0Y9.C4        net (fanout=1)        0.826   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[4]
    DSP48_X0Y9.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3786
                                                       snake/Maddsub_n3786
    -------------------------------------------------  ---------------------------
    Total                                     21.610ns (7.609ns logic, 14.001ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  18.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_input_counter_q_19 (FF)
  Destination:          snake/Maddsub_n3786 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      21.608ns (Levels of Logic = 13)
  Clock Path Skew:      -0.086ns (0.626 - 0.712)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_input_counter_q_19 to snake/Maddsub_n3786
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y55.AQ       Tcko                  0.430   snake/M_input_counter_q[22]
                                                       snake/M_input_counter_q_19
    SLICE_X6Y49.C2       net (fanout=3)        1.747   snake/M_input_counter_q[19]
    SLICE_X6Y49.COUT     Topcyc                0.325   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut<6>
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<7>
    SLICE_X6Y50.CIN      net (fanout=1)        0.003   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
    SLICE_X6Y50.BMUX     Tcinb                 0.239   vga/rom/Mmux_row_of_pixels1167
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<9>
    SLICE_X16Y35.A2      net (fanout=68)       2.487   snake/GND_31_o_M_r4_q[31]_equal_1650_o
    SLICE_X16Y35.A       Tilo                  0.254   snake/N184
                                                       snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X19Y41.B4      net (fanout=46)       1.364   snake/M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X19Y41.B       Tilo                  0.259   snake/N332
                                                       snake/M_alu_a<10>LogicTrst_SW1
    SLICE_X19Y41.A5      net (fanout=1)        0.230   snake/N370
    SLICE_X19Y41.A       Tilo                  0.259   snake/N332
                                                       snake/M_alu_a<10>LogicTrst
    DSP48_X0Y10.B10      net (fanout=5)        1.585   snake/M_alu_a[10]
    DSP48_X0Y10.M3       Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X13Y41.B5      net (fanout=1)        1.288   snake/alu/add/n0023[3]
    SLICE_X13Y41.B       Tilo                  0.259   snake/N302
                                                       snake/alu/add/Mmux_sum101
    SLICE_X13Y39.D2      net (fanout=2)        0.774   snake/alu/M_add_out[3]
    SLICE_X13Y39.D       Tilo                  0.259   snake/M_r1_q[3]
                                                       snake/alu/Mmux_alu203
    SLICE_X13Y43.C3      net (fanout=4)        1.301   snake/M_alu_alu[3]
    SLICE_X13Y43.C       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0
    SLICE_X13Y43.D5      net (fanout=1)        0.234   snake/N304
    SLICE_X13Y43.D       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14
    SLICE_X10Y44.C5      net (fanout=4)        0.725   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
    SLICE_X10Y44.C       Tilo                  0.235   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.D5      net (fanout=5)        0.251   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.D       Tilo                  0.235   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>2321
    SLICE_X7Y39.C1       net (fanout=1)        1.328   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
    SLICE_X7Y39.C        Tilo                  0.259   snake/M_vram_refresh_ctr_q[11]
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<11>
    DSP48_X0Y9.C11       net (fanout=1)        0.745   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[11]
    DSP48_X0Y9.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3786
                                                       snake/Maddsub_n3786
    -------------------------------------------------  ---------------------------
    Total                                     21.608ns (7.546ns logic, 14.062ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  18.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_r4_q_14 (FF)
  Destination:          snake/Maddsub_n3786 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      21.661ns (Levels of Logic = 13)
  Clock Path Skew:      -0.026ns (0.321 - 0.347)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_r4_q_14 to snake/Maddsub_n3786
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BQ       Tcko                  0.476   snake/M_r4_q[17]
                                                       snake/M_r4_q_14
    SLICE_X6Y49.A2       net (fanout=2)        1.403   snake/M_r4_q[14]
    SLICE_X6Y49.COUT     Topcya                0.472   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut<4>
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<7>
    SLICE_X6Y50.CIN      net (fanout=1)        0.003   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
    SLICE_X6Y50.BMUX     Tcinb                 0.239   vga/rom/Mmux_row_of_pixels1167
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<9>
    SLICE_X16Y35.A2      net (fanout=68)       2.487   snake/GND_31_o_M_r4_q[31]_equal_1650_o
    SLICE_X16Y35.A       Tilo                  0.254   snake/N184
                                                       snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X14Y48.B6      net (fanout=46)       1.347   snake/M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X14Y48.B       Tilo                  0.235   snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11
                                                       snake/M_alu_a<12>LogicTrst_SW1
    SLICE_X14Y48.A3      net (fanout=1)        0.468   snake/N366
    SLICE_X14Y48.A       Tilo                  0.235   snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11
                                                       snake/M_alu_a<12>LogicTrst
    DSP48_X0Y10.B12      net (fanout=5)        1.614   snake/M_alu_a[12]
    DSP48_X0Y10.M3       Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X13Y41.B5      net (fanout=1)        1.288   snake/alu/add/n0023[3]
    SLICE_X13Y41.B       Tilo                  0.259   snake/N302
                                                       snake/alu/add/Mmux_sum101
    SLICE_X13Y39.D2      net (fanout=2)        0.774   snake/alu/M_add_out[3]
    SLICE_X13Y39.D       Tilo                  0.259   snake/M_r1_q[3]
                                                       snake/alu/Mmux_alu203
    SLICE_X13Y43.C3      net (fanout=4)        1.301   snake/M_alu_alu[3]
    SLICE_X13Y43.C       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0
    SLICE_X13Y43.D5      net (fanout=1)        0.234   snake/N304
    SLICE_X13Y43.D       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14
    SLICE_X10Y44.C5      net (fanout=4)        0.725   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
    SLICE_X10Y44.C       Tilo                  0.235   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.D5      net (fanout=5)        0.251   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.DMUX    Tilo                  0.298   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>11
    SLICE_X5Y39.C3       net (fanout=3)        1.186   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>1
    SLICE_X5Y39.C        Tilo                  0.259   snake/M_vram_refresh_ctr_q[5]
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<4>1
    DSP48_X0Y9.C4        net (fanout=1)        0.826   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[4]
    DSP48_X0Y9.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3786
                                                       snake/Maddsub_n3786
    -------------------------------------------------  ---------------------------
    Total                                     21.661ns (7.754ns logic, 13.907ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  18.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_r4_q_14 (FF)
  Destination:          snake/Maddsub_n3786 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      21.659ns (Levels of Logic = 13)
  Clock Path Skew:      -0.026ns (0.321 - 0.347)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_r4_q_14 to snake/Maddsub_n3786
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BQ       Tcko                  0.476   snake/M_r4_q[17]
                                                       snake/M_r4_q_14
    SLICE_X6Y49.A2       net (fanout=2)        1.403   snake/M_r4_q[14]
    SLICE_X6Y49.COUT     Topcya                0.472   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut<4>
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<7>
    SLICE_X6Y50.CIN      net (fanout=1)        0.003   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
    SLICE_X6Y50.BMUX     Tcinb                 0.239   vga/rom/Mmux_row_of_pixels1167
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<9>
    SLICE_X16Y35.A2      net (fanout=68)       2.487   snake/GND_31_o_M_r4_q[31]_equal_1650_o
    SLICE_X16Y35.A       Tilo                  0.254   snake/N184
                                                       snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X14Y48.B6      net (fanout=46)       1.347   snake/M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X14Y48.B       Tilo                  0.235   snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11
                                                       snake/M_alu_a<12>LogicTrst_SW1
    SLICE_X14Y48.A3      net (fanout=1)        0.468   snake/N366
    SLICE_X14Y48.A       Tilo                  0.235   snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11
                                                       snake/M_alu_a<12>LogicTrst
    DSP48_X0Y10.B12      net (fanout=5)        1.614   snake/M_alu_a[12]
    DSP48_X0Y10.M3       Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X13Y41.B5      net (fanout=1)        1.288   snake/alu/add/n0023[3]
    SLICE_X13Y41.B       Tilo                  0.259   snake/N302
                                                       snake/alu/add/Mmux_sum101
    SLICE_X13Y39.D2      net (fanout=2)        0.774   snake/alu/M_add_out[3]
    SLICE_X13Y39.D       Tilo                  0.259   snake/M_r1_q[3]
                                                       snake/alu/Mmux_alu203
    SLICE_X13Y43.C3      net (fanout=4)        1.301   snake/M_alu_alu[3]
    SLICE_X13Y43.C       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0
    SLICE_X13Y43.D5      net (fanout=1)        0.234   snake/N304
    SLICE_X13Y43.D       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14
    SLICE_X10Y44.C5      net (fanout=4)        0.725   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
    SLICE_X10Y44.C       Tilo                  0.235   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.D5      net (fanout=5)        0.251   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.D       Tilo                  0.235   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>2321
    SLICE_X7Y39.C1       net (fanout=1)        1.328   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
    SLICE_X7Y39.C        Tilo                  0.259   snake/M_vram_refresh_ctr_q[11]
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<11>
    DSP48_X0Y9.C11       net (fanout=1)        0.745   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[11]
    DSP48_X0Y9.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3786
                                                       snake/Maddsub_n3786
    -------------------------------------------------  ---------------------------
    Total                                     21.659ns (7.691ns logic, 13.968ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  18.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_r4_q_5 (FF)
  Destination:          snake/Maddsub_n3786 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      21.636ns (Levels of Logic = 14)
  Clock Path Skew:      -0.028ns (0.321 - 0.349)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_r4_q_5 to snake/Maddsub_n3786
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y45.CQ       Tcko                  0.430   snake/M_r4_q[5]
                                                       snake/M_r4_q_5
    SLICE_X6Y48.B1       net (fanout=2)        1.208   snake/M_r4_q[5]
    SLICE_X6Y48.COUT     Topcyb                0.448   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut<1>
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<3>
    SLICE_X6Y49.CIN      net (fanout=1)        0.003   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]
    SLICE_X6Y49.COUT     Tbyp                  0.091   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<7>
    SLICE_X6Y50.CIN      net (fanout=1)        0.003   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
    SLICE_X6Y50.BMUX     Tcinb                 0.239   vga/rom/Mmux_row_of_pixels1167
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<9>
    SLICE_X16Y35.A2      net (fanout=68)       2.487   snake/GND_31_o_M_r4_q[31]_equal_1650_o
    SLICE_X16Y35.A       Tilo                  0.254   snake/N184
                                                       snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X14Y48.B6      net (fanout=46)       1.347   snake/M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X14Y48.B       Tilo                  0.235   snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11
                                                       snake/M_alu_a<12>LogicTrst_SW1
    SLICE_X14Y48.A3      net (fanout=1)        0.468   snake/N366
    SLICE_X14Y48.A       Tilo                  0.235   snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11
                                                       snake/M_alu_a<12>LogicTrst
    DSP48_X0Y10.B12      net (fanout=5)        1.614   snake/M_alu_a[12]
    DSP48_X0Y10.M3       Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X13Y41.B5      net (fanout=1)        1.288   snake/alu/add/n0023[3]
    SLICE_X13Y41.B       Tilo                  0.259   snake/N302
                                                       snake/alu/add/Mmux_sum101
    SLICE_X13Y39.D2      net (fanout=2)        0.774   snake/alu/M_add_out[3]
    SLICE_X13Y39.D       Tilo                  0.259   snake/M_r1_q[3]
                                                       snake/alu/Mmux_alu203
    SLICE_X13Y43.C3      net (fanout=4)        1.301   snake/M_alu_alu[3]
    SLICE_X13Y43.C       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0
    SLICE_X13Y43.D5      net (fanout=1)        0.234   snake/N304
    SLICE_X13Y43.D       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14
    SLICE_X10Y44.C5      net (fanout=4)        0.725   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
    SLICE_X10Y44.C       Tilo                  0.235   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.D5      net (fanout=5)        0.251   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.DMUX    Tilo                  0.298   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>11
    SLICE_X5Y39.B1       net (fanout=3)        1.349   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>1
    SLICE_X5Y39.B        Tilo                  0.259   snake/M_vram_refresh_ctr_q[5]
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<3>1
    DSP48_X0Y9.C3        net (fanout=1)        0.809   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[3]
    DSP48_X0Y9.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3786
                                                       snake/Maddsub_n3786
    -------------------------------------------------  ---------------------------
    Total                                     21.636ns (7.775ns logic, 13.861ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  18.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_input_counter_q_16 (FF)
  Destination:          snake/Maddsub_n3786 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      21.569ns (Levels of Logic = 13)
  Clock Path Skew:      -0.088ns (0.626 - 0.714)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_input_counter_q_16 to snake/Maddsub_n3786
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y54.BQ       Tcko                  0.430   snake/M_input_counter_q[18]
                                                       snake/M_input_counter_q_16
    SLICE_X6Y49.B1       net (fanout=3)        1.235   snake/M_input_counter_q[16]
    SLICE_X6Y49.COUT     Topcyb                0.448   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut<5>
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<7>
    SLICE_X6Y50.CIN      net (fanout=1)        0.003   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
    SLICE_X6Y50.BMUX     Tcinb                 0.239   vga/rom/Mmux_row_of_pixels1167
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<9>
    SLICE_X16Y35.A2      net (fanout=68)       2.487   snake/GND_31_o_M_r4_q[31]_equal_1650_o
    SLICE_X16Y35.A       Tilo                  0.254   snake/N184
                                                       snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X14Y48.B6      net (fanout=46)       1.347   snake/M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X14Y48.B       Tilo                  0.235   snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11
                                                       snake/M_alu_a<12>LogicTrst_SW1
    SLICE_X14Y48.A3      net (fanout=1)        0.468   snake/N366
    SLICE_X14Y48.A       Tilo                  0.235   snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11
                                                       snake/M_alu_a<12>LogicTrst
    DSP48_X0Y10.B12      net (fanout=5)        1.614   snake/M_alu_a[12]
    DSP48_X0Y10.M3       Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X13Y41.B5      net (fanout=1)        1.288   snake/alu/add/n0023[3]
    SLICE_X13Y41.B       Tilo                  0.259   snake/N302
                                                       snake/alu/add/Mmux_sum101
    SLICE_X13Y39.D2      net (fanout=2)        0.774   snake/alu/M_add_out[3]
    SLICE_X13Y39.D       Tilo                  0.259   snake/M_r1_q[3]
                                                       snake/alu/Mmux_alu203
    SLICE_X13Y43.C3      net (fanout=4)        1.301   snake/M_alu_alu[3]
    SLICE_X13Y43.C       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0
    SLICE_X13Y43.D5      net (fanout=1)        0.234   snake/N304
    SLICE_X13Y43.D       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14
    SLICE_X10Y44.C5      net (fanout=4)        0.725   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
    SLICE_X10Y44.C       Tilo                  0.235   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.D5      net (fanout=5)        0.251   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.DMUX    Tilo                  0.298   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>11
    SLICE_X5Y39.B1       net (fanout=3)        1.349   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>1
    SLICE_X5Y39.B        Tilo                  0.259   snake/M_vram_refresh_ctr_q[5]
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<3>1
    DSP48_X0Y9.C3        net (fanout=1)        0.809   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[3]
    DSP48_X0Y9.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3786
                                                       snake/Maddsub_n3786
    -------------------------------------------------  ---------------------------
    Total                                     21.569ns (7.684ns logic, 13.885ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  18.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_input_counter_q_14 (FF)
  Destination:          snake/Maddsub_n3786 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      21.561ns (Levels of Logic = 13)
  Clock Path Skew:      -0.091ns (0.626 - 0.717)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_input_counter_q_14 to snake/Maddsub_n3786
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y53.DQ       Tcko                  0.430   snake/M_input_counter_q[14]
                                                       snake/M_input_counter_q_14
    SLICE_X6Y49.A1       net (fanout=3)        1.203   snake/M_input_counter_q[14]
    SLICE_X6Y49.COUT     Topcya                0.472   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut<4>
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<7>
    SLICE_X6Y50.CIN      net (fanout=1)        0.003   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
    SLICE_X6Y50.BMUX     Tcinb                 0.239   vga/rom/Mmux_row_of_pixels1167
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<9>
    SLICE_X16Y35.A2      net (fanout=68)       2.487   snake/GND_31_o_M_r4_q[31]_equal_1650_o
    SLICE_X16Y35.A       Tilo                  0.254   snake/N184
                                                       snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X14Y48.B6      net (fanout=46)       1.347   snake/M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X14Y48.B       Tilo                  0.235   snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11
                                                       snake/M_alu_a<12>LogicTrst_SW1
    SLICE_X14Y48.A3      net (fanout=1)        0.468   snake/N366
    SLICE_X14Y48.A       Tilo                  0.235   snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11
                                                       snake/M_alu_a<12>LogicTrst
    DSP48_X0Y10.B12      net (fanout=5)        1.614   snake/M_alu_a[12]
    DSP48_X0Y10.M3       Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X13Y41.B5      net (fanout=1)        1.288   snake/alu/add/n0023[3]
    SLICE_X13Y41.B       Tilo                  0.259   snake/N302
                                                       snake/alu/add/Mmux_sum101
    SLICE_X13Y39.D2      net (fanout=2)        0.774   snake/alu/M_add_out[3]
    SLICE_X13Y39.D       Tilo                  0.259   snake/M_r1_q[3]
                                                       snake/alu/Mmux_alu203
    SLICE_X13Y43.C3      net (fanout=4)        1.301   snake/M_alu_alu[3]
    SLICE_X13Y43.C       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0
    SLICE_X13Y43.D5      net (fanout=1)        0.234   snake/N304
    SLICE_X13Y43.D       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14
    SLICE_X10Y44.C5      net (fanout=4)        0.725   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
    SLICE_X10Y44.C       Tilo                  0.235   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.D5      net (fanout=5)        0.251   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.DMUX    Tilo                  0.298   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>11
    SLICE_X5Y39.B1       net (fanout=3)        1.349   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>1
    SLICE_X5Y39.B        Tilo                  0.259   snake/M_vram_refresh_ctr_q[5]
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<3>1
    DSP48_X0Y9.C3        net (fanout=1)        0.809   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[3]
    DSP48_X0Y9.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3786
                                                       snake/Maddsub_n3786
    -------------------------------------------------  ---------------------------
    Total                                     21.561ns (7.708ns logic, 13.853ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  18.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_r4_q_15 (FF)
  Destination:          snake/Maddsub_n3786 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      21.622ns (Levels of Logic = 13)
  Clock Path Skew:      -0.026ns (0.321 - 0.347)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_r4_q_15 to snake/Maddsub_n3786
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CQ       Tcko                  0.476   snake/M_r4_q[17]
                                                       snake/M_r4_q_15
    SLICE_X6Y49.B5       net (fanout=2)        1.388   snake/M_r4_q[15]
    SLICE_X6Y49.COUT     Topcyb                0.448   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut<5>
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<7>
    SLICE_X6Y50.CIN      net (fanout=1)        0.003   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
    SLICE_X6Y50.BMUX     Tcinb                 0.239   vga/rom/Mmux_row_of_pixels1167
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<9>
    SLICE_X16Y35.A2      net (fanout=68)       2.487   snake/GND_31_o_M_r4_q[31]_equal_1650_o
    SLICE_X16Y35.A       Tilo                  0.254   snake/N184
                                                       snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X14Y48.B6      net (fanout=46)       1.347   snake/M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X14Y48.B       Tilo                  0.235   snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11
                                                       snake/M_alu_a<12>LogicTrst_SW1
    SLICE_X14Y48.A3      net (fanout=1)        0.468   snake/N366
    SLICE_X14Y48.A       Tilo                  0.235   snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11
                                                       snake/M_alu_a<12>LogicTrst
    DSP48_X0Y10.B12      net (fanout=5)        1.614   snake/M_alu_a[12]
    DSP48_X0Y10.M3       Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X13Y41.B5      net (fanout=1)        1.288   snake/alu/add/n0023[3]
    SLICE_X13Y41.B       Tilo                  0.259   snake/N302
                                                       snake/alu/add/Mmux_sum101
    SLICE_X13Y39.D2      net (fanout=2)        0.774   snake/alu/M_add_out[3]
    SLICE_X13Y39.D       Tilo                  0.259   snake/M_r1_q[3]
                                                       snake/alu/Mmux_alu203
    SLICE_X13Y43.C3      net (fanout=4)        1.301   snake/M_alu_alu[3]
    SLICE_X13Y43.C       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0
    SLICE_X13Y43.D5      net (fanout=1)        0.234   snake/N304
    SLICE_X13Y43.D       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14
    SLICE_X10Y44.C5      net (fanout=4)        0.725   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
    SLICE_X10Y44.C       Tilo                  0.235   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.D5      net (fanout=5)        0.251   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.DMUX    Tilo                  0.298   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>11
    SLICE_X5Y39.C3       net (fanout=3)        1.186   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>1
    SLICE_X5Y39.C        Tilo                  0.259   snake/M_vram_refresh_ctr_q[5]
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<4>1
    DSP48_X0Y9.C4        net (fanout=1)        0.826   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[4]
    DSP48_X0Y9.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3786
                                                       snake/Maddsub_n3786
    -------------------------------------------------  ---------------------------
    Total                                     21.622ns (7.730ns logic, 13.892ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  18.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_r4_q_15 (FF)
  Destination:          snake/Maddsub_n3786 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      21.620ns (Levels of Logic = 13)
  Clock Path Skew:      -0.026ns (0.321 - 0.347)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_r4_q_15 to snake/Maddsub_n3786
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.CQ       Tcko                  0.476   snake/M_r4_q[17]
                                                       snake/M_r4_q_15
    SLICE_X6Y49.B5       net (fanout=2)        1.388   snake/M_r4_q[15]
    SLICE_X6Y49.COUT     Topcyb                0.448   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut<5>
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<7>
    SLICE_X6Y50.CIN      net (fanout=1)        0.003   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
    SLICE_X6Y50.BMUX     Tcinb                 0.239   vga/rom/Mmux_row_of_pixels1167
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<9>
    SLICE_X16Y35.A2      net (fanout=68)       2.487   snake/GND_31_o_M_r4_q[31]_equal_1650_o
    SLICE_X16Y35.A       Tilo                  0.254   snake/N184
                                                       snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X14Y48.B6      net (fanout=46)       1.347   snake/M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X14Y48.B       Tilo                  0.235   snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11
                                                       snake/M_alu_a<12>LogicTrst_SW1
    SLICE_X14Y48.A3      net (fanout=1)        0.468   snake/N366
    SLICE_X14Y48.A       Tilo                  0.235   snake/Mmux_M_state_q[4]_debug_addr[7]_MUX_7631_o11
                                                       snake/M_alu_a<12>LogicTrst
    DSP48_X0Y10.B12      net (fanout=5)        1.614   snake/M_alu_a[12]
    DSP48_X0Y10.M3       Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X13Y41.B5      net (fanout=1)        1.288   snake/alu/add/n0023[3]
    SLICE_X13Y41.B       Tilo                  0.259   snake/N302
                                                       snake/alu/add/Mmux_sum101
    SLICE_X13Y39.D2      net (fanout=2)        0.774   snake/alu/M_add_out[3]
    SLICE_X13Y39.D       Tilo                  0.259   snake/M_r1_q[3]
                                                       snake/alu/Mmux_alu203
    SLICE_X13Y43.C3      net (fanout=4)        1.301   snake/M_alu_alu[3]
    SLICE_X13Y43.C       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0
    SLICE_X13Y43.D5      net (fanout=1)        0.234   snake/N304
    SLICE_X13Y43.D       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14
    SLICE_X10Y44.C5      net (fanout=4)        0.725   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
    SLICE_X10Y44.C       Tilo                  0.235   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.D5      net (fanout=5)        0.251   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.D       Tilo                  0.235   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>2321
    SLICE_X7Y39.C1       net (fanout=1)        1.328   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
    SLICE_X7Y39.C        Tilo                  0.259   snake/M_vram_refresh_ctr_q[11]
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<11>
    DSP48_X0Y9.C11       net (fanout=1)        0.745   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[11]
    DSP48_X0Y9.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3786
                                                       snake/Maddsub_n3786
    -------------------------------------------------  ---------------------------
    Total                                     21.620ns (7.667ns logic, 13.953ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  18.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_input_counter_q_3 (FF)
  Destination:          snake/Maddsub_n3786 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      21.546ns (Levels of Logic = 14)
  Clock Path Skew:      -0.097ns (0.626 - 0.723)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_input_counter_q_3 to snake/Maddsub_n3786
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y50.DQ       Tcko                  0.430   snake/M_input_counter_q[3]
                                                       snake/M_input_counter_q_3
    SLICE_X6Y48.B4       net (fanout=3)        1.320   snake/M_input_counter_q[3]
    SLICE_X6Y48.COUT     Topcyb                0.448   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut<1>
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<3>
    SLICE_X6Y49.CIN      net (fanout=1)        0.003   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[3]
    SLICE_X6Y49.COUT     Tbyp                  0.091   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<7>
    SLICE_X6Y50.CIN      net (fanout=1)        0.003   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
    SLICE_X6Y50.BMUX     Tcinb                 0.239   vga/rom/Mmux_row_of_pixels1167
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<9>
    SLICE_X16Y35.A2      net (fanout=68)       2.487   snake/GND_31_o_M_r4_q[31]_equal_1650_o
    SLICE_X16Y35.A       Tilo                  0.254   snake/N184
                                                       snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X19Y41.B4      net (fanout=46)       1.364   snake/M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X19Y41.B       Tilo                  0.259   snake/N332
                                                       snake/M_alu_a<10>LogicTrst_SW1
    SLICE_X19Y41.A5      net (fanout=1)        0.230   snake/N370
    SLICE_X19Y41.A       Tilo                  0.259   snake/N332
                                                       snake/M_alu_a<10>LogicTrst
    DSP48_X0Y10.B10      net (fanout=5)        1.585   snake/M_alu_a[10]
    DSP48_X0Y10.M3       Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X13Y41.B5      net (fanout=1)        1.288   snake/alu/add/n0023[3]
    SLICE_X13Y41.B       Tilo                  0.259   snake/N302
                                                       snake/alu/add/Mmux_sum101
    SLICE_X13Y39.D2      net (fanout=2)        0.774   snake/alu/M_add_out[3]
    SLICE_X13Y39.D       Tilo                  0.259   snake/M_r1_q[3]
                                                       snake/alu/Mmux_alu203
    SLICE_X13Y43.C3      net (fanout=4)        1.301   snake/M_alu_alu[3]
    SLICE_X13Y43.C       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0
    SLICE_X13Y43.D5      net (fanout=1)        0.234   snake/N304
    SLICE_X13Y43.D       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14
    SLICE_X10Y44.C5      net (fanout=4)        0.725   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
    SLICE_X10Y44.C       Tilo                  0.235   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.D5      net (fanout=5)        0.251   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.DMUX    Tilo                  0.298   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>11
    SLICE_X5Y39.B1       net (fanout=3)        1.349   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>1
    SLICE_X5Y39.B        Tilo                  0.259   snake/M_vram_refresh_ctr_q[5]
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<3>1
    DSP48_X0Y9.C3        net (fanout=1)        0.809   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[3]
    DSP48_X0Y9.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3786
                                                       snake/Maddsub_n3786
    -------------------------------------------------  ---------------------------
    Total                                     21.546ns (7.823ns logic, 13.723ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  18.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_r4_q_14 (FF)
  Destination:          snake/Maddsub_n3786 (DSP)
  Requirement:          40.000ns
  Data Path Delay:      21.605ns (Levels of Logic = 13)
  Clock Path Skew:      -0.026ns (0.321 - 0.347)
  Source Clock:         M_clkgen_clk_25 rising at 0.000ns
  Destination Clock:    M_clkgen_clk_25 rising at 40.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_r4_q_14 to snake/Maddsub_n3786
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y44.BQ       Tcko                  0.476   snake/M_r4_q[17]
                                                       snake/M_r4_q_14
    SLICE_X6Y49.A2       net (fanout=2)        1.403   snake/M_r4_q[14]
    SLICE_X6Y49.COUT     Topcya                0.472   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_lut<4>
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<7>
    SLICE_X6Y50.CIN      net (fanout=1)        0.003   snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy[7]
    SLICE_X6Y50.BMUX     Tcinb                 0.239   vga/rom/Mmux_row_of_pixels1167
                                                       snake/Mcompar_GND_31_o_M_r4_q[31]_equal_1650_o_cy<9>
    SLICE_X16Y35.A2      net (fanout=68)       2.487   snake/GND_31_o_M_r4_q[31]_equal_1650_o
    SLICE_X16Y35.A       Tilo                  0.254   snake/N184
                                                       snake/M_state_q_M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X19Y41.B4      net (fanout=46)       1.364   snake/M_state_q[4]_GND_168_o_Select_2247_o
    SLICE_X19Y41.B       Tilo                  0.259   snake/N332
                                                       snake/M_alu_a<10>LogicTrst_SW1
    SLICE_X19Y41.A5      net (fanout=1)        0.230   snake/N370
    SLICE_X19Y41.A       Tilo                  0.259   snake/N332
                                                       snake/M_alu_a<10>LogicTrst
    DSP48_X0Y10.B10      net (fanout=5)        1.585   snake/M_alu_a[10]
    DSP48_X0Y10.M3       Tdspdo_B_M            3.894   snake/alu/add/Mmult_n0023
                                                       snake/alu/add/Mmult_n0023
    SLICE_X13Y41.B5      net (fanout=1)        1.288   snake/alu/add/n0023[3]
    SLICE_X13Y41.B       Tilo                  0.259   snake/N302
                                                       snake/alu/add/Mmux_sum101
    SLICE_X13Y39.D2      net (fanout=2)        0.774   snake/alu/M_add_out[3]
    SLICE_X13Y39.D       Tilo                  0.259   snake/M_r1_q[3]
                                                       snake/alu/Mmux_alu203
    SLICE_X13Y43.C3      net (fanout=4)        1.301   snake/M_alu_alu[3]
    SLICE_X13Y43.C       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14_SW0
    SLICE_X13Y43.D5      net (fanout=1)        0.234   snake/N304
    SLICE_X13Y43.D       Tilo                  0.259   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
                                                       snake/PWR_28_o_ram_addr[9]_LessThan_1671_o14
    SLICE_X10Y44.C5      net (fanout=4)        0.725   snake/PWR_28_o_ram_addr[9]_LessThan_1671_o
    SLICE_X10Y44.C       Tilo                  0.235   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.D5      net (fanout=5)        0.251   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>21
    SLICE_X10Y44.DMUX    Tilo                  0.298   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<6>232
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>11
    SLICE_X5Y39.B1       net (fanout=3)        1.349   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<0>1
    SLICE_X5Y39.B        Tilo                  0.259   snake/M_vram_refresh_ctr_q[5]
                                                       snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT<3>1
    DSP48_X0Y9.C3        net (fanout=1)        0.809   snake/M_state_q[4]_M_vram_refresh_ctr_q[11]_select_1873_OUT[3]
    DSP48_X0Y9.CLK       Tdspdck_C_CREG        0.121   snake/Maddsub_n3786
                                                       snake/Maddsub_n3786
    -------------------------------------------------  ---------------------------
    Total                                     21.605ns (7.802ns logic, 13.803ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkgen_clkdv = PERIOD TIMEGRP "clkgen_clkdv" TS_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: vga/vram/disp_vram/Mram_mem1/CLKA
  Logical resource: vga/vram/disp_vram/Mram_mem1/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: vga/vram/disp_vram/Mram_mem1/CLKB
  Logical resource: vga/vram/disp_vram/Mram_mem1/CLKB
  Location pin: RAMB16_X0Y20.CLKB
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: vga/vram/disp_vram/Mram_mem2/CLKA
  Logical resource: vga/vram/disp_vram/Mram_mem2/CLKA
  Location pin: RAMB16_X0Y18.CLKA
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: vga/vram/disp_vram/Mram_mem2/CLKB
  Logical resource: vga/vram/disp_vram/Mram_mem2/CLKB
  Location pin: RAMB16_X0Y18.CLKB
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: vga/vram/disp_vram/Mram_mem3/CLKA
  Logical resource: vga/vram/disp_vram/Mram_mem3/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: vga/vram/disp_vram/Mram_mem3/CLKB
  Logical resource: vga/vram/disp_vram/Mram_mem3/CLKB
  Location pin: RAMB16_X0Y14.CLKB
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: vga/vram/disp_vram/Mram_mem4/CLKA
  Logical resource: vga/vram/disp_vram/Mram_mem4/CLKA
  Location pin: RAMB16_X0Y16.CLKA
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: vga/vram/disp_vram/Mram_mem4/CLKB
  Logical resource: vga/vram/disp_vram/Mram_mem4/CLKB
  Location pin: RAMB16_X0Y16.CLKB
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: snake/disp_game_mem/Mram_ram/CLKA
  Logical resource: snake/disp_game_mem/Mram_ram/CLKA
  Location pin: RAMB16_X0Y22.CLKA
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 37.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clkgen/clkout2_buf/I0
  Logical resource: clkgen/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: clkgen/clkdv
--------------------------------------------------------------------------------
Slack: 37.751ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_debugreg_q_0/CLK0
  Logical resource: snake/M_debugreg_q_0/CK0
  Location pin: OLOGIC_X1Y63.CLK0
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 37.751ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_debugreg_q_1/CLK0
  Logical resource: snake/M_debugreg_q_1/CK0
  Location pin: OLOGIC_X12Y28.CLK0
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 37.751ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_debugreg_q_2/CLK0
  Logical resource: snake/M_debugreg_q_2/CK0
  Location pin: OLOGIC_X12Y24.CLK0
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 37.751ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_debugreg_q_3/CLK0
  Logical resource: snake/M_debugreg_q_3/CK0
  Location pin: OLOGIC_X12Y23.CLK0
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 37.751ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_ps2_user2_ps2_state/CLK0
  Logical resource: ps2_user2/ps2_state_r/CK0
  Location pin: OLOGIC_X0Y18.CLK0
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 37.751ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_ps2_user1_ps2_state/CLK0
  Logical resource: ps2_user1/ps2_state_r/CK0
  Location pin: OLOGIC_X2Y60.CLK0
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 37.751ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_txReg_q/CLK0
  Logical resource: avr/uart_tx/M_txReg_q/CK0
  Location pin: OLOGIC_X9Y0.CLK0
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 37.751ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: vga_clk_OBUF/CLK0
  Logical resource: vga/oddr/CK0
  Location pin: OLOGIC_X9Y2.CLK0
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 37.960ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.040ns (490.196MHz) (Tockper)
  Physical resource: vga_clk_OBUF/CLK1
  Logical resource: vga/oddr/CK1
  Location pin: OLOGIC_X9Y2.CLK1
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 38.134ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: ps2_user1/ps2k_clk_r0/CLK0
  Logical resource: ps2_user1/ps2k_clk_r0/CLK0
  Location pin: ILOGIC_X0Y21.CLK0
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 38.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: ps2_user1/ps2k_clk_r0/SR
  Logical resource: ps2_user1/ps2k_clk_r0/SR
  Location pin: ILOGIC_X0Y21.SR
  Clock network: rst_n_inv
--------------------------------------------------------------------------------
Slack: 38.134ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: ps2_user2/ps2k_clk_r0/CLK0
  Logical resource: ps2_user2/ps2k_clk_r0/CLK0
  Location pin: ILOGIC_X0Y29.CLK0
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 38.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: ps2_user2/ps2k_clk_r0/SR
  Logical resource: ps2_user2/ps2k_clk_r0/SR
  Location pin: ILOGIC_X0Y29.SR
  Clock network: rst_n_inv
--------------------------------------------------------------------------------
Slack: 38.134ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr/spi_slave/M_sck_reg_q[0]/CLK0
  Logical resource: avr/spi_slave/M_sck_reg_q_0/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 38.134ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr/uart_rx/M_rxd_q/CLK0
  Logical resource: avr/uart_rx/M_rxd_q/CLK0
  Location pin: ILOGIC_X7Y2.CLK0
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 38.134ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr/spi_slave/M_ss_reg_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 38.601ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: avr/M_block_q[3]/CLK
  Logical resource: avr/Mshreg_M_block_q_2/CLK
  Location pin: SLICE_X0Y13.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 38.601ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: b_down_a_button/M_sync_out/CLK
  Logical resource: b_right_a_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y2.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 38.601ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: b_down_a_button/M_sync_out/CLK
  Logical resource: b_up_a_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y2.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------
Slack: 38.601ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: b_down_a_button/M_sync_out/CLK
  Logical resource: b_left_a_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y2.CLK
  Clock network: M_clkgen_clk_25
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     20.000ns|      8.000ns|     11.115ns|            0|            0|            0|      1674139|
| TS_clkgen_clkdv               |     40.000ns|     22.229ns|          N/A|            0|            0|      1674139|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   22.229|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1674139 paths, 0 nets, and 7082 connections

Design statistics:
   Minimum period:  22.229ns{1}   (Maximum frequency:  44.986MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 06 01:29:02 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4629 MB



