// Seed: 2306521152
module module_0;
  initial disable id_1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input tri id_2,
    output supply1 id_3,
    input tri0 id_4,
    input supply1 id_5
);
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_4 = 32'd81,
    parameter id_5 = 32'd75
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    _id_5,
    id_6,
    id_7#(
        .id_8 (-1'h0 == 1),
        .id_9 (1),
        .id_10(1)
    ),
    id_11
);
  output wire id_8;
  output logic [7:0] id_7;
  output wire id_6;
  input wire _id_5;
  inout wire _id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_12;
  initial id_7[-1'h0][id_5 :-1] <= id_11 * 1;
  module_0 modCall_1 ();
  logic [7:0][id_4] id_13;
endmodule
