library verilog;
use verilog.vl_types.all;
entity LUT1 is
    generic(
        INIT            : integer := 0
    );
    port(
        O               : out    vl_logic;
        I0              : in     vl_logic
    );
end LUT1;
