// Seed: 1798186175
module module_0;
  for (id_1 = 1; 1; id_1 = 1) assign id_1 = 1;
endmodule
module module_1 ();
  reg id_1 = 1;
  reg id_3;
  tri id_4 = 1'b0;
  assign id_2 = 1;
  reg id_5;
  reg id_6 = {id_3{id_5}};
  assign id_2 = id_1;
  id_7(
      1, id_1, 1'd0 - 1, id_5
  );
  wire id_8;
  wire id_9;
  wire id_10 = id_8;
  initial
    do begin : LABEL_0
      begin : LABEL_0
        force id_5 = id_2;
      end
    end while (1);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
