Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Oct  8 22:29:29 2023
| Host         : Andew-Desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file HexToSeven_timing_summary_routed.rpt -pb HexToSeven_timing_summary_routed.pb -rpx HexToSeven_timing_summary_routed.rpx -warn_on_violation
| Design       : HexToSeven
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  69          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (69)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (85)
5. checking no_input_delay (4)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (69)
-------------------------
 There are 59 register/latch pins with no clock driven by root clock pin: clock (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: c/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (85)
-------------------------------------------------
 There are 85 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   96          inf        0.000                      0                   96           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            96 Endpoints
Min Delay            96 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cou_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.280ns  (logic 4.348ns (59.730%)  route 2.932ns (40.270%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  cou_reg[3]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.693     0.693 r  cou_reg[3]/Q
                         net (fo=7, routed)           0.869     1.562    e/Q[3]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.124     1.686 r  e/out7_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.063     3.749    out7_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.280 r  out7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.280    out7[0]
    U7                                                                r  out7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cou_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.240ns  (logic 4.505ns (62.218%)  route 2.736ns (37.782%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  cou_reg[2]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  cou_reg[2]/Q
                         net (fo=7, routed)           0.866     1.497    e/Q[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.152     1.649 r  e/out7_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.869     3.519    out7_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.722     7.240 r  out7_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.240    out7[2]
    U5                                                                r  out7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cou_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out7[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.202ns  (logic 4.526ns (62.845%)  route 2.676ns (37.155%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  cou_reg[2]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  cou_reg[2]/Q
                         net (fo=7, routed)           0.868     1.499    e/Q[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I3_O)        0.152     1.651 r  e/out7_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.808     3.459    out7_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.743     7.202 r  out7_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.202    out7[4]
    U8                                                                r  out7[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cou_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out7[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.094ns  (logic 4.561ns (64.293%)  route 2.533ns (35.707%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  cou_reg[3]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.693     0.693 r  cou_reg[3]/Q
                         net (fo=7, routed)           0.864     1.557    e/Q[3]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.154     1.711 r  e/out7_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.669     3.380    out7_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.714     7.094 r  out7_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.094    out7[6]
    W7                                                                r  out7[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cou_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.006ns  (logic 4.259ns (60.793%)  route 2.747ns (39.207%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  cou_reg[2]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  cou_reg[2]/Q
                         net (fo=7, routed)           0.866     1.497    e/Q[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.124     1.621 r  e/out7_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.881     3.502    out7_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.006 r  out7_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.006    out7[1]
    V5                                                                r  out7[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cou_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out7[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.885ns  (logic 4.346ns (63.127%)  route 2.539ns (36.873%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  cou_reg[3]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.693     0.693 r  cou_reg[3]/Q
                         net (fo=7, routed)           0.864     1.557    e/Q[3]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.124     1.681 r  e/out7_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.674     3.356    out7_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529     6.885 r  out7_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.885    out7[5]
    W6                                                                r  out7[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cou_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out7[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.873ns  (logic 4.291ns (62.424%)  route 2.583ns (37.576%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  cou_reg[2]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  cou_reg[2]/Q
                         net (fo=7, routed)           0.868     1.499    e/Q[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.124     1.623 r  e/out7_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.714     3.338    out7_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     6.873 r  out7_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.873    out7[3]
    V8                                                                r  out7[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cad_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cad[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.986ns  (logic 4.134ns (69.060%)  route 1.852ns (30.940%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE                         0.000     0.000 r  cad_reg[0]/C
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  cad_reg[0]/Q
                         net (fo=1, routed)           1.852     2.483    cad_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     5.986 r  cad_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.986    cad[0]
    U2                                                                r  cad[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cad_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cad[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.957ns  (logic 4.279ns (71.835%)  route 1.678ns (28.165%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  cad_reg[3]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.594     0.594 r  cad_reg[3]/Q
                         net (fo=1, routed)           1.678     2.272    cad_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.685     5.957 r  cad_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.957    cad[3]
    W4                                                                r  cad[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cad_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cad[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.827ns  (logic 4.154ns (71.288%)  route 1.673ns (28.712%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  cad_reg[2]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  cad_reg[2]/Q
                         net (fo=1, routed)           1.673     2.304    cad_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     5.827 r  cad_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.827    cad[2]
    V4                                                                r  cad[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cou3_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cou_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (61.943%)  route 0.114ns (38.057%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  cou3_reg[2]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cou3_reg[2]/Q
                         net (fo=3, routed)           0.114     0.255    cou3_reg[2]
    SLICE_X65Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.300 r  cou[2]_i_1/O
                         net (fo=1, routed)           0.000     0.300    cou[2]_i_1_n_0
    SLICE_X65Y26         FDRE                                         r  cou_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c/cou_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c/clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.141ns (42.500%)  route 0.191ns (57.500%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE                         0.000     0.000 r  c/cou_reg[18]/C
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  c/cou_reg[18]/Q
                         net (fo=2, routed)           0.191     0.332    c/p_0_in
    SLICE_X63Y27         FDRE                                         r  c/clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cou3_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cou_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.227ns (65.057%)  route 0.122ns (34.943%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  cou3_reg[1]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  cou3_reg[1]/Q
                         net (fo=4, routed)           0.122     0.250    cou3_reg[1]
    SLICE_X65Y26         LUT6 (Prop_lut6_I1_O)        0.099     0.349 r  cou[1]_i_1/O
                         net (fo=1, routed)           0.000     0.349    cou[1]_i_1_n_0
    SLICE_X65Y26         FDRE                                         r  cou_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cou3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cou3_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  cou3_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cou3_reg[0]/Q
                         net (fo=5, routed)           0.179     0.320    cou3_reg[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.042     0.362 r  cou3[1]_i_1/O
                         net (fo=1, routed)           0.000     0.362    p_0_in__3[1]
    SLICE_X65Y27         FDRE                                         r  cou3_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cou2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cou2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  cou2_reg[0]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cou2_reg[0]/Q
                         net (fo=5, routed)           0.179     0.320    cou2_reg[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.042     0.362 r  cou2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.362    p_0_in__2[1]
    SLICE_X65Y25         FDRE                                         r  cou2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cou3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cou3_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  cou3_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  cou3_reg[0]/Q
                         net (fo=5, routed)           0.179     0.320    cou3_reg[0]
    SLICE_X65Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.365 r  cou3[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    p_0_in__3[0]
    SLICE_X65Y27         FDRE                                         r  cou3_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cou3_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cou3_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  cou3_reg[0]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cou3_reg[0]/Q
                         net (fo=5, routed)           0.181     0.322    cou3_reg[0]
    SLICE_X65Y27         LUT4 (Prop_lut4_I2_O)        0.043     0.365 r  cou3[3]_i_2/O
                         net (fo=1, routed)           0.000     0.365    p_0_in__3[3]
    SLICE_X65Y27         FDRE                                         r  cou3_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cou2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cou2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  cou2_reg[0]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  cou2_reg[0]/Q
                         net (fo=5, routed)           0.179     0.320    cou2_reg[0]
    SLICE_X65Y25         LUT1 (Prop_lut1_I0_O)        0.045     0.365 r  cou2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    p_0_in__2[0]
    SLICE_X65Y25         FDRE                                         r  cou2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cou2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cou2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  cou2_reg[0]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cou2_reg[0]/Q
                         net (fo=5, routed)           0.181     0.322    cou2_reg[0]
    SLICE_X65Y25         LUT4 (Prop_lut4_I2_O)        0.043     0.365 r  cou2[3]_i_2/O
                         net (fo=1, routed)           0.000     0.365    p_0_in__2[3]
    SLICE_X65Y25         FDRE                                         r  cou2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 couu_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            couu_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE                         0.000     0.000 r  couu_reg[15]/C
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  couu_reg[15]/Q
                         net (fo=2, routed)           0.118     0.259    couu_reg[15]
    SLICE_X63Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  couu_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    couu_reg[12]_i_1_n_4
    SLICE_X63Y29         FDRE                                         r  couu_reg[15]/D
  -------------------------------------------------------------------    -------------------





