<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>
defines: 
time_elapsed: 1.224s
ram usage: 40576 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmplgwh7_l5/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:21</a>: No timescale set for &#34;sctag_dirrep&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:21</a>: Compile module &#34;work@sctag_dirrep&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>: Implicit port type (wire) for &#34;dirrep_dir_wr_par_c4&#34;,
there are 23 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:21</a>: Top level module &#34;work@sctag_dirrep&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dffe_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 21.

[NTE:EL0511] Nb leaf instances: 20.

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 20.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 23
[   NOTE] : 6
+ cat /tmpfs/tmp/tmplgwh7_l5/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_sctag_dirrep
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmplgwh7_l5/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmplgwh7_l5/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@sctag_dirrep)
 |vpiName:work@sctag_dirrep
 |uhdmallPackages:
 \_package: builtin, parent:work@sctag_dirrep
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@sctag_dirrep, file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21, parent:work@sctag_dirrep
   |vpiDefName:work@sctag_dirrep
   |vpiFullName:work@sctag_dirrep
   |vpiPort:
   \_port: (dirrep_dir_wr_par_c4), line:23
     |vpiName:dirrep_dir_wr_par_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dirrep_dir_wr_par_c4), line:23
         |vpiName:dirrep_dir_wr_par_c4
         |vpiFullName:work@sctag_dirrep.dirrep_dir_wr_par_c4
   |vpiPort:
   \_port: (dir_vld_c4_l), line:23
     |vpiName:dir_vld_c4_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dir_vld_c4_l), line:23
         |vpiName:dir_vld_c4_l
         |vpiFullName:work@sctag_dirrep.dir_vld_c4_l
   |vpiPort:
   \_port: (dc_rd_en_c4), line:23
     |vpiName:dc_rd_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_rd_en_c4), line:23
         |vpiName:dc_rd_en_c4
         |vpiFullName:work@sctag_dirrep.dc_rd_en_c4
   |vpiPort:
   \_port: (dc_wr_en_c4), line:23
     |vpiName:dc_wr_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_wr_en_c4), line:23
         |vpiName:dc_wr_en_c4
         |vpiFullName:work@sctag_dirrep.dc_wr_en_c4
   |vpiPort:
   \_port: (inval_mask_dcd_c4), line:24
     |vpiName:inval_mask_dcd_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (inval_mask_dcd_c4), line:24
         |vpiName:inval_mask_dcd_c4
         |vpiFullName:work@sctag_dirrep.inval_mask_dcd_c4
   |vpiPort:
   \_port: (dc_rdwr_row_en_c4), line:24
     |vpiName:dc_rdwr_row_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_rdwr_row_en_c4), line:24
         |vpiName:dc_rdwr_row_en_c4
         |vpiFullName:work@sctag_dirrep.dc_rdwr_row_en_c4
   |vpiPort:
   \_port: (dc_rdwr_panel_dec_c4), line:24
     |vpiName:dc_rdwr_panel_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_rdwr_panel_dec_c4), line:24
         |vpiName:dc_rdwr_panel_dec_c4
         |vpiFullName:work@sctag_dirrep.dc_rdwr_panel_dec_c4
   |vpiPort:
   \_port: (dc_lkup_row_dec_c4), line:25
     |vpiName:dc_lkup_row_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_lkup_row_dec_c4), line:25
         |vpiName:dc_lkup_row_dec_c4
         |vpiFullName:work@sctag_dirrep.dc_lkup_row_dec_c4
   |vpiPort:
   \_port: (dc_lkup_panel_dec_c4), line:25
     |vpiName:dc_lkup_panel_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_lkup_panel_dec_c4), line:25
         |vpiName:dc_lkup_panel_dec_c4
         |vpiFullName:work@sctag_dirrep.dc_lkup_panel_dec_c4
   |vpiPort:
   \_port: (wr_dc_dir_entry_c4), line:25
     |vpiName:wr_dc_dir_entry_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_dc_dir_entry_c4), line:25
         |vpiName:wr_dc_dir_entry_c4
         |vpiFullName:work@sctag_dirrep.wr_dc_dir_entry_c4
   |vpiPort:
   \_port: (dc_dir_clear_c4), line:26
     |vpiName:dc_dir_clear_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_dir_clear_c4), line:26
         |vpiName:dc_dir_clear_c4
         |vpiFullName:work@sctag_dirrep.dc_dir_clear_c4
   |vpiPort:
   \_port: (ic_rd_en_c4), line:26
     |vpiName:ic_rd_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_rd_en_c4), line:26
         |vpiName:ic_rd_en_c4
         |vpiFullName:work@sctag_dirrep.ic_rd_en_c4
   |vpiPort:
   \_port: (ic_wr_en_c4), line:26
     |vpiName:ic_wr_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_wr_en_c4), line:26
         |vpiName:ic_wr_en_c4
         |vpiFullName:work@sctag_dirrep.ic_wr_en_c4
   |vpiPort:
   \_port: (inval_mask_icd_c4), line:26
     |vpiName:inval_mask_icd_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (inval_mask_icd_c4), line:26
         |vpiName:inval_mask_icd_c4
         |vpiFullName:work@sctag_dirrep.inval_mask_icd_c4
   |vpiPort:
   \_port: (ic_rdwr_row_en_c4), line:27
     |vpiName:ic_rdwr_row_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_rdwr_row_en_c4), line:27
         |vpiName:ic_rdwr_row_en_c4
         |vpiFullName:work@sctag_dirrep.ic_rdwr_row_en_c4
   |vpiPort:
   \_port: (ic_rdwr_panel_dec_c4), line:27
     |vpiName:ic_rdwr_panel_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_rdwr_panel_dec_c4), line:27
         |vpiName:ic_rdwr_panel_dec_c4
         |vpiFullName:work@sctag_dirrep.ic_rdwr_panel_dec_c4
   |vpiPort:
   \_port: (ic_lkup_row_dec_c4), line:27
     |vpiName:ic_lkup_row_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_lkup_row_dec_c4), line:27
         |vpiName:ic_lkup_row_dec_c4
         |vpiFullName:work@sctag_dirrep.ic_lkup_row_dec_c4
   |vpiPort:
   \_port: (ic_lkup_panel_dec_c4), line:28
     |vpiName:ic_lkup_panel_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_lkup_panel_dec_c4), line:28
         |vpiName:ic_lkup_panel_dec_c4
         |vpiFullName:work@sctag_dirrep.ic_lkup_panel_dec_c4
   |vpiPort:
   \_port: (wr_ic_dir_entry_c4), line:28
     |vpiName:wr_ic_dir_entry_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_ic_dir_entry_c4), line:28
         |vpiName:wr_ic_dir_entry_c4
         |vpiFullName:work@sctag_dirrep.wr_ic_dir_entry_c4
   |vpiPort:
   \_port: (ic_dir_clear_c4), line:28
     |vpiName:ic_dir_clear_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_dir_clear_c4), line:28
         |vpiName:ic_dir_clear_c4
         |vpiFullName:work@sctag_dirrep.ic_dir_clear_c4
   |vpiPort:
   \_port: (lkup_addr8_c4), line:29
     |vpiName:lkup_addr8_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_addr8_c4), line:29
         |vpiName:lkup_addr8_c4
         |vpiFullName:work@sctag_dirrep.lkup_addr8_c4
   |vpiPort:
   \_port: (dir_error_c8), line:29
     |vpiName:dir_error_c8
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dir_error_c8), line:29
         |vpiName:dir_error_c8
         |vpiFullName:work@sctag_dirrep.dir_error_c8
   |vpiPort:
   \_port: (so), line:29
     |vpiName:so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (so), line:29
         |vpiName:so
         |vpiFullName:work@sctag_dirrep.so
   |vpiPort:
   \_port: (tagdp_lkup_addr11_c5), line:29
     |vpiName:tagdp_lkup_addr11_c5
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (tagdp_lkup_addr11_c5), line:29
         |vpiName:tagdp_lkup_addr11_c5
         |vpiFullName:work@sctag_dirrep.tagdp_lkup_addr11_c5
   |vpiPort:
   \_port: (ic_parity_out), line:31
     |vpiName:ic_parity_out
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_parity_out), line:31
         |vpiName:ic_parity_out
         |vpiFullName:work@sctag_dirrep.ic_parity_out
   |vpiPort:
   \_port: (dc_parity_out), line:31
     |vpiName:dc_parity_out
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_parity_out), line:31
         |vpiName:dc_parity_out
         |vpiFullName:work@sctag_dirrep.dc_parity_out
   |vpiPort:
   \_port: (arbdp_dir_wr_par_c3), line:31
     |vpiName:arbdp_dir_wr_par_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbdp_dir_wr_par_c3), line:31
         |vpiName:arbdp_dir_wr_par_c3
         |vpiFullName:work@sctag_dirrep.arbdp_dir_wr_par_c3
   |vpiPort:
   \_port: (arbctl_dir_vld_c3_l), line:32
     |vpiName:arbctl_dir_vld_c3_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dir_vld_c3_l), line:32
         |vpiName:arbctl_dir_vld_c3_l
         |vpiFullName:work@sctag_dirrep.arbctl_dir_vld_c3_l
   |vpiPort:
   \_port: (arbctl_ic_rd_en_c3), line:32
     |vpiName:arbctl_ic_rd_en_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_ic_rd_en_c3), line:32
         |vpiName:arbctl_ic_rd_en_c3
         |vpiFullName:work@sctag_dirrep.arbctl_ic_rd_en_c3
   |vpiPort:
   \_port: (arbctl_dc_rd_en_c3), line:32
     |vpiName:arbctl_dc_rd_en_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dc_rd_en_c3), line:32
         |vpiName:arbctl_dc_rd_en_c3
         |vpiFullName:work@sctag_dirrep.arbctl_dc_rd_en_c3
   |vpiPort:
   \_port: (arbctl_ic_wr_en_c3), line:33
     |vpiName:arbctl_ic_wr_en_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_ic_wr_en_c3), line:33
         |vpiName:arbctl_ic_wr_en_c3
         |vpiFullName:work@sctag_dirrep.arbctl_ic_wr_en_c3
   |vpiPort:
   \_port: (arbctl_dc_wr_en_c3), line:33
     |vpiName:arbctl_dc_wr_en_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dc_wr_en_c3), line:33
         |vpiName:arbctl_dc_wr_en_c3
         |vpiFullName:work@sctag_dirrep.arbctl_dc_wr_en_c3
   |vpiPort:
   \_port: (arbctl_dir_panel_dcd_c3), line:33
     |vpiName:arbctl_dir_panel_dcd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dir_panel_dcd_c3), line:33
         |vpiName:arbctl_dir_panel_dcd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_dir_panel_dcd_c3
   |vpiPort:
   \_port: (arbctl_dir_panel_icd_c3), line:34
     |vpiName:arbctl_dir_panel_icd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dir_panel_icd_c3), line:34
         |vpiName:arbctl_dir_panel_icd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_dir_panel_icd_c3
   |vpiPort:
   \_port: (arbctl_lkup_bank_ena_dcd_c3), line:34
     |vpiName:arbctl_lkup_bank_ena_dcd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_lkup_bank_ena_dcd_c3), line:34
         |vpiName:arbctl_lkup_bank_ena_dcd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_lkup_bank_ena_dcd_c3
   |vpiPort:
   \_port: (arbctl_lkup_bank_ena_icd_c3), line:35
     |vpiName:arbctl_lkup_bank_ena_icd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_lkup_bank_ena_icd_c3), line:35
         |vpiName:arbctl_lkup_bank_ena_icd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_lkup_bank_ena_icd_c3
   |vpiPort:
   \_port: (arbctl_inval_mask_dcd_c3), line:35
     |vpiName:arbctl_inval_mask_dcd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_inval_mask_dcd_c3), line:35
         |vpiName:arbctl_inval_mask_dcd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_inval_mask_dcd_c3
   |vpiPort:
   \_port: (arbctl_inval_mask_icd_c3), line:36
     |vpiName:arbctl_inval_mask_icd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_inval_mask_icd_c3), line:36
         |vpiName:arbctl_inval_mask_icd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_inval_mask_icd_c3
   |vpiPort:
   \_port: (arbctl_wr_dc_dir_entry_c3), line:36
     |vpiName:arbctl_wr_dc_dir_entry_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_wr_dc_dir_entry_c3), line:36
         |vpiName:arbctl_wr_dc_dir_entry_c3
         |vpiFullName:work@sctag_dirrep.arbctl_wr_dc_dir_entry_c3
   |vpiPort:
   \_port: (arbctl_wr_ic_dir_entry_c3), line:37
     |vpiName:arbctl_wr_ic_dir_entry_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_wr_ic_dir_entry_c3), line:37
         |vpiName:arbctl_wr_ic_dir_entry_c3
         |vpiFullName:work@sctag_dirrep.arbctl_wr_ic_dir_entry_c3
   |vpiPort:
   \_port: (lkup_row_addr_dcd_c3), line:37
     |vpiName:lkup_row_addr_dcd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_row_addr_dcd_c3), line:37
         |vpiName:lkup_row_addr_dcd_c3
         |vpiFullName:work@sctag_dirrep.lkup_row_addr_dcd_c3
   |vpiPort:
   \_port: (lkup_row_addr_icd_c3), line:38
     |vpiName:lkup_row_addr_icd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_row_addr_icd_c3), line:38
         |vpiName:lkup_row_addr_icd_c3
         |vpiFullName:work@sctag_dirrep.lkup_row_addr_icd_c3
   |vpiPort:
   \_port: (oneshot_dir_clear_c3), line:38
     |vpiName:oneshot_dir_clear_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (oneshot_dir_clear_c3), line:38
         |vpiName:oneshot_dir_clear_c3
         |vpiFullName:work@sctag_dirrep.oneshot_dir_clear_c3
   |vpiPort:
   \_port: (tagdp_lkup_addr11_c4), line:38
     |vpiName:tagdp_lkup_addr11_c4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (tagdp_lkup_addr11_c4), line:38
         |vpiName:tagdp_lkup_addr11_c4
         |vpiFullName:work@sctag_dirrep.tagdp_lkup_addr11_c4
   |vpiPort:
   \_port: (sehold), line:39
     |vpiName:sehold
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sehold), line:39
         |vpiName:sehold
         |vpiFullName:work@sctag_dirrep.sehold
   |vpiPort:
   \_port: (rclk), line:39
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:39
         |vpiName:rclk
         |vpiFullName:work@sctag_dirrep.rclk
   |vpiPort:
   \_port: (si), line:39
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:39
         |vpiName:si
         |vpiFullName:work@sctag_dirrep.si
   |vpiPort:
   \_port: (se), line:39
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:39
         |vpiName:se
         |vpiFullName:work@sctag_dirrep.se
   |vpiContAssign:
   \_cont_assign: , line:121
     |vpiRhs:
     \_operation: , line:121
       |vpiOpType:29
       |vpiOperand:
       \_operation: , line:121
         |vpiOpType:7
         |vpiOperand:
         \_ref_obj: (ic_parity_out), line:121
           |vpiName:ic_parity_out
           |vpiFullName:work@sctag_dirrep.ic_parity_out
       |vpiOperand:
       \_operation: , line:121
         |vpiOpType:7
         |vpiOperand:
         \_ref_obj: (dc_parity_out), line:121
           |vpiName:dc_parity_out
           |vpiFullName:work@sctag_dirrep.dc_parity_out
     |vpiLhs:
     \_ref_obj: (dir_error_c7), line:121
       |vpiName:dir_error_c7
       |vpiFullName:work@sctag_dirrep.dir_error_c7
   |vpiContAssign:
   \_cont_assign: , line:210
     |vpiRhs:
     \_operation: , line:210
       |vpiOpType:28
       |vpiOperand:
       \_operation: , line:210
         |vpiOpType:4
         |vpiOperand:
         \_bit_select: (dir_panel_dcd_c4), line:210
           |vpiName:dir_panel_dcd_c4
           |vpiIndex:
           \_constant: , line:210
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
       |vpiOperand:
       \_operation: , line:210
         |vpiOpType:4
         |vpiOperand:
         \_bit_select: (dir_panel_dcd_c4), line:210
           |vpiName:dir_panel_dcd_c4
           |vpiIndex:
           \_constant: , line:210
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
     |vpiLhs:
     \_bit_select: (dc_rdwr_panel_dec_c4), line:210
       |vpiName:dc_rdwr_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.dc_rdwr_panel_dec_c4
       |vpiIndex:
       \_constant: , line:210
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:211
     |vpiRhs:
     \_operation: , line:211
       |vpiOpType:28
       |vpiOperand:
       \_operation: , line:211
         |vpiOpType:4
         |vpiOperand:
         \_bit_select: (dir_panel_dcd_c4), line:211
           |vpiName:dir_panel_dcd_c4
           |vpiIndex:
           \_constant: , line:211
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
       |vpiOperand:
       \_bit_select: (dir_panel_dcd_c4), line:211
         |vpiName:dir_panel_dcd_c4
         |vpiFullName:work@sctag_dirrep.dir_panel_dcd_c4
         |vpiIndex:
         \_constant: , line:211
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
     |vpiLhs:
     \_bit_select: (dc_rdwr_panel_dec_c4), line:211
       |vpiName:dc_rdwr_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.dc_rdwr_panel_dec_c4
       |vpiIndex:
       \_constant: , line:211
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiContAssign:
   \_cont_assign: , line:212
     |vpiRhs:
     \_operation: , line:212
       |vpiOpType:28
       |vpiOperand:
       \_bit_select: (dir_panel_dcd_c4), line:212
         |vpiName:dir_panel_dcd_c4
         |vpiFullName:work@sctag_dirrep.dir_panel_dcd_c4
         |vpiIndex:
         \_constant: , line:212
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
       |vpiOperand:
       \_operation: , line:212
         |vpiOpType:4
         |vpiOperand:
         \_bit_select: (dir_panel_dcd_c4), line:212
           |vpiName:dir_panel_dcd_c4
           |vpiIndex:
           \_constant: , line:212
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
     |vpiLhs:
     \_bit_select: (dc_rdwr_panel_dec_c4), line:212
       |vpiName:dc_rdwr_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.dc_rdwr_panel_dec_c4
       |vpiIndex:
       \_constant: , line:212
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
   |vpiContAssign:
   \_cont_assign: , line:213
     |vpiRhs:
     \_operation: , line:213
       |vpiOpType:28
       |vpiOperand:
       \_bit_select: (dir_panel_dcd_c4), line:213
         |vpiName:dir_panel_dcd_c4
         |vpiFullName:work@sctag_dirrep.dir_panel_dcd_c4
         |vpiIndex:
         \_constant: , line:213
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
       |vpiOperand:
       \_bit_select: (dir_panel_dcd_c4), line:213
         |vpiName:dir_panel_dcd_c4
         |vpiFullName:work@sctag_dirrep.dir_panel_dcd_c4
         |vpiIndex:
         \_constant: , line:213
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
     |vpiLhs:
     \_bit_select: (dc_rdwr_panel_dec_c4), line:213
       |vpiName:dc_rdwr_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.dc_rdwr_panel_dec_c4
       |vpiIndex:
       \_constant: , line:213
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
   |vpiContAssign:
   \_cont_assign: , line:215
     |vpiRhs:
     \_operation: , line:215
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:215, parent:dir_panel_dcd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_dcd_c4)
         |vpiLeftRange:
         \_constant: , line:215
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:215
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:215
         |vpiConstType:3
         |vpiDecompile:2&#39;d0
         |BIN:2&#39;d0
     |vpiLhs:
     \_bit_select: (dc_rdwr_row_en_c4), line:215
       |vpiName:dc_rdwr_row_en_c4
       |vpiFullName:work@sctag_dirrep.dc_rdwr_row_en_c4
       |vpiIndex:
       \_constant: , line:215
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:216
     |vpiRhs:
     \_operation: , line:216
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:216, parent:dir_panel_dcd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_dcd_c4)
         |vpiLeftRange:
         \_constant: , line:216
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:216
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:216
         |vpiConstType:3
         |vpiDecompile:2&#39;d1
         |BIN:2&#39;d1
     |vpiLhs:
     \_bit_select: (dc_rdwr_row_en_c4), line:216
       |vpiName:dc_rdwr_row_en_c4
       |vpiFullName:work@sctag_dirrep.dc_rdwr_row_en_c4
       |vpiIndex:
       \_constant: , line:216
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiContAssign:
   \_cont_assign: , line:217
     |vpiRhs:
     \_operation: , line:217
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:217, parent:dir_panel_dcd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_dcd_c4)
         |vpiLeftRange:
         \_constant: , line:217
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:217
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:217
         |vpiConstType:3
         |vpiDecompile:2&#39;d2
         |BIN:2&#39;d2
     |vpiLhs:
     \_bit_select: (dc_rdwr_row_en_c4), line:217
       |vpiName:dc_rdwr_row_en_c4
       |vpiFullName:work@sctag_dirrep.dc_rdwr_row_en_c4
       |vpiIndex:
       \_constant: , line:217
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
   |vpiContAssign:
   \_cont_assign: , line:218
     |vpiRhs:
     \_operation: , line:218
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:218, parent:dir_panel_dcd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_dcd_c4)
         |vpiLeftRange:
         \_constant: , line:218
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:218
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:218
         |vpiConstType:3
         |vpiDecompile:2&#39;d3
         |BIN:2&#39;d3
     |vpiLhs:
     \_bit_select: (dc_rdwr_row_en_c4), line:218
       |vpiName:dc_rdwr_row_en_c4
       |vpiFullName:work@sctag_dirrep.dc_rdwr_row_en_c4
       |vpiIndex:
       \_constant: , line:218
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
   |vpiContAssign:
   \_cont_assign: , line:228
     |vpiRhs:
     \_operation: , line:228
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:228, parent:dir_panel_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_icd_c4)
         |vpiLeftRange:
         \_constant: , line:228
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
         |vpiRightRange:
         \_constant: , line:228
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
       |vpiOperand:
       \_constant: , line:228
         |vpiConstType:3
         |vpiDecompile:2&#39;d0
         |BIN:2&#39;d0
     |vpiLhs:
     \_bit_select: (ic_rdwr_panel_dec_c4), line:228
       |vpiName:ic_rdwr_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.ic_rdwr_panel_dec_c4
       |vpiIndex:
       \_constant: , line:228
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:229
     |vpiRhs:
     \_operation: , line:229
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:229, parent:dir_panel_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_icd_c4)
         |vpiLeftRange:
         \_constant: , line:229
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
         |vpiRightRange:
         \_constant: , line:229
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
       |vpiOperand:
       \_constant: , line:229
         |vpiConstType:3
         |vpiDecompile:2&#39;d1
         |BIN:2&#39;d1
     |vpiLhs:
     \_bit_select: (ic_rdwr_panel_dec_c4), line:229
       |vpiName:ic_rdwr_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.ic_rdwr_panel_dec_c4
       |vpiIndex:
       \_constant: , line:229
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiContAssign:
   \_cont_assign: , line:230
     |vpiRhs:
     \_operation: , line:230
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:230, parent:dir_panel_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_icd_c4)
         |vpiLeftRange:
         \_constant: , line:230
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
         |vpiRightRange:
         \_constant: , line:230
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
       |vpiOperand:
       \_constant: , line:230
         |vpiConstType:3
         |vpiDecompile:2&#39;d2
         |BIN:2&#39;d2
     |vpiLhs:
     \_bit_select: (ic_rdwr_panel_dec_c4), line:230
       |vpiName:ic_rdwr_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.ic_rdwr_panel_dec_c4
       |vpiIndex:
       \_constant: , line:230
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
   |vpiContAssign:
   \_cont_assign: , line:231
     |vpiRhs:
     \_operation: , line:231
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:231, parent:dir_panel_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_icd_c4)
         |vpiLeftRange:
         \_constant: , line:231
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
         |vpiRightRange:
         \_constant: , line:231
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
       |vpiOperand:
       \_constant: , line:231
         |vpiConstType:3
         |vpiDecompile:2&#39;d3
         |BIN:2&#39;d3
     |vpiLhs:
     \_bit_select: (ic_rdwr_panel_dec_c4), line:231
       |vpiName:ic_rdwr_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.ic_rdwr_panel_dec_c4
       |vpiIndex:
       \_constant: , line:231
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
   |vpiContAssign:
   \_cont_assign: , line:233
     |vpiRhs:
     \_operation: , line:233
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:233, parent:dir_panel_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_icd_c4)
         |vpiLeftRange:
         \_constant: , line:233
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:233
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:233
         |vpiConstType:3
         |vpiDecompile:2&#39;d0
         |BIN:2&#39;d0
     |vpiLhs:
     \_bit_select: (ic_rdwr_row_en_c4), line:233
       |vpiName:ic_rdwr_row_en_c4
       |vpiFullName:work@sctag_dirrep.ic_rdwr_row_en_c4
       |vpiIndex:
       \_constant: , line:233
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:234
     |vpiRhs:
     \_operation: , line:234
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:234, parent:dir_panel_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_icd_c4)
         |vpiLeftRange:
         \_constant: , line:234
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:234
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:234
         |vpiConstType:3
         |vpiDecompile:2&#39;d1
         |BIN:2&#39;d1
     |vpiLhs:
     \_bit_select: (ic_rdwr_row_en_c4), line:234
       |vpiName:ic_rdwr_row_en_c4
       |vpiFullName:work@sctag_dirrep.ic_rdwr_row_en_c4
       |vpiIndex:
       \_constant: , line:234
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiContAssign:
   \_cont_assign: , line:235
     |vpiRhs:
     \_operation: , line:235
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:235, parent:dir_panel_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_icd_c4)
         |vpiLeftRange:
         \_constant: , line:235
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:235
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:235
         |vpiConstType:3
         |vpiDecompile:2&#39;d2
         |BIN:2&#39;d2
     |vpiLhs:
     \_bit_select: (ic_rdwr_row_en_c4), line:235
       |vpiName:ic_rdwr_row_en_c4
       |vpiFullName:work@sctag_dirrep.ic_rdwr_row_en_c4
       |vpiIndex:
       \_constant: , line:235
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
   |vpiContAssign:
   \_cont_assign: , line:236
     |vpiRhs:
     \_operation: , line:236
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:236, parent:dir_panel_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_icd_c4)
         |vpiLeftRange:
         \_constant: , line:236
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:236
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:236
         |vpiConstType:3
         |vpiDecompile:2&#39;d3
         |BIN:2&#39;d3
     |vpiLhs:
     \_bit_select: (ic_rdwr_row_en_c4), line:236
       |vpiName:ic_rdwr_row_en_c4
       |vpiFullName:work@sctag_dirrep.ic_rdwr_row_en_c4
       |vpiIndex:
       \_constant: , line:236
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
   |vpiContAssign:
   \_cont_assign: , line:253
     |vpiRhs:
     \_operation: , line:253
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:253, parent:lkup_row_addr_dcd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (lkup_row_addr_dcd_c4)
         |vpiLeftRange:
         \_constant: , line:253
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:253
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:253
         |vpiConstType:3
         |vpiDecompile:2&#39;d0
         |BIN:2&#39;d0
     |vpiLhs:
     \_bit_select: (dc_lkup_panel_dec_c4), line:253
       |vpiName:dc_lkup_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.dc_lkup_panel_dec_c4
       |vpiIndex:
       \_constant: , line:253
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:254
     |vpiRhs:
     \_operation: , line:254
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:254, parent:lkup_row_addr_dcd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (lkup_row_addr_dcd_c4)
         |vpiLeftRange:
         \_constant: , line:254
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:254
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:254
         |vpiConstType:3
         |vpiDecompile:2&#39;d1
         |BIN:2&#39;d1
     |vpiLhs:
     \_bit_select: (dc_lkup_panel_dec_c4), line:254
       |vpiName:dc_lkup_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.dc_lkup_panel_dec_c4
       |vpiIndex:
       \_constant: , line:254
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiContAssign:
   \_cont_assign: , line:255
     |vpiRhs:
     \_operation: , line:255
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:255, parent:lkup_row_addr_dcd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (lkup_row_addr_dcd_c4)
         |vpiLeftRange:
         \_constant: , line:255
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:255
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:255
         |vpiConstType:3
         |vpiDecompile:2&#39;d2
         |BIN:2&#39;d2
     |vpiLhs:
     \_bit_select: (dc_lkup_panel_dec_c4), line:255
       |vpiName:dc_lkup_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.dc_lkup_panel_dec_c4
       |vpiIndex:
       \_constant: , line:255
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
   |vpiContAssign:
   \_cont_assign: , line:256
     |vpiRhs:
     \_operation: , line:256
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:256, parent:lkup_row_addr_dcd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (lkup_row_addr_dcd_c4)
         |vpiLeftRange:
         \_constant: , line:256
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:256
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:256
         |vpiConstType:3
         |vpiDecompile:2&#39;d3
         |BIN:2&#39;d3
     |vpiLhs:
     \_bit_select: (dc_lkup_panel_dec_c4), line:256
       |vpiName:dc_lkup_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.dc_lkup_panel_dec_c4
       |vpiIndex:
       \_constant: , line:256
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
   |vpiContAssign:
   \_cont_assign: , line:275
     |vpiRhs:
     \_bit_select: (lkup_row_addr_icd_c4), line:275
       |vpiName:lkup_row_addr_icd_c4
       |vpiFullName:work@sctag_dirrep.lkup_row_addr_icd_c4
       |vpiIndex:
       \_constant: , line:275
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
     |vpiLhs:
     \_ref_obj: (lkup_addr8_c4), line:275
       |vpiName:lkup_addr8_c4
       |vpiFullName:work@sctag_dirrep.lkup_addr8_c4
   |vpiContAssign:
   \_cont_assign: , line:277
     |vpiRhs:
     \_operation: , line:277
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:277, parent:lkup_row_addr_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (lkup_row_addr_icd_c4)
         |vpiLeftRange:
         \_constant: , line:277
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:277
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:277
         |vpiConstType:3
         |vpiDecompile:2&#39;d0
         |BIN:2&#39;d0
     |vpiLhs:
     \_bit_select: (ic_lkup_panel_dec_c4), line:277
       |vpiName:ic_lkup_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.ic_lkup_panel_dec_c4
       |vpiIndex:
       \_constant: , line:277
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:278
     |vpiRhs:
     \_operation: , line:278
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:278, parent:lkup_row_addr_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (lkup_row_addr_icd_c4)
         |vpiLeftRange:
         \_constant: , line:278
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:278
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:278
         |vpiConstType:3
         |vpiDecompile:2&#39;d1
         |BIN:2&#39;d1
     |vpiLhs:
     \_bit_select: (ic_lkup_panel_dec_c4), line:278
       |vpiName:ic_lkup_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.ic_lkup_panel_dec_c4
       |vpiIndex:
       \_constant: , line:278
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiContAssign:
   \_cont_assign: , line:279
     |vpiRhs:
     \_operation: , line:279
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:279, parent:lkup_row_addr_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (lkup_row_addr_icd_c4)
         |vpiLeftRange:
         \_constant: , line:279
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:279
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:279
         |vpiConstType:3
         |vpiDecompile:2&#39;d2
         |BIN:2&#39;d2
     |vpiLhs:
     \_bit_select: (ic_lkup_panel_dec_c4), line:279
       |vpiName:ic_lkup_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.ic_lkup_panel_dec_c4
       |vpiIndex:
       \_constant: , line:279
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
   |vpiContAssign:
   \_cont_assign: , line:280
     |vpiRhs:
     \_operation: , line:280
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:280, parent:lkup_row_addr_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (lkup_row_addr_icd_c4)
         |vpiLeftRange:
         \_constant: , line:280
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:280
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:280
         |vpiConstType:3
         |vpiDecompile:2&#39;d3
         |BIN:2&#39;d3
     |vpiLhs:
     \_bit_select: (ic_lkup_panel_dec_c4), line:280
       |vpiName:ic_lkup_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.ic_lkup_panel_dec_c4
       |vpiIndex:
       \_constant: , line:280
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
   |vpiNet:
   \_logic_net: (dir_error_c7), line:106
     |vpiName:dir_error_c7
     |vpiFullName:work@sctag_dirrep.dir_error_c7
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (dir_panel_dcd_c4), line:107
     |vpiName:dir_panel_dcd_c4
     |vpiFullName:work@sctag_dirrep.dir_panel_dcd_c4
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (dir_panel_icd_c4), line:107
     |vpiName:dir_panel_icd_c4
     |vpiFullName:work@sctag_dirrep.dir_panel_icd_c4
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (lkup_row_addr_dcd_c4), line:108
     |vpiName:lkup_row_addr_dcd_c4
     |vpiFullName:work@sctag_dirrep.lkup_row_addr_dcd_c4
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (lkup_row_addr_icd_c4), line:108
     |vpiName:lkup_row_addr_icd_c4
     |vpiFullName:work@sctag_dirrep.lkup_row_addr_icd_c4
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (dirrep_dir_wr_par_c4), line:23
   |vpiNet:
   \_logic_net: (dir_vld_c4_l), line:23
   |vpiNet:
   \_logic_net: (dc_rd_en_c4), line:23
   |vpiNet:
   \_logic_net: (dc_wr_en_c4), line:23
   |vpiNet:
   \_logic_net: (inval_mask_dcd_c4), line:24
   |vpiNet:
   \_logic_net: (dc_rdwr_row_en_c4), line:24
   |vpiNet:
   \_logic_net: (dc_rdwr_panel_dec_c4), line:24
   |vpiNet:
   \_logic_net: (dc_lkup_row_dec_c4), line:25
   |vpiNet:
   \_logic_net: (dc_lkup_panel_dec_c4), line:25
   |vpiNet:
   \_logic_net: (wr_dc_dir_entry_c4), line:25
   |vpiNet:
   \_logic_net: (dc_dir_clear_c4), line:26
   |vpiNet:
   \_logic_net: (ic_rd_en_c4), line:26
   |vpiNet:
   \_logic_net: (ic_wr_en_c4), line:26
   |vpiNet:
   \_logic_net: (inval_mask_icd_c4), line:26
   |vpiNet:
   \_logic_net: (ic_rdwr_row_en_c4), line:27
   |vpiNet:
   \_logic_net: (ic_rdwr_panel_dec_c4), line:27
   |vpiNet:
   \_logic_net: (ic_lkup_row_dec_c4), line:27
   |vpiNet:
   \_logic_net: (ic_lkup_panel_dec_c4), line:28
   |vpiNet:
   \_logic_net: (wr_ic_dir_entry_c4), line:28
   |vpiNet:
   \_logic_net: (ic_dir_clear_c4), line:28
   |vpiNet:
   \_logic_net: (lkup_addr8_c4), line:29
   |vpiNet:
   \_logic_net: (dir_error_c8), line:29
   |vpiNet:
   \_logic_net: (so), line:29
   |vpiNet:
   \_logic_net: (tagdp_lkup_addr11_c5), line:29
   |vpiNet:
   \_logic_net: (ic_parity_out), line:31
   |vpiNet:
   \_logic_net: (dc_parity_out), line:31
   |vpiNet:
   \_logic_net: (arbdp_dir_wr_par_c3), line:31
   |vpiNet:
   \_logic_net: (arbctl_dir_vld_c3_l), line:32
   |vpiNet:
   \_logic_net: (arbctl_ic_rd_en_c3), line:32
   |vpiNet:
   \_logic_net: (arbctl_dc_rd_en_c3), line:32
   |vpiNet:
   \_logic_net: (arbctl_ic_wr_en_c3), line:33
   |vpiNet:
   \_logic_net: (arbctl_dc_wr_en_c3), line:33
   |vpiNet:
   \_logic_net: (arbctl_dir_panel_dcd_c3), line:33
   |vpiNet:
   \_logic_net: (arbctl_dir_panel_icd_c3), line:34
   |vpiNet:
   \_logic_net: (arbctl_lkup_bank_ena_dcd_c3), line:34
   |vpiNet:
   \_logic_net: (arbctl_lkup_bank_ena_icd_c3), line:35
   |vpiNet:
   \_logic_net: (arbctl_inval_mask_dcd_c3), line:35
   |vpiNet:
   \_logic_net: (arbctl_inval_mask_icd_c3), line:36
   |vpiNet:
   \_logic_net: (arbctl_wr_dc_dir_entry_c3), line:36
   |vpiNet:
   \_logic_net: (arbctl_wr_ic_dir_entry_c3), line:37
   |vpiNet:
   \_logic_net: (lkup_row_addr_dcd_c3), line:37
   |vpiNet:
   \_logic_net: (lkup_row_addr_icd_c3), line:38
   |vpiNet:
   \_logic_net: (oneshot_dir_clear_c3), line:38
   |vpiNet:
   \_logic_net: (tagdp_lkup_addr11_c4), line:38
   |vpiNet:
   \_logic_net: (sehold), line:39
   |vpiNet:
   \_logic_net: (rclk), line:39
   |vpiNet:
   \_logic_net: (si), line:39
   |vpiNet:
   \_logic_net: (se), line:39
 |uhdmtopModules:
 \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiDefName:work@sctag_dirrep
   |vpiName:work@sctag_dirrep
   |vpiPort:
   \_port: (dirrep_dir_wr_par_c4), line:23, parent:work@sctag_dirrep
     |vpiName:dirrep_dir_wr_par_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dirrep_dir_wr_par_c4), line:23, parent:work@sctag_dirrep
         |vpiName:dirrep_dir_wr_par_c4
         |vpiFullName:work@sctag_dirrep.dirrep_dir_wr_par_c4
   |vpiPort:
   \_port: (dir_vld_c4_l), line:23, parent:work@sctag_dirrep
     |vpiName:dir_vld_c4_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dir_vld_c4_l), line:23, parent:work@sctag_dirrep
         |vpiName:dir_vld_c4_l
         |vpiFullName:work@sctag_dirrep.dir_vld_c4_l
   |vpiPort:
   \_port: (dc_rd_en_c4), line:23, parent:work@sctag_dirrep
     |vpiName:dc_rd_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_rd_en_c4), line:23, parent:work@sctag_dirrep
         |vpiName:dc_rd_en_c4
         |vpiFullName:work@sctag_dirrep.dc_rd_en_c4
   |vpiPort:
   \_port: (dc_wr_en_c4), line:23, parent:work@sctag_dirrep
     |vpiName:dc_wr_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_wr_en_c4), line:23, parent:work@sctag_dirrep
         |vpiName:dc_wr_en_c4
         |vpiFullName:work@sctag_dirrep.dc_wr_en_c4
   |vpiPort:
   \_port: (inval_mask_dcd_c4), line:24, parent:work@sctag_dirrep
     |vpiName:inval_mask_dcd_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (inval_mask_dcd_c4), line:24, parent:work@sctag_dirrep
         |vpiName:inval_mask_dcd_c4
         |vpiFullName:work@sctag_dirrep.inval_mask_dcd_c4
         |vpiRange:
         \_range: , line:49
           |vpiLeftRange:
           \_constant: , line:49
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:49
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dc_rdwr_row_en_c4), line:24, parent:work@sctag_dirrep
     |vpiName:dc_rdwr_row_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_rdwr_row_en_c4), line:24, parent:work@sctag_dirrep
         |vpiName:dc_rdwr_row_en_c4
         |vpiFullName:work@sctag_dirrep.dc_rdwr_row_en_c4
         |vpiRange:
         \_range: , line:51
           |vpiLeftRange:
           \_constant: , line:51
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:51
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dc_rdwr_panel_dec_c4), line:24, parent:work@sctag_dirrep
     |vpiName:dc_rdwr_panel_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_rdwr_panel_dec_c4), line:24, parent:work@sctag_dirrep
         |vpiName:dc_rdwr_panel_dec_c4
         |vpiFullName:work@sctag_dirrep.dc_rdwr_panel_dec_c4
         |vpiRange:
         \_range: , line:52
           |vpiLeftRange:
           \_constant: , line:52
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:52
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dc_lkup_row_dec_c4), line:25, parent:work@sctag_dirrep
     |vpiName:dc_lkup_row_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_lkup_row_dec_c4), line:25, parent:work@sctag_dirrep
         |vpiName:dc_lkup_row_dec_c4
         |vpiFullName:work@sctag_dirrep.dc_lkup_row_dec_c4
         |vpiRange:
         \_range: , line:55
           |vpiLeftRange:
           \_constant: , line:55
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:55
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dc_lkup_panel_dec_c4), line:25, parent:work@sctag_dirrep
     |vpiName:dc_lkup_panel_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_lkup_panel_dec_c4), line:25, parent:work@sctag_dirrep
         |vpiName:dc_lkup_panel_dec_c4
         |vpiFullName:work@sctag_dirrep.dc_lkup_panel_dec_c4
         |vpiRange:
         \_range: , line:56
           |vpiLeftRange:
           \_constant: , line:56
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:56
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (wr_dc_dir_entry_c4), line:25, parent:work@sctag_dirrep
     |vpiName:wr_dc_dir_entry_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_dc_dir_entry_c4), line:25, parent:work@sctag_dirrep
         |vpiName:wr_dc_dir_entry_c4
         |vpiFullName:work@sctag_dirrep.wr_dc_dir_entry_c4
         |vpiRange:
         \_range: , line:57
           |vpiLeftRange:
           \_constant: , line:57
             |vpiConstType:7
             |vpiDecompile:5
             |vpiSize:32
             |INT:5
           |vpiRightRange:
           \_constant: , line:57
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dc_dir_clear_c4), line:26, parent:work@sctag_dirrep
     |vpiName:dc_dir_clear_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_dir_clear_c4), line:26, parent:work@sctag_dirrep
         |vpiName:dc_dir_clear_c4
         |vpiFullName:work@sctag_dirrep.dc_dir_clear_c4
   |vpiPort:
   \_port: (ic_rd_en_c4), line:26, parent:work@sctag_dirrep
     |vpiName:ic_rd_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_rd_en_c4), line:26, parent:work@sctag_dirrep
         |vpiName:ic_rd_en_c4
         |vpiFullName:work@sctag_dirrep.ic_rd_en_c4
   |vpiPort:
   \_port: (ic_wr_en_c4), line:26, parent:work@sctag_dirrep
     |vpiName:ic_wr_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_wr_en_c4), line:26, parent:work@sctag_dirrep
         |vpiName:ic_wr_en_c4
         |vpiFullName:work@sctag_dirrep.ic_wr_en_c4
   |vpiPort:
   \_port: (inval_mask_icd_c4), line:26, parent:work@sctag_dirrep
     |vpiName:inval_mask_icd_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (inval_mask_icd_c4), line:26, parent:work@sctag_dirrep
         |vpiName:inval_mask_icd_c4
         |vpiFullName:work@sctag_dirrep.inval_mask_icd_c4
         |vpiRange:
         \_range: , line:63
           |vpiLeftRange:
           \_constant: , line:63
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:63
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ic_rdwr_row_en_c4), line:27, parent:work@sctag_dirrep
     |vpiName:ic_rdwr_row_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_rdwr_row_en_c4), line:27, parent:work@sctag_dirrep
         |vpiName:ic_rdwr_row_en_c4
         |vpiFullName:work@sctag_dirrep.ic_rdwr_row_en_c4
         |vpiRange:
         \_range: , line:65
           |vpiLeftRange:
           \_constant: , line:65
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:65
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ic_rdwr_panel_dec_c4), line:27, parent:work@sctag_dirrep
     |vpiName:ic_rdwr_panel_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_rdwr_panel_dec_c4), line:27, parent:work@sctag_dirrep
         |vpiName:ic_rdwr_panel_dec_c4
         |vpiFullName:work@sctag_dirrep.ic_rdwr_panel_dec_c4
         |vpiRange:
         \_range: , line:66
           |vpiLeftRange:
           \_constant: , line:66
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:66
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ic_lkup_row_dec_c4), line:27, parent:work@sctag_dirrep
     |vpiName:ic_lkup_row_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_lkup_row_dec_c4), line:27, parent:work@sctag_dirrep
         |vpiName:ic_lkup_row_dec_c4
         |vpiFullName:work@sctag_dirrep.ic_lkup_row_dec_c4
         |vpiRange:
         \_range: , line:69
           |vpiLeftRange:
           \_constant: , line:69
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:69
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ic_lkup_panel_dec_c4), line:28, parent:work@sctag_dirrep
     |vpiName:ic_lkup_panel_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_lkup_panel_dec_c4), line:28, parent:work@sctag_dirrep
         |vpiName:ic_lkup_panel_dec_c4
         |vpiFullName:work@sctag_dirrep.ic_lkup_panel_dec_c4
         |vpiRange:
         \_range: , line:70
           |vpiLeftRange:
           \_constant: , line:70
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:70
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (wr_ic_dir_entry_c4), line:28, parent:work@sctag_dirrep
     |vpiName:wr_ic_dir_entry_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_ic_dir_entry_c4), line:28, parent:work@sctag_dirrep
         |vpiName:wr_ic_dir_entry_c4
         |vpiFullName:work@sctag_dirrep.wr_ic_dir_entry_c4
         |vpiRange:
         \_range: , line:71
           |vpiLeftRange:
           \_constant: , line:71
             |vpiConstType:7
             |vpiDecompile:5
             |vpiSize:32
             |INT:5
           |vpiRightRange:
           \_constant: , line:71
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ic_dir_clear_c4), line:28, parent:work@sctag_dirrep
     |vpiName:ic_dir_clear_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_dir_clear_c4), line:28, parent:work@sctag_dirrep
         |vpiName:ic_dir_clear_c4
         |vpiFullName:work@sctag_dirrep.ic_dir_clear_c4
   |vpiPort:
   \_port: (lkup_addr8_c4), line:29, parent:work@sctag_dirrep
     |vpiName:lkup_addr8_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_addr8_c4), line:29, parent:work@sctag_dirrep
         |vpiName:lkup_addr8_c4
         |vpiFullName:work@sctag_dirrep.lkup_addr8_c4
   |vpiPort:
   \_port: (dir_error_c8), line:29, parent:work@sctag_dirrep
     |vpiName:dir_error_c8
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dir_error_c8), line:29, parent:work@sctag_dirrep
         |vpiName:dir_error_c8
         |vpiFullName:work@sctag_dirrep.dir_error_c8
   |vpiPort:
   \_port: (so), line:29, parent:work@sctag_dirrep
     |vpiName:so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (so), line:29, parent:work@sctag_dirrep
         |vpiName:so
         |vpiFullName:work@sctag_dirrep.so
   |vpiPort:
   \_port: (tagdp_lkup_addr11_c5), line:29, parent:work@sctag_dirrep
     |vpiName:tagdp_lkup_addr11_c5
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (tagdp_lkup_addr11_c5), line:29, parent:work@sctag_dirrep
         |vpiName:tagdp_lkup_addr11_c5
         |vpiFullName:work@sctag_dirrep.tagdp_lkup_addr11_c5
   |vpiPort:
   \_port: (ic_parity_out), line:31, parent:work@sctag_dirrep
     |vpiName:ic_parity_out
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_parity_out), line:31, parent:work@sctag_dirrep
         |vpiName:ic_parity_out
         |vpiFullName:work@sctag_dirrep.ic_parity_out
         |vpiRange:
         \_range: , line:82
           |vpiLeftRange:
           \_constant: , line:82
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:82
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dc_parity_out), line:31, parent:work@sctag_dirrep
     |vpiName:dc_parity_out
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_parity_out), line:31, parent:work@sctag_dirrep
         |vpiName:dc_parity_out
         |vpiFullName:work@sctag_dirrep.dc_parity_out
         |vpiRange:
         \_range: , line:83
           |vpiLeftRange:
           \_constant: , line:83
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:83
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (arbdp_dir_wr_par_c3), line:31, parent:work@sctag_dirrep
     |vpiName:arbdp_dir_wr_par_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbdp_dir_wr_par_c3), line:31, parent:work@sctag_dirrep
         |vpiName:arbdp_dir_wr_par_c3
         |vpiFullName:work@sctag_dirrep.arbdp_dir_wr_par_c3
   |vpiPort:
   \_port: (arbctl_dir_vld_c3_l), line:32, parent:work@sctag_dirrep
     |vpiName:arbctl_dir_vld_c3_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dir_vld_c3_l), line:32, parent:work@sctag_dirrep
         |vpiName:arbctl_dir_vld_c3_l
         |vpiFullName:work@sctag_dirrep.arbctl_dir_vld_c3_l
   |vpiPort:
   \_port: (arbctl_ic_rd_en_c3), line:32, parent:work@sctag_dirrep
     |vpiName:arbctl_ic_rd_en_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_ic_rd_en_c3), line:32, parent:work@sctag_dirrep
         |vpiName:arbctl_ic_rd_en_c3
         |vpiFullName:work@sctag_dirrep.arbctl_ic_rd_en_c3
   |vpiPort:
   \_port: (arbctl_dc_rd_en_c3), line:32, parent:work@sctag_dirrep
     |vpiName:arbctl_dc_rd_en_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dc_rd_en_c3), line:32, parent:work@sctag_dirrep
         |vpiName:arbctl_dc_rd_en_c3
         |vpiFullName:work@sctag_dirrep.arbctl_dc_rd_en_c3
   |vpiPort:
   \_port: (arbctl_ic_wr_en_c3), line:33, parent:work@sctag_dirrep
     |vpiName:arbctl_ic_wr_en_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_ic_wr_en_c3), line:33, parent:work@sctag_dirrep
         |vpiName:arbctl_ic_wr_en_c3
         |vpiFullName:work@sctag_dirrep.arbctl_ic_wr_en_c3
   |vpiPort:
   \_port: (arbctl_dc_wr_en_c3), line:33, parent:work@sctag_dirrep
     |vpiName:arbctl_dc_wr_en_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dc_wr_en_c3), line:33, parent:work@sctag_dirrep
         |vpiName:arbctl_dc_wr_en_c3
         |vpiFullName:work@sctag_dirrep.arbctl_dc_wr_en_c3
   |vpiPort:
   \_port: (arbctl_dir_panel_dcd_c3), line:33, parent:work@sctag_dirrep
     |vpiName:arbctl_dir_panel_dcd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dir_panel_dcd_c3), line:33, parent:work@sctag_dirrep
         |vpiName:arbctl_dir_panel_dcd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_dir_panel_dcd_c3
         |vpiRange:
         \_range: , line:90
           |vpiLeftRange:
           \_constant: , line:90
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:90
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (arbctl_dir_panel_icd_c3), line:34, parent:work@sctag_dirrep
     |vpiName:arbctl_dir_panel_icd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dir_panel_icd_c3), line:34, parent:work@sctag_dirrep
         |vpiName:arbctl_dir_panel_icd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_dir_panel_icd_c3
         |vpiRange:
         \_range: , line:90
           |vpiLeftRange:
           \_constant: , line:90
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:90
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (arbctl_lkup_bank_ena_dcd_c3), line:34, parent:work@sctag_dirrep
     |vpiName:arbctl_lkup_bank_ena_dcd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_lkup_bank_ena_dcd_c3), line:34, parent:work@sctag_dirrep
         |vpiName:arbctl_lkup_bank_ena_dcd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_lkup_bank_ena_dcd_c3
         |vpiRange:
         \_range: , line:91
           |vpiLeftRange:
           \_constant: , line:91
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:91
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (arbctl_lkup_bank_ena_icd_c3), line:35, parent:work@sctag_dirrep
     |vpiName:arbctl_lkup_bank_ena_icd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_lkup_bank_ena_icd_c3), line:35, parent:work@sctag_dirrep
         |vpiName:arbctl_lkup_bank_ena_icd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_lkup_bank_ena_icd_c3
         |vpiRange:
         \_range: , line:91
           |vpiLeftRange:
           \_constant: , line:91
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:91
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (arbctl_inval_mask_dcd_c3), line:35, parent:work@sctag_dirrep
     |vpiName:arbctl_inval_mask_dcd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_inval_mask_dcd_c3), line:35, parent:work@sctag_dirrep
         |vpiName:arbctl_inval_mask_dcd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_inval_mask_dcd_c3
         |vpiRange:
         \_range: , line:92
           |vpiLeftRange:
           \_constant: , line:92
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:92
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (arbctl_inval_mask_icd_c3), line:36, parent:work@sctag_dirrep
     |vpiName:arbctl_inval_mask_icd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_inval_mask_icd_c3), line:36, parent:work@sctag_dirrep
         |vpiName:arbctl_inval_mask_icd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_inval_mask_icd_c3
         |vpiRange:
         \_range: , line:92
           |vpiLeftRange:
           \_constant: , line:92
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:92
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (arbctl_wr_dc_dir_entry_c3), line:36, parent:work@sctag_dirrep
     |vpiName:arbctl_wr_dc_dir_entry_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_wr_dc_dir_entry_c3), line:36, parent:work@sctag_dirrep
         |vpiName:arbctl_wr_dc_dir_entry_c3
         |vpiFullName:work@sctag_dirrep.arbctl_wr_dc_dir_entry_c3
         |vpiRange:
         \_range: , line:93
           |vpiLeftRange:
           \_constant: , line:93
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:93
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (arbctl_wr_ic_dir_entry_c3), line:37, parent:work@sctag_dirrep
     |vpiName:arbctl_wr_ic_dir_entry_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_wr_ic_dir_entry_c3), line:37, parent:work@sctag_dirrep
         |vpiName:arbctl_wr_ic_dir_entry_c3
         |vpiFullName:work@sctag_dirrep.arbctl_wr_ic_dir_entry_c3
         |vpiRange:
         \_range: , line:93
           |vpiLeftRange:
           \_constant: , line:93
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:93
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (lkup_row_addr_dcd_c3), line:37, parent:work@sctag_dirrep
     |vpiName:lkup_row_addr_dcd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_row_addr_dcd_c3), line:37, parent:work@sctag_dirrep
         |vpiName:lkup_row_addr_dcd_c3
         |vpiFullName:work@sctag_dirrep.lkup_row_addr_dcd_c3
         |vpiRange:
         \_range: , line:94
           |vpiLeftRange:
           \_constant: , line:94
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:94
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (lkup_row_addr_icd_c3), line:38, parent:work@sctag_dirrep
     |vpiName:lkup_row_addr_icd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_row_addr_icd_c3), line:38, parent:work@sctag_dirrep
         |vpiName:lkup_row_addr_icd_c3
         |vpiFullName:work@sctag_dirrep.lkup_row_addr_icd_c3
         |vpiRange:
         \_range: , line:94
           |vpiLeftRange:
           \_constant: , line:94
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:94
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (oneshot_dir_clear_c3), line:38, parent:work@sctag_dirrep
     |vpiName:oneshot_dir_clear_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (oneshot_dir_clear_c3), line:38, parent:work@sctag_dirrep
         |vpiName:oneshot_dir_clear_c3
         |vpiFullName:work@sctag_dirrep.oneshot_dir_clear_c3
   |vpiPort:
   \_port: (tagdp_lkup_addr11_c4), line:38, parent:work@sctag_dirrep
     |vpiName:tagdp_lkup_addr11_c4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (tagdp_lkup_addr11_c4), line:38, parent:work@sctag_dirrep
         |vpiName:tagdp_lkup_addr11_c4
         |vpiFullName:work@sctag_dirrep.tagdp_lkup_addr11_c4
   |vpiPort:
   \_port: (sehold), line:39, parent:work@sctag_dirrep
     |vpiName:sehold
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sehold), line:39, parent:work@sctag_dirrep
         |vpiName:sehold
         |vpiFullName:work@sctag_dirrep.sehold
   |vpiPort:
   \_port: (rclk), line:39, parent:work@sctag_dirrep
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
         |vpiName:rclk
         |vpiFullName:work@sctag_dirrep.rclk
   |vpiPort:
   \_port: (si), line:39, parent:work@sctag_dirrep
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:39, parent:work@sctag_dirrep
         |vpiName:si
         |vpiFullName:work@sctag_dirrep.si
   |vpiPort:
   \_port: (se), line:39, parent:work@sctag_dirrep
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:39, parent:work@sctag_dirrep
         |vpiName:se
         |vpiFullName:work@sctag_dirrep.se
   |vpiModule:
   \_module: work@sctag_dirrep::dffe_s (ff_tagdp_lkup_addr11_c5), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:111, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dffe_s
     |vpiName:ff_tagdp_lkup_addr11_c5
     |vpiFullName:work@sctag_dirrep.ff_tagdp_lkup_addr11_c5
     |vpiPort:
     \_port: (q), parent:ff_tagdp_lkup_addr11_c5
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (tagdp_lkup_addr11_c5), line:112
         |vpiName:tagdp_lkup_addr11_c5
         |vpiActual:
         \_logic_net: (tagdp_lkup_addr11_c5), line:29, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_tagdp_lkup_addr11_c5
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (tagdp_lkup_addr11_c4), line:113
         |vpiName:tagdp_lkup_addr11_c4
         |vpiActual:
         \_logic_net: (tagdp_lkup_addr11_c4), line:38, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_tagdp_lkup_addr11_c5
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:114
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (en), parent:ff_tagdp_lkup_addr11_c5
       |vpiName:en
       |vpiHighConn:
       \_operation: , line:115
         |vpiOpType:4
         |vpiOperand:
         \_ref_obj: (sehold), line:115
           |vpiName:sehold
     |vpiPort:
     \_port: (se), parent:ff_tagdp_lkup_addr11_c5
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:116
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_tagdp_lkup_addr11_c5
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:116
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_tagdp_lkup_addr11_c5
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:116
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_dir_error_c8), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:123, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_dir_error_c8
     |vpiFullName:work@sctag_dirrep.ff_dir_error_c8
     |vpiPort:
     \_port: (q), parent:ff_dir_error_c8
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (dir_error_c8), line:124
         |vpiName:dir_error_c8
         |vpiActual:
         \_logic_net: (dir_error_c8), line:29, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_dir_error_c8
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (dir_error_c7), line:125
         |vpiName:dir_error_c7
         |vpiActual:
         \_logic_net: (dir_error_c7), line:106, parent:work@sctag_dirrep
           |vpiName:dir_error_c7
           |vpiFullName:work@sctag_dirrep.dir_error_c7
           |vpiNetType:1
     |vpiPort:
     \_port: (clk), parent:ff_dir_error_c8
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:126
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_dir_error_c8
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:127
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_dir_error_c8
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:127
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_dir_error_c8
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:127
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_wr_par_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:130, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_wr_par_c4
     |vpiFullName:work@sctag_dirrep.ff_wr_par_c4
     |vpiPort:
     \_port: (q), parent:ff_wr_par_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (dirrep_dir_wr_par_c4), line:131
         |vpiName:dirrep_dir_wr_par_c4
         |vpiActual:
         \_logic_net: (dirrep_dir_wr_par_c4), line:23, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_wr_par_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbdp_dir_wr_par_c3), line:132
         |vpiName:arbdp_dir_wr_par_c3
         |vpiActual:
         \_logic_net: (arbdp_dir_wr_par_c3), line:31, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_wr_par_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:133
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_wr_par_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:134
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_wr_par_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:134
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_wr_par_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:134
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_dir_vld_dcd_c4_l), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:137, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_dir_vld_dcd_c4_l
     |vpiFullName:work@sctag_dirrep.ff_dir_vld_dcd_c4_l
     |vpiPort:
     \_port: (q), parent:ff_dir_vld_dcd_c4_l
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (dir_vld_c4_l), line:138
         |vpiName:dir_vld_c4_l
         |vpiActual:
         \_logic_net: (dir_vld_c4_l), line:23, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_dir_vld_dcd_c4_l
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_dir_vld_c3_l), line:139
         |vpiName:arbctl_dir_vld_c3_l
         |vpiActual:
         \_logic_net: (arbctl_dir_vld_c3_l), line:32, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_dir_vld_dcd_c4_l
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:140
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_dir_vld_dcd_c4_l
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:141
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_dir_vld_dcd_c4_l
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:141
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_dir_vld_dcd_c4_l
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:141
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_dc_rd_en_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:145, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_dc_rd_en_c4
     |vpiFullName:work@sctag_dirrep.ff_dc_rd_en_c4
     |vpiPort:
     \_port: (q), parent:ff_dc_rd_en_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (dc_rd_en_c4), line:146
         |vpiName:dc_rd_en_c4
         |vpiActual:
         \_logic_net: (dc_rd_en_c4), line:23, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_dc_rd_en_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_dc_rd_en_c3), line:147
         |vpiName:arbctl_dc_rd_en_c3
         |vpiActual:
         \_logic_net: (arbctl_dc_rd_en_c3), line:32, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_dc_rd_en_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:148
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_dc_rd_en_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:149
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_dc_rd_en_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:149
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_dc_rd_en_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:149
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_ic_rd_en_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:152, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_ic_rd_en_c4
     |vpiFullName:work@sctag_dirrep.ff_ic_rd_en_c4
     |vpiPort:
     \_port: (q), parent:ff_ic_rd_en_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (ic_rd_en_c4), line:153
         |vpiName:ic_rd_en_c4
         |vpiActual:
         \_logic_net: (ic_rd_en_c4), line:26, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_ic_rd_en_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_ic_rd_en_c3), line:154
         |vpiName:arbctl_ic_rd_en_c3
         |vpiActual:
         \_logic_net: (arbctl_ic_rd_en_c3), line:32, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_ic_rd_en_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:155
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_ic_rd_en_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:156
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_ic_rd_en_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:156
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_ic_rd_en_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:156
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_dc_wr_en_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:159, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_dc_wr_en_c4
     |vpiFullName:work@sctag_dirrep.ff_dc_wr_en_c4
     |vpiPort:
     \_port: (q), parent:ff_dc_wr_en_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (dc_wr_en_c4), line:160
         |vpiName:dc_wr_en_c4
         |vpiActual:
         \_logic_net: (dc_wr_en_c4), line:23, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_dc_wr_en_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_dc_wr_en_c3), line:161
         |vpiName:arbctl_dc_wr_en_c3
         |vpiActual:
         \_logic_net: (arbctl_dc_wr_en_c3), line:33, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_dc_wr_en_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:162
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_dc_wr_en_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:163
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_dc_wr_en_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:163
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_dc_wr_en_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:163
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_ic_wr_en_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:166, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_ic_wr_en_c4
     |vpiFullName:work@sctag_dirrep.ff_ic_wr_en_c4
     |vpiPort:
     \_port: (q), parent:ff_ic_wr_en_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (ic_wr_en_c4), line:167
         |vpiName:ic_wr_en_c4
         |vpiActual:
         \_logic_net: (ic_wr_en_c4), line:26, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_ic_wr_en_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_ic_wr_en_c3), line:168
         |vpiName:arbctl_ic_wr_en_c3
         |vpiActual:
         \_logic_net: (arbctl_ic_wr_en_c3), line:33, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_ic_wr_en_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:169
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_ic_wr_en_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:170
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_ic_wr_en_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:170
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_ic_wr_en_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:170
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_inval_mask_dcd_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:174, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_inval_mask_dcd_c4
     |vpiFullName:work@sctag_dirrep.ff_inval_mask_dcd_c4
     |vpiPort:
     \_port: (q), parent:ff_inval_mask_dcd_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (inval_mask_dcd_c4), line:175
         |vpiName:inval_mask_dcd_c4
         |vpiActual:
         \_logic_net: (inval_mask_dcd_c4), line:24, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_inval_mask_dcd_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_inval_mask_dcd_c3), line:176
         |vpiName:arbctl_inval_mask_dcd_c3
         |vpiActual:
         \_logic_net: (arbctl_inval_mask_dcd_c3), line:35, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_inval_mask_dcd_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:177
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_inval_mask_dcd_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:178
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_inval_mask_dcd_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:178
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_inval_mask_dcd_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:178
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_inval_mask_icd_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:181, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_inval_mask_icd_c4
     |vpiFullName:work@sctag_dirrep.ff_inval_mask_icd_c4
     |vpiPort:
     \_port: (q), parent:ff_inval_mask_icd_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (inval_mask_icd_c4), line:182
         |vpiName:inval_mask_icd_c4
         |vpiActual:
         \_logic_net: (inval_mask_icd_c4), line:26, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_inval_mask_icd_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_inval_mask_icd_c3), line:183
         |vpiName:arbctl_inval_mask_icd_c3
         |vpiActual:
         \_logic_net: (arbctl_inval_mask_icd_c3), line:36, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_inval_mask_icd_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:184
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_inval_mask_icd_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:185
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_inval_mask_icd_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:185
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_inval_mask_icd_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:185
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_dir_panel_dcd_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:198, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_dir_panel_dcd_c4
     |vpiFullName:work@sctag_dirrep.ff_dir_panel_dcd_c4
     |vpiPort:
     \_port: (q), parent:ff_dir_panel_dcd_c4
       |vpiName:q
       |vpiHighConn:
       \_operation: , line:199
         |vpiOpType:33
         |vpiOperand:
         \_part_select: , line:199, parent:dir_panel_dcd_c4
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (dir_panel_dcd_c4)
           |vpiLeftRange:
           \_constant: , line:199
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:199
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
         |vpiOperand:
         \_part_select: , line:199, parent:dir_panel_dcd_c4
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (dir_panel_dcd_c4)
           |vpiLeftRange:
           \_constant: , line:199
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:199
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiPort:
     \_port: (din), parent:ff_dir_panel_dcd_c4
       |vpiName:din
       |vpiHighConn:
       \_operation: , line:200
         |vpiOpType:33
         |vpiOperand:
         \_part_select: , line:200, parent:arbctl_dir_panel_dcd_c3
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (arbctl_dir_panel_dcd_c3)
           |vpiLeftRange:
           \_constant: , line:200
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:200
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
         |vpiOperand:
         \_part_select: , line:200, parent:arbctl_dir_panel_dcd_c3
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (arbctl_dir_panel_dcd_c3)
           |vpiLeftRange:
           \_constant: , line:200
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:200
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiPort:
     \_port: (clk), parent:ff_dir_panel_dcd_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:201
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_dir_panel_dcd_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:202
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_dir_panel_dcd_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:202
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_dir_panel_dcd_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:202
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_dir_panel_icd_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:220, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_dir_panel_icd_c4
     |vpiFullName:work@sctag_dirrep.ff_dir_panel_icd_c4
     |vpiPort:
     \_port: (q), parent:ff_dir_panel_icd_c4
       |vpiName:q
       |vpiHighConn:
       \_operation: , line:221
         |vpiOpType:33
         |vpiOperand:
         \_part_select: , line:221, parent:dir_panel_icd_c4
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (dir_panel_icd_c4)
           |vpiLeftRange:
           \_constant: , line:221
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:221
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
         |vpiOperand:
         \_part_select: , line:221, parent:dir_panel_icd_c4
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (dir_panel_icd_c4)
           |vpiLeftRange:
           \_constant: , line:221
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:221
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiPort:
     \_port: (din), parent:ff_dir_panel_icd_c4
       |vpiName:din
       |vpiHighConn:
       \_operation: , line:222
         |vpiOpType:33
         |vpiOperand:
         \_part_select: , line:222, parent:arbctl_dir_panel_icd_c3
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (arbctl_dir_panel_icd_c3)
           |vpiLeftRange:
           \_constant: , line:222
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:222
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
         |vpiOperand:
         \_part_select: , line:222, parent:arbctl_dir_panel_icd_c3
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (arbctl_dir_panel_icd_c3)
           |vpiLeftRange:
           \_constant: , line:222
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:222
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiPort:
     \_port: (clk), parent:ff_dir_panel_icd_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:223
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_dir_panel_icd_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:224
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_dir_panel_icd_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:224
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_dir_panel_icd_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:224
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_lkup_row_addr_dcd_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:246, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_lkup_row_addr_dcd_c4
     |vpiFullName:work@sctag_dirrep.ff_lkup_row_addr_dcd_c4
     |vpiPort:
     \_port: (q), parent:ff_lkup_row_addr_dcd_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (lkup_row_addr_dcd_c4), line:247
         |vpiName:lkup_row_addr_dcd_c4
         |vpiActual:
         \_logic_net: (lkup_row_addr_dcd_c4), line:108, parent:work@sctag_dirrep
           |vpiName:lkup_row_addr_dcd_c4
           |vpiFullName:work@sctag_dirrep.lkup_row_addr_dcd_c4
           |vpiNetType:1
           |vpiRange:
           \_range: , line:108
             |vpiLeftRange:
             \_constant: , line:108
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
             |vpiRightRange:
             \_constant: , line:108
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (din), parent:ff_lkup_row_addr_dcd_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (lkup_row_addr_dcd_c3), line:248
         |vpiName:lkup_row_addr_dcd_c3
         |vpiActual:
         \_logic_net: (lkup_row_addr_dcd_c3), line:37, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_lkup_row_addr_dcd_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:249
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_lkup_row_addr_dcd_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:250
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_lkup_row_addr_dcd_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:250
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_lkup_row_addr_dcd_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:250
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_lkup_bank_ena_dcd_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:259, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_lkup_bank_ena_dcd_c4
     |vpiFullName:work@sctag_dirrep.ff_lkup_bank_ena_dcd_c4
     |vpiPort:
     \_port: (q), parent:ff_lkup_bank_ena_dcd_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (dc_lkup_row_dec_c4), line:260
         |vpiName:dc_lkup_row_dec_c4
         |vpiActual:
         \_logic_net: (dc_lkup_row_dec_c4), line:25, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_lkup_bank_ena_dcd_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_lkup_bank_ena_dcd_c3), line:261
         |vpiName:arbctl_lkup_bank_ena_dcd_c3
         |vpiActual:
         \_logic_net: (arbctl_lkup_bank_ena_dcd_c3), line:34, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_lkup_bank_ena_dcd_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:262
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_lkup_bank_ena_dcd_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:263
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_lkup_bank_ena_dcd_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:263
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_lkup_bank_ena_dcd_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:263
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_lkup_row_addr_icd_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:267, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_lkup_row_addr_icd_c4
     |vpiFullName:work@sctag_dirrep.ff_lkup_row_addr_icd_c4
     |vpiPort:
     \_port: (q), parent:ff_lkup_row_addr_icd_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (lkup_row_addr_icd_c4), line:268
         |vpiName:lkup_row_addr_icd_c4
         |vpiActual:
         \_logic_net: (lkup_row_addr_icd_c4), line:108, parent:work@sctag_dirrep
           |vpiName:lkup_row_addr_icd_c4
           |vpiFullName:work@sctag_dirrep.lkup_row_addr_icd_c4
           |vpiNetType:1
           |vpiRange:
           \_range: , line:108
             |vpiLeftRange:
             \_constant: , line:108
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
             |vpiRightRange:
             \_constant: , line:108
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (din), parent:ff_lkup_row_addr_icd_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (lkup_row_addr_icd_c3), line:269
         |vpiName:lkup_row_addr_icd_c3
         |vpiActual:
         \_logic_net: (lkup_row_addr_icd_c3), line:38, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_lkup_row_addr_icd_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:270
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_lkup_row_addr_icd_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:271
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_lkup_row_addr_icd_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:271
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_lkup_row_addr_icd_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:271
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_lkup_bank_ena_icd_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:282, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_lkup_bank_ena_icd_c4
     |vpiFullName:work@sctag_dirrep.ff_lkup_bank_ena_icd_c4
     |vpiPort:
     \_port: (q), parent:ff_lkup_bank_ena_icd_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (ic_lkup_row_dec_c4), line:283
         |vpiName:ic_lkup_row_dec_c4
         |vpiActual:
         \_logic_net: (ic_lkup_row_dec_c4), line:27, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_lkup_bank_ena_icd_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_lkup_bank_ena_icd_c3), line:284
         |vpiName:arbctl_lkup_bank_ena_icd_c3
         |vpiActual:
         \_logic_net: (arbctl_lkup_bank_ena_icd_c3), line:35, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_lkup_bank_ena_icd_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:285
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_lkup_bank_ena_icd_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:286
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_lkup_bank_ena_icd_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:286
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_lkup_bank_ena_icd_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:286
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_wr_dc_dir_entry_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:297, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_wr_dc_dir_entry_c4
     |vpiFullName:work@sctag_dirrep.ff_wr_dc_dir_entry_c4
     |vpiPort:
     \_port: (q), parent:ff_wr_dc_dir_entry_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (wr_dc_dir_entry_c4), line:298
         |vpiName:wr_dc_dir_entry_c4
         |vpiActual:
         \_logic_net: (wr_dc_dir_entry_c4), line:25, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_wr_dc_dir_entry_c4
       |vpiName:din
       |vpiHighConn:
       \_operation: , line:299
         |vpiOpType:33
         |vpiOperand:
         \_part_select: , line:299, parent:arbctl_wr_dc_dir_entry_c3
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (arbctl_wr_dc_dir_entry_c3)
           |vpiLeftRange:
           \_constant: , line:299
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:299
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiOperand:
         \_bit_select: (arbctl_dir_panel_dcd_c3), line:299
           |vpiName:arbctl_dir_panel_dcd_c3
           |vpiIndex:
           \_constant: , line:299
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
     |vpiPort:
     \_port: (clk), parent:ff_wr_dc_dir_entry_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:300
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_wr_dc_dir_entry_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:301
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_wr_dc_dir_entry_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:301
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_wr_dc_dir_entry_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:301
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_wr_ic_dir_entry_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:305, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_wr_ic_dir_entry_c4
     |vpiFullName:work@sctag_dirrep.ff_wr_ic_dir_entry_c4
     |vpiPort:
     \_port: (q), parent:ff_wr_ic_dir_entry_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (wr_ic_dir_entry_c4), line:306
         |vpiName:wr_ic_dir_entry_c4
         |vpiActual:
         \_logic_net: (wr_ic_dir_entry_c4), line:28, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_wr_ic_dir_entry_c4
       |vpiName:din
       |vpiHighConn:
       \_operation: , line:307
         |vpiOpType:33
         |vpiOperand:
         \_part_select: , line:307, parent:arbctl_wr_ic_dir_entry_c3
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (arbctl_wr_ic_dir_entry_c3)
           |vpiLeftRange:
           \_constant: , line:307
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:307
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiOperand:
         \_bit_select: (arbctl_dir_panel_icd_c3), line:307
           |vpiName:arbctl_dir_panel_icd_c3
           |vpiIndex:
           \_constant: , line:307
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
     |vpiPort:
     \_port: (clk), parent:ff_wr_ic_dir_entry_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:308
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_wr_ic_dir_entry_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:309
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_wr_ic_dir_entry_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:309
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_wr_ic_dir_entry_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:309
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_ic_dir_clear_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:317, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_ic_dir_clear_c4
     |vpiFullName:work@sctag_dirrep.ff_ic_dir_clear_c4
     |vpiPort:
     \_port: (q), parent:ff_ic_dir_clear_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (ic_dir_clear_c4), line:318
         |vpiName:ic_dir_clear_c4
         |vpiActual:
         \_logic_net: (ic_dir_clear_c4), line:28, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_ic_dir_clear_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (oneshot_dir_clear_c3), line:319
         |vpiName:oneshot_dir_clear_c3
         |vpiActual:
         \_logic_net: (oneshot_dir_clear_c3), line:38, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_ic_dir_clear_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:320
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_ic_dir_clear_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:321
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_ic_dir_clear_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:321
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_ic_dir_clear_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:321
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_dc_dir_clear_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:325, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_dc_dir_clear_c4
     |vpiFullName:work@sctag_dirrep.ff_dc_dir_clear_c4
     |vpiPort:
     \_port: (q), parent:ff_dc_dir_clear_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (dc_dir_clear_c4), line:326
         |vpiName:dc_dir_clear_c4
         |vpiActual:
         \_logic_net: (dc_dir_clear_c4), line:26, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_dc_dir_clear_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (oneshot_dir_clear_c3), line:327
         |vpiName:oneshot_dir_clear_c3
         |vpiActual:
         \_logic_net: (oneshot_dir_clear_c3), line:38, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_dc_dir_clear_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:328
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_dc_dir_clear_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:329
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_dc_dir_clear_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:329
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_dc_dir_clear_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:329
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiNet:
   \_logic_net: (dir_error_c7), line:106, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dir_panel_dcd_c4), line:107, parent:work@sctag_dirrep
     |vpiName:dir_panel_dcd_c4
     |vpiFullName:work@sctag_dirrep.dir_panel_dcd_c4
     |vpiNetType:1
     |vpiRange:
     \_range: , line:107
       |vpiLeftRange:
       \_constant: , line:107
         |vpiConstType:7
         |vpiDecompile:4
         |vpiSize:32
         |INT:4
       |vpiRightRange:
       \_constant: , line:107
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (dir_panel_icd_c4), line:107, parent:work@sctag_dirrep
     |vpiName:dir_panel_icd_c4
     |vpiFullName:work@sctag_dirrep.dir_panel_icd_c4
     |vpiNetType:1
     |vpiRange:
     \_range: , line:107
       |vpiLeftRange:
       \_constant: , line:107
         |vpiConstType:7
         |vpiDecompile:4
         |vpiSize:32
         |INT:4
       |vpiRightRange:
       \_constant: , line:107
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (lkup_row_addr_dcd_c4), line:108, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (lkup_row_addr_icd_c4), line:108, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dirrep_dir_wr_par_c4), line:23, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dir_vld_c4_l), line:23, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dc_rd_en_c4), line:23, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dc_wr_en_c4), line:23, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (inval_mask_dcd_c4), line:24, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dc_rdwr_row_en_c4), line:24, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dc_rdwr_panel_dec_c4), line:24, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dc_lkup_row_dec_c4), line:25, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dc_lkup_panel_dec_c4), line:25, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (wr_dc_dir_entry_c4), line:25, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dc_dir_clear_c4), line:26, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (ic_rd_en_c4), line:26, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (ic_wr_en_c4), line:26, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (inval_mask_icd_c4), line:26, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (ic_rdwr_row_en_c4), line:27, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (ic_rdwr_panel_dec_c4), line:27, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (ic_lkup_row_dec_c4), line:27, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (ic_lkup_panel_dec_c4), line:28, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (wr_ic_dir_entry_c4), line:28, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (ic_dir_clear_c4), line:28, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (lkup_addr8_c4), line:29, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dir_error_c8), line:29, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (so), line:29, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (tagdp_lkup_addr11_c5), line:29, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (ic_parity_out), line:31, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dc_parity_out), line:31, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbdp_dir_wr_par_c3), line:31, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_dir_vld_c3_l), line:32, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_ic_rd_en_c3), line:32, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_dc_rd_en_c3), line:32, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_ic_wr_en_c3), line:33, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_dc_wr_en_c3), line:33, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_dir_panel_dcd_c3), line:33, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_dir_panel_icd_c3), line:34, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_lkup_bank_ena_dcd_c3), line:34, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_lkup_bank_ena_icd_c3), line:35, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_inval_mask_dcd_c3), line:35, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_inval_mask_icd_c3), line:36, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_wr_dc_dir_entry_c3), line:36, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_wr_ic_dir_entry_c3), line:37, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (lkup_row_addr_dcd_c3), line:37, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (lkup_row_addr_icd_c3), line:38, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (oneshot_dir_clear_c3), line:38, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (tagdp_lkup_addr11_c4), line:38, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (sehold), line:39, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (si), line:39, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (se), line:39, parent:work@sctag_dirrep
Object: \work_sctag_dirrep of type 3000
Object: \work_sctag_dirrep of type 32
Object: \dirrep_dir_wr_par_c4 of type 44
Object: \dir_vld_c4_l of type 44
Object: \dc_rd_en_c4 of type 44
Object: \dc_wr_en_c4 of type 44
Object: \inval_mask_dcd_c4 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dc_rdwr_row_en_c4 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dc_rdwr_panel_dec_c4 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dc_lkup_row_dec_c4 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dc_lkup_panel_dec_c4 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \wr_dc_dir_entry_c4 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dc_dir_clear_c4 of type 44
Object: \ic_rd_en_c4 of type 44
Object: \ic_wr_en_c4 of type 44
Object: \inval_mask_icd_c4 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ic_rdwr_row_en_c4 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ic_rdwr_panel_dec_c4 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ic_lkup_row_dec_c4 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ic_lkup_panel_dec_c4 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \wr_ic_dir_entry_c4 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ic_dir_clear_c4 of type 44
Object: \lkup_addr8_c4 of type 44
Object: \dir_error_c8 of type 44
Object: \so of type 44
Object: \tagdp_lkup_addr11_c5 of type 44
Object: \ic_parity_out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dc_parity_out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arbdp_dir_wr_par_c3 of type 44
Object: \arbctl_dir_vld_c3_l of type 44
Object: \arbctl_ic_rd_en_c3 of type 44
Object: \arbctl_dc_rd_en_c3 of type 44
Object: \arbctl_ic_wr_en_c3 of type 44
Object: \arbctl_dc_wr_en_c3 of type 44
Object: \arbctl_dir_panel_dcd_c3 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arbctl_dir_panel_icd_c3 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arbctl_lkup_bank_ena_dcd_c3 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arbctl_lkup_bank_ena_icd_c3 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arbctl_inval_mask_dcd_c3 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arbctl_inval_mask_icd_c3 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arbctl_wr_dc_dir_entry_c3 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arbctl_wr_ic_dir_entry_c3 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \lkup_row_addr_dcd_c3 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \lkup_row_addr_icd_c3 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \oneshot_dir_clear_c3 of type 44
Object: \tagdp_lkup_addr11_c4 of type 44
Object: \sehold of type 44
Object: \rclk of type 44
Object: \si of type 44
Object: \se of type 44
Object: \ff_tagdp_lkup_addr11_c5 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \en of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_dir_error_c8 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_wr_par_c4 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_dir_vld_dcd_c4_l of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_dc_rd_en_c4 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_ic_rd_en_c4 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_dc_wr_en_c4 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_ic_wr_en_c4 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_inval_mask_dcd_c4 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_inval_mask_icd_c4 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_dir_panel_dcd_c4 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_dir_panel_icd_c4 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_lkup_row_addr_dcd_c4 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_lkup_bank_ena_dcd_c4 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_lkup_row_addr_icd_c4 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_lkup_bank_ena_icd_c4 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_wr_dc_dir_entry_c4 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_wr_ic_dir_entry_c4 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_ic_dir_clear_c4 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_dc_dir_clear_c4 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \dir_error_c7 of type 36
Object: \dir_panel_dcd_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dir_panel_icd_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \lkup_row_addr_dcd_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \lkup_row_addr_icd_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dirrep_dir_wr_par_c4 of type 36
Object: \dir_vld_c4_l of type 36
Object: \dc_rd_en_c4 of type 36
Object: \dc_wr_en_c4 of type 36
Object: \inval_mask_dcd_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dc_rdwr_row_en_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dc_rdwr_panel_dec_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dc_lkup_row_dec_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dc_lkup_panel_dec_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \wr_dc_dir_entry_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dc_dir_clear_c4 of type 36
Object: \ic_rd_en_c4 of type 36
Object: \ic_wr_en_c4 of type 36
Object: \inval_mask_icd_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ic_rdwr_row_en_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ic_rdwr_panel_dec_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ic_lkup_row_dec_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ic_lkup_panel_dec_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \wr_ic_dir_entry_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ic_dir_clear_c4 of type 36
Object: \lkup_addr8_c4 of type 36
Object: \dir_error_c8 of type 36
Object: \so of type 36
Object: \tagdp_lkup_addr11_c5 of type 36
Object: \ic_parity_out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dc_parity_out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arbdp_dir_wr_par_c3 of type 36
Object: \arbctl_dir_vld_c3_l of type 36
Object: \arbctl_ic_rd_en_c3 of type 36
Object: \arbctl_dc_rd_en_c3 of type 36
Object: \arbctl_ic_wr_en_c3 of type 36
Object: \arbctl_dc_wr_en_c3 of type 36
Object: \arbctl_dir_panel_dcd_c3 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arbctl_dir_panel_icd_c3 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arbctl_lkup_bank_ena_dcd_c3 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arbctl_lkup_bank_ena_icd_c3 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arbctl_inval_mask_dcd_c3 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arbctl_inval_mask_icd_c3 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arbctl_wr_dc_dir_entry_c3 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arbctl_wr_ic_dir_entry_c3 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \lkup_row_addr_dcd_c3 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \lkup_row_addr_icd_c3 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \oneshot_dir_clear_c3 of type 36
Object: \tagdp_lkup_addr11_c4 of type 36
Object: \sehold of type 36
Object: \rclk of type 36
Object: \si of type 36
Object: \se of type 36
Object: \work_sctag_dirrep of type 32
Object: \dirrep_dir_wr_par_c4 of type 44
Object: \dir_vld_c4_l of type 44
Object: \dc_rd_en_c4 of type 44
Object: \dc_wr_en_c4 of type 44
Object: \inval_mask_dcd_c4 of type 44
Object: \dc_rdwr_row_en_c4 of type 44
Object: \dc_rdwr_panel_dec_c4 of type 44
Object: \dc_lkup_row_dec_c4 of type 44
Object: \dc_lkup_panel_dec_c4 of type 44
Object: \wr_dc_dir_entry_c4 of type 44
Object: \dc_dir_clear_c4 of type 44
Object: \ic_rd_en_c4 of type 44
Object: \ic_wr_en_c4 of type 44
Object: \inval_mask_icd_c4 of type 44
Object: \ic_rdwr_row_en_c4 of type 44
Object: \ic_rdwr_panel_dec_c4 of type 44
Object: \ic_lkup_row_dec_c4 of type 44
Object: \ic_lkup_panel_dec_c4 of type 44
Object: \wr_ic_dir_entry_c4 of type 44
Object: \ic_dir_clear_c4 of type 44
Object: \lkup_addr8_c4 of type 44
Object: \dir_error_c8 of type 44
Object: \so of type 44
Object: \tagdp_lkup_addr11_c5 of type 44
Object: \ic_parity_out of type 44
Object: \dc_parity_out of type 44
Object: \arbdp_dir_wr_par_c3 of type 44
Object: \arbctl_dir_vld_c3_l of type 44
Object: \arbctl_ic_rd_en_c3 of type 44
Object: \arbctl_dc_rd_en_c3 of type 44
Object: \arbctl_ic_wr_en_c3 of type 44
Object: \arbctl_dc_wr_en_c3 of type 44
Object: \arbctl_dir_panel_dcd_c3 of type 44
Object: \arbctl_dir_panel_icd_c3 of type 44
Object: \arbctl_lkup_bank_ena_dcd_c3 of type 44
Object: \arbctl_lkup_bank_ena_icd_c3 of type 44
Object: \arbctl_inval_mask_dcd_c3 of type 44
Object: \arbctl_inval_mask_icd_c3 of type 44
Object: \arbctl_wr_dc_dir_entry_c3 of type 44
Object: \arbctl_wr_ic_dir_entry_c3 of type 44
Object: \lkup_row_addr_dcd_c3 of type 44
Object: \lkup_row_addr_icd_c3 of type 44
Object: \oneshot_dir_clear_c3 of type 44
Object: \tagdp_lkup_addr11_c4 of type 44
Object: \sehold of type 44
Object: \rclk of type 44
Object: \si of type 44
Object: \se of type 44
Object:  of type 8
Object: \dir_error_c7 of type 608
Object:  of type 39
Object:  of type 39
Object: \ic_parity_out of type 608
Object:  of type 39
Object: \dc_parity_out of type 608
Object:  of type 8
Object: \dc_rdwr_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 39
Object: \dir_panel_dcd_c4 of type 106
Object:  of type 7
Object:  of type 39
Object: \dir_panel_dcd_c4 of type 106
Object:  of type 7
Object:  of type 8
Object: \dc_rdwr_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 39
Object: \dir_panel_dcd_c4 of type 106
Object:  of type 7
Object: \dir_panel_dcd_c4 of type 106
Object:  of type 7
Object:  of type 8
Object: \dc_rdwr_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object: \dir_panel_dcd_c4 of type 106
Object:  of type 7
Object:  of type 39
Object: \dir_panel_dcd_c4 of type 106
Object:  of type 7
Object:  of type 8
Object: \dc_rdwr_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object: \dir_panel_dcd_c4 of type 106
Object:  of type 7
Object: \dir_panel_dcd_c4 of type 106
Object:  of type 7
Object:  of type 8
Object: \dc_rdwr_row_en_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_dcd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \dc_rdwr_row_en_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_dcd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \dc_rdwr_row_en_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_dcd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \dc_rdwr_row_en_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_dcd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_rdwr_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_rdwr_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_rdwr_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_rdwr_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_rdwr_row_en_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_rdwr_row_en_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_rdwr_row_en_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_rdwr_row_en_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \dc_lkup_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \lkup_row_addr_dcd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \dc_lkup_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \lkup_row_addr_dcd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \dc_lkup_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \lkup_row_addr_dcd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \dc_lkup_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \lkup_row_addr_dcd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \lkup_addr8_c4 of type 608
Object: \lkup_row_addr_icd_c4 of type 106
Object:  of type 7
Object:  of type 8
Object: \ic_lkup_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \lkup_row_addr_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_lkup_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \lkup_row_addr_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_lkup_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \lkup_row_addr_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_lkup_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \lkup_row_addr_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object: \dir_error_c7 of type 36
Object: \dir_panel_dcd_c4 of type 36
Object: \dir_panel_icd_c4 of type 36
Object: \lkup_row_addr_dcd_c4 of type 36
Object: \lkup_row_addr_icd_c4 of type 36
Object: \dirrep_dir_wr_par_c4 of type 36
Object: \dir_vld_c4_l of type 36
Object: \dc_rd_en_c4 of type 36
Object: \dc_wr_en_c4 of type 36
Object: \inval_mask_dcd_c4 of type 36
Object: \dc_rdwr_row_en_c4 of type 36
Object: \dc_rdwr_panel_dec_c4 of type 36
Object: \dc_lkup_row_dec_c4 of type 36
Object: \dc_lkup_panel_dec_c4 of type 36
Object: \wr_dc_dir_entry_c4 of type 36
Object: \dc_dir_clear_c4 of type 36
Object: \ic_rd_en_c4 of type 36
Object: \ic_wr_en_c4 of type 36
Object: \inval_mask_icd_c4 of type 36
Object: \ic_rdwr_row_en_c4 of type 36
Object: \ic_rdwr_panel_dec_c4 of type 36
Object: \ic_lkup_row_dec_c4 of type 36
Object: \ic_lkup_panel_dec_c4 of type 36
Object: \wr_ic_dir_entry_c4 of type 36
Object: \ic_dir_clear_c4 of type 36
Object: \lkup_addr8_c4 of type 36
Object: \dir_error_c8 of type 36
Object: \so of type 36
Object: \tagdp_lkup_addr11_c5 of type 36
Object: \ic_parity_out of type 36
Object: \dc_parity_out of type 36
Object: \arbdp_dir_wr_par_c3 of type 36
Object: \arbctl_dir_vld_c3_l of type 36
Object: \arbctl_ic_rd_en_c3 of type 36
Object: \arbctl_dc_rd_en_c3 of type 36
Object: \arbctl_ic_wr_en_c3 of type 36
Object: \arbctl_dc_wr_en_c3 of type 36
Object: \arbctl_dir_panel_dcd_c3 of type 36
Object: \arbctl_dir_panel_icd_c3 of type 36
Object: \arbctl_lkup_bank_ena_dcd_c3 of type 36
Object: \arbctl_lkup_bank_ena_icd_c3 of type 36
Object: \arbctl_inval_mask_dcd_c3 of type 36
Object: \arbctl_inval_mask_icd_c3 of type 36
Object: \arbctl_wr_dc_dir_entry_c3 of type 36
Object: \arbctl_wr_ic_dir_entry_c3 of type 36
Object: \lkup_row_addr_dcd_c3 of type 36
Object: \lkup_row_addr_icd_c3 of type 36
Object: \oneshot_dir_clear_c3 of type 36
Object: \tagdp_lkup_addr11_c4 of type 36
Object: \sehold of type 36
Object: \rclk of type 36
Object: \si of type 36
Object: \se of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_sctag_dirrep&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b62a40] str=&#39;\work_sctag_dirrep&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>.0-23.0&gt; [0x1b62ce0] str=&#39;\dirrep_dir_wr_par_c4&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>.0-23.0&gt; [0x1b62fd0] str=&#39;\dir_vld_c4_l&#39; output reg port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>.0-23.0&gt; [0x1b631a0] str=&#39;\dc_rd_en_c4&#39; output reg port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>.0-23.0&gt; [0x1b63350] str=&#39;\dc_wr_en_c4&#39; output reg port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:24</a>.0-24.0&gt; [0x1b634e0] str=&#39;\inval_mask_dcd_c4&#39; output reg port=5
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:49</a>.0-49.0&gt; [0x1b63680]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:49</a>.0-49.0&gt; [0x1b63a80] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:49</a>.0-49.0&gt; [0x1b63c60] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:24</a>.0-24.0&gt; [0x1b638c0] str=&#39;\dc_rdwr_row_en_c4&#39; output reg port=6
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-51" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:51</a>.0-51.0&gt; [0x1b63e60]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-51" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:51</a>.0-51.0&gt; [0x1b64180] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-51" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:51</a>.0-51.0&gt; [0x1b64330] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:24</a>.0-24.0&gt; [0x1b63ff0] str=&#39;\dc_rdwr_panel_dec_c4&#39; output reg port=7
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:52</a>.0-52.0&gt; [0x1b644e0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:52</a>.0-52.0&gt; [0x1b64800] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:52</a>.0-52.0&gt; [0x1b649b0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:25</a>.0-25.0&gt; [0x1b64670] str=&#39;\dc_lkup_row_dec_c4&#39; output reg port=8
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-55" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:55</a>.0-55.0&gt; [0x1b64b60]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-55" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:55</a>.0-55.0&gt; [0x1b64e80] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-55" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:55</a>.0-55.0&gt; [0x1b65030] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:25</a>.0-25.0&gt; [0x1b64cf0] str=&#39;\dc_lkup_panel_dec_c4&#39; output reg port=9
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:56</a>.0-56.0&gt; [0x1b651e0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:56</a>.0-56.0&gt; [0x1b65500] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:56</a>.0-56.0&gt; [0x1b656b0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:25</a>.0-25.0&gt; [0x1b65860] str=&#39;\wr_dc_dir_entry_c4&#39; output reg port=10
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-57" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:57</a>.0-57.0&gt; [0x1b65980]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-57" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:57</a>.0-57.0&gt; [0x1b65bc0] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-57" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:57</a>.0-57.0&gt; [0x1b65d70] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:26</a>.0-26.0&gt; [0x1b65aa0] str=&#39;\dc_dir_clear_c4&#39; output reg port=11
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:26</a>.0-26.0&gt; [0x1b65f70] str=&#39;\ic_rd_en_c4&#39; output reg port=12
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:26</a>.0-26.0&gt; [0x1b660e0] str=&#39;\ic_wr_en_c4&#39; output reg port=13
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:26</a>.0-26.0&gt; [0x1b66270] str=&#39;\inval_mask_icd_c4&#39; output reg port=14
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-63" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:63</a>.0-63.0&gt; [0x1b66410]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-63" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:63</a>.0-63.0&gt; [0x1b66750] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-63" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:63</a>.0-63.0&gt; [0x1b66900] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:27</a>.0-27.0&gt; [0x1b665c0] str=&#39;\ic_rdwr_row_en_c4&#39; output reg port=15
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-65" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:65</a>.0-65.0&gt; [0x1b66ab0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-65" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:65</a>.0-65.0&gt; [0x1b66dd0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-65" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:65</a>.0-65.0&gt; [0x1b66f80] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:27</a>.0-27.0&gt; [0x1b66c40] str=&#39;\ic_rdwr_panel_dec_c4&#39; output reg port=16
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:66</a>.0-66.0&gt; [0x1b67130]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:66</a>.0-66.0&gt; [0x1b67450] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:66</a>.0-66.0&gt; [0x1b67600] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:27</a>.0-27.0&gt; [0x1b672c0] str=&#39;\ic_lkup_row_dec_c4&#39; output reg port=17
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:69</a>.0-69.0&gt; [0x1b677b0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:69</a>.0-69.0&gt; [0x1b67ad0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:69</a>.0-69.0&gt; [0x1b67c80] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:28</a>.0-28.0&gt; [0x1b67e30] str=&#39;\ic_lkup_panel_dec_c4&#39; output reg port=18
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:70</a>.0-70.0&gt; [0x1b67f50]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:70</a>.0-70.0&gt; [0x1b681e0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:70</a>.0-70.0&gt; [0x1b68390] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:28</a>.0-28.0&gt; [0x1b68070] str=&#39;\wr_ic_dir_entry_c4&#39; output reg port=19
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:71</a>.0-71.0&gt; [0x1b68540]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:71</a>.0-71.0&gt; [0x1b68860] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:71</a>.0-71.0&gt; [0x1b68a10] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:28</a>.0-28.0&gt; [0x1b686d0] str=&#39;\ic_dir_clear_c4&#39; output reg port=20
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:29</a>.0-29.0&gt; [0x1b68c10] str=&#39;\lkup_addr8_c4&#39; output reg port=21
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:29</a>.0-29.0&gt; [0x1b68d80] str=&#39;\dir_error_c8&#39; output reg port=22
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:29</a>.0-29.0&gt; [0x1b68f10] str=&#39;\so&#39; output reg port=23
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:29</a>.0-29.0&gt; [0x1b690c0] str=&#39;\tagdp_lkup_addr11_c5&#39; output reg port=24
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:31</a>.0-31.0&gt; [0x1b69270] str=&#39;\ic_parity_out&#39; input port=25
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:82</a>.0-82.0&gt; [0x1b69410]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:82</a>.0-82.0&gt; [0x1b69750] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:82</a>.0-82.0&gt; [0x1b69900] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:31</a>.0-31.0&gt; [0x1b695c0] str=&#39;\dc_parity_out&#39; input port=26
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:83</a>.0-83.0&gt; [0x1b69ab0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:83</a>.0-83.0&gt; [0x1b69dd0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:83</a>.0-83.0&gt; [0x1b69f80] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:31</a>.0-31.0&gt; [0x1b69c40] str=&#39;\arbdp_dir_wr_par_c3&#39; input port=27
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:32</a>.0-32.0&gt; [0x1b6a180] str=&#39;\arbctl_dir_vld_c3_l&#39; input port=28
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:32</a>.0-32.0&gt; [0x1b6a2f0] str=&#39;\arbctl_ic_rd_en_c3&#39; input port=29
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:32</a>.0-32.0&gt; [0x1b6a480] str=&#39;\arbctl_dc_rd_en_c3&#39; input port=30
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:33</a>.0-33.0&gt; [0x1b6a630] str=&#39;\arbctl_ic_wr_en_c3&#39; input port=31
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:33</a>.0-33.0&gt; [0x1b6a7e0] str=&#39;\arbctl_dc_wr_en_c3&#39; input port=32
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:33</a>.0-33.0&gt; [0x1b6a990] str=&#39;\arbctl_dir_panel_dcd_c3&#39; input port=33
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-90" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:90</a>.0-90.0&gt; [0x1b6ab30]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-90" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:90</a>.0-90.0&gt; [0x1b6ae70] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-90" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:90</a>.0-90.0&gt; [0x1b6af90] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:34</a>.0-34.0&gt; [0x1b6ace0] str=&#39;\arbctl_dir_panel_icd_c3&#39; input port=34
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-90" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:90</a>.0-90.0&gt; [0x1b67940]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-90" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:90</a>.0-90.0&gt; [0x1b6b3e0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-90" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:90</a>.0-90.0&gt; [0x1b6b500] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:34</a>.0-34.0&gt; [0x1b6b2c0] str=&#39;\arbctl_lkup_bank_ena_dcd_c3&#39; input port=35
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:91</a>.0-91.0&gt; [0x1b6b620]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:91</a>.0-91.0&gt; [0x1b6b860] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:91</a>.0-91.0&gt; [0x1b6b980] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:35</a>.0-35.0&gt; [0x1b6b740] str=&#39;\arbctl_lkup_bank_ena_icd_c3&#39; input port=36
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:91</a>.0-91.0&gt; [0x1b6baa0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:91</a>.0-91.0&gt; [0x1b6bce0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:91</a>.0-91.0&gt; [0x1b6be50] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:35</a>.0-35.0&gt; [0x1b6bbc0] str=&#39;\arbctl_inval_mask_dcd_c3&#39; input port=37
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:92</a>.0-92.0&gt; [0x1b6c000]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:92</a>.0-92.0&gt; [0x1b6c320] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:92</a>.0-92.0&gt; [0x1b6c4d0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:36</a>.0-36.0&gt; [0x1b6c190] str=&#39;\arbctl_inval_mask_icd_c3&#39; input port=38
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:92</a>.0-92.0&gt; [0x1b6c680]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:92</a>.0-92.0&gt; [0x1b6c9a0] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:92</a>.0-92.0&gt; [0x1b6cb50] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:36</a>.0-36.0&gt; [0x1b6c810] str=&#39;\arbctl_wr_dc_dir_entry_c3&#39; input port=39
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:93</a>.0-93.0&gt; [0x1b6cd00]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:93</a>.0-93.0&gt; [0x1b6d020] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:93</a>.0-93.0&gt; [0x1b6d1d0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:37</a>.0-37.0&gt; [0x1b6ce90] str=&#39;\arbctl_wr_ic_dir_entry_c3&#39; input port=40
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:93</a>.0-93.0&gt; [0x1b6d380]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:93</a>.0-93.0&gt; [0x1b6d6a0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:93</a>.0-93.0&gt; [0x1b6d850] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:37</a>.0-37.0&gt; [0x1b6d510] str=&#39;\lkup_row_addr_dcd_c3&#39; input port=41
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-94" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:94</a>.0-94.0&gt; [0x1b6da00]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-94" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:94</a>.0-94.0&gt; [0x1b6dd20] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-94" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:94</a>.0-94.0&gt; [0x1b6ded0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:38</a>.0-38.0&gt; [0x1b6db90] str=&#39;\lkup_row_addr_icd_c3&#39; input port=42
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-94" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:94</a>.0-94.0&gt; [0x1b6e080]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-94" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:94</a>.0-94.0&gt; [0x1b6e3a0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-94" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:94</a>.0-94.0&gt; [0x1b6e550] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:38</a>.0-38.0&gt; [0x1b6e210] str=&#39;\oneshot_dir_clear_c3&#39; input port=43
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:38</a>.0-38.0&gt; [0x1b6e750] str=&#39;\tagdp_lkup_addr11_c4&#39; input port=44
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:39</a>.0-39.0&gt; [0x1b6e8c0] str=&#39;\sehold&#39; input port=45
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:39</a>.0-39.0&gt; [0x1b6ea50] str=&#39;\rclk&#39; input port=46
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:39</a>.0-39.0&gt; [0x1b6ec00] str=&#39;\si&#39; input port=47
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:39</a>.0-39.0&gt; [0x1b6edb0] str=&#39;\se&#39; input port=48
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x1b6ef60] str=&#39;\ff_tagdp_lkup_addr11_c5&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b6fb00] str=&#39;\work_sctag_dirrep::dffe_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x1b6fc40] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x1b6fd60] str=&#39;\tagdp_lkup_addr11_c5&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x1b6ff60] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x1b70080] str=&#39;\tagdp_lkup_addr11_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x1b70260] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x1b70380] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x1b70580] str=&#39;\en&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x1b706a0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x1b708f0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x1b70a10] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x1b70c10] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x1b70d30] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x1b70f30] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x1b71050] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x1b71230] str=&#39;\ff_dir_error_c8&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b71c50] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x1b71d70] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x1b71e90] str=&#39;\dir_error_c8&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x1b72090] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x1b721b0] str=&#39;\dir_error_c7&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x1b72390] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x1b724b0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x1b726b0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x1b727d0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x1b72a20] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x1b72b40] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x1b72d40] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x1b72e60] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x1b73040] str=&#39;\ff_wr_par_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b73160] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x1b73280] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x1b733a0] str=&#39;\dirrep_dir_wr_par_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x1b734c0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x1b735e0] str=&#39;\arbdp_dir_wr_par_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x1b73700] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x1b73820] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x1b73940] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x1b73a60] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x1b73b80] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x1b73ca0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x1b73dc0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x1b73ee0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x1b74000] str=&#39;\ff_dir_vld_dcd_c4_l&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b74120] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x1b74240] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x1b74360] str=&#39;\dir_vld_c4_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x1b74480] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x1b745a0] str=&#39;\arbctl_dir_vld_c3_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x1b746c0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x1b74830] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x1b749f0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x1b74b10] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x1b74d20] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x1b74e40] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x1b75000] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x1b75120] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x1b752e0] str=&#39;\ff_dc_rd_en_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b75400] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x1b75520] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x1b75640] str=&#39;\dc_rd_en_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x1b75760] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x1b75880] str=&#39;\arbctl_dc_rd_en_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x1b759f0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x1b75b10] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x1b75cd0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x1b75df0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x1b76000] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x1b76120] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x1b762e0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x1b76400] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x1b765c0] str=&#39;\ff_ic_rd_en_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b766e0] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x1b76800] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x1b76920] str=&#39;\ic_rd_en_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x1b76a90] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x1b76bb0] str=&#39;\arbctl_ic_rd_en_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x1b76d70] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x1b76e90] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x1b77050] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x1b77170] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x1b77380] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x1b774a0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x1b77660] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x1b77780] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x1b77940] str=&#39;\ff_dc_wr_en_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b77a60] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x1b77b80] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x1b77ca0] str=&#39;\dc_wr_en_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x1b77e60] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x1b77f80] str=&#39;\arbctl_dc_wr_en_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x1b78140] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x1b78260] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x1b78420] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x1b78540] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x1b78750] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x1b78870] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x1b78a30] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x1b78b50] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x1b78d10] str=&#39;\ff_ic_wr_en_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b78e30] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x1b78f50] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x1b79070] str=&#39;\ic_wr_en_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x1b79230] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x1b79350] str=&#39;\arbctl_ic_wr_en_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x1b79510] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x1b79630] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x1b797f0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x1b79910] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x1b79b20] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x1b79c40] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x1b79e00] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x1b79f20] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x1b7a0e0] str=&#39;\ff_inval_mask_dcd_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b7a200] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x1b7a320] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x1b7a440] str=&#39;\inval_mask_dcd_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x1b7a5b0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x1b7a6d0] str=&#39;\arbctl_inval_mask_dcd_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x1b7a890] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x1b7a9b0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x1b7ab70] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x1b7ac90] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x1b7aea0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x1b7afc0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x1b7b180] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x1b7b2a0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x1b7b460] str=&#39;\ff_inval_mask_icd_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b7b580] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x1b7b6a0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x1b7b810] str=&#39;\inval_mask_icd_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x1b7b9d0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x1b7baf0] str=&#39;\arbctl_inval_mask_icd_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x1b7bcb0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x1b7bdd0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x1b7bf90] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x1b7c0b0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x1b7c2c0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x1b7c3e0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x1b7c5a0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x1b7c6c0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x1b7c880] str=&#39;\ff_dir_panel_dcd_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b7c9f0] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x1b7cb10] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x1b7cc30]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x1b7cdf0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x1b7cf10]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x1b7d0d0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x1b7d1f0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x1b7d3b0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x1b7d4d0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x1b7d6e0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x1b7d800] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x1b7d9c0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x1b7dae0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x1b7dca0] str=&#39;\ff_dir_panel_icd_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b7de10] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x1b7df30] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x1b7e050]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x1b7e210] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x1b7e330]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x1b7e4f0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x1b7e610] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x1b7e7d0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x1b7e8f0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x1b7eb00] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x1b7ec20] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x1b7ede0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x1b7ef00] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x1b7f0c0] str=&#39;\ff_lkup_row_addr_dcd_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b7f230] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x1b7f370] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x1b7f490] str=&#39;\lkup_row_addr_dcd_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x1b7f690] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x1b7f7b0] str=&#39;\lkup_row_addr_dcd_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x1b7f990] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x1b7fab0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x1b7fcb0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x1b7fdd0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x1b80020] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x1b80140] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x1b80340] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x1b80460] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x1b80640] str=&#39;\ff_lkup_bank_ena_dcd_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b807b0] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x1b80910] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x1b80a30] str=&#39;\dc_lkup_row_dec_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x1b80c30] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x1b80d50] str=&#39;\arbctl_lkup_bank_ena_dcd_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x1b80f30] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x1b81050] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x1b81250] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x1b81370] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x1b815c0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x1b816e0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x1b818e0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x1b81a00] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x1b81be0] str=&#39;\ff_lkup_row_addr_icd_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b81d50] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x1b81eb0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x1b81fd0] str=&#39;\lkup_row_addr_icd_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x1b821d0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x1b822f0] str=&#39;\lkup_row_addr_icd_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x1b824d0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x1b825f0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x1b827f0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x1b82910] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x1b82b60] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x1b82c80] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x1b82e80] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x1b82fa0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x1b83180] str=&#39;\ff_lkup_bank_ena_icd_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b832f0] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x1b83450] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x1b83570] str=&#39;\ic_lkup_row_dec_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x1b83770] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x1b83890] str=&#39;\arbctl_lkup_bank_ena_icd_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x1b83a70] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x1b83b90] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x1b83d90] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x1b83eb0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x1b84100] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x1b84220] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x1b84420] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x1b84540] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x1b84720] str=&#39;\ff_wr_dc_dir_entry_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b84890] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x1b849f0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x1b84b10] str=&#39;\wr_dc_dir_entry_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x1b84d10] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x1b84e30]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x1b85010] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x1b85130] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x1b85330] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x1b85450] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x1b856a0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x1b857c0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x1b859c0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x1b85ae0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x1b6b0b0] str=&#39;\ff_wr_ic_dir_entry_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b86080] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x1b861a0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x1b862c0] str=&#39;\wr_ic_dir_entry_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x1b863e0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x1b86500]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x1b86620] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x1b86740] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x1b86860] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x1b86980] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x1b86aa0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x1b86bc0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x1b86ce0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x1b86e00] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x1b86f20] str=&#39;\ff_ic_dir_clear_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b87040] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x1b87160] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x1b87280] str=&#39;\ic_dir_clear_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x1b873a0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x1b874c0] str=&#39;\oneshot_dir_clear_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x1b875e0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x1b87700] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x1b87820] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x1b87940] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x1b87b00] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x1b87c20] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x1b87de0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x1b87f00] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x1b880c0] str=&#39;\ff_dc_dir_clear_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b88230] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x1b88390] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x1b884b0] str=&#39;\dc_dir_clear_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x1b886b0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x1b887d0] str=&#39;\oneshot_dir_clear_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x1b889b0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x1b88ad0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x1b88cd0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x1b88df0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x1b89040] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x1b89160] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x1b89360] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x1b89480] str=&#39;\so&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-106" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:106</a>.0-106.0&gt; [0x1b89660] str=&#39;\dir_error_c7&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x1b897d0] str=&#39;\dir_panel_dcd_c4&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x1b89930]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x1b89c70] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x1b89e20] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x1b89ae0] str=&#39;\dir_panel_icd_c4&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x1b89fd0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x1b8a2b0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x1b8a460] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x1b8a140] str=&#39;\lkup_row_addr_dcd_c4&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x1b8a610]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x1b8a8f0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x1b8aaa0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x1b8a780] str=&#39;\lkup_row_addr_icd_c4&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x1b8ac50]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x1b8af30] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x1b8b0e0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x1b8b400]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x1b8bff0] str=&#39;\dir_error_c7&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x1b8c110]
          AST_REDUCE_OR &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x1b8c230]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x1b8c350] str=&#39;\ic_parity_out&#39;
          AST_REDUCE_OR &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x1b8c470]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x1b8c590] str=&#39;\dc_parity_out&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x1b8c6b0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x1b8c7d0] str=&#39;\dc_rdwr_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x1b8c8f0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x1b8ca10] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x1b8cb30]
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x1b8cc50]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x1b8cd70] str=&#39;\dir_panel_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x1b8ce90]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x1b8cfb0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x1b8d0d0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x1b8d1f0] str=&#39;\dir_panel_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x1b8d310]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x1b8d430] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x1b8d550]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x1b8d670] str=&#39;\dc_rdwr_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x1b8d790]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x1b8d8b0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x1b8da70]
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x1b8db90]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x1b8dd00] str=&#39;\dir_panel_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x1b8de70]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x1b8e000] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x1b8e200] str=&#39;\dir_panel_dcd_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x1b8e320]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x1b8e490] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x1b8e690]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x1b8e7b0] str=&#39;\dc_rdwr_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x1b8e920]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x1b8ea90] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x1b8ec50]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x1b8edb0] str=&#39;\dir_panel_dcd_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x1b8ef60]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x1b8f0f0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x1b8f2f0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x1b8f450] str=&#39;\dir_panel_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x1b8f600]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x1b8f790] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x1b8f990]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x1b8fab0] str=&#39;\dc_rdwr_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x1b8fc20]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x1b8fd90] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x1b8ff50]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x1b90070] str=&#39;\dir_panel_dcd_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x1b90220]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x1b903b0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x1b905b0] str=&#39;\dir_panel_dcd_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x1b906f0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x1b90880] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x1b90a80]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x1b90ba0] str=&#39;\dc_rdwr_row_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x1b90d10]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x1b90e80] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x1b91040]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b91160]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x1b912e0] str=&#39;\dir_panel_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x1b91490]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x1b91790] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x1b91940] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x1b91af0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x1b91620]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x1b91ca0] str=&#39;\dc_rdwr_row_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x1b91e10]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x1b91f80] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x1b92140]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b92260]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x1b923e0] str=&#39;\dir_panel_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x1b92590]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x1b92890] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x1b92a40] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x1b92bf0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x1b92720]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x1b92da0] str=&#39;\dc_rdwr_row_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x1b92f10]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x1b93080] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x1b93240]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b93360]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x1b934e0] str=&#39;\dir_panel_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x1b93690]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x1b93990] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x1b93b40] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x1b93cf0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x1b93820]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x1b93ea0] str=&#39;\dc_rdwr_row_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x1b94010]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x1b94180] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x1b94340]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b94460]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x1b945e0] str=&#39;\dir_panel_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x1b94790]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x1b94a90] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x1b94c40] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x1b94df0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x1b94920]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x1b94fa0] str=&#39;\ic_rdwr_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x1b95110]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x1b95280] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x1b95440]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b95560]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x1b956e0] str=&#39;\dir_panel_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x1b95890]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x1b95b90] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x1b95d40] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x1b95ef0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x1b95a20]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x1b960a0] str=&#39;\ic_rdwr_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x1b96210]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x1b96380] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x1b96540]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b96660]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x1b967e0] str=&#39;\dir_panel_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x1b96990]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x1b96c90] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x1b96e40] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x1b96ff0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x1b96b20]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x1b971a0] str=&#39;\ic_rdwr_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x1b97310]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x1b97480] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x1b97640]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b97760]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x1b978e0] str=&#39;\dir_panel_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x1b97a90]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x1b97d90] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x1b97f40] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x1b980f0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x1b97c20]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x1b982a0] str=&#39;\ic_rdwr_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x1b98410]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x1b98580] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x1b98740]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b98860]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x1b989e0] str=&#39;\dir_panel_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x1b98b90]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x1b98e90] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x1b99040] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x1b991f0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x1b98d20]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x1b993a0] str=&#39;\ic_rdwr_row_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x1b99510]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x1b99680] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x1b99840]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b99960]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x1b99ae0] str=&#39;\dir_panel_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x1b99c90]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x1b99f90] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x1b9a140] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x1b9a2f0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x1b99e20]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x1b9a4a0] str=&#39;\ic_rdwr_row_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x1b9a610]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x1b9a780] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x1b9a940]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b9aa60]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x1b9abe0] str=&#39;\dir_panel_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x1b9ad90]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x1b9b090] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x1b9b240] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x1b9b3f0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x1b9af20]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x1b9b5a0] str=&#39;\ic_rdwr_row_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x1b9b710]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x1b9b880] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x1b9ba40]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b9bb60]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x1b9bce0] str=&#39;\dir_panel_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x1b9be90]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x1b9c190] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x1b9c340] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x1b9c4f0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x1b9c020]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x1b9c6a0] str=&#39;\ic_rdwr_row_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x1b9c810]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x1b9c980] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x1b9cb40]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b9cc60]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x1b9cde0] str=&#39;\dir_panel_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x1b9cf90]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x1b9d290] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x1b9d440] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x1b9d5f0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x1b9d120]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x1b9d7a0] str=&#39;\dc_lkup_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x1b9d910]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x1b9da80] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x1b9dc40]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b9dd60]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x1b9dee0] str=&#39;\lkup_row_addr_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x1b9e090]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x1b9e390] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x1b9e540] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x1b9e6f0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x1b9e220]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x1b9e8a0] str=&#39;\dc_lkup_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x1b9ea10]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x1b9eb80] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x1b9ed40]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b9ee60]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x1b9efe0] str=&#39;\lkup_row_addr_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x1b9f190]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x1b9f490] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x1b9f640] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x1b9f7f0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x1b9f320]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x1b9f9a0] str=&#39;\dc_lkup_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x1b9fb10]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x1b9fc80] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x1b9fe40]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b9ff60]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x1ba00e0] str=&#39;\lkup_row_addr_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x1ba0290]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x1ba0590] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x1ba0740] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x1ba08f0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x1ba0420]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x1ba0aa0] str=&#39;\dc_lkup_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x1ba0c10]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x1ba0d80] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x1ba0f40]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ba1060]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x1ba11e0] str=&#39;\lkup_row_addr_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x1ba1390]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x1ba1690] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x1ba1840] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x1ba19f0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x1ba1520]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x1ba1ba0] str=&#39;\lkup_addr8_c4&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x1ba1d60] str=&#39;\lkup_row_addr_icd_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x1ba1e80]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x1ba1ff0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x1ba21d0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x1ba22f0] str=&#39;\ic_lkup_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x1ba2460]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x1ba25f0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x1ba27f0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ba2910]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x1ba2a90] str=&#39;\lkup_row_addr_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x1ba2c40]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x1ba2f40] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x1ba30f0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x1ba32a0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x1ba2dd0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x1ba3450] str=&#39;\ic_lkup_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x1ba35c0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x1ba3730] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x1ba38f0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ba3a10]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x1ba3b90] str=&#39;\lkup_row_addr_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x1ba3d40]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x1ba4040] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x1ba41f0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x1ba43a0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x1ba3ed0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x1ba4550] str=&#39;\ic_lkup_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x1ba46c0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x1ba4830] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x1ba49f0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ba4b10]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x1ba4c90] str=&#39;\lkup_row_addr_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x1ba4e40]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x1ba5140] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x1ba52f0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x1ba54a0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x1ba4fd0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x1ba5650] str=&#39;\ic_lkup_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x1ba57c0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x1ba5930] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x1ba5af0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ba5c10]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x1ba5d90] str=&#39;\lkup_row_addr_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x1ba5f40]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x1ba6240] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x1ba63f0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x1ba65a0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
--- END OF AST DUMP ---
Warning: reg &#39;\dc_rdwr_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0.
Warning: reg &#39;\dc_rdwr_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0.
Warning: reg &#39;\dc_rdwr_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0.
Warning: reg &#39;\dc_rdwr_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0.
Warning: reg &#39;\dc_rdwr_row_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0.
Warning: reg &#39;\dc_rdwr_row_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0.
Warning: reg &#39;\dc_rdwr_row_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0.
Warning: reg &#39;\dc_rdwr_row_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0.
Warning: reg &#39;\ic_rdwr_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0.
Warning: reg &#39;\ic_rdwr_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0.
Warning: reg &#39;\ic_rdwr_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0.
Warning: reg &#39;\ic_rdwr_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0.
Warning: reg &#39;\ic_rdwr_row_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0.
Warning: reg &#39;\ic_rdwr_row_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0.
Warning: reg &#39;\ic_rdwr_row_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0.
Warning: reg &#39;\ic_rdwr_row_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0.
Warning: reg &#39;\dc_lkup_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0.
Warning: reg &#39;\dc_lkup_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0.
Warning: reg &#39;\dc_lkup_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0.
Warning: reg &#39;\dc_lkup_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0.
Warning: reg &#39;\lkup_addr8_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0.
Warning: reg &#39;\ic_lkup_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0.
Warning: reg &#39;\ic_lkup_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0.
Warning: reg &#39;\ic_lkup_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0.
Warning: reg &#39;\ic_lkup_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b62a40] str=&#39;\work_sctag_dirrep&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>.0-23.0&gt; [0x1b62ce0] str=&#39;\dirrep_dir_wr_par_c4&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>.0-23.0&gt; [0x1b62fd0] str=&#39;\dir_vld_c4_l&#39; output reg basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>.0-23.0&gt; [0x1b631a0] str=&#39;\dc_rd_en_c4&#39; output reg basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>.0-23.0&gt; [0x1b63350] str=&#39;\dc_wr_en_c4&#39; output reg basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:24</a>.0-24.0&gt; [0x1b634e0] str=&#39;\inval_mask_dcd_c4&#39; output reg basic_prep port=5 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:49</a>.0-49.0&gt; [0x1b63680] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:49</a>.0-49.0&gt; [0x1b63a80] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:49</a>.0-49.0&gt; [0x1b63c60] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:24</a>.0-24.0&gt; [0x1b638c0] str=&#39;\dc_rdwr_row_en_c4&#39; output reg basic_prep port=6 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-51" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:51</a>.0-51.0&gt; [0x1b63e60] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-51" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:51</a>.0-51.0&gt; [0x1b64180] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-51" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:51</a>.0-51.0&gt; [0x1b64330] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:24</a>.0-24.0&gt; [0x1b63ff0] str=&#39;\dc_rdwr_panel_dec_c4&#39; output reg basic_prep port=7 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:52</a>.0-52.0&gt; [0x1b644e0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:52</a>.0-52.0&gt; [0x1b64800] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:52</a>.0-52.0&gt; [0x1b649b0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:25</a>.0-25.0&gt; [0x1b64670] str=&#39;\dc_lkup_row_dec_c4&#39; output reg basic_prep port=8 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-55" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:55</a>.0-55.0&gt; [0x1b64b60] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-55" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:55</a>.0-55.0&gt; [0x1b64e80] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-55" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:55</a>.0-55.0&gt; [0x1b65030] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:25</a>.0-25.0&gt; [0x1b64cf0] str=&#39;\dc_lkup_panel_dec_c4&#39; output reg basic_prep port=9 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:56</a>.0-56.0&gt; [0x1b651e0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:56</a>.0-56.0&gt; [0x1b65500] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:56</a>.0-56.0&gt; [0x1b656b0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:25</a>.0-25.0&gt; [0x1b65860] str=&#39;\wr_dc_dir_entry_c4&#39; output reg basic_prep port=10 range=[5:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-57" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:57</a>.0-57.0&gt; [0x1b65980] basic_prep range=[5:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-57" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:57</a>.0-57.0&gt; [0x1b65bc0] bits=&#39;00000000000000000000000000000101&#39;(32) basic_prep range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-57" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:57</a>.0-57.0&gt; [0x1b65d70] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:26</a>.0-26.0&gt; [0x1b65aa0] str=&#39;\dc_dir_clear_c4&#39; output reg basic_prep port=11 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:26</a>.0-26.0&gt; [0x1b65f70] str=&#39;\ic_rd_en_c4&#39; output reg basic_prep port=12 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:26</a>.0-26.0&gt; [0x1b660e0] str=&#39;\ic_wr_en_c4&#39; output reg basic_prep port=13 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:26</a>.0-26.0&gt; [0x1b66270] str=&#39;\inval_mask_icd_c4&#39; output reg basic_prep port=14 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-63" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:63</a>.0-63.0&gt; [0x1b66410] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-63" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:63</a>.0-63.0&gt; [0x1b66750] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-63" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:63</a>.0-63.0&gt; [0x1b66900] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:27</a>.0-27.0&gt; [0x1b665c0] str=&#39;\ic_rdwr_row_en_c4&#39; output reg basic_prep port=15 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-65" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:65</a>.0-65.0&gt; [0x1b66ab0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-65" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:65</a>.0-65.0&gt; [0x1b66dd0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-65" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:65</a>.0-65.0&gt; [0x1b66f80] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:27</a>.0-27.0&gt; [0x1b66c40] str=&#39;\ic_rdwr_panel_dec_c4&#39; output reg basic_prep port=16 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:66</a>.0-66.0&gt; [0x1b67130] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:66</a>.0-66.0&gt; [0x1b67450] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:66</a>.0-66.0&gt; [0x1b67600] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:27</a>.0-27.0&gt; [0x1b672c0] str=&#39;\ic_lkup_row_dec_c4&#39; output reg basic_prep port=17 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:69</a>.0-69.0&gt; [0x1b677b0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:69</a>.0-69.0&gt; [0x1b67ad0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:69</a>.0-69.0&gt; [0x1b67c80] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:28</a>.0-28.0&gt; [0x1b67e30] str=&#39;\ic_lkup_panel_dec_c4&#39; output reg basic_prep port=18 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:70</a>.0-70.0&gt; [0x1b67f50] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:70</a>.0-70.0&gt; [0x1b681e0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:70</a>.0-70.0&gt; [0x1b68390] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:28</a>.0-28.0&gt; [0x1b68070] str=&#39;\wr_ic_dir_entry_c4&#39; output reg basic_prep port=19 range=[5:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:71</a>.0-71.0&gt; [0x1b68540] basic_prep range=[5:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:71</a>.0-71.0&gt; [0x1b68860] bits=&#39;00000000000000000000000000000101&#39;(32) basic_prep range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:71</a>.0-71.0&gt; [0x1b68a10] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:28</a>.0-28.0&gt; [0x1b686d0] str=&#39;\ic_dir_clear_c4&#39; output reg basic_prep port=20 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:29</a>.0-29.0&gt; [0x1b68c10] str=&#39;\lkup_addr8_c4&#39; output reg basic_prep port=21 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:29</a>.0-29.0&gt; [0x1b68d80] str=&#39;\dir_error_c8&#39; output reg basic_prep port=22 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:29</a>.0-29.0&gt; [0x1b68f10] str=&#39;\so&#39; output reg basic_prep port=23 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:29</a>.0-29.0&gt; [0x1b690c0] str=&#39;\tagdp_lkup_addr11_c5&#39; output reg basic_prep port=24 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:31</a>.0-31.0&gt; [0x1b69270] str=&#39;\ic_parity_out&#39; input basic_prep port=25 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:82</a>.0-82.0&gt; [0x1b69410] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:82</a>.0-82.0&gt; [0x1b69750] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:82</a>.0-82.0&gt; [0x1b69900] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:31</a>.0-31.0&gt; [0x1b695c0] str=&#39;\dc_parity_out&#39; input basic_prep port=26 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:83</a>.0-83.0&gt; [0x1b69ab0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:83</a>.0-83.0&gt; [0x1b69dd0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:83</a>.0-83.0&gt; [0x1b69f80] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:31</a>.0-31.0&gt; [0x1b69c40] str=&#39;\arbdp_dir_wr_par_c3&#39; input basic_prep port=27 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:32</a>.0-32.0&gt; [0x1b6a180] str=&#39;\arbctl_dir_vld_c3_l&#39; input basic_prep port=28 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:32</a>.0-32.0&gt; [0x1b6a2f0] str=&#39;\arbctl_ic_rd_en_c3&#39; input basic_prep port=29 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:32</a>.0-32.0&gt; [0x1b6a480] str=&#39;\arbctl_dc_rd_en_c3&#39; input basic_prep port=30 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:33</a>.0-33.0&gt; [0x1b6a630] str=&#39;\arbctl_ic_wr_en_c3&#39; input basic_prep port=31 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:33</a>.0-33.0&gt; [0x1b6a7e0] str=&#39;\arbctl_dc_wr_en_c3&#39; input basic_prep port=32 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:33</a>.0-33.0&gt; [0x1b6a990] str=&#39;\arbctl_dir_panel_dcd_c3&#39; input basic_prep port=33 range=[4:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-90" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:90</a>.0-90.0&gt; [0x1b6ab30] basic_prep range=[4:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-90" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:90</a>.0-90.0&gt; [0x1b6ae70] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-90" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:90</a>.0-90.0&gt; [0x1b6af90] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:34</a>.0-34.0&gt; [0x1b6ace0] str=&#39;\arbctl_dir_panel_icd_c3&#39; input basic_prep port=34 range=[4:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-90" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:90</a>.0-90.0&gt; [0x1b67940] basic_prep range=[4:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-90" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:90</a>.0-90.0&gt; [0x1b6b3e0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-90" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:90</a>.0-90.0&gt; [0x1b6b500] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:34</a>.0-34.0&gt; [0x1b6b2c0] str=&#39;\arbctl_lkup_bank_ena_dcd_c3&#39; input basic_prep port=35 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:91</a>.0-91.0&gt; [0x1b6b620] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:91</a>.0-91.0&gt; [0x1b6b860] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:91</a>.0-91.0&gt; [0x1b6b980] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:35</a>.0-35.0&gt; [0x1b6b740] str=&#39;\arbctl_lkup_bank_ena_icd_c3&#39; input basic_prep port=36 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:91</a>.0-91.0&gt; [0x1b6baa0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:91</a>.0-91.0&gt; [0x1b6bce0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:91</a>.0-91.0&gt; [0x1b6be50] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:35</a>.0-35.0&gt; [0x1b6bbc0] str=&#39;\arbctl_inval_mask_dcd_c3&#39; input basic_prep port=37 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:92</a>.0-92.0&gt; [0x1b6c000] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:92</a>.0-92.0&gt; [0x1b6c320] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:92</a>.0-92.0&gt; [0x1b6c4d0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:36</a>.0-36.0&gt; [0x1b6c190] str=&#39;\arbctl_inval_mask_icd_c3&#39; input basic_prep port=38 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:92</a>.0-92.0&gt; [0x1b6c680] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:92</a>.0-92.0&gt; [0x1b6c9a0] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:92</a>.0-92.0&gt; [0x1b6cb50] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:36</a>.0-36.0&gt; [0x1b6c810] str=&#39;\arbctl_wr_dc_dir_entry_c3&#39; input basic_prep port=39 range=[4:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:93</a>.0-93.0&gt; [0x1b6cd00] basic_prep range=[4:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:93</a>.0-93.0&gt; [0x1b6d020] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:93</a>.0-93.0&gt; [0x1b6d1d0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:37</a>.0-37.0&gt; [0x1b6ce90] str=&#39;\arbctl_wr_ic_dir_entry_c3&#39; input basic_prep port=40 range=[4:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:93</a>.0-93.0&gt; [0x1b6d380] basic_prep range=[4:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:93</a>.0-93.0&gt; [0x1b6d6a0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:93</a>.0-93.0&gt; [0x1b6d850] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:37</a>.0-37.0&gt; [0x1b6d510] str=&#39;\lkup_row_addr_dcd_c3&#39; input basic_prep port=41 range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-94" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:94</a>.0-94.0&gt; [0x1b6da00] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-94" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:94</a>.0-94.0&gt; [0x1b6dd20] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-94" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:94</a>.0-94.0&gt; [0x1b6ded0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:38</a>.0-38.0&gt; [0x1b6db90] str=&#39;\lkup_row_addr_icd_c3&#39; input basic_prep port=42 range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-94" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:94</a>.0-94.0&gt; [0x1b6e080] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-94" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:94</a>.0-94.0&gt; [0x1b6e3a0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-94" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:94</a>.0-94.0&gt; [0x1b6e550] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:38</a>.0-38.0&gt; [0x1b6e210] str=&#39;\oneshot_dir_clear_c3&#39; input basic_prep port=43 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:38</a>.0-38.0&gt; [0x1b6e750] str=&#39;\tagdp_lkup_addr11_c4&#39; input basic_prep port=44 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:39</a>.0-39.0&gt; [0x1b6e8c0] str=&#39;\sehold&#39; input basic_prep port=45 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:39</a>.0-39.0&gt; [0x1b6ea50] str=&#39;\rclk&#39; input basic_prep port=46 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:39</a>.0-39.0&gt; [0x1b6ec00] str=&#39;\si&#39; input basic_prep port=47 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:39</a>.0-39.0&gt; [0x1b6edb0] str=&#39;\se&#39; input basic_prep port=48 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x1b6ef60] str=&#39;\ff_tagdp_lkup_addr11_c5&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b6fb00] str=&#39;\work_sctag_dirrep::dffe_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x1b6fc40] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x1b6fd60 -&gt; 0x1b690c0] str=&#39;\tagdp_lkup_addr11_c5&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x1b6ff60] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x1b70080 -&gt; 0x1b6e750] str=&#39;\tagdp_lkup_addr11_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x1b70260] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x1b70380 -&gt; 0x1b6ea50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x1b70580] str=&#39;\en&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x1b706a0 -&gt; 0x1c40060] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x1b708f0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x1b70a10 -&gt; 0x1b6edb0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x1b70c10] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x1b70d30 -&gt; 0x1b6ec00] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x1b70f30] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x1b71050 -&gt; 0x1b68f10] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x1b71230] str=&#39;\ff_dir_error_c8&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b71c50] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x1b71d70] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x1b71e90 -&gt; 0x1b68d80] str=&#39;\dir_error_c8&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x1b72090] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x1b721b0 -&gt; 0x1b89660] str=&#39;\dir_error_c7&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x1b72390] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x1b724b0 -&gt; 0x1b6ea50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x1b726b0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x1b727d0 -&gt; 0x1b6edb0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x1b72a20] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x1b72b40 -&gt; 0x1b6ec00] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x1b72d40] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x1b72e60 -&gt; 0x1b68f10] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x1b73040] str=&#39;\ff_wr_par_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b73160] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x1b73280] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x1b733a0 -&gt; 0x1b62ce0] str=&#39;\dirrep_dir_wr_par_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x1b734c0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x1b735e0 -&gt; 0x1b69c40] str=&#39;\arbdp_dir_wr_par_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x1b73700] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x1b73820 -&gt; 0x1b6ea50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x1b73940] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x1b73a60 -&gt; 0x1b6edb0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x1b73b80] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x1b73ca0 -&gt; 0x1b6ec00] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x1b73dc0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x1b73ee0 -&gt; 0x1b68f10] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x1b74000] str=&#39;\ff_dir_vld_dcd_c4_l&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b74120] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x1b74240] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x1b74360 -&gt; 0x1b62fd0] str=&#39;\dir_vld_c4_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x1b74480] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x1b745a0 -&gt; 0x1b6a180] str=&#39;\arbctl_dir_vld_c3_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x1b746c0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x1b74830 -&gt; 0x1b6ea50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x1b749f0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x1b74b10 -&gt; 0x1b6edb0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x1b74d20] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x1b74e40 -&gt; 0x1b6ec00] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x1b75000] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x1b75120 -&gt; 0x1b68f10] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x1b752e0] str=&#39;\ff_dc_rd_en_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b75400] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x1b75520] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x1b75640 -&gt; 0x1b631a0] str=&#39;\dc_rd_en_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x1b75760] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x1b75880 -&gt; 0x1b6a480] str=&#39;\arbctl_dc_rd_en_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x1b759f0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x1b75b10 -&gt; 0x1b6ea50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x1b75cd0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x1b75df0 -&gt; 0x1b6edb0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x1b76000] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x1b76120 -&gt; 0x1b6ec00] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x1b762e0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x1b76400 -&gt; 0x1b68f10] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x1b765c0] str=&#39;\ff_ic_rd_en_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b766e0] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x1b76800] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x1b76920 -&gt; 0x1b65f70] str=&#39;\ic_rd_en_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x1b76a90] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x1b76bb0 -&gt; 0x1b6a2f0] str=&#39;\arbctl_ic_rd_en_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x1b76d70] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x1b76e90 -&gt; 0x1b6ea50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x1b77050] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x1b77170 -&gt; 0x1b6edb0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x1b77380] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x1b774a0 -&gt; 0x1b6ec00] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x1b77660] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x1b77780 -&gt; 0x1b68f10] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x1b77940] str=&#39;\ff_dc_wr_en_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b77a60] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x1b77b80] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x1b77ca0 -&gt; 0x1b63350] str=&#39;\dc_wr_en_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x1b77e60] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x1b77f80 -&gt; 0x1b6a7e0] str=&#39;\arbctl_dc_wr_en_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x1b78140] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x1b78260 -&gt; 0x1b6ea50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x1b78420] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x1b78540 -&gt; 0x1b6edb0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x1b78750] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x1b78870 -&gt; 0x1b6ec00] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x1b78a30] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x1b78b50 -&gt; 0x1b68f10] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x1b78d10] str=&#39;\ff_ic_wr_en_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b78e30] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x1b78f50] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x1b79070 -&gt; 0x1b660e0] str=&#39;\ic_wr_en_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x1b79230] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x1b79350 -&gt; 0x1b6a630] str=&#39;\arbctl_ic_wr_en_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x1b79510] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x1b79630 -&gt; 0x1b6ea50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x1b797f0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x1b79910 -&gt; 0x1b6edb0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x1b79b20] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x1b79c40 -&gt; 0x1b6ec00] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x1b79e00] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x1b79f20 -&gt; 0x1b68f10] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x1b7a0e0] str=&#39;\ff_inval_mask_dcd_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b7a200] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x1b7a320] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x1b7a440 -&gt; 0x1b634e0] str=&#39;\inval_mask_dcd_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x1b7a5b0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x1b7a6d0 -&gt; 0x1b6bbc0] str=&#39;\arbctl_inval_mask_dcd_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x1b7a890] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x1b7a9b0 -&gt; 0x1b6ea50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x1b7ab70] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x1b7ac90 -&gt; 0x1b6edb0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x1b7aea0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x1b7afc0 -&gt; 0x1b6ec00] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x1b7b180] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x1b7b2a0 -&gt; 0x1b68f10] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x1b7b460] str=&#39;\ff_inval_mask_icd_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b7b580] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x1b7b6a0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x1b7b810 -&gt; 0x1b66270] str=&#39;\inval_mask_icd_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x1b7b9d0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x1b7baf0 -&gt; 0x1b6c190] str=&#39;\arbctl_inval_mask_icd_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x1b7bcb0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x1b7bdd0 -&gt; 0x1b6ea50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x1b7bf90] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x1b7c0b0 -&gt; 0x1b6edb0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x1b7c2c0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x1b7c3e0 -&gt; 0x1b6ec00] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x1b7c5a0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x1b7c6c0 -&gt; 0x1b68f10] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x1b7c880] str=&#39;\ff_dir_panel_dcd_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b7c9f0] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x1b7cb10] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x1b7cc30 -&gt; 0x1c40060] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x1b7cdf0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x1b7cf10 -&gt; 0x1c40060] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x1b7d0d0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x1b7d1f0 -&gt; 0x1b6ea50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x1b7d3b0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x1b7d4d0 -&gt; 0x1b6edb0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x1b7d6e0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x1b7d800 -&gt; 0x1b6ec00] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x1b7d9c0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x1b7dae0 -&gt; 0x1b68f10] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x1b7dca0] str=&#39;\ff_dir_panel_icd_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b7de10] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x1b7df30] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x1b7e050 -&gt; 0x1c40060] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x1b7e210] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x1b7e330 -&gt; 0x1c40060] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x1b7e4f0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x1b7e610 -&gt; 0x1b6ea50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x1b7e7d0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x1b7e8f0 -&gt; 0x1b6edb0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x1b7eb00] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x1b7ec20 -&gt; 0x1b6ec00] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x1b7ede0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x1b7ef00 -&gt; 0x1b68f10] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x1b7f0c0] str=&#39;\ff_lkup_row_addr_dcd_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b7f230] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x1b7f370] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x1b7f490 -&gt; 0x1b8a140] str=&#39;\lkup_row_addr_dcd_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x1b7f690] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x1b7f7b0 -&gt; 0x1b6d510] str=&#39;\lkup_row_addr_dcd_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x1b7f990] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x1b7fab0 -&gt; 0x1b6ea50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x1b7fcb0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x1b7fdd0 -&gt; 0x1b6edb0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x1b80020] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x1b80140 -&gt; 0x1b6ec00] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x1b80340] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x1b80460 -&gt; 0x1b68f10] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x1b80640] str=&#39;\ff_lkup_bank_ena_dcd_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b807b0] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x1b80910] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x1b80a30 -&gt; 0x1b64670] str=&#39;\dc_lkup_row_dec_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x1b80c30] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x1b80d50 -&gt; 0x1b6b2c0] str=&#39;\arbctl_lkup_bank_ena_dcd_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x1b80f30] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x1b81050 -&gt; 0x1b6ea50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x1b81250] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x1b81370 -&gt; 0x1b6edb0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x1b815c0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x1b816e0 -&gt; 0x1b6ec00] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x1b818e0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x1b81a00 -&gt; 0x1b68f10] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x1b81be0] str=&#39;\ff_lkup_row_addr_icd_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b81d50] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x1b81eb0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x1b81fd0 -&gt; 0x1b8a780] str=&#39;\lkup_row_addr_icd_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x1b821d0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x1b822f0 -&gt; 0x1b6db90] str=&#39;\lkup_row_addr_icd_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x1b824d0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x1b825f0 -&gt; 0x1b6ea50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x1b827f0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x1b82910 -&gt; 0x1b6edb0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x1b82b60] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x1b82c80 -&gt; 0x1b6ec00] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x1b82e80] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x1b82fa0 -&gt; 0x1b68f10] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x1b83180] str=&#39;\ff_lkup_bank_ena_icd_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b832f0] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x1b83450] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x1b83570 -&gt; 0x1b672c0] str=&#39;\ic_lkup_row_dec_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x1b83770] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x1b83890 -&gt; 0x1b6b740] str=&#39;\arbctl_lkup_bank_ena_icd_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x1b83a70] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x1b83b90 -&gt; 0x1b6ea50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x1b83d90] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x1b83eb0 -&gt; 0x1b6edb0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x1b84100] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x1b84220 -&gt; 0x1b6ec00] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x1b84420] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x1b84540 -&gt; 0x1b68f10] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x1b84720] str=&#39;\ff_wr_dc_dir_entry_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b84890] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x1b849f0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x1b84b10 -&gt; 0x1b65860] str=&#39;\wr_dc_dir_entry_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x1b84d10] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x1b84e30 -&gt; 0x1c40060] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x1b85010] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x1b85130 -&gt; 0x1b6ea50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x1b85330] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x1b85450 -&gt; 0x1b6edb0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x1b856a0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x1b857c0 -&gt; 0x1b6ec00] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x1b859c0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x1b85ae0 -&gt; 0x1b68f10] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x1b6b0b0] str=&#39;\ff_wr_ic_dir_entry_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b86080] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x1b861a0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x1b862c0 -&gt; 0x1b68070] str=&#39;\wr_ic_dir_entry_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x1b863e0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x1b86500 -&gt; 0x1c40060] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x1b86620] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x1b86740 -&gt; 0x1b6ea50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x1b86860] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x1b86980 -&gt; 0x1b6edb0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x1b86aa0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x1b86bc0 -&gt; 0x1b6ec00] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x1b86ce0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x1b86e00 -&gt; 0x1b68f10] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x1b86f20] str=&#39;\ff_ic_dir_clear_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b87040] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x1b87160] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x1b87280 -&gt; 0x1b686d0] str=&#39;\ic_dir_clear_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x1b873a0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x1b874c0 -&gt; 0x1b6e210] str=&#39;\oneshot_dir_clear_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x1b875e0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x1b87700 -&gt; 0x1b6ea50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x1b87820] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x1b87940 -&gt; 0x1b6edb0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x1b87b00] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x1b87c20 -&gt; 0x1b6ec00] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x1b87de0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x1b87f00 -&gt; 0x1b68f10] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x1b880c0] str=&#39;\ff_dc_dir_clear_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b88230] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x1b88390] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x1b884b0 -&gt; 0x1b65aa0] str=&#39;\dc_dir_clear_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x1b886b0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x1b887d0 -&gt; 0x1b6e210] str=&#39;\oneshot_dir_clear_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x1b889b0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x1b88ad0 -&gt; 0x1b6ea50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x1b88cd0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x1b88df0 -&gt; 0x1b6edb0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x1b89040] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x1b89160 -&gt; 0x1b6ec00] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x1b89360] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x1b89480 -&gt; 0x1b68f10] str=&#39;\so&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-106" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:106</a>.0-106.0&gt; [0x1b89660] str=&#39;\dir_error_c7&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x1b897d0] str=&#39;\dir_panel_dcd_c4&#39; basic_prep range=[4:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x1b89930] basic_prep range=[4:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x1b89c70] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x1b89e20] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x1b89ae0] str=&#39;\dir_panel_icd_c4&#39; basic_prep range=[4:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x1b89fd0] basic_prep range=[4:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x1b8a2b0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x1b8a460] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x1b8a140] str=&#39;\lkup_row_addr_dcd_c4&#39; basic_prep range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x1b8a610] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x1b8a8f0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x1b8aaa0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x1b8a780] str=&#39;\lkup_row_addr_icd_c4&#39; basic_prep range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x1b8ac50] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x1b8af30] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x1b8b0e0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x1b8b400] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x1b8bff0 -&gt; 0x1b89660] str=&#39;\dir_error_c7&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x1b8c110] basic_prep
          AST_REDUCE_OR &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x1b8c230] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x1b8c350 -&gt; 0x1b69270] str=&#39;\ic_parity_out&#39; basic_prep
          AST_REDUCE_OR &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x1b8c470] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x1b8c590 -&gt; 0x1b695c0] str=&#39;\dc_parity_out&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x1b8c6b0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x1b8c7d0 -&gt; 0x1b63ff0] str=&#39;\dc_rdwr_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x1b8c8f0] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x1b8ca10] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x1b8cb30] basic_prep
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x1b8cc50] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x1b8cd70 -&gt; 0x1b897d0] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x1b8ce90] basic_prep range=[4:4]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x1b8cfb0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x1b8d0d0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x1b8d1f0 -&gt; 0x1b897d0] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x1b8d310] basic_prep range=[3:3]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x1b8d430] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x1b8d550] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x1b8d670 -&gt; 0x1b63ff0] str=&#39;\dc_rdwr_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x1b8d790] basic_prep range=[1:1]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x1b8d8b0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x1b8da70] basic_prep
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x1b8db90] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x1b8dd00 -&gt; 0x1b897d0] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x1b8de70] basic_prep range=[4:4]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x1b8e000] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x1b8e200 -&gt; 0x1b897d0] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x1b8e320] basic_prep range=[3:3]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x1b8e490] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x1b8e690] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x1b8e7b0 -&gt; 0x1b63ff0] str=&#39;\dc_rdwr_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x1b8e920] basic_prep range=[2:2]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x1b8ea90] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x1b8ec50] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x1b8edb0 -&gt; 0x1b897d0] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x1b8ef60] basic_prep range=[4:4]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x1b8f0f0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x1b8f2f0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x1b8f450 -&gt; 0x1b897d0] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x1b8f600] basic_prep range=[3:3]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x1b8f790] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x1b8f990] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x1b8fab0 -&gt; 0x1b63ff0] str=&#39;\dc_rdwr_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x1b8fc20] basic_prep range=[3:3]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x1b8fd90] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x1b8ff50] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x1b90070 -&gt; 0x1b897d0] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x1b90220] basic_prep range=[4:4]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x1b903b0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x1b905b0 -&gt; 0x1b897d0] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x1b906f0] basic_prep range=[3:3]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x1b90880] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x1b90a80] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x1b90ba0 -&gt; 0x1b638c0] str=&#39;\dc_rdwr_row_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x1b90d10] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x1b90e80] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x1b91040] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b91160] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x1b912e0 -&gt; 0x1b897d0] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x1b91490] basic_prep range=[1:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x1b91790] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x1b91940] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x1b91af0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x1b91620] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x1b91ca0 -&gt; 0x1b638c0] str=&#39;\dc_rdwr_row_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x1b91e10] basic_prep range=[1:1]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x1b91f80] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x1b92140] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b92260] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x1b923e0 -&gt; 0x1b897d0] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x1b92590] basic_prep range=[1:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x1b92890] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x1b92a40] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x1b92bf0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x1b92720] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x1b92da0 -&gt; 0x1b638c0] str=&#39;\dc_rdwr_row_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x1b92f10] basic_prep range=[2:2]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x1b93080] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x1b93240] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b93360] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x1b934e0 -&gt; 0x1b897d0] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x1b93690] basic_prep range=[1:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x1b93990] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x1b93b40] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x1b93cf0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x1b93820] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x1b93ea0 -&gt; 0x1b638c0] str=&#39;\dc_rdwr_row_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x1b94010] basic_prep range=[3:3]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x1b94180] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x1b94340] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b94460] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x1b945e0 -&gt; 0x1b897d0] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x1b94790] basic_prep range=[1:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x1b94a90] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x1b94c40] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x1b94df0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x1b94920] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x1b94fa0 -&gt; 0x1b66c40] str=&#39;\ic_rdwr_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x1b95110] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x1b95280] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x1b95440] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b95560] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x1b956e0 -&gt; 0x1b89ae0] str=&#39;\dir_panel_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x1b95890] basic_prep range=[4:3]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x1b95b90] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x1b95d40] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x1b95ef0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x1b95a20] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x1b960a0 -&gt; 0x1b66c40] str=&#39;\ic_rdwr_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x1b96210] basic_prep range=[1:1]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x1b96380] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x1b96540] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b96660] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x1b967e0 -&gt; 0x1b89ae0] str=&#39;\dir_panel_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x1b96990] basic_prep range=[4:3]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x1b96c90] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x1b96e40] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x1b96ff0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x1b96b20] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x1b971a0 -&gt; 0x1b66c40] str=&#39;\ic_rdwr_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x1b97310] basic_prep range=[2:2]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x1b97480] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x1b97640] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b97760] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x1b978e0 -&gt; 0x1b89ae0] str=&#39;\dir_panel_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x1b97a90] basic_prep range=[4:3]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x1b97d90] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x1b97f40] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x1b980f0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x1b97c20] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x1b982a0 -&gt; 0x1b66c40] str=&#39;\ic_rdwr_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x1b98410] basic_prep range=[3:3]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x1b98580] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x1b98740] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b98860] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x1b989e0 -&gt; 0x1b89ae0] str=&#39;\dir_panel_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x1b98b90] basic_prep range=[4:3]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x1b98e90] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x1b99040] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x1b991f0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x1b98d20] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x1b993a0 -&gt; 0x1b665c0] str=&#39;\ic_rdwr_row_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x1b99510] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x1b99680] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x1b99840] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b99960] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x1b99ae0 -&gt; 0x1b89ae0] str=&#39;\dir_panel_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x1b99c90] basic_prep range=[1:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x1b99f90] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x1b9a140] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x1b9a2f0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x1b99e20] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x1b9a4a0 -&gt; 0x1b665c0] str=&#39;\ic_rdwr_row_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x1b9a610] basic_prep range=[1:1]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x1b9a780] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x1b9a940] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b9aa60] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x1b9abe0 -&gt; 0x1b89ae0] str=&#39;\dir_panel_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x1b9ad90] basic_prep range=[1:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x1b9b090] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x1b9b240] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x1b9b3f0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x1b9af20] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x1b9b5a0 -&gt; 0x1b665c0] str=&#39;\ic_rdwr_row_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x1b9b710] basic_prep range=[2:2]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x1b9b880] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x1b9ba40] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b9bb60] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x1b9bce0 -&gt; 0x1b89ae0] str=&#39;\dir_panel_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x1b9be90] basic_prep range=[1:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x1b9c190] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x1b9c340] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x1b9c4f0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x1b9c020] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x1b9c6a0 -&gt; 0x1b665c0] str=&#39;\ic_rdwr_row_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x1b9c810] basic_prep range=[3:3]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x1b9c980] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x1b9cb40] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b9cc60] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x1b9cde0 -&gt; 0x1b89ae0] str=&#39;\dir_panel_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x1b9cf90] basic_prep range=[1:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x1b9d290] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x1b9d440] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x1b9d5f0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x1b9d120] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x1b9d7a0 -&gt; 0x1b64cf0] str=&#39;\dc_lkup_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x1b9d910] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x1b9da80] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x1b9dc40] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b9dd60] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x1b9dee0 -&gt; 0x1b8a140] str=&#39;\lkup_row_addr_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x1b9e090] basic_prep range=[2:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x1b9e390] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x1b9e540] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x1b9e6f0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x1b9e220] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x1b9e8a0 -&gt; 0x1b64cf0] str=&#39;\dc_lkup_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x1b9ea10] basic_prep range=[1:1]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x1b9eb80] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x1b9ed40] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b9ee60] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x1b9efe0 -&gt; 0x1b8a140] str=&#39;\lkup_row_addr_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x1b9f190] basic_prep range=[2:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x1b9f490] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x1b9f640] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x1b9f7f0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x1b9f320] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x1b9f9a0 -&gt; 0x1b64cf0] str=&#39;\dc_lkup_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x1b9fb10] basic_prep range=[2:2]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x1b9fc80] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x1b9fe40] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b9ff60] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x1ba00e0 -&gt; 0x1b8a140] str=&#39;\lkup_row_addr_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x1ba0290] basic_prep range=[2:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x1ba0590] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x1ba0740] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x1ba08f0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x1ba0420] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x1ba0aa0 -&gt; 0x1b64cf0] str=&#39;\dc_lkup_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x1ba0c10] basic_prep range=[3:3]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x1ba0d80] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x1ba0f40] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ba1060] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x1ba11e0 -&gt; 0x1b8a140] str=&#39;\lkup_row_addr_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x1ba1390] basic_prep range=[2:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x1ba1690] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x1ba1840] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x1ba19f0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x1ba1520] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x1ba1ba0 -&gt; 0x1b68c10] str=&#39;\lkup_addr8_c4&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x1ba1d60 -&gt; 0x1b8a780] str=&#39;\lkup_row_addr_icd_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x1ba1e80] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x1ba1ff0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x1ba21d0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x1ba22f0 -&gt; 0x1b67e30] str=&#39;\ic_lkup_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x1ba2460] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x1ba25f0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x1ba27f0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ba2910] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x1ba2a90 -&gt; 0x1b8a780] str=&#39;\lkup_row_addr_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x1ba2c40] basic_prep range=[2:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x1ba2f40] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x1ba30f0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x1ba32a0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x1ba2dd0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x1ba3450 -&gt; 0x1b67e30] str=&#39;\ic_lkup_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x1ba35c0] basic_prep range=[1:1]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x1ba3730] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x1ba38f0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ba3a10] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x1ba3b90 -&gt; 0x1b8a780] str=&#39;\lkup_row_addr_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x1ba3d40] basic_prep range=[2:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x1ba4040] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x1ba41f0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x1ba43a0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x1ba3ed0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x1ba4550 -&gt; 0x1b67e30] str=&#39;\ic_lkup_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x1ba46c0] basic_prep range=[2:2]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x1ba4830] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x1ba49f0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ba4b10] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x1ba4c90 -&gt; 0x1b8a780] str=&#39;\lkup_row_addr_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x1ba4e40] basic_prep range=[2:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x1ba5140] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x1ba52f0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x1ba54a0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x1ba4fd0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x1ba5650 -&gt; 0x1b67e30] str=&#39;\ic_lkup_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x1ba57c0] basic_prep range=[3:3]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x1ba5930] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x1ba5af0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1ba5c10] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x1ba5d90 -&gt; 0x1b8a780] str=&#39;\lkup_row_addr_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x1ba5f40] basic_prep range=[2:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x1ba6240] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x1ba63f0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x1ba65a0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-0" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:0</a>.0-0.0&gt; [0x1c40060] basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>: Warning: Identifier `&#39; is implicitly declared.
Generating RTLIL representation for module `\work_sctag_dirrep::dffe_s&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b6f080] str=&#39;\work_sctag_dirrep::dffe_s&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b6f1c0] str=&#39;\q&#39; port=49
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b6f340] str=&#39;\din&#39; port=50
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b6f480] str=&#39;\clk&#39; port=51
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b6f5a0] str=&#39;\en&#39; port=52
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b6f6c0] str=&#39;\se&#39; port=53
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b6f830] str=&#39;\si&#39; port=54
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b6f950] str=&#39;\so&#39; port=55
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b6f080] str=&#39;\work_sctag_dirrep::dffe_s&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b6f1c0] str=&#39;\q&#39; basic_prep port=49 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b6f340] str=&#39;\din&#39; basic_prep port=50 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b6f480] str=&#39;\clk&#39; basic_prep port=51 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b6f5a0] str=&#39;\en&#39; basic_prep port=52 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b6f6c0] str=&#39;\se&#39; basic_prep port=53 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b6f830] str=&#39;\si&#39; basic_prep port=54 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b6f950] str=&#39;\so&#39; basic_prep port=55 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_sctag_dirrep::dff_s&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b71350] str=&#39;\work_sctag_dirrep::dff_s&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b71470] str=&#39;\q&#39; port=56
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b715b0] str=&#39;\din&#39; port=57
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b716f0] str=&#39;\clk&#39; port=58
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b71810] str=&#39;\se&#39; port=59
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b71930] str=&#39;\si&#39; port=60
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b71aa0] str=&#39;\so&#39; port=61
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b71350] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b71470] str=&#39;\q&#39; basic_prep port=56 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b715b0] str=&#39;\din&#39; basic_prep port=57 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b716f0] str=&#39;\clk&#39; basic_prep port=58 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b71810] str=&#39;\se&#39; basic_prep port=59 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b71930] str=&#39;\si&#39; basic_prep port=60 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1b71aa0] str=&#39;\so&#39; basic_prep port=61 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_sctag_dirrep::dff_s&#39; referenced in module `work_sctag_dirrep&#39; in cell `ff_dc_dir_clear_c4&#39; does not have a port named &#39;so&#39;.

</pre>
</body>