Total verification running time: 00:00:25
Result: Proved
Path: P4sp/main.p4

[P4 + P4LTL->Boogie]:
P4LTL parsing result: ([]((AP(((meta.accepted == 1) && (standard_metadata.ingress_port == meta.primary))) ==> (X(AP((((standard_metadata.ingress_port == meta.secondary) && ((standard_metadata.ingress_global_timestamp - protect_c_last_primary[0]) <= meta.period)) ==> (meta.accepted == 0))))))))

P4LTL parsing result: ([](AP(((hdr.ethernet.etherType == 56577) && (meta.primary != meta.secondary)))))

//#LTLProperty:
 ([]((AP(((_p4ltl_5 == true) && (_p4ltl_4 == true))) ==> (X(AP((((_p4ltl_3 == true) && (_p4ltl_1 == true)) ==> (_p4ltl_0 == true))))))))
//#LTLFairness:
 ([](AP(((_p4ltl_7 == true) && (_p4ltl_6 == true)))))
backend cpu time 0.003918 s
program cpu time 0.282227 s

[Boogie Line Num]
448 /home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl

[Boogie->Verified Result]:
This is Ultimate 0.2.2-P4LTL-348d754-m
[2023-02-06 19:09:40,899 INFO  L177        SettingsManager]: Resetting all preferences to default values...
[2023-02-06 19:09:40,901 INFO  L181        SettingsManager]: Resetting UltimateCore preferences to default values
[2023-02-06 19:09:40,936 INFO  L184        SettingsManager]: Ultimate Commandline Interface provides no preferences, ignoring...
[2023-02-06 19:09:40,936 INFO  L181        SettingsManager]: Resetting Boogie Preprocessor preferences to default values
[2023-02-06 19:09:40,937 INFO  L181        SettingsManager]: Resetting Boogie Procedure Inliner preferences to default values
[2023-02-06 19:09:40,938 INFO  L181        SettingsManager]: Resetting Abstract Interpretation preferences to default values
[2023-02-06 19:09:40,939 INFO  L181        SettingsManager]: Resetting LassoRanker preferences to default values
[2023-02-06 19:09:40,940 INFO  L181        SettingsManager]: Resetting Reaching Definitions preferences to default values
[2023-02-06 19:09:40,941 INFO  L181        SettingsManager]: Resetting SyntaxChecker preferences to default values
[2023-02-06 19:09:40,942 INFO  L181        SettingsManager]: Resetting Sifa preferences to default values
[2023-02-06 19:09:40,942 INFO  L184        SettingsManager]: BÃ¼chi Program Product provides no preferences, ignoring...
[2023-02-06 19:09:40,943 INFO  L181        SettingsManager]: Resetting LTL2Aut preferences to default values
[2023-02-06 19:09:40,943 INFO  L181        SettingsManager]: Resetting PEA to Boogie preferences to default values
[2023-02-06 19:09:40,945 INFO  L181        SettingsManager]: Resetting BlockEncodingV2 preferences to default values
[2023-02-06 19:09:40,946 INFO  L181        SettingsManager]: Resetting ChcToBoogie preferences to default values
[2023-02-06 19:09:40,947 INFO  L181        SettingsManager]: Resetting AutomataScriptInterpreter preferences to default values
[2023-02-06 19:09:40,947 INFO  L181        SettingsManager]: Resetting BuchiAutomizer preferences to default values
[2023-02-06 19:09:40,948 INFO  L181        SettingsManager]: Resetting CACSL2BoogieTranslator preferences to default values
[2023-02-06 19:09:40,949 INFO  L181        SettingsManager]: Resetting CodeCheck preferences to default values
[2023-02-06 19:09:40,950 INFO  L181        SettingsManager]: Resetting InvariantSynthesis preferences to default values
[2023-02-06 19:09:40,951 INFO  L181        SettingsManager]: Resetting RCFGBuilder preferences to default values
[2023-02-06 19:09:40,952 INFO  L181        SettingsManager]: Resetting Referee preferences to default values
[2023-02-06 19:09:40,952 INFO  L181        SettingsManager]: Resetting TraceAbstraction preferences to default values
[2023-02-06 19:09:40,953 INFO  L184        SettingsManager]: TraceAbstractionConcurrent provides no preferences, ignoring...
[2023-02-06 19:09:40,953 INFO  L184        SettingsManager]: TraceAbstractionWithAFAs provides no preferences, ignoring...
[2023-02-06 19:09:40,953 INFO  L181        SettingsManager]: Resetting TreeAutomizer preferences to default values
[2023-02-06 19:09:40,954 INFO  L181        SettingsManager]: Resetting IcfgToChc preferences to default values
[2023-02-06 19:09:40,954 INFO  L181        SettingsManager]: Resetting IcfgTransformer preferences to default values
[2023-02-06 19:09:40,955 INFO  L184        SettingsManager]: ReqToTest provides no preferences, ignoring...
[2023-02-06 19:09:40,955 INFO  L181        SettingsManager]: Resetting ThufvLTL2Aut preferences to default values
[2023-02-06 19:09:40,955 INFO  L181        SettingsManager]: Resetting ThufvSpecLang preferences to default values
[2023-02-06 19:09:40,956 INFO  L181        SettingsManager]: Resetting Boogie Printer preferences to default values
[2023-02-06 19:09:40,956 INFO  L181        SettingsManager]: Resetting ChcSmtPrinter preferences to default values
[2023-02-06 19:09:40,957 INFO  L181        SettingsManager]: Resetting ReqPrinter preferences to default values
[2023-02-06 19:09:40,957 INFO  L181        SettingsManager]: Resetting Witness Printer preferences to default values
[2023-02-06 19:09:40,962 INFO  L184        SettingsManager]: Boogie PL CUP Parser provides no preferences, ignoring...
[2023-02-06 19:09:40,963 INFO  L181        SettingsManager]: Resetting CDTParser preferences to default values
[2023-02-06 19:09:40,965 INFO  L184        SettingsManager]: AutomataScriptParser provides no preferences, ignoring...
[2023-02-06 19:09:40,965 INFO  L184        SettingsManager]: ReqParser provides no preferences, ignoring...
[2023-02-06 19:09:40,965 INFO  L181        SettingsManager]: Resetting SmtParser preferences to default values
[2023-02-06 19:09:40,966 INFO  L181        SettingsManager]: Resetting Witness Parser preferences to default values
[2023-02-06 19:09:40,967 INFO  L188        SettingsManager]: Finished resetting all preferences to default values...
[2023-02-06 19:09:40,973 INFO  L101        SettingsManager]: Beginning loading settings from /home/p4ltl/Desktop/UP4LTL-linux/config/P4LTL.epf
[2023-02-06 19:09:40,981 INFO  L113        SettingsManager]: Loading preferences was successful
[2023-02-06 19:09:40,981 INFO  L115        SettingsManager]: Preferences different from defaults after loading the file:
[2023-02-06 19:09:40,982 INFO  L136        SettingsManager]: Preferences of LTL2Aut differ from their defaults:
[2023-02-06 19:09:40,982 INFO  L138        SettingsManager]:  * Read property from file=true
[2023-02-06 19:09:40,982 INFO  L136        SettingsManager]: Preferences of BlockEncodingV2 differ from their defaults:
[2023-02-06 19:09:40,983 INFO  L138        SettingsManager]:  * Minimize states using LBE with the strategy=NONE
[2023-02-06 19:09:40,983 INFO  L136        SettingsManager]: Preferences of BuchiAutomizer differ from their defaults:
[2023-02-06 19:09:40,983 INFO  L138        SettingsManager]:  * Compute Interpolants along a Counterexample=Craig_TreeInterpolation
[2023-02-06 19:09:40,983 INFO  L138        SettingsManager]:  * Use old map elimination=false
[2023-02-06 19:09:40,983 INFO  L138        SettingsManager]:  * Try twofold refinement=false
[2023-02-06 19:09:40,983 INFO  L136        SettingsManager]: Preferences of CACSL2BoogieTranslator differ from their defaults:
[2023-02-06 19:09:40,983 INFO  L138        SettingsManager]:  * Overapproximate operations on floating types=true
[2023-02-06 19:09:40,983 INFO  L138        SettingsManager]:  * Check division by zero=IGNORE
[2023-02-06 19:09:40,983 INFO  L138        SettingsManager]:  * Pointer to allocated memory at dereference=IGNORE
[2023-02-06 19:09:40,984 INFO  L138        SettingsManager]:  * If two pointers are subtracted or compared they have the same base address=IGNORE
[2023-02-06 19:09:40,984 INFO  L138        SettingsManager]:  * Check array bounds for arrays that are off heap=IGNORE
[2023-02-06 19:09:40,984 INFO  L138        SettingsManager]:  * Check if freed pointer was valid=false
[2023-02-06 19:09:40,984 INFO  L138        SettingsManager]:  * Pointer base address is valid at dereference=IGNORE
[2023-02-06 19:09:40,984 INFO  L136        SettingsManager]: Preferences of RCFGBuilder differ from their defaults:
[2023-02-06 19:09:40,984 INFO  L138        SettingsManager]:  * Size of a code block=SingleStatement
[2023-02-06 19:09:40,984 INFO  L138        SettingsManager]:  * SMT solver=Internal_SMTInterpol
[2023-02-06 19:09:40,984 INFO  L138        SettingsManager]:  * Remove assume true statements=false
[2023-02-06 19:09:40,984 INFO  L136        SettingsManager]: Preferences of TraceAbstraction differ from their defaults:
[2023-02-06 19:09:40,985 INFO  L138        SettingsManager]:  * Compute Interpolants along a Counterexample=FPandBP
[2023-02-06 19:09:40,985 INFO  L138        SettingsManager]:  * Trace refinement strategy=CAMEL
[2023-02-06 19:09:40,985 INFO  L138        SettingsManager]:  * Command for external solver=z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in
[2023-02-06 19:09:40,985 INFO  L138        SettingsManager]:  * SMT solver=External_ModelsAndUnsatCoreMode
[2023-02-06 19:09:40,986 INFO  L136        SettingsManager]: Preferences of Boogie Printer differ from their defaults:
[2023-02-06 19:09:40,986 INFO  L138        SettingsManager]:  * Dump path:=C:\Users\Greenie\Desktop\Project\P4LTL\trunk\examples\P4LTL
WARNING: An illegal reflective access operation has occurred
WARNING: Illegal reflective access by com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1 (file:/home/p4ltl/Desktop/UP4LTL-linux/plugins/com.sun.xml.bind_2.2.0.v201505121915.jar) to method java.lang.ClassLoader.defineClass(java.lang.String,byte[],int,int)
WARNING: Please consider reporting this to the maintainers of com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1
WARNING: Use --illegal-access=warn to enable warnings of further illegal reflective access operations
WARNING: All illegal access operations will be denied in a future release
[2023-02-06 19:09:41,164 INFO  L75    nceAwareModelManager]: Repository-Root is: /tmp
[2023-02-06 19:09:41,180 INFO  L261   ainManager$Toolchain]: [Toolchain 1]: Applicable parser(s) successfully (re)initialized
[2023-02-06 19:09:41,182 INFO  L217   ainManager$Toolchain]: [Toolchain 1]: Toolchain selected.
[2023-02-06 19:09:41,183 INFO  L271        PluginConnector]: Initializing Boogie PL CUP Parser...
[2023-02-06 19:09:41,184 INFO  L275        PluginConnector]: Boogie PL CUP Parser initialized
[2023-02-06 19:09:41,185 INFO  L432   ainManager$Toolchain]: [Toolchain 1]: Parsing single file: /home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl
[2023-02-06 19:09:41,185 INFO  L110           BoogieParser]: Parsing: '/home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl'
[2023-02-06 19:09:41,214 INFO  L299   ainManager$Toolchain]: ####################### [Toolchain 1] #######################
[2023-02-06 19:09:41,215 INFO  L131        ToolchainWalker]: Walking toolchain with 7 elements.
[2023-02-06 19:09:41,215 INFO  L113        PluginConnector]: ------------------------Boogie Preprocessor----------------------------
[2023-02-06 19:09:41,215 INFO  L271        PluginConnector]: Initializing Boogie Preprocessor...
[2023-02-06 19:09:41,216 INFO  L275        PluginConnector]: Boogie Preprocessor initialized
[2023-02-06 19:09:41,226 INFO  L185        PluginConnector]: Executing the observer EnsureBoogieModelObserver from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:09:41" (1/1) ...
[2023-02-06 19:09:41,227 INFO  L185        PluginConnector]: Executing the observer TypeChecker from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:09:41" (1/1) ...
[2023-02-06 19:09:41,233 INFO  L185        PluginConnector]: Executing the observer ConstExpander from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:09:41" (1/1) ...
[2023-02-06 19:09:41,233 INFO  L185        PluginConnector]: Executing the observer StructExpander from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:09:41" (1/1) ...
[2023-02-06 19:09:41,239 INFO  L185        PluginConnector]: Executing the observer UnstructureCode from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:09:41" (1/1) ...
[2023-02-06 19:09:41,241 INFO  L185        PluginConnector]: Executing the observer FunctionInliner from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:09:41" (1/1) ...
[2023-02-06 19:09:41,244 INFO  L185        PluginConnector]: Executing the observer BoogieSymbolTableConstructor from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:09:41" (1/1) ...
[2023-02-06 19:09:41,246 INFO  L132        PluginConnector]: ------------------------ END Boogie Preprocessor----------------------------
[2023-02-06 19:09:41,246 INFO  L113        PluginConnector]: ------------------------ThufvSpecLang----------------------------
[2023-02-06 19:09:41,247 INFO  L271        PluginConnector]: Initializing ThufvSpecLang...
[2023-02-06 19:09:41,249 INFO  L275        PluginConnector]: ThufvSpecLang initialized
[2023-02-06 19:09:41,254 INFO  L185        PluginConnector]: Executing the observer ThufvSpecLangObserver from plugin ThufvSpecLang for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:09:41" (1/1) ...
[2023-02-06 19:09:41,260 INFO  L184   hufvSpecLangObserver]: P4LTL Spec is: ([]((AP(((_p4ltl_5 == true) && (_p4ltl_4 == true))) ==> (X(AP((((_p4ltl_3 == true) && (_p4ltl_1 == true)) ==> (_p4ltl_0 == true))))))))
[2023-02-06 19:09:41,260 INFO  L312   hufvSpecLangObserver]: translating P4LTL formula: ([]((AP(((_p4ltl_5 == true) && (_p4ltl_4 == true))) ==> (X(AP((((_p4ltl_3 == true) && (_p4ltl_1 == true)) ==> (_p4ltl_0 == true))))))))
[2023-02-06 19:09:41,260 INFO  L331   hufvSpecLangObserver]: Starting to parse P4LTL Formula to AstNode: ([]((AP(((_p4ltl_5 == true) && (_p4ltl_4 == true))) ==> (X(AP((((_p4ltl_3 == true) && (_p4ltl_1 == true)) ==> (_p4ltl_0 == true))))))))
Token: (
Token: []
Token: (
Token: (
Token: AP
Token: (
Token: (
Token: (
Token: _p4ltl_5
Token: ==
Token: true
Token: )
Token: &&
Token: (
Token: _p4ltl_4
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: ==>
Token: (
Token: X
Token: (
Token: AP
Token: (
Token: (
Token: (
Token: (
Token: _p4ltl_3
Token: ==
Token: true
Token: )
Token: &&
Token: (
Token: _p4ltl_1
Token: ==
Token: true
Token: )
Token: )
Token: ==>
Token: (
Token: _p4ltl_0
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: 
Token: 
[2023-02-06 19:09:41,268 INFO  L336   hufvSpecLangObserver]: Successfully lexed and parsed: ([]((AP(((_p4ltl_5 == true) && (_p4ltl_4 == true))) ==> (X(AP((((_p4ltl_3 == true) && (_p4ltl_1 == true)) ==> (_p4ltl_0 == true))))))))
[2023-02-06 19:09:41,269 INFO  L316   hufvSpecLangObserver]: translated to regular LTL formula: ( [](( AP(( _p4ltl_5==true && _p4ltl_4==true )) ==> ( X(AP(( ( _p4ltl_3==true && _p4ltl_1==true ) ==> _p4ltl_0==true ))) ) )) )
==== class: class ast.UnaryTemporalOperator
==== class: class ast.BinaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.UnaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
[2023-02-06 19:09:41,272 INFO  L218   hufvSpecLangObserver]: P4LTL Fairness Spec is: ([](AP(((_p4ltl_7 == true) && (_p4ltl_6 == true)))))
[2023-02-06 19:09:41,272 INFO  L312   hufvSpecLangObserver]: translating P4LTL formula: ([](AP(((_p4ltl_7 == true) && (_p4ltl_6 == true)))))
[2023-02-06 19:09:41,272 INFO  L331   hufvSpecLangObserver]: Starting to parse P4LTL Formula to AstNode: ([](AP(((_p4ltl_7 == true) && (_p4ltl_6 == true)))))
Token: (
Token: []
Token: (
Token: AP
Token: (
Token: (
Token: (
Token: _p4ltl_7
Token: ==
Token: true
Token: )
Token: &&
Token: (
Token: _p4ltl_6
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: )
Token: 
Token: 
[2023-02-06 19:09:41,272 INFO  L336   hufvSpecLangObserver]: Successfully lexed and parsed: ([](AP(((_p4ltl_7 == true) && (_p4ltl_6 == true)))))
[2023-02-06 19:09:41,272 INFO  L316   hufvSpecLangObserver]: translated to regular LTL formula: ( [](AP(( _p4ltl_7==true && _p4ltl_6==true ))) )
==== class: class ast.UnaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
[2023-02-06 19:09:41,274 INFO  L288   hufvSpecLangObserver]: File already exists and will be overwritten: /home/p4ltl/Desktop/UP4LTL-linux/__p4ltl_ast.json
[2023-02-06 19:09:41,274 INFO  L291   hufvSpecLangObserver]: Writing to file /home/p4ltl/Desktop/UP4LTL-linux/__p4ltl_ast.json
[2023-02-06 19:09:41,275 INFO  L202        PluginConnector]: Adding new model Hardcoded edu.tsinghua.ss.thufv.specLang AST 06.02 07:09:41 PropertyContainer
[2023-02-06 19:09:41,275 INFO  L132        PluginConnector]: ------------------------ END ThufvSpecLang----------------------------
[2023-02-06 19:09:41,276 INFO  L113        PluginConnector]: ------------------------RCFGBuilder----------------------------
[2023-02-06 19:09:41,276 INFO  L271        PluginConnector]: Initializing RCFGBuilder...
[2023-02-06 19:09:41,276 INFO  L275        PluginConnector]: RCFGBuilder initialized
[2023-02-06 19:09:41,277 INFO  L185        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:09:41" (1/2) ...
[2023-02-06 19:09:41,282 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:09:41,337 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_0 given in one single declaration
[2023-02-06 19:09:41,337 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_0
[2023-02-06 19:09:41,337 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_0
[2023-02-06 19:09:41,337 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_3 given in one single declaration
[2023-02-06 19:09:41,338 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_3
[2023-02-06 19:09:41,338 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_3
[2023-02-06 19:09:41,338 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure ULTIMATE.start given in one single declaration
[2023-02-06 19:09:41,338 INFO  L130     BoogieDeclarations]: Found specification of procedure ULTIMATE.start
[2023-02-06 19:09:41,338 INFO  L138     BoogieDeclarations]: Found implementation of procedure ULTIMATE.start
[2023-02-06 19:09:41,338 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _parser_packetParser given in one single declaration
[2023-02-06 19:09:41,338 INFO  L130     BoogieDeclarations]: Found specification of procedure _parser_packetParser
[2023-02-06 19:09:41,338 INFO  L138     BoogieDeclarations]: Found implementation of procedure _parser_packetParser
[2023-02-06 19:09:41,339 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure accept given in one single declaration
[2023-02-06 19:09:41,339 INFO  L130     BoogieDeclarations]: Found specification of procedure accept
[2023-02-06 19:09:41,339 INFO  L138     BoogieDeclarations]: Found implementation of procedure accept
[2023-02-06 19:09:41,339 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure createChecksum given in one single declaration
[2023-02-06 19:09:41,339 INFO  L130     BoogieDeclarations]: Found specification of procedure createChecksum
[2023-02-06 19:09:41,339 INFO  L138     BoogieDeclarations]: Found implementation of procedure createChecksum
[2023-02-06 19:09:41,339 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure egress given in one single declaration
[2023-02-06 19:09:41,339 INFO  L130     BoogieDeclarations]: Found specification of procedure egress
[2023-02-06 19:09:41,340 INFO  L138     BoogieDeclarations]: Found implementation of procedure egress
[2023-02-06 19:09:41,340 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure havocProcedure given in one single declaration
[2023-02-06 19:09:41,340 INFO  L130     BoogieDeclarations]: Found specification of procedure havocProcedure
[2023-02-06 19:09:41,340 INFO  L138     BoogieDeclarations]: Found implementation of procedure havocProcedure
[2023-02-06 19:09:41,340 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure ingress given in one single declaration
[2023-02-06 19:09:41,340 INFO  L130     BoogieDeclarations]: Found specification of procedure ingress
[2023-02-06 19:09:41,340 INFO  L138     BoogieDeclarations]: Found implementation of procedure ingress
[2023-02-06 19:09:41,340 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure l2_c_l2_broadcast_0 given in one single declaration
[2023-02-06 19:09:41,340 INFO  L130     BoogieDeclarations]: Found specification of procedure l2_c_l2_broadcast_0
[2023-02-06 19:09:41,340 INFO  L138     BoogieDeclarations]: Found implementation of procedure l2_c_l2_broadcast_0
[2023-02-06 19:09:41,341 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure l2_c_l2_forward_0 given in one single declaration
[2023-02-06 19:09:41,341 INFO  L130     BoogieDeclarations]: Found specification of procedure l2_c_l2_forward_0
[2023-02-06 19:09:41,341 INFO  L138     BoogieDeclarations]: Found implementation of procedure l2_c_l2_forward_0
[2023-02-06 19:09:41,341 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure l2_c_l2_forwarding.apply given in one single declaration
[2023-02-06 19:09:41,341 INFO  L130     BoogieDeclarations]: Found specification of procedure l2_c_l2_forwarding.apply
[2023-02-06 19:09:41,341 INFO  L138     BoogieDeclarations]: Found implementation of procedure l2_c_l2_forwarding.apply
[2023-02-06 19:09:41,341 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure main given in one single declaration
[2023-02-06 19:09:41,341 INFO  L130     BoogieDeclarations]: Found specification of procedure main
[2023-02-06 19:09:41,341 INFO  L138     BoogieDeclarations]: Found implementation of procedure main
[2023-02-06 19:09:41,341 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure mainProcedure given in one single declaration
[2023-02-06 19:09:41,341 INFO  L130     BoogieDeclarations]: Found specification of procedure mainProcedure
[2023-02-06 19:09:41,342 INFO  L138     BoogieDeclarations]: Found implementation of procedure mainProcedure
[2023-02-06 19:09:41,342 INFO  L130     BoogieDeclarations]: Found specification of procedure mark_to_drop
[2023-02-06 19:09:41,342 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure parse_topology_discover given in one single declaration
[2023-02-06 19:09:41,342 INFO  L130     BoogieDeclarations]: Found specification of procedure parse_topology_discover
[2023-02-06 19:09:41,342 INFO  L138     BoogieDeclarations]: Found implementation of procedure parse_topology_discover
[2023-02-06 19:09:41,342 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure protect_c_last_primary.write given in one single declaration
[2023-02-06 19:09:41,342 INFO  L130     BoogieDeclarations]: Found specification of procedure protect_c_last_primary.write
[2023-02-06 19:09:41,342 INFO  L138     BoogieDeclarations]: Found implementation of procedure protect_c_last_primary.write
[2023-02-06 19:09:41,342 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure protect_c_period.apply given in one single declaration
[2023-02-06 19:09:41,342 INFO  L130     BoogieDeclarations]: Found specification of procedure protect_c_period.apply
[2023-02-06 19:09:41,343 INFO  L138     BoogieDeclarations]: Found implementation of procedure protect_c_period.apply
[2023-02-06 19:09:41,343 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure protect_c_port_config.apply given in one single declaration
[2023-02-06 19:09:41,343 INFO  L130     BoogieDeclarations]: Found specification of procedure protect_c_port_config.apply
[2023-02-06 19:09:41,343 INFO  L138     BoogieDeclarations]: Found implementation of procedure protect_c_port_config.apply
[2023-02-06 19:09:41,343 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure protect_c_set_period_0 given in one single declaration
[2023-02-06 19:09:41,343 INFO  L130     BoogieDeclarations]: Found specification of procedure protect_c_set_period_0
[2023-02-06 19:09:41,343 INFO  L138     BoogieDeclarations]: Found implementation of procedure protect_c_set_period_0
[2023-02-06 19:09:41,343 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure protect_c_set_ports_0 given in one single declaration
[2023-02-06 19:09:41,343 INFO  L130     BoogieDeclarations]: Found specification of procedure protect_c_set_ports_0
[2023-02-06 19:09:41,343 INFO  L138     BoogieDeclarations]: Found implementation of procedure protect_c_set_ports_0
[2023-02-06 19:09:41,343 INFO  L130     BoogieDeclarations]: Found specification of procedure reject
[2023-02-06 19:09:41,344 INFO  L130     BoogieDeclarations]: Found specification of procedure setInvalid
[2023-02-06 19:09:41,344 INFO  L130     BoogieDeclarations]: Found specification of procedure setValid
[2023-02-06 19:09:41,344 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure start given in one single declaration
[2023-02-06 19:09:41,344 INFO  L130     BoogieDeclarations]: Found specification of procedure start
[2023-02-06 19:09:41,344 INFO  L138     BoogieDeclarations]: Found implementation of procedure start
[2023-02-06 19:09:41,344 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure verifyChecksum given in one single declaration
[2023-02-06 19:09:41,344 INFO  L130     BoogieDeclarations]: Found specification of procedure verifyChecksum
[2023-02-06 19:09:41,344 INFO  L138     BoogieDeclarations]: Found implementation of procedure verifyChecksum
[2023-02-06 19:09:41,385 INFO  L234             CfgBuilder]: Building ICFG
[2023-02-06 19:09:41,388 INFO  L260             CfgBuilder]: Building CFG for each procedure with an implementation
[2023-02-06 19:09:41,531 INFO  L275             CfgBuilder]: Performing block encoding
[2023-02-06 19:09:41,539 INFO  L294             CfgBuilder]: Using the 1 location(s) as analysis (start of procedure ULTIMATE.start)
[2023-02-06 19:09:41,540 INFO  L299             CfgBuilder]: Removed 0 assume(true) statements.
[2023-02-06 19:09:41,542 INFO  L202        PluginConnector]: Adding new model p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 06.02 07:09:41 BoogieIcfgContainer
[2023-02-06 19:09:41,542 INFO  L185        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 06.02 07:09:41" (2/2) ...
[2023-02-06 19:09:41,542 INFO  L82     RCFGBuilderObserver]: No WrapperNode. Let Ultimate process with next node
[2023-02-06 19:09:41,542 INFO  L205        PluginConnector]: Invalid model from RCFGBuilder for observer de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder.RCFGBuilderObserver@5412b1ce and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 06.02 07:09:41, skipping insertion in model container
[2023-02-06 19:09:41,543 INFO  L132        PluginConnector]: ------------------------ END RCFGBuilder----------------------------
[2023-02-06 19:09:41,543 INFO  L113        PluginConnector]: ------------------------ThufvLTL2Aut----------------------------
[2023-02-06 19:09:41,543 INFO  L271        PluginConnector]: Initializing ThufvLTL2Aut...
[2023-02-06 19:09:41,544 INFO  L275        PluginConnector]: ThufvLTL2Aut initialized
[2023-02-06 19:09:41,545 INFO  L185        PluginConnector]: Executing the observer ThufvLTL2AutObserver from plugin ThufvLTL2Aut for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 06.02 07:09:41" (2/3) ...
[2023-02-06 19:09:41,545 INFO  L119   ThufvLTL2AutObserver]: Checking fairness + property: !(( [](AP(( _p4ltl_7==true && _p4ltl_6==true ))) )) || ( ( [](( AP(( _p4ltl_5==true && _p4ltl_4==true )) ==> ( X(AP(( ( _p4ltl_3==true && _p4ltl_1==true ) ==> _p4ltl_0==true ))) ) )) ))
[2023-02-06 19:09:41,552 INFO  L189       MonitoredProcess]: No working directory specified, using /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba
[2023-02-06 19:09:41,564 INFO  L229       MonitoredProcess]: Starting monitored process 1 with /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba -f ! ( ! ( ( [] ( a ) ) ) || ( ( [] ( ( b -> ( X ( c ) ) ) ) ) ) )  (exit command is null, workingDir is null)
[2023-02-06 19:09:41,567 INFO  L552       MonitoredProcess]: [MP /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba -f ! ( ! ( ( [] ( a ) ) ) || ( ( [] ( ( b -> ( X ( c ) ) ) ) ) ) )  (1)] Ended with exit code 0
[2023-02-06 19:09:41,582 INFO  L133   ThufvLTL2AutObserver]: LTL Property is: !(( []((_p4ltl_7 == true && _p4ltl_6 == true)) )) || ( ( [](( (_p4ltl_5 == true && _p4ltl_4 == true) ==> ( X((_p4ltl_3 == true && _p4ltl_1 == true ==> _p4ltl_0 == true)) ) )) ))
[2023-02-06 19:09:41,583 INFO  L202        PluginConnector]: Adding new model Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 06.02 07:09:41 NWAContainer
[2023-02-06 19:09:41,583 INFO  L132        PluginConnector]: ------------------------ END ThufvLTL2Aut----------------------------
[2023-02-06 19:09:41,583 INFO  L113        PluginConnector]: ------------------------BÃ¼chi Program Product----------------------------
[2023-02-06 19:09:41,583 INFO  L271        PluginConnector]: Initializing BÃ¼chi Program Product...
[2023-02-06 19:09:41,584 INFO  L275        PluginConnector]: BÃ¼chi Program Product initialized
[2023-02-06 19:09:41,584 INFO  L185        PluginConnector]: Executing the observer BuchiProductObserver from plugin BÃ¼chi Program Product for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 06.02 07:09:41" (3/4) ...
[2023-02-06 19:09:41,585 INFO  L205        PluginConnector]: Invalid model from BÃ¼chi Program Product for observer de.uni_freiburg.informatik.ultimate.buchiprogramproduct.BuchiProductObserver@493a2349 and model type LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 06.02 07:09:41, skipping insertion in model container
[2023-02-06 19:09:41,585 INFO  L185        PluginConnector]: Executing the observer BuchiProductObserver from plugin BÃ¼chi Program Product for "Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 06.02 07:09:41" (4/4) ...
[2023-02-06 19:09:41,588 INFO  L104   BuchiProductObserver]: Initial property automaton 3 locations, 4 edges
[2023-02-06 19:09:41,589 INFO  L110   BuchiProductObserver]: Initial RCFG 172 locations, 208 edges
[2023-02-06 19:09:41,590 INFO  L93    BuchiProductObserver]: Beginning generation of product automaton
[2023-02-06 19:09:41,592 INFO  L170       ProductGenerator]: ----- Annotating TransactionInfo ...
[2023-02-06 19:09:41,593 INFO  L189       ProductGenerator]: +++++ Call method name: protect_c_set_period_0
[2023-02-06 19:09:41,593 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_3
[2023-02-06 19:09:41,593 INFO  L189       ProductGenerator]: +++++ Call method name: mainProcedure
[2023-02-06 19:09:41,593 INFO  L189       ProductGenerator]: +++++ Call method name: protect_c_last_primary.write
[2023-02-06 19:09:41,593 INFO  L189       ProductGenerator]: +++++ Call method name: protect_c_set_ports_0
[2023-02-06 19:09:41,593 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_0
[2023-02-06 19:09:41,593 INFO  L189       ProductGenerator]: +++++ Call method name: createChecksum
[2023-02-06 19:09:41,593 INFO  L189       ProductGenerator]: +++++ Call method name: main
[2023-02-06 19:09:41,594 INFO  L192       ProductGenerator]: ----- Handling transaction edge from mainEXIT to L368-1
[2023-02-06 19:09:41,594 INFO  L189       ProductGenerator]: +++++ Call method name: parse_topology_discover
[2023-02-06 19:09:41,594 INFO  L189       ProductGenerator]: +++++ Call method name: egress
[2023-02-06 19:09:41,594 INFO  L189       ProductGenerator]: +++++ Call method name: l2_c_l2_broadcast_0
[2023-02-06 19:09:41,594 INFO  L189       ProductGenerator]: +++++ Call method name: protect_c_port_config.apply
[2023-02-06 19:09:41,594 INFO  L189       ProductGenerator]: +++++ Call method name: l2_c_l2_forwarding.apply
[2023-02-06 19:09:41,594 INFO  L189       ProductGenerator]: +++++ Call method name: start
[2023-02-06 19:09:41,594 INFO  L189       ProductGenerator]: +++++ Call method name: l2_c_l2_forward_0
[2023-02-06 19:09:41,594 INFO  L189       ProductGenerator]: +++++ Call method name: accept
[2023-02-06 19:09:41,594 INFO  L189       ProductGenerator]: +++++ Call method name: ingress
[2023-02-06 19:09:41,594 INFO  L189       ProductGenerator]: +++++ Call method name: protect_c_period.apply
[2023-02-06 19:09:41,595 INFO  L189       ProductGenerator]: +++++ Call method name: _parser_packetParser
[2023-02-06 19:09:41,595 INFO  L189       ProductGenerator]: +++++ Call method name: verifyChecksum
[2023-02-06 19:09:41,595 INFO  L189       ProductGenerator]: +++++ Call method name: havocProcedure
[2023-02-06 19:09:41,598 INFO  L244       ProductGenerator]: Creating Product States...
[2023-02-06 19:09:41,598 INFO  L277       ProductGenerator]: ==== location: ULTIMATE.startEXIT
[2023-02-06 19:09:41,598 INFO  L277       ProductGenerator]: ==== location: L328
[2023-02-06 19:09:41,599 INFO  L277       ProductGenerator]: ==== location: L296
[2023-02-06 19:09:41,599 INFO  L277       ProductGenerator]: ==== location: L250
[2023-02-06 19:09:41,599 INFO  L277       ProductGenerator]: ==== location: protect_c_set_period_0ENTRY
[2023-02-06 19:09:41,599 INFO  L277       ProductGenerator]: ==== location: protect_c_set_ports_0EXIT
[2023-02-06 19:09:41,599 INFO  L277       ProductGenerator]: ==== location: L215
[2023-02-06 19:09:41,599 INFO  L277       ProductGenerator]: ==== location: havocProcedureEXIT
[2023-02-06 19:09:41,599 INFO  L277       ProductGenerator]: ==== location: L248
[2023-02-06 19:09:41,599 INFO  L277       ProductGenerator]: ==== location: protect_c_set_ports_0FINAL
[2023-02-06 19:09:41,599 INFO  L277       ProductGenerator]: ==== location: L251
[2023-02-06 19:09:41,599 INFO  L277       ProductGenerator]: ==== location: L266
[2023-02-06 19:09:41,599 INFO  L277       ProductGenerator]: ==== location: L408-1
[2023-02-06 19:09:41,599 INFO  L277       ProductGenerator]: ==== location: L234
[2023-02-06 19:09:41,599 INFO  L277       ProductGenerator]: ==== location: L231
[2023-02-06 19:09:41,600 INFO  L277       ProductGenerator]: ==== location: L257
[2023-02-06 19:09:41,600 INFO  L277       ProductGenerator]: ==== location: L265
[2023-02-06 19:09:41,600 INFO  L277       ProductGenerator]: ==== location: L222
[2023-02-06 19:09:41,600 INFO  L277       ProductGenerator]: ==== location: L260
[2023-02-06 19:09:41,600 INFO  L277       ProductGenerator]: ==== location: L233
[2023-02-06 19:09:41,600 INFO  L277       ProductGenerator]: ==== location: L347
[2023-02-06 19:09:41,600 INFO  L277       ProductGenerator]: ==== location: L238
[2023-02-06 19:09:41,600 INFO  L277       ProductGenerator]: ==== location: L212
[2023-02-06 19:09:41,600 INFO  L277       ProductGenerator]: ==== location: L230
[2023-02-06 19:09:41,600 INFO  L277       ProductGenerator]: ==== location: L225
[2023-02-06 19:09:41,600 INFO  L277       ProductGenerator]: ==== location: L339-1
[2023-02-06 19:09:41,600 INFO  L277       ProductGenerator]: ==== location: egressFINAL
[2023-02-06 19:09:41,600 INFO  L277       ProductGenerator]: ==== location: L368
[2023-02-06 19:09:41,600 INFO  L277       ProductGenerator]: ==== location: L350
[2023-02-06 19:09:41,601 INFO  L277       ProductGenerator]: ==== location: mainENTRY
[2023-02-06 19:09:41,601 INFO  L277       ProductGenerator]: ==== location: protect_c_port_config.applyEXIT
[2023-02-06 19:09:41,601 INFO  L277       ProductGenerator]: ==== location: L394
[2023-02-06 19:09:41,601 INFO  L277       ProductGenerator]: ==== location: mainProcedureFINAL
[2023-02-06 19:09:41,601 INFO  L277       ProductGenerator]: ==== location: _parser_packetParserEXIT
[2023-02-06 19:09:41,601 INFO  L277       ProductGenerator]: ==== location: verifyChecksumEXIT
[2023-02-06 19:09:41,601 INFO  L277       ProductGenerator]: ==== location: L264
[2023-02-06 19:09:41,601 INFO  L277       ProductGenerator]: ==== location: mainProcedureEXIT
[2023-02-06 19:09:41,601 INFO  L277       ProductGenerator]: ==== location: L216
[2023-02-06 19:09:41,601 INFO  L277       ProductGenerator]: ==== location: L235
[2023-02-06 19:09:41,601 INFO  L277       ProductGenerator]: ==== location: L254
[2023-02-06 19:09:41,601 INFO  L277       ProductGenerator]: ==== location: L283
[2023-02-06 19:09:41,601 INFO  L277       ProductGenerator]: ==== location: L362
[2023-02-06 19:09:41,601 INFO  L277       ProductGenerator]: ==== location: L229
[2023-02-06 19:09:41,601 INFO  L277       ProductGenerator]: ==== location: L228
[2023-02-06 19:09:41,602 INFO  L277       ProductGenerator]: ==== location: NoAction_3EXIT
[2023-02-06 19:09:41,602 INFO  L277       ProductGenerator]: ==== location: L221
[2023-02-06 19:09:41,602 INFO  L277       ProductGenerator]: ==== location: L255
[2023-02-06 19:09:41,602 INFO  L277       ProductGenerator]: ==== location: L290
[2023-02-06 19:09:41,602 INFO  L277       ProductGenerator]: ==== location: L339
[2023-02-06 19:09:41,602 INFO  L277       ProductGenerator]: ==== location: L300-1
[2023-02-06 19:09:41,602 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_broadcast_0ENTRY
[2023-02-06 19:09:41,602 INFO  L277       ProductGenerator]: ==== location: L218
[2023-02-06 19:09:41,602 INFO  L277       ProductGenerator]: ==== location: L397
[2023-02-06 19:09:41,602 INFO  L277       ProductGenerator]: ==== location: L239
[2023-02-06 19:09:41,602 INFO  L277       ProductGenerator]: ==== location: L406
[2023-02-06 19:09:41,602 INFO  L277       ProductGenerator]: ==== location: createChecksumFINAL
[2023-02-06 19:09:41,602 INFO  L277       ProductGenerator]: ==== location: L267
[2023-02-06 19:09:41,603 INFO  L277       ProductGenerator]: ==== location: L263
[2023-02-06 19:09:41,603 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_forward_0ENTRY
[2023-02-06 19:09:41,603 INFO  L277       ProductGenerator]: ==== location: startEXIT
[2023-02-06 19:09:41,603 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_broadcast_0FINAL
[2023-02-06 19:09:41,603 INFO  L277       ProductGenerator]: ==== location: L356
[2023-02-06 19:09:41,603 INFO  L277       ProductGenerator]: ==== location: L253
[2023-02-06 19:09:41,603 INFO  L277       ProductGenerator]: ==== location: verifyChecksumFINAL
[2023-02-06 19:09:41,603 INFO  L277       ProductGenerator]: ==== location: L348
[2023-02-06 19:09:41,603 INFO  L277       ProductGenerator]: ==== location: L282
[2023-02-06 19:09:41,603 INFO  L277       ProductGenerator]: ==== location: NoAction_0FINAL
[2023-02-06 19:09:41,603 INFO  L277       ProductGenerator]: ==== location: createChecksumEXIT
[2023-02-06 19:09:41,603 INFO  L277       ProductGenerator]: ==== location: acceptEXIT
[2023-02-06 19:09:41,603 INFO  L277       ProductGenerator]: ==== location: L219
[2023-02-06 19:09:41,603 INFO  L277       ProductGenerator]: ==== location: L245
[2023-02-06 19:09:41,603 INFO  L277       ProductGenerator]: ==== location: L346
[2023-02-06 19:09:41,603 INFO  L277       ProductGenerator]: ==== location: L291
[2023-02-06 19:09:41,604 INFO  L277       ProductGenerator]: ==== location: L236
[2023-02-06 19:09:41,604 INFO  L277       ProductGenerator]: ==== location: L304
[2023-02-06 19:09:41,604 INFO  L277       ProductGenerator]: ==== location: L396
[2023-02-06 19:09:41,604 INFO  L277       ProductGenerator]: ==== location: ULTIMATE.startFINAL
[2023-02-06 19:09:41,604 INFO  L277       ProductGenerator]: ==== location: L289
[2023-02-06 19:09:41,604 INFO  L277       ProductGenerator]: ==== location: L262
[2023-02-06 19:09:41,604 INFO  L277       ProductGenerator]: ==== location: L360
[2023-02-06 19:09:41,604 INFO  L277       ProductGenerator]: ==== location: L240
[2023-02-06 19:09:41,604 INFO  L277       ProductGenerator]: ==== location: ingressENTRY
[2023-02-06 19:09:41,604 INFO  L277       ProductGenerator]: ==== location: L441
[2023-02-06 19:09:41,604 INFO  L277       ProductGenerator]: ==== location: parse_topology_discoverENTRY
[2023-02-06 19:09:41,604 INFO  L277       ProductGenerator]: ==== location: L380
[2023-02-06 19:09:41,604 INFO  L277       ProductGenerator]: ==== location: L223
[2023-02-06 19:09:41,604 INFO  L277       ProductGenerator]: ==== location: NoAction_3FINAL
[2023-02-06 19:09:41,604 INFO  L277       ProductGenerator]: ==== location: protect_c_set_ports_0ENTRY
[2023-02-06 19:09:41,605 INFO  L277       ProductGenerator]: ==== location: NoAction_0EXIT
[2023-02-06 19:09:41,605 INFO  L277       ProductGenerator]: ==== location: L213
[2023-02-06 19:09:41,605 INFO  L277       ProductGenerator]: ==== location: L284
[2023-02-06 19:09:41,605 INFO  L277       ProductGenerator]: ==== location: _parser_packetParserFINAL
[2023-02-06 19:09:41,605 INFO  L277       ProductGenerator]: ==== location: L359
[2023-02-06 19:09:41,605 INFO  L277       ProductGenerator]: ==== location: protect_c_set_period_0EXIT
[2023-02-06 19:09:41,605 INFO  L277       ProductGenerator]: ==== location: L214
[2023-02-06 19:09:41,605 INFO  L277       ProductGenerator]: ==== location: L294
[2023-02-06 19:09:41,605 INFO  L277       ProductGenerator]: ==== location: L232
[2023-02-06 19:09:41,605 INFO  L277       ProductGenerator]: ==== location: L249
[2023-02-06 19:09:41,605 INFO  L277       ProductGenerator]: ==== location: havocProcedureFINAL
[2023-02-06 19:09:41,605 INFO  L277       ProductGenerator]: ==== location: L252
[2023-02-06 19:09:41,605 INFO  L277       ProductGenerator]: ==== location: L243
[2023-02-06 19:09:41,605 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_forward_0FINAL
[2023-02-06 19:09:41,605 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_forward_0EXIT
[2023-02-06 19:09:41,606 INFO  L277       ProductGenerator]: ==== location: L349
[2023-02-06 19:09:41,606 INFO  L277       ProductGenerator]: ==== location: L409
[2023-02-06 19:09:41,606 INFO  L277       ProductGenerator]: ==== location: L302
[2023-02-06 19:09:41,606 INFO  L277       ProductGenerator]: ==== location: protect_c_port_config.applyENTRY
[2023-02-06 19:09:41,606 INFO  L277       ProductGenerator]: ==== location: egressEXIT
[2023-02-06 19:09:41,606 INFO  L277       ProductGenerator]: ==== location: L296-1
[2023-02-06 19:09:41,606 INFO  L277       ProductGenerator]: ==== location: startENTRY
[2023-02-06 19:09:41,606 INFO  L277       ProductGenerator]: ==== location: L290-1
[2023-02-06 19:09:41,606 INFO  L277       ProductGenerator]: ==== location: L258
[2023-02-06 19:09:41,606 INFO  L277       ProductGenerator]: ==== location: protect_c_period.applyENTRY
[2023-02-06 19:09:41,606 INFO  L277       ProductGenerator]: ==== location: L440-1
[2023-02-06 19:09:41,606 INFO  L277       ProductGenerator]: ==== location: L303
[2023-02-06 19:09:41,606 INFO  L277       ProductGenerator]: ==== location: L361
[2023-02-06 19:09:41,606 INFO  L277       ProductGenerator]: ==== location: l2_c_l2_forwarding.applyENTRY
[2023-02-06 19:09:41,606 INFO  L277       ProductGenerator]: ==== location: L288
[2023-02-06 19:09:41,606 INFO  L277       ProductGenerator]: ==== location: L440
[2023-02-06 19:09:41,607 INFO  L277       ProductGenerator]: ==== location: mainEXIT
[2023-02-06 19:09:41,607 INFO  L310       ProductGenerator]: ####final State Node: L368-1
[2023-02-06 19:09:41,607 INFO  L310       ProductGenerator]: ####final State Node: L368
[2023-02-06 19:09:41,607 INFO  L263       ProductGenerator]: ------- Adding ACCEPTING State: L368_accept_S3
[2023-02-06 19:09:41,608 INFO  L263       ProductGenerator]: ------- Adding ACCEPTING State: L368_accept_S2
[2023-02-06 19:09:41,609 INFO  L263       ProductGenerator]: ------- Adding ACCEPTING State: L368-1_accept_S3
[2023-02-06 19:09:41,609 INFO  L263       ProductGenerator]: ------- Adding ACCEPTING State: L368-1_accept_S2
[2023-02-06 19:09:41,610 INFO  L479       ProductGenerator]: L328_accept_S3 --> L328_accept_S3
[2023-02-06 19:09:41,610 INFO  L479       ProductGenerator]: L328_T0_init --> L328_T0_init
[2023-02-06 19:09:41,610 INFO  L479       ProductGenerator]: L328_accept_S2 --> L328_accept_S2
[2023-02-06 19:09:41,610 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_last_primary.write(0, protect_c_time);
[2023-02-06 19:09:41,611 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_last_primary.write(0, protect_c_time);
[2023-02-06 19:09:41,611 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_last_primary.write(0, protect_c_time);
[2023-02-06 19:09:41,611 INFO  L479       ProductGenerator]: L250_accept_S3 --> L250_accept_S3
[2023-02-06 19:09:41,611 INFO  L479       ProductGenerator]: L250_T0_init --> L250_T0_init
[2023-02-06 19:09:41,611 INFO  L479       ProductGenerator]: L250_accept_S2 --> L250_accept_S2
[2023-02-06 19:09:41,611 INFO  L479       ProductGenerator]: protect_c_set_period_0ENTRY_accept_S3 --> protect_c_set_period_0ENTRY_accept_S3
[2023-02-06 19:09:41,611 INFO  L479       ProductGenerator]: protect_c_set_period_0ENTRY_T0_init --> protect_c_set_period_0ENTRY_T0_init
[2023-02-06 19:09:41,611 INFO  L479       ProductGenerator]: protect_c_set_period_0ENTRY_accept_S2 --> protect_c_set_period_0ENTRY_accept_S2
[2023-02-06 19:09:41,611 INFO  L479       ProductGenerator]: L215_accept_S3 --> L215_accept_S3
[2023-02-06 19:09:41,612 INFO  L479       ProductGenerator]: L215_T0_init --> L215_T0_init
[2023-02-06 19:09:41,612 INFO  L479       ProductGenerator]: L215_accept_S2 --> L215_accept_S2
[2023-02-06 19:09:41,612 INFO  L479       ProductGenerator]: L248_accept_S3 --> L248_accept_S3
[2023-02-06 19:09:41,612 INFO  L479       ProductGenerator]: L248_T0_init --> L248_T0_init
[2023-02-06 19:09:41,612 INFO  L479       ProductGenerator]: L248_accept_S2 --> L248_accept_S2
[2023-02-06 19:09:41,612 INFO  L479       ProductGenerator]: protect_c_set_ports_0FINAL_accept_S3 --> protect_c_set_ports_0FINAL_accept_S3
[2023-02-06 19:09:41,612 INFO  L479       ProductGenerator]: protect_c_set_ports_0FINAL_T0_init --> protect_c_set_ports_0FINAL_T0_init
[2023-02-06 19:09:41,612 INFO  L479       ProductGenerator]: protect_c_set_ports_0FINAL_accept_S2 --> protect_c_set_ports_0FINAL_accept_S2
[2023-02-06 19:09:41,612 INFO  L479       ProductGenerator]: L251_accept_S3 --> L251_accept_S3
[2023-02-06 19:09:41,612 INFO  L479       ProductGenerator]: L251_T0_init --> L251_T0_init
[2023-02-06 19:09:41,612 INFO  L479       ProductGenerator]: L251_accept_S2 --> L251_accept_S2
[2023-02-06 19:09:41,613 INFO  L479       ProductGenerator]: L266_accept_S3 --> L266_accept_S3
[2023-02-06 19:09:41,613 INFO  L479       ProductGenerator]: L266_T0_init --> L266_T0_init
[2023-02-06 19:09:41,613 INFO  L479       ProductGenerator]: L266_accept_S2 --> L266_accept_S2
[2023-02-06 19:09:41,613 INFO  L479       ProductGenerator]: L408-1_accept_S3 --> L408-1_accept_S3
[2023-02-06 19:09:41,613 INFO  L479       ProductGenerator]: L408-1_T0_init --> L408-1_T0_init
[2023-02-06 19:09:41,613 INFO  L479       ProductGenerator]: L408-1_accept_S2 --> L408-1_accept_S2
[2023-02-06 19:09:41,613 INFO  L479       ProductGenerator]: L234_accept_S3 --> L234_accept_S3
[2023-02-06 19:09:41,613 INFO  L479       ProductGenerator]: L234_T0_init --> L234_T0_init
[2023-02-06 19:09:41,613 INFO  L479       ProductGenerator]: L234_accept_S2 --> L234_accept_S2
[2023-02-06 19:09:41,613 INFO  L479       ProductGenerator]: L231_accept_S3 --> L231_accept_S3
[2023-02-06 19:09:41,613 INFO  L479       ProductGenerator]: L231_T0_init --> L231_T0_init
[2023-02-06 19:09:41,613 INFO  L479       ProductGenerator]: L231_accept_S2 --> L231_accept_S2
[2023-02-06 19:09:41,613 INFO  L479       ProductGenerator]: L257_accept_S3 --> L257_accept_S3
[2023-02-06 19:09:41,614 INFO  L479       ProductGenerator]: L257_T0_init --> L257_T0_init
[2023-02-06 19:09:41,614 INFO  L479       ProductGenerator]: L257_accept_S2 --> L257_accept_S2
[2023-02-06 19:09:41,614 INFO  L479       ProductGenerator]: L265_accept_S3 --> L265_accept_S3
[2023-02-06 19:09:41,614 INFO  L479       ProductGenerator]: L265_T0_init --> L265_T0_init
[2023-02-06 19:09:41,614 INFO  L479       ProductGenerator]: L265_accept_S2 --> L265_accept_S2
[2023-02-06 19:09:41,614 INFO  L479       ProductGenerator]: L222_accept_S3 --> L222_accept_S3
[2023-02-06 19:09:41,614 INFO  L479       ProductGenerator]: L222_T0_init --> L222_T0_init
[2023-02-06 19:09:41,614 INFO  L479       ProductGenerator]: L222_accept_S2 --> L222_accept_S2
[2023-02-06 19:09:41,614 INFO  L479       ProductGenerator]: L260_accept_S3 --> L260_accept_S3
[2023-02-06 19:09:41,614 INFO  L479       ProductGenerator]: L260_T0_init --> L260_T0_init
[2023-02-06 19:09:41,614 INFO  L479       ProductGenerator]: L260_accept_S2 --> L260_accept_S2
[2023-02-06 19:09:41,614 INFO  L479       ProductGenerator]: L233_accept_S3 --> L233_accept_S3
[2023-02-06 19:09:41,615 INFO  L479       ProductGenerator]: L233_T0_init --> L233_T0_init
[2023-02-06 19:09:41,615 INFO  L479       ProductGenerator]: L233_accept_S2 --> L233_accept_S2
[2023-02-06 19:09:41,615 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-02-06 19:09:41,615 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-02-06 19:09:41,615 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-02-06 19:09:41,615 INFO  L479       ProductGenerator]: L238_accept_S3 --> L238_accept_S3
[2023-02-06 19:09:41,615 INFO  L479       ProductGenerator]: L238_T0_init --> L238_T0_init
[2023-02-06 19:09:41,615 INFO  L479       ProductGenerator]: L238_accept_S2 --> L238_accept_S2
[2023-02-06 19:09:41,615 INFO  L479       ProductGenerator]: L212_accept_S3 --> L212_accept_S3
[2023-02-06 19:09:41,615 INFO  L479       ProductGenerator]: L212_T0_init --> L212_T0_init
[2023-02-06 19:09:41,615 INFO  L479       ProductGenerator]: L212_accept_S2 --> L212_accept_S2
[2023-02-06 19:09:41,615 INFO  L479       ProductGenerator]: L230_accept_S3 --> L230_accept_S3
[2023-02-06 19:09:41,615 INFO  L479       ProductGenerator]: L230_T0_init --> L230_T0_init
[2023-02-06 19:09:41,615 INFO  L479       ProductGenerator]: L230_accept_S2 --> L230_accept_S2
[2023-02-06 19:09:41,616 INFO  L479       ProductGenerator]: L225_accept_S3 --> L225_accept_S3
[2023-02-06 19:09:41,616 INFO  L479       ProductGenerator]: L225_T0_init --> L225_T0_init
[2023-02-06 19:09:41,616 INFO  L479       ProductGenerator]: L225_accept_S2 --> L225_accept_S2
[2023-02-06 19:09:41,616 INFO  L479       ProductGenerator]: L339-1_accept_S3 --> L339-1_accept_S3
[2023-02-06 19:09:41,616 INFO  L479       ProductGenerator]: L339-1_T0_init --> L339-1_T0_init
[2023-02-06 19:09:41,616 INFO  L479       ProductGenerator]: L339-1_accept_S2 --> L339-1_accept_S2
[2023-02-06 19:09:41,616 INFO  L479       ProductGenerator]: egressFINAL_accept_S3 --> egressFINAL_accept_S3
[2023-02-06 19:09:41,616 INFO  L479       ProductGenerator]: egressFINAL_T0_init --> egressFINAL_T0_init
[2023-02-06 19:09:41,616 INFO  L479       ProductGenerator]: egressFINAL_accept_S2 --> egressFINAL_accept_S2
[2023-02-06 19:09:41,616 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-02-06 19:09:41,616 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-02-06 19:09:41,616 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-02-06 19:09:41,616 INFO  L483       ProductGenerator]: Handling product edge call: call createChecksum();
[2023-02-06 19:09:41,616 INFO  L483       ProductGenerator]: Handling product edge call: call createChecksum();
[2023-02-06 19:09:41,617 INFO  L483       ProductGenerator]: Handling product edge call: call createChecksum();
[2023-02-06 19:09:41,617 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-02-06 19:09:41,617 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-02-06 19:09:41,617 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-02-06 19:09:41,617 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_set_period_0(protect_c_period.protect_c_set_period_0.period);
[2023-02-06 19:09:41,617 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_set_period_0(protect_c_period.protect_c_set_period_0.period);
[2023-02-06 19:09:41,617 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_set_period_0(protect_c_period.protect_c_set_period_0.period);
[2023-02-06 19:09:41,617 INFO  L479       ProductGenerator]: mainProcedureFINAL_accept_S3 --> mainProcedureFINAL_accept_S3
[2023-02-06 19:09:41,617 INFO  L479       ProductGenerator]: mainProcedureFINAL_T0_init --> mainProcedureFINAL_T0_init
[2023-02-06 19:09:41,617 INFO  L479       ProductGenerator]: mainProcedureFINAL_accept_S2 --> mainProcedureFINAL_accept_S2
[2023-02-06 19:09:41,617 INFO  L479       ProductGenerator]: L264_accept_S3 --> L264_accept_S3
[2023-02-06 19:09:41,617 INFO  L479       ProductGenerator]: L264_T0_init --> L264_T0_init
[2023-02-06 19:09:41,617 INFO  L479       ProductGenerator]: L264_accept_S2 --> L264_accept_S2
[2023-02-06 19:09:41,617 INFO  L479       ProductGenerator]: mainProcedureEXIT_accept_S3 --> mainProcedureEXIT_accept_S3
[2023-02-06 19:09:41,618 INFO  L479       ProductGenerator]: mainProcedureEXIT_T0_init --> mainProcedureEXIT_T0_init
[2023-02-06 19:09:41,618 INFO  L479       ProductGenerator]: mainProcedureEXIT_accept_S2 --> mainProcedureEXIT_accept_S2
[2023-02-06 19:09:41,618 INFO  L479       ProductGenerator]: L216_accept_S3 --> L216_accept_S3
[2023-02-06 19:09:41,618 INFO  L479       ProductGenerator]: L216_T0_init --> L216_T0_init
[2023-02-06 19:09:41,618 INFO  L479       ProductGenerator]: L216_accept_S2 --> L216_accept_S2
[2023-02-06 19:09:41,618 INFO  L479       ProductGenerator]: L235_accept_S3 --> L235_accept_S3
[2023-02-06 19:09:41,618 INFO  L479       ProductGenerator]: L235_T0_init --> L235_T0_init
[2023-02-06 19:09:41,618 INFO  L479       ProductGenerator]: L235_accept_S2 --> L235_accept_S2
[2023-02-06 19:09:41,618 INFO  L479       ProductGenerator]: L254_accept_S3 --> L254_accept_S3
[2023-02-06 19:09:41,618 INFO  L479       ProductGenerator]: L254_T0_init --> L254_T0_init
[2023-02-06 19:09:41,618 INFO  L479       ProductGenerator]: L254_accept_S2 --> L254_accept_S2
[2023-02-06 19:09:41,618 INFO  L479       ProductGenerator]: L283_accept_S3 --> L283_accept_S3
[2023-02-06 19:09:41,618 INFO  L479       ProductGenerator]: L283_T0_init --> L283_T0_init
[2023-02-06 19:09:41,618 INFO  L479       ProductGenerator]: L283_accept_S2 --> L283_accept_S2
[2023-02-06 19:09:41,618 INFO  L479       ProductGenerator]: L362_accept_S3 --> L362_accept_S3
[2023-02-06 19:09:41,618 INFO  L479       ProductGenerator]: L362_T0_init --> L362_T0_init
[2023-02-06 19:09:41,619 INFO  L479       ProductGenerator]: L362_accept_S2 --> L362_accept_S2
[2023-02-06 19:09:41,619 INFO  L479       ProductGenerator]: L229_accept_S3 --> L229_accept_S3
[2023-02-06 19:09:41,619 INFO  L479       ProductGenerator]: L229_T0_init --> L229_T0_init
[2023-02-06 19:09:41,619 INFO  L479       ProductGenerator]: L229_accept_S2 --> L229_accept_S2
[2023-02-06 19:09:41,619 INFO  L479       ProductGenerator]: L228_accept_S3 --> L228_accept_S3
[2023-02-06 19:09:41,619 INFO  L479       ProductGenerator]: L228_T0_init --> L228_T0_init
[2023-02-06 19:09:41,619 INFO  L479       ProductGenerator]: L228_accept_S2 --> L228_accept_S2
[2023-02-06 19:09:41,619 INFO  L479       ProductGenerator]: L221_accept_S3 --> L221_accept_S3
[2023-02-06 19:09:41,619 INFO  L479       ProductGenerator]: L221_T0_init --> L221_T0_init
[2023-02-06 19:09:41,619 INFO  L479       ProductGenerator]: L221_accept_S2 --> L221_accept_S2
[2023-02-06 19:09:41,619 INFO  L479       ProductGenerator]: L255_accept_S3 --> L255_accept_S3
[2023-02-06 19:09:41,619 INFO  L479       ProductGenerator]: L255_T0_init --> L255_T0_init
[2023-02-06 19:09:41,619 INFO  L479       ProductGenerator]: L255_accept_S2 --> L255_accept_S2
[2023-02-06 19:09:41,619 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_period.apply();
[2023-02-06 19:09:41,619 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_period.apply();
[2023-02-06 19:09:41,619 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_period.apply();
[2023-02-06 19:09:41,620 INFO  L479       ProductGenerator]: L339_accept_S3 --> L339_accept_S3
[2023-02-06 19:09:41,620 INFO  L479       ProductGenerator]: L339_T0_init --> L339_T0_init
[2023-02-06 19:09:41,620 INFO  L479       ProductGenerator]: L339_accept_S2 --> L339_accept_S2
[2023-02-06 19:09:41,620 INFO  L479       ProductGenerator]: L339_accept_S3 --> L339_accept_S3
[2023-02-06 19:09:41,620 INFO  L479       ProductGenerator]: L339_T0_init --> L339_T0_init
[2023-02-06 19:09:41,620 INFO  L479       ProductGenerator]: L339_accept_S2 --> L339_accept_S2
[2023-02-06 19:09:41,620 INFO  L479       ProductGenerator]: L300-1_accept_S3 --> L300-1_accept_S3
[2023-02-06 19:09:41,620 INFO  L479       ProductGenerator]: L300-1_T0_init --> L300-1_T0_init
[2023-02-06 19:09:41,620 INFO  L479       ProductGenerator]: L300-1_accept_S2 --> L300-1_accept_S2
[2023-02-06 19:09:41,620 INFO  L479       ProductGenerator]: l2_c_l2_broadcast_0ENTRY_accept_S3 --> l2_c_l2_broadcast_0ENTRY_accept_S3
[2023-02-06 19:09:41,620 INFO  L479       ProductGenerator]: l2_c_l2_broadcast_0ENTRY_T0_init --> l2_c_l2_broadcast_0ENTRY_T0_init
[2023-02-06 19:09:41,620 INFO  L479       ProductGenerator]: l2_c_l2_broadcast_0ENTRY_accept_S2 --> l2_c_l2_broadcast_0ENTRY_accept_S2
[2023-02-06 19:09:41,620 INFO  L479       ProductGenerator]: L218_accept_S3 --> L218_accept_S3
[2023-02-06 19:09:41,620 INFO  L479       ProductGenerator]: L218_T0_init --> L218_T0_init
[2023-02-06 19:09:41,620 INFO  L479       ProductGenerator]: L218_accept_S2 --> L218_accept_S2
[2023-02-06 19:09:41,620 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-02-06 19:09:41,620 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-02-06 19:09:41,621 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-02-06 19:09:41,621 INFO  L479       ProductGenerator]: L239_accept_S3 --> L239_accept_S3
[2023-02-06 19:09:41,621 INFO  L479       ProductGenerator]: L239_T0_init --> L239_T0_init
[2023-02-06 19:09:41,621 INFO  L479       ProductGenerator]: L239_accept_S2 --> L239_accept_S2
[2023-02-06 19:09:41,621 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_set_ports_0(protect_c_port_config.protect_c_set_ports_0.primary, protect_c_port_config.protect_c_set_ports_0.secondary);
[2023-02-06 19:09:41,621 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_set_ports_0(protect_c_port_config.protect_c_set_ports_0.primary, protect_c_port_config.protect_c_set_ports_0.secondary);
[2023-02-06 19:09:41,621 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_set_ports_0(protect_c_port_config.protect_c_set_ports_0.primary, protect_c_port_config.protect_c_set_ports_0.secondary);
[2023-02-06 19:09:41,621 INFO  L479       ProductGenerator]: createChecksumFINAL_accept_S3 --> createChecksumFINAL_accept_S3
[2023-02-06 19:09:41,621 INFO  L479       ProductGenerator]: createChecksumFINAL_T0_init --> createChecksumFINAL_T0_init
[2023-02-06 19:09:41,621 INFO  L479       ProductGenerator]: createChecksumFINAL_accept_S2 --> createChecksumFINAL_accept_S2
[2023-02-06 19:09:41,621 INFO  L479       ProductGenerator]: L267_accept_S3 --> L267_accept_S3
[2023-02-06 19:09:41,621 INFO  L479       ProductGenerator]: L267_T0_init --> L267_T0_init
[2023-02-06 19:09:41,621 INFO  L479       ProductGenerator]: L267_accept_S2 --> L267_accept_S2
[2023-02-06 19:09:41,622 INFO  L479       ProductGenerator]: L263_accept_S3 --> L263_accept_S3
[2023-02-06 19:09:41,622 INFO  L479       ProductGenerator]: L263_T0_init --> L263_T0_init
[2023-02-06 19:09:41,622 INFO  L479       ProductGenerator]: L263_accept_S2 --> L263_accept_S2
[2023-02-06 19:09:41,622 INFO  L479       ProductGenerator]: l2_c_l2_forward_0ENTRY_accept_S3 --> l2_c_l2_forward_0ENTRY_accept_S3
[2023-02-06 19:09:41,622 INFO  L479       ProductGenerator]: l2_c_l2_forward_0ENTRY_T0_init --> l2_c_l2_forward_0ENTRY_T0_init
[2023-02-06 19:09:41,622 INFO  L479       ProductGenerator]: l2_c_l2_forward_0ENTRY_accept_S2 --> l2_c_l2_forward_0ENTRY_accept_S2
[2023-02-06 19:09:41,622 INFO  L479       ProductGenerator]: l2_c_l2_broadcast_0FINAL_accept_S3 --> l2_c_l2_broadcast_0FINAL_accept_S3
[2023-02-06 19:09:41,622 INFO  L479       ProductGenerator]: l2_c_l2_broadcast_0FINAL_T0_init --> l2_c_l2_broadcast_0FINAL_T0_init
[2023-02-06 19:09:41,626 INFO  L479       ProductGenerator]: l2_c_l2_broadcast_0FINAL_accept_S2 --> l2_c_l2_broadcast_0FINAL_accept_S2
[2023-02-06 19:09:41,626 INFO  L479       ProductGenerator]: L356_accept_S3 --> L356_accept_S3
[2023-02-06 19:09:41,626 INFO  L479       ProductGenerator]: L356_T0_init --> L356_T0_init
[2023-02-06 19:09:41,626 INFO  L479       ProductGenerator]: L356_accept_S2 --> L356_accept_S2
[2023-02-06 19:09:41,626 INFO  L479       ProductGenerator]: L253_accept_S3 --> L253_accept_S3
[2023-02-06 19:09:41,626 INFO  L479       ProductGenerator]: L253_T0_init --> L253_T0_init
[2023-02-06 19:09:41,626 INFO  L479       ProductGenerator]: L253_accept_S2 --> L253_accept_S2
[2023-02-06 19:09:41,626 INFO  L479       ProductGenerator]: verifyChecksumFINAL_accept_S3 --> verifyChecksumFINAL_accept_S3
[2023-02-06 19:09:41,626 INFO  L479       ProductGenerator]: verifyChecksumFINAL_T0_init --> verifyChecksumFINAL_T0_init
[2023-02-06 19:09:41,626 INFO  L479       ProductGenerator]: verifyChecksumFINAL_accept_S2 --> verifyChecksumFINAL_accept_S2
[2023-02-06 19:09:41,626 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-02-06 19:09:41,626 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-02-06 19:09:41,626 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-02-06 19:09:41,627 INFO  L479       ProductGenerator]: L282_accept_S3 --> L282_accept_S3
[2023-02-06 19:09:41,627 INFO  L479       ProductGenerator]: L282_T0_init --> L282_T0_init
[2023-02-06 19:09:41,627 INFO  L479       ProductGenerator]: L282_accept_S2 --> L282_accept_S2
[2023-02-06 19:09:41,627 INFO  L479       ProductGenerator]: NoAction_0FINAL_accept_S3 --> NoAction_0FINAL_accept_S3
[2023-02-06 19:09:41,627 INFO  L479       ProductGenerator]: NoAction_0FINAL_T0_init --> NoAction_0FINAL_T0_init
[2023-02-06 19:09:41,627 INFO  L479       ProductGenerator]: NoAction_0FINAL_accept_S2 --> NoAction_0FINAL_accept_S2
[2023-02-06 19:09:41,627 INFO  L479       ProductGenerator]: L219_accept_S3 --> L219_accept_S3
[2023-02-06 19:09:41,627 INFO  L479       ProductGenerator]: L219_T0_init --> L219_T0_init
[2023-02-06 19:09:41,627 INFO  L479       ProductGenerator]: L219_accept_S2 --> L219_accept_S2
[2023-02-06 19:09:41,627 INFO  L479       ProductGenerator]: L245_accept_S3 --> L245_accept_S3
[2023-02-06 19:09:41,627 INFO  L479       ProductGenerator]: L245_T0_init --> L245_T0_init
[2023-02-06 19:09:41,627 INFO  L479       ProductGenerator]: L245_accept_S2 --> L245_accept_S2
[2023-02-06 19:09:41,627 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_packetParser();
[2023-02-06 19:09:41,627 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_packetParser();
[2023-02-06 19:09:41,627 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_packetParser();
[2023-02-06 19:09:41,627 INFO  L479       ProductGenerator]: L291_accept_S3 --> L291_accept_S3
[2023-02-06 19:09:41,627 INFO  L479       ProductGenerator]: L291_T0_init --> L291_T0_init
[2023-02-06 19:09:41,627 INFO  L479       ProductGenerator]: L291_accept_S2 --> L291_accept_S2
[2023-02-06 19:09:41,627 INFO  L479       ProductGenerator]: L236_accept_S3 --> L236_accept_S3
[2023-02-06 19:09:41,627 INFO  L479       ProductGenerator]: L236_T0_init --> L236_T0_init
[2023-02-06 19:09:41,627 INFO  L479       ProductGenerator]: L236_accept_S2 --> L236_accept_S2
[2023-02-06 19:09:41,627 INFO  L479       ProductGenerator]: L304_accept_S3 --> L304_accept_S3
[2023-02-06 19:09:41,628 INFO  L479       ProductGenerator]: L304_T0_init --> L304_T0_init
[2023-02-06 19:09:41,628 INFO  L479       ProductGenerator]: L304_accept_S2 --> L304_accept_S2
[2023-02-06 19:09:41,628 INFO  L479       ProductGenerator]: L396_accept_S3 --> L396_accept_S3
[2023-02-06 19:09:41,628 INFO  L479       ProductGenerator]: L396_T0_init --> L396_T0_init
[2023-02-06 19:09:41,628 INFO  L479       ProductGenerator]: L396_accept_S2 --> L396_accept_S2
[2023-02-06 19:09:41,628 INFO  L479       ProductGenerator]: L396_accept_S3 --> L396_accept_S3
[2023-02-06 19:09:41,628 INFO  L479       ProductGenerator]: L396_T0_init --> L396_T0_init
[2023-02-06 19:09:41,628 INFO  L479       ProductGenerator]: L396_accept_S2 --> L396_accept_S2
[2023-02-06 19:09:41,628 INFO  L479       ProductGenerator]: L289_accept_S3 --> L289_accept_S3
[2023-02-06 19:09:41,628 INFO  L479       ProductGenerator]: L289_T0_init --> L289_T0_init
[2023-02-06 19:09:41,628 INFO  L479       ProductGenerator]: L289_accept_S2 --> L289_accept_S2
[2023-02-06 19:09:41,628 INFO  L479       ProductGenerator]: L289_accept_S3 --> L289_accept_S3
[2023-02-06 19:09:41,628 INFO  L479       ProductGenerator]: L289_T0_init --> L289_T0_init
[2023-02-06 19:09:41,628 INFO  L479       ProductGenerator]: L289_accept_S2 --> L289_accept_S2
[2023-02-06 19:09:41,628 INFO  L479       ProductGenerator]: L262_accept_S3 --> L262_accept_S3
[2023-02-06 19:09:41,628 INFO  L479       ProductGenerator]: L262_T0_init --> L262_T0_init
[2023-02-06 19:09:41,628 INFO  L479       ProductGenerator]: L262_accept_S2 --> L262_accept_S2
[2023-02-06 19:09:41,628 INFO  L479       ProductGenerator]: L360_accept_S3 --> L360_accept_S3
[2023-02-06 19:09:41,628 INFO  L479       ProductGenerator]: L360_T0_init --> L360_T0_init
[2023-02-06 19:09:41,628 INFO  L479       ProductGenerator]: L360_accept_S2 --> L360_accept_S2
[2023-02-06 19:09:41,628 INFO  L479       ProductGenerator]: L240_accept_S3 --> L240_accept_S3
[2023-02-06 19:09:41,628 INFO  L479       ProductGenerator]: L240_T0_init --> L240_T0_init
[2023-02-06 19:09:41,629 INFO  L479       ProductGenerator]: L240_accept_S2 --> L240_accept_S2
[2023-02-06 19:09:41,629 INFO  L479       ProductGenerator]: ingressENTRY_accept_S3 --> ingressENTRY_accept_S3
[2023-02-06 19:09:41,629 INFO  L479       ProductGenerator]: ingressENTRY_T0_init --> ingressENTRY_T0_init
[2023-02-06 19:09:41,629 INFO  L479       ProductGenerator]: ingressENTRY_accept_S2 --> ingressENTRY_accept_S2
[2023-02-06 19:09:41,629 INFO  L479       ProductGenerator]: ingressENTRY_accept_S3 --> ingressENTRY_accept_S3
[2023-02-06 19:09:41,629 INFO  L479       ProductGenerator]: ingressENTRY_T0_init --> ingressENTRY_T0_init
[2023-02-06 19:09:41,629 INFO  L479       ProductGenerator]: ingressENTRY_accept_S2 --> ingressENTRY_accept_S2
[2023-02-06 19:09:41,629 INFO  L483       ProductGenerator]: Handling product edge call: call parse_topology_discover();
[2023-02-06 19:09:41,629 INFO  L483       ProductGenerator]: Handling product edge call: call parse_topology_discover();
[2023-02-06 19:09:41,629 INFO  L483       ProductGenerator]: Handling product edge call: call parse_topology_discover();
[2023-02-06 19:09:41,630 INFO  L479       ProductGenerator]: parse_topology_discoverENTRY_accept_S3 --> parse_topology_discoverENTRY_accept_S3
[2023-02-06 19:09:41,630 INFO  L479       ProductGenerator]: parse_topology_discoverENTRY_T0_init --> parse_topology_discoverENTRY_T0_init
[2023-02-06 19:09:41,630 INFO  L479       ProductGenerator]: parse_topology_discoverENTRY_accept_S2 --> parse_topology_discoverENTRY_accept_S2
[2023-02-06 19:09:41,630 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-02-06 19:09:41,630 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-02-06 19:09:41,630 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-02-06 19:09:41,630 INFO  L479       ProductGenerator]: L223_accept_S3 --> L223_accept_S3
[2023-02-06 19:09:41,630 INFO  L479       ProductGenerator]: L223_T0_init --> L223_T0_init
[2023-02-06 19:09:41,630 INFO  L479       ProductGenerator]: L223_accept_S2 --> L223_accept_S2
[2023-02-06 19:09:41,630 INFO  L479       ProductGenerator]: NoAction_3FINAL_accept_S3 --> NoAction_3FINAL_accept_S3
[2023-02-06 19:09:41,630 INFO  L479       ProductGenerator]: NoAction_3FINAL_T0_init --> NoAction_3FINAL_T0_init
[2023-02-06 19:09:41,630 INFO  L479       ProductGenerator]: NoAction_3FINAL_accept_S2 --> NoAction_3FINAL_accept_S2
[2023-02-06 19:09:41,631 INFO  L479       ProductGenerator]: protect_c_set_ports_0ENTRY_accept_S3 --> protect_c_set_ports_0ENTRY_accept_S3
[2023-02-06 19:09:41,631 INFO  L479       ProductGenerator]: protect_c_set_ports_0ENTRY_T0_init --> protect_c_set_ports_0ENTRY_T0_init
[2023-02-06 19:09:41,631 INFO  L479       ProductGenerator]: protect_c_set_ports_0ENTRY_accept_S2 --> protect_c_set_ports_0ENTRY_accept_S2
[2023-02-06 19:09:41,631 INFO  L479       ProductGenerator]: L213_accept_S3 --> L213_accept_S3
[2023-02-06 19:09:41,631 INFO  L479       ProductGenerator]: L213_T0_init --> L213_T0_init
[2023-02-06 19:09:41,631 INFO  L479       ProductGenerator]: L213_accept_S2 --> L213_accept_S2
[2023-02-06 19:09:41,631 INFO  L479       ProductGenerator]: L284_accept_S3 --> L284_accept_S3
[2023-02-06 19:09:41,631 INFO  L479       ProductGenerator]: L284_T0_init --> L284_T0_init
[2023-02-06 19:09:41,631 INFO  L479       ProductGenerator]: L284_accept_S2 --> L284_accept_S2
[2023-02-06 19:09:41,631 INFO  L479       ProductGenerator]: _parser_packetParserFINAL_accept_S3 --> _parser_packetParserFINAL_accept_S3
[2023-02-06 19:09:41,631 INFO  L479       ProductGenerator]: _parser_packetParserFINAL_T0_init --> _parser_packetParserFINAL_T0_init
[2023-02-06 19:09:41,631 INFO  L479       ProductGenerator]: _parser_packetParserFINAL_accept_S2 --> _parser_packetParserFINAL_accept_S2
[2023-02-06 19:09:41,631 INFO  L479       ProductGenerator]: L359_accept_S3 --> L359_accept_S3
[2023-02-06 19:09:41,631 INFO  L479       ProductGenerator]: L359_T0_init --> L359_T0_init
[2023-02-06 19:09:41,631 INFO  L479       ProductGenerator]: L359_accept_S2 --> L359_accept_S2
[2023-02-06 19:09:41,632 INFO  L479       ProductGenerator]: L214_accept_S3 --> L214_accept_S3
[2023-02-06 19:09:41,632 INFO  L479       ProductGenerator]: L214_T0_init --> L214_T0_init
[2023-02-06 19:09:41,632 INFO  L479       ProductGenerator]: L214_accept_S2 --> L214_accept_S2
[2023-02-06 19:09:41,632 INFO  L479       ProductGenerator]: L294_accept_S3 --> L294_accept_S3
[2023-02-06 19:09:41,632 INFO  L479       ProductGenerator]: L294_T0_init --> L294_T0_init
[2023-02-06 19:09:41,632 INFO  L479       ProductGenerator]: L294_accept_S2 --> L294_accept_S2
[2023-02-06 19:09:41,632 INFO  L479       ProductGenerator]: L294_accept_S3 --> L294_accept_S3
[2023-02-06 19:09:41,632 INFO  L479       ProductGenerator]: L294_T0_init --> L294_T0_init
[2023-02-06 19:09:41,632 INFO  L479       ProductGenerator]: L294_accept_S2 --> L294_accept_S2
[2023-02-06 19:09:41,632 INFO  L479       ProductGenerator]: L232_accept_S3 --> L232_accept_S3
[2023-02-06 19:09:41,632 INFO  L479       ProductGenerator]: L232_T0_init --> L232_T0_init
[2023-02-06 19:09:41,632 INFO  L479       ProductGenerator]: L232_accept_S2 --> L232_accept_S2
[2023-02-06 19:09:41,632 INFO  L479       ProductGenerator]: L249_accept_S3 --> L249_accept_S3
[2023-02-06 19:09:41,632 INFO  L479       ProductGenerator]: L249_T0_init --> L249_T0_init
[2023-02-06 19:09:41,632 INFO  L479       ProductGenerator]: L249_accept_S2 --> L249_accept_S2
[2023-02-06 19:09:41,632 INFO  L479       ProductGenerator]: havocProcedureFINAL_accept_S3 --> havocProcedureFINAL_accept_S3
[2023-02-06 19:09:41,633 INFO  L479       ProductGenerator]: havocProcedureFINAL_T0_init --> havocProcedureFINAL_T0_init
[2023-02-06 19:09:41,633 INFO  L479       ProductGenerator]: havocProcedureFINAL_accept_S2 --> havocProcedureFINAL_accept_S2
[2023-02-06 19:09:41,633 INFO  L479       ProductGenerator]: L252_accept_S3 --> L252_accept_S3
[2023-02-06 19:09:41,633 INFO  L479       ProductGenerator]: L252_T0_init --> L252_T0_init
[2023-02-06 19:09:41,633 INFO  L479       ProductGenerator]: L252_accept_S2 --> L252_accept_S2
[2023-02-06 19:09:41,633 INFO  L479       ProductGenerator]: L243_accept_S3 --> L243_accept_S3
[2023-02-06 19:09:41,633 INFO  L479       ProductGenerator]: L243_T0_init --> L243_T0_init
[2023-02-06 19:09:41,633 INFO  L479       ProductGenerator]: L243_accept_S2 --> L243_accept_S2
[2023-02-06 19:09:41,633 INFO  L479       ProductGenerator]: l2_c_l2_forward_0FINAL_accept_S3 --> l2_c_l2_forward_0FINAL_accept_S3
[2023-02-06 19:09:41,633 INFO  L479       ProductGenerator]: l2_c_l2_forward_0FINAL_T0_init --> l2_c_l2_forward_0FINAL_T0_init
[2023-02-06 19:09:41,633 INFO  L479       ProductGenerator]: l2_c_l2_forward_0FINAL_accept_S2 --> l2_c_l2_forward_0FINAL_accept_S2
[2023-02-06 19:09:41,633 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-02-06 19:09:41,634 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-02-06 19:09:41,634 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-02-06 19:09:41,634 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_3();
[2023-02-06 19:09:41,634 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_3();
[2023-02-06 19:09:41,634 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_3();
[2023-02-06 19:09:41,634 INFO  L479       ProductGenerator]: L302_accept_S3 --> L302_accept_S3
[2023-02-06 19:09:41,634 INFO  L479       ProductGenerator]: L302_T0_init --> L302_T0_init
[2023-02-06 19:09:41,634 INFO  L479       ProductGenerator]: L302_accept_S2 --> L302_accept_S2
[2023-02-06 19:09:41,634 INFO  L479       ProductGenerator]: protect_c_port_config.applyENTRY_accept_S3 --> protect_c_port_config.applyENTRY_accept_S3
[2023-02-06 19:09:41,634 INFO  L479       ProductGenerator]: protect_c_port_config.applyENTRY_T0_init --> protect_c_port_config.applyENTRY_T0_init
[2023-02-06 19:09:41,634 INFO  L479       ProductGenerator]: protect_c_port_config.applyENTRY_accept_S2 --> protect_c_port_config.applyENTRY_accept_S2
[2023-02-06 19:09:41,634 INFO  L479       ProductGenerator]: protect_c_port_config.applyENTRY_accept_S3 --> protect_c_port_config.applyENTRY_accept_S3
[2023-02-06 19:09:41,634 INFO  L479       ProductGenerator]: protect_c_port_config.applyENTRY_T0_init --> protect_c_port_config.applyENTRY_T0_init
[2023-02-06 19:09:41,634 INFO  L479       ProductGenerator]: protect_c_port_config.applyENTRY_accept_S2 --> protect_c_port_config.applyENTRY_accept_S2
[2023-02-06 19:09:41,635 INFO  L479       ProductGenerator]: L296-1_accept_S3 --> L296-1_accept_S3
[2023-02-06 19:09:41,635 INFO  L479       ProductGenerator]: L296-1_T0_init --> L296-1_T0_init
[2023-02-06 19:09:41,635 INFO  L479       ProductGenerator]: L296-1_accept_S2 --> L296-1_accept_S2
[2023-02-06 19:09:41,635 INFO  L479       ProductGenerator]: startENTRY_accept_S3 --> startENTRY_accept_S3
[2023-02-06 19:09:41,635 INFO  L479       ProductGenerator]: startENTRY_T0_init --> startENTRY_T0_init
[2023-02-06 19:09:41,635 INFO  L479       ProductGenerator]: startENTRY_accept_S2 --> startENTRY_accept_S2
[2023-02-06 19:09:41,635 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_port_config.apply();
[2023-02-06 19:09:41,635 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_port_config.apply();
[2023-02-06 19:09:41,635 INFO  L483       ProductGenerator]: Handling product edge call: call protect_c_port_config.apply();
[2023-02-06 19:09:41,635 INFO  L479       ProductGenerator]: L258_accept_S3 --> L258_accept_S3
[2023-02-06 19:09:41,635 INFO  L479       ProductGenerator]: L258_T0_init --> L258_T0_init
[2023-02-06 19:09:41,635 INFO  L479       ProductGenerator]: L258_accept_S2 --> L258_accept_S2
[2023-02-06 19:09:41,635 INFO  L479       ProductGenerator]: protect_c_period.applyENTRY_accept_S3 --> protect_c_period.applyENTRY_accept_S3
[2023-02-06 19:09:41,635 INFO  L479       ProductGenerator]: protect_c_period.applyENTRY_T0_init --> protect_c_period.applyENTRY_T0_init
[2023-02-06 19:09:41,635 INFO  L479       ProductGenerator]: protect_c_period.applyENTRY_accept_S2 --> protect_c_period.applyENTRY_accept_S2
[2023-02-06 19:09:41,636 INFO  L479       ProductGenerator]: protect_c_period.applyENTRY_accept_S3 --> protect_c_period.applyENTRY_accept_S3
[2023-02-06 19:09:41,636 INFO  L479       ProductGenerator]: protect_c_period.applyENTRY_T0_init --> protect_c_period.applyENTRY_T0_init
[2023-02-06 19:09:41,636 INFO  L479       ProductGenerator]: protect_c_period.applyENTRY_accept_S2 --> protect_c_period.applyENTRY_accept_S2
[2023-02-06 19:09:41,636 INFO  L479       ProductGenerator]: L440-1_accept_S3 --> L440-1_accept_S3
[2023-02-06 19:09:41,636 INFO  L479       ProductGenerator]: L440-1_T0_init --> L440-1_T0_init
[2023-02-06 19:09:41,636 INFO  L479       ProductGenerator]: L440-1_accept_S2 --> L440-1_accept_S2
[2023-02-06 19:09:41,636 INFO  L479       ProductGenerator]: L303_accept_S3 --> L303_accept_S3
[2023-02-06 19:09:41,636 INFO  L479       ProductGenerator]: L303_T0_init --> L303_T0_init
[2023-02-06 19:09:41,636 INFO  L479       ProductGenerator]: L303_accept_S2 --> L303_accept_S2
[2023-02-06 19:09:41,636 INFO  L479       ProductGenerator]: L303_accept_S3 --> L303_accept_S3
[2023-02-06 19:09:41,636 INFO  L479       ProductGenerator]: L303_T0_init --> L303_T0_init
[2023-02-06 19:09:41,636 INFO  L479       ProductGenerator]: L303_accept_S2 --> L303_accept_S2
[2023-02-06 19:09:41,636 INFO  L479       ProductGenerator]: L361_accept_S3 --> L361_accept_S3
[2023-02-06 19:09:41,636 INFO  L479       ProductGenerator]: L361_T0_init --> L361_T0_init
[2023-02-06 19:09:41,636 INFO  L479       ProductGenerator]: L361_accept_S2 --> L361_accept_S2
[2023-02-06 19:09:41,636 INFO  L479       ProductGenerator]: l2_c_l2_forwarding.applyENTRY_accept_S3 --> l2_c_l2_forwarding.applyENTRY_accept_S3
[2023-02-06 19:09:41,636 INFO  L479       ProductGenerator]: l2_c_l2_forwarding.applyENTRY_T0_init --> l2_c_l2_forwarding.applyENTRY_T0_init
[2023-02-06 19:09:41,636 INFO  L479       ProductGenerator]: l2_c_l2_forwarding.applyENTRY_accept_S2 --> l2_c_l2_forwarding.applyENTRY_accept_S2
[2023-02-06 19:09:41,637 INFO  L479       ProductGenerator]: l2_c_l2_forwarding.applyENTRY_accept_S3 --> l2_c_l2_forwarding.applyENTRY_accept_S3
[2023-02-06 19:09:41,637 INFO  L479       ProductGenerator]: l2_c_l2_forwarding.applyENTRY_T0_init --> l2_c_l2_forwarding.applyENTRY_T0_init
[2023-02-06 19:09:41,637 INFO  L479       ProductGenerator]: l2_c_l2_forwarding.applyENTRY_accept_S2 --> l2_c_l2_forwarding.applyENTRY_accept_S2
[2023-02-06 19:09:41,637 INFO  L479       ProductGenerator]: L288_accept_S3 --> L288_accept_S3
[2023-02-06 19:09:41,637 INFO  L479       ProductGenerator]: L288_T0_init --> L288_T0_init
[2023-02-06 19:09:41,637 INFO  L479       ProductGenerator]: L288_accept_S2 --> L288_accept_S2
[2023-02-06 19:09:41,637 INFO  L479       ProductGenerator]: L440_accept_S3 --> L440_accept_S3
[2023-02-06 19:09:41,637 INFO  L479       ProductGenerator]: L440_T0_init --> L440_T0_init
[2023-02-06 19:09:41,637 INFO  L479       ProductGenerator]: L440_accept_S2 --> L440_accept_S2
[2023-02-06 19:09:41,637 INFO  L479       ProductGenerator]: L440_accept_S3 --> L440_accept_S3
[2023-02-06 19:09:41,637 INFO  L479       ProductGenerator]: L440_T0_init --> L440_T0_init
[2023-02-06 19:09:41,637 INFO  L479       ProductGenerator]: L440_accept_S2 --> L440_accept_S2
[2023-02-06 19:09:41,637 INFO  L479       ProductGenerator]: L261_accept_S3 --> L261_accept_S3
[2023-02-06 19:09:41,637 INFO  L479       ProductGenerator]: L261_T0_init --> L261_T0_init
[2023-02-06 19:09:41,637 INFO  L479       ProductGenerator]: L261_accept_S2 --> L261_accept_S2
[2023-02-06 19:09:41,637 INFO  L479       ProductGenerator]: L278_accept_S3 --> L278_accept_S3
[2023-02-06 19:09:41,638 INFO  L479       ProductGenerator]: L278_T0_init --> L278_T0_init
[2023-02-06 19:09:41,638 INFO  L479       ProductGenerator]: L278_accept_S2 --> L278_accept_S2
[2023-02-06 19:09:41,638 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_forward_0(l2_c_l2_forwarding.l2_c_l2_forward_0.e_port);
[2023-02-06 19:09:41,638 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_forward_0(l2_c_l2_forwarding.l2_c_l2_forward_0.e_port);
[2023-02-06 19:09:41,638 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_forward_0(l2_c_l2_forwarding.l2_c_l2_forward_0.e_port);
[2023-02-06 19:09:41,638 INFO  L479       ProductGenerator]: L329_accept_S3 --> L329_accept_S3
[2023-02-06 19:09:41,638 INFO  L479       ProductGenerator]: L329_T0_init --> L329_T0_init
[2023-02-06 19:09:41,638 INFO  L479       ProductGenerator]: L329_accept_S2 --> L329_accept_S2
[2023-02-06 19:09:41,638 INFO  L479       ProductGenerator]: L227_accept_S3 --> L227_accept_S3
[2023-02-06 19:09:41,638 INFO  L479       ProductGenerator]: L227_T0_init --> L227_T0_init
[2023-02-06 19:09:41,638 INFO  L479       ProductGenerator]: L227_accept_S2 --> L227_accept_S2
[2023-02-06 19:09:41,638 INFO  L479       ProductGenerator]: L358_accept_S3 --> L358_accept_S3
[2023-02-06 19:09:41,638 INFO  L479       ProductGenerator]: L358_T0_init --> L358_T0_init
[2023-02-06 19:09:41,638 INFO  L479       ProductGenerator]: L358_accept_S2 --> L358_accept_S2
[2023-02-06 19:09:41,638 INFO  L479       ProductGenerator]: L310_accept_S3 --> L310_accept_S3
[2023-02-06 19:09:41,638 INFO  L479       ProductGenerator]: L310_T0_init --> L310_T0_init
[2023-02-06 19:09:41,638 INFO  L479       ProductGenerator]: L310_accept_S2 --> L310_accept_S2
[2023-02-06 19:09:41,639 INFO  L479       ProductGenerator]: L247_accept_S3 --> L247_accept_S3
[2023-02-06 19:09:41,639 INFO  L479       ProductGenerator]: L247_T0_init --> L247_T0_init
[2023-02-06 19:09:41,639 INFO  L479       ProductGenerator]: L247_accept_S2 --> L247_accept_S2
[2023-02-06 19:09:41,639 INFO  L479       ProductGenerator]: L268_accept_S3 --> L268_accept_S3
[2023-02-06 19:09:41,639 INFO  L479       ProductGenerator]: L268_T0_init --> L268_T0_init
[2023-02-06 19:09:41,639 INFO  L479       ProductGenerator]: L268_accept_S2 --> L268_accept_S2
[2023-02-06 19:09:41,639 INFO  L479       ProductGenerator]: L357_accept_S3 --> L357_accept_S3
[2023-02-06 19:09:41,639 INFO  L479       ProductGenerator]: L357_T0_init --> L357_T0_init
[2023-02-06 19:09:41,639 INFO  L479       ProductGenerator]: L357_accept_S2 --> L357_accept_S2
[2023-02-06 19:09:41,639 INFO  L479       ProductGenerator]: acceptFINAL_accept_S3 --> acceptFINAL_accept_S3
[2023-02-06 19:09:41,639 INFO  L479       ProductGenerator]: acceptFINAL_T0_init --> acceptFINAL_T0_init
[2023-02-06 19:09:41,639 INFO  L479       ProductGenerator]: acceptFINAL_accept_S2 --> acceptFINAL_accept_S2
[2023-02-06 19:09:41,639 INFO  L479       ProductGenerator]: L242_accept_S3 --> L242_accept_S3
[2023-02-06 19:09:41,639 INFO  L479       ProductGenerator]: L242_T0_init --> L242_T0_init
[2023-02-06 19:09:41,639 INFO  L479       ProductGenerator]: L242_accept_S2 --> L242_accept_S2
[2023-02-06 19:09:41,639 INFO  L479       ProductGenerator]: L224_accept_S3 --> L224_accept_S3
[2023-02-06 19:09:41,639 INFO  L479       ProductGenerator]: L224_T0_init --> L224_T0_init
[2023-02-06 19:09:41,639 INFO  L479       ProductGenerator]: L224_accept_S2 --> L224_accept_S2
[2023-02-06 19:09:41,640 INFO  L479       ProductGenerator]: protect_c_last_primary.writeENTRY_accept_S3 --> protect_c_last_primary.writeENTRY_accept_S3
[2023-02-06 19:09:41,640 INFO  L479       ProductGenerator]: protect_c_last_primary.writeENTRY_T0_init --> protect_c_last_primary.writeENTRY_T0_init
[2023-02-06 19:09:41,640 INFO  L479       ProductGenerator]: protect_c_last_primary.writeENTRY_accept_S2 --> protect_c_last_primary.writeENTRY_accept_S2
[2023-02-06 19:09:41,640 INFO  L479       ProductGenerator]: protect_c_last_primary.writeFINAL_accept_S3 --> protect_c_last_primary.writeFINAL_accept_S3
[2023-02-06 19:09:41,640 INFO  L479       ProductGenerator]: protect_c_last_primary.writeFINAL_T0_init --> protect_c_last_primary.writeFINAL_T0_init
[2023-02-06 19:09:41,640 INFO  L479       ProductGenerator]: protect_c_last_primary.writeFINAL_accept_S2 --> protect_c_last_primary.writeFINAL_accept_S2
[2023-02-06 19:09:41,640 INFO  L479       ProductGenerator]: L246_accept_S3 --> L246_accept_S3
[2023-02-06 19:09:41,640 INFO  L479       ProductGenerator]: L246_T0_init --> L246_T0_init
[2023-02-06 19:09:41,640 INFO  L479       ProductGenerator]: L246_accept_S2 --> L246_accept_S2
[2023-02-06 19:09:41,640 INFO  L479       ProductGenerator]: L425_accept_S3 --> L425_accept_S3
[2023-02-06 19:09:41,640 INFO  L479       ProductGenerator]: L425_T0_init --> L425_T0_init
[2023-02-06 19:09:41,640 INFO  L479       ProductGenerator]: L425_accept_S2 --> L425_accept_S2
[2023-02-06 19:09:41,640 INFO  L479       ProductGenerator]: L269_accept_S3 --> L269_accept_S3
[2023-02-06 19:09:41,640 INFO  L479       ProductGenerator]: L269_T0_init --> L269_T0_init
[2023-02-06 19:09:41,640 INFO  L479       ProductGenerator]: L269_accept_S2 --> L269_accept_S2
[2023-02-06 19:09:41,640 INFO  L479       ProductGenerator]: parse_topology_discoverFINAL_accept_S3 --> parse_topology_discoverFINAL_accept_S3
[2023-02-06 19:09:41,640 INFO  L479       ProductGenerator]: parse_topology_discoverFINAL_T0_init --> parse_topology_discoverFINAL_T0_init
[2023-02-06 19:09:41,640 INFO  L479       ProductGenerator]: parse_topology_discoverFINAL_accept_S2 --> parse_topology_discoverFINAL_accept_S2
[2023-02-06 19:09:41,641 INFO  L479       ProductGenerator]: havocProcedureENTRY_accept_S3 --> havocProcedureENTRY_accept_S3
[2023-02-06 19:09:41,641 INFO  L479       ProductGenerator]: havocProcedureENTRY_T0_init --> havocProcedureENTRY_T0_init
[2023-02-06 19:09:41,641 INFO  L479       ProductGenerator]: havocProcedureENTRY_accept_S2 --> havocProcedureENTRY_accept_S2
[2023-02-06 19:09:41,641 INFO  L479       ProductGenerator]: L281_accept_S3 --> L281_accept_S3
[2023-02-06 19:09:41,641 INFO  L479       ProductGenerator]: L281_T0_init --> L281_T0_init
[2023-02-06 19:09:41,641 INFO  L479       ProductGenerator]: L281_accept_S2 --> L281_accept_S2
[2023-02-06 19:09:41,641 INFO  L479       ProductGenerator]: L351_accept_S3 --> L351_accept_S3
[2023-02-06 19:09:41,641 INFO  L479       ProductGenerator]: L351_T0_init --> L351_T0_init
[2023-02-06 19:09:41,641 INFO  L479       ProductGenerator]: L351_accept_S2 --> L351_accept_S2
[2023-02-06 19:09:41,641 INFO  L479       ProductGenerator]: L351_accept_S3 --> L351_accept_S3
[2023-02-06 19:09:41,641 INFO  L479       ProductGenerator]: L351_T0_init --> L351_T0_init
[2023-02-06 19:09:41,641 INFO  L479       ProductGenerator]: L351_accept_S2 --> L351_accept_S2
[2023-02-06 19:09:41,641 INFO  L479       ProductGenerator]: L217_accept_S3 --> L217_accept_S3
[2023-02-06 19:09:41,641 INFO  L479       ProductGenerator]: L217_T0_init --> L217_T0_init
[2023-02-06 19:09:41,641 INFO  L479       ProductGenerator]: L217_accept_S2 --> L217_accept_S2
[2023-02-06 19:09:41,641 INFO  L479       ProductGenerator]: L289-2_accept_S3 --> L289-2_accept_S3
[2023-02-06 19:09:41,641 INFO  L479       ProductGenerator]: L289-2_T0_init --> L289-2_T0_init
[2023-02-06 19:09:41,642 INFO  L479       ProductGenerator]: L289-2_accept_S2 --> L289-2_accept_S2
[2023-02-06 19:09:41,642 INFO  L479       ProductGenerator]: L289-2_accept_S3 --> L289-2_accept_S3
[2023-02-06 19:09:41,642 INFO  L479       ProductGenerator]: L289-2_T0_init --> L289-2_T0_init
[2023-02-06 19:09:41,642 INFO  L479       ProductGenerator]: L289-2_accept_S2 --> L289-2_accept_S2
[2023-02-06 19:09:41,642 INFO  L479       ProductGenerator]: L353_accept_S3 --> L353_accept_S3
[2023-02-06 19:09:41,642 INFO  L479       ProductGenerator]: L353_T0_init --> L353_T0_init
[2023-02-06 19:09:41,642 INFO  L479       ProductGenerator]: L353_accept_S2 --> L353_accept_S2
[2023-02-06 19:09:41,642 INFO  L479       ProductGenerator]: L300_accept_S3 --> L300_accept_S3
[2023-02-06 19:09:41,642 INFO  L479       ProductGenerator]: L300_T0_init --> L300_T0_init
[2023-02-06 19:09:41,642 INFO  L479       ProductGenerator]: L300_accept_S2 --> L300_accept_S2
[2023-02-06 19:09:41,642 INFO  L479       ProductGenerator]: L300_accept_S3 --> L300_accept_S3
[2023-02-06 19:09:41,642 INFO  L479       ProductGenerator]: L300_T0_init --> L300_T0_init
[2023-02-06 19:09:41,642 INFO  L479       ProductGenerator]: L300_accept_S2 --> L300_accept_S2
[2023-02-06 19:09:41,642 INFO  L479       ProductGenerator]: L237_accept_S3 --> L237_accept_S3
[2023-02-06 19:09:41,642 INFO  L479       ProductGenerator]: L237_T0_init --> L237_T0_init
[2023-02-06 19:09:41,642 INFO  L479       ProductGenerator]: L237_accept_S2 --> L237_accept_S2
[2023-02-06 19:09:41,642 INFO  L479       ProductGenerator]: L259_accept_S3 --> L259_accept_S3
[2023-02-06 19:09:41,643 INFO  L479       ProductGenerator]: L259_T0_init --> L259_T0_init
[2023-02-06 19:09:41,643 INFO  L479       ProductGenerator]: L259_accept_S2 --> L259_accept_S2
[2023-02-06 19:09:41,643 INFO  L479       ProductGenerator]: L244_accept_S3 --> L244_accept_S3
[2023-02-06 19:09:41,643 INFO  L479       ProductGenerator]: L244_T0_init --> L244_T0_init
[2023-02-06 19:09:41,643 INFO  L479       ProductGenerator]: L244_accept_S2 --> L244_accept_S2
[2023-02-06 19:09:41,643 INFO  L479       ProductGenerator]: L241_accept_S3 --> L241_accept_S3
[2023-02-06 19:09:41,643 INFO  L479       ProductGenerator]: L241_T0_init --> L241_T0_init
[2023-02-06 19:09:41,643 INFO  L479       ProductGenerator]: L241_accept_S2 --> L241_accept_S2
[2023-02-06 19:09:41,643 INFO  L479       ProductGenerator]: L277_accept_S3 --> L277_accept_S3
[2023-02-06 19:09:41,643 INFO  L479       ProductGenerator]: L277_T0_init --> L277_T0_init
[2023-02-06 19:09:41,643 INFO  L479       ProductGenerator]: L277_accept_S2 --> L277_accept_S2
[2023-02-06 19:09:41,643 INFO  L479       ProductGenerator]: L277_accept_S3 --> L277_accept_S3
[2023-02-06 19:09:41,643 INFO  L479       ProductGenerator]: L277_T0_init --> L277_T0_init
[2023-02-06 19:09:41,643 INFO  L479       ProductGenerator]: L277_accept_S2 --> L277_accept_S2
[2023-02-06 19:09:41,643 INFO  L479       ProductGenerator]: L256_accept_S3 --> L256_accept_S3
[2023-02-06 19:09:41,643 INFO  L479       ProductGenerator]: L256_T0_init --> L256_T0_init
[2023-02-06 19:09:41,643 INFO  L479       ProductGenerator]: L256_accept_S2 --> L256_accept_S2
[2023-02-06 19:09:41,643 INFO  L479       ProductGenerator]: L226_accept_S3 --> L226_accept_S3
[2023-02-06 19:09:41,644 INFO  L479       ProductGenerator]: L226_T0_init --> L226_T0_init
[2023-02-06 19:09:41,644 INFO  L479       ProductGenerator]: L226_accept_S2 --> L226_accept_S2
[2023-02-06 19:09:41,644 INFO  L479       ProductGenerator]: L293_accept_S3 --> L293_accept_S3
[2023-02-06 19:09:41,644 INFO  L479       ProductGenerator]: L293_T0_init --> L293_T0_init
[2023-02-06 19:09:41,644 INFO  L479       ProductGenerator]: L293_accept_S2 --> L293_accept_S2
[2023-02-06 19:09:41,644 INFO  L479       ProductGenerator]: L368-1_accept_S3 --> L368-1_accept_S3
[2023-02-06 19:09:41,644 INFO  L479       ProductGenerator]: L368-1_T0_init --> L368-1_T0_init
[2023-02-06 19:09:41,644 INFO  L479       ProductGenerator]: L368-1_accept_S2 --> L368-1_accept_S2
[2023-02-06 19:09:41,644 INFO  L479       ProductGenerator]: L368-1_accept_S3 --> L368-1_accept_S3
[2023-02-06 19:09:41,644 INFO  L479       ProductGenerator]: L368-1_T0_init --> L368-1_T0_init
[2023-02-06 19:09:41,644 INFO  L479       ProductGenerator]: L368-1_accept_S2 --> L368-1_accept_S2
[2023-02-06 19:09:41,644 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_forwarding.apply();
[2023-02-06 19:09:41,644 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_forwarding.apply();
[2023-02-06 19:09:41,644 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_forwarding.apply();
[2023-02-06 19:09:41,644 INFO  L479       ProductGenerator]: L352-1_accept_S3 --> L352-1_accept_S3
[2023-02-06 19:09:41,644 INFO  L479       ProductGenerator]: L352-1_T0_init --> L352-1_T0_init
[2023-02-06 19:09:41,644 INFO  L479       ProductGenerator]: L352-1_accept_S2 --> L352-1_accept_S2
[2023-02-06 19:09:41,644 INFO  L479       ProductGenerator]: mainFINAL_accept_S3 --> mainFINAL_accept_S3
[2023-02-06 19:09:41,645 INFO  L479       ProductGenerator]: mainFINAL_T0_init --> mainFINAL_T0_init
[2023-02-06 19:09:41,645 INFO  L479       ProductGenerator]: mainFINAL_accept_S2 --> mainFINAL_accept_S2
[2023-02-06 19:09:41,645 INFO  L479       ProductGenerator]: L211_accept_S3 --> L211_accept_S3
[2023-02-06 19:09:41,645 INFO  L479       ProductGenerator]: L211_T0_init --> L211_T0_init
[2023-02-06 19:09:41,645 INFO  L479       ProductGenerator]: L211_accept_S2 --> L211_accept_S2
[2023-02-06 19:09:41,645 INFO  L479       ProductGenerator]: L408_accept_S3 --> L408_accept_S3
[2023-02-06 19:09:41,645 INFO  L479       ProductGenerator]: L408_T0_init --> L408_T0_init
[2023-02-06 19:09:41,645 INFO  L479       ProductGenerator]: L408_accept_S2 --> L408_accept_S2
[2023-02-06 19:09:41,645 INFO  L479       ProductGenerator]: L408_accept_S3 --> L408_accept_S3
[2023-02-06 19:09:41,645 INFO  L479       ProductGenerator]: L408_T0_init --> L408_T0_init
[2023-02-06 19:09:41,645 INFO  L479       ProductGenerator]: L408_accept_S2 --> L408_accept_S2
[2023-02-06 19:09:41,645 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_broadcast_0();
[2023-02-06 19:09:41,645 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_broadcast_0();
[2023-02-06 19:09:41,645 INFO  L483       ProductGenerator]: Handling product edge call: call l2_c_l2_broadcast_0();
[2023-02-06 19:09:41,645 INFO  L479       ProductGenerator]: L220_accept_S3 --> L220_accept_S3
[2023-02-06 19:09:41,645 INFO  L479       ProductGenerator]: L220_T0_init --> L220_T0_init
[2023-02-06 19:09:41,645 INFO  L479       ProductGenerator]: L220_accept_S2 --> L220_accept_S2
[2023-02-06 19:09:41,645 INFO  L479       ProductGenerator]: L396-1_accept_S3 --> L396-1_accept_S3
[2023-02-06 19:09:41,645 INFO  L479       ProductGenerator]: L396-1_T0_init --> L396-1_T0_init
[2023-02-06 19:09:41,645 INFO  L479       ProductGenerator]: L396-1_accept_S2 --> L396-1_accept_S2
[2023-02-06 19:09:41,646 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-02-06 19:09:41,646 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-02-06 19:09:41,646 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-02-06 19:09:41,646 INFO  L479       ProductGenerator]: protect_c_set_period_0FINAL_accept_S3 --> protect_c_set_period_0FINAL_accept_S3
[2023-02-06 19:09:41,646 INFO  L479       ProductGenerator]: protect_c_set_period_0FINAL_T0_init --> protect_c_set_period_0FINAL_T0_init
[2023-02-06 19:09:41,646 INFO  L479       ProductGenerator]: protect_c_set_period_0FINAL_accept_S2 --> protect_c_set_period_0FINAL_accept_S2
[2023-02-06 19:09:41,646 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from protect_c_set_ports_0EXIT to L408-1
[2023-02-06 19:09:41,646 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from havocProcedureEXIT to L346
[2023-02-06 19:09:41,646 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from protect_c_port_config.applyEXIT to L291
[2023-02-06 19:09:41,646 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _parser_packetParserEXIT to L347
[2023-02-06 19:09:41,646 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from verifyChecksumEXIT to L348
[2023-02-06 19:09:41,646 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from mainProcedureEXIT to ULTIMATE.startFINAL
[2023-02-06 19:09:41,647 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_3EXIT to L408-1
[2023-02-06 19:09:41,647 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from startEXIT to _parser_packetParserFINAL
[2023-02-06 19:09:41,647 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from createChecksumEXIT to L351
[2023-02-06 19:09:41,647 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from acceptEXIT to parse_topology_discoverFINAL
[2023-02-06 19:09:41,647 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_0EXIT to L396-1
[2023-02-06 19:09:41,647 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from protect_c_set_period_0EXIT to L396-1
[2023-02-06 19:09:41,647 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from l2_c_l2_forward_0EXIT to L339-1
[2023-02-06 19:09:41,647 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from egressEXIT to L350
[2023-02-06 19:09:41,647 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from mainEXIT to L368-1
[2023-02-06 19:09:41,647 INFO  L749       ProductGenerator]: ==== Handling return program step: #225#return;
[2023-02-06 19:09:41,648 INFO  L749       ProductGenerator]: ==== Handling return program step: #225#return;
[2023-02-06 19:09:41,648 INFO  L749       ProductGenerator]: ==== Handling return program step: #225#return;
[2023-02-06 19:09:41,648 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from protect_c_last_primary.writeEXIT to L296-1
[2023-02-06 19:09:41,648 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from l2_c_l2_forwarding.applyEXIT to L310
[2023-02-06 19:09:41,648 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from l2_c_l2_broadcast_0EXIT to L339-1
[2023-02-06 19:09:41,648 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from protect_c_period.applyEXIT to L290-1
[2023-02-06 19:09:41,648 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from parse_topology_discoverEXIT to L440-1
[2023-02-06 19:09:41,648 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from ingressEXIT to L349
[2023-02-06 19:09:41,809 INFO  L97    BuchiProductObserver]: Finished generation of product automaton successfully
[2023-02-06 19:09:41,810 INFO  L110   BuchiProductObserver]: BuchiProgram size 633 locations, 804 edges
[2023-02-06 19:09:41,810 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 06.02 07:09:41 BoogieIcfgContainer
[2023-02-06 19:09:41,811 INFO  L132        PluginConnector]: ------------------------ END BÃ¼chi Program Product----------------------------
[2023-02-06 19:09:41,811 INFO  L113        PluginConnector]: ------------------------BlockEncodingV2----------------------------
[2023-02-06 19:09:41,811 INFO  L271        PluginConnector]: Initializing BlockEncodingV2...
[2023-02-06 19:09:41,813 INFO  L275        PluginConnector]: BlockEncodingV2 initialized
[2023-02-06 19:09:41,814 INFO  L185        PluginConnector]: Executing the observer BlockEncodingObserver from plugin BlockEncodingV2 for "LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 06.02 07:09:41" (1/1) ...
[2023-02-06 19:09:41,844 INFO  L313           BlockEncoder]: Initial Icfg 633 locations, 804 edges
[2023-02-06 19:09:41,844 INFO  L258           BlockEncoder]: Using Remove infeasible edges
[2023-02-06 19:09:41,845 INFO  L263           BlockEncoder]: Using Maximize final states
[2023-02-06 19:09:41,845 INFO  L270           BlockEncoder]: Using Minimize states even if more edges are added than removed.=false
[2023-02-06 19:09:41,845 INFO  L296           BlockEncoder]: Using Remove sink states
[2023-02-06 19:09:41,846 INFO  L171           BlockEncoder]: Using Apply optimizations until nothing changes=true
[2023-02-06 19:09:41,849 INFO  L70    emoveInfeasibleEdges]: Removed 6 edges and 3 locations because of local infeasibility
[2023-02-06 19:09:41,878 INFO  L71     MaximizeFinalStates]: 410 new accepting states
[2023-02-06 19:09:41,881 INFO  L70        RemoveSinkStates]: Removed 0 edges and 0 locations by removing sink states
[2023-02-06 19:09:41,882 INFO  L70    emoveInfeasibleEdges]: Removed 0 edges and 0 locations because of local infeasibility
[2023-02-06 19:09:41,883 INFO  L71     MaximizeFinalStates]: 0 new accepting states
[2023-02-06 19:09:41,883 INFO  L70        RemoveSinkStates]: Removed 0 edges and 0 locations by removing sink states
[2023-02-06 19:09:41,884 INFO  L237           BlockEncoder]: Using Create parallel compositions if possible
[2023-02-06 19:09:41,884 INFO  L68        ParallelComposer]: Creating parallel compositions
[2023-02-06 19:09:41,884 INFO  L313           BlockEncoder]: Encoded RCFG 622 locations, 788 edges
[2023-02-06 19:09:41,885 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.blockencoding CFG 06.02 07:09:41 BasicIcfg
[2023-02-06 19:09:41,885 INFO  L132        PluginConnector]: ------------------------ END BlockEncodingV2----------------------------
[2023-02-06 19:09:41,885 INFO  L113        PluginConnector]: ------------------------BuchiAutomizer----------------------------
[2023-02-06 19:09:41,885 INFO  L271        PluginConnector]: Initializing BuchiAutomizer...
[2023-02-06 19:09:41,887 INFO  L275        PluginConnector]: BuchiAutomizer initialized
[2023-02-06 19:09:41,887 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 19:09:41,887 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:09:41" (1/6) ...
[2023-02-06 19:09:41,889 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@478d81ea and model type p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 06.02 07:09:41, skipping insertion in model container
[2023-02-06 19:09:41,889 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 19:09:41,889 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 06.02 07:09:41" (2/6) ...
[2023-02-06 19:09:41,889 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@478d81ea and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 06.02 07:09:41, skipping insertion in model container
[2023-02-06 19:09:41,889 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 19:09:41,889 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 06.02 07:09:41" (3/6) ...
[2023-02-06 19:09:41,889 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@478d81ea and model type p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer CFG 06.02 07:09:41, skipping insertion in model container
[2023-02-06 19:09:41,889 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 19:09:41,889 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 06.02 07:09:41" (4/6) ...
[2023-02-06 19:09:41,889 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@478d81ea and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 06.02 07:09:41, skipping insertion in model container
[2023-02-06 19:09:41,889 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 19:09:41,889 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 06.02 07:09:41" (5/6) ...
[2023-02-06 19:09:41,890 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@478d81ea and model type LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer OTHER 06.02 07:09:41, skipping insertion in model container
[2023-02-06 19:09:41,890 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 19:09:41,890 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.blockencoding CFG 06.02 07:09:41" (6/6) ...
[2023-02-06 19:09:41,891 INFO  L354   chiAutomizerObserver]: Analyzing ICFG p4ltl_boogie.bpl_BEv2
[2023-02-06 19:09:41,922 INFO  L255   stractBuchiCegarLoop]: Interprodecural is true
[2023-02-06 19:09:41,922 INFO  L256   stractBuchiCegarLoop]: Hoare is false
[2023-02-06 19:09:41,923 INFO  L257   stractBuchiCegarLoop]: Compute interpolants for Craig_TreeInterpolation
[2023-02-06 19:09:41,923 INFO  L258   stractBuchiCegarLoop]: Backedges is STRAIGHT_LINE
[2023-02-06 19:09:41,923 INFO  L259   stractBuchiCegarLoop]: Determinization is PREDICATE_ABSTRACTION
[2023-02-06 19:09:41,923 INFO  L260   stractBuchiCegarLoop]: Difference is false
[2023-02-06 19:09:41,923 INFO  L261   stractBuchiCegarLoop]: Minimize is MINIMIZE_SEVPA
[2023-02-06 19:09:41,923 INFO  L265   stractBuchiCegarLoop]: ======== Iteration 0 == of CEGAR loop == BuchiAutomatonCegarLoop ========
[2023-02-06 19:09:41,927 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 622 states, 501 states have (on average 1.091816367265469) internal successors, (547), 501 states have internal predecessors, (547), 61 states have call successors, (61), 61 states have call predecessors, (61), 60 states have return successors, (180), 60 states have call predecessors, (180), 60 states have call successors, (180)
[2023-02-06 19:09:41,954 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:09:41,954 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:09:41,954 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:09:41,964 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:41,964 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:41,964 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 1 ============
[2023-02-06 19:09:41,965 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 622 states, 501 states have (on average 1.091816367265469) internal successors, (547), 501 states have internal predecessors, (547), 61 states have call successors, (61), 61 states have call predecessors, (61), 60 states have return successors, (180), 60 states have call predecessors, (180), 60 states have call successors, (180)
[2023-02-06 19:09:41,974 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:09:41,974 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:09:41,974 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:09:41,976 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:41,977 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:41,987 INFO  L752   eck$LassoCheckResult]: Stem: 112#ULTIMATE.startENTRY_NONWAtrue [1182] ULTIMATE.startENTRY_NONWA-->L368-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 422#L368-1_T0_inittrue [1492] L368-1_T0_init-->L368_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 308#L368_T0_inittrue [1379] L368_T0_init-->L368_T0_init-D8: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 415#L368_T0_init-D8true [1486] L368_T0_init-D8-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 598#mainENTRY_T0_inittrue [1671] mainENTRY_T0_init-->mainENTRY_T0_init-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 285#mainENTRY_T0_init-D14true [1354] mainENTRY_T0_init-D14-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 306#havocProcedureENTRY_T0_inittrue [1376] havocProcedureENTRY_T0_init-->L211_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 182#L211_T0_inittrue [1258] L211_T0_init-->L212_T0_init: Formula: (not v_forward_26)  InVars {}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[forward] 263#L212_T0_inittrue [1335] L212_T0_init-->L213_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 464#L213_T0_inittrue [1536] L213_T0_init-->L214_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_42) (< v_standard_metadata.ingress_port_42 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[] 244#L214_T0_inittrue [1319] L214_T0_init-->L215_T0_init: Formula: (= v_standard_metadata.egress_spec_22 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_22}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 534#L215_T0_inittrue [1601] L215_T0_init-->L216_T0_init: Formula: (= 0 v_standard_metadata.egress_port_22)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_22}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 143#L216_T0_inittrue [1218] L216_T0_init-->L217_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 465#L217_T0_inittrue [1537] L217_T0_init-->L218_T0_init: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 265#L218_T0_inittrue [1337] L218_T0_init-->L219_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 277#L219_T0_inittrue [1348] L219_T0_init-->L220_T0_init: Formula: (and (< v_standard_metadata.packet_length_9 4294967296) (<= 0 v_standard_metadata.packet_length_9))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_9}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[] 618#L220_T0_inittrue [1693] L220_T0_init-->L221_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 287#L221_T0_inittrue [1356] L221_T0_init-->L222_T0_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_13) (< v_standard_metadata.enq_timestamp_13 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[] 44#L222_T0_inittrue [1119] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 27#L223_T0_inittrue [1104] L223_T0_init-->L224_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 477#L224_T0_inittrue [1548] L224_T0_init-->L225_T0_init: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 77#L225_T0_inittrue [1150] L225_T0_init-->L226_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 25#L226_T0_inittrue [1102] L226_T0_init-->L227_T0_init: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_14) (< v_standard_metadata.deq_qdepth_14 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[] 347#L227_T0_inittrue [1419] L227_T0_init-->L228_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 159#L228_T0_inittrue [1235] L228_T0_init-->L229_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_19) (< v_standard_metadata.ingress_global_timestamp_19 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_19}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_19}  AuxVars[]  AssignedVars[] 421#L229_T0_inittrue [1491] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 18#L230_T0_inittrue [1093] L230_T0_init-->L231_T0_init: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 55#L231_T0_inittrue [1129] L231_T0_init-->L232_T0_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 114#L232_T0_inittrue [1184] L232_T0_init-->L233_T0_init: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 570#L233_T0_inittrue [1639] L233_T0_init-->L234_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 78#L234_T0_inittrue [1151] L234_T0_init-->L235_T0_init: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 68#L235_T0_inittrue [1142] L235_T0_init-->L236_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 550#L236_T0_inittrue [1617] L236_T0_init-->L237_T0_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 251#L237_T0_inittrue [1324] L237_T0_init-->L238_T0_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ethernet_2 false))  InVars {emit=v_emit_12, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_11, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 170#L238_T0_inittrue [1246] L238_T0_init-->L239_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 435#L239_T0_inittrue [1506] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 225#L240_T0_inittrue [1300] L240_T0_init-->L241_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 49#L241_T0_inittrue [1123] L241_T0_init-->L242_T0_init: Formula: (and (< v_hdr.ethernet.etherType_33 65536) (<= 0 v_hdr.ethernet.etherType_33))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[] 538#L242_T0_inittrue [1604] L242_T0_init-->L243_T0_init: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 573#L243_T0_inittrue [1642] L243_T0_init-->L244_T0_init: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_2 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 320#L244_T0_inittrue [1392] L244_T0_init-->L245_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 547#L245_T0_inittrue [1613] L245_T0_init-->L246_T0_init: Formula: (and (<= 0 v_hdr.topology.identifier_11) (< v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 319#L246_T0_inittrue [1391] L246_T0_init-->L247_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[hdr.topology.port] 151#L247_T0_inittrue [1226] L247_T0_init-->L248_T0_init: Formula: (and (<= 0 v_hdr.topology.port_15) (< v_hdr.topology.port_15 65536))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 491#L248_T0_inittrue [1563] L248_T0_init-->L249_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[hdr.topology.prefix] 606#L249_T0_inittrue [1680] L249_T0_init-->L250_T0_init: Formula: (and (<= 0 v_hdr.topology.prefix_14) (< v_hdr.topology.prefix_14 4294967296))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_14}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[] 210#L250_T0_inittrue [1287] L250_T0_init-->L251_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 329#L251_T0_inittrue [1401] L251_T0_init-->L252_T0_init: Formula: (and (<= 0 v_hdr.topology.mac_11) (< v_hdr.topology.mac_11 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 286#L252_T0_inittrue [1355] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 310#L253_T0_inittrue [1382] L253_T0_init-->L254_T0_init: Formula: (and (< v_meta.intrinsic_metadata.ingress_global_timestamp_11 281474976710656) (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_11))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[] 253#L254_T0_inittrue [1326] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 10#L255_T0_inittrue [1088] L255_T0_init-->L256_T0_init: Formula: (and (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_14) (< v_meta.intrinsic_metadata.egress_global_timestamp_14 281474976710656))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_14}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[] 259#L256_T0_inittrue [1333] L256_T0_init-->L257_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 117#L257_T0_inittrue [1187] L257_T0_init-->L258_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 584#L258_T0_inittrue [1656] L258_T0_init-->L259_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 407#L259_T0_inittrue [1478] L259_T0_init-->L260_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 111#L260_T0_inittrue [1181] L260_T0_init-->L261_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 565#L261_T0_inittrue [1633] L261_T0_init-->L262_T0_init: Formula: (= v_meta.accepted_30 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_30}  AuxVars[]  AssignedVars[meta.accepted] 240#L262_T0_inittrue [1314] L262_T0_init-->L263_T0_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 301#L263_T0_inittrue [1370] L263_T0_init-->L264_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 576#L264_T0_inittrue [1647] L264_T0_init-->L265_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 457#L265_T0_inittrue [1530] L265_T0_init-->L266_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 203#L266_T0_inittrue [1278] L266_T0_init-->L267_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 367#L267_T0_inittrue [1439] L267_T0_init-->L268_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 269#L268_T0_inittrue [1342] L268_T0_init-->L269_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 528#L269_T0_inittrue [1596] L269_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 539#havocProcedureFINAL_T0_inittrue [1605] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 184#havocProcedureEXIT_T0_inittrue >[1800] havocProcedureEXIT_T0_init-->L346-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 85#L346-D65true [1157] L346-D65-->L346_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 121#L346_T0_inittrue [1193] L346_T0_init-->L346_T0_init-D32: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 134#L346_T0_init-D32true [1208] L346_T0_init-D32-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 110#_parser_packetParserENTRY_T0_inittrue [1180] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 517#_parser_packetParserENTRY_T0_init-D59true [1587] _parser_packetParserENTRY_T0_init-D59-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 216#startENTRY_T0_inittrue [1292] startENTRY_T0_init-->L440_T0_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 574#L440_T0_inittrue [1644] L440_T0_init-->L440-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_38 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  AuxVars[]  AssignedVars[] 366#L440-1_T0_inittrue [1438] L440-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 222#startEXIT_T0_inittrue >[1821] startEXIT_T0_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 226#_parser_packetParserFINAL-D83true [1301] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 71#_parser_packetParserFINAL_T0_inittrue [1146] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 283#_parser_packetParserEXIT_T0_inittrue >[1718] _parser_packetParserEXIT_T0_init-->L347-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 209#L347-D71true [1285] L347-D71-->L347_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 379#L347_T0_inittrue [1452] L347_T0_init-->L347_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 278#L347_T0_init-D5true [1349] L347_T0_init-D5-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 91#verifyChecksumFINAL_T0_inittrue [1161] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 95#verifyChecksumEXIT_T0_inittrue >[1711] verifyChecksumEXIT_T0_init-->L348-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 328#L348-D74true [1400] L348-D74-->L348_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 548#L348_T0_inittrue [1614] L348_T0_init-->L348_T0_init-D29: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 58#L348_T0_init-D29true [1132] L348_T0_init-D29-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 69#ingressENTRY_T0_inittrue [1143] ingressENTRY_T0_init-->L277_T0_init: Formula: (= v_hdr.ethernet.etherType_22 56576)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 156#L277_T0_inittrue [1232] L277_T0_init-->L278_T0_init: Formula: (= 16 v_standard_metadata.ingress_port_33)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_33}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_33}  AuxVars[]  AssignedVars[] 544#L278_T0_inittrue [1610] L278_T0_init-->L310_T0_init: Formula: (= v_standard_metadata.mcast_grp_18 1)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_18}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 128#L310_T0_inittrue [1200] L310_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 445#ingressEXIT_T0_inittrue >[1803] ingressEXIT_T0_init-->L349-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 454#L349-D122true [1526] L349-D122-->L349_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 510#L349_T0_inittrue [1578] L349_T0_init-->L349_T0_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 620#L349_T0_init-D41true [1695] L349_T0_init-D41-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 357#egressFINAL_T0_inittrue [1429] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14#egressEXIT_T0_inittrue >[1787] egressEXIT_T0_init-->L350-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 383#L350-D101true [1456] L350-D101-->L350_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 478#L350_T0_inittrue [1549] L350_T0_init-->L350_T0_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 235#L350_T0_init-D11true [1311] L350_T0_init-D11-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 205#createChecksumFINAL_T0_inittrue [1280] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 86#createChecksumEXIT_T0_inittrue >[1811] createChecksumEXIT_T0_init-->L351-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 430#L351-D86true [1501] L351-D86-->L351_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 566#L351_T0_inittrue [1635] L351_T0_init-->L352-1_T0_init: Formula: v_forward_28  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 6#L352-1_T0_inittrue [1083] L352-1_T0_init-->L356_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_36 0))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {meta.accepted=v_meta.accepted_36}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.accepted=v_meta.accepted_36}  AuxVars[]  AssignedVars[_p4ltl_0] 179#L356_T0_inittrue [1255] L356_T0_init-->L357_T0_init: Formula: (= v__p4ltl_2_7 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_20 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_20}  OutVars{_p4ltl_2=v__p4ltl_2_7, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_20}  AuxVars[]  AssignedVars[_p4ltl_2] 230#L357_T0_inittrue [1304] L357_T0_init-->L358_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_2_10 v_meta.period_32))) (or (and (not v__p4ltl_1_8) (not .cse0)) (and v__p4ltl_1_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_10, meta.period=v_meta.period_32}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_32}  AuxVars[]  AssignedVars[_p4ltl_1] 603#L358_T0_inittrue [1677] L358_T0_init-->L359_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_50 v_meta.secondary_28))) (or (and v__p4ltl_3_8 .cse0) (and (not .cse0) (not v__p4ltl_3_8))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_50, meta.secondary=v_meta.secondary_28}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.secondary=v_meta.secondary_28, standard_metadata.ingress_port=v_standard_metadata.ingress_port_50}  AuxVars[]  AssignedVars[_p4ltl_3] 270#L359_T0_inittrue [1343] L359_T0_init-->L360_T0_init: Formula: (let ((.cse0 (= v_meta.primary_27 v_standard_metadata.ingress_port_47))) (or (and (not .cse0) (not v__p4ltl_4_8)) (and v__p4ltl_4_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_47, meta.primary=v_meta.primary_27}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_47, meta.primary=v_meta.primary_27, _p4ltl_4=v__p4ltl_4_8}  AuxVars[]  AssignedVars[_p4ltl_4] 103#L360_T0_inittrue [1173] L360_T0_init-->L361_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_33 1))) (or (and (not v__p4ltl_5_6) (not .cse0)) (and v__p4ltl_5_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_33}  OutVars{_p4ltl_5=v__p4ltl_5_6, meta.accepted=v_meta.accepted_33}  AuxVars[]  AssignedVars[_p4ltl_5] 168#L361_T0_inittrue [1244] L361_T0_init-->L362_T0_init: Formula: (let ((.cse0 (= v_meta.primary_28 v_meta.secondary_25))) (or (and .cse0 (not v__p4ltl_6_6)) (and v__p4ltl_6_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_28, meta.secondary=v_meta.secondary_25}  OutVars{meta.secondary=v_meta.secondary_25, _p4ltl_6=v__p4ltl_6_6, meta.primary=v_meta.primary_28}  AuxVars[]  AssignedVars[_p4ltl_6] 2#L362_T0_inittrue [1079] L362_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_34))) (or (and v__p4ltl_7_6 .cse0) (and (not .cse0) (not v__p4ltl_7_6))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  OutVars{_p4ltl_7=v__p4ltl_7_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  AuxVars[]  AssignedVars[_p4ltl_7] 282#mainFINAL_T0_inittrue [1352] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 300#mainEXIT_T0_inittrue >[1825] mainEXIT_T0_init-->L368-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 152#L368-1-D104true [1228] L368-1-D104-->L368-1_accept_S2: Formula: (and v__p4ltl_5_9 v__p4ltl_4_9 v__p4ltl_7_10 v__p4ltl_6_10)  InVars {_p4ltl_6=v__p4ltl_6_10, _p4ltl_7=v__p4ltl_7_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_6=v__p4ltl_6_10, _p4ltl_7=v__p4ltl_7_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 92#L368-1_accept_S2true [1163] L368-1_accept_S2-->L368_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 353#L368_accept_S2true [1424] L368_accept_S2-->L368_accept_S2-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 451#L368_accept_S2-D9true [1521] L368_accept_S2-D9-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 28#mainENTRY_accept_S2true [1105] mainENTRY_accept_S2-->mainENTRY_accept_S2-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 604#mainENTRY_accept_S2-D15true [1678] mainENTRY_accept_S2-D15-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 371#havocProcedureENTRY_accept_S2true [1445] havocProcedureENTRY_accept_S2-->L211_accept_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 589#L211_accept_S2true [1662] L211_accept_S2-->L212_accept_S2: Formula: (not v_forward_25)  InVars {}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[forward] 208#L212_accept_S2true [1283] L212_accept_S2-->L213_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_43}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 429#L213_accept_S2true [1500] L213_accept_S2-->L214_accept_S2: Formula: (and (<= 0 v_standard_metadata.ingress_port_40) (< v_standard_metadata.ingress_port_40 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[] 154#L214_accept_S2true [1230] L214_accept_S2-->L215_accept_S2: Formula: (= v_standard_metadata.egress_spec_24 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_24}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 558#L215_accept_S2true [1627] L215_accept_S2-->L216_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_24)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_24}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 266#L216_accept_S2true [1338] L216_accept_S2-->L217_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 486#L217_accept_S2true [1558] L217_accept_S2-->L218_accept_S2: Formula: (and (< v_standard_metadata.instance_type_13 4294967296) (<= 0 v_standard_metadata.instance_type_13))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_13}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[] 360#L218_accept_S2true [1433] L218_accept_S2-->L219_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 616#L219_accept_S2true [1691] L219_accept_S2-->L220_accept_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 239#L220_accept_S2true [1313] L220_accept_S2-->L221_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 190#L221_accept_S2true [1267] L221_accept_S2-->L222_accept_S2: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 106#L222_accept_S2true [1176] L222_accept_S2-->L223_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 612#L223_accept_S2true [1687] L223_accept_S2-->L224_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 204#L224_accept_S2true [1279] L224_accept_S2-->L225_accept_S2: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_11) (< v_standard_metadata.deq_timedelta_11 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[] 107#L225_accept_S2true [1177] L225_accept_S2-->L226_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 458#L226_accept_S2true [1531] L226_accept_S2-->L227_accept_S2: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 80#L227_accept_S2true [1153] L227_accept_S2-->L228_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 4#L228_accept_S2true [1082] L228_accept_S2-->L229_accept_S2: Formula: (and (< v_standard_metadata.ingress_global_timestamp_18 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_18))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[] 36#L229_accept_S2true [1112] L229_accept_S2-->L230_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 577#L230_accept_S2true [1648] L230_accept_S2-->L231_accept_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_12) (< v_standard_metadata.egress_global_timestamp_12 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[] 267#L231_accept_S2true [1339] L231_accept_S2-->L232_accept_S2: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 74#L232_accept_S2true [1149] L232_accept_S2-->L233_accept_S2: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 337#L233_accept_S2true [1410] L233_accept_S2-->L234_accept_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 146#L234_accept_S2true [1220] L234_accept_S2-->L235_accept_S2: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 124#L235_accept_S2true [1196] L235_accept_S2-->L236_accept_S2: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 590#L236_accept_S2true [1663] L236_accept_S2-->L237_accept_S2: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 165#L237_accept_S2true [1241] L237_accept_S2-->L238_accept_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_3 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 120#L238_accept_S2true [1191] L238_accept_S2-->L239_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 314#L239_accept_S2true [1386] L239_accept_S2-->L240_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 315#L240_accept_S2true [1387] L240_accept_S2-->L241_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 463#L241_accept_S2true [1535] L241_accept_S2-->L242_accept_S2: Formula: (and (< v_hdr.ethernet.etherType_30 65536) (<= 0 v_hdr.ethernet.etherType_30))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 234#L242_accept_S2true [1309] L242_accept_S2-->L243_accept_S2: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 232#L243_accept_S2true [1306] L243_accept_S2-->L244_accept_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.topology_4 false))  InVars {emit=v_emit_22, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_21, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 335#L244_accept_S2true [1407] L244_accept_S2-->L245_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 380#L245_accept_S2true [1453] L245_accept_S2-->L246_accept_S2: Formula: (and (< v_hdr.topology.identifier_13 4294967296) (<= 0 v_hdr.topology.identifier_13))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_13}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[] 313#L246_accept_S2true [1385] L246_accept_S2-->L247_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 488#L247_accept_S2true [1561] L247_accept_S2-->L248_accept_S2: Formula: (and (< v_hdr.topology.port_20 65536) (<= 0 v_hdr.topology.port_20))  InVars {hdr.topology.port=v_hdr.topology.port_20}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[] 247#L248_accept_S2true [1321] L248_accept_S2-->L249_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[hdr.topology.prefix] 623#L249_accept_S2true [1699] L249_accept_S2-->L250_accept_S2: Formula: (and (< v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 516#L250_accept_S2true [1586] L250_accept_S2-->L251_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 215#L251_accept_S2true [1291] L251_accept_S2-->L252_accept_S2: Formula: (and (<= 0 v_hdr.topology.mac_14) (< v_hdr.topology.mac_14 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_14}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[] 324#L252_accept_S2true [1396] L252_accept_S2-->L253_accept_S2: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 391#L253_accept_S2true [1464] L253_accept_S2-->L254_accept_S2: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_9) (< v_meta.intrinsic_metadata.ingress_global_timestamp_9 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 271#L254_accept_S2true [1344] L254_accept_S2-->L255_accept_S2: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 284#L255_accept_S2true [1353] L255_accept_S2-->L256_accept_S2: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_10))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 514#L256_accept_S2true [1584] L256_accept_S2-->L257_accept_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 473#L257_accept_S2true [1544] L257_accept_S2-->L258_accept_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 354#L258_accept_S2true [1425] L258_accept_S2-->L259_accept_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 487#L259_accept_S2true [1559] L259_accept_S2-->L260_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 164#L260_accept_S2true [1240] L260_accept_S2-->L261_accept_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 87#L261_accept_S2true [1158] L261_accept_S2-->L262_accept_S2: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 344#L262_accept_S2true [1416] L262_accept_S2-->L263_accept_S2: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 302#L263_accept_S2true [1373] L263_accept_S2-->L264_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 323#L264_accept_S2true [1395] L264_accept_S2-->L265_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 16#L265_accept_S2true [1091] L265_accept_S2-->L266_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 186#L266_accept_S2true [1262] L266_accept_S2-->L267_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 437#L267_accept_S2true [1509] L267_accept_S2-->L268_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 392#L268_accept_S2true [1465] L268_accept_S2-->L269_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 439#L269_accept_S2true [1511] L269_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 338#havocProcedureFINAL_accept_S2true [1411] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 288#havocProcedureEXIT_accept_S2true >[1767] havocProcedureEXIT_accept_S2-->L346-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 326#L346-D66true [1398] L346-D66-->L346_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 555#L346_accept_S2true [1624] L346_accept_S2-->L346_accept_S2-D33: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 316#L346_accept_S2-D33true [1388] L346_accept_S2-D33-->_parser_packetParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 481#_parser_packetParserENTRY_accept_S2true [1552] _parser_packetParserENTRY_accept_S2-->_parser_packetParserENTRY_accept_S2-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 502#_parser_packetParserENTRY_accept_S2-D60true [1572] _parser_packetParserENTRY_accept_S2-D60-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 32#startENTRY_accept_S2true [1109] startENTRY_accept_S2-->L440_accept_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 453#L440_accept_S2true [1525] L440_accept_S2-->L440-1_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_42 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[] 594#L440-1_accept_S2true [1668] L440-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 157#startEXIT_accept_S2true >[1745] startEXIT_accept_S2-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 475#_parser_packetParserFINAL-D84true [1546] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 433#_parser_packetParserFINAL_accept_S2true [1504] _parser_packetParserFINAL_accept_S2-->_parser_packetParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 76#_parser_packetParserEXIT_accept_S2true >[1818] _parser_packetParserEXIT_accept_S2-->L347-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 554#L347-D72true [1621] L347-D72-->L347_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 73#L347_accept_S2true [1148] L347_accept_S2-->L347_accept_S2-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 377#L347_accept_S2-D6true [1450] L347_accept_S2-D6-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 115#verifyChecksumFINAL_accept_S2true [1185] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 175#verifyChecksumEXIT_accept_S2true >[1861] verifyChecksumEXIT_accept_S2-->L348-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 493#L348-D75true [1565] L348-D75-->L348_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7#L348_accept_S2true [1084] L348_accept_S2-->L348_accept_S2-D30: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 523#L348_accept_S2-D30true [1592] L348_accept_S2-D30-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 345#ingressENTRY_accept_S2true [1417] ingressENTRY_accept_S2-->L277_accept_S2: Formula: (= v_hdr.ethernet.etherType_18 56576)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  AuxVars[]  AssignedVars[] 543#L277_accept_S2true [1608] L277_accept_S2-->L278_accept_S2: Formula: (= 16 v_standard_metadata.ingress_port_25)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_25}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_25}  AuxVars[]  AssignedVars[] 613#L278_accept_S2true [1690] L278_accept_S2-->L310_accept_S2: Formula: (= v_standard_metadata.mcast_grp_16 1)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_16}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 460#L310_accept_S2true [1533] L310_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 393#ingressEXIT_accept_S2true >[1744] ingressEXIT_accept_S2-->L349-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 608#L349-D123true [1682] L349-D123-->L349_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 476#L349_accept_S2true [1547] L349_accept_S2-->L349_accept_S2-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 518#L349_accept_S2-D42true [1588] L349_accept_S2-D42-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 177#egressFINAL_accept_S2true [1253] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15#egressEXIT_accept_S2true >[1832] egressEXIT_accept_S2-->L350-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 352#L350-D102true [1423] L350-D102-->L350_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 563#L350_accept_S2true [1631] L350_accept_S2-->L350_accept_S2-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 551#L350_accept_S2-D12true [1618] L350_accept_S2-D12-->createChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 249#createChecksumFINAL_accept_S2true [1322] createChecksumFINAL_accept_S2-->createChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 535#createChecksumEXIT_accept_S2true >[1766] createChecksumEXIT_accept_S2-->L351-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 405#L351-D87true [1476] L351-D87-->L351_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 611#L351_accept_S2true [1686] L351_accept_S2-->L352-1_accept_S2: Formula: v_forward_32  InVars {forward=v_forward_32}  OutVars{forward=v_forward_32}  AuxVars[]  AssignedVars[] 411#L352-1_accept_S2true [1483] L352-1_accept_S2-->L356_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_32 0))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_32}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.accepted=v_meta.accepted_32}  AuxVars[]  AssignedVars[_p4ltl_0] 595#L356_accept_S2true [1669] L356_accept_S2-->L357_accept_S2: Formula: (= v__p4ltl_2_11 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_21 281474976710656) (* (mod (select v_protect_c_last_primary_17 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_21}  OutVars{_p4ltl_2=v__p4ltl_2_11, protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_21}  AuxVars[]  AssignedVars[_p4ltl_2] 466#L357_accept_S2true [1538] L357_accept_S2-->L358_accept_S2: Formula: (let ((.cse0 (<= v__p4ltl_2_8 v_meta.period_30))) (or (and v__p4ltl_1_6 .cse0) (and (not .cse0) (not v__p4ltl_1_6))))  InVars {_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_30}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_1=v__p4ltl_1_6, meta.period=v_meta.period_30}  AuxVars[]  AssignedVars[_p4ltl_1] 3#L358_accept_S2true [1080] L358_accept_S2-->L359_accept_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_49 v_meta.secondary_27))) (or (and (not v__p4ltl_3_7) (not .cse0)) (and v__p4ltl_3_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_49, meta.secondary=v_meta.secondary_27}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.secondary=v_meta.secondary_27, standard_metadata.ingress_port=v_standard_metadata.ingress_port_49}  AuxVars[]  AssignedVars[_p4ltl_3] 82#L359_accept_S2true [1156] L359_accept_S2-->L360_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_25 v_standard_metadata.ingress_port_45))) (or (and (not v__p4ltl_4_6) (not .cse0)) (and v__p4ltl_4_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 219#L360_accept_S2true [1296] L360_accept_S2-->L361_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_35 1))) (or (and (not .cse0) (not v__p4ltl_5_8)) (and v__p4ltl_5_8 .cse0)))  InVars {meta.accepted=v_meta.accepted_35}  OutVars{_p4ltl_5=v__p4ltl_5_8, meta.accepted=v_meta.accepted_35}  AuxVars[]  AssignedVars[_p4ltl_5] 214#L361_accept_S2true [1290] L361_accept_S2-->L362_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_30 v_meta.secondary_30))) (or (and v__p4ltl_6_8 (not .cse0)) (and (not v__p4ltl_6_8) .cse0)))  InVars {meta.primary=v_meta.primary_30, meta.secondary=v_meta.secondary_30}  OutVars{meta.secondary=v_meta.secondary_30, _p4ltl_6=v__p4ltl_6_8, meta.primary=v_meta.primary_30}  AuxVars[]  AssignedVars[_p4ltl_6] 264#L362_accept_S2true [1336] L362_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_36))) (or (and .cse0 v__p4ltl_7_8) (and (not v__p4ltl_7_8) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  OutVars{_p4ltl_7=v__p4ltl_7_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  AuxVars[]  AssignedVars[_p4ltl_7] 195#mainFINAL_accept_S2true [1270] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 521#mainEXIT_accept_S2true >[1749] mainEXIT_accept_S2-->L368-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 341#L368-1-D105true [1414] L368-1-D105-->L368-1_accept_S3: Formula: (and v__p4ltl_1_9 v__p4ltl_3_9 v__p4ltl_7_12 v__p4ltl_6_12 (not v__p4ltl_0_9))  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  AuxVars[]  AssignedVars[] 361#L368-1_accept_S3true 
[2023-02-06 19:09:41,990 INFO  L754   eck$LassoCheckResult]: Loop: 361#L368-1_accept_S3true [1431] L368-1_accept_S3-->L368_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 202#L368_accept_S3true [1277] L368_accept_S3-->L368_accept_S3-D7: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26#L368_accept_S3-D7true [1101] L368_accept_S3-D7-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 450#mainENTRY_accept_S3true [1518] mainENTRY_accept_S3-->mainENTRY_accept_S3-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 596#mainENTRY_accept_S3-D13true [1667] mainENTRY_accept_S3-D13-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 569#havocProcedureENTRY_accept_S3true [1638] havocProcedureENTRY_accept_S3-->L211_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 622#L211_accept_S3true [1696] L211_accept_S3-->L212_accept_S3: Formula: (not v_forward_24)  InVars {}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[forward] 224#L212_accept_S3true [1298] L212_accept_S3-->L213_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_44}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 418#L213_accept_S3true [1488] L213_accept_S3-->L214_accept_S3: Formula: (and (<= 0 v_standard_metadata.ingress_port_41) (< v_standard_metadata.ingress_port_41 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_41}  AuxVars[]  AssignedVars[] 441#L214_accept_S3true [1510] L214_accept_S3-->L215_accept_S3: Formula: (= v_standard_metadata.egress_spec_23 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_23}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 141#L215_accept_S3true [1217] L215_accept_S3-->L216_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_23)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_23}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 427#L216_accept_S3true [1499] L216_accept_S3-->L217_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 362#L217_accept_S3true [1434] L217_accept_S3-->L218_accept_S3: Formula: (and (<= 0 v_standard_metadata.instance_type_14) (< v_standard_metadata.instance_type_14 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_14}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[] 591#L218_accept_S3true [1664] L218_accept_S3-->L219_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 101#L219_accept_S3true [1170] L219_accept_S3-->L220_accept_S3: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 505#L220_accept_S3true [1574] L220_accept_S3-->L221_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 359#L221_accept_S3true [1430] L221_accept_S3-->L222_accept_S3: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_12) (< v_standard_metadata.enq_timestamp_12 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[] 262#L222_accept_S3true [1334] L222_accept_S3-->L223_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 291#L223_accept_S3true [1360] L223_accept_S3-->L224_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 368#L224_accept_S3true [1440] L224_accept_S3-->L225_accept_S3: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 585#L225_accept_S3true [1657] L225_accept_S3-->L226_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 8#L226_accept_S3true [1085] L226_accept_S3-->L227_accept_S3: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 442#L227_accept_S3true [1513] L227_accept_S3-->L228_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 304#L228_accept_S3true [1374] L228_accept_S3-->L229_accept_S3: Formula: (and (< v_standard_metadata.ingress_global_timestamp_17 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_17))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[] 334#L229_accept_S3true [1405] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 438#L230_accept_S3true [1508] L230_accept_S3-->L231_accept_S3: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_13) (< v_standard_metadata.egress_global_timestamp_13 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[] 228#L231_accept_S3true [1302] L231_accept_S3-->L232_accept_S3: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 468#L232_accept_S3true [1539] L232_accept_S3-->L233_accept_S3: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 83#L233_accept_S3true [1155] L233_accept_S3-->L234_accept_S3: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 348#L234_accept_S3true [1420] L234_accept_S3-->L235_accept_S3: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 372#L235_accept_S3true [1444] L235_accept_S3-->L236_accept_S3: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 559#L236_accept_S3true [1626] L236_accept_S3-->L237_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 200#L237_accept_S3true [1275] L237_accept_S3-->L238_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_4 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 17#L238_accept_S3true [1092] L238_accept_S3-->L239_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 471#L239_accept_S3true [1542] L239_accept_S3-->L240_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 70#L240_accept_S3true [1145] L240_accept_S3-->L241_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 553#L241_accept_S3true [1620] L241_accept_S3-->L242_accept_S3: Formula: (and (< v_hdr.ethernet.etherType_29 65536) (<= 0 v_hdr.ethernet.etherType_29))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 461#L242_accept_S3true [1532] L242_accept_S3-->L243_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 318#L243_accept_S3true [1389] L243_accept_S3-->L244_accept_S3: Formula: (= v_emit_19 (store v_emit_20 v_hdr.topology_3 false))  InVars {emit=v_emit_20, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_19, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 332#L244_accept_S3true [1403] L244_accept_S3-->L245_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[hdr.topology.identifier] 592#L245_accept_S3true [1665] L245_accept_S3-->L246_accept_S3: Formula: (and (< v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 220#L246_accept_S3true [1295] L246_accept_S3-->L247_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[hdr.topology.port] 572#L247_accept_S3true [1641] L247_accept_S3-->L248_accept_S3: Formula: (and (< v_hdr.topology.port_19 65536) (<= 0 v_hdr.topology.port_19))  InVars {hdr.topology.port=v_hdr.topology.port_19}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[] 163#L248_accept_S3true [1239] L248_accept_S3-->L249_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 130#L249_accept_S3true [1201] L249_accept_S3-->L250_accept_S3: Formula: (and (< v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 378#L250_accept_S3true [1451] L250_accept_S3-->L251_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[hdr.topology.mac] 218#L251_accept_S3true [1293] L251_accept_S3-->L252_accept_S3: Formula: (and (< v_hdr.topology.mac_13 281474976710656) (<= 0 v_hdr.topology.mac_13))  InVars {hdr.topology.mac=v_hdr.topology.mac_13}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[] 398#L252_accept_S3true [1471] L252_accept_S3-->L253_accept_S3: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 135#L253_accept_S3true [1207] L253_accept_S3-->L254_accept_S3: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_10) (< v_meta.intrinsic_metadata.ingress_global_timestamp_10 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[] 321#L254_accept_S3true [1394] L254_accept_S3-->L255_accept_S3: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 406#L255_accept_S3true [1477] L255_accept_S3-->L256_accept_S3: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_9))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 408#L256_accept_S3true [1479] L256_accept_S3-->L257_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 52#L257_accept_S3true [1126] L257_accept_S3-->L258_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 108#L258_accept_S3true [1178] L258_accept_S3-->L259_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 113#L259_accept_S3true [1183] L259_accept_S3-->L260_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 116#L260_accept_S3true [1186] L260_accept_S3-->L261_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 123#L261_accept_S3true [1192] L261_accept_S3-->L262_accept_S3: Formula: (= v_meta.accepted_29 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_29}  AuxVars[]  AssignedVars[meta.accepted] 364#L262_accept_S3true [1435] L262_accept_S3-->L263_accept_S3: Formula: (= v_meta.period_26 0)  InVars {}  OutVars{meta.period=v_meta.period_26}  AuxVars[]  AssignedVars[meta.period] 198#L263_accept_S3true [1272] L263_accept_S3-->L264_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 279#L264_accept_S3true [1350] L264_accept_S3-->L265_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 519#L265_accept_S3true [1589] L265_accept_S3-->L266_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 312#L266_accept_S3true [1384] L266_accept_S3-->L267_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 593#L267_accept_S3true [1666] L267_accept_S3-->L268_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 459#L268_accept_S3true [1529] L268_accept_S3-->L269_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 599#L269_accept_S3true [1672] L269_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 147#havocProcedureFINAL_accept_S3true [1221] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 54#havocProcedureEXIT_accept_S3true >[1823] havocProcedureEXIT_accept_S3-->L346-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 381#L346-D64true [1454] L346-D64-->L346_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 213#L346_accept_S3true [1289] L346_accept_S3-->L346_accept_S3-D31: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 443#L346_accept_S3-D31true [1514] L346_accept_S3-D31-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 252#_parser_packetParserENTRY_accept_S3true [1323] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 47#_parser_packetParserENTRY_accept_S3-D58true [1121] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 499#startENTRY_accept_S3true [1570] startENTRY_accept_S3-->L440_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 549#L440_accept_S3true [1616] L440_accept_S3-->L440-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_40 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[] 5#L440-1_accept_S3true [1081] L440-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 520#startEXIT_accept_S3true >[1797] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 136#_parser_packetParserFINAL-D82true [1206] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 527#_parser_packetParserFINAL_accept_S3true [1595] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 342#_parser_packetParserEXIT_accept_S3true >[1756] _parser_packetParserEXIT_accept_S3-->L347-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31#L347-D70true [1107] L347-D70-->L347_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 322#L347_accept_S3true [1393] L347_accept_S3-->L347_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 343#L347_accept_S3-D4true [1415] L347_accept_S3-D4-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 513#verifyChecksumFINAL_accept_S3true [1583] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 610#verifyChecksumEXIT_accept_S3true >[1724] verifyChecksumEXIT_accept_S3-->L348-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 90#L348-D73true [1160] L348-D73-->L348_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 144#L348_accept_S3true [1219] L348_accept_S3-->L348_accept_S3-D28: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 33#L348_accept_S3-D28true [1108] L348_accept_S3-D28-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 369#ingressENTRY_accept_S3true [1441] ingressENTRY_accept_S3-->L277_accept_S3: Formula: (= v_hdr.ethernet.etherType_16 56576)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  AuxVars[]  AssignedVars[] 373#L277_accept_S3true [1446] L277_accept_S3-->L278_accept_S3: Formula: (= 16 v_standard_metadata.ingress_port_27)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_27}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_27}  AuxVars[]  AssignedVars[] 109#L278_accept_S3true [1179] L278_accept_S3-->L310_accept_S3: Formula: (= v_standard_metadata.mcast_grp_17 1)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_17}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 29#L310_accept_S3true [1103] L310_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 400#ingressEXIT_accept_S3true >[1872] ingressEXIT_accept_S3-->L349-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 303#L349-D121true [1372] L349-D121-->L349_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 490#L349_accept_S3true [1560] L349_accept_S3-->L349_accept_S3-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 183#L349_accept_S3-D40true [1259] L349_accept_S3-D40-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 474#egressFINAL_accept_S3true [1545] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 525#egressEXIT_accept_S3true >[1880] egressEXIT_accept_S3-->L350-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 619#L350-D100true [1694] L350-D100-->L350_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 297#L350_accept_S3true [1366] L350_accept_S3-->L350_accept_S3-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 470#L350_accept_S3-D10true [1541] L350_accept_S3-D10-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 42#createChecksumFINAL_accept_S3true [1117] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 236#createChecksumEXIT_accept_S3true >[1785] createChecksumEXIT_accept_S3-->L351-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30#L351-D85true [1106] L351-D85-->L351_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 258#L351_accept_S3true [1331] L351_accept_S3-->L352-1_accept_S3: Formula: v_forward_30  InVars {forward=v_forward_30}  OutVars{forward=v_forward_30}  AuxVars[]  AssignedVars[] 376#L352-1_accept_S3true [1449] L352-1_accept_S3-->L356_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_31 0))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_31}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.accepted=v_meta.accepted_31}  AuxVars[]  AssignedVars[_p4ltl_0] 38#L356_accept_S3true [1114] L356_accept_S3-->L357_accept_S3: Formula: (= v__p4ltl_2_12 (mod (+ (* (mod (select v_protect_c_last_primary_18 0) 281474976710656) 281474976710655) (mod v_standard_metadata.ingress_global_timestamp_22 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_22}  OutVars{_p4ltl_2=v__p4ltl_2_12, protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_22}  AuxVars[]  AssignedVars[_p4ltl_2] 46#L357_accept_S3true [1120] L357_accept_S3-->L358_accept_S3: Formula: (let ((.cse0 (<= v__p4ltl_2_9 v_meta.period_31))) (or (and v__p4ltl_1_7 .cse0) (and (not v__p4ltl_1_7) (not .cse0))))  InVars {_p4ltl_2=v__p4ltl_2_9, meta.period=v_meta.period_31}  OutVars{_p4ltl_2=v__p4ltl_2_9, _p4ltl_1=v__p4ltl_1_7, meta.period=v_meta.period_31}  AuxVars[]  AssignedVars[_p4ltl_1] 390#L358_accept_S3true [1460] L358_accept_S3-->L359_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_48 v_meta.secondary_26))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_48, meta.secondary=v_meta.secondary_26}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.secondary=v_meta.secondary_26, standard_metadata.ingress_port=v_standard_metadata.ingress_port_48}  AuxVars[]  AssignedVars[_p4ltl_3] 41#L359_accept_S3true [1116] L359_accept_S3-->L360_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_26 v_standard_metadata.ingress_port_46))) (or (and v__p4ltl_4_7 .cse0) (and (not v__p4ltl_4_7) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 237#L360_accept_S3true [1310] L360_accept_S3-->L361_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_34 1))) (or (and (not .cse0) (not v__p4ltl_5_7)) (and v__p4ltl_5_7 .cse0)))  InVars {meta.accepted=v_meta.accepted_34}  OutVars{_p4ltl_5=v__p4ltl_5_7, meta.accepted=v_meta.accepted_34}  AuxVars[]  AssignedVars[_p4ltl_5] 537#L361_accept_S3true [1603] L361_accept_S3-->L362_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_29 v_meta.secondary_29))) (or (and v__p4ltl_6_7 (not .cse0)) (and .cse0 (not v__p4ltl_6_7))))  InVars {meta.primary=v_meta.primary_29, meta.secondary=v_meta.secondary_29}  OutVars{meta.secondary=v_meta.secondary_29, _p4ltl_6=v__p4ltl_6_7, meta.primary=v_meta.primary_29}  AuxVars[]  AssignedVars[_p4ltl_6] 88#L362_accept_S3true [1159] L362_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_35))) (or (and (not .cse0) (not v__p4ltl_7_7)) (and v__p4ltl_7_7 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{_p4ltl_7=v__p4ltl_7_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[_p4ltl_7] 140#mainFINAL_accept_S3true [1214] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 587#mainEXIT_accept_S3true >[1807] mainEXIT_accept_S3-->L368-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 358#L368-1-D103true [1427] L368-1-D103-->L368-1_accept_S3: Formula: (and v__p4ltl_7_11 v__p4ltl_6_11)  InVars {_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11}  OutVars{_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11}  AuxVars[]  AssignedVars[] 361#L368-1_accept_S3true 
[2023-02-06 19:09:41,996 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:09:41,997 INFO  L85        PathProgramCache]: Analyzing trace with hash 778188677, now seen corresponding path program 1 times
[2023-02-06 19:09:42,003 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:09:42,004 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [709656643]
[2023-02-06 19:09:42,004 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:09:42,004 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:09:42,064 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:42,176 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:09:42,186 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:42,257 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:42,262 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:42,279 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:09:42,281 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:42,288 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:42,290 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:42,293 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:09:42,295 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:42,308 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:09:42,311 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:42,319 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 91
[2023-02-06 19:09:42,320 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:42,321 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 96
[2023-02-06 19:09:42,322 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:42,325 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 117
[2023-02-06 19:09:42,339 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:42,363 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:42,367 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:42,376 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:09:42,377 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:42,378 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:42,379 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:42,380 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:09:42,381 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:42,382 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:09:42,383 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:42,385 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 91
[2023-02-06 19:09:42,386 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:42,387 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 96
[2023-02-06 19:09:42,388 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:42,390 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:09:42,391 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:09:42,391 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [709656643]
[2023-02-06 19:09:42,392 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [709656643] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:09:42,392 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:09:42,392 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [9] imperfect sequences [] total 9
[2023-02-06 19:09:42,393 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1221068877]
[2023-02-06 19:09:42,394 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:09:42,398 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:09:42,399 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:09:42,425 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 9 interpolants.
[2023-02-06 19:09:42,425 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=22, Invalid=50, Unknown=0, NotChecked=0, Total=72
[2023-02-06 19:09:42,427 INFO  L87              Difference]: Start difference. First operand  has 622 states, 501 states have (on average 1.091816367265469) internal successors, (547), 501 states have internal predecessors, (547), 61 states have call successors, (61), 61 states have call predecessors, (61), 60 states have return successors, (180), 60 states have call predecessors, (180), 60 states have call successors, (180) Second operand  has 9 states, 9 states have (on average 22.0) internal successors, (198), 4 states have internal predecessors, (198), 3 states have call successors, (17), 6 states have call predecessors, (17), 4 states have return successors, (16), 3 states have call predecessors, (16), 3 states have call successors, (16)
[2023-02-06 19:09:43,863 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:09:43,863 INFO  L93              Difference]: Finished difference Result 904 states and 963 transitions.
[2023-02-06 19:09:43,864 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 19 states. 
[2023-02-06 19:09:43,868 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 904 states and 963 transitions.
[2023-02-06 19:09:43,877 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-02-06 19:09:43,889 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 904 states to 904 states and 963 transitions.
[2023-02-06 19:09:43,890 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 578
[2023-02-06 19:09:43,891 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 578
[2023-02-06 19:09:43,891 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 904 states and 963 transitions.
[2023-02-06 19:09:43,895 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:09:43,895 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 904 states and 963 transitions.
[2023-02-06 19:09:43,910 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 904 states and 963 transitions.
[2023-02-06 19:09:43,928 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 904 to 670.
[2023-02-06 19:09:43,930 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 670 states, 531 states have (on average 1.0809792843691148) internal successors, (574), 534 states have internal predecessors, (574), 67 states have call successors, (67), 67 states have call predecessors, (67), 72 states have return successors, (72), 69 states have call predecessors, (72), 66 states have call successors, (72)
[2023-02-06 19:09:43,931 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 670 states to 670 states and 713 transitions.
[2023-02-06 19:09:43,932 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 670 states and 713 transitions.
[2023-02-06 19:09:43,932 INFO  L399   stractBuchiCegarLoop]: Abstraction has 670 states and 713 transitions.
[2023-02-06 19:09:43,932 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 2 ============
[2023-02-06 19:09:43,932 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 670 states and 713 transitions.
[2023-02-06 19:09:43,933 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:09:43,933 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:09:43,933 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:09:43,934 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:43,935 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:43,936 INFO  L752   eck$LassoCheckResult]: Stem: 2182#ULTIMATE.startENTRY_NONWA [1182] ULTIMATE.startENTRY_NONWA-->L368-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2216#L368-1_T0_init [1492] L368-1_T0_init-->L368_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1984#L368_T0_init [1379] L368_T0_init-->L368_T0_init-D8: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2475#L368_T0_init-D8 [1486] L368_T0_init-D8-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2006#mainENTRY_T0_init [1671] mainENTRY_T0_init-->mainENTRY_T0_init-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2451#mainENTRY_T0_init-D14 [1354] mainENTRY_T0_init-D14-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2452#havocProcedureENTRY_T0_init [1376] havocProcedureENTRY_T0_init-->L211_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 2319#L211_T0_init [1258] L211_T0_init-->L212_T0_init: Formula: (not v_forward_26)  InVars {}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[forward] 2320#L212_T0_init [1335] L212_T0_init-->L213_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 2426#L213_T0_init [1536] L213_T0_init-->L214_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_42) (< v_standard_metadata.ingress_port_42 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[] 2405#L214_T0_init [1319] L214_T0_init-->L215_T0_init: Formula: (= v_standard_metadata.egress_spec_22 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_22}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 2406#L215_T0_init [1601] L215_T0_init-->L216_T0_init: Formula: (= 0 v_standard_metadata.egress_port_22)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_22}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 2263#L216_T0_init [1218] L216_T0_init-->L217_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 2264#L217_T0_init [1537] L217_T0_init-->L218_T0_init: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 2427#L218_T0_init [1337] L218_T0_init-->L219_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 2428#L219_T0_init [1348] L219_T0_init-->L220_T0_init: Formula: (and (< v_standard_metadata.packet_length_9 4294967296) (<= 0 v_standard_metadata.packet_length_9))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_9}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[] 2444#L220_T0_init [1693] L220_T0_init-->L221_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 2455#L221_T0_init [1356] L221_T0_init-->L222_T0_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_13) (< v_standard_metadata.enq_timestamp_13 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[] 2083#L222_T0_init [1119] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 2049#L223_T0_init [1104] L223_T0_init-->L224_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 2050#L224_T0_init [1548] L224_T0_init-->L225_T0_init: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 2154#L225_T0_init [1150] L225_T0_init-->L226_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 2045#L226_T0_init [1102] L226_T0_init-->L227_T0_init: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_14) (< v_standard_metadata.deq_qdepth_14 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[] 2046#L227_T0_init [1419] L227_T0_init-->L228_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 2288#L228_T0_init [1235] L228_T0_init-->L229_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_19) (< v_standard_metadata.ingress_global_timestamp_19 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_19}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_19}  AuxVars[]  AssignedVars[] 2289#L229_T0_init [1491] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 2026#L230_T0_init [1093] L230_T0_init-->L231_T0_init: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 2027#L231_T0_init [1129] L231_T0_init-->L232_T0_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 2106#L232_T0_init [1184] L232_T0_init-->L233_T0_init: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 2218#L233_T0_init [1639] L233_T0_init-->L234_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 2155#L234_T0_init [1151] L234_T0_init-->L235_T0_init: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 2134#L235_T0_init [1142] L235_T0_init-->L236_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 2135#L236_T0_init [1617] L236_T0_init-->L237_T0_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2415#L237_T0_init [1324] L237_T0_init-->L238_T0_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ethernet_2 false))  InVars {emit=v_emit_12, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_11, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 2304#L238_T0_init [1246] L238_T0_init-->L239_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 2305#L239_T0_init [1506] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 2384#L240_T0_init [1300] L240_T0_init-->L241_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 2091#L241_T0_init [1123] L241_T0_init-->L242_T0_init: Formula: (and (< v_hdr.ethernet.etherType_33 65536) (<= 0 v_hdr.ethernet.etherType_33))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[] 2092#L242_T0_init [1604] L242_T0_init-->L243_T0_init: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 2610#L243_T0_init [1642] L243_T0_init-->L244_T0_init: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_2 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 2490#L244_T0_init [1392] L244_T0_init-->L245_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 2491#L245_T0_init [1613] L245_T0_init-->L246_T0_init: Formula: (and (<= 0 v_hdr.topology.identifier_11) (< v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 2489#L246_T0_init [1391] L246_T0_init-->L247_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[hdr.topology.port] 2273#L247_T0_init [1226] L247_T0_init-->L248_T0_init: Formula: (and (<= 0 v_hdr.topology.port_15) (< v_hdr.topology.port_15 65536))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 2274#L248_T0_init [1563] L248_T0_init-->L249_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[hdr.topology.prefix] 2596#L249_T0_init [1680] L249_T0_init-->L250_T0_init: Formula: (and (<= 0 v_hdr.topology.prefix_14) (< v_hdr.topology.prefix_14 4294967296))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_14}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[] 2359#L250_T0_init [1287] L250_T0_init-->L251_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 2360#L251_T0_init [1401] L251_T0_init-->L252_T0_init: Formula: (and (<= 0 v_hdr.topology.mac_11) (< v_hdr.topology.mac_11 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 2453#L252_T0_init [1355] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 2454#L253_T0_init [1382] L253_T0_init-->L254_T0_init: Formula: (and (< v_meta.intrinsic_metadata.ingress_global_timestamp_11 281474976710656) (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_11))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[] 2416#L254_T0_init [1326] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 2005#L255_T0_init [1088] L255_T0_init-->L256_T0_init: Formula: (and (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_14) (< v_meta.intrinsic_metadata.egress_global_timestamp_14 281474976710656))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_14}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[] 2007#L256_T0_init [1333] L256_T0_init-->L257_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 2222#L257_T0_init [1187] L257_T0_init-->L258_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 2223#L258_T0_init [1656] L258_T0_init-->L259_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 2562#L259_T0_init [1478] L259_T0_init-->L260_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 2214#L260_T0_init [1181] L260_T0_init-->L261_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 2215#L261_T0_init [1633] L261_T0_init-->L262_T0_init: Formula: (= v_meta.accepted_30 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_30}  AuxVars[]  AssignedVars[meta.accepted] 2399#L262_T0_init [1314] L262_T0_init-->L263_T0_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 2400#L263_T0_init [1370] L263_T0_init-->L264_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 2467#L264_T0_init [1647] L264_T0_init-->L265_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 2582#L265_T0_init [1530] L265_T0_init-->L266_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 2349#L266_T0_init [1278] L266_T0_init-->L267_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 2350#L267_T0_init [1439] L267_T0_init-->L268_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 2433#L268_T0_init [1342] L268_T0_init-->L269_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 2434#L269_T0_init [1596] L269_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 2609#havocProcedureFINAL_T0_init [1605] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2324#havocProcedureEXIT_T0_init >[1800] havocProcedureEXIT_T0_init-->L346-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2166#L346-D65 [1157] L346-D65-->L346_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2142#L346_T0_init [1193] L346_T0_init-->L346_T0_init-D32: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2228#L346_T0_init-D32 [1208] L346_T0_init-D32-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2212#_parser_packetParserENTRY_T0_init [1180] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2213#_parser_packetParserENTRY_T0_init-D59 [1587] _parser_packetParserENTRY_T0_init-D59-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2369#startENTRY_T0_init [1292] startENTRY_T0_init-->L440_T0_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2370#L440_T0_init [1644] L440_T0_init-->L440-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_38 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  AuxVars[]  AssignedVars[] 2620#L440-1_T0_init [1438] L440-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2651#startEXIT_T0_init >[1821] startEXIT_T0_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2650#_parser_packetParserFINAL-D83 [1301] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2649#_parser_packetParserFINAL_T0_init [1146] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2647#_parser_packetParserEXIT_T0_init >[1718] _parser_packetParserEXIT_T0_init-->L347-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2646#L347-D71 [1285] L347-D71-->L347_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2446#L347_T0_init [1452] L347_T0_init-->L347_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2445#L347_T0_init-D5 [1349] L347_T0_init-D5-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2447#verifyChecksumFINAL_T0_init [1161] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2645#verifyChecksumEXIT_T0_init >[1711] verifyChecksumEXIT_T0_init-->L348-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2644#L348-D74 [1400] L348-D74-->L348_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2137#L348_T0_init [1614] L348_T0_init-->L348_T0_init-D29: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2643#L348_T0_init-D29 [1132] L348_T0_init-D29-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2136#ingressENTRY_T0_init [1144] ingressENTRY_T0_init-->L288_T0_init: Formula: (not (= v_hdr.ethernet.etherType_23 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  AuxVars[]  AssignedVars[] 2138#L288_T0_init [1490] L288_T0_init-->L289_T0_init: Formula: (= v_meta.accepted_27 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 2255#L289_T0_init [1213] L289_T0_init-->L289-2_T0_init: Formula: (not (= 56577 v_hdr.ethernet.etherType_21))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  AuxVars[]  AssignedVars[] 2256#L289-2_T0_init [1674] L289-2_T0_init-->L310_T0_init: Formula: (not (= v_meta.accepted_18 1))  InVars {meta.accepted=v_meta.accepted_18}  OutVars{meta.accepted=v_meta.accepted_18}  AuxVars[]  AssignedVars[] 2574#L310_T0_init [1200] L310_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2576#ingressEXIT_T0_init >[1803] ingressEXIT_T0_init-->L349-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2577#L349-D122 [1526] L349-D122-->L349_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2017#L349_T0_init [1578] L349_T0_init-->L349_T0_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2603#L349_T0_init-D41 [1695] L349_T0_init-D41-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2522#egressFINAL_T0_init [1429] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2016#egressEXIT_T0_init >[1787] egressEXIT_T0_init-->L350-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2018#L350-D101 [1456] L350-D101-->L350_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2168#L350_T0_init [1549] L350_T0_init-->L350_T0_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2395#L350_T0_init-D11 [1311] L350_T0_init-D11-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2352#createChecksumFINAL_T0_init [1280] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2167#createChecksumEXIT_T0_init >[1811] createChecksumEXIT_T0_init-->L351-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2169#L351-D86 [1501] L351-D86-->L351_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2571#L351_T0_init [1635] L351_T0_init-->L352-1_T0_init: Formula: v_forward_28  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 1995#L352-1_T0_init [1083] L352-1_T0_init-->L356_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_36 0))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {meta.accepted=v_meta.accepted_36}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.accepted=v_meta.accepted_36}  AuxVars[]  AssignedVars[_p4ltl_0] 1996#L356_T0_init [1255] L356_T0_init-->L357_T0_init: Formula: (= v__p4ltl_2_7 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_20 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_20}  OutVars{_p4ltl_2=v__p4ltl_2_7, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_20}  AuxVars[]  AssignedVars[_p4ltl_2] 2317#L357_T0_init [1304] L357_T0_init-->L358_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_2_10 v_meta.period_32))) (or (and (not v__p4ltl_1_8) (not .cse0)) (and v__p4ltl_1_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_10, meta.period=v_meta.period_32}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_32}  AuxVars[]  AssignedVars[_p4ltl_1] 2390#L358_T0_init [1677] L358_T0_init-->L359_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_50 v_meta.secondary_28))) (or (and v__p4ltl_3_8 .cse0) (and (not .cse0) (not v__p4ltl_3_8))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_50, meta.secondary=v_meta.secondary_28}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.secondary=v_meta.secondary_28, standard_metadata.ingress_port=v_standard_metadata.ingress_port_50}  AuxVars[]  AssignedVars[_p4ltl_3] 2435#L359_T0_init [1343] L359_T0_init-->L360_T0_init: Formula: (let ((.cse0 (= v_meta.primary_27 v_standard_metadata.ingress_port_47))) (or (and (not .cse0) (not v__p4ltl_4_8)) (and v__p4ltl_4_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_47, meta.primary=v_meta.primary_27}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_47, meta.primary=v_meta.primary_27, _p4ltl_4=v__p4ltl_4_8}  AuxVars[]  AssignedVars[_p4ltl_4] 2202#L360_T0_init [1173] L360_T0_init-->L361_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_33 1))) (or (and (not v__p4ltl_5_6) (not .cse0)) (and v__p4ltl_5_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_33}  OutVars{_p4ltl_5=v__p4ltl_5_6, meta.accepted=v_meta.accepted_33}  AuxVars[]  AssignedVars[_p4ltl_5] 2203#L361_T0_init [1244] L361_T0_init-->L362_T0_init: Formula: (let ((.cse0 (= v_meta.primary_28 v_meta.secondary_25))) (or (and .cse0 (not v__p4ltl_6_6)) (and v__p4ltl_6_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_28, meta.secondary=v_meta.secondary_25}  OutVars{meta.secondary=v_meta.secondary_25, _p4ltl_6=v__p4ltl_6_6, meta.primary=v_meta.primary_28}  AuxVars[]  AssignedVars[_p4ltl_6] 1983#L362_T0_init [1079] L362_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_34))) (or (and v__p4ltl_7_6 .cse0) (and (not .cse0) (not v__p4ltl_7_6))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  OutVars{_p4ltl_7=v__p4ltl_7_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  AuxVars[]  AssignedVars[_p4ltl_7] 1985#mainFINAL_T0_init [1352] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2449#mainEXIT_T0_init >[1825] mainEXIT_T0_init-->L368-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2275#L368-1-D104 [1228] L368-1-D104-->L368-1_accept_S2: Formula: (and v__p4ltl_5_9 v__p4ltl_4_9 v__p4ltl_7_10 v__p4ltl_6_10)  InVars {_p4ltl_6=v__p4ltl_6_10, _p4ltl_7=v__p4ltl_7_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_6=v__p4ltl_6_10, _p4ltl_7=v__p4ltl_7_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 2181#L368-1_accept_S2 [1163] L368-1_accept_S2-->L368_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1987#L368_accept_S2 [1424] L368_accept_S2-->L368_accept_S2-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2517#L368_accept_S2-D9 [1521] L368_accept_S2-D9-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1990#mainENTRY_accept_S2 [1105] mainENTRY_accept_S2-->mainENTRY_accept_S2-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2051#mainENTRY_accept_S2-D15 [1678] mainENTRY_accept_S2-D15-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2535#havocProcedureENTRY_accept_S2 [1445] havocProcedureENTRY_accept_S2-->L211_accept_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 2536#L211_accept_S2 [1662] L211_accept_S2-->L212_accept_S2: Formula: (not v_forward_25)  InVars {}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[forward] 2356#L212_accept_S2 [1283] L212_accept_S2-->L213_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_43}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 2357#L213_accept_S2 [1500] L213_accept_S2-->L214_accept_S2: Formula: (and (<= 0 v_standard_metadata.ingress_port_40) (< v_standard_metadata.ingress_port_40 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[] 2277#L214_accept_S2 [1230] L214_accept_S2-->L215_accept_S2: Formula: (= v_standard_metadata.egress_spec_24 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_24}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 2278#L215_accept_S2 [1627] L215_accept_S2-->L216_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_24)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_24}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 2429#L216_accept_S2 [1338] L216_accept_S2-->L217_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 2430#L217_accept_S2 [1558] L217_accept_S2-->L218_accept_S2: Formula: (and (< v_standard_metadata.instance_type_13 4294967296) (<= 0 v_standard_metadata.instance_type_13))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_13}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[] 2525#L218_accept_S2 [1433] L218_accept_S2-->L219_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 2526#L219_accept_S2 [1691] L219_accept_S2-->L220_accept_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 2398#L220_accept_S2 [1313] L220_accept_S2-->L221_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 2332#L221_accept_S2 [1267] L221_accept_S2-->L222_accept_S2: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 2206#L222_accept_S2 [1176] L222_accept_S2-->L223_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 2207#L223_accept_S2 [1687] L223_accept_S2-->L224_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 2351#L224_accept_S2 [1279] L224_accept_S2-->L225_accept_S2: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_11) (< v_standard_metadata.deq_timedelta_11 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[] 2208#L225_accept_S2 [1177] L225_accept_S2-->L226_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 2209#L226_accept_S2 [1531] L226_accept_S2-->L227_accept_S2: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 2157#L227_accept_S2 [1153] L227_accept_S2-->L228_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 1989#L228_accept_S2 [1082] L228_accept_S2-->L229_accept_S2: Formula: (and (< v_standard_metadata.ingress_global_timestamp_18 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_18))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[] 1991#L229_accept_S2 [1112] L229_accept_S2-->L230_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 2067#L230_accept_S2 [1648] L230_accept_S2-->L231_accept_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_12) (< v_standard_metadata.egress_global_timestamp_12 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[] 2431#L231_accept_S2 [1339] L231_accept_S2-->L232_accept_S2: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 2147#L232_accept_S2 [1149] L232_accept_S2-->L233_accept_S2: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 2148#L233_accept_S2 [1410] L233_accept_S2-->L234_accept_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 2267#L234_accept_S2 [1220] L234_accept_S2-->L235_accept_S2: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 2232#L235_accept_S2 [1196] L235_accept_S2-->L236_accept_S2: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 2233#L236_accept_S2 [1663] L236_accept_S2-->L237_accept_S2: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2297#L237_accept_S2 [1241] L237_accept_S2-->L238_accept_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_3 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 2226#L238_accept_S2 [1191] L238_accept_S2-->L239_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 2227#L239_accept_S2 [1386] L239_accept_S2-->L240_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 2482#L240_accept_S2 [1387] L240_accept_S2-->L241_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 2483#L241_accept_S2 [1535] L241_accept_S2-->L242_accept_S2: Formula: (and (< v_hdr.ethernet.etherType_30 65536) (<= 0 v_hdr.ethernet.etherType_30))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 2394#L242_accept_S2 [1309] L242_accept_S2-->L243_accept_S2: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 2391#L243_accept_S2 [1306] L243_accept_S2-->L244_accept_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.topology_4 false))  InVars {emit=v_emit_22, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_21, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 2392#L244_accept_S2 [1407] L244_accept_S2-->L245_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 2503#L245_accept_S2 [1453] L245_accept_S2-->L246_accept_S2: Formula: (and (< v_hdr.topology.identifier_13 4294967296) (<= 0 v_hdr.topology.identifier_13))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_13}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[] 2480#L246_accept_S2 [1385] L246_accept_S2-->L247_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 2481#L247_accept_S2 [1561] L247_accept_S2-->L248_accept_S2: Formula: (and (< v_hdr.topology.port_20 65536) (<= 0 v_hdr.topology.port_20))  InVars {hdr.topology.port=v_hdr.topology.port_20}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[] 2408#L248_accept_S2 [1321] L248_accept_S2-->L249_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[hdr.topology.prefix] 2409#L249_accept_S2 [1699] L249_accept_S2-->L250_accept_S2: Formula: (and (< v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 2605#L250_accept_S2 [1586] L250_accept_S2-->L251_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 2367#L251_accept_S2 [1291] L251_accept_S2-->L252_accept_S2: Formula: (and (<= 0 v_hdr.topology.mac_14) (< v_hdr.topology.mac_14 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_14}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[] 2368#L252_accept_S2 [1396] L252_accept_S2-->L253_accept_S2: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 2494#L253_accept_S2 [1464] L253_accept_S2-->L254_accept_S2: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_9) (< v_meta.intrinsic_metadata.ingress_global_timestamp_9 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 2436#L254_accept_S2 [1344] L254_accept_S2-->L255_accept_S2: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 2437#L255_accept_S2 [1353] L255_accept_S2-->L256_accept_S2: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_10))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 2450#L256_accept_S2 [1584] L256_accept_S2-->L257_accept_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 2589#L257_accept_S2 [1544] L257_accept_S2-->L258_accept_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 2518#L258_accept_S2 [1425] L258_accept_S2-->L259_accept_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 2519#L259_accept_S2 [1559] L259_accept_S2-->L260_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 2296#L260_accept_S2 [1240] L260_accept_S2-->L261_accept_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 2170#L261_accept_S2 [1158] L261_accept_S2-->L262_accept_S2: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 2171#L262_accept_S2 [1416] L262_accept_S2-->L263_accept_S2: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 2468#L263_accept_S2 [1373] L263_accept_S2-->L264_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 2469#L264_accept_S2 [1395] L264_accept_S2-->L265_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 2022#L265_accept_S2 [1091] L265_accept_S2-->L266_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 2023#L266_accept_S2 [1262] L266_accept_S2-->L267_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 2325#L267_accept_S2 [1509] L267_accept_S2-->L268_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 2549#L268_accept_S2 [1465] L268_accept_S2-->L269_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 2550#L269_accept_S2 [1511] L269_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 2505#havocProcedureFINAL_accept_S2 [1411] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2456#havocProcedureEXIT_accept_S2 >[1767] havocProcedureEXIT_accept_S2-->L346-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2457#L346-D66 [1398] L346-D66-->L346_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2152#L346_accept_S2 [1624] L346_accept_S2-->L346_accept_S2-D33: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2484#L346_accept_S2-D33 [1388] L346_accept_S2-D33-->_parser_packetParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2058#_parser_packetParserENTRY_accept_S2 [1552] _parser_packetParserENTRY_accept_S2-->_parser_packetParserENTRY_accept_S2-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2594#_parser_packetParserENTRY_accept_S2-D60 [1572] _parser_packetParserENTRY_accept_S2-D60-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2057#startENTRY_accept_S2 [1109] startENTRY_accept_S2-->L440_accept_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2059#L440_accept_S2 [1525] L440_accept_S2-->L440-1_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_42 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[] 2579#L440-1_accept_S2 [1668] L440-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2623#startEXIT_accept_S2 >[1745] startEXIT_accept_S2-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2591#_parser_packetParserFINAL-D84 [1546] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2592#_parser_packetParserFINAL_accept_S2 [1504] _parser_packetParserFINAL_accept_S2-->_parser_packetParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2151#_parser_packetParserEXIT_accept_S2 >[1818] _parser_packetParserEXIT_accept_S2-->L347-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2153#L347-D72 [1621] L347-D72-->L347_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2145#L347_accept_S2 [1148] L347_accept_S2-->L347_accept_S2-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2146#L347_accept_S2-D6 [1450] L347_accept_S2-D6-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2219#verifyChecksumFINAL_accept_S2 [1185] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2220#verifyChecksumEXIT_accept_S2 >[1861] verifyChecksumEXIT_accept_S2-->L348-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2310#L348-D75 [1565] L348-D75-->L348_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1997#L348_accept_S2 [1084] L348_accept_S2-->L348_accept_S2-D30: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 1998#L348_accept_S2-D30 [1592] L348_accept_S2-D30-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2510#ingressENTRY_accept_S2 [1418] ingressENTRY_accept_S2-->L288_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 2511#L288_accept_S2 [1422] L288_accept_S2-->L289_accept_S2: Formula: (= v_meta.accepted_22 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[meta.accepted] 2432#L289_accept_S2 [1341] L289_accept_S2-->L289-2_accept_S2: Formula: (not (= 56577 v_hdr.ethernet.etherType_25))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  AuxVars[]  AssignedVars[] 2144#L289-2_accept_S2 [1308] L289-2_accept_S2-->L310_accept_S2: Formula: (not (= v_meta.accepted_26 1))  InVars {meta.accepted=v_meta.accepted_26}  OutVars{meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[] 2393#L310_accept_S2 [1533] L310_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2551#ingressEXIT_accept_S2 >[1744] ingressEXIT_accept_S2-->L349-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2552#L349-D123 [1682] L349-D123-->L349_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2020#L349_accept_S2 [1547] L349_accept_S2-->L349_accept_S2-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2593#L349_accept_S2-D42 [1588] L349_accept_S2-D42-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2313#egressFINAL_accept_S2 [1253] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2019#egressEXIT_accept_S2 >[1832] egressEXIT_accept_S2-->L350-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2021#L350-D102 [1423] L350-D102-->L350_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2412#L350_accept_S2 [1631] L350_accept_S2-->L350_accept_S2-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2615#L350_accept_S2-D12 [1618] L350_accept_S2-D12-->createChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2411#createChecksumFINAL_accept_S2 [1322] createChecksumFINAL_accept_S2-->createChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2413#createChecksumEXIT_accept_S2 >[1766] createChecksumEXIT_accept_S2-->L351-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2559#L351-D87 [1476] L351-D87-->L351_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2560#L351_accept_S2 [1686] L351_accept_S2-->L352-1_accept_S2: Formula: v_forward_32  InVars {forward=v_forward_32}  OutVars{forward=v_forward_32}  AuxVars[]  AssignedVars[] 2563#L352-1_accept_S2 [1483] L352-1_accept_S2-->L356_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_32 0))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_32}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.accepted=v_meta.accepted_32}  AuxVars[]  AssignedVars[_p4ltl_0] 2564#L356_accept_S2 [1669] L356_accept_S2-->L357_accept_S2: Formula: (= v__p4ltl_2_11 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_21 281474976710656) (* (mod (select v_protect_c_last_primary_17 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_21}  OutVars{_p4ltl_2=v__p4ltl_2_11, protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_21}  AuxVars[]  AssignedVars[_p4ltl_2] 2586#L357_accept_S2 [1538] L357_accept_S2-->L358_accept_S2: Formula: (let ((.cse0 (<= v__p4ltl_2_8 v_meta.period_30))) (or (and v__p4ltl_1_6 .cse0) (and (not .cse0) (not v__p4ltl_1_6))))  InVars {_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_30}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_1=v__p4ltl_1_6, meta.period=v_meta.period_30}  AuxVars[]  AssignedVars[_p4ltl_1] 1986#L358_accept_S2 [1080] L358_accept_S2-->L359_accept_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_49 v_meta.secondary_27))) (or (and (not v__p4ltl_3_7) (not .cse0)) (and v__p4ltl_3_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_49, meta.secondary=v_meta.secondary_27}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.secondary=v_meta.secondary_27, standard_metadata.ingress_port=v_standard_metadata.ingress_port_49}  AuxVars[]  AssignedVars[_p4ltl_3] 1988#L359_accept_S2 [1156] L359_accept_S2-->L360_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_25 v_standard_metadata.ingress_port_45))) (or (and (not v__p4ltl_4_6) (not .cse0)) (and v__p4ltl_4_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 2160#L360_accept_S2 [1296] L360_accept_S2-->L361_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_35 1))) (or (and (not .cse0) (not v__p4ltl_5_8)) (and v__p4ltl_5_8 .cse0)))  InVars {meta.accepted=v_meta.accepted_35}  OutVars{_p4ltl_5=v__p4ltl_5_8, meta.accepted=v_meta.accepted_35}  AuxVars[]  AssignedVars[_p4ltl_5] 2365#L361_accept_S2 [1290] L361_accept_S2-->L362_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_30 v_meta.secondary_30))) (or (and v__p4ltl_6_8 (not .cse0)) (and (not v__p4ltl_6_8) .cse0)))  InVars {meta.primary=v_meta.primary_30, meta.secondary=v_meta.secondary_30}  OutVars{meta.secondary=v_meta.secondary_30, _p4ltl_6=v__p4ltl_6_8, meta.primary=v_meta.primary_30}  AuxVars[]  AssignedVars[_p4ltl_6] 2366#L362_accept_S2 [1336] L362_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_36))) (or (and .cse0 v__p4ltl_7_8) (and (not v__p4ltl_7_8) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  OutVars{_p4ltl_7=v__p4ltl_7_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  AuxVars[]  AssignedVars[_p4ltl_7] 2340#mainFINAL_accept_S2 [1270] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2341#mainEXIT_accept_S2 >[1749] mainEXIT_accept_S2-->L368-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2506#L368-1-D105 [1414] L368-1-D105-->L368-1_accept_S3: Formula: (and v__p4ltl_1_9 v__p4ltl_3_9 v__p4ltl_7_12 v__p4ltl_6_12 (not v__p4ltl_0_9))  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  AuxVars[]  AssignedVars[] 2507#L368-1_accept_S3 
[2023-02-06 19:09:43,938 INFO  L754   eck$LassoCheckResult]: Loop: 2507#L368-1_accept_S3 [1431] L368-1_accept_S3-->L368_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2048#L368_accept_S3 [1277] L368_accept_S3-->L368_accept_S3-D7: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2047#L368_accept_S3-D7 [1101] L368_accept_S3-D7-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2000#mainENTRY_accept_S3 [1518] mainENTRY_accept_S3-->mainENTRY_accept_S3-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2578#mainENTRY_accept_S3-D13 [1667] mainENTRY_accept_S3-D13-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2618#havocProcedureENTRY_accept_S3 [1638] havocProcedureENTRY_accept_S3-->L211_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 2619#L211_accept_S3 [1696] L211_accept_S3-->L212_accept_S3: Formula: (not v_forward_24)  InVars {}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[forward] 2382#L212_accept_S3 [1298] L212_accept_S3-->L213_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_44}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 2383#L213_accept_S3 [1488] L213_accept_S3-->L214_accept_S3: Formula: (and (<= 0 v_standard_metadata.ingress_port_41) (< v_standard_metadata.ingress_port_41 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_41}  AuxVars[]  AssignedVars[] 2568#L214_accept_S3 [1510] L214_accept_S3-->L215_accept_S3: Formula: (= v_standard_metadata.egress_spec_23 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_23}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 2258#L215_accept_S3 [1217] L215_accept_S3-->L216_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_23)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_23}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 2259#L216_accept_S3 [1499] L216_accept_S3-->L217_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 2527#L217_accept_S3 [1434] L217_accept_S3-->L218_accept_S3: Formula: (and (<= 0 v_standard_metadata.instance_type_14) (< v_standard_metadata.instance_type_14 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_14}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[] 2528#L218_accept_S3 [1664] L218_accept_S3-->L219_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 2197#L219_accept_S3 [1170] L219_accept_S3-->L220_accept_S3: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 2198#L220_accept_S3 [1574] L220_accept_S3-->L221_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 2524#L221_accept_S3 [1430] L221_accept_S3-->L222_accept_S3: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_12) (< v_standard_metadata.enq_timestamp_12 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[] 2424#L222_accept_S3 [1334] L222_accept_S3-->L223_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 2425#L223_accept_S3 [1360] L223_accept_S3-->L224_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 2459#L224_accept_S3 [1440] L224_accept_S3-->L225_accept_S3: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 2531#L225_accept_S3 [1657] L225_accept_S3-->L226_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 1999#L226_accept_S3 [1085] L226_accept_S3-->L227_accept_S3: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 2001#L227_accept_S3 [1513] L227_accept_S3-->L228_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 2471#L228_accept_S3 [1374] L228_accept_S3-->L229_accept_S3: Formula: (and (< v_standard_metadata.ingress_global_timestamp_17 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_17))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[] 2472#L229_accept_S3 [1405] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 2502#L230_accept_S3 [1508] L230_accept_S3-->L231_accept_S3: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_13) (< v_standard_metadata.egress_global_timestamp_13 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[] 2386#L231_accept_S3 [1302] L231_accept_S3-->L232_accept_S3: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 2387#L232_accept_S3 [1539] L232_accept_S3-->L233_accept_S3: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 2161#L233_accept_S3 [1155] L233_accept_S3-->L234_accept_S3: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 2162#L234_accept_S3 [1420] L234_accept_S3-->L235_accept_S3: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 2514#L235_accept_S3 [1444] L235_accept_S3-->L236_accept_S3: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 2537#L236_accept_S3 [1626] L236_accept_S3-->L237_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2347#L237_accept_S3 [1275] L237_accept_S3-->L238_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_4 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 2024#L238_accept_S3 [1092] L238_accept_S3-->L239_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 2025#L239_accept_S3 [1542] L239_accept_S3-->L240_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 2139#L240_accept_S3 [1145] L240_accept_S3-->L241_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 2140#L241_accept_S3 [1620] L241_accept_S3-->L242_accept_S3: Formula: (and (< v_hdr.ethernet.etherType_29 65536) (<= 0 v_hdr.ethernet.etherType_29))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 2585#L242_accept_S3 [1532] L242_accept_S3-->L243_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 2487#L243_accept_S3 [1389] L243_accept_S3-->L244_accept_S3: Formula: (= v_emit_19 (store v_emit_20 v_hdr.topology_3 false))  InVars {emit=v_emit_20, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_19, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 2488#L244_accept_S3 [1403] L244_accept_S3-->L245_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[hdr.topology.identifier] 2499#L245_accept_S3 [1665] L245_accept_S3-->L246_accept_S3: Formula: (and (< v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 2374#L246_accept_S3 [1295] L246_accept_S3-->L247_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[hdr.topology.port] 2375#L247_accept_S3 [1641] L247_accept_S3-->L248_accept_S3: Formula: (and (< v_hdr.topology.port_19 65536) (<= 0 v_hdr.topology.port_19))  InVars {hdr.topology.port=v_hdr.topology.port_19}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[] 2295#L248_accept_S3 [1239] L248_accept_S3-->L249_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 2243#L249_accept_S3 [1201] L249_accept_S3-->L250_accept_S3: Formula: (and (< v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 2244#L250_accept_S3 [1451] L250_accept_S3-->L251_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[hdr.topology.mac] 2372#L251_accept_S3 [1293] L251_accept_S3-->L252_accept_S3: Formula: (and (< v_hdr.topology.mac_13 281474976710656) (<= 0 v_hdr.topology.mac_13))  InVars {hdr.topology.mac=v_hdr.topology.mac_13}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[] 2373#L252_accept_S3 [1471] L252_accept_S3-->L253_accept_S3: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 2248#L253_accept_S3 [1207] L253_accept_S3-->L254_accept_S3: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_10) (< v_meta.intrinsic_metadata.ingress_global_timestamp_10 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[] 2249#L254_accept_S3 [1394] L254_accept_S3-->L255_accept_S3: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 2492#L255_accept_S3 [1477] L255_accept_S3-->L256_accept_S3: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_9))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 2561#L256_accept_S3 [1479] L256_accept_S3-->L257_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 2099#L257_accept_S3 [1126] L257_accept_S3-->L258_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 2100#L258_accept_S3 [1178] L258_accept_S3-->L259_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 2210#L259_accept_S3 [1183] L259_accept_S3-->L260_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 2217#L260_accept_S3 [1186] L260_accept_S3-->L261_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 2221#L261_accept_S3 [1192] L261_accept_S3-->L262_accept_S3: Formula: (= v_meta.accepted_29 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_29}  AuxVars[]  AssignedVars[meta.accepted] 2231#L262_accept_S3 [1435] L262_accept_S3-->L263_accept_S3: Formula: (= v_meta.period_26 0)  InVars {}  OutVars{meta.period=v_meta.period_26}  AuxVars[]  AssignedVars[meta.period] 2345#L263_accept_S3 [1272] L263_accept_S3-->L264_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 2346#L264_accept_S3 [1350] L264_accept_S3-->L265_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 2448#L265_accept_S3 [1589] L265_accept_S3-->L266_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 2478#L266_accept_S3 [1384] L266_accept_S3-->L267_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 2479#L267_accept_S3 [1666] L267_accept_S3-->L268_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 2583#L268_accept_S3 [1529] L268_accept_S3-->L269_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 2584#L269_accept_S3 [1672] L269_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 2268#havocProcedureFINAL_accept_S3 [1221] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2104#havocProcedureEXIT_accept_S3 >[1823] havocProcedureEXIT_accept_S3-->L346-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2105#L346-D64 [1454] L346-D64-->L346_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2251#L346_accept_S3 [1289] L346_accept_S3-->L346_accept_S3-D31: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2364#L346_accept_S3-D31 [1514] L346_accept_S3-D31-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 1993#_parser_packetParserENTRY_accept_S3 [1323] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2087#_parser_packetParserENTRY_accept_S3-D58 [1121] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2088#startENTRY_accept_S3 [1570] startENTRY_accept_S3-->L440_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2602#L440_accept_S3 [1616] L440_accept_S3-->L440-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_40 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[] 2614#L440-1_accept_S3 [1081] L440-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2642#startEXIT_accept_S3 >[1797] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2641#_parser_packetParserFINAL-D82 [1206] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2640#_parser_packetParserFINAL_accept_S3 [1595] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2639#_parser_packetParserEXIT_accept_S3 >[1756] _parser_packetParserEXIT_accept_S3-->L347-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2638#L347-D70 [1107] L347-D70-->L347_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2635#L347_accept_S3 [1393] L347_accept_S3-->L347_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2636#L347_accept_S3-D4 [1415] L347_accept_S3-D4-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2637#verifyChecksumFINAL_accept_S3 [1583] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2634#verifyChecksumEXIT_accept_S3 >[1724] verifyChecksumEXIT_accept_S3-->L348-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2633#L348-D73 [1160] L348-D73-->L348_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2125#L348_accept_S3 [1219] L348_accept_S3-->L348_accept_S3-D28: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2632#L348_accept_S3-D28 [1108] L348_accept_S3-D28-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2532#ingressENTRY_accept_S3 [1442] ingressENTRY_accept_S3-->L288_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 2533#L288_accept_S3 [1496] L288_accept_S3-->L289_accept_S3: Formula: (= v_meta.accepted_21 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_21}  AuxVars[]  AssignedVars[meta.accepted] 2570#L289_accept_S3 [1498] L289_accept_S3-->L289-2_accept_S3: Formula: (not (= 56577 v_hdr.ethernet.etherType_27))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 2303#L289-2_accept_S3 [1261] L289-2_accept_S3-->L310_accept_S3: Formula: (not (= v_meta.accepted_24 1))  InVars {meta.accepted=v_meta.accepted_24}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[] 2309#L310_accept_S3 [1103] L310_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2648#ingressEXIT_accept_S3 >[1872] ingressEXIT_accept_S3-->L349-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2470#L349-D121 [1372] L349-D121-->L349_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2322#L349_accept_S3 [1560] L349_accept_S3-->L349_accept_S3-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2321#L349_accept_S3-D40 [1259] L349_accept_S3-D40-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2323#egressFINAL_accept_S3 [1545] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2590#egressEXIT_accept_S3 >[1880] egressEXIT_accept_S3-->L350-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2607#L350-D100 [1694] L350-D100-->L350_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2079#L350_accept_S3 [1366] L350_accept_S3-->L350_accept_S3-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2465#L350_accept_S3-D10 [1541] L350_accept_S3-D10-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2078#createChecksumFINAL_accept_S3 [1117] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2080#createChecksumEXIT_accept_S3 >[1785] createChecksumEXIT_accept_S3-->L351-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2053#L351-D85 [1106] L351-D85-->L351_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2054#L351_accept_S3 [1331] L351_accept_S3-->L352-1_accept_S3: Formula: v_forward_30  InVars {forward=v_forward_30}  OutVars{forward=v_forward_30}  AuxVars[]  AssignedVars[] 2421#L352-1_accept_S3 [1449] L352-1_accept_S3-->L356_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_31 0))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_31}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.accepted=v_meta.accepted_31}  AuxVars[]  AssignedVars[_p4ltl_0] 2069#L356_accept_S3 [1114] L356_accept_S3-->L357_accept_S3: Formula: (= v__p4ltl_2_12 (mod (+ (* (mod (select v_protect_c_last_primary_18 0) 281474976710656) 281474976710655) (mod v_standard_metadata.ingress_global_timestamp_22 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_22}  OutVars{_p4ltl_2=v__p4ltl_2_12, protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_22}  AuxVars[]  AssignedVars[_p4ltl_2] 2070#L357_accept_S3 [1120] L357_accept_S3-->L358_accept_S3: Formula: (let ((.cse0 (<= v__p4ltl_2_9 v_meta.period_31))) (or (and v__p4ltl_1_7 .cse0) (and (not v__p4ltl_1_7) (not .cse0))))  InVars {_p4ltl_2=v__p4ltl_2_9, meta.period=v_meta.period_31}  OutVars{_p4ltl_2=v__p4ltl_2_9, _p4ltl_1=v__p4ltl_1_7, meta.period=v_meta.period_31}  AuxVars[]  AssignedVars[_p4ltl_1] 2086#L358_accept_S3 [1460] L358_accept_S3-->L359_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_48 v_meta.secondary_26))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_48, meta.secondary=v_meta.secondary_26}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.secondary=v_meta.secondary_26, standard_metadata.ingress_port=v_standard_metadata.ingress_port_48}  AuxVars[]  AssignedVars[_p4ltl_3] 2076#L359_accept_S3 [1116] L359_accept_S3-->L360_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_26 v_standard_metadata.ingress_port_46))) (or (and v__p4ltl_4_7 .cse0) (and (not v__p4ltl_4_7) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 2077#L360_accept_S3 [1310] L360_accept_S3-->L361_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_34 1))) (or (and (not .cse0) (not v__p4ltl_5_7)) (and v__p4ltl_5_7 .cse0)))  InVars {meta.accepted=v_meta.accepted_34}  OutVars{_p4ltl_5=v__p4ltl_5_7, meta.accepted=v_meta.accepted_34}  AuxVars[]  AssignedVars[_p4ltl_5] 2396#L361_accept_S3 [1603] L361_accept_S3-->L362_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_29 v_meta.secondary_29))) (or (and v__p4ltl_6_7 (not .cse0)) (and .cse0 (not v__p4ltl_6_7))))  InVars {meta.primary=v_meta.primary_29, meta.secondary=v_meta.secondary_29}  OutVars{meta.secondary=v_meta.secondary_29, _p4ltl_6=v__p4ltl_6_7, meta.primary=v_meta.primary_29}  AuxVars[]  AssignedVars[_p4ltl_6] 2172#L362_accept_S3 [1159] L362_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_35))) (or (and (not .cse0) (not v__p4ltl_7_7)) (and v__p4ltl_7_7 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{_p4ltl_7=v__p4ltl_7_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[_p4ltl_7] 2173#mainFINAL_accept_S3 [1214] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2257#mainEXIT_accept_S3 >[1807] mainEXIT_accept_S3-->L368-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2523#L368-1-D103 [1427] L368-1-D103-->L368-1_accept_S3: Formula: (and v__p4ltl_7_11 v__p4ltl_6_11)  InVars {_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11}  OutVars{_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11}  AuxVars[]  AssignedVars[] 2507#L368-1_accept_S3 
[2023-02-06 19:09:43,938 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:09:43,938 INFO  L85        PathProgramCache]: Analyzing trace with hash 126671937, now seen corresponding path program 1 times
[2023-02-06 19:09:43,938 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:09:43,939 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [2002088315]
[2023-02-06 19:09:43,939 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:09:43,939 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:09:43,950 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:43,984 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:09:43,989 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:44,016 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:44,019 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:44,027 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:09:44,029 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:44,032 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:44,033 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:44,034 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:09:44,035 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:44,041 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:09:44,044 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:44,049 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 92
[2023-02-06 19:09:44,050 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:44,051 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 97
[2023-02-06 19:09:44,052 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:44,054 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 118
[2023-02-06 19:09:44,062 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:44,071 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:44,074 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:44,077 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:09:44,078 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:44,079 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:44,079 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:44,080 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:09:44,080 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:44,081 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:09:44,083 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:44,083 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 92
[2023-02-06 19:09:44,084 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:44,084 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 97
[2023-02-06 19:09:44,085 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:44,086 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:09:44,087 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:09:44,087 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [2002088315]
[2023-02-06 19:09:44,087 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [2002088315] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:09:44,087 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:09:44,087 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [8] imperfect sequences [] total 8
[2023-02-06 19:09:44,087 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1212611387]
[2023-02-06 19:09:44,087 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:09:44,088 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:09:44,088 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:09:44,089 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 8 interpolants.
[2023-02-06 19:09:44,089 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=20, Invalid=36, Unknown=0, NotChecked=0, Total=56
[2023-02-06 19:09:44,089 INFO  L87              Difference]: Start difference. First operand 670 states and 713 transitions. cyclomatic complexity: 45 Second operand  has 8 states, 8 states have (on average 25.0) internal successors, (200), 3 states have internal predecessors, (200), 2 states have call successors, (17), 6 states have call predecessors, (17), 2 states have return successors, (16), 2 states have call predecessors, (16), 2 states have call successors, (16)
[2023-02-06 19:09:44,766 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:09:44,766 INFO  L93              Difference]: Finished difference Result 942 states and 1000 transitions.
[2023-02-06 19:09:44,766 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 13 states. 
[2023-02-06 19:09:44,767 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 942 states and 1000 transitions.
[2023-02-06 19:09:44,772 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-02-06 19:09:44,776 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 942 states to 942 states and 1000 transitions.
[2023-02-06 19:09:44,776 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 626
[2023-02-06 19:09:44,777 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 626
[2023-02-06 19:09:44,777 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 942 states and 1000 transitions.
[2023-02-06 19:09:44,778 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:09:44,778 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 942 states and 1000 transitions.
[2023-02-06 19:09:44,778 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 942 states and 1000 transitions.
[2023-02-06 19:09:44,788 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 942 to 673.
[2023-02-06 19:09:44,789 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 673 states, 534 states have (on average 1.0805243445692885) internal successors, (577), 537 states have internal predecessors, (577), 67 states have call successors, (67), 67 states have call predecessors, (67), 72 states have return successors, (72), 69 states have call predecessors, (72), 66 states have call successors, (72)
[2023-02-06 19:09:44,791 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 673 states to 673 states and 716 transitions.
[2023-02-06 19:09:44,791 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 673 states and 716 transitions.
[2023-02-06 19:09:44,791 INFO  L399   stractBuchiCegarLoop]: Abstraction has 673 states and 716 transitions.
[2023-02-06 19:09:44,791 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 3 ============
[2023-02-06 19:09:44,791 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 673 states and 716 transitions.
[2023-02-06 19:09:44,793 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:09:44,793 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:09:44,793 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:09:44,794 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:44,794 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:44,797 INFO  L752   eck$LassoCheckResult]: Stem: 4232#ULTIMATE.startENTRY_NONWA [1182] ULTIMATE.startENTRY_NONWA-->L368-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4267#L368-1_T0_init [1492] L368-1_T0_init-->L368_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4036#L368_T0_init [1379] L368_T0_init-->L368_T0_init-D8: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4526#L368_T0_init-D8 [1486] L368_T0_init-D8-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4058#mainENTRY_T0_init [1671] mainENTRY_T0_init-->mainENTRY_T0_init-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4502#mainENTRY_T0_init-D14 [1354] mainENTRY_T0_init-D14-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4503#havocProcedureENTRY_T0_init [1376] havocProcedureENTRY_T0_init-->L211_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 4371#L211_T0_init [1258] L211_T0_init-->L212_T0_init: Formula: (not v_forward_26)  InVars {}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[forward] 4372#L212_T0_init [1335] L212_T0_init-->L213_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 4479#L213_T0_init [1536] L213_T0_init-->L214_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_42) (< v_standard_metadata.ingress_port_42 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[] 4458#L214_T0_init [1319] L214_T0_init-->L215_T0_init: Formula: (= v_standard_metadata.egress_spec_22 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_22}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 4459#L215_T0_init [1601] L215_T0_init-->L216_T0_init: Formula: (= 0 v_standard_metadata.egress_port_22)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_22}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 4315#L216_T0_init [1218] L216_T0_init-->L217_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 4316#L217_T0_init [1537] L217_T0_init-->L218_T0_init: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 4480#L218_T0_init [1337] L218_T0_init-->L219_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 4481#L219_T0_init [1348] L219_T0_init-->L220_T0_init: Formula: (and (< v_standard_metadata.packet_length_9 4294967296) (<= 0 v_standard_metadata.packet_length_9))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_9}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[] 4497#L220_T0_init [1693] L220_T0_init-->L221_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 4506#L221_T0_init [1356] L221_T0_init-->L222_T0_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_13) (< v_standard_metadata.enq_timestamp_13 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[] 4136#L222_T0_init [1119] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 4101#L223_T0_init [1104] L223_T0_init-->L224_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 4102#L224_T0_init [1548] L224_T0_init-->L225_T0_init: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 4204#L225_T0_init [1150] L225_T0_init-->L226_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 4097#L226_T0_init [1102] L226_T0_init-->L227_T0_init: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_14) (< v_standard_metadata.deq_qdepth_14 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[] 4098#L227_T0_init [1419] L227_T0_init-->L228_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 4340#L228_T0_init [1235] L228_T0_init-->L229_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_19) (< v_standard_metadata.ingress_global_timestamp_19 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_19}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_19}  AuxVars[]  AssignedVars[] 4341#L229_T0_init [1491] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 4078#L230_T0_init [1093] L230_T0_init-->L231_T0_init: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 4079#L231_T0_init [1129] L231_T0_init-->L232_T0_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 4159#L232_T0_init [1184] L232_T0_init-->L233_T0_init: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 4269#L233_T0_init [1639] L233_T0_init-->L234_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 4205#L234_T0_init [1151] L234_T0_init-->L235_T0_init: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 4186#L235_T0_init [1142] L235_T0_init-->L236_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 4187#L236_T0_init [1617] L236_T0_init-->L237_T0_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 4468#L237_T0_init [1324] L237_T0_init-->L238_T0_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ethernet_2 false))  InVars {emit=v_emit_12, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_11, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 4356#L238_T0_init [1246] L238_T0_init-->L239_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 4357#L239_T0_init [1506] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 4437#L240_T0_init [1300] L240_T0_init-->L241_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 4144#L241_T0_init [1123] L241_T0_init-->L242_T0_init: Formula: (and (< v_hdr.ethernet.etherType_33 65536) (<= 0 v_hdr.ethernet.etherType_33))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[] 4145#L242_T0_init [1604] L242_T0_init-->L243_T0_init: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 4659#L243_T0_init [1642] L243_T0_init-->L244_T0_init: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_2 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 4541#L244_T0_init [1392] L244_T0_init-->L245_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 4542#L245_T0_init [1613] L245_T0_init-->L246_T0_init: Formula: (and (<= 0 v_hdr.topology.identifier_11) (< v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 4540#L246_T0_init [1391] L246_T0_init-->L247_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[hdr.topology.port] 4325#L247_T0_init [1226] L247_T0_init-->L248_T0_init: Formula: (and (<= 0 v_hdr.topology.port_15) (< v_hdr.topology.port_15 65536))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 4326#L248_T0_init [1563] L248_T0_init-->L249_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[hdr.topology.prefix] 4645#L249_T0_init [1680] L249_T0_init-->L250_T0_init: Formula: (and (<= 0 v_hdr.topology.prefix_14) (< v_hdr.topology.prefix_14 4294967296))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_14}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[] 4412#L250_T0_init [1287] L250_T0_init-->L251_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 4413#L251_T0_init [1401] L251_T0_init-->L252_T0_init: Formula: (and (<= 0 v_hdr.topology.mac_11) (< v_hdr.topology.mac_11 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 4504#L252_T0_init [1355] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 4505#L253_T0_init [1382] L253_T0_init-->L254_T0_init: Formula: (and (< v_meta.intrinsic_metadata.ingress_global_timestamp_11 281474976710656) (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_11))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[] 4469#L254_T0_init [1326] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 4057#L255_T0_init [1088] L255_T0_init-->L256_T0_init: Formula: (and (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_14) (< v_meta.intrinsic_metadata.egress_global_timestamp_14 281474976710656))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_14}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[] 4059#L256_T0_init [1333] L256_T0_init-->L257_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 4273#L257_T0_init [1187] L257_T0_init-->L258_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 4274#L258_T0_init [1656] L258_T0_init-->L259_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 4613#L259_T0_init [1478] L259_T0_init-->L260_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 4265#L260_T0_init [1181] L260_T0_init-->L261_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 4266#L261_T0_init [1633] L261_T0_init-->L262_T0_init: Formula: (= v_meta.accepted_30 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_30}  AuxVars[]  AssignedVars[meta.accepted] 4452#L262_T0_init [1314] L262_T0_init-->L263_T0_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 4453#L263_T0_init [1370] L263_T0_init-->L264_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 4518#L264_T0_init [1647] L264_T0_init-->L265_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 4632#L265_T0_init [1530] L265_T0_init-->L266_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 4402#L266_T0_init [1278] L266_T0_init-->L267_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 4403#L267_T0_init [1439] L267_T0_init-->L268_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 4486#L268_T0_init [1342] L268_T0_init-->L269_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 4487#L269_T0_init [1596] L269_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 4658#havocProcedureFINAL_T0_init [1605] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4376#havocProcedureEXIT_T0_init >[1800] havocProcedureEXIT_T0_init-->L346-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4216#L346-D65 [1157] L346-D65-->L346_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4192#L346_T0_init [1193] L346_T0_init-->L346_T0_init-D32: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4279#L346_T0_init-D32 [1208] L346_T0_init-D32-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4263#_parser_packetParserENTRY_T0_init [1180] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4264#_parser_packetParserENTRY_T0_init-D59 [1587] _parser_packetParserENTRY_T0_init-D59-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4422#startENTRY_T0_init [1292] startENTRY_T0_init-->L440_T0_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 4423#L440_T0_init [1644] L440_T0_init-->L440-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_38 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  AuxVars[]  AssignedVars[] 4582#L440-1_T0_init [1438] L440-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4431#startEXIT_T0_init >[1821] startEXIT_T0_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4432#_parser_packetParserFINAL-D83 [1301] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4191#_parser_packetParserFINAL_T0_init [1146] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4193#_parser_packetParserEXIT_T0_init >[1718] _parser_packetParserEXIT_T0_init-->L347-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4411#L347-D71 [1285] L347-D71-->L347_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4229#L347_T0_init [1452] L347_T0_init-->L347_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4498#L347_T0_init-D5 [1349] L347_T0_init-D5-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4228#verifyChecksumFINAL_T0_init [1161] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4230#verifyChecksumEXIT_T0_init >[1711] verifyChecksumEXIT_T0_init-->L348-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4236#L348-D74 [1400] L348-D74-->L348_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4164#L348_T0_init [1614] L348_T0_init-->L348_T0_init-D29: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4163#L348_T0_init-D29 [1132] L348_T0_init-D29-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4165#ingressENTRY_T0_init [1144] ingressENTRY_T0_init-->L288_T0_init: Formula: (not (= v_hdr.ethernet.etherType_23 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  AuxVars[]  AssignedVars[] 4188#L288_T0_init [1490] L288_T0_init-->L289_T0_init: Formula: (= v_meta.accepted_27 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 4307#L289_T0_init [1213] L289_T0_init-->L289-2_T0_init: Formula: (not (= 56577 v_hdr.ethernet.etherType_21))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  AuxVars[]  AssignedVars[] 4308#L289-2_T0_init [1673] L289-2_T0_init-->L311_T0_init: Formula: (= v_meta.accepted_17 1)  InVars {meta.accepted=v_meta.accepted_17}  OutVars{meta.accepted=v_meta.accepted_17}  AuxVars[]  AssignedVars[] 4091#L311_T0_init [1611] L311_T0_init-->L311_T0_init-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4646#L311_T0_init-D53 [1564] L311_T0_init-D53-->l2_c_l2_forwarding.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4647#l2_c_l2_forwarding.applyENTRY_T0_init [1698] l2_c_l2_forwarding.applyENTRY_T0_init-->L339_T0_init: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_18))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_18}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_18}  AuxVars[]  AssignedVars[] 4090#L339_T0_init [1099] L339_T0_init-->L339-1_T0_init: Formula: (not (= v_l2_c_l2_forwarding.action_run_16 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  AuxVars[]  AssignedVars[] 4093#L339-1_T0_init [1600] L339-1_T0_init-->l2_c_l2_forwarding.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4590#l2_c_l2_forwarding.applyEXIT_T0_init >[1791] l2_c_l2_forwarding.applyEXIT_T0_init-->L310-D110: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4591#L310-D110 [1507] L310-D110-->L310_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4624#L310_T0_init [1200] L310_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4707#ingressEXIT_T0_init >[1803] ingressEXIT_T0_init-->L349-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4626#L349-D122 [1526] L349-D122-->L349_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4069#L349_T0_init [1578] L349_T0_init-->L349_T0_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4652#L349_T0_init-D41 [1695] L349_T0_init-D41-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4573#egressFINAL_T0_init [1429] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4068#egressEXIT_T0_init >[1787] egressEXIT_T0_init-->L350-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4070#L350-D101 [1456] L350-D101-->L350_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4218#L350_T0_init [1549] L350_T0_init-->L350_T0_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4448#L350_T0_init-D11 [1311] L350_T0_init-D11-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4405#createChecksumFINAL_T0_init [1280] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4217#createChecksumEXIT_T0_init >[1811] createChecksumEXIT_T0_init-->L351-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4219#L351-D86 [1501] L351-D86-->L351_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4622#L351_T0_init [1635] L351_T0_init-->L352-1_T0_init: Formula: v_forward_28  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 4047#L352-1_T0_init [1083] L352-1_T0_init-->L356_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_36 0))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {meta.accepted=v_meta.accepted_36}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.accepted=v_meta.accepted_36}  AuxVars[]  AssignedVars[_p4ltl_0] 4048#L356_T0_init [1255] L356_T0_init-->L357_T0_init: Formula: (= v__p4ltl_2_7 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_20 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_20}  OutVars{_p4ltl_2=v__p4ltl_2_7, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_20}  AuxVars[]  AssignedVars[_p4ltl_2] 4369#L357_T0_init [1304] L357_T0_init-->L358_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_2_10 v_meta.period_32))) (or (and (not v__p4ltl_1_8) (not .cse0)) (and v__p4ltl_1_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_10, meta.period=v_meta.period_32}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_32}  AuxVars[]  AssignedVars[_p4ltl_1] 4443#L358_T0_init [1677] L358_T0_init-->L359_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_50 v_meta.secondary_28))) (or (and v__p4ltl_3_8 .cse0) (and (not .cse0) (not v__p4ltl_3_8))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_50, meta.secondary=v_meta.secondary_28}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.secondary=v_meta.secondary_28, standard_metadata.ingress_port=v_standard_metadata.ingress_port_50}  AuxVars[]  AssignedVars[_p4ltl_3] 4488#L359_T0_init [1343] L359_T0_init-->L360_T0_init: Formula: (let ((.cse0 (= v_meta.primary_27 v_standard_metadata.ingress_port_47))) (or (and (not .cse0) (not v__p4ltl_4_8)) (and v__p4ltl_4_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_47, meta.primary=v_meta.primary_27}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_47, meta.primary=v_meta.primary_27, _p4ltl_4=v__p4ltl_4_8}  AuxVars[]  AssignedVars[_p4ltl_4] 4253#L360_T0_init [1173] L360_T0_init-->L361_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_33 1))) (or (and (not v__p4ltl_5_6) (not .cse0)) (and v__p4ltl_5_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_33}  OutVars{_p4ltl_5=v__p4ltl_5_6, meta.accepted=v_meta.accepted_33}  AuxVars[]  AssignedVars[_p4ltl_5] 4254#L361_T0_init [1244] L361_T0_init-->L362_T0_init: Formula: (let ((.cse0 (= v_meta.primary_28 v_meta.secondary_25))) (or (and .cse0 (not v__p4ltl_6_6)) (and v__p4ltl_6_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_28, meta.secondary=v_meta.secondary_25}  OutVars{meta.secondary=v_meta.secondary_25, _p4ltl_6=v__p4ltl_6_6, meta.primary=v_meta.primary_28}  AuxVars[]  AssignedVars[_p4ltl_6] 4035#L362_T0_init [1079] L362_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_34))) (or (and v__p4ltl_7_6 .cse0) (and (not .cse0) (not v__p4ltl_7_6))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  OutVars{_p4ltl_7=v__p4ltl_7_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  AuxVars[]  AssignedVars[_p4ltl_7] 4037#mainFINAL_T0_init [1352] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4500#mainEXIT_T0_init >[1825] mainEXIT_T0_init-->L368-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4327#L368-1-D104 [1228] L368-1-D104-->L368-1_accept_S2: Formula: (and v__p4ltl_5_9 v__p4ltl_4_9 v__p4ltl_7_10 v__p4ltl_6_10)  InVars {_p4ltl_6=v__p4ltl_6_10, _p4ltl_7=v__p4ltl_7_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_6=v__p4ltl_6_10, _p4ltl_7=v__p4ltl_7_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 4231#L368-1_accept_S2 [1163] L368-1_accept_S2-->L368_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4039#L368_accept_S2 [1424] L368_accept_S2-->L368_accept_S2-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4568#L368_accept_S2-D9 [1521] L368_accept_S2-D9-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4042#mainENTRY_accept_S2 [1105] mainENTRY_accept_S2-->mainENTRY_accept_S2-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4103#mainENTRY_accept_S2-D15 [1678] mainENTRY_accept_S2-D15-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4586#havocProcedureENTRY_accept_S2 [1445] havocProcedureENTRY_accept_S2-->L211_accept_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 4587#L211_accept_S2 [1662] L211_accept_S2-->L212_accept_S2: Formula: (not v_forward_25)  InVars {}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[forward] 4409#L212_accept_S2 [1283] L212_accept_S2-->L213_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_43}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 4410#L213_accept_S2 [1500] L213_accept_S2-->L214_accept_S2: Formula: (and (<= 0 v_standard_metadata.ingress_port_40) (< v_standard_metadata.ingress_port_40 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[] 4329#L214_accept_S2 [1230] L214_accept_S2-->L215_accept_S2: Formula: (= v_standard_metadata.egress_spec_24 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_24}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 4330#L215_accept_S2 [1627] L215_accept_S2-->L216_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_24)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_24}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 4482#L216_accept_S2 [1338] L216_accept_S2-->L217_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 4483#L217_accept_S2 [1558] L217_accept_S2-->L218_accept_S2: Formula: (and (< v_standard_metadata.instance_type_13 4294967296) (<= 0 v_standard_metadata.instance_type_13))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_13}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[] 4576#L218_accept_S2 [1433] L218_accept_S2-->L219_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 4577#L219_accept_S2 [1691] L219_accept_S2-->L220_accept_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 4451#L220_accept_S2 [1313] L220_accept_S2-->L221_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 4385#L221_accept_S2 [1267] L221_accept_S2-->L222_accept_S2: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 4257#L222_accept_S2 [1176] L222_accept_S2-->L223_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 4258#L223_accept_S2 [1687] L223_accept_S2-->L224_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 4404#L224_accept_S2 [1279] L224_accept_S2-->L225_accept_S2: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_11) (< v_standard_metadata.deq_timedelta_11 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[] 4259#L225_accept_S2 [1177] L225_accept_S2-->L226_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 4260#L226_accept_S2 [1531] L226_accept_S2-->L227_accept_S2: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 4207#L227_accept_S2 [1153] L227_accept_S2-->L228_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 4041#L228_accept_S2 [1082] L228_accept_S2-->L229_accept_S2: Formula: (and (< v_standard_metadata.ingress_global_timestamp_18 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_18))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[] 4043#L229_accept_S2 [1112] L229_accept_S2-->L230_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 4120#L230_accept_S2 [1648] L230_accept_S2-->L231_accept_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_12) (< v_standard_metadata.egress_global_timestamp_12 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[] 4484#L231_accept_S2 [1339] L231_accept_S2-->L232_accept_S2: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 4197#L232_accept_S2 [1149] L232_accept_S2-->L233_accept_S2: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 4198#L233_accept_S2 [1410] L233_accept_S2-->L234_accept_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 4319#L234_accept_S2 [1220] L234_accept_S2-->L235_accept_S2: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 4283#L235_accept_S2 [1196] L235_accept_S2-->L236_accept_S2: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 4284#L236_accept_S2 [1663] L236_accept_S2-->L237_accept_S2: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 4349#L237_accept_S2 [1241] L237_accept_S2-->L238_accept_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_3 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 4277#L238_accept_S2 [1191] L238_accept_S2-->L239_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 4278#L239_accept_S2 [1386] L239_accept_S2-->L240_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 4533#L240_accept_S2 [1387] L240_accept_S2-->L241_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 4534#L241_accept_S2 [1535] L241_accept_S2-->L242_accept_S2: Formula: (and (< v_hdr.ethernet.etherType_30 65536) (<= 0 v_hdr.ethernet.etherType_30))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 4447#L242_accept_S2 [1309] L242_accept_S2-->L243_accept_S2: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 4444#L243_accept_S2 [1306] L243_accept_S2-->L244_accept_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.topology_4 false))  InVars {emit=v_emit_22, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_21, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 4445#L244_accept_S2 [1407] L244_accept_S2-->L245_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 4554#L245_accept_S2 [1453] L245_accept_S2-->L246_accept_S2: Formula: (and (< v_hdr.topology.identifier_13 4294967296) (<= 0 v_hdr.topology.identifier_13))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_13}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[] 4531#L246_accept_S2 [1385] L246_accept_S2-->L247_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 4532#L247_accept_S2 [1561] L247_accept_S2-->L248_accept_S2: Formula: (and (< v_hdr.topology.port_20 65536) (<= 0 v_hdr.topology.port_20))  InVars {hdr.topology.port=v_hdr.topology.port_20}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[] 4461#L248_accept_S2 [1321] L248_accept_S2-->L249_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[hdr.topology.prefix] 4462#L249_accept_S2 [1699] L249_accept_S2-->L250_accept_S2: Formula: (and (< v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 4654#L250_accept_S2 [1586] L250_accept_S2-->L251_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 4420#L251_accept_S2 [1291] L251_accept_S2-->L252_accept_S2: Formula: (and (<= 0 v_hdr.topology.mac_14) (< v_hdr.topology.mac_14 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_14}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[] 4421#L252_accept_S2 [1396] L252_accept_S2-->L253_accept_S2: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 4545#L253_accept_S2 [1464] L253_accept_S2-->L254_accept_S2: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_9) (< v_meta.intrinsic_metadata.ingress_global_timestamp_9 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 4489#L254_accept_S2 [1344] L254_accept_S2-->L255_accept_S2: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 4490#L255_accept_S2 [1353] L255_accept_S2-->L256_accept_S2: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_10))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 4501#L256_accept_S2 [1584] L256_accept_S2-->L257_accept_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 4639#L257_accept_S2 [1544] L257_accept_S2-->L258_accept_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 4569#L258_accept_S2 [1425] L258_accept_S2-->L259_accept_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 4570#L259_accept_S2 [1559] L259_accept_S2-->L260_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 4348#L260_accept_S2 [1240] L260_accept_S2-->L261_accept_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 4220#L261_accept_S2 [1158] L261_accept_S2-->L262_accept_S2: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 4221#L262_accept_S2 [1416] L262_accept_S2-->L263_accept_S2: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 4519#L263_accept_S2 [1373] L263_accept_S2-->L264_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 4520#L264_accept_S2 [1395] L264_accept_S2-->L265_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 4074#L265_accept_S2 [1091] L265_accept_S2-->L266_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 4075#L266_accept_S2 [1262] L266_accept_S2-->L267_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 4378#L267_accept_S2 [1509] L267_accept_S2-->L268_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 4599#L268_accept_S2 [1465] L268_accept_S2-->L269_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 4600#L269_accept_S2 [1511] L269_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 4556#havocProcedureFINAL_accept_S2 [1411] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4507#havocProcedureEXIT_accept_S2 >[1767] havocProcedureEXIT_accept_S2-->L346-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4508#L346-D66 [1398] L346-D66-->L346_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4202#L346_accept_S2 [1624] L346_accept_S2-->L346_accept_S2-D33: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4535#L346_accept_S2-D33 [1388] L346_accept_S2-D33-->_parser_packetParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4110#_parser_packetParserENTRY_accept_S2 [1552] _parser_packetParserENTRY_accept_S2-->_parser_packetParserENTRY_accept_S2-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4643#_parser_packetParserENTRY_accept_S2-D60 [1572] _parser_packetParserENTRY_accept_S2-D60-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4109#startENTRY_accept_S2 [1109] startENTRY_accept_S2-->L440_accept_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 4111#L440_accept_S2 [1525] L440_accept_S2-->L440-1_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_42 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[] 4629#L440-1_accept_S2 [1668] L440-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4336#startEXIT_accept_S2 >[1745] startEXIT_accept_S2-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4337#_parser_packetParserFINAL-D84 [1546] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4623#_parser_packetParserFINAL_accept_S2 [1504] _parser_packetParserFINAL_accept_S2-->_parser_packetParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4201#_parser_packetParserEXIT_accept_S2 >[1818] _parser_packetParserEXIT_accept_S2-->L347-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4203#L347-D72 [1621] L347-D72-->L347_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4195#L347_accept_S2 [1148] L347_accept_S2-->L347_accept_S2-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4196#L347_accept_S2-D6 [1450] L347_accept_S2-D6-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4270#verifyChecksumFINAL_accept_S2 [1185] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4271#verifyChecksumEXIT_accept_S2 >[1861] verifyChecksumEXIT_accept_S2-->L348-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4362#L348-D75 [1565] L348-D75-->L348_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4049#L348_accept_S2 [1084] L348_accept_S2-->L348_accept_S2-D30: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4050#L348_accept_S2-D30 [1592] L348_accept_S2-D30-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4561#ingressENTRY_accept_S2 [1418] ingressENTRY_accept_S2-->L288_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 4562#L288_accept_S2 [1422] L288_accept_S2-->L289_accept_S2: Formula: (= v_meta.accepted_22 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[meta.accepted] 4485#L289_accept_S2 [1341] L289_accept_S2-->L289-2_accept_S2: Formula: (not (= 56577 v_hdr.ethernet.etherType_25))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  AuxVars[]  AssignedVars[] 4446#L289-2_accept_S2 [1307] L289-2_accept_S2-->L311_accept_S2: Formula: (= v_meta.accepted_25 1)  InVars {meta.accepted=v_meta.accepted_25}  OutVars{meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[] 4345#L311_accept_S2 [1632] L311_accept_S2-->L311_accept_S2-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4625#L311_accept_S2-D54 [1512] L311_accept_S2-D54-->l2_c_l2_forwarding.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4605#l2_c_l2_forwarding.applyENTRY_accept_S2 [1470] l2_c_l2_forwarding.applyENTRY_accept_S2-->L339_accept_S2: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_22))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  AuxVars[]  AssignedVars[] 4606#L339_accept_S2 [1523] L339_accept_S2-->L339-1_accept_S2: Formula: (not (= v_l2_c_l2_forwarding.action_run_24 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_24}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_24}  AuxVars[]  AssignedVars[] 4346#L339-1_accept_S2 [1640] L339-1_accept_S2-->l2_c_l2_forwarding.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4563#l2_c_l2_forwarding.applyEXIT_accept_S2 >[1866] l2_c_l2_forwarding.applyEXIT_accept_S2-->L310-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4564#L310-D111 [1520] L310-D111-->L310_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4627#L310_accept_S2 [1533] L310_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4601#ingressEXIT_accept_S2 >[1744] ingressEXIT_accept_S2-->L349-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4602#L349-D123 [1682] L349-D123-->L349_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4072#L349_accept_S2 [1547] L349_accept_S2-->L349_accept_S2-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4641#L349_accept_S2-D42 [1588] L349_accept_S2-D42-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4365#egressFINAL_accept_S2 [1253] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4071#egressEXIT_accept_S2 >[1832] egressEXIT_accept_S2-->L350-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4073#L350-D102 [1423] L350-D102-->L350_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4465#L350_accept_S2 [1631] L350_accept_S2-->L350_accept_S2-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4663#L350_accept_S2-D12 [1618] L350_accept_S2-D12-->createChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4464#createChecksumFINAL_accept_S2 [1322] createChecksumFINAL_accept_S2-->createChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4466#createChecksumEXIT_accept_S2 >[1766] createChecksumEXIT_accept_S2-->L351-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4610#L351-D87 [1476] L351-D87-->L351_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4611#L351_accept_S2 [1686] L351_accept_S2-->L352-1_accept_S2: Formula: v_forward_32  InVars {forward=v_forward_32}  OutVars{forward=v_forward_32}  AuxVars[]  AssignedVars[] 4614#L352-1_accept_S2 [1483] L352-1_accept_S2-->L356_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_32 0))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_32}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.accepted=v_meta.accepted_32}  AuxVars[]  AssignedVars[_p4ltl_0] 4615#L356_accept_S2 [1669] L356_accept_S2-->L357_accept_S2: Formula: (= v__p4ltl_2_11 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_21 281474976710656) (* (mod (select v_protect_c_last_primary_17 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_21}  OutVars{_p4ltl_2=v__p4ltl_2_11, protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_21}  AuxVars[]  AssignedVars[_p4ltl_2] 4636#L357_accept_S2 [1538] L357_accept_S2-->L358_accept_S2: Formula: (let ((.cse0 (<= v__p4ltl_2_8 v_meta.period_30))) (or (and v__p4ltl_1_6 .cse0) (and (not .cse0) (not v__p4ltl_1_6))))  InVars {_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_30}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_1=v__p4ltl_1_6, meta.period=v_meta.period_30}  AuxVars[]  AssignedVars[_p4ltl_1] 4038#L358_accept_S2 [1080] L358_accept_S2-->L359_accept_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_49 v_meta.secondary_27))) (or (and (not v__p4ltl_3_7) (not .cse0)) (and v__p4ltl_3_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_49, meta.secondary=v_meta.secondary_27}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.secondary=v_meta.secondary_27, standard_metadata.ingress_port=v_standard_metadata.ingress_port_49}  AuxVars[]  AssignedVars[_p4ltl_3] 4040#L359_accept_S2 [1156] L359_accept_S2-->L360_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_25 v_standard_metadata.ingress_port_45))) (or (and (not v__p4ltl_4_6) (not .cse0)) (and v__p4ltl_4_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 4210#L360_accept_S2 [1296] L360_accept_S2-->L361_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_35 1))) (or (and (not .cse0) (not v__p4ltl_5_8)) (and v__p4ltl_5_8 .cse0)))  InVars {meta.accepted=v_meta.accepted_35}  OutVars{_p4ltl_5=v__p4ltl_5_8, meta.accepted=v_meta.accepted_35}  AuxVars[]  AssignedVars[_p4ltl_5] 4418#L361_accept_S2 [1290] L361_accept_S2-->L362_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_30 v_meta.secondary_30))) (or (and v__p4ltl_6_8 (not .cse0)) (and (not v__p4ltl_6_8) .cse0)))  InVars {meta.primary=v_meta.primary_30, meta.secondary=v_meta.secondary_30}  OutVars{meta.secondary=v_meta.secondary_30, _p4ltl_6=v__p4ltl_6_8, meta.primary=v_meta.primary_30}  AuxVars[]  AssignedVars[_p4ltl_6] 4419#L362_accept_S2 [1336] L362_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_36))) (or (and .cse0 v__p4ltl_7_8) (and (not v__p4ltl_7_8) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  OutVars{_p4ltl_7=v__p4ltl_7_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  AuxVars[]  AssignedVars[_p4ltl_7] 4393#mainFINAL_accept_S2 [1270] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4394#mainEXIT_accept_S2 >[1749] mainEXIT_accept_S2-->L368-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4557#L368-1-D105 [1414] L368-1-D105-->L368-1_accept_S3: Formula: (and v__p4ltl_1_9 v__p4ltl_3_9 v__p4ltl_7_12 v__p4ltl_6_12 (not v__p4ltl_0_9))  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  AuxVars[]  AssignedVars[] 4558#L368-1_accept_S3 
[2023-02-06 19:09:44,799 INFO  L754   eck$LassoCheckResult]: Loop: 4558#L368-1_accept_S3 [1431] L368-1_accept_S3-->L368_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4100#L368_accept_S3 [1277] L368_accept_S3-->L368_accept_S3-D7: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4099#L368_accept_S3-D7 [1101] L368_accept_S3-D7-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4052#mainENTRY_accept_S3 [1518] mainENTRY_accept_S3-->mainENTRY_accept_S3-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4628#mainENTRY_accept_S3-D13 [1667] mainENTRY_accept_S3-D13-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4666#havocProcedureENTRY_accept_S3 [1638] havocProcedureENTRY_accept_S3-->L211_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 4667#L211_accept_S3 [1696] L211_accept_S3-->L212_accept_S3: Formula: (not v_forward_24)  InVars {}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[forward] 4435#L212_accept_S3 [1298] L212_accept_S3-->L213_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_44}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 4436#L213_accept_S3 [1488] L213_accept_S3-->L214_accept_S3: Formula: (and (<= 0 v_standard_metadata.ingress_port_41) (< v_standard_metadata.ingress_port_41 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_41}  AuxVars[]  AssignedVars[] 4619#L214_accept_S3 [1510] L214_accept_S3-->L215_accept_S3: Formula: (= v_standard_metadata.egress_spec_23 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_23}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 4310#L215_accept_S3 [1217] L215_accept_S3-->L216_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_23)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_23}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 4311#L216_accept_S3 [1499] L216_accept_S3-->L217_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 4578#L217_accept_S3 [1434] L217_accept_S3-->L218_accept_S3: Formula: (and (<= 0 v_standard_metadata.instance_type_14) (< v_standard_metadata.instance_type_14 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_14}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[] 4579#L218_accept_S3 [1664] L218_accept_S3-->L219_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 4248#L219_accept_S3 [1170] L219_accept_S3-->L220_accept_S3: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 4249#L220_accept_S3 [1574] L220_accept_S3-->L221_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 4575#L221_accept_S3 [1430] L221_accept_S3-->L222_accept_S3: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_12) (< v_standard_metadata.enq_timestamp_12 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[] 4477#L222_accept_S3 [1334] L222_accept_S3-->L223_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 4478#L223_accept_S3 [1360] L223_accept_S3-->L224_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 4510#L224_accept_S3 [1440] L224_accept_S3-->L225_accept_S3: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 4583#L225_accept_S3 [1657] L225_accept_S3-->L226_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 4051#L226_accept_S3 [1085] L226_accept_S3-->L227_accept_S3: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 4053#L227_accept_S3 [1513] L227_accept_S3-->L228_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 4522#L228_accept_S3 [1374] L228_accept_S3-->L229_accept_S3: Formula: (and (< v_standard_metadata.ingress_global_timestamp_17 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_17))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[] 4523#L229_accept_S3 [1405] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 4553#L230_accept_S3 [1508] L230_accept_S3-->L231_accept_S3: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_13) (< v_standard_metadata.egress_global_timestamp_13 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[] 4439#L231_accept_S3 [1302] L231_accept_S3-->L232_accept_S3: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 4440#L232_accept_S3 [1539] L232_accept_S3-->L233_accept_S3: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 4211#L233_accept_S3 [1155] L233_accept_S3-->L234_accept_S3: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 4212#L234_accept_S3 [1420] L234_accept_S3-->L235_accept_S3: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 4565#L235_accept_S3 [1444] L235_accept_S3-->L236_accept_S3: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 4588#L236_accept_S3 [1626] L236_accept_S3-->L237_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 4400#L237_accept_S3 [1275] L237_accept_S3-->L238_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_4 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 4076#L238_accept_S3 [1092] L238_accept_S3-->L239_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 4077#L239_accept_S3 [1542] L239_accept_S3-->L240_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 4189#L240_accept_S3 [1145] L240_accept_S3-->L241_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 4190#L241_accept_S3 [1620] L241_accept_S3-->L242_accept_S3: Formula: (and (< v_hdr.ethernet.etherType_29 65536) (<= 0 v_hdr.ethernet.etherType_29))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 4635#L242_accept_S3 [1532] L242_accept_S3-->L243_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 4538#L243_accept_S3 [1389] L243_accept_S3-->L244_accept_S3: Formula: (= v_emit_19 (store v_emit_20 v_hdr.topology_3 false))  InVars {emit=v_emit_20, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_19, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 4539#L244_accept_S3 [1403] L244_accept_S3-->L245_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[hdr.topology.identifier] 4550#L245_accept_S3 [1665] L245_accept_S3-->L246_accept_S3: Formula: (and (< v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 4427#L246_accept_S3 [1295] L246_accept_S3-->L247_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[hdr.topology.port] 4428#L247_accept_S3 [1641] L247_accept_S3-->L248_accept_S3: Formula: (and (< v_hdr.topology.port_19 65536) (<= 0 v_hdr.topology.port_19))  InVars {hdr.topology.port=v_hdr.topology.port_19}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[] 4347#L248_accept_S3 [1239] L248_accept_S3-->L249_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 4295#L249_accept_S3 [1201] L249_accept_S3-->L250_accept_S3: Formula: (and (< v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 4296#L250_accept_S3 [1451] L250_accept_S3-->L251_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[hdr.topology.mac] 4425#L251_accept_S3 [1293] L251_accept_S3-->L252_accept_S3: Formula: (and (< v_hdr.topology.mac_13 281474976710656) (<= 0 v_hdr.topology.mac_13))  InVars {hdr.topology.mac=v_hdr.topology.mac_13}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[] 4426#L252_accept_S3 [1471] L252_accept_S3-->L253_accept_S3: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 4300#L253_accept_S3 [1207] L253_accept_S3-->L254_accept_S3: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_10) (< v_meta.intrinsic_metadata.ingress_global_timestamp_10 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[] 4301#L254_accept_S3 [1394] L254_accept_S3-->L255_accept_S3: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 4543#L255_accept_S3 [1477] L255_accept_S3-->L256_accept_S3: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_9))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 4612#L256_accept_S3 [1479] L256_accept_S3-->L257_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 4152#L257_accept_S3 [1126] L257_accept_S3-->L258_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 4153#L258_accept_S3 [1178] L258_accept_S3-->L259_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 4261#L259_accept_S3 [1183] L259_accept_S3-->L260_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 4268#L260_accept_S3 [1186] L260_accept_S3-->L261_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 4272#L261_accept_S3 [1192] L261_accept_S3-->L262_accept_S3: Formula: (= v_meta.accepted_29 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_29}  AuxVars[]  AssignedVars[meta.accepted] 4282#L262_accept_S3 [1435] L262_accept_S3-->L263_accept_S3: Formula: (= v_meta.period_26 0)  InVars {}  OutVars{meta.period=v_meta.period_26}  AuxVars[]  AssignedVars[meta.period] 4398#L263_accept_S3 [1272] L263_accept_S3-->L264_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 4399#L264_accept_S3 [1350] L264_accept_S3-->L265_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 4499#L265_accept_S3 [1589] L265_accept_S3-->L266_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 4529#L266_accept_S3 [1384] L266_accept_S3-->L267_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 4530#L267_accept_S3 [1666] L267_accept_S3-->L268_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 4633#L268_accept_S3 [1529] L268_accept_S3-->L269_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 4634#L269_accept_S3 [1672] L269_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 4320#havocProcedureFINAL_accept_S3 [1221] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4157#havocProcedureEXIT_accept_S3 >[1823] havocProcedureEXIT_accept_S3-->L346-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4158#L346-D64 [1454] L346-D64-->L346_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4303#L346_accept_S3 [1289] L346_accept_S3-->L346_accept_S3-D31: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4417#L346_accept_S3-D31 [1514] L346_accept_S3-D31-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4045#_parser_packetParserENTRY_accept_S3 [1323] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4140#_parser_packetParserENTRY_accept_S3-D58 [1121] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4141#startENTRY_accept_S3 [1570] startENTRY_accept_S3-->L440_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 4651#L440_accept_S3 [1616] L440_accept_S3-->L440-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_40 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[] 4044#L440-1_accept_S3 [1081] L440-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4046#startEXIT_accept_S3 >[1797] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4302#_parser_packetParserFINAL-D82 [1206] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4304#_parser_packetParserFINAL_accept_S3 [1595] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4559#_parser_packetParserEXIT_accept_S3 >[1756] _parser_packetParserEXIT_accept_S3-->L347-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4107#L347-D70 [1107] L347-D70-->L347_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4108#L347_accept_S3 [1393] L347_accept_S3-->L347_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4544#L347_accept_S3-D4 [1415] L347_accept_S3-D4-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4560#verifyChecksumFINAL_accept_S3 [1583] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4653#verifyChecksumEXIT_accept_S3 >[1724] verifyChecksumEXIT_accept_S3-->L348-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4227#L348-D73 [1160] L348-D73-->L348_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4113#L348_accept_S3 [1219] L348_accept_S3-->L348_accept_S3-D28: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4112#L348_accept_S3-D28 [1108] L348_accept_S3-D28-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4114#ingressENTRY_accept_S3 [1442] ingressENTRY_accept_S3-->L288_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 4584#L288_accept_S3 [1496] L288_accept_S3-->L289_accept_S3: Formula: (= v_meta.accepted_21 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_21}  AuxVars[]  AssignedVars[meta.accepted] 4621#L289_accept_S3 [1498] L289_accept_S3-->L289-2_accept_S3: Formula: (not (= 56577 v_hdr.ethernet.etherType_27))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 4377#L289-2_accept_S3 [1260] L289-2_accept_S3-->L311_accept_S3: Formula: (= v_meta.accepted_23 1)  InVars {meta.accepted=v_meta.accepted_23}  OutVars{meta.accepted=v_meta.accepted_23}  AuxVars[]  AssignedVars[] 4061#L311_accept_S3 [1458] L311_accept_S3-->L311_accept_S3-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4060#L311_accept_S3-D52 [1087] L311_accept_S3-D52-->l2_c_l2_forwarding.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4062#l2_c_l2_forwarding.applyENTRY_accept_S3 [1623] l2_c_l2_forwarding.applyENTRY_accept_S3-->L339_accept_S3: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_20))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_20}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_20}  AuxVars[]  AssignedVars[] 4312#L339_accept_S3 [1216] L339_accept_S3-->L339-1_accept_S3: Formula: (not (= v_l2_c_l2_forwarding.action_run_26 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_26}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_26}  AuxVars[]  AssignedVars[] 4313#L339-1_accept_S3 [1505] L339-1_accept_S3-->l2_c_l2_forwarding.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4317#l2_c_l2_forwarding.applyEXIT_accept_S3 >[1729] l2_c_l2_forwarding.applyEXIT_accept_S3-->L310-D109: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4318#L310-D109 [1251] L310-D109-->L310_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4361#L310_accept_S3 [1103] L310_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4607#ingressEXIT_accept_S3 >[1872] ingressEXIT_accept_S3-->L349-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4521#L349-D121 [1372] L349-D121-->L349_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4374#L349_accept_S3 [1560] L349_accept_S3-->L349_accept_S3-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4373#L349_accept_S3-D40 [1259] L349_accept_S3-D40-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4375#egressFINAL_accept_S3 [1545] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4640#egressEXIT_accept_S3 >[1880] egressEXIT_accept_S3-->L350-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4656#L350-D100 [1694] L350-D100-->L350_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4132#L350_accept_S3 [1366] L350_accept_S3-->L350_accept_S3-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4516#L350_accept_S3-D10 [1541] L350_accept_S3-D10-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4131#createChecksumFINAL_accept_S3 [1117] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4133#createChecksumEXIT_accept_S3 >[1785] createChecksumEXIT_accept_S3-->L351-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4105#L351-D85 [1106] L351-D85-->L351_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4106#L351_accept_S3 [1331] L351_accept_S3-->L352-1_accept_S3: Formula: v_forward_30  InVars {forward=v_forward_30}  OutVars{forward=v_forward_30}  AuxVars[]  AssignedVars[] 4474#L352-1_accept_S3 [1449] L352-1_accept_S3-->L356_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_31 0))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_31}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.accepted=v_meta.accepted_31}  AuxVars[]  AssignedVars[_p4ltl_0] 4122#L356_accept_S3 [1114] L356_accept_S3-->L357_accept_S3: Formula: (= v__p4ltl_2_12 (mod (+ (* (mod (select v_protect_c_last_primary_18 0) 281474976710656) 281474976710655) (mod v_standard_metadata.ingress_global_timestamp_22 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_22}  OutVars{_p4ltl_2=v__p4ltl_2_12, protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_22}  AuxVars[]  AssignedVars[_p4ltl_2] 4123#L357_accept_S3 [1120] L357_accept_S3-->L358_accept_S3: Formula: (let ((.cse0 (<= v__p4ltl_2_9 v_meta.period_31))) (or (and v__p4ltl_1_7 .cse0) (and (not v__p4ltl_1_7) (not .cse0))))  InVars {_p4ltl_2=v__p4ltl_2_9, meta.period=v_meta.period_31}  OutVars{_p4ltl_2=v__p4ltl_2_9, _p4ltl_1=v__p4ltl_1_7, meta.period=v_meta.period_31}  AuxVars[]  AssignedVars[_p4ltl_1] 4139#L358_accept_S3 [1460] L358_accept_S3-->L359_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_48 v_meta.secondary_26))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_48, meta.secondary=v_meta.secondary_26}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.secondary=v_meta.secondary_26, standard_metadata.ingress_port=v_standard_metadata.ingress_port_48}  AuxVars[]  AssignedVars[_p4ltl_3] 4129#L359_accept_S3 [1116] L359_accept_S3-->L360_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_26 v_standard_metadata.ingress_port_46))) (or (and v__p4ltl_4_7 .cse0) (and (not v__p4ltl_4_7) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 4130#L360_accept_S3 [1310] L360_accept_S3-->L361_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_34 1))) (or (and (not .cse0) (not v__p4ltl_5_7)) (and v__p4ltl_5_7 .cse0)))  InVars {meta.accepted=v_meta.accepted_34}  OutVars{_p4ltl_5=v__p4ltl_5_7, meta.accepted=v_meta.accepted_34}  AuxVars[]  AssignedVars[_p4ltl_5] 4449#L361_accept_S3 [1603] L361_accept_S3-->L362_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_29 v_meta.secondary_29))) (or (and v__p4ltl_6_7 (not .cse0)) (and .cse0 (not v__p4ltl_6_7))))  InVars {meta.primary=v_meta.primary_29, meta.secondary=v_meta.secondary_29}  OutVars{meta.secondary=v_meta.secondary_29, _p4ltl_6=v__p4ltl_6_7, meta.primary=v_meta.primary_29}  AuxVars[]  AssignedVars[_p4ltl_6] 4222#L362_accept_S3 [1159] L362_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_35))) (or (and (not .cse0) (not v__p4ltl_7_7)) (and v__p4ltl_7_7 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{_p4ltl_7=v__p4ltl_7_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[_p4ltl_7] 4223#mainFINAL_accept_S3 [1214] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4309#mainEXIT_accept_S3 >[1807] mainEXIT_accept_S3-->L368-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4574#L368-1-D103 [1427] L368-1-D103-->L368-1_accept_S3: Formula: (and v__p4ltl_7_11 v__p4ltl_6_11)  InVars {_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11}  OutVars{_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11}  AuxVars[]  AssignedVars[] 4558#L368-1_accept_S3 
[2023-02-06 19:09:44,799 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:09:44,799 INFO  L85        PathProgramCache]: Analyzing trace with hash 999778852, now seen corresponding path program 1 times
[2023-02-06 19:09:44,799 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:09:44,799 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [425363337]
[2023-02-06 19:09:44,800 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:09:44,800 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:09:44,819 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:44,875 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:09:44,884 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:44,906 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:44,909 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:44,916 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:09:44,918 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:44,920 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:44,921 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:44,922 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:09:44,922 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:44,926 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:09:44,927 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:44,939 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-02-06 19:09:44,940 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:44,942 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 99
[2023-02-06 19:09:44,944 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:44,945 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 104
[2023-02-06 19:09:44,946 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:44,948 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 125
[2023-02-06 19:09:44,956 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:44,965 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:44,968 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:44,972 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:09:44,973 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:44,974 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:44,975 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:44,976 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:09:44,977 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:44,977 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:09:44,978 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:44,979 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-02-06 19:09:44,979 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:44,980 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 99
[2023-02-06 19:09:44,980 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:44,981 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 104
[2023-02-06 19:09:44,981 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:44,982 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:09:44,982 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:09:44,982 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [425363337]
[2023-02-06 19:09:44,983 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [425363337] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:09:44,983 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:09:44,983 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [10] imperfect sequences [] total 10
[2023-02-06 19:09:44,983 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1678086176]
[2023-02-06 19:09:44,983 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:09:44,983 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:09:44,983 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:09:44,983 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 10 interpolants.
[2023-02-06 19:09:44,983 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=32, Invalid=58, Unknown=0, NotChecked=0, Total=90
[2023-02-06 19:09:44,983 INFO  L87              Difference]: Start difference. First operand 673 states and 716 transitions. cyclomatic complexity: 45 Second operand  has 10 states, 10 states have (on average 21.0) internal successors, (210), 4 states have internal predecessors, (210), 4 states have call successors, (19), 7 states have call predecessors, (19), 4 states have return successors, (18), 4 states have call predecessors, (18), 4 states have call successors, (18)
[2023-02-06 19:09:45,739 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:09:45,739 INFO  L93              Difference]: Finished difference Result 822 states and 877 transitions.
[2023-02-06 19:09:45,740 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 13 states. 
[2023-02-06 19:09:45,740 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 822 states and 877 transitions.
[2023-02-06 19:09:45,744 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-02-06 19:09:45,748 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 822 states to 822 states and 877 transitions.
[2023-02-06 19:09:45,748 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 546
[2023-02-06 19:09:45,748 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 546
[2023-02-06 19:09:45,748 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 822 states and 877 transitions.
[2023-02-06 19:09:45,749 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:09:45,749 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 822 states and 877 transitions.
[2023-02-06 19:09:45,750 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 822 states and 877 transitions.
[2023-02-06 19:09:45,756 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 822 to 730.
[2023-02-06 19:09:45,757 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 730 states, 570 states have (on average 1.075438596491228) internal successors, (613), 576 states have internal predecessors, (613), 73 states have call successors, (73), 73 states have call predecessors, (73), 87 states have return successors, (87), 81 states have call predecessors, (87), 72 states have call successors, (87)
[2023-02-06 19:09:45,758 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 730 states to 730 states and 773 transitions.
[2023-02-06 19:09:45,759 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 730 states and 773 transitions.
[2023-02-06 19:09:45,759 INFO  L399   stractBuchiCegarLoop]: Abstraction has 730 states and 773 transitions.
[2023-02-06 19:09:45,759 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 4 ============
[2023-02-06 19:09:45,759 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 730 states and 773 transitions.
[2023-02-06 19:09:45,761 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:09:45,761 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:09:45,761 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:09:45,762 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:45,762 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:45,764 INFO  L752   eck$LassoCheckResult]: Stem: 6214#ULTIMATE.startENTRY_NONWA [1182] ULTIMATE.startENTRY_NONWA-->L368-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6249#L368-1_T0_init [1492] L368-1_T0_init-->L368_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6017#L368_T0_init [1379] L368_T0_init-->L368_T0_init-D8: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6514#L368_T0_init-D8 [1486] L368_T0_init-D8-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6039#mainENTRY_T0_init [1671] mainENTRY_T0_init-->mainENTRY_T0_init-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6490#mainENTRY_T0_init-D14 [1354] mainENTRY_T0_init-D14-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6491#havocProcedureENTRY_T0_init [1376] havocProcedureENTRY_T0_init-->L211_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 6353#L211_T0_init [1258] L211_T0_init-->L212_T0_init: Formula: (not v_forward_26)  InVars {}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[forward] 6354#L212_T0_init [1335] L212_T0_init-->L213_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 6466#L213_T0_init [1536] L213_T0_init-->L214_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_42) (< v_standard_metadata.ingress_port_42 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[] 6446#L214_T0_init [1319] L214_T0_init-->L215_T0_init: Formula: (= v_standard_metadata.egress_spec_22 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_22}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 6447#L215_T0_init [1601] L215_T0_init-->L216_T0_init: Formula: (= 0 v_standard_metadata.egress_port_22)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_22}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 6296#L216_T0_init [1218] L216_T0_init-->L217_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 6297#L217_T0_init [1537] L217_T0_init-->L218_T0_init: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 6467#L218_T0_init [1337] L218_T0_init-->L219_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 6468#L219_T0_init [1348] L219_T0_init-->L220_T0_init: Formula: (and (< v_standard_metadata.packet_length_9 4294967296) (<= 0 v_standard_metadata.packet_length_9))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_9}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[] 6485#L220_T0_init [1693] L220_T0_init-->L221_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 6494#L221_T0_init [1356] L221_T0_init-->L222_T0_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_13) (< v_standard_metadata.enq_timestamp_13 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[] 6118#L222_T0_init [1119] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 6082#L223_T0_init [1104] L223_T0_init-->L224_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 6083#L224_T0_init [1548] L224_T0_init-->L225_T0_init: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 6186#L225_T0_init [1150] L225_T0_init-->L226_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 6078#L226_T0_init [1102] L226_T0_init-->L227_T0_init: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_14) (< v_standard_metadata.deq_qdepth_14 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[] 6079#L227_T0_init [1419] L227_T0_init-->L228_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 6322#L228_T0_init [1235] L228_T0_init-->L229_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_19) (< v_standard_metadata.ingress_global_timestamp_19 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_19}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_19}  AuxVars[]  AssignedVars[] 6323#L229_T0_init [1491] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 6059#L230_T0_init [1093] L230_T0_init-->L231_T0_init: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 6060#L231_T0_init [1129] L231_T0_init-->L232_T0_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 6141#L232_T0_init [1184] L232_T0_init-->L233_T0_init: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 6251#L233_T0_init [1639] L233_T0_init-->L234_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 6187#L234_T0_init [1151] L234_T0_init-->L235_T0_init: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 6168#L235_T0_init [1142] L235_T0_init-->L236_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 6169#L236_T0_init [1617] L236_T0_init-->L237_T0_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 6456#L237_T0_init [1324] L237_T0_init-->L238_T0_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ethernet_2 false))  InVars {emit=v_emit_12, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_11, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 6339#L238_T0_init [1246] L238_T0_init-->L239_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 6340#L239_T0_init [1506] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 6422#L240_T0_init [1300] L240_T0_init-->L241_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 6126#L241_T0_init [1123] L241_T0_init-->L242_T0_init: Formula: (and (< v_hdr.ethernet.etherType_33 65536) (<= 0 v_hdr.ethernet.etherType_33))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[] 6127#L242_T0_init [1604] L242_T0_init-->L243_T0_init: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 6660#L243_T0_init [1642] L243_T0_init-->L244_T0_init: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_2 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 6529#L244_T0_init [1392] L244_T0_init-->L245_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 6530#L245_T0_init [1613] L245_T0_init-->L246_T0_init: Formula: (and (<= 0 v_hdr.topology.identifier_11) (< v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 6528#L246_T0_init [1391] L246_T0_init-->L247_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[hdr.topology.port] 6306#L247_T0_init [1226] L247_T0_init-->L248_T0_init: Formula: (and (<= 0 v_hdr.topology.port_15) (< v_hdr.topology.port_15 65536))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 6307#L248_T0_init [1563] L248_T0_init-->L249_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[hdr.topology.prefix] 6642#L249_T0_init [1680] L249_T0_init-->L250_T0_init: Formula: (and (<= 0 v_hdr.topology.prefix_14) (< v_hdr.topology.prefix_14 4294967296))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_14}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[] 6397#L250_T0_init [1287] L250_T0_init-->L251_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 6398#L251_T0_init [1401] L251_T0_init-->L252_T0_init: Formula: (and (<= 0 v_hdr.topology.mac_11) (< v_hdr.topology.mac_11 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 6492#L252_T0_init [1355] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 6493#L253_T0_init [1382] L253_T0_init-->L254_T0_init: Formula: (and (< v_meta.intrinsic_metadata.ingress_global_timestamp_11 281474976710656) (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_11))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[] 6457#L254_T0_init [1326] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 6038#L255_T0_init [1088] L255_T0_init-->L256_T0_init: Formula: (and (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_14) (< v_meta.intrinsic_metadata.egress_global_timestamp_14 281474976710656))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_14}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[] 6040#L256_T0_init [1333] L256_T0_init-->L257_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 6255#L257_T0_init [1187] L257_T0_init-->L258_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 6256#L258_T0_init [1656] L258_T0_init-->L259_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 6604#L259_T0_init [1478] L259_T0_init-->L260_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 6247#L260_T0_init [1181] L260_T0_init-->L261_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 6248#L261_T0_init [1633] L261_T0_init-->L262_T0_init: Formula: (= v_meta.accepted_30 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_30}  AuxVars[]  AssignedVars[meta.accepted] 6440#L262_T0_init [1314] L262_T0_init-->L263_T0_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 6441#L263_T0_init [1370] L263_T0_init-->L264_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 6506#L264_T0_init [1647] L264_T0_init-->L265_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 6624#L265_T0_init [1530] L265_T0_init-->L266_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 6385#L266_T0_init [1278] L266_T0_init-->L267_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 6386#L267_T0_init [1439] L267_T0_init-->L268_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 6473#L268_T0_init [1342] L268_T0_init-->L269_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 6474#L269_T0_init [1596] L269_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 6657#havocProcedureFINAL_T0_init [1605] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6358#havocProcedureEXIT_T0_init >[1800] havocProcedureEXIT_T0_init-->L346-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6198#L346-D65 [1157] L346-D65-->L346_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6174#L346_T0_init [1193] L346_T0_init-->L346_T0_init-D32: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6261#L346_T0_init-D32 [1208] L346_T0_init-D32-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6245#_parser_packetParserENTRY_T0_init [1180] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6246#_parser_packetParserENTRY_T0_init-D59 [1587] _parser_packetParserENTRY_T0_init-D59-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6407#startENTRY_T0_init [1292] startENTRY_T0_init-->L440_T0_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 6408#L440_T0_init [1644] L440_T0_init-->L440-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_38 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  AuxVars[]  AssignedVars[] 6573#L440-1_T0_init [1438] L440-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6416#startEXIT_T0_init >[1821] startEXIT_T0_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6417#_parser_packetParserFINAL-D83 [1301] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6173#_parser_packetParserFINAL_T0_init [1146] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6175#_parser_packetParserEXIT_T0_init >[1718] _parser_packetParserEXIT_T0_init-->L347-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6396#L347-D71 [1285] L347-D71-->L347_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6211#L347_T0_init [1452] L347_T0_init-->L347_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6486#L347_T0_init-D5 [1349] L347_T0_init-D5-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6210#verifyChecksumFINAL_T0_init [1161] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6212#verifyChecksumEXIT_T0_init >[1711] verifyChecksumEXIT_T0_init-->L348-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6217#L348-D74 [1400] L348-D74-->L348_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6146#L348_T0_init [1614] L348_T0_init-->L348_T0_init-D29: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6145#L348_T0_init-D29 [1132] L348_T0_init-D29-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6147#ingressENTRY_T0_init [1144] ingressENTRY_T0_init-->L288_T0_init: Formula: (not (= v_hdr.ethernet.etherType_23 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  AuxVars[]  AssignedVars[] 6170#L288_T0_init [1490] L288_T0_init-->L289_T0_init: Formula: (= v_meta.accepted_27 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 6288#L289_T0_init [1213] L289_T0_init-->L289-2_T0_init: Formula: (not (= 56577 v_hdr.ethernet.etherType_21))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  AuxVars[]  AssignedVars[] 6289#L289-2_T0_init [1673] L289-2_T0_init-->L311_T0_init: Formula: (= v_meta.accepted_17 1)  InVars {meta.accepted=v_meta.accepted_17}  OutVars{meta.accepted=v_meta.accepted_17}  AuxVars[]  AssignedVars[] 6072#L311_T0_init [1611] L311_T0_init-->L311_T0_init-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6643#L311_T0_init-D53 [1564] L311_T0_init-D53-->l2_c_l2_forwarding.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6644#l2_c_l2_forwarding.applyENTRY_T0_init [1698] l2_c_l2_forwarding.applyENTRY_T0_init-->L339_T0_init: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_18))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_18}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_18}  AuxVars[]  AssignedVars[] 6071#L339_T0_init [1099] L339_T0_init-->L339-1_T0_init: Formula: (not (= v_l2_c_l2_forwarding.action_run_16 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  AuxVars[]  AssignedVars[] 6074#L339-1_T0_init [1600] L339-1_T0_init-->l2_c_l2_forwarding.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6580#l2_c_l2_forwarding.applyEXIT_T0_init >[1791] l2_c_l2_forwarding.applyEXIT_T0_init-->L310-D110: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6581#L310-D110 [1507] L310-D110-->L310_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6273#L310_T0_init [1200] L310_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6274#ingressEXIT_T0_init >[1803] ingressEXIT_T0_init-->L349-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6618#L349-D122 [1526] L349-D122-->L349_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6050#L349_T0_init [1578] L349_T0_init-->L349_T0_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6650#L349_T0_init-D41 [1695] L349_T0_init-D41-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6740#egressFINAL_T0_init [1429] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6049#egressEXIT_T0_init >[1787] egressEXIT_T0_init-->L350-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6051#L350-D101 [1456] L350-D101-->L350_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6389#L350_T0_init [1549] L350_T0_init-->L350_T0_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6433#L350_T0_init-D11 [1311] L350_T0_init-D11-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6388#createChecksumFINAL_T0_init [1280] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6390#createChecksumEXIT_T0_init >[1811] createChecksumEXIT_T0_init-->L351-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6727#L351-D86 [1501] L351-D86-->L351_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6670#L351_T0_init [1634] L351_T0_init-->L353_T0_init: Formula: (not v_forward_27)  InVars {forward=v_forward_27}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[] 6061#L353_T0_init [1095] L353_T0_init-->L352-1_T0_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 6028#L352-1_T0_init [1083] L352-1_T0_init-->L356_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_36 0))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {meta.accepted=v_meta.accepted_36}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.accepted=v_meta.accepted_36}  AuxVars[]  AssignedVars[_p4ltl_0] 6029#L356_T0_init [1255] L356_T0_init-->L357_T0_init: Formula: (= v__p4ltl_2_7 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_20 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_20}  OutVars{_p4ltl_2=v__p4ltl_2_7, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_20}  AuxVars[]  AssignedVars[_p4ltl_2] 6351#L357_T0_init [1304] L357_T0_init-->L358_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_2_10 v_meta.period_32))) (or (and (not v__p4ltl_1_8) (not .cse0)) (and v__p4ltl_1_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_10, meta.period=v_meta.period_32}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_32}  AuxVars[]  AssignedVars[_p4ltl_1] 6428#L358_T0_init [1677] L358_T0_init-->L359_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_50 v_meta.secondary_28))) (or (and v__p4ltl_3_8 .cse0) (and (not .cse0) (not v__p4ltl_3_8))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_50, meta.secondary=v_meta.secondary_28}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.secondary=v_meta.secondary_28, standard_metadata.ingress_port=v_standard_metadata.ingress_port_50}  AuxVars[]  AssignedVars[_p4ltl_3] 6475#L359_T0_init [1343] L359_T0_init-->L360_T0_init: Formula: (let ((.cse0 (= v_meta.primary_27 v_standard_metadata.ingress_port_47))) (or (and (not .cse0) (not v__p4ltl_4_8)) (and v__p4ltl_4_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_47, meta.primary=v_meta.primary_27}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_47, meta.primary=v_meta.primary_27, _p4ltl_4=v__p4ltl_4_8}  AuxVars[]  AssignedVars[_p4ltl_4] 6234#L360_T0_init [1173] L360_T0_init-->L361_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_33 1))) (or (and (not v__p4ltl_5_6) (not .cse0)) (and v__p4ltl_5_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_33}  OutVars{_p4ltl_5=v__p4ltl_5_6, meta.accepted=v_meta.accepted_33}  AuxVars[]  AssignedVars[_p4ltl_5] 6235#L361_T0_init [1244] L361_T0_init-->L362_T0_init: Formula: (let ((.cse0 (= v_meta.primary_28 v_meta.secondary_25))) (or (and .cse0 (not v__p4ltl_6_6)) (and v__p4ltl_6_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_28, meta.secondary=v_meta.secondary_25}  OutVars{meta.secondary=v_meta.secondary_25, _p4ltl_6=v__p4ltl_6_6, meta.primary=v_meta.primary_28}  AuxVars[]  AssignedVars[_p4ltl_6] 6016#L362_T0_init [1079] L362_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_34))) (or (and v__p4ltl_7_6 .cse0) (and (not .cse0) (not v__p4ltl_7_6))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  OutVars{_p4ltl_7=v__p4ltl_7_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  AuxVars[]  AssignedVars[_p4ltl_7] 6018#mainFINAL_T0_init [1352] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6488#mainEXIT_T0_init >[1825] mainEXIT_T0_init-->L368-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6308#L368-1-D104 [1228] L368-1-D104-->L368-1_accept_S2: Formula: (and v__p4ltl_5_9 v__p4ltl_4_9 v__p4ltl_7_10 v__p4ltl_6_10)  InVars {_p4ltl_6=v__p4ltl_6_10, _p4ltl_7=v__p4ltl_7_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_6=v__p4ltl_6_10, _p4ltl_7=v__p4ltl_7_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 6213#L368-1_accept_S2 [1163] L368-1_accept_S2-->L368_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6020#L368_accept_S2 [1424] L368_accept_S2-->L368_accept_S2-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6557#L368_accept_S2-D9 [1521] L368_accept_S2-D9-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6023#mainENTRY_accept_S2 [1105] mainENTRY_accept_S2-->mainENTRY_accept_S2-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6084#mainENTRY_accept_S2-D15 [1678] mainENTRY_accept_S2-D15-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6577#havocProcedureENTRY_accept_S2 [1445] havocProcedureENTRY_accept_S2-->L211_accept_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 6578#L211_accept_S2 [1662] L211_accept_S2-->L212_accept_S2: Formula: (not v_forward_25)  InVars {}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[forward] 6394#L212_accept_S2 [1283] L212_accept_S2-->L213_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_43}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 6395#L213_accept_S2 [1500] L213_accept_S2-->L214_accept_S2: Formula: (and (<= 0 v_standard_metadata.ingress_port_40) (< v_standard_metadata.ingress_port_40 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[] 6310#L214_accept_S2 [1230] L214_accept_S2-->L215_accept_S2: Formula: (= v_standard_metadata.egress_spec_24 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_24}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 6311#L215_accept_S2 [1627] L215_accept_S2-->L216_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_24)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_24}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 6469#L216_accept_S2 [1338] L216_accept_S2-->L217_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 6470#L217_accept_S2 [1558] L217_accept_S2-->L218_accept_S2: Formula: (and (< v_standard_metadata.instance_type_13 4294967296) (<= 0 v_standard_metadata.instance_type_13))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_13}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[] 6567#L218_accept_S2 [1433] L218_accept_S2-->L219_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 6568#L219_accept_S2 [1691] L219_accept_S2-->L220_accept_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 6439#L220_accept_S2 [1313] L220_accept_S2-->L221_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 6367#L221_accept_S2 [1267] L221_accept_S2-->L222_accept_S2: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 6238#L222_accept_S2 [1176] L222_accept_S2-->L223_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 6239#L223_accept_S2 [1687] L223_accept_S2-->L224_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 6387#L224_accept_S2 [1279] L224_accept_S2-->L225_accept_S2: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_11) (< v_standard_metadata.deq_timedelta_11 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[] 6240#L225_accept_S2 [1177] L225_accept_S2-->L226_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 6241#L226_accept_S2 [1531] L226_accept_S2-->L227_accept_S2: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 6189#L227_accept_S2 [1153] L227_accept_S2-->L228_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 6022#L228_accept_S2 [1082] L228_accept_S2-->L229_accept_S2: Formula: (and (< v_standard_metadata.ingress_global_timestamp_18 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_18))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[] 6024#L229_accept_S2 [1112] L229_accept_S2-->L230_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 6102#L230_accept_S2 [1648] L230_accept_S2-->L231_accept_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_12) (< v_standard_metadata.egress_global_timestamp_12 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[] 6471#L231_accept_S2 [1339] L231_accept_S2-->L232_accept_S2: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 6179#L232_accept_S2 [1149] L232_accept_S2-->L233_accept_S2: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 6180#L233_accept_S2 [1410] L233_accept_S2-->L234_accept_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 6300#L234_accept_S2 [1220] L234_accept_S2-->L235_accept_S2: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 6265#L235_accept_S2 [1196] L235_accept_S2-->L236_accept_S2: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 6266#L236_accept_S2 [1663] L236_accept_S2-->L237_accept_S2: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 6332#L237_accept_S2 [1241] L237_accept_S2-->L238_accept_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_3 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 6259#L238_accept_S2 [1191] L238_accept_S2-->L239_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 6260#L239_accept_S2 [1386] L239_accept_S2-->L240_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 6521#L240_accept_S2 [1387] L240_accept_S2-->L241_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 6522#L241_accept_S2 [1535] L241_accept_S2-->L242_accept_S2: Formula: (and (< v_hdr.ethernet.etherType_30 65536) (<= 0 v_hdr.ethernet.etherType_30))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 6432#L242_accept_S2 [1309] L242_accept_S2-->L243_accept_S2: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 6429#L243_accept_S2 [1306] L243_accept_S2-->L244_accept_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.topology_4 false))  InVars {emit=v_emit_22, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_21, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 6430#L244_accept_S2 [1407] L244_accept_S2-->L245_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 6542#L245_accept_S2 [1453] L245_accept_S2-->L246_accept_S2: Formula: (and (< v_hdr.topology.identifier_13 4294967296) (<= 0 v_hdr.topology.identifier_13))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_13}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[] 6519#L246_accept_S2 [1385] L246_accept_S2-->L247_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 6520#L247_accept_S2 [1561] L247_accept_S2-->L248_accept_S2: Formula: (and (< v_hdr.topology.port_20 65536) (<= 0 v_hdr.topology.port_20))  InVars {hdr.topology.port=v_hdr.topology.port_20}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[] 6449#L248_accept_S2 [1321] L248_accept_S2-->L249_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[hdr.topology.prefix] 6450#L249_accept_S2 [1699] L249_accept_S2-->L250_accept_S2: Formula: (and (< v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 6652#L250_accept_S2 [1586] L250_accept_S2-->L251_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 6405#L251_accept_S2 [1291] L251_accept_S2-->L252_accept_S2: Formula: (and (<= 0 v_hdr.topology.mac_14) (< v_hdr.topology.mac_14 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_14}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[] 6406#L252_accept_S2 [1396] L252_accept_S2-->L253_accept_S2: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 6533#L253_accept_S2 [1464] L253_accept_S2-->L254_accept_S2: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_9) (< v_meta.intrinsic_metadata.ingress_global_timestamp_9 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 6476#L254_accept_S2 [1344] L254_accept_S2-->L255_accept_S2: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 6477#L255_accept_S2 [1353] L255_accept_S2-->L256_accept_S2: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_10))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 6489#L256_accept_S2 [1584] L256_accept_S2-->L257_accept_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 6632#L257_accept_S2 [1544] L257_accept_S2-->L258_accept_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 6558#L258_accept_S2 [1425] L258_accept_S2-->L259_accept_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 6559#L259_accept_S2 [1559] L259_accept_S2-->L260_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 6331#L260_accept_S2 [1240] L260_accept_S2-->L261_accept_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 6202#L261_accept_S2 [1158] L261_accept_S2-->L262_accept_S2: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 6203#L262_accept_S2 [1416] L262_accept_S2-->L263_accept_S2: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 6507#L263_accept_S2 [1373] L263_accept_S2-->L264_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 6508#L264_accept_S2 [1395] L264_accept_S2-->L265_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 6055#L265_accept_S2 [1091] L265_accept_S2-->L266_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 6056#L266_accept_S2 [1262] L266_accept_S2-->L267_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 6360#L267_accept_S2 [1509] L267_accept_S2-->L268_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 6590#L268_accept_S2 [1465] L268_accept_S2-->L269_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 6591#L269_accept_S2 [1511] L269_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 6544#havocProcedureFINAL_accept_S2 [1411] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6495#havocProcedureEXIT_accept_S2 >[1767] havocProcedureEXIT_accept_S2-->L346-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6496#L346-D66 [1398] L346-D66-->L346_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6184#L346_accept_S2 [1624] L346_accept_S2-->L346_accept_S2-D33: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6523#L346_accept_S2-D33 [1388] L346_accept_S2-D33-->_parser_packetParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6093#_parser_packetParserENTRY_accept_S2 [1552] _parser_packetParserENTRY_accept_S2-->_parser_packetParserENTRY_accept_S2-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6638#_parser_packetParserENTRY_accept_S2-D60 [1572] _parser_packetParserENTRY_accept_S2-D60-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6092#startENTRY_accept_S2 [1109] startENTRY_accept_S2-->L440_accept_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 6094#L440_accept_S2 [1525] L440_accept_S2-->L440-1_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_42 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[] 6621#L440-1_accept_S2 [1668] L440-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6714#startEXIT_accept_S2 >[1745] startEXIT_accept_S2-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6634#_parser_packetParserFINAL-D84 [1546] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6615#_parser_packetParserFINAL_accept_S2 [1504] _parser_packetParserFINAL_accept_S2-->_parser_packetParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6183#_parser_packetParserEXIT_accept_S2 >[1818] _parser_packetParserEXIT_accept_S2-->L347-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6185#L347-D72 [1621] L347-D72-->L347_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6177#L347_accept_S2 [1148] L347_accept_S2-->L347_accept_S2-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6178#L347_accept_S2-D6 [1450] L347_accept_S2-D6-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6252#verifyChecksumFINAL_accept_S2 [1185] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6253#verifyChecksumEXIT_accept_S2 >[1861] verifyChecksumEXIT_accept_S2-->L348-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6344#L348-D75 [1565] L348-D75-->L348_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6030#L348_accept_S2 [1084] L348_accept_S2-->L348_accept_S2-D30: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6031#L348_accept_S2-D30 [1592] L348_accept_S2-D30-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6549#ingressENTRY_accept_S2 [1418] ingressENTRY_accept_S2-->L288_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 6550#L288_accept_S2 [1422] L288_accept_S2-->L289_accept_S2: Formula: (= v_meta.accepted_22 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[meta.accepted] 6472#L289_accept_S2 [1341] L289_accept_S2-->L289-2_accept_S2: Formula: (not (= 56577 v_hdr.ethernet.etherType_25))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_25}  AuxVars[]  AssignedVars[] 6431#L289-2_accept_S2 [1307] L289-2_accept_S2-->L311_accept_S2: Formula: (= v_meta.accepted_25 1)  InVars {meta.accepted=v_meta.accepted_25}  OutVars{meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[] 6328#L311_accept_S2 [1632] L311_accept_S2-->L311_accept_S2-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6616#L311_accept_S2-D54 [1512] L311_accept_S2-D54-->l2_c_l2_forwarding.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6596#l2_c_l2_forwarding.applyENTRY_accept_S2 [1470] l2_c_l2_forwarding.applyENTRY_accept_S2-->L339_accept_S2: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_22))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  AuxVars[]  AssignedVars[] 6597#L339_accept_S2 [1523] L339_accept_S2-->L339-1_accept_S2: Formula: (not (= v_l2_c_l2_forwarding.action_run_24 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_24}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_24}  AuxVars[]  AssignedVars[] 6382#L339-1_accept_S2 [1640] L339-1_accept_S2-->l2_c_l2_forwarding.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6551#l2_c_l2_forwarding.applyEXIT_accept_S2 >[1866] l2_c_l2_forwarding.applyEXIT_accept_S2-->L310-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6552#L310-D111 [1520] L310-D111-->L310_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6619#L310_accept_S2 [1533] L310_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6592#ingressEXIT_accept_S2 >[1744] ingressEXIT_accept_S2-->L349-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6593#L349-D123 [1682] L349-D123-->L349_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6053#L349_accept_S2 [1547] L349_accept_S2-->L349_accept_S2-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6635#L349_accept_S2-D42 [1588] L349_accept_S2-D42-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6347#egressFINAL_accept_S2 [1253] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6052#egressEXIT_accept_S2 >[1832] egressEXIT_accept_S2-->L350-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6054#L350-D102 [1423] L350-D102-->L350_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6659#L350_accept_S2 [1631] L350_accept_S2-->L350_accept_S2-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6669#L350_accept_S2-D12 [1618] L350_accept_S2-D12-->createChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6728#createChecksumFINAL_accept_S2 [1322] createChecksumFINAL_accept_S2-->createChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6658#createChecksumEXIT_accept_S2 >[1766] createChecksumEXIT_accept_S2-->L351-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6601#L351-D87 [1476] L351-D87-->L351_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6602#L351_accept_S2 [1685] L351_accept_S2-->L353_accept_S2: Formula: (not v_forward_31)  InVars {forward=v_forward_31}  OutVars{forward=v_forward_31}  AuxVars[]  AssignedVars[] 6611#L353_accept_S2 [1494] L353_accept_S2-->L352-1_accept_S2: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 6605#L352-1_accept_S2 [1483] L352-1_accept_S2-->L356_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_32 0))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_32}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.accepted=v_meta.accepted_32}  AuxVars[]  AssignedVars[_p4ltl_0] 6606#L356_accept_S2 [1669] L356_accept_S2-->L357_accept_S2: Formula: (= v__p4ltl_2_11 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_21 281474976710656) (* (mod (select v_protect_c_last_primary_17 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_21}  OutVars{_p4ltl_2=v__p4ltl_2_11, protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_21}  AuxVars[]  AssignedVars[_p4ltl_2] 6628#L357_accept_S2 [1538] L357_accept_S2-->L358_accept_S2: Formula: (let ((.cse0 (<= v__p4ltl_2_8 v_meta.period_30))) (or (and v__p4ltl_1_6 .cse0) (and (not .cse0) (not v__p4ltl_1_6))))  InVars {_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_30}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_1=v__p4ltl_1_6, meta.period=v_meta.period_30}  AuxVars[]  AssignedVars[_p4ltl_1] 6019#L358_accept_S2 [1080] L358_accept_S2-->L359_accept_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_49 v_meta.secondary_27))) (or (and (not v__p4ltl_3_7) (not .cse0)) (and v__p4ltl_3_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_49, meta.secondary=v_meta.secondary_27}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.secondary=v_meta.secondary_27, standard_metadata.ingress_port=v_standard_metadata.ingress_port_49}  AuxVars[]  AssignedVars[_p4ltl_3] 6021#L359_accept_S2 [1156] L359_accept_S2-->L360_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_25 v_standard_metadata.ingress_port_45))) (or (and (not v__p4ltl_4_6) (not .cse0)) (and v__p4ltl_4_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 6192#L360_accept_S2 [1296] L360_accept_S2-->L361_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_35 1))) (or (and (not .cse0) (not v__p4ltl_5_8)) (and v__p4ltl_5_8 .cse0)))  InVars {meta.accepted=v_meta.accepted_35}  OutVars{_p4ltl_5=v__p4ltl_5_8, meta.accepted=v_meta.accepted_35}  AuxVars[]  AssignedVars[_p4ltl_5] 6403#L361_accept_S2 [1290] L361_accept_S2-->L362_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_30 v_meta.secondary_30))) (or (and v__p4ltl_6_8 (not .cse0)) (and (not v__p4ltl_6_8) .cse0)))  InVars {meta.primary=v_meta.primary_30, meta.secondary=v_meta.secondary_30}  OutVars{meta.secondary=v_meta.secondary_30, _p4ltl_6=v__p4ltl_6_8, meta.primary=v_meta.primary_30}  AuxVars[]  AssignedVars[_p4ltl_6] 6404#L362_accept_S2 [1336] L362_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_36))) (or (and .cse0 v__p4ltl_7_8) (and (not v__p4ltl_7_8) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  OutVars{_p4ltl_7=v__p4ltl_7_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  AuxVars[]  AssignedVars[_p4ltl_7] 6375#mainFINAL_accept_S2 [1270] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6376#mainEXIT_accept_S2 >[1749] mainEXIT_accept_S2-->L368-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6545#L368-1-D105 [1414] L368-1-D105-->L368-1_accept_S3: Formula: (and v__p4ltl_1_9 v__p4ltl_3_9 v__p4ltl_7_12 v__p4ltl_6_12 (not v__p4ltl_0_9))  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  AuxVars[]  AssignedVars[] 6546#L368-1_accept_S3 
[2023-02-06 19:09:45,765 INFO  L754   eck$LassoCheckResult]: Loop: 6546#L368-1_accept_S3 [1431] L368-1_accept_S3-->L368_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6081#L368_accept_S3 [1277] L368_accept_S3-->L368_accept_S3-D7: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6080#L368_accept_S3-D7 [1101] L368_accept_S3-D7-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6033#mainENTRY_accept_S3 [1518] mainENTRY_accept_S3-->mainENTRY_accept_S3-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6620#mainENTRY_accept_S3-D13 [1667] mainENTRY_accept_S3-D13-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6671#havocProcedureENTRY_accept_S3 [1638] havocProcedureENTRY_accept_S3-->L211_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 6672#L211_accept_S3 [1696] L211_accept_S3-->L212_accept_S3: Formula: (not v_forward_24)  InVars {}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[forward] 6420#L212_accept_S3 [1298] L212_accept_S3-->L213_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_44}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 6421#L213_accept_S3 [1488] L213_accept_S3-->L214_accept_S3: Formula: (and (<= 0 v_standard_metadata.ingress_port_41) (< v_standard_metadata.ingress_port_41 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_41}  AuxVars[]  AssignedVars[] 6610#L214_accept_S3 [1510] L214_accept_S3-->L215_accept_S3: Formula: (= v_standard_metadata.egress_spec_23 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_23}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 6291#L215_accept_S3 [1217] L215_accept_S3-->L216_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_23)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_23}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 6292#L216_accept_S3 [1499] L216_accept_S3-->L217_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 6569#L217_accept_S3 [1434] L217_accept_S3-->L218_accept_S3: Formula: (and (<= 0 v_standard_metadata.instance_type_14) (< v_standard_metadata.instance_type_14 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_14}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[] 6570#L218_accept_S3 [1664] L218_accept_S3-->L219_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 6229#L219_accept_S3 [1170] L219_accept_S3-->L220_accept_S3: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 6230#L220_accept_S3 [1574] L220_accept_S3-->L221_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 6566#L221_accept_S3 [1430] L221_accept_S3-->L222_accept_S3: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_12) (< v_standard_metadata.enq_timestamp_12 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[] 6464#L222_accept_S3 [1334] L222_accept_S3-->L223_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 6465#L223_accept_S3 [1360] L223_accept_S3-->L224_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 6498#L224_accept_S3 [1440] L224_accept_S3-->L225_accept_S3: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 6574#L225_accept_S3 [1657] L225_accept_S3-->L226_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 6032#L226_accept_S3 [1085] L226_accept_S3-->L227_accept_S3: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 6034#L227_accept_S3 [1513] L227_accept_S3-->L228_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 6510#L228_accept_S3 [1374] L228_accept_S3-->L229_accept_S3: Formula: (and (< v_standard_metadata.ingress_global_timestamp_17 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_17))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[] 6511#L229_accept_S3 [1405] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 6541#L230_accept_S3 [1508] L230_accept_S3-->L231_accept_S3: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_13) (< v_standard_metadata.egress_global_timestamp_13 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[] 6424#L231_accept_S3 [1302] L231_accept_S3-->L232_accept_S3: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 6425#L232_accept_S3 [1539] L232_accept_S3-->L233_accept_S3: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 6193#L233_accept_S3 [1155] L233_accept_S3-->L234_accept_S3: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 6194#L234_accept_S3 [1420] L234_accept_S3-->L235_accept_S3: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 6553#L235_accept_S3 [1444] L235_accept_S3-->L236_accept_S3: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 6579#L236_accept_S3 [1626] L236_accept_S3-->L237_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 6383#L237_accept_S3 [1275] L237_accept_S3-->L238_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_4 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 6057#L238_accept_S3 [1092] L238_accept_S3-->L239_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 6058#L239_accept_S3 [1542] L239_accept_S3-->L240_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 6171#L240_accept_S3 [1145] L240_accept_S3-->L241_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 6172#L241_accept_S3 [1620] L241_accept_S3-->L242_accept_S3: Formula: (and (< v_hdr.ethernet.etherType_29 65536) (<= 0 v_hdr.ethernet.etherType_29))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 6627#L242_accept_S3 [1532] L242_accept_S3-->L243_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 6526#L243_accept_S3 [1389] L243_accept_S3-->L244_accept_S3: Formula: (= v_emit_19 (store v_emit_20 v_hdr.topology_3 false))  InVars {emit=v_emit_20, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_19, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 6527#L244_accept_S3 [1403] L244_accept_S3-->L245_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[hdr.topology.identifier] 6538#L245_accept_S3 [1665] L245_accept_S3-->L246_accept_S3: Formula: (and (< v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 6412#L246_accept_S3 [1295] L246_accept_S3-->L247_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[hdr.topology.port] 6413#L247_accept_S3 [1641] L247_accept_S3-->L248_accept_S3: Formula: (and (< v_hdr.topology.port_19 65536) (<= 0 v_hdr.topology.port_19))  InVars {hdr.topology.port=v_hdr.topology.port_19}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[] 6330#L248_accept_S3 [1239] L248_accept_S3-->L249_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 6276#L249_accept_S3 [1201] L249_accept_S3-->L250_accept_S3: Formula: (and (< v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 6277#L250_accept_S3 [1451] L250_accept_S3-->L251_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[hdr.topology.mac] 6410#L251_accept_S3 [1293] L251_accept_S3-->L252_accept_S3: Formula: (and (< v_hdr.topology.mac_13 281474976710656) (<= 0 v_hdr.topology.mac_13))  InVars {hdr.topology.mac=v_hdr.topology.mac_13}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[] 6411#L252_accept_S3 [1471] L252_accept_S3-->L253_accept_S3: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 6281#L253_accept_S3 [1207] L253_accept_S3-->L254_accept_S3: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_10) (< v_meta.intrinsic_metadata.ingress_global_timestamp_10 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[] 6282#L254_accept_S3 [1394] L254_accept_S3-->L255_accept_S3: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 6531#L255_accept_S3 [1477] L255_accept_S3-->L256_accept_S3: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_9))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 6603#L256_accept_S3 [1479] L256_accept_S3-->L257_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 6134#L257_accept_S3 [1126] L257_accept_S3-->L258_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 6135#L258_accept_S3 [1178] L258_accept_S3-->L259_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 6242#L259_accept_S3 [1183] L259_accept_S3-->L260_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 6250#L260_accept_S3 [1186] L260_accept_S3-->L261_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 6254#L261_accept_S3 [1192] L261_accept_S3-->L262_accept_S3: Formula: (= v_meta.accepted_29 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_29}  AuxVars[]  AssignedVars[meta.accepted] 6264#L262_accept_S3 [1435] L262_accept_S3-->L263_accept_S3: Formula: (= v_meta.period_26 0)  InVars {}  OutVars{meta.period=v_meta.period_26}  AuxVars[]  AssignedVars[meta.period] 6380#L263_accept_S3 [1272] L263_accept_S3-->L264_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 6381#L264_accept_S3 [1350] L264_accept_S3-->L265_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 6487#L265_accept_S3 [1589] L265_accept_S3-->L266_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 6517#L266_accept_S3 [1384] L266_accept_S3-->L267_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 6518#L267_accept_S3 [1666] L267_accept_S3-->L268_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 6625#L268_accept_S3 [1529] L268_accept_S3-->L269_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 6626#L269_accept_S3 [1672] L269_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 6301#havocProcedureFINAL_accept_S3 [1221] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6139#havocProcedureEXIT_accept_S3 >[1823] havocProcedureEXIT_accept_S3-->L346-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6140#L346-D64 [1454] L346-D64-->L346_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6284#L346_accept_S3 [1289] L346_accept_S3-->L346_accept_S3-D31: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6402#L346_accept_S3-D31 [1514] L346_accept_S3-D31-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6026#_parser_packetParserENTRY_accept_S3 [1323] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6122#_parser_packetParserENTRY_accept_S3-D58 [1121] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6123#startENTRY_accept_S3 [1570] startENTRY_accept_S3-->L440_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 6648#L440_accept_S3 [1616] L440_accept_S3-->L440-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_40 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[] 6665#L440-1_accept_S3 [1081] L440-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6700#startEXIT_accept_S3 >[1797] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6699#_parser_packetParserFINAL-D82 [1206] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6698#_parser_packetParserFINAL_accept_S3 [1595] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6696#_parser_packetParserEXIT_accept_S3 >[1756] _parser_packetParserEXIT_accept_S3-->L347-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6695#L347-D70 [1107] L347-D70-->L347_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6693#L347_accept_S3 [1393] L347_accept_S3-->L347_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6694#L347_accept_S3-D4 [1415] L347_accept_S3-D4-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6697#verifyChecksumFINAL_accept_S3 [1583] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6692#verifyChecksumEXIT_accept_S3 >[1724] verifyChecksumEXIT_accept_S3-->L348-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6691#L348-D73 [1160] L348-D73-->L348_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6086#L348_accept_S3 [1219] L348_accept_S3-->L348_accept_S3-D28: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6690#L348_accept_S3-D28 [1108] L348_accept_S3-D28-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6689#ingressENTRY_accept_S3 [1442] ingressENTRY_accept_S3-->L288_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 6612#L288_accept_S3 [1496] L288_accept_S3-->L289_accept_S3: Formula: (= v_meta.accepted_21 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_21}  AuxVars[]  AssignedVars[meta.accepted] 6613#L289_accept_S3 [1498] L289_accept_S3-->L289-2_accept_S3: Formula: (not (= 56577 v_hdr.ethernet.etherType_27))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 6359#L289-2_accept_S3 [1260] L289-2_accept_S3-->L311_accept_S3: Formula: (= v_meta.accepted_23 1)  InVars {meta.accepted=v_meta.accepted_23}  OutVars{meta.accepted=v_meta.accepted_23}  AuxVars[]  AssignedVars[] 6042#L311_accept_S3 [1458] L311_accept_S3-->L311_accept_S3-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6041#L311_accept_S3-D52 [1087] L311_accept_S3-D52-->l2_c_l2_forwarding.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6043#l2_c_l2_forwarding.applyENTRY_accept_S3 [1623] l2_c_l2_forwarding.applyENTRY_accept_S3-->L339_accept_S3: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_20))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_20}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_20}  AuxVars[]  AssignedVars[] 6293#L339_accept_S3 [1216] L339_accept_S3-->L339-1_accept_S3: Formula: (not (= v_l2_c_l2_forwarding.action_run_26 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_26}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_26}  AuxVars[]  AssignedVars[] 6294#L339-1_accept_S3 [1505] L339-1_accept_S3-->l2_c_l2_forwarding.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6298#l2_c_l2_forwarding.applyEXIT_accept_S3 >[1729] l2_c_l2_forwarding.applyEXIT_accept_S3-->L310-D109: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6299#L310-D109 [1251] L310-D109-->L310_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6085#L310_accept_S3 [1103] L310_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6087#ingressEXIT_accept_S3 >[1872] ingressEXIT_accept_S3-->L349-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6717#L349-D121 [1372] L349-D121-->L349_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6640#L349_accept_S3 [1560] L349_accept_S3-->L349_accept_S3-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6641#L349_accept_S3-D40 [1259] L349_accept_S3-D40-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6719#egressFINAL_accept_S3 [1545] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6654#egressEXIT_accept_S3 >[1880] egressEXIT_accept_S3-->L350-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6655#L350-D100 [1694] L350-D100-->L350_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6114#L350_accept_S3 [1366] L350_accept_S3-->L350_accept_S3-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6631#L350_accept_S3-D10 [1541] L350_accept_S3-D10-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6113#createChecksumFINAL_accept_S3 [1117] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6115#createChecksumEXIT_accept_S3 >[1785] createChecksumEXIT_accept_S3-->L351-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6088#L351-D85 [1106] L351-D85-->L351_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6089#L351_accept_S3 [1330] L351_accept_S3-->L353_accept_S3: Formula: (not v_forward_29)  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 6461#L353_accept_S3 [1503] L353_accept_S3-->L352-1_accept_S3: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 6583#L352-1_accept_S3 [1449] L352-1_accept_S3-->L356_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_31 0))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_31}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.accepted=v_meta.accepted_31}  AuxVars[]  AssignedVars[_p4ltl_0] 6104#L356_accept_S3 [1114] L356_accept_S3-->L357_accept_S3: Formula: (= v__p4ltl_2_12 (mod (+ (* (mod (select v_protect_c_last_primary_18 0) 281474976710656) 281474976710655) (mod v_standard_metadata.ingress_global_timestamp_22 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_22}  OutVars{_p4ltl_2=v__p4ltl_2_12, protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_22}  AuxVars[]  AssignedVars[_p4ltl_2] 6105#L357_accept_S3 [1120] L357_accept_S3-->L358_accept_S3: Formula: (let ((.cse0 (<= v__p4ltl_2_9 v_meta.period_31))) (or (and v__p4ltl_1_7 .cse0) (and (not v__p4ltl_1_7) (not .cse0))))  InVars {_p4ltl_2=v__p4ltl_2_9, meta.period=v_meta.period_31}  OutVars{_p4ltl_2=v__p4ltl_2_9, _p4ltl_1=v__p4ltl_1_7, meta.period=v_meta.period_31}  AuxVars[]  AssignedVars[_p4ltl_1] 6121#L358_accept_S3 [1460] L358_accept_S3-->L359_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_48 v_meta.secondary_26))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_48, meta.secondary=v_meta.secondary_26}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.secondary=v_meta.secondary_26, standard_metadata.ingress_port=v_standard_metadata.ingress_port_48}  AuxVars[]  AssignedVars[_p4ltl_3] 6111#L359_accept_S3 [1116] L359_accept_S3-->L360_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_26 v_standard_metadata.ingress_port_46))) (or (and v__p4ltl_4_7 .cse0) (and (not v__p4ltl_4_7) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 6112#L360_accept_S3 [1310] L360_accept_S3-->L361_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_34 1))) (or (and (not .cse0) (not v__p4ltl_5_7)) (and v__p4ltl_5_7 .cse0)))  InVars {meta.accepted=v_meta.accepted_34}  OutVars{_p4ltl_5=v__p4ltl_5_7, meta.accepted=v_meta.accepted_34}  AuxVars[]  AssignedVars[_p4ltl_5] 6437#L361_accept_S3 [1603] L361_accept_S3-->L362_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_29 v_meta.secondary_29))) (or (and v__p4ltl_6_7 (not .cse0)) (and .cse0 (not v__p4ltl_6_7))))  InVars {meta.primary=v_meta.primary_29, meta.secondary=v_meta.secondary_29}  OutVars{meta.secondary=v_meta.secondary_29, _p4ltl_6=v__p4ltl_6_7, meta.primary=v_meta.primary_29}  AuxVars[]  AssignedVars[_p4ltl_6] 6204#L362_accept_S3 [1159] L362_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_35))) (or (and (not .cse0) (not v__p4ltl_7_7)) (and v__p4ltl_7_7 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{_p4ltl_7=v__p4ltl_7_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[_p4ltl_7] 6205#mainFINAL_accept_S3 [1214] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6290#mainEXIT_accept_S3 >[1807] mainEXIT_accept_S3-->L368-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6565#L368-1-D103 [1427] L368-1-D103-->L368-1_accept_S3: Formula: (and v__p4ltl_7_11 v__p4ltl_6_11)  InVars {_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11}  OutVars{_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11}  AuxVars[]  AssignedVars[] 6546#L368-1_accept_S3 
[2023-02-06 19:09:45,766 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:09:45,766 INFO  L85        PathProgramCache]: Analyzing trace with hash 1197772403, now seen corresponding path program 1 times
[2023-02-06 19:09:45,766 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:09:45,766 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1757593562]
[2023-02-06 19:09:45,767 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:09:45,767 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:09:45,783 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:45,826 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:09:45,851 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:45,878 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:45,881 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:45,889 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:09:45,890 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:45,895 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:45,896 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:45,897 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:09:45,898 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:45,904 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:09:45,906 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:45,912 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-02-06 19:09:45,913 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:45,915 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 99
[2023-02-06 19:09:45,916 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:45,917 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 104
[2023-02-06 19:09:45,917 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:45,919 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 126
[2023-02-06 19:09:45,930 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:45,940 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:45,944 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:45,950 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:09:45,951 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:45,952 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:45,953 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:45,954 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:09:45,954 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:45,955 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:09:45,957 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:45,958 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 5
[2023-02-06 19:09:45,959 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:45,960 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 99
[2023-02-06 19:09:45,961 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:45,961 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 104
[2023-02-06 19:09:45,962 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:45,964 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:09:45,964 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:09:45,964 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1757593562]
[2023-02-06 19:09:45,964 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1757593562] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:09:45,964 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:09:45,964 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [10] imperfect sequences [] total 10
[2023-02-06 19:09:45,964 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [799807681]
[2023-02-06 19:09:45,965 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:09:45,965 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:09:45,965 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:09:45,965 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 10 interpolants.
[2023-02-06 19:09:45,966 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=27, Invalid=63, Unknown=0, NotChecked=0, Total=90
[2023-02-06 19:09:45,966 INFO  L87              Difference]: Start difference. First operand 730 states and 773 transitions. cyclomatic complexity: 45 Second operand  has 10 states, 10 states have (on average 21.2) internal successors, (212), 4 states have internal predecessors, (212), 3 states have call successors, (19), 7 states have call predecessors, (19), 3 states have return successors, (18), 4 states have call predecessors, (18), 3 states have call successors, (18)
[2023-02-06 19:09:46,888 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:09:46,889 INFO  L93              Difference]: Finished difference Result 966 states and 1017 transitions.
[2023-02-06 19:09:46,889 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 15 states. 
[2023-02-06 19:09:46,889 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 966 states and 1017 transitions.
[2023-02-06 19:09:46,893 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:09:46,895 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 966 states to 651 states and 686 transitions.
[2023-02-06 19:09:46,895 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 432
[2023-02-06 19:09:46,896 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 432
[2023-02-06 19:09:46,896 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 651 states and 686 transitions.
[2023-02-06 19:09:46,896 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:09:46,896 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 651 states and 686 transitions.
[2023-02-06 19:09:46,897 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 651 states and 686 transitions.
[2023-02-06 19:09:46,902 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 651 to 622.
[2023-02-06 19:09:46,903 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 622 states, 495 states have (on average 1.0686868686868687) internal successors, (529), 495 states have internal predecessors, (529), 61 states have call successors, (61), 61 states have call predecessors, (61), 66 states have return successors, (66), 66 states have call predecessors, (66), 60 states have call successors, (66)
[2023-02-06 19:09:46,904 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 622 states to 622 states and 656 transitions.
[2023-02-06 19:09:46,905 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 622 states and 656 transitions.
[2023-02-06 19:09:46,905 INFO  L399   stractBuchiCegarLoop]: Abstraction has 622 states and 656 transitions.
[2023-02-06 19:09:46,905 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 5 ============
[2023-02-06 19:09:46,905 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 622 states and 656 transitions.
[2023-02-06 19:09:46,907 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:09:46,907 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:09:46,907 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:09:46,909 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:46,909 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:46,910 INFO  L752   eck$LassoCheckResult]: Stem: 8379#ULTIMATE.startENTRY_NONWA [1182] ULTIMATE.startENTRY_NONWA-->L368-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8409#L368-1_T0_init [1492] L368-1_T0_init-->L368_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8199#L368_T0_init [1379] L368_T0_init-->L368_T0_init-D8: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8642#L368_T0_init-D8 [1486] L368_T0_init-D8-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8221#mainENTRY_T0_init [1671] mainENTRY_T0_init-->mainENTRY_T0_init-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8620#mainENTRY_T0_init-D14 [1354] mainENTRY_T0_init-D14-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8621#havocProcedureENTRY_T0_init [1376] havocProcedureENTRY_T0_init-->L211_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 8502#L211_T0_init [1258] L211_T0_init-->L212_T0_init: Formula: (not v_forward_26)  InVars {}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[forward] 8503#L212_T0_init [1335] L212_T0_init-->L213_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 8599#L213_T0_init [1536] L213_T0_init-->L214_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_42) (< v_standard_metadata.ingress_port_42 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[] 8580#L214_T0_init [1319] L214_T0_init-->L215_T0_init: Formula: (= v_standard_metadata.egress_spec_22 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_22}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 8581#L215_T0_init [1601] L215_T0_init-->L216_T0_init: Formula: (= 0 v_standard_metadata.egress_port_22)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_22}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 8454#L216_T0_init [1218] L216_T0_init-->L217_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 8455#L217_T0_init [1537] L217_T0_init-->L218_T0_init: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 8600#L218_T0_init [1337] L218_T0_init-->L219_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 8601#L219_T0_init [1348] L219_T0_init-->L220_T0_init: Formula: (and (< v_standard_metadata.packet_length_9 4294967296) (<= 0 v_standard_metadata.packet_length_9))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_9}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[] 8615#L220_T0_init [1693] L220_T0_init-->L221_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 8624#L221_T0_init [1356] L221_T0_init-->L222_T0_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_13) (< v_standard_metadata.enq_timestamp_13 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[] 8289#L222_T0_init [1119] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 8255#L223_T0_init [1104] L223_T0_init-->L224_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 8256#L224_T0_init [1548] L224_T0_init-->L225_T0_init: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 8351#L225_T0_init [1150] L225_T0_init-->L226_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 8251#L226_T0_init [1102] L226_T0_init-->L227_T0_init: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_14) (< v_standard_metadata.deq_qdepth_14 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[] 8252#L227_T0_init [1419] L227_T0_init-->L228_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 8476#L228_T0_init [1235] L228_T0_init-->L229_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_19) (< v_standard_metadata.ingress_global_timestamp_19 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_19}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_19}  AuxVars[]  AssignedVars[] 8477#L229_T0_init [1491] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 8238#L230_T0_init [1093] L230_T0_init-->L231_T0_init: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 8239#L231_T0_init [1129] L231_T0_init-->L232_T0_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 8309#L232_T0_init [1184] L232_T0_init-->L233_T0_init: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 8411#L233_T0_init [1639] L233_T0_init-->L234_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 8352#L234_T0_init [1151] L234_T0_init-->L235_T0_init: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 8333#L235_T0_init [1142] L235_T0_init-->L236_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 8334#L236_T0_init [1617] L236_T0_init-->L237_T0_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 8589#L237_T0_init [1324] L237_T0_init-->L238_T0_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ethernet_2 false))  InVars {emit=v_emit_12, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_11, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 8491#L238_T0_init [1246] L238_T0_init-->L239_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 8492#L239_T0_init [1506] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 8562#L240_T0_init [1300] L240_T0_init-->L241_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 8297#L241_T0_init [1123] L241_T0_init-->L242_T0_init: Formula: (and (< v_hdr.ethernet.etherType_33 65536) (<= 0 v_hdr.ethernet.etherType_33))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[] 8298#L242_T0_init [1604] L242_T0_init-->L243_T0_init: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 8766#L243_T0_init [1642] L243_T0_init-->L244_T0_init: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_2 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 8657#L244_T0_init [1392] L244_T0_init-->L245_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 8658#L245_T0_init [1613] L245_T0_init-->L246_T0_init: Formula: (and (<= 0 v_hdr.topology.identifier_11) (< v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 8656#L246_T0_init [1391] L246_T0_init-->L247_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[hdr.topology.port] 8464#L247_T0_init [1226] L247_T0_init-->L248_T0_init: Formula: (and (<= 0 v_hdr.topology.port_15) (< v_hdr.topology.port_15 65536))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 8465#L248_T0_init [1563] L248_T0_init-->L249_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[hdr.topology.prefix] 8751#L249_T0_init [1680] L249_T0_init-->L250_T0_init: Formula: (and (<= 0 v_hdr.topology.prefix_14) (< v_hdr.topology.prefix_14 4294967296))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_14}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[] 8539#L250_T0_init [1287] L250_T0_init-->L251_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 8540#L251_T0_init [1401] L251_T0_init-->L252_T0_init: Formula: (and (<= 0 v_hdr.topology.mac_11) (< v_hdr.topology.mac_11 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 8622#L252_T0_init [1355] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 8623#L253_T0_init [1382] L253_T0_init-->L254_T0_init: Formula: (and (< v_meta.intrinsic_metadata.ingress_global_timestamp_11 281474976710656) (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_11))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[] 8590#L254_T0_init [1326] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 8220#L255_T0_init [1088] L255_T0_init-->L256_T0_init: Formula: (and (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_14) (< v_meta.intrinsic_metadata.egress_global_timestamp_14 281474976710656))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_14}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[] 8222#L256_T0_init [1333] L256_T0_init-->L257_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 8415#L257_T0_init [1187] L257_T0_init-->L258_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 8416#L258_T0_init [1656] L258_T0_init-->L259_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 8721#L259_T0_init [1478] L259_T0_init-->L260_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 8407#L260_T0_init [1181] L260_T0_init-->L261_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 8408#L261_T0_init [1633] L261_T0_init-->L262_T0_init: Formula: (= v_meta.accepted_30 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_30}  AuxVars[]  AssignedVars[meta.accepted] 8574#L262_T0_init [1314] L262_T0_init-->L263_T0_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 8575#L263_T0_init [1370] L263_T0_init-->L264_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 8634#L264_T0_init [1647] L264_T0_init-->L265_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 8738#L265_T0_init [1530] L265_T0_init-->L266_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 8529#L266_T0_init [1278] L266_T0_init-->L267_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 8530#L267_T0_init [1439] L267_T0_init-->L268_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 8606#L268_T0_init [1342] L268_T0_init-->L269_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 8607#L269_T0_init [1596] L269_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 8765#havocProcedureFINAL_T0_init [1605] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8507#havocProcedureEXIT_T0_init >[1800] havocProcedureEXIT_T0_init-->L346-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8363#L346-D65 [1157] L346-D65-->L346_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8339#L346_T0_init [1193] L346_T0_init-->L346_T0_init-D32: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8420#L346_T0_init-D32 [1208] L346_T0_init-D32-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8405#_parser_packetParserENTRY_T0_init [1180] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8406#_parser_packetParserENTRY_T0_init-D59 [1587] _parser_packetParserENTRY_T0_init-D59-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8547#startENTRY_T0_init [1292] startENTRY_T0_init-->L440_T0_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 8548#L440_T0_init [1644] L440_T0_init-->L440-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_38 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  AuxVars[]  AssignedVars[] 8694#L440-1_T0_init [1438] L440-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8556#startEXIT_T0_init >[1821] startEXIT_T0_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8557#_parser_packetParserFINAL-D83 [1301] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8338#_parser_packetParserFINAL_T0_init [1146] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8340#_parser_packetParserEXIT_T0_init >[1718] _parser_packetParserEXIT_T0_init-->L347-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8538#L347-D71 [1285] L347-D71-->L347_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8376#L347_T0_init [1452] L347_T0_init-->L347_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8616#L347_T0_init-D5 [1349] L347_T0_init-D5-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8375#verifyChecksumFINAL_T0_init [1161] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8377#verifyChecksumEXIT_T0_init >[1711] verifyChecksumEXIT_T0_init-->L348-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8381#L348-D74 [1400] L348-D74-->L348_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8314#L348_T0_init [1614] L348_T0_init-->L348_T0_init-D29: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8313#L348_T0_init-D29 [1132] L348_T0_init-D29-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8315#ingressENTRY_T0_init [1144] ingressENTRY_T0_init-->L288_T0_init: Formula: (not (= v_hdr.ethernet.etherType_23 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  AuxVars[]  AssignedVars[] 8335#L288_T0_init [1490] L288_T0_init-->L289_T0_init: Formula: (= v_meta.accepted_27 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 8447#L289_T0_init [1212] L289_T0_init-->L290_T0_init: Formula: (= 56577 v_hdr.ethernet.etherType_20)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 8387#L290_T0_init [1594] L290_T0_init-->L290_T0_init-D20: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8764#L290_T0_init-D20 [1607] L290_T0_init-D20-->protect_c_period.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8670#protect_c_period.applyENTRY_T0_init [1409] protect_c_period.applyENTRY_T0_init-->L396_T0_init: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_24))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_24}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_24}  AuxVars[]  AssignedVars[] 8643#L396_T0_init [1381] L396_T0_init-->L396-1_T0_init: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_20))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_20}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_20}  AuxVars[]  AssignedVars[] 8640#L396-1_T0_init [1472] L396-1_T0_init-->protect_c_period.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8386#protect_c_period.applyEXIT_T0_init >[1801] protect_c_period.applyEXIT_T0_init-->L290-1-D116: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8388#L290-1-D116 [1658] L290-1-D116-->L290-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8311#L290-1_T0_init [1257] L290-1_T0_init-->L290-1_T0_init-D47: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8474#L290-1_T0_init-D47 [1234] L290-1_T0_init-D47-->protect_c_port_config.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8475#protect_c_port_config.applyENTRY_T0_init [1646] protect_c_port_config.applyENTRY_T0_init-->L408_T0_init: Formula: (not (= v_protect_c_port_config.action_run_20 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  AuxVars[]  AssignedVars[] 8327#L408_T0_init [1139] L408_T0_init-->L408-1_T0_init: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_18))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  AuxVars[]  AssignedVars[] 8310#L408-1_T0_init [1130] L408-1_T0_init-->protect_c_port_config.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8312#protect_c_port_config.applyEXIT_T0_init >[1733] protect_c_port_config.applyEXIT_T0_init-->L291-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8326#L291-D68 [1250] L291-D68-->L291_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8494#L291_T0_init [1630] L291_T0_init-->L293_T0_init: Formula: (= v_protect_c_accepted_12 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_12}  AuxVars[]  AssignedVars[protect_c_accepted] 8389#L293_T0_init [1171] L293_T0_init-->L294_T0_init: Formula: (= v_protect_c_time_16 v_standard_metadata.ingress_global_timestamp_13)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  OutVars{protect_c_time=v_protect_c_time_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[protect_c_time] 8390#L294_T0_init [1316] L294_T0_init-->L300_T0_init: Formula: (not (= v_meta.primary_17 v_standard_metadata.ingress_port_19))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_19, meta.primary=v_meta.primary_17}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_19, meta.primary=v_meta.primary_17}  AuxVars[]  AssignedVars[] 8576#L300_T0_init [1660] L300_T0_init-->L300-1_T0_init: Formula: (not (= v_standard_metadata.ingress_port_24 v_meta.secondary_17))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_24, meta.secondary=v_meta.secondary_17}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_24, meta.secondary=v_meta.secondary_17}  AuxVars[]  AssignedVars[] 8663#L300-1_T0_init [1550] L300-1_T0_init-->L289-2_T0_init: Formula: (= v_protect_c_accepted_13 v_meta.accepted_16)  InVars {protect_c_accepted=v_protect_c_accepted_13}  OutVars{protect_c_accepted=v_protect_c_accepted_13, meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[meta.accepted] 8748#L289-2_T0_init [1674] L289-2_T0_init-->L310_T0_init: Formula: (not (= v_meta.accepted_18 1))  InVars {meta.accepted=v_meta.accepted_18}  OutVars{meta.accepted=v_meta.accepted_18}  AuxVars[]  AssignedVars[] 8432#L310_T0_init [1200] L310_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8433#ingressEXIT_T0_init >[1803] ingressEXIT_T0_init-->L349-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8733#L349-D122 [1526] L349-D122-->L349_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8229#L349_T0_init [1578] L349_T0_init-->L349_T0_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8759#L349_T0_init-D41 [1695] L349_T0_init-D41-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8686#egressFINAL_T0_init [1429] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8228#egressEXIT_T0_init >[1787] egressEXIT_T0_init-->L350-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8230#L350-D101 [1456] L350-D101-->L350_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8365#L350_T0_init [1549] L350_T0_init-->L350_T0_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8570#L350_T0_init-D11 [1311] L350_T0_init-D11-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8532#createChecksumFINAL_T0_init [1280] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8364#createChecksumEXIT_T0_init >[1811] createChecksumEXIT_T0_init-->L351-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8366#L351-D86 [1501] L351-D86-->L351_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8730#L351_T0_init [1634] L351_T0_init-->L353_T0_init: Formula: (not v_forward_27)  InVars {forward=v_forward_27}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[] 8240#L353_T0_init [1095] L353_T0_init-->L352-1_T0_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 8210#L352-1_T0_init [1083] L352-1_T0_init-->L356_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_36 0))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {meta.accepted=v_meta.accepted_36}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.accepted=v_meta.accepted_36}  AuxVars[]  AssignedVars[_p4ltl_0] 8211#L356_T0_init [1255] L356_T0_init-->L357_T0_init: Formula: (= v__p4ltl_2_7 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_20 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_20}  OutVars{_p4ltl_2=v__p4ltl_2_7, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_20}  AuxVars[]  AssignedVars[_p4ltl_2] 8500#L357_T0_init [1304] L357_T0_init-->L358_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_2_10 v_meta.period_32))) (or (and (not v__p4ltl_1_8) (not .cse0)) (and v__p4ltl_1_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_10, meta.period=v_meta.period_32}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_32}  AuxVars[]  AssignedVars[_p4ltl_1] 8565#L358_T0_init [1677] L358_T0_init-->L359_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_50 v_meta.secondary_28))) (or (and v__p4ltl_3_8 .cse0) (and (not .cse0) (not v__p4ltl_3_8))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_50, meta.secondary=v_meta.secondary_28}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.secondary=v_meta.secondary_28, standard_metadata.ingress_port=v_standard_metadata.ingress_port_50}  AuxVars[]  AssignedVars[_p4ltl_3] 8608#L359_T0_init [1343] L359_T0_init-->L360_T0_init: Formula: (let ((.cse0 (= v_meta.primary_27 v_standard_metadata.ingress_port_47))) (or (and (not .cse0) (not v__p4ltl_4_8)) (and v__p4ltl_4_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_47, meta.primary=v_meta.primary_27}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_47, meta.primary=v_meta.primary_27, _p4ltl_4=v__p4ltl_4_8}  AuxVars[]  AssignedVars[_p4ltl_4] 8396#L360_T0_init [1173] L360_T0_init-->L361_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_33 1))) (or (and (not v__p4ltl_5_6) (not .cse0)) (and v__p4ltl_5_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_33}  OutVars{_p4ltl_5=v__p4ltl_5_6, meta.accepted=v_meta.accepted_33}  AuxVars[]  AssignedVars[_p4ltl_5] 8397#L361_T0_init [1244] L361_T0_init-->L362_T0_init: Formula: (let ((.cse0 (= v_meta.primary_28 v_meta.secondary_25))) (or (and .cse0 (not v__p4ltl_6_6)) (and v__p4ltl_6_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_28, meta.secondary=v_meta.secondary_25}  OutVars{meta.secondary=v_meta.secondary_25, _p4ltl_6=v__p4ltl_6_6, meta.primary=v_meta.primary_28}  AuxVars[]  AssignedVars[_p4ltl_6] 8198#L362_T0_init [1079] L362_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_34))) (or (and v__p4ltl_7_6 .cse0) (and (not .cse0) (not v__p4ltl_7_6))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  OutVars{_p4ltl_7=v__p4ltl_7_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  AuxVars[]  AssignedVars[_p4ltl_7] 8200#mainFINAL_T0_init [1352] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8618#mainEXIT_T0_init >[1825] mainEXIT_T0_init-->L368-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8466#L368-1-D104 [1228] L368-1-D104-->L368-1_accept_S2: Formula: (and v__p4ltl_5_9 v__p4ltl_4_9 v__p4ltl_7_10 v__p4ltl_6_10)  InVars {_p4ltl_6=v__p4ltl_6_10, _p4ltl_7=v__p4ltl_7_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_6=v__p4ltl_6_10, _p4ltl_7=v__p4ltl_7_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 8378#L368-1_accept_S2 [1163] L368-1_accept_S2-->L368_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8202#L368_accept_S2 [1424] L368_accept_S2-->L368_accept_S2-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8682#L368_accept_S2-D9 [1521] L368_accept_S2-D9-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8205#mainENTRY_accept_S2 [1105] mainENTRY_accept_S2-->mainENTRY_accept_S2-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8257#mainENTRY_accept_S2-D15 [1678] mainENTRY_accept_S2-D15-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8698#havocProcedureENTRY_accept_S2 [1445] havocProcedureENTRY_accept_S2-->L211_accept_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 8699#L211_accept_S2 [1662] L211_accept_S2-->L212_accept_S2: Formula: (not v_forward_25)  InVars {}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[forward] 8536#L212_accept_S2 [1283] L212_accept_S2-->L213_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_43}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 8537#L213_accept_S2 [1500] L213_accept_S2-->L214_accept_S2: Formula: (and (<= 0 v_standard_metadata.ingress_port_40) (< v_standard_metadata.ingress_port_40 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[] 8468#L214_accept_S2 [1230] L214_accept_S2-->L215_accept_S2: Formula: (= v_standard_metadata.egress_spec_24 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_24}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 8469#L215_accept_S2 [1627] L215_accept_S2-->L216_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_24)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_24}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 8602#L216_accept_S2 [1338] L216_accept_S2-->L217_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 8603#L217_accept_S2 [1558] L217_accept_S2-->L218_accept_S2: Formula: (and (< v_standard_metadata.instance_type_13 4294967296) (<= 0 v_standard_metadata.instance_type_13))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_13}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[] 8688#L218_accept_S2 [1433] L218_accept_S2-->L219_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 8689#L219_accept_S2 [1691] L219_accept_S2-->L220_accept_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 8573#L220_accept_S2 [1313] L220_accept_S2-->L221_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 8511#L221_accept_S2 [1267] L221_accept_S2-->L222_accept_S2: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 8400#L222_accept_S2 [1176] L222_accept_S2-->L223_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 8401#L223_accept_S2 [1687] L223_accept_S2-->L224_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 8531#L224_accept_S2 [1279] L224_accept_S2-->L225_accept_S2: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_11) (< v_standard_metadata.deq_timedelta_11 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[] 8402#L225_accept_S2 [1177] L225_accept_S2-->L226_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 8403#L226_accept_S2 [1531] L226_accept_S2-->L227_accept_S2: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 8354#L227_accept_S2 [1153] L227_accept_S2-->L228_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 8204#L228_accept_S2 [1082] L228_accept_S2-->L229_accept_S2: Formula: (and (< v_standard_metadata.ingress_global_timestamp_18 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_18))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[] 8206#L229_accept_S2 [1112] L229_accept_S2-->L230_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 8275#L230_accept_S2 [1648] L230_accept_S2-->L231_accept_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_12) (< v_standard_metadata.egress_global_timestamp_12 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[] 8604#L231_accept_S2 [1339] L231_accept_S2-->L232_accept_S2: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 8344#L232_accept_S2 [1149] L232_accept_S2-->L233_accept_S2: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 8345#L233_accept_S2 [1410] L233_accept_S2-->L234_accept_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 8458#L234_accept_S2 [1220] L234_accept_S2-->L235_accept_S2: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 8424#L235_accept_S2 [1196] L235_accept_S2-->L236_accept_S2: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 8425#L236_accept_S2 [1663] L236_accept_S2-->L237_accept_S2: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 8486#L237_accept_S2 [1241] L237_accept_S2-->L238_accept_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_3 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 8418#L238_accept_S2 [1191] L238_accept_S2-->L239_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 8419#L239_accept_S2 [1386] L239_accept_S2-->L240_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 8649#L240_accept_S2 [1387] L240_accept_S2-->L241_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 8650#L241_accept_S2 [1535] L241_accept_S2-->L242_accept_S2: Formula: (and (< v_hdr.ethernet.etherType_30 65536) (<= 0 v_hdr.ethernet.etherType_30))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 8569#L242_accept_S2 [1309] L242_accept_S2-->L243_accept_S2: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 8566#L243_accept_S2 [1306] L243_accept_S2-->L244_accept_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.topology_4 false))  InVars {emit=v_emit_22, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_21, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 8567#L244_accept_S2 [1407] L244_accept_S2-->L245_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 8669#L245_accept_S2 [1453] L245_accept_S2-->L246_accept_S2: Formula: (and (< v_hdr.topology.identifier_13 4294967296) (<= 0 v_hdr.topology.identifier_13))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_13}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[] 8647#L246_accept_S2 [1385] L246_accept_S2-->L247_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 8648#L247_accept_S2 [1561] L247_accept_S2-->L248_accept_S2: Formula: (and (< v_hdr.topology.port_20 65536) (<= 0 v_hdr.topology.port_20))  InVars {hdr.topology.port=v_hdr.topology.port_20}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[] 8583#L248_accept_S2 [1321] L248_accept_S2-->L249_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[hdr.topology.prefix] 8584#L249_accept_S2 [1699] L249_accept_S2-->L250_accept_S2: Formula: (and (< v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 8761#L250_accept_S2 [1586] L250_accept_S2-->L251_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 8545#L251_accept_S2 [1291] L251_accept_S2-->L252_accept_S2: Formula: (and (<= 0 v_hdr.topology.mac_14) (< v_hdr.topology.mac_14 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_14}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[] 8546#L252_accept_S2 [1396] L252_accept_S2-->L253_accept_S2: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 8661#L253_accept_S2 [1464] L253_accept_S2-->L254_accept_S2: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_9) (< v_meta.intrinsic_metadata.ingress_global_timestamp_9 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 8609#L254_accept_S2 [1344] L254_accept_S2-->L255_accept_S2: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 8610#L255_accept_S2 [1353] L255_accept_S2-->L256_accept_S2: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_10))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 8619#L256_accept_S2 [1584] L256_accept_S2-->L257_accept_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 8745#L257_accept_S2 [1544] L257_accept_S2-->L258_accept_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 8683#L258_accept_S2 [1425] L258_accept_S2-->L259_accept_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 8684#L259_accept_S2 [1559] L259_accept_S2-->L260_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 8485#L260_accept_S2 [1240] L260_accept_S2-->L261_accept_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 8367#L261_accept_S2 [1158] L261_accept_S2-->L262_accept_S2: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 8368#L262_accept_S2 [1416] L262_accept_S2-->L263_accept_S2: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 8635#L263_accept_S2 [1373] L263_accept_S2-->L264_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 8636#L264_accept_S2 [1395] L264_accept_S2-->L265_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 8234#L265_accept_S2 [1091] L265_accept_S2-->L266_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 8235#L266_accept_S2 [1262] L266_accept_S2-->L267_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 8508#L267_accept_S2 [1509] L267_accept_S2-->L268_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 8709#L268_accept_S2 [1465] L268_accept_S2-->L269_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 8710#L269_accept_S2 [1511] L269_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 8671#havocProcedureFINAL_accept_S2 [1411] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8625#havocProcedureEXIT_accept_S2 >[1767] havocProcedureEXIT_accept_S2-->L346-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8626#L346-D66 [1398] L346-D66-->L346_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8349#L346_accept_S2 [1624] L346_accept_S2-->L346_accept_S2-D33: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8651#L346_accept_S2-D33 [1388] L346_accept_S2-D33-->_parser_packetParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8266#_parser_packetParserENTRY_accept_S2 [1552] _parser_packetParserENTRY_accept_S2-->_parser_packetParserENTRY_accept_S2-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8749#_parser_packetParserENTRY_accept_S2-D60 [1572] _parser_packetParserENTRY_accept_S2-D60-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8265#startENTRY_accept_S2 [1109] startENTRY_accept_S2-->L440_accept_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 8267#L440_accept_S2 [1525] L440_accept_S2-->L440-1_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_42 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[] 8735#L440-1_accept_S2 [1668] L440-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8472#startEXIT_accept_S2 >[1745] startEXIT_accept_S2-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8473#_parser_packetParserFINAL-D84 [1546] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8731#_parser_packetParserFINAL_accept_S2 [1504] _parser_packetParserFINAL_accept_S2-->_parser_packetParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8348#_parser_packetParserEXIT_accept_S2 >[1818] _parser_packetParserEXIT_accept_S2-->L347-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8350#L347-D72 [1621] L347-D72-->L347_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8342#L347_accept_S2 [1148] L347_accept_S2-->L347_accept_S2-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8343#L347_accept_S2-D6 [1450] L347_accept_S2-D6-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8412#verifyChecksumFINAL_accept_S2 [1185] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8413#verifyChecksumEXIT_accept_S2 >[1861] verifyChecksumEXIT_accept_S2-->L348-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8495#L348-D75 [1565] L348-D75-->L348_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8212#L348_accept_S2 [1084] L348_accept_S2-->L348_accept_S2-D30: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8213#L348_accept_S2-D30 [1592] L348_accept_S2-D30-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8676#ingressENTRY_accept_S2 [1418] ingressENTRY_accept_S2-->L288_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 8677#L288_accept_S2 [1422] L288_accept_S2-->L289_accept_S2: Formula: (= v_meta.accepted_22 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[meta.accepted] 8605#L289_accept_S2 [1340] L289_accept_S2-->L290_accept_S2: Formula: (= 56577 v_hdr.ethernet.etherType_24)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[] 8245#L290_accept_S2 [1652] L290_accept_S2-->L290_accept_S2-D21: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8703#L290_accept_S2-D21 [1448] L290_accept_S2-D21-->protect_c_period.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8421#protect_c_period.applyENTRY_accept_S2 [1195] protect_c_period.applyENTRY_accept_S2-->L396_accept_S2: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_18))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_18}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_18}  AuxVars[]  AssignedVars[] 8422#L396_accept_S2 [1676] L396_accept_S2-->L396-1_accept_S2: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_26))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_26}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_26}  AuxVars[]  AssignedVars[] 8246#L396-1_accept_S2 [1281] L396-1_accept_S2-->protect_c_period.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8533#protect_c_period.applyEXIT_accept_S2 >[1845] protect_c_period.applyEXIT_accept_S2-->L290-1-D117: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8681#L290-1-D117 [1519] L290-1-D117-->L290-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8218#L290-1_accept_S2 [1131] L290-1_accept_S2-->L290-1_accept_S2-D48: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8270#L290-1_accept_S2-D48 [1110] L290-1_accept_S2-D48-->protect_c_port_config.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8271#protect_c_port_config.applyENTRY_accept_S2 [1580] protect_c_port_config.applyENTRY_accept_S2-->L408_accept_S2: Formula: (not (= v_protect_c_port_config.action_run_16 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  AuxVars[]  AssignedVars[] 8708#L408_accept_S2 [1463] L408_accept_S2-->L408-1_accept_S2: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_24))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  AuxVars[]  AssignedVars[] 8226#L408-1_accept_S2 [1089] L408-1_accept_S2-->protect_c_port_config.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8227#protect_c_port_config.applyEXIT_accept_S2 >[1707] protect_c_port_config.applyEXIT_accept_S2-->L291-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8429#L291-D69 [1198] L291-D69-->L291_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8430#L291_accept_S2 [1202] L291_accept_S2-->L293_accept_S2: Formula: (= v_protect_c_accepted_19 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_19}  AuxVars[]  AssignedVars[protect_c_accepted] 8434#L293_accept_S2 [1347] L293_accept_S2-->L294_accept_S2: Formula: (= v_protect_c_time_14 v_standard_metadata.ingress_global_timestamp_11)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{protect_c_time=v_protect_c_time_14, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[protect_c_time] 8614#L294_accept_S2 [1582] L294_accept_S2-->L300_accept_S2: Formula: (not (= v_meta.primary_19 v_standard_metadata.ingress_port_30))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_30, meta.primary=v_meta.primary_19}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_30, meta.primary=v_meta.primary_19}  AuxVars[]  AssignedVars[] 8446#L300_accept_S2 [1211] L300_accept_S2-->L300-1_accept_S2: Formula: (not (= v_standard_metadata.ingress_port_36 v_meta.secondary_19))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_36, meta.secondary=v_meta.secondary_19}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_36, meta.secondary=v_meta.secondary_19}  AuxVars[]  AssignedVars[] 8296#L300-1_accept_S2 [1147] L300-1_accept_S2-->L289-2_accept_S2: Formula: (= v_protect_c_accepted_16 v_meta.accepted_20)  InVars {protect_c_accepted=v_protect_c_accepted_16}  OutVars{protect_c_accepted=v_protect_c_accepted_16, meta.accepted=v_meta.accepted_20}  AuxVars[]  AssignedVars[meta.accepted] 8341#L289-2_accept_S2 [1308] L289-2_accept_S2-->L310_accept_S2: Formula: (not (= v_meta.accepted_26 1))  InVars {meta.accepted=v_meta.accepted_26}  OutVars{meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[] 8568#L310_accept_S2 [1533] L310_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8711#ingressEXIT_accept_S2 >[1744] ingressEXIT_accept_S2-->L349-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8712#L349-D123 [1682] L349-D123-->L349_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8232#L349_accept_S2 [1547] L349_accept_S2-->L349_accept_S2-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8747#L349_accept_S2-D42 [1588] L349_accept_S2-D42-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8496#egressFINAL_accept_S2 [1253] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8231#egressEXIT_accept_S2 >[1832] egressEXIT_accept_S2-->L350-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8233#L350-D102 [1423] L350-D102-->L350_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8587#L350_accept_S2 [1631] L350_accept_S2-->L350_accept_S2-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8767#L350_accept_S2-D12 [1618] L350_accept_S2-D12-->createChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8586#createChecksumFINAL_accept_S2 [1322] createChecksumFINAL_accept_S2-->createChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8588#createChecksumEXIT_accept_S2 >[1766] createChecksumEXIT_accept_S2-->L351-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8718#L351-D87 [1476] L351-D87-->L351_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8719#L351_accept_S2 [1685] L351_accept_S2-->L353_accept_S2: Formula: (not v_forward_31)  InVars {forward=v_forward_31}  OutVars{forward=v_forward_31}  AuxVars[]  AssignedVars[] 8728#L353_accept_S2 [1494] L353_accept_S2-->L352-1_accept_S2: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 8722#L352-1_accept_S2 [1483] L352-1_accept_S2-->L356_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_32 0))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_32}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.accepted=v_meta.accepted_32}  AuxVars[]  AssignedVars[_p4ltl_0] 8723#L356_accept_S2 [1669] L356_accept_S2-->L357_accept_S2: Formula: (= v__p4ltl_2_11 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_21 281474976710656) (* (mod (select v_protect_c_last_primary_17 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_21}  OutVars{_p4ltl_2=v__p4ltl_2_11, protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_21}  AuxVars[]  AssignedVars[_p4ltl_2] 8742#L357_accept_S2 [1538] L357_accept_S2-->L358_accept_S2: Formula: (let ((.cse0 (<= v__p4ltl_2_8 v_meta.period_30))) (or (and v__p4ltl_1_6 .cse0) (and (not .cse0) (not v__p4ltl_1_6))))  InVars {_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_30}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_1=v__p4ltl_1_6, meta.period=v_meta.period_30}  AuxVars[]  AssignedVars[_p4ltl_1] 8201#L358_accept_S2 [1080] L358_accept_S2-->L359_accept_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_49 v_meta.secondary_27))) (or (and (not v__p4ltl_3_7) (not .cse0)) (and v__p4ltl_3_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_49, meta.secondary=v_meta.secondary_27}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.secondary=v_meta.secondary_27, standard_metadata.ingress_port=v_standard_metadata.ingress_port_49}  AuxVars[]  AssignedVars[_p4ltl_3] 8203#L359_accept_S2 [1156] L359_accept_S2-->L360_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_25 v_standard_metadata.ingress_port_45))) (or (and (not v__p4ltl_4_6) (not .cse0)) (and v__p4ltl_4_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 8357#L360_accept_S2 [1296] L360_accept_S2-->L361_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_35 1))) (or (and (not .cse0) (not v__p4ltl_5_8)) (and v__p4ltl_5_8 .cse0)))  InVars {meta.accepted=v_meta.accepted_35}  OutVars{_p4ltl_5=v__p4ltl_5_8, meta.accepted=v_meta.accepted_35}  AuxVars[]  AssignedVars[_p4ltl_5] 8543#L361_accept_S2 [1290] L361_accept_S2-->L362_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_30 v_meta.secondary_30))) (or (and v__p4ltl_6_8 (not .cse0)) (and (not v__p4ltl_6_8) .cse0)))  InVars {meta.primary=v_meta.primary_30, meta.secondary=v_meta.secondary_30}  OutVars{meta.secondary=v_meta.secondary_30, _p4ltl_6=v__p4ltl_6_8, meta.primary=v_meta.primary_30}  AuxVars[]  AssignedVars[_p4ltl_6] 8544#L362_accept_S2 [1336] L362_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_36))) (or (and .cse0 v__p4ltl_7_8) (and (not v__p4ltl_7_8) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  OutVars{_p4ltl_7=v__p4ltl_7_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  AuxVars[]  AssignedVars[_p4ltl_7] 8519#mainFINAL_accept_S2 [1270] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8520#mainEXIT_accept_S2 >[1749] mainEXIT_accept_S2-->L368-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8672#L368-1-D105 [1414] L368-1-D105-->L368-1_accept_S3: Formula: (and v__p4ltl_1_9 v__p4ltl_3_9 v__p4ltl_7_12 v__p4ltl_6_12 (not v__p4ltl_0_9))  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  AuxVars[]  AssignedVars[] 8673#L368-1_accept_S3 
[2023-02-06 19:09:46,911 INFO  L754   eck$LassoCheckResult]: Loop: 8673#L368-1_accept_S3 [1431] L368-1_accept_S3-->L368_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8254#L368_accept_S3 [1277] L368_accept_S3-->L368_accept_S3-D7: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8253#L368_accept_S3-D7 [1101] L368_accept_S3-D7-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8215#mainENTRY_accept_S3 [1518] mainENTRY_accept_S3-->mainENTRY_accept_S3-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8734#mainENTRY_accept_S3-D13 [1667] mainENTRY_accept_S3-D13-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8768#havocProcedureENTRY_accept_S3 [1638] havocProcedureENTRY_accept_S3-->L211_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 8769#L211_accept_S3 [1696] L211_accept_S3-->L212_accept_S3: Formula: (not v_forward_24)  InVars {}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[forward] 8560#L212_accept_S3 [1298] L212_accept_S3-->L213_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_44}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 8561#L213_accept_S3 [1488] L213_accept_S3-->L214_accept_S3: Formula: (and (<= 0 v_standard_metadata.ingress_port_41) (< v_standard_metadata.ingress_port_41 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_41}  AuxVars[]  AssignedVars[] 8727#L214_accept_S3 [1510] L214_accept_S3-->L215_accept_S3: Formula: (= v_standard_metadata.egress_spec_23 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_23}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 8449#L215_accept_S3 [1217] L215_accept_S3-->L216_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_23)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_23}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 8450#L216_accept_S3 [1499] L216_accept_S3-->L217_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 8690#L217_accept_S3 [1434] L217_accept_S3-->L218_accept_S3: Formula: (and (<= 0 v_standard_metadata.instance_type_14) (< v_standard_metadata.instance_type_14 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_14}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[] 8691#L218_accept_S3 [1664] L218_accept_S3-->L219_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 8391#L219_accept_S3 [1170] L219_accept_S3-->L220_accept_S3: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 8392#L220_accept_S3 [1574] L220_accept_S3-->L221_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 8687#L221_accept_S3 [1430] L221_accept_S3-->L222_accept_S3: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_12) (< v_standard_metadata.enq_timestamp_12 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[] 8597#L222_accept_S3 [1334] L222_accept_S3-->L223_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 8598#L223_accept_S3 [1360] L223_accept_S3-->L224_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 8627#L224_accept_S3 [1440] L224_accept_S3-->L225_accept_S3: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 8695#L225_accept_S3 [1657] L225_accept_S3-->L226_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 8214#L226_accept_S3 [1085] L226_accept_S3-->L227_accept_S3: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 8216#L227_accept_S3 [1513] L227_accept_S3-->L228_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 8638#L228_accept_S3 [1374] L228_accept_S3-->L229_accept_S3: Formula: (and (< v_standard_metadata.ingress_global_timestamp_17 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_17))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[] 8639#L229_accept_S3 [1405] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 8668#L230_accept_S3 [1508] L230_accept_S3-->L231_accept_S3: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_13) (< v_standard_metadata.egress_global_timestamp_13 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[] 8563#L231_accept_S3 [1302] L231_accept_S3-->L232_accept_S3: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 8564#L232_accept_S3 [1539] L232_accept_S3-->L233_accept_S3: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 8358#L233_accept_S3 [1155] L233_accept_S3-->L234_accept_S3: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 8359#L234_accept_S3 [1420] L234_accept_S3-->L235_accept_S3: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 8680#L235_accept_S3 [1444] L235_accept_S3-->L236_accept_S3: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 8700#L236_accept_S3 [1626] L236_accept_S3-->L237_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 8527#L237_accept_S3 [1275] L237_accept_S3-->L238_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_4 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 8236#L238_accept_S3 [1092] L238_accept_S3-->L239_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 8237#L239_accept_S3 [1542] L239_accept_S3-->L240_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 8336#L240_accept_S3 [1145] L240_accept_S3-->L241_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 8337#L241_accept_S3 [1620] L241_accept_S3-->L242_accept_S3: Formula: (and (< v_hdr.ethernet.etherType_29 65536) (<= 0 v_hdr.ethernet.etherType_29))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 8741#L242_accept_S3 [1532] L242_accept_S3-->L243_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 8654#L243_accept_S3 [1389] L243_accept_S3-->L244_accept_S3: Formula: (= v_emit_19 (store v_emit_20 v_hdr.topology_3 false))  InVars {emit=v_emit_20, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_19, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 8655#L244_accept_S3 [1403] L244_accept_S3-->L245_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[hdr.topology.identifier] 8665#L245_accept_S3 [1665] L245_accept_S3-->L246_accept_S3: Formula: (and (< v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 8552#L246_accept_S3 [1295] L246_accept_S3-->L247_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[hdr.topology.port] 8553#L247_accept_S3 [1641] L247_accept_S3-->L248_accept_S3: Formula: (and (< v_hdr.topology.port_19 65536) (<= 0 v_hdr.topology.port_19))  InVars {hdr.topology.port=v_hdr.topology.port_19}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[] 8484#L248_accept_S3 [1239] L248_accept_S3-->L249_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 8435#L249_accept_S3 [1201] L249_accept_S3-->L250_accept_S3: Formula: (and (< v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 8436#L250_accept_S3 [1451] L250_accept_S3-->L251_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[hdr.topology.mac] 8550#L251_accept_S3 [1293] L251_accept_S3-->L252_accept_S3: Formula: (and (< v_hdr.topology.mac_13 281474976710656) (<= 0 v_hdr.topology.mac_13))  InVars {hdr.topology.mac=v_hdr.topology.mac_13}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[] 8551#L252_accept_S3 [1471] L252_accept_S3-->L253_accept_S3: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 8440#L253_accept_S3 [1207] L253_accept_S3-->L254_accept_S3: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_10) (< v_meta.intrinsic_metadata.ingress_global_timestamp_10 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[] 8441#L254_accept_S3 [1394] L254_accept_S3-->L255_accept_S3: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 8659#L255_accept_S3 [1477] L255_accept_S3-->L256_accept_S3: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_9))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 8720#L256_accept_S3 [1479] L256_accept_S3-->L257_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 8305#L257_accept_S3 [1126] L257_accept_S3-->L258_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 8306#L258_accept_S3 [1178] L258_accept_S3-->L259_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 8404#L259_accept_S3 [1183] L259_accept_S3-->L260_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 8410#L260_accept_S3 [1186] L260_accept_S3-->L261_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 8414#L261_accept_S3 [1192] L261_accept_S3-->L262_accept_S3: Formula: (= v_meta.accepted_29 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_29}  AuxVars[]  AssignedVars[meta.accepted] 8423#L262_accept_S3 [1435] L262_accept_S3-->L263_accept_S3: Formula: (= v_meta.period_26 0)  InVars {}  OutVars{meta.period=v_meta.period_26}  AuxVars[]  AssignedVars[meta.period] 8524#L263_accept_S3 [1272] L263_accept_S3-->L264_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 8525#L264_accept_S3 [1350] L264_accept_S3-->L265_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 8617#L265_accept_S3 [1589] L265_accept_S3-->L266_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 8645#L266_accept_S3 [1384] L266_accept_S3-->L267_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 8646#L267_accept_S3 [1666] L267_accept_S3-->L268_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 8739#L268_accept_S3 [1529] L268_accept_S3-->L269_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 8740#L269_accept_S3 [1672] L269_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 8459#havocProcedureFINAL_accept_S3 [1221] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8307#havocProcedureEXIT_accept_S3 >[1823] havocProcedureEXIT_accept_S3-->L346-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8308#L346-D64 [1454] L346-D64-->L346_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8443#L346_accept_S3 [1289] L346_accept_S3-->L346_accept_S3-D31: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8542#L346_accept_S3-D31 [1514] L346_accept_S3-D31-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8208#_parser_packetParserENTRY_accept_S3 [1323] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8293#_parser_packetParserENTRY_accept_S3-D58 [1121] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8294#startENTRY_accept_S3 [1570] startENTRY_accept_S3-->L440_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 8757#L440_accept_S3 [1616] L440_accept_S3-->L440-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_40 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[] 8207#L440-1_accept_S3 [1081] L440-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8209#startEXIT_accept_S3 >[1797] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8442#_parser_packetParserFINAL-D82 [1206] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8444#_parser_packetParserFINAL_accept_S3 [1595] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8674#_parser_packetParserEXIT_accept_S3 >[1756] _parser_packetParserEXIT_accept_S3-->L347-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8263#L347-D70 [1107] L347-D70-->L347_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8264#L347_accept_S3 [1393] L347_accept_S3-->L347_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8660#L347_accept_S3-D4 [1415] L347_accept_S3-D4-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8675#verifyChecksumFINAL_accept_S3 [1583] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8760#verifyChecksumEXIT_accept_S3 >[1724] verifyChecksumEXIT_accept_S3-->L348-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8374#L348-D73 [1160] L348-D73-->L348_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8259#L348_accept_S3 [1219] L348_accept_S3-->L348_accept_S3-D28: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8268#L348_accept_S3-D28 [1108] L348_accept_S3-D28-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8269#ingressENTRY_accept_S3 [1442] ingressENTRY_accept_S3-->L288_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 8696#L288_accept_S3 [1496] L288_accept_S3-->L289_accept_S3: Formula: (= v_meta.accepted_21 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_21}  AuxVars[]  AssignedVars[meta.accepted] 8729#L289_accept_S3 [1497] L289_accept_S3-->L290_accept_S3: Formula: (= 56577 v_hdr.ethernet.etherType_26)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 8361#L290_accept_S3 [1567] L290_accept_S3-->L290_accept_S3-D19: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8755#L290_accept_S3-D19 [1629] L290_accept_S3-D19-->protect_c_period.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8762#protect_c_period.applyENTRY_accept_S3 [1591] protect_c_period.applyENTRY_accept_S3-->L396_accept_S3: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_16))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_16}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_16}  AuxVars[]  AssignedVars[] 8628#L396_accept_S3 [1362] L396_accept_S3-->L396-1_accept_S3: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_22))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_22}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_22}  AuxVars[]  AssignedVars[] 8460#L396-1_accept_S3 [1224] L396-1_accept_S3-->protect_c_period.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8360#protect_c_period.applyEXIT_accept_S3 >[1725] protect_c_period.applyEXIT_accept_S3-->L290-1-D115: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8362#L290-1-D115 [1229] L290-1-D115-->L290-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8467#L290-1_accept_S3 [1236] L290-1_accept_S3-->L290-1_accept_S3-D46: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8478#L290-1_accept_S3-D46 [1566] L290-1_accept_S3-D46-->protect_c_port_config.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8754#protect_c_port_config.applyENTRY_accept_S3 [1654] protect_c_port_config.applyENTRY_accept_S3-->L408_accept_S3: Formula: (not (= v_protect_c_port_config.action_run_26 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  AuxVars[]  AssignedVars[] 8771#L408_accept_S3 [1689] L408_accept_S3-->L408-1_accept_S3: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_22))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  AuxVars[]  AssignedVars[] 8705#L408-1_accept_S3 [1568] L408-1_accept_S3-->protect_c_port_config.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8756#protect_c_port_config.applyEXIT_accept_S3 >[1750] protect_c_port_config.applyEXIT_accept_S3-->L291-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8470#L291-D67 [1231] L291-D67-->L291_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8471#L291_accept_S3 [1274] L291_accept_S3-->L293_accept_S3: Formula: (= v_protect_c_accepted_20 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_20}  AuxVars[]  AssignedVars[protect_c_accepted] 8528#L293_accept_S3 [1489] L293_accept_S3-->L294_accept_S3: Formula: (= v_protect_c_time_15 v_standard_metadata.ingress_global_timestamp_12)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{protect_c_time=v_protect_c_time_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[protect_c_time] 8439#L294_accept_S3 [1204] L294_accept_S3-->L300_accept_S3: Formula: (not (= v_meta.primary_21 v_standard_metadata.ingress_port_32))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.primary=v_meta.primary_21}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.primary=v_meta.primary_21}  AuxVars[]  AssignedVars[] 8329#L300_accept_S3 [1141] L300_accept_S3-->L300-1_accept_S3: Formula: (not (= v_standard_metadata.ingress_port_38 v_meta.secondary_21))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_38, meta.secondary=v_meta.secondary_21}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38, meta.secondary=v_meta.secondary_21}  AuxVars[]  AssignedVars[] 8325#L300-1_accept_S3 [1245] L300-1_accept_S3-->L289-2_accept_S3: Formula: (= v_protect_c_accepted_15 v_meta.accepted_19)  InVars {protect_c_accepted=v_protect_c_accepted_15}  OutVars{protect_c_accepted=v_protect_c_accepted_15, meta.accepted=v_meta.accepted_19}  AuxVars[]  AssignedVars[meta.accepted] 8490#L289-2_accept_S3 [1261] L289-2_accept_S3-->L310_accept_S3: Formula: (not (= v_meta.accepted_24 1))  InVars {meta.accepted=v_meta.accepted_24}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[] 8258#L310_accept_S3 [1103] L310_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8260#ingressEXIT_accept_S3 >[1872] ingressEXIT_accept_S3-->L349-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8637#L349-D121 [1372] L349-D121-->L349_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8505#L349_accept_S3 [1560] L349_accept_S3-->L349_accept_S3-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8504#L349_accept_S3-D40 [1259] L349_accept_S3-D40-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8506#egressFINAL_accept_S3 [1545] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8746#egressEXIT_accept_S3 >[1880] egressEXIT_accept_S3-->L350-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8763#L350-D100 [1694] L350-D100-->L350_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8285#L350_accept_S3 [1366] L350_accept_S3-->L350_accept_S3-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8633#L350_accept_S3-D10 [1541] L350_accept_S3-D10-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8284#createChecksumFINAL_accept_S3 [1117] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8286#createChecksumEXIT_accept_S3 >[1785] createChecksumEXIT_accept_S3-->L351-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8261#L351-D85 [1106] L351-D85-->L351_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8262#L351_accept_S3 [1330] L351_accept_S3-->L353_accept_S3: Formula: (not v_forward_29)  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 8594#L353_accept_S3 [1503] L353_accept_S3-->L352-1_accept_S3: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 8704#L352-1_accept_S3 [1449] L352-1_accept_S3-->L356_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_31 0))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_31}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.accepted=v_meta.accepted_31}  AuxVars[]  AssignedVars[_p4ltl_0] 8277#L356_accept_S3 [1114] L356_accept_S3-->L357_accept_S3: Formula: (= v__p4ltl_2_12 (mod (+ (* (mod (select v_protect_c_last_primary_18 0) 281474976710656) 281474976710655) (mod v_standard_metadata.ingress_global_timestamp_22 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_22}  OutVars{_p4ltl_2=v__p4ltl_2_12, protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_22}  AuxVars[]  AssignedVars[_p4ltl_2] 8278#L357_accept_S3 [1120] L357_accept_S3-->L358_accept_S3: Formula: (let ((.cse0 (<= v__p4ltl_2_9 v_meta.period_31))) (or (and v__p4ltl_1_7 .cse0) (and (not v__p4ltl_1_7) (not .cse0))))  InVars {_p4ltl_2=v__p4ltl_2_9, meta.period=v_meta.period_31}  OutVars{_p4ltl_2=v__p4ltl_2_9, _p4ltl_1=v__p4ltl_1_7, meta.period=v_meta.period_31}  AuxVars[]  AssignedVars[_p4ltl_1] 8292#L358_accept_S3 [1460] L358_accept_S3-->L359_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_48 v_meta.secondary_26))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_48, meta.secondary=v_meta.secondary_26}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.secondary=v_meta.secondary_26, standard_metadata.ingress_port=v_standard_metadata.ingress_port_48}  AuxVars[]  AssignedVars[_p4ltl_3] 8282#L359_accept_S3 [1116] L359_accept_S3-->L360_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_26 v_standard_metadata.ingress_port_46))) (or (and v__p4ltl_4_7 .cse0) (and (not v__p4ltl_4_7) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 8283#L360_accept_S3 [1310] L360_accept_S3-->L361_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_34 1))) (or (and (not .cse0) (not v__p4ltl_5_7)) (and v__p4ltl_5_7 .cse0)))  InVars {meta.accepted=v_meta.accepted_34}  OutVars{_p4ltl_5=v__p4ltl_5_7, meta.accepted=v_meta.accepted_34}  AuxVars[]  AssignedVars[_p4ltl_5] 8571#L361_accept_S3 [1603] L361_accept_S3-->L362_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_29 v_meta.secondary_29))) (or (and v__p4ltl_6_7 (not .cse0)) (and .cse0 (not v__p4ltl_6_7))))  InVars {meta.primary=v_meta.primary_29, meta.secondary=v_meta.secondary_29}  OutVars{meta.secondary=v_meta.secondary_29, _p4ltl_6=v__p4ltl_6_7, meta.primary=v_meta.primary_29}  AuxVars[]  AssignedVars[_p4ltl_6] 8369#L362_accept_S3 [1159] L362_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_35))) (or (and (not .cse0) (not v__p4ltl_7_7)) (and v__p4ltl_7_7 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{_p4ltl_7=v__p4ltl_7_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[_p4ltl_7] 8370#mainFINAL_accept_S3 [1214] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8448#mainEXIT_accept_S3 >[1807] mainEXIT_accept_S3-->L368-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8685#L368-1-D103 [1427] L368-1-D103-->L368-1_accept_S3: Formula: (and v__p4ltl_7_11 v__p4ltl_6_11)  InVars {_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11}  OutVars{_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11}  AuxVars[]  AssignedVars[] 8673#L368-1_accept_S3 
[2023-02-06 19:09:46,912 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:09:46,912 INFO  L85        PathProgramCache]: Analyzing trace with hash -1046427357, now seen corresponding path program 1 times
[2023-02-06 19:09:46,912 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:09:46,913 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [919083955]
[2023-02-06 19:09:46,913 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:09:46,913 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:09:46,928 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:46,965 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:09:46,972 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:46,994 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:46,996 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:47,003 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:09:47,004 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:47,006 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:47,006 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:47,007 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:09:47,007 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:47,011 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:09:47,013 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:47,016 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:09:47,017 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:47,019 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-02-06 19:09:47,020 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:47,020 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 111
[2023-02-06 19:09:47,021 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:47,022 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 116
[2023-02-06 19:09:47,022 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:47,023 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 138
[2023-02-06 19:09:47,028 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:47,035 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:47,037 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:47,040 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:09:47,041 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:47,042 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:47,042 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:47,043 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:09:47,044 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:47,045 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:09:47,046 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:47,047 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:09:47,048 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:47,048 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-02-06 19:09:47,049 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:47,049 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 111
[2023-02-06 19:09:47,050 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:47,050 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 116
[2023-02-06 19:09:47,051 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:47,052 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:09:47,052 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:09:47,052 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [919083955]
[2023-02-06 19:09:47,052 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [919083955] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:09:47,052 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:09:47,052 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [11] imperfect sequences [] total 11
[2023-02-06 19:09:47,052 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1441015093]
[2023-02-06 19:09:47,052 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:09:47,053 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:09:47,053 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:09:47,053 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 11 interpolants.
[2023-02-06 19:09:47,053 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=31, Invalid=79, Unknown=0, NotChecked=0, Total=110
[2023-02-06 19:09:47,053 INFO  L87              Difference]: Start difference. First operand 622 states and 656 transitions. cyclomatic complexity: 36 Second operand  has 11 states, 11 states have (on average 21.09090909090909) internal successors, (232), 4 states have internal predecessors, (232), 3 states have call successors, (21), 8 states have call predecessors, (21), 3 states have return successors, (20), 4 states have call predecessors, (20), 3 states have call successors, (20)
[2023-02-06 19:09:48,326 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:09:48,327 INFO  L93              Difference]: Finished difference Result 2055 states and 2404 transitions.
[2023-02-06 19:09:48,327 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 42 states. 
[2023-02-06 19:09:48,327 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 2055 states and 2404 transitions.
[2023-02-06 19:09:48,335 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 12
[2023-02-06 19:09:48,344 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 2055 states to 2055 states and 2404 transitions.
[2023-02-06 19:09:48,344 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 1236
[2023-02-06 19:09:48,345 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 1236
[2023-02-06 19:09:48,345 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 2055 states and 2404 transitions.
[2023-02-06 19:09:48,348 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:09:48,348 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 2055 states and 2404 transitions.
[2023-02-06 19:09:48,349 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 2055 states and 2404 transitions.
[2023-02-06 19:09:48,364 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 2055 to 688.
[2023-02-06 19:09:48,365 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 688 states, 543 states have (on average 1.0699815837937385) internal successors, (581), 543 states have internal predecessors, (581), 68 states have call successors, (68), 68 states have call predecessors, (68), 77 states have return successors, (77), 77 states have call predecessors, (77), 67 states have call successors, (77)
[2023-02-06 19:09:48,366 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 688 states to 688 states and 726 transitions.
[2023-02-06 19:09:48,366 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 688 states and 726 transitions.
[2023-02-06 19:09:48,366 INFO  L399   stractBuchiCegarLoop]: Abstraction has 688 states and 726 transitions.
[2023-02-06 19:09:48,367 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 6 ============
[2023-02-06 19:09:48,367 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 688 states and 726 transitions.
[2023-02-06 19:09:48,368 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:09:48,368 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:09:48,368 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:09:48,369 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:48,370 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:48,371 INFO  L752   eck$LassoCheckResult]: Stem: 11674#ULTIMATE.startENTRY_NONWA [1182] ULTIMATE.startENTRY_NONWA-->L368-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11704#L368-1_T0_init [1492] L368-1_T0_init-->L368_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11493#L368_T0_init [1379] L368_T0_init-->L368_T0_init-D8: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11945#L368_T0_init-D8 [1486] L368_T0_init-D8-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11515#mainENTRY_T0_init [1671] mainENTRY_T0_init-->mainENTRY_T0_init-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11923#mainENTRY_T0_init-D14 [1354] mainENTRY_T0_init-D14-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11924#havocProcedureENTRY_T0_init [1376] havocProcedureENTRY_T0_init-->L211_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 11798#L211_T0_init [1258] L211_T0_init-->L212_T0_init: Formula: (not v_forward_26)  InVars {}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[forward] 11799#L212_T0_init [1335] L212_T0_init-->L213_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 11902#L213_T0_init [1536] L213_T0_init-->L214_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_42) (< v_standard_metadata.ingress_port_42 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[] 11883#L214_T0_init [1319] L214_T0_init-->L215_T0_init: Formula: (= v_standard_metadata.egress_spec_22 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_22}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 11884#L215_T0_init [1601] L215_T0_init-->L216_T0_init: Formula: (= 0 v_standard_metadata.egress_port_22)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_22}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 11750#L216_T0_init [1218] L216_T0_init-->L217_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 11751#L217_T0_init [1537] L217_T0_init-->L218_T0_init: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 11903#L218_T0_init [1337] L218_T0_init-->L219_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 11904#L219_T0_init [1348] L219_T0_init-->L220_T0_init: Formula: (and (< v_standard_metadata.packet_length_9 4294967296) (<= 0 v_standard_metadata.packet_length_9))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_9}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[] 11918#L220_T0_init [1693] L220_T0_init-->L221_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 11927#L221_T0_init [1356] L221_T0_init-->L222_T0_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_13) (< v_standard_metadata.enq_timestamp_13 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[] 11583#L222_T0_init [1119] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 11549#L223_T0_init [1104] L223_T0_init-->L224_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 11550#L224_T0_init [1548] L224_T0_init-->L225_T0_init: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 11646#L225_T0_init [1150] L225_T0_init-->L226_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 11545#L226_T0_init [1102] L226_T0_init-->L227_T0_init: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_14) (< v_standard_metadata.deq_qdepth_14 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[] 11546#L227_T0_init [1419] L227_T0_init-->L228_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 11772#L228_T0_init [1235] L228_T0_init-->L229_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_19) (< v_standard_metadata.ingress_global_timestamp_19 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_19}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_19}  AuxVars[]  AssignedVars[] 11773#L229_T0_init [1491] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 11532#L230_T0_init [1093] L230_T0_init-->L231_T0_init: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 11533#L231_T0_init [1129] L231_T0_init-->L232_T0_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 11603#L232_T0_init [1184] L232_T0_init-->L233_T0_init: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 11706#L233_T0_init [1639] L233_T0_init-->L234_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 11647#L234_T0_init [1151] L234_T0_init-->L235_T0_init: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 11627#L235_T0_init [1142] L235_T0_init-->L236_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 11628#L236_T0_init [1617] L236_T0_init-->L237_T0_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 11892#L237_T0_init [1324] L237_T0_init-->L238_T0_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ethernet_2 false))  InVars {emit=v_emit_12, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_11, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 11787#L238_T0_init [1246] L238_T0_init-->L239_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 11788#L239_T0_init [1506] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 11861#L240_T0_init [1300] L240_T0_init-->L241_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 11591#L241_T0_init [1123] L241_T0_init-->L242_T0_init: Formula: (and (< v_hdr.ethernet.etherType_33 65536) (<= 0 v_hdr.ethernet.etherType_33))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[] 11592#L242_T0_init [1604] L242_T0_init-->L243_T0_init: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 12094#L243_T0_init [1642] L243_T0_init-->L244_T0_init: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_2 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 11960#L244_T0_init [1392] L244_T0_init-->L245_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 11961#L245_T0_init [1613] L245_T0_init-->L246_T0_init: Formula: (and (<= 0 v_hdr.topology.identifier_11) (< v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 11959#L246_T0_init [1391] L246_T0_init-->L247_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[hdr.topology.port] 11760#L247_T0_init [1226] L247_T0_init-->L248_T0_init: Formula: (and (<= 0 v_hdr.topology.port_15) (< v_hdr.topology.port_15 65536))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 11761#L248_T0_init [1563] L248_T0_init-->L249_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[hdr.topology.prefix] 12071#L249_T0_init [1680] L249_T0_init-->L250_T0_init: Formula: (and (<= 0 v_hdr.topology.prefix_14) (< v_hdr.topology.prefix_14 4294967296))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_14}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[] 11838#L250_T0_init [1287] L250_T0_init-->L251_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 11839#L251_T0_init [1401] L251_T0_init-->L252_T0_init: Formula: (and (<= 0 v_hdr.topology.mac_11) (< v_hdr.topology.mac_11 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 11925#L252_T0_init [1355] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 11926#L253_T0_init [1382] L253_T0_init-->L254_T0_init: Formula: (and (< v_meta.intrinsic_metadata.ingress_global_timestamp_11 281474976710656) (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_11))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[] 11893#L254_T0_init [1326] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 11514#L255_T0_init [1088] L255_T0_init-->L256_T0_init: Formula: (and (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_14) (< v_meta.intrinsic_metadata.egress_global_timestamp_14 281474976710656))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_14}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[] 11516#L256_T0_init [1333] L256_T0_init-->L257_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 11710#L257_T0_init [1187] L257_T0_init-->L258_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 11711#L258_T0_init [1656] L258_T0_init-->L259_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 12034#L259_T0_init [1478] L259_T0_init-->L260_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 11702#L260_T0_init [1181] L260_T0_init-->L261_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 11703#L261_T0_init [1633] L261_T0_init-->L262_T0_init: Formula: (= v_meta.accepted_30 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_30}  AuxVars[]  AssignedVars[meta.accepted] 11877#L262_T0_init [1314] L262_T0_init-->L263_T0_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 11878#L263_T0_init [1370] L263_T0_init-->L264_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 11937#L264_T0_init [1647] L264_T0_init-->L265_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 12055#L265_T0_init [1530] L265_T0_init-->L266_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 11826#L266_T0_init [1278] L266_T0_init-->L267_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 11827#L267_T0_init [1439] L267_T0_init-->L268_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 11909#L268_T0_init [1342] L268_T0_init-->L269_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 11910#L269_T0_init [1596] L269_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 12088#havocProcedureFINAL_T0_init [1605] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11803#havocProcedureEXIT_T0_init >[1800] havocProcedureEXIT_T0_init-->L346-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11658#L346-D65 [1157] L346-D65-->L346_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11633#L346_T0_init [1193] L346_T0_init-->L346_T0_init-D32: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11716#L346_T0_init-D32 [1208] L346_T0_init-D32-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11700#_parser_packetParserENTRY_T0_init [1180] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11701#_parser_packetParserENTRY_T0_init-D59 [1587] _parser_packetParserENTRY_T0_init-D59-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11846#startENTRY_T0_init [1292] startENTRY_T0_init-->L440_T0_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 11847#L440_T0_init [1644] L440_T0_init-->L440-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_38 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  AuxVars[]  AssignedVars[] 12002#L440-1_T0_init [1438] L440-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11855#startEXIT_T0_init >[1821] startEXIT_T0_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11856#_parser_packetParserFINAL-D83 [1301] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11632#_parser_packetParserFINAL_T0_init [1146] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11634#_parser_packetParserEXIT_T0_init >[1718] _parser_packetParserEXIT_T0_init-->L347-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11837#L347-D71 [1285] L347-D71-->L347_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11671#L347_T0_init [1452] L347_T0_init-->L347_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11919#L347_T0_init-D5 [1349] L347_T0_init-D5-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11670#verifyChecksumFINAL_T0_init [1161] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11672#verifyChecksumEXIT_T0_init >[1711] verifyChecksumEXIT_T0_init-->L348-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11676#L348-D74 [1400] L348-D74-->L348_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11608#L348_T0_init [1614] L348_T0_init-->L348_T0_init-D29: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11607#L348_T0_init-D29 [1132] L348_T0_init-D29-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11609#ingressENTRY_T0_init [1144] ingressENTRY_T0_init-->L288_T0_init: Formula: (not (= v_hdr.ethernet.etherType_23 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  AuxVars[]  AssignedVars[] 11629#L288_T0_init [1490] L288_T0_init-->L289_T0_init: Formula: (= v_meta.accepted_27 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 11743#L289_T0_init [1212] L289_T0_init-->L290_T0_init: Formula: (= 56577 v_hdr.ethernet.etherType_20)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 11682#L290_T0_init [1594] L290_T0_init-->L290_T0_init-D20: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12087#L290_T0_init-D20 [1607] L290_T0_init-D20-->protect_c_period.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11974#protect_c_period.applyENTRY_T0_init [1409] protect_c_period.applyENTRY_T0_init-->L396_T0_init: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_24))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_24}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_24}  AuxVars[]  AssignedVars[] 11946#L396_T0_init [1381] L396_T0_init-->L396-1_T0_init: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_20))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_20}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_20}  AuxVars[]  AssignedVars[] 11943#L396-1_T0_init [1472] L396-1_T0_init-->protect_c_period.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11681#protect_c_period.applyEXIT_T0_init >[1801] protect_c_period.applyEXIT_T0_init-->L290-1-D116: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11683#L290-1-D116 [1658] L290-1-D116-->L290-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11605#L290-1_T0_init [1257] L290-1_T0_init-->L290-1_T0_init-D47: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11770#L290-1_T0_init-D47 [1234] L290-1_T0_init-D47-->protect_c_port_config.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11771#protect_c_port_config.applyENTRY_T0_init [1646] protect_c_port_config.applyENTRY_T0_init-->L408_T0_init: Formula: (not (= v_protect_c_port_config.action_run_20 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  AuxVars[]  AssignedVars[] 11621#L408_T0_init [1139] L408_T0_init-->L408-1_T0_init: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_18))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  AuxVars[]  AssignedVars[] 11604#L408-1_T0_init [1130] L408-1_T0_init-->protect_c_port_config.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11606#protect_c_port_config.applyEXIT_T0_init >[1733] protect_c_port_config.applyEXIT_T0_init-->L291-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11620#L291-D68 [1250] L291-D68-->L291_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11790#L291_T0_init [1630] L291_T0_init-->L293_T0_init: Formula: (= v_protect_c_accepted_12 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_12}  AuxVars[]  AssignedVars[protect_c_accepted] 11684#L293_T0_init [1171] L293_T0_init-->L294_T0_init: Formula: (= v_protect_c_time_16 v_standard_metadata.ingress_global_timestamp_13)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  OutVars{protect_c_time=v_protect_c_time_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[protect_c_time] 11685#L294_T0_init [1315] L294_T0_init-->L296_T0_init: Formula: (= v_meta.primary_16 v_standard_metadata.ingress_port_18)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_18, meta.primary=v_meta.primary_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_18, meta.primary=v_meta.primary_16}  AuxVars[]  AssignedVars[] 11677#L296_T0_init [1167] L296_T0_init-->L296_T0_init-D2: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index]< 11678#L296_T0_init-D2 [1459] L296_T0_init-D2-->protect_c_last_primary.writeENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12016#protect_c_last_primary.writeENTRY_T0_init [1602] protect_c_last_primary.writeENTRY_T0_init-->protect_c_last_primary.writeFINAL_T0_init: Formula: (= (store v_protect_c_last_primary_24 v_protect_c_last_primary.write_index_4 v_protect_c_last_primary.write_value_4) v_protect_c_last_primary_23)  InVars {protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_4, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_4, protect_c_last_primary=v_protect_c_last_primary_24}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_4, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_4, protect_c_last_primary=v_protect_c_last_primary_23}  AuxVars[]  AssignedVars[protect_c_last_primary] 11857#protect_c_last_primary.writeFINAL_T0_init [1297] protect_c_last_primary.writeFINAL_T0_init-->protect_c_last_primary.writeEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11858#protect_c_last_primary.writeEXIT_T0_init >[1775] protect_c_last_primary.writeEXIT_T0_init-->L296-1-D107: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index] 12052#L296-1-D107 [1527] L296-1-D107-->L296-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11965#L296-1_T0_init [1397] L296-1_T0_init-->L300-1_T0_init: Formula: (= v_protect_c_accepted_14 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_14}  AuxVars[]  AssignedVars[protect_c_accepted] 11966#L300-1_T0_init [1550] L300-1_T0_init-->L289-2_T0_init: Formula: (= v_protect_c_accepted_13 v_meta.accepted_16)  InVars {protect_c_accepted=v_protect_c_accepted_13}  OutVars{protect_c_accepted=v_protect_c_accepted_13, meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[meta.accepted] 12068#L289-2_T0_init [1674] L289-2_T0_init-->L310_T0_init: Formula: (not (= v_meta.accepted_18 1))  InVars {meta.accepted=v_meta.accepted_18}  OutVars{meta.accepted=v_meta.accepted_18}  AuxVars[]  AssignedVars[] 11728#L310_T0_init [1200] L310_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11729#ingressEXIT_T0_init >[1803] ingressEXIT_T0_init-->L349-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12153#L349-D122 [1526] L349-D122-->L349_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12149#L349_T0_init [1578] L349_T0_init-->L349_T0_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12150#L349_T0_init-D41 [1695] L349_T0_init-D41-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12151#egressFINAL_T0_init [1429] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12148#egressEXIT_T0_init >[1787] egressEXIT_T0_init-->L350-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12146#L350-D101 [1456] L350-D101-->L350_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12139#L350_T0_init [1549] L350_T0_init-->L350_T0_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12140#L350_T0_init-D11 [1311] L350_T0_init-D11-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12141#createChecksumFINAL_T0_init [1280] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12138#createChecksumEXIT_T0_init >[1811] createChecksumEXIT_T0_init-->L351-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12136#L351-D86 [1501] L351-D86-->L351_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12131#L351_T0_init [1634] L351_T0_init-->L353_T0_init: Formula: (not v_forward_27)  InVars {forward=v_forward_27}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[] 12129#L353_T0_init [1095] L353_T0_init-->L352-1_T0_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 12127#L352-1_T0_init [1083] L352-1_T0_init-->L356_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_36 0))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {meta.accepted=v_meta.accepted_36}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.accepted=v_meta.accepted_36}  AuxVars[]  AssignedVars[_p4ltl_0] 12126#L356_T0_init [1255] L356_T0_init-->L357_T0_init: Formula: (= v__p4ltl_2_7 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_20 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_20}  OutVars{_p4ltl_2=v__p4ltl_2_7, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_20}  AuxVars[]  AssignedVars[_p4ltl_2] 12125#L357_T0_init [1304] L357_T0_init-->L358_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_2_10 v_meta.period_32))) (or (and (not v__p4ltl_1_8) (not .cse0)) (and v__p4ltl_1_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_10, meta.period=v_meta.period_32}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_32}  AuxVars[]  AssignedVars[_p4ltl_1] 12124#L358_T0_init [1677] L358_T0_init-->L359_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_50 v_meta.secondary_28))) (or (and v__p4ltl_3_8 .cse0) (and (not .cse0) (not v__p4ltl_3_8))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_50, meta.secondary=v_meta.secondary_28}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.secondary=v_meta.secondary_28, standard_metadata.ingress_port=v_standard_metadata.ingress_port_50}  AuxVars[]  AssignedVars[_p4ltl_3] 12113#L359_T0_init [1343] L359_T0_init-->L360_T0_init: Formula: (let ((.cse0 (= v_meta.primary_27 v_standard_metadata.ingress_port_47))) (or (and (not .cse0) (not v__p4ltl_4_8)) (and v__p4ltl_4_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_47, meta.primary=v_meta.primary_27}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_47, meta.primary=v_meta.primary_27, _p4ltl_4=v__p4ltl_4_8}  AuxVars[]  AssignedVars[_p4ltl_4] 12112#L360_T0_init [1173] L360_T0_init-->L361_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_33 1))) (or (and (not v__p4ltl_5_6) (not .cse0)) (and v__p4ltl_5_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_33}  OutVars{_p4ltl_5=v__p4ltl_5_6, meta.accepted=v_meta.accepted_33}  AuxVars[]  AssignedVars[_p4ltl_5] 12111#L361_T0_init [1244] L361_T0_init-->L362_T0_init: Formula: (let ((.cse0 (= v_meta.primary_28 v_meta.secondary_25))) (or (and .cse0 (not v__p4ltl_6_6)) (and v__p4ltl_6_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_28, meta.secondary=v_meta.secondary_25}  OutVars{meta.secondary=v_meta.secondary_25, _p4ltl_6=v__p4ltl_6_6, meta.primary=v_meta.primary_28}  AuxVars[]  AssignedVars[_p4ltl_6] 12110#L362_T0_init [1079] L362_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_34))) (or (and v__p4ltl_7_6 .cse0) (and (not .cse0) (not v__p4ltl_7_6))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  OutVars{_p4ltl_7=v__p4ltl_7_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  AuxVars[]  AssignedVars[_p4ltl_7] 12109#mainFINAL_T0_init [1352] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12108#mainEXIT_T0_init >[1825] mainEXIT_T0_init-->L368-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12107#L368-1-D104 [1228] L368-1-D104-->L368-1_accept_S2: Formula: (and v__p4ltl_5_9 v__p4ltl_4_9 v__p4ltl_7_10 v__p4ltl_6_10)  InVars {_p4ltl_6=v__p4ltl_6_10, _p4ltl_7=v__p4ltl_7_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_6=v__p4ltl_6_10, _p4ltl_7=v__p4ltl_7_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 11673#L368-1_accept_S2 [1163] L368-1_accept_S2-->L368_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11496#L368_accept_S2 [1424] L368_accept_S2-->L368_accept_S2-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11988#L368_accept_S2-D9 [1521] L368_accept_S2-D9-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11499#mainENTRY_accept_S2 [1105] mainENTRY_accept_S2-->mainENTRY_accept_S2-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11551#mainENTRY_accept_S2-D15 [1678] mainENTRY_accept_S2-D15-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12006#havocProcedureENTRY_accept_S2 [1445] havocProcedureENTRY_accept_S2-->L211_accept_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 12007#L211_accept_S2 [1662] L211_accept_S2-->L212_accept_S2: Formula: (not v_forward_25)  InVars {}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[forward] 11835#L212_accept_S2 [1283] L212_accept_S2-->L213_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_43}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 11836#L213_accept_S2 [1500] L213_accept_S2-->L214_accept_S2: Formula: (and (<= 0 v_standard_metadata.ingress_port_40) (< v_standard_metadata.ingress_port_40 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[] 11764#L214_accept_S2 [1230] L214_accept_S2-->L215_accept_S2: Formula: (= v_standard_metadata.egress_spec_24 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_24}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 11765#L215_accept_S2 [1627] L215_accept_S2-->L216_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_24)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_24}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 11905#L216_accept_S2 [1338] L216_accept_S2-->L217_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 11906#L217_accept_S2 [1558] L217_accept_S2-->L218_accept_S2: Formula: (and (< v_standard_metadata.instance_type_13 4294967296) (<= 0 v_standard_metadata.instance_type_13))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_13}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[] 11996#L218_accept_S2 [1433] L218_accept_S2-->L219_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 11997#L219_accept_S2 [1691] L219_accept_S2-->L220_accept_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 11876#L220_accept_S2 [1313] L220_accept_S2-->L221_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 11808#L221_accept_S2 [1267] L221_accept_S2-->L222_accept_S2: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 11695#L222_accept_S2 [1176] L222_accept_S2-->L223_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 11696#L223_accept_S2 [1687] L223_accept_S2-->L224_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 11828#L224_accept_S2 [1279] L224_accept_S2-->L225_accept_S2: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_11) (< v_standard_metadata.deq_timedelta_11 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[] 11697#L225_accept_S2 [1177] L225_accept_S2-->L226_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 11698#L226_accept_S2 [1531] L226_accept_S2-->L227_accept_S2: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 11649#L227_accept_S2 [1153] L227_accept_S2-->L228_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 11498#L228_accept_S2 [1082] L228_accept_S2-->L229_accept_S2: Formula: (and (< v_standard_metadata.ingress_global_timestamp_18 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_18))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[] 11500#L229_accept_S2 [1112] L229_accept_S2-->L230_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 11569#L230_accept_S2 [1648] L230_accept_S2-->L231_accept_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_12) (< v_standard_metadata.egress_global_timestamp_12 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[] 11907#L231_accept_S2 [1339] L231_accept_S2-->L232_accept_S2: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 11638#L232_accept_S2 [1149] L232_accept_S2-->L233_accept_S2: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 11639#L233_accept_S2 [1410] L233_accept_S2-->L234_accept_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 11754#L234_accept_S2 [1220] L234_accept_S2-->L235_accept_S2: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 11720#L235_accept_S2 [1196] L235_accept_S2-->L236_accept_S2: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 11721#L236_accept_S2 [1663] L236_accept_S2-->L237_accept_S2: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 11782#L237_accept_S2 [1241] L237_accept_S2-->L238_accept_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_3 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 11714#L238_accept_S2 [1191] L238_accept_S2-->L239_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 11715#L239_accept_S2 [1386] L239_accept_S2-->L240_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 11952#L240_accept_S2 [1387] L240_accept_S2-->L241_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 11953#L241_accept_S2 [1535] L241_accept_S2-->L242_accept_S2: Formula: (and (< v_hdr.ethernet.etherType_30 65536) (<= 0 v_hdr.ethernet.etherType_30))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 11868#L242_accept_S2 [1309] L242_accept_S2-->L243_accept_S2: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 11865#L243_accept_S2 [1306] L243_accept_S2-->L244_accept_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.topology_4 false))  InVars {emit=v_emit_22, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_21, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 11866#L244_accept_S2 [1407] L244_accept_S2-->L245_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 11973#L245_accept_S2 [1453] L245_accept_S2-->L246_accept_S2: Formula: (and (< v_hdr.topology.identifier_13 4294967296) (<= 0 v_hdr.topology.identifier_13))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_13}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[] 11950#L246_accept_S2 [1385] L246_accept_S2-->L247_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 11951#L247_accept_S2 [1561] L247_accept_S2-->L248_accept_S2: Formula: (and (< v_hdr.topology.port_20 65536) (<= 0 v_hdr.topology.port_20))  InVars {hdr.topology.port=v_hdr.topology.port_20}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[] 11886#L248_accept_S2 [1321] L248_accept_S2-->L249_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[hdr.topology.prefix] 11887#L249_accept_S2 [1699] L249_accept_S2-->L250_accept_S2: Formula: (and (< v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 12083#L250_accept_S2 [1586] L250_accept_S2-->L251_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 11844#L251_accept_S2 [1291] L251_accept_S2-->L252_accept_S2: Formula: (and (<= 0 v_hdr.topology.mac_14) (< v_hdr.topology.mac_14 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_14}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[] 11845#L252_accept_S2 [1396] L252_accept_S2-->L253_accept_S2: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 11964#L253_accept_S2 [1464] L253_accept_S2-->L254_accept_S2: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_9) (< v_meta.intrinsic_metadata.ingress_global_timestamp_9 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 11912#L254_accept_S2 [1344] L254_accept_S2-->L255_accept_S2: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 11913#L255_accept_S2 [1353] L255_accept_S2-->L256_accept_S2: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_10))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 11922#L256_accept_S2 [1584] L256_accept_S2-->L257_accept_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 12063#L257_accept_S2 [1544] L257_accept_S2-->L258_accept_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 11989#L258_accept_S2 [1425] L258_accept_S2-->L259_accept_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 11990#L259_accept_S2 [1559] L259_accept_S2-->L260_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 11781#L260_accept_S2 [1240] L260_accept_S2-->L261_accept_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 11662#L261_accept_S2 [1158] L261_accept_S2-->L262_accept_S2: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 11663#L262_accept_S2 [1416] L262_accept_S2-->L263_accept_S2: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 11938#L263_accept_S2 [1373] L263_accept_S2-->L264_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 11939#L264_accept_S2 [1395] L264_accept_S2-->L265_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 11528#L265_accept_S2 [1091] L265_accept_S2-->L266_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 11529#L266_accept_S2 [1262] L266_accept_S2-->L267_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 11805#L267_accept_S2 [1509] L267_accept_S2-->L268_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 12018#L268_accept_S2 [1465] L268_accept_S2-->L269_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 12019#L269_accept_S2 [1511] L269_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 11975#havocProcedureFINAL_accept_S2 [1411] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11928#havocProcedureEXIT_accept_S2 >[1767] havocProcedureEXIT_accept_S2-->L346-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11929#L346-D66 [1398] L346-D66-->L346_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11644#L346_accept_S2 [1624] L346_accept_S2-->L346_accept_S2-D33: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11954#L346_accept_S2-D33 [1388] L346_accept_S2-D33-->_parser_packetParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11560#_parser_packetParserENTRY_accept_S2 [1552] _parser_packetParserENTRY_accept_S2-->_parser_packetParserENTRY_accept_S2-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12069#_parser_packetParserENTRY_accept_S2-D60 [1572] _parser_packetParserENTRY_accept_S2-D60-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11559#startENTRY_accept_S2 [1109] startENTRY_accept_S2-->L440_accept_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 11561#L440_accept_S2 [1525] L440_accept_S2-->L440-1_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_42 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[] 12051#L440-1_accept_S2 [1668] L440-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11768#startEXIT_accept_S2 >[1745] startEXIT_accept_S2-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11769#_parser_packetParserFINAL-D84 [1546] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12044#_parser_packetParserFINAL_accept_S2 [1504] _parser_packetParserFINAL_accept_S2-->_parser_packetParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11643#_parser_packetParserEXIT_accept_S2 >[1818] _parser_packetParserEXIT_accept_S2-->L347-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11645#L347-D72 [1621] L347-D72-->L347_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11636#L347_accept_S2 [1148] L347_accept_S2-->L347_accept_S2-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11637#L347_accept_S2-D6 [1450] L347_accept_S2-D6-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11707#verifyChecksumFINAL_accept_S2 [1185] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11708#verifyChecksumEXIT_accept_S2 >[1861] verifyChecksumEXIT_accept_S2-->L348-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11791#L348-D75 [1565] L348-D75-->L348_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11506#L348_accept_S2 [1084] L348_accept_S2-->L348_accept_S2-D30: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11507#L348_accept_S2-D30 [1592] L348_accept_S2-D30-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11981#ingressENTRY_accept_S2 [1418] ingressENTRY_accept_S2-->L288_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 11982#L288_accept_S2 [1422] L288_accept_S2-->L289_accept_S2: Formula: (= v_meta.accepted_22 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[meta.accepted] 11908#L289_accept_S2 [1340] L289_accept_S2-->L290_accept_S2: Formula: (= 56577 v_hdr.ethernet.etherType_24)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[] 11539#L290_accept_S2 [1652] L290_accept_S2-->L290_accept_S2-D21: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12011#L290_accept_S2-D21 [1448] L290_accept_S2-D21-->protect_c_period.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11717#protect_c_period.applyENTRY_accept_S2 [1195] protect_c_period.applyENTRY_accept_S2-->L396_accept_S2: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_18))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_18}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_18}  AuxVars[]  AssignedVars[] 11718#L396_accept_S2 [1676] L396_accept_S2-->L396-1_accept_S2: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_26))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_26}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_26}  AuxVars[]  AssignedVars[] 11540#L396-1_accept_S2 [1281] L396-1_accept_S2-->protect_c_period.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11832#protect_c_period.applyEXIT_accept_S2 >[1845] protect_c_period.applyEXIT_accept_S2-->L290-1-D117: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11986#L290-1-D117 [1519] L290-1-D117-->L290-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11512#L290-1_accept_S2 [1131] L290-1_accept_S2-->L290-1_accept_S2-D48: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11564#L290-1_accept_S2-D48 [1110] L290-1_accept_S2-D48-->protect_c_port_config.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11565#protect_c_port_config.applyENTRY_accept_S2 [1580] protect_c_port_config.applyENTRY_accept_S2-->L408_accept_S2: Formula: (not (= v_protect_c_port_config.action_run_16 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  AuxVars[]  AssignedVars[] 12017#L408_accept_S2 [1463] L408_accept_S2-->L408-1_accept_S2: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_24))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  AuxVars[]  AssignedVars[] 11520#L408-1_accept_S2 [1089] L408-1_accept_S2-->protect_c_port_config.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11521#protect_c_port_config.applyEXIT_accept_S2 >[1707] protect_c_port_config.applyEXIT_accept_S2-->L291-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11725#L291-D69 [1198] L291-D69-->L291_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11726#L291_accept_S2 [1202] L291_accept_S2-->L293_accept_S2: Formula: (= v_protect_c_accepted_19 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_19}  AuxVars[]  AssignedVars[protect_c_accepted] 11730#L293_accept_S2 [1347] L293_accept_S2-->L294_accept_S2: Formula: (= v_protect_c_time_14 v_standard_metadata.ingress_global_timestamp_11)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{protect_c_time=v_protect_c_time_14, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[protect_c_time] 11917#L294_accept_S2 [1582] L294_accept_S2-->L300_accept_S2: Formula: (not (= v_meta.primary_19 v_standard_metadata.ingress_port_30))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_30, meta.primary=v_meta.primary_19}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_30, meta.primary=v_meta.primary_19}  AuxVars[]  AssignedVars[] 11742#L300_accept_S2 [1211] L300_accept_S2-->L300-1_accept_S2: Formula: (not (= v_standard_metadata.ingress_port_36 v_meta.secondary_19))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_36, meta.secondary=v_meta.secondary_19}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_36, meta.secondary=v_meta.secondary_19}  AuxVars[]  AssignedVars[] 11590#L300-1_accept_S2 [1147] L300-1_accept_S2-->L289-2_accept_S2: Formula: (= v_protect_c_accepted_16 v_meta.accepted_20)  InVars {protect_c_accepted=v_protect_c_accepted_16}  OutVars{protect_c_accepted=v_protect_c_accepted_16, meta.accepted=v_meta.accepted_20}  AuxVars[]  AssignedVars[meta.accepted] 11635#L289-2_accept_S2 [1308] L289-2_accept_S2-->L310_accept_S2: Formula: (not (= v_meta.accepted_26 1))  InVars {meta.accepted=v_meta.accepted_26}  OutVars{meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[] 11867#L310_accept_S2 [1533] L310_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12020#ingressEXIT_accept_S2 >[1744] ingressEXIT_accept_S2-->L349-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12021#L349-D123 [1682] L349-D123-->L349_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11526#L349_accept_S2 [1547] L349_accept_S2-->L349_accept_S2-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12067#L349_accept_S2-D42 [1588] L349_accept_S2-D42-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11792#egressFINAL_accept_S2 [1253] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11525#egressEXIT_accept_S2 >[1832] egressEXIT_accept_S2-->L350-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11527#L350-D102 [1423] L350-D102-->L350_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11987#L350_accept_S2 [1631] L350_accept_S2-->L350_accept_S2-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12097#L350_accept_S2-D12 [1618] L350_accept_S2-D12-->createChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12116#createChecksumFINAL_accept_S2 [1322] createChecksumFINAL_accept_S2-->createChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12093#createChecksumEXIT_accept_S2 >[1766] createChecksumEXIT_accept_S2-->L351-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12031#L351-D87 [1476] L351-D87-->L351_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12032#L351_accept_S2 [1685] L351_accept_S2-->L353_accept_S2: Formula: (not v_forward_31)  InVars {forward=v_forward_31}  OutVars{forward=v_forward_31}  AuxVars[]  AssignedVars[] 12041#L353_accept_S2 [1494] L353_accept_S2-->L352-1_accept_S2: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 12035#L352-1_accept_S2 [1483] L352-1_accept_S2-->L356_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_32 0))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_32}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.accepted=v_meta.accepted_32}  AuxVars[]  AssignedVars[_p4ltl_0] 12036#L356_accept_S2 [1669] L356_accept_S2-->L357_accept_S2: Formula: (= v__p4ltl_2_11 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_21 281474976710656) (* (mod (select v_protect_c_last_primary_17 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_21}  OutVars{_p4ltl_2=v__p4ltl_2_11, protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_21}  AuxVars[]  AssignedVars[_p4ltl_2] 12059#L357_accept_S2 [1538] L357_accept_S2-->L358_accept_S2: Formula: (let ((.cse0 (<= v__p4ltl_2_8 v_meta.period_30))) (or (and v__p4ltl_1_6 .cse0) (and (not .cse0) (not v__p4ltl_1_6))))  InVars {_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_30}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_1=v__p4ltl_1_6, meta.period=v_meta.period_30}  AuxVars[]  AssignedVars[_p4ltl_1] 11495#L358_accept_S2 [1080] L358_accept_S2-->L359_accept_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_49 v_meta.secondary_27))) (or (and (not v__p4ltl_3_7) (not .cse0)) (and v__p4ltl_3_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_49, meta.secondary=v_meta.secondary_27}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.secondary=v_meta.secondary_27, standard_metadata.ingress_port=v_standard_metadata.ingress_port_49}  AuxVars[]  AssignedVars[_p4ltl_3] 11497#L359_accept_S2 [1156] L359_accept_S2-->L360_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_25 v_standard_metadata.ingress_port_45))) (or (and (not v__p4ltl_4_6) (not .cse0)) (and v__p4ltl_4_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 11652#L360_accept_S2 [1296] L360_accept_S2-->L361_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_35 1))) (or (and (not .cse0) (not v__p4ltl_5_8)) (and v__p4ltl_5_8 .cse0)))  InVars {meta.accepted=v_meta.accepted_35}  OutVars{_p4ltl_5=v__p4ltl_5_8, meta.accepted=v_meta.accepted_35}  AuxVars[]  AssignedVars[_p4ltl_5] 11842#L361_accept_S2 [1290] L361_accept_S2-->L362_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_30 v_meta.secondary_30))) (or (and v__p4ltl_6_8 (not .cse0)) (and (not v__p4ltl_6_8) .cse0)))  InVars {meta.primary=v_meta.primary_30, meta.secondary=v_meta.secondary_30}  OutVars{meta.secondary=v_meta.secondary_30, _p4ltl_6=v__p4ltl_6_8, meta.primary=v_meta.primary_30}  AuxVars[]  AssignedVars[_p4ltl_6] 11843#L362_accept_S2 [1336] L362_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_36))) (or (and .cse0 v__p4ltl_7_8) (and (not v__p4ltl_7_8) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  OutVars{_p4ltl_7=v__p4ltl_7_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  AuxVars[]  AssignedVars[_p4ltl_7] 11816#mainFINAL_accept_S2 [1270] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11817#mainEXIT_accept_S2 >[1749] mainEXIT_accept_S2-->L368-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11977#L368-1-D105 [1414] L368-1-D105-->L368-1_accept_S3: Formula: (and v__p4ltl_1_9 v__p4ltl_3_9 v__p4ltl_7_12 v__p4ltl_6_12 (not v__p4ltl_0_9))  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  AuxVars[]  AssignedVars[] 11978#L368-1_accept_S3 
[2023-02-06 19:09:48,372 INFO  L754   eck$LassoCheckResult]: Loop: 11978#L368-1_accept_S3 [1431] L368-1_accept_S3-->L368_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11548#L368_accept_S3 [1277] L368_accept_S3-->L368_accept_S3-D7: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11547#L368_accept_S3-D7 [1101] L368_accept_S3-D7-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11509#mainENTRY_accept_S3 [1518] mainENTRY_accept_S3-->mainENTRY_accept_S3-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12050#mainENTRY_accept_S3-D13 [1667] mainENTRY_accept_S3-D13-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12098#havocProcedureENTRY_accept_S3 [1638] havocProcedureENTRY_accept_S3-->L211_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 12099#L211_accept_S3 [1696] L211_accept_S3-->L212_accept_S3: Formula: (not v_forward_24)  InVars {}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[forward] 11859#L212_accept_S3 [1298] L212_accept_S3-->L213_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_44}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 11860#L213_accept_S3 [1488] L213_accept_S3-->L214_accept_S3: Formula: (and (<= 0 v_standard_metadata.ingress_port_41) (< v_standard_metadata.ingress_port_41 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_41}  AuxVars[]  AssignedVars[] 12040#L214_accept_S3 [1510] L214_accept_S3-->L215_accept_S3: Formula: (= v_standard_metadata.egress_spec_23 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_23}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 11745#L215_accept_S3 [1217] L215_accept_S3-->L216_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_23)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_23}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 11746#L216_accept_S3 [1499] L216_accept_S3-->L217_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 11998#L217_accept_S3 [1434] L217_accept_S3-->L218_accept_S3: Formula: (and (<= 0 v_standard_metadata.instance_type_14) (< v_standard_metadata.instance_type_14 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_14}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[] 11999#L218_accept_S3 [1664] L218_accept_S3-->L219_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 11686#L219_accept_S3 [1170] L219_accept_S3-->L220_accept_S3: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 11687#L220_accept_S3 [1574] L220_accept_S3-->L221_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 11995#L221_accept_S3 [1430] L221_accept_S3-->L222_accept_S3: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_12) (< v_standard_metadata.enq_timestamp_12 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[] 11900#L222_accept_S3 [1334] L222_accept_S3-->L223_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 11901#L223_accept_S3 [1360] L223_accept_S3-->L224_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 11930#L224_accept_S3 [1440] L224_accept_S3-->L225_accept_S3: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 12003#L225_accept_S3 [1657] L225_accept_S3-->L226_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 11508#L226_accept_S3 [1085] L226_accept_S3-->L227_accept_S3: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 11510#L227_accept_S3 [1513] L227_accept_S3-->L228_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 11941#L228_accept_S3 [1374] L228_accept_S3-->L229_accept_S3: Formula: (and (< v_standard_metadata.ingress_global_timestamp_17 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_17))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[] 11942#L229_accept_S3 [1405] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 11972#L230_accept_S3 [1508] L230_accept_S3-->L231_accept_S3: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_13) (< v_standard_metadata.egress_global_timestamp_13 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[] 11862#L231_accept_S3 [1302] L231_accept_S3-->L232_accept_S3: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 11863#L232_accept_S3 [1539] L232_accept_S3-->L233_accept_S3: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 11653#L233_accept_S3 [1155] L233_accept_S3-->L234_accept_S3: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 11654#L234_accept_S3 [1420] L234_accept_S3-->L235_accept_S3: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 11985#L235_accept_S3 [1444] L235_accept_S3-->L236_accept_S3: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 12008#L236_accept_S3 [1626] L236_accept_S3-->L237_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 11824#L237_accept_S3 [1275] L237_accept_S3-->L238_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_4 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 11530#L238_accept_S3 [1092] L238_accept_S3-->L239_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 11531#L239_accept_S3 [1542] L239_accept_S3-->L240_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 11630#L240_accept_S3 [1145] L240_accept_S3-->L241_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 11631#L241_accept_S3 [1620] L241_accept_S3-->L242_accept_S3: Formula: (and (< v_hdr.ethernet.etherType_29 65536) (<= 0 v_hdr.ethernet.etherType_29))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 12058#L242_accept_S3 [1532] L242_accept_S3-->L243_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 11957#L243_accept_S3 [1389] L243_accept_S3-->L244_accept_S3: Formula: (= v_emit_19 (store v_emit_20 v_hdr.topology_3 false))  InVars {emit=v_emit_20, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_19, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 11958#L244_accept_S3 [1403] L244_accept_S3-->L245_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[hdr.topology.identifier] 11968#L245_accept_S3 [1665] L245_accept_S3-->L246_accept_S3: Formula: (and (< v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 11851#L246_accept_S3 [1295] L246_accept_S3-->L247_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[hdr.topology.port] 11852#L247_accept_S3 [1641] L247_accept_S3-->L248_accept_S3: Formula: (and (< v_hdr.topology.port_19 65536) (<= 0 v_hdr.topology.port_19))  InVars {hdr.topology.port=v_hdr.topology.port_19}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[] 11780#L248_accept_S3 [1239] L248_accept_S3-->L249_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 11731#L249_accept_S3 [1201] L249_accept_S3-->L250_accept_S3: Formula: (and (< v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 11732#L250_accept_S3 [1451] L250_accept_S3-->L251_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[hdr.topology.mac] 11849#L251_accept_S3 [1293] L251_accept_S3-->L252_accept_S3: Formula: (and (< v_hdr.topology.mac_13 281474976710656) (<= 0 v_hdr.topology.mac_13))  InVars {hdr.topology.mac=v_hdr.topology.mac_13}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[] 11850#L252_accept_S3 [1471] L252_accept_S3-->L253_accept_S3: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 11736#L253_accept_S3 [1207] L253_accept_S3-->L254_accept_S3: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_10) (< v_meta.intrinsic_metadata.ingress_global_timestamp_10 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[] 11737#L254_accept_S3 [1394] L254_accept_S3-->L255_accept_S3: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 11962#L255_accept_S3 [1477] L255_accept_S3-->L256_accept_S3: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_9))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 12033#L256_accept_S3 [1479] L256_accept_S3-->L257_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 11599#L257_accept_S3 [1126] L257_accept_S3-->L258_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 11600#L258_accept_S3 [1178] L258_accept_S3-->L259_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 11699#L259_accept_S3 [1183] L259_accept_S3-->L260_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 11705#L260_accept_S3 [1186] L260_accept_S3-->L261_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 11709#L261_accept_S3 [1192] L261_accept_S3-->L262_accept_S3: Formula: (= v_meta.accepted_29 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_29}  AuxVars[]  AssignedVars[meta.accepted] 11719#L262_accept_S3 [1435] L262_accept_S3-->L263_accept_S3: Formula: (= v_meta.period_26 0)  InVars {}  OutVars{meta.period=v_meta.period_26}  AuxVars[]  AssignedVars[meta.period] 11821#L263_accept_S3 [1272] L263_accept_S3-->L264_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 11822#L264_accept_S3 [1350] L264_accept_S3-->L265_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 11920#L265_accept_S3 [1589] L265_accept_S3-->L266_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 11948#L266_accept_S3 [1384] L266_accept_S3-->L267_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 11949#L267_accept_S3 [1666] L267_accept_S3-->L268_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 12056#L268_accept_S3 [1529] L268_accept_S3-->L269_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 12057#L269_accept_S3 [1672] L269_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 11755#havocProcedureFINAL_accept_S3 [1221] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11601#havocProcedureEXIT_accept_S3 >[1823] havocProcedureEXIT_accept_S3-->L346-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11602#L346-D64 [1454] L346-D64-->L346_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11739#L346_accept_S3 [1289] L346_accept_S3-->L346_accept_S3-D31: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11841#L346_accept_S3-D31 [1514] L346_accept_S3-D31-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11502#_parser_packetParserENTRY_accept_S3 [1323] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11587#_parser_packetParserENTRY_accept_S3-D58 [1121] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11588#startENTRY_accept_S3 [1570] startENTRY_accept_S3-->L440_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 12077#L440_accept_S3 [1616] L440_accept_S3-->L440-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_40 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[] 11501#L440-1_accept_S3 [1081] L440-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11503#startEXIT_accept_S3 >[1797] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11738#_parser_packetParserFINAL-D82 [1206] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11740#_parser_packetParserFINAL_accept_S3 [1595] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11979#_parser_packetParserEXIT_accept_S3 >[1756] _parser_packetParserEXIT_accept_S3-->L347-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11557#L347-D70 [1107] L347-D70-->L347_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11558#L347_accept_S3 [1393] L347_accept_S3-->L347_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11963#L347_accept_S3-D4 [1415] L347_accept_S3-D4-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11980#verifyChecksumFINAL_accept_S3 [1583] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12082#verifyChecksumEXIT_accept_S3 >[1724] verifyChecksumEXIT_accept_S3-->L348-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11669#L348-D73 [1160] L348-D73-->L348_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11553#L348_accept_S3 [1219] L348_accept_S3-->L348_accept_S3-D28: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11562#L348_accept_S3-D28 [1108] L348_accept_S3-D28-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11563#ingressENTRY_accept_S3 [1442] ingressENTRY_accept_S3-->L288_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 12004#L288_accept_S3 [1496] L288_accept_S3-->L289_accept_S3: Formula: (= v_meta.accepted_21 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_21}  AuxVars[]  AssignedVars[meta.accepted] 12042#L289_accept_S3 [1497] L289_accept_S3-->L290_accept_S3: Formula: (= 56577 v_hdr.ethernet.etherType_26)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 11656#L290_accept_S3 [1567] L290_accept_S3-->L290_accept_S3-D19: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12075#L290_accept_S3-D19 [1629] L290_accept_S3-D19-->protect_c_period.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12084#protect_c_period.applyENTRY_accept_S3 [1591] protect_c_period.applyENTRY_accept_S3-->L396_accept_S3: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_16))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_16}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_16}  AuxVars[]  AssignedVars[] 11931#L396_accept_S3 [1362] L396_accept_S3-->L396-1_accept_S3: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_22))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_22}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_22}  AuxVars[]  AssignedVars[] 11756#L396-1_accept_S3 [1224] L396-1_accept_S3-->protect_c_period.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11655#protect_c_period.applyEXIT_accept_S3 >[1725] protect_c_period.applyEXIT_accept_S3-->L290-1-D115: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11657#L290-1-D115 [1229] L290-1-D115-->L290-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11763#L290-1_accept_S3 [1236] L290-1_accept_S3-->L290-1_accept_S3-D46: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11774#L290-1_accept_S3-D46 [1566] L290-1_accept_S3-D46-->protect_c_port_config.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12074#protect_c_port_config.applyENTRY_accept_S3 [1654] protect_c_port_config.applyENTRY_accept_S3-->L408_accept_S3: Formula: (not (= v_protect_c_port_config.action_run_26 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  AuxVars[]  AssignedVars[] 12103#L408_accept_S3 [1689] L408_accept_S3-->L408-1_accept_S3: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_22))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  AuxVars[]  AssignedVars[] 12013#L408-1_accept_S3 [1568] L408-1_accept_S3-->protect_c_port_config.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12076#protect_c_port_config.applyEXIT_accept_S3 >[1750] protect_c_port_config.applyEXIT_accept_S3-->L291-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11766#L291-D67 [1231] L291-D67-->L291_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11767#L291_accept_S3 [1274] L291_accept_S3-->L293_accept_S3: Formula: (= v_protect_c_accepted_20 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_20}  AuxVars[]  AssignedVars[protect_c_accepted] 11825#L293_accept_S3 [1489] L293_accept_S3-->L294_accept_S3: Formula: (= v_protect_c_time_15 v_standard_metadata.ingress_global_timestamp_12)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{protect_c_time=v_protect_c_time_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[protect_c_time] 11735#L294_accept_S3 [1204] L294_accept_S3-->L300_accept_S3: Formula: (not (= v_meta.primary_21 v_standard_metadata.ingress_port_32))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.primary=v_meta.primary_21}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.primary=v_meta.primary_21}  AuxVars[]  AssignedVars[] 11623#L300_accept_S3 [1141] L300_accept_S3-->L300-1_accept_S3: Formula: (not (= v_standard_metadata.ingress_port_38 v_meta.secondary_21))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_38, meta.secondary=v_meta.secondary_21}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38, meta.secondary=v_meta.secondary_21}  AuxVars[]  AssignedVars[] 11619#L300-1_accept_S3 [1245] L300-1_accept_S3-->L289-2_accept_S3: Formula: (= v_protect_c_accepted_15 v_meta.accepted_19)  InVars {protect_c_accepted=v_protect_c_accepted_15}  OutVars{protect_c_accepted=v_protect_c_accepted_15, meta.accepted=v_meta.accepted_19}  AuxVars[]  AssignedVars[meta.accepted] 11786#L289-2_accept_S3 [1261] L289-2_accept_S3-->L310_accept_S3: Formula: (not (= v_meta.accepted_24 1))  InVars {meta.accepted=v_meta.accepted_24}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[] 11804#L310_accept_S3 [1103] L310_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12178#ingressEXIT_accept_S3 >[1872] ingressEXIT_accept_S3-->L349-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12177#L349-D121 [1372] L349-D121-->L349_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12065#L349_accept_S3 [1560] L349_accept_S3-->L349_accept_S3-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12176#L349_accept_S3-D40 [1259] L349_accept_S3-D40-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12064#egressFINAL_accept_S3 [1545] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12066#egressEXIT_accept_S3 >[1880] egressEXIT_accept_S3-->L350-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12175#L350-D100 [1694] L350-D100-->L350_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11579#L350_accept_S3 [1366] L350_accept_S3-->L350_accept_S3-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12174#L350_accept_S3-D10 [1541] L350_accept_S3-D10-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11578#createChecksumFINAL_accept_S3 [1117] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11580#createChecksumEXIT_accept_S3 >[1785] createChecksumEXIT_accept_S3-->L351-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11555#L351-D85 [1106] L351-D85-->L351_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11556#L351_accept_S3 [1330] L351_accept_S3-->L353_accept_S3: Formula: (not v_forward_29)  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 11897#L353_accept_S3 [1503] L353_accept_S3-->L352-1_accept_S3: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 12012#L352-1_accept_S3 [1449] L352-1_accept_S3-->L356_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_31 0))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_31}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.accepted=v_meta.accepted_31}  AuxVars[]  AssignedVars[_p4ltl_0] 11571#L356_accept_S3 [1114] L356_accept_S3-->L357_accept_S3: Formula: (= v__p4ltl_2_12 (mod (+ (* (mod (select v_protect_c_last_primary_18 0) 281474976710656) 281474976710655) (mod v_standard_metadata.ingress_global_timestamp_22 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_22}  OutVars{_p4ltl_2=v__p4ltl_2_12, protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_22}  AuxVars[]  AssignedVars[_p4ltl_2] 11572#L357_accept_S3 [1120] L357_accept_S3-->L358_accept_S3: Formula: (let ((.cse0 (<= v__p4ltl_2_9 v_meta.period_31))) (or (and v__p4ltl_1_7 .cse0) (and (not v__p4ltl_1_7) (not .cse0))))  InVars {_p4ltl_2=v__p4ltl_2_9, meta.period=v_meta.period_31}  OutVars{_p4ltl_2=v__p4ltl_2_9, _p4ltl_1=v__p4ltl_1_7, meta.period=v_meta.period_31}  AuxVars[]  AssignedVars[_p4ltl_1] 11586#L358_accept_S3 [1460] L358_accept_S3-->L359_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_48 v_meta.secondary_26))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_48, meta.secondary=v_meta.secondary_26}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.secondary=v_meta.secondary_26, standard_metadata.ingress_port=v_standard_metadata.ingress_port_48}  AuxVars[]  AssignedVars[_p4ltl_3] 11576#L359_accept_S3 [1116] L359_accept_S3-->L360_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_26 v_standard_metadata.ingress_port_46))) (or (and v__p4ltl_4_7 .cse0) (and (not v__p4ltl_4_7) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 11577#L360_accept_S3 [1310] L360_accept_S3-->L361_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_34 1))) (or (and (not .cse0) (not v__p4ltl_5_7)) (and v__p4ltl_5_7 .cse0)))  InVars {meta.accepted=v_meta.accepted_34}  OutVars{_p4ltl_5=v__p4ltl_5_7, meta.accepted=v_meta.accepted_34}  AuxVars[]  AssignedVars[_p4ltl_5] 11874#L361_accept_S3 [1603] L361_accept_S3-->L362_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_29 v_meta.secondary_29))) (or (and v__p4ltl_6_7 (not .cse0)) (and .cse0 (not v__p4ltl_6_7))))  InVars {meta.primary=v_meta.primary_29, meta.secondary=v_meta.secondary_29}  OutVars{meta.secondary=v_meta.secondary_29, _p4ltl_6=v__p4ltl_6_7, meta.primary=v_meta.primary_29}  AuxVars[]  AssignedVars[_p4ltl_6] 11664#L362_accept_S3 [1159] L362_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_35))) (or (and (not .cse0) (not v__p4ltl_7_7)) (and v__p4ltl_7_7 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{_p4ltl_7=v__p4ltl_7_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[_p4ltl_7] 11665#mainFINAL_accept_S3 [1214] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11744#mainEXIT_accept_S3 >[1807] mainEXIT_accept_S3-->L368-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11994#L368-1-D103 [1427] L368-1-D103-->L368-1_accept_S3: Formula: (and v__p4ltl_7_11 v__p4ltl_6_11)  InVars {_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11}  OutVars{_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11}  AuxVars[]  AssignedVars[] 11978#L368-1_accept_S3 
[2023-02-06 19:09:48,373 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:09:48,373 INFO  L85        PathProgramCache]: Analyzing trace with hash -408203998, now seen corresponding path program 1 times
[2023-02-06 19:09:48,373 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:09:48,373 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1569833946]
[2023-02-06 19:09:48,373 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:09:48,373 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:09:48,387 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:48,430 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:09:48,437 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:48,456 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:48,459 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:48,466 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:09:48,467 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:48,471 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:48,472 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:48,472 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:09:48,473 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:48,479 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:09:48,481 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:48,488 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:09:48,489 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:48,491 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-02-06 19:09:48,492 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:48,494 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 21
[2023-02-06 19:09:48,495 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:48,496 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 117
[2023-02-06 19:09:48,497 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:48,498 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 122
[2023-02-06 19:09:48,498 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:48,500 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 144
[2023-02-06 19:09:48,505 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:48,510 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:48,512 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:48,516 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:09:48,517 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:48,518 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:48,519 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:48,520 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:09:48,520 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:48,521 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:09:48,522 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:48,523 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:09:48,523 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:48,524 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-02-06 19:09:48,524 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:48,525 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 111
[2023-02-06 19:09:48,525 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:48,525 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 116
[2023-02-06 19:09:48,526 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:48,527 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:09:48,527 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:09:48,527 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1569833946]
[2023-02-06 19:09:48,527 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1569833946] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:09:48,527 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:09:48,527 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [12] imperfect sequences [] total 12
[2023-02-06 19:09:48,527 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [2106788567]
[2023-02-06 19:09:48,527 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:09:48,528 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:09:48,528 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:09:48,528 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 12 interpolants.
[2023-02-06 19:09:48,528 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=35, Invalid=97, Unknown=0, NotChecked=0, Total=132
[2023-02-06 19:09:48,528 INFO  L87              Difference]: Start difference. First operand 688 states and 726 transitions. cyclomatic complexity: 40 Second operand  has 12 states, 12 states have (on average 19.666666666666668) internal successors, (236), 4 states have internal predecessors, (236), 3 states have call successors, (22), 9 states have call predecessors, (22), 3 states have return successors, (21), 4 states have call predecessors, (21), 3 states have call successors, (21)
[2023-02-06 19:09:50,081 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:09:50,082 INFO  L93              Difference]: Finished difference Result 2404 states and 2858 transitions.
[2023-02-06 19:09:50,082 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 66 states. 
[2023-02-06 19:09:50,082 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 2404 states and 2858 transitions.
[2023-02-06 19:09:50,089 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 12
[2023-02-06 19:09:50,097 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 2404 states to 2404 states and 2858 transitions.
[2023-02-06 19:09:50,097 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 1389
[2023-02-06 19:09:50,098 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 1389
[2023-02-06 19:09:50,098 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 2404 states and 2858 transitions.
[2023-02-06 19:09:50,101 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:09:50,101 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 2404 states and 2858 transitions.
[2023-02-06 19:09:50,102 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 2404 states and 2858 transitions.
[2023-02-06 19:09:50,118 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 2404 to 688.
[2023-02-06 19:09:50,118 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 688 states, 543 states have (on average 1.0699815837937385) internal successors, (581), 543 states have internal predecessors, (581), 68 states have call successors, (68), 68 states have call predecessors, (68), 77 states have return successors, (77), 77 states have call predecessors, (77), 67 states have call successors, (77)
[2023-02-06 19:09:50,119 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 688 states to 688 states and 726 transitions.
[2023-02-06 19:09:50,119 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 688 states and 726 transitions.
[2023-02-06 19:09:50,119 INFO  L399   stractBuchiCegarLoop]: Abstraction has 688 states and 726 transitions.
[2023-02-06 19:09:50,119 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 7 ============
[2023-02-06 19:09:50,119 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 688 states and 726 transitions.
[2023-02-06 19:09:50,120 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:09:50,121 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:09:50,121 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:09:50,121 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:50,121 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:50,123 INFO  L752   eck$LassoCheckResult]: Stem: 15470#ULTIMATE.startENTRY_NONWA [1182] ULTIMATE.startENTRY_NONWA-->L368-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15500#L368-1_T0_init [1492] L368-1_T0_init-->L368_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15289#L368_T0_init [1379] L368_T0_init-->L368_T0_init-D8: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15734#L368_T0_init-D8 [1486] L368_T0_init-D8-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15311#mainENTRY_T0_init [1671] mainENTRY_T0_init-->mainENTRY_T0_init-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15712#mainENTRY_T0_init-D14 [1354] mainENTRY_T0_init-D14-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15713#havocProcedureENTRY_T0_init [1376] havocProcedureENTRY_T0_init-->L211_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 15594#L211_T0_init [1258] L211_T0_init-->L212_T0_init: Formula: (not v_forward_26)  InVars {}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[forward] 15595#L212_T0_init [1335] L212_T0_init-->L213_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 15691#L213_T0_init [1536] L213_T0_init-->L214_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_42) (< v_standard_metadata.ingress_port_42 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[] 15672#L214_T0_init [1319] L214_T0_init-->L215_T0_init: Formula: (= v_standard_metadata.egress_spec_22 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_22}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 15673#L215_T0_init [1601] L215_T0_init-->L216_T0_init: Formula: (= 0 v_standard_metadata.egress_port_22)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_22}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 15546#L216_T0_init [1218] L216_T0_init-->L217_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 15547#L217_T0_init [1537] L217_T0_init-->L218_T0_init: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 15692#L218_T0_init [1337] L218_T0_init-->L219_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 15693#L219_T0_init [1348] L219_T0_init-->L220_T0_init: Formula: (and (< v_standard_metadata.packet_length_9 4294967296) (<= 0 v_standard_metadata.packet_length_9))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_9}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[] 15707#L220_T0_init [1693] L220_T0_init-->L221_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 15716#L221_T0_init [1356] L221_T0_init-->L222_T0_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_13) (< v_standard_metadata.enq_timestamp_13 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[] 15379#L222_T0_init [1119] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 15345#L223_T0_init [1104] L223_T0_init-->L224_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 15346#L224_T0_init [1548] L224_T0_init-->L225_T0_init: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 15442#L225_T0_init [1150] L225_T0_init-->L226_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 15341#L226_T0_init [1102] L226_T0_init-->L227_T0_init: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_14) (< v_standard_metadata.deq_qdepth_14 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[] 15342#L227_T0_init [1419] L227_T0_init-->L228_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 15568#L228_T0_init [1235] L228_T0_init-->L229_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_19) (< v_standard_metadata.ingress_global_timestamp_19 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_19}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_19}  AuxVars[]  AssignedVars[] 15569#L229_T0_init [1491] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 15328#L230_T0_init [1093] L230_T0_init-->L231_T0_init: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 15329#L231_T0_init [1129] L231_T0_init-->L232_T0_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 15399#L232_T0_init [1184] L232_T0_init-->L233_T0_init: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 15502#L233_T0_init [1639] L233_T0_init-->L234_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 15443#L234_T0_init [1151] L234_T0_init-->L235_T0_init: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 15423#L235_T0_init [1142] L235_T0_init-->L236_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 15424#L236_T0_init [1617] L236_T0_init-->L237_T0_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 15681#L237_T0_init [1324] L237_T0_init-->L238_T0_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ethernet_2 false))  InVars {emit=v_emit_12, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_11, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 15583#L238_T0_init [1246] L238_T0_init-->L239_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 15584#L239_T0_init [1506] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 15654#L240_T0_init [1300] L240_T0_init-->L241_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 15387#L241_T0_init [1123] L241_T0_init-->L242_T0_init: Formula: (and (< v_hdr.ethernet.etherType_33 65536) (<= 0 v_hdr.ethernet.etherType_33))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[] 15388#L242_T0_init [1604] L242_T0_init-->L243_T0_init: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 15867#L243_T0_init [1642] L243_T0_init-->L244_T0_init: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_2 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 15749#L244_T0_init [1392] L244_T0_init-->L245_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 15750#L245_T0_init [1613] L245_T0_init-->L246_T0_init: Formula: (and (<= 0 v_hdr.topology.identifier_11) (< v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 15748#L246_T0_init [1391] L246_T0_init-->L247_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[hdr.topology.port] 15556#L247_T0_init [1226] L247_T0_init-->L248_T0_init: Formula: (and (<= 0 v_hdr.topology.port_15) (< v_hdr.topology.port_15 65536))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 15557#L248_T0_init [1563] L248_T0_init-->L249_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[hdr.topology.prefix] 15848#L249_T0_init [1680] L249_T0_init-->L250_T0_init: Formula: (and (<= 0 v_hdr.topology.prefix_14) (< v_hdr.topology.prefix_14 4294967296))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_14}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[] 15631#L250_T0_init [1287] L250_T0_init-->L251_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 15632#L251_T0_init [1401] L251_T0_init-->L252_T0_init: Formula: (and (<= 0 v_hdr.topology.mac_11) (< v_hdr.topology.mac_11 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 15714#L252_T0_init [1355] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 15715#L253_T0_init [1382] L253_T0_init-->L254_T0_init: Formula: (and (< v_meta.intrinsic_metadata.ingress_global_timestamp_11 281474976710656) (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_11))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[] 15682#L254_T0_init [1326] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 15310#L255_T0_init [1088] L255_T0_init-->L256_T0_init: Formula: (and (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_14) (< v_meta.intrinsic_metadata.egress_global_timestamp_14 281474976710656))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_14}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[] 15312#L256_T0_init [1333] L256_T0_init-->L257_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 15506#L257_T0_init [1187] L257_T0_init-->L258_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 15507#L258_T0_init [1656] L258_T0_init-->L259_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 15818#L259_T0_init [1478] L259_T0_init-->L260_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 15498#L260_T0_init [1181] L260_T0_init-->L261_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 15499#L261_T0_init [1633] L261_T0_init-->L262_T0_init: Formula: (= v_meta.accepted_30 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_30}  AuxVars[]  AssignedVars[meta.accepted] 15666#L262_T0_init [1314] L262_T0_init-->L263_T0_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 15667#L263_T0_init [1370] L263_T0_init-->L264_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 15726#L264_T0_init [1647] L264_T0_init-->L265_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 15835#L265_T0_init [1530] L265_T0_init-->L266_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 15621#L266_T0_init [1278] L266_T0_init-->L267_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 15622#L267_T0_init [1439] L267_T0_init-->L268_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 15698#L268_T0_init [1342] L268_T0_init-->L269_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 15699#L269_T0_init [1596] L269_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 15864#havocProcedureFINAL_T0_init [1605] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15599#havocProcedureEXIT_T0_init >[1800] havocProcedureEXIT_T0_init-->L346-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15454#L346-D65 [1157] L346-D65-->L346_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15429#L346_T0_init [1193] L346_T0_init-->L346_T0_init-D32: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15512#L346_T0_init-D32 [1208] L346_T0_init-D32-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15496#_parser_packetParserENTRY_T0_init [1180] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15497#_parser_packetParserENTRY_T0_init-D59 [1587] _parser_packetParserENTRY_T0_init-D59-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15639#startENTRY_T0_init [1292] startENTRY_T0_init-->L440_T0_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 15640#L440_T0_init [1644] L440_T0_init-->L440-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_38 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  AuxVars[]  AssignedVars[] 15788#L440-1_T0_init [1438] L440-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15648#startEXIT_T0_init >[1821] startEXIT_T0_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15649#_parser_packetParserFINAL-D83 [1301] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15428#_parser_packetParserFINAL_T0_init [1146] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15430#_parser_packetParserEXIT_T0_init >[1718] _parser_packetParserEXIT_T0_init-->L347-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15630#L347-D71 [1285] L347-D71-->L347_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15467#L347_T0_init [1452] L347_T0_init-->L347_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15708#L347_T0_init-D5 [1349] L347_T0_init-D5-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15466#verifyChecksumFINAL_T0_init [1161] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15468#verifyChecksumEXIT_T0_init >[1711] verifyChecksumEXIT_T0_init-->L348-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15472#L348-D74 [1400] L348-D74-->L348_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15404#L348_T0_init [1614] L348_T0_init-->L348_T0_init-D29: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15403#L348_T0_init-D29 [1132] L348_T0_init-D29-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15405#ingressENTRY_T0_init [1144] ingressENTRY_T0_init-->L288_T0_init: Formula: (not (= v_hdr.ethernet.etherType_23 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  AuxVars[]  AssignedVars[] 15425#L288_T0_init [1490] L288_T0_init-->L289_T0_init: Formula: (= v_meta.accepted_27 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 15539#L289_T0_init [1212] L289_T0_init-->L290_T0_init: Formula: (= 56577 v_hdr.ethernet.etherType_20)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 15478#L290_T0_init [1594] L290_T0_init-->L290_T0_init-D20: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15863#L290_T0_init-D20 [1607] L290_T0_init-D20-->protect_c_period.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15763#protect_c_period.applyENTRY_T0_init [1409] protect_c_period.applyENTRY_T0_init-->L396_T0_init: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_24))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_24}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_24}  AuxVars[]  AssignedVars[] 15735#L396_T0_init [1381] L396_T0_init-->L396-1_T0_init: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_20))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_20}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_20}  AuxVars[]  AssignedVars[] 15732#L396-1_T0_init [1472] L396-1_T0_init-->protect_c_period.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15477#protect_c_period.applyEXIT_T0_init >[1801] protect_c_period.applyEXIT_T0_init-->L290-1-D116: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15479#L290-1-D116 [1658] L290-1-D116-->L290-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15401#L290-1_T0_init [1257] L290-1_T0_init-->L290-1_T0_init-D47: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15566#L290-1_T0_init-D47 [1234] L290-1_T0_init-D47-->protect_c_port_config.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15567#protect_c_port_config.applyENTRY_T0_init [1646] protect_c_port_config.applyENTRY_T0_init-->L408_T0_init: Formula: (not (= v_protect_c_port_config.action_run_20 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  AuxVars[]  AssignedVars[] 15417#L408_T0_init [1139] L408_T0_init-->L408-1_T0_init: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_18))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  AuxVars[]  AssignedVars[] 15400#L408-1_T0_init [1130] L408-1_T0_init-->protect_c_port_config.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15402#protect_c_port_config.applyEXIT_T0_init >[1733] protect_c_port_config.applyEXIT_T0_init-->L291-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15416#L291-D68 [1250] L291-D68-->L291_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15586#L291_T0_init [1630] L291_T0_init-->L293_T0_init: Formula: (= v_protect_c_accepted_12 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_12}  AuxVars[]  AssignedVars[protect_c_accepted] 15480#L293_T0_init [1171] L293_T0_init-->L294_T0_init: Formula: (= v_protect_c_time_16 v_standard_metadata.ingress_global_timestamp_13)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  OutVars{protect_c_time=v_protect_c_time_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[protect_c_time] 15481#L294_T0_init [1315] L294_T0_init-->L296_T0_init: Formula: (= v_meta.primary_16 v_standard_metadata.ingress_port_18)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_18, meta.primary=v_meta.primary_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_18, meta.primary=v_meta.primary_16}  AuxVars[]  AssignedVars[] 15473#L296_T0_init [1167] L296_T0_init-->L296_T0_init-D2: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index]< 15474#L296_T0_init-D2 [1459] L296_T0_init-D2-->protect_c_last_primary.writeENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15802#protect_c_last_primary.writeENTRY_T0_init [1602] protect_c_last_primary.writeENTRY_T0_init-->protect_c_last_primary.writeFINAL_T0_init: Formula: (= (store v_protect_c_last_primary_24 v_protect_c_last_primary.write_index_4 v_protect_c_last_primary.write_value_4) v_protect_c_last_primary_23)  InVars {protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_4, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_4, protect_c_last_primary=v_protect_c_last_primary_24}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_4, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_4, protect_c_last_primary=v_protect_c_last_primary_23}  AuxVars[]  AssignedVars[protect_c_last_primary] 15650#protect_c_last_primary.writeFINAL_T0_init [1297] protect_c_last_primary.writeFINAL_T0_init-->protect_c_last_primary.writeEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15651#protect_c_last_primary.writeEXIT_T0_init >[1775] protect_c_last_primary.writeEXIT_T0_init-->L296-1-D107: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index] 15833#L296-1-D107 [1527] L296-1-D107-->L296-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15754#L296-1_T0_init [1397] L296-1_T0_init-->L300-1_T0_init: Formula: (= v_protect_c_accepted_14 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_14}  AuxVars[]  AssignedVars[protect_c_accepted] 15755#L300-1_T0_init [1550] L300-1_T0_init-->L289-2_T0_init: Formula: (= v_protect_c_accepted_13 v_meta.accepted_16)  InVars {protect_c_accepted=v_protect_c_accepted_13}  OutVars{protect_c_accepted=v_protect_c_accepted_13, meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[meta.accepted] 15939#L289-2_T0_init [1673] L289-2_T0_init-->L311_T0_init: Formula: (= v_meta.accepted_17 1)  InVars {meta.accepted=v_meta.accepted_17}  OutVars{meta.accepted=v_meta.accepted_17}  AuxVars[]  AssignedVars[] 15508#L311_T0_init [1611] L311_T0_init-->L311_T0_init-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15849#L311_T0_init-D53 [1564] L311_T0_init-D53-->l2_c_l2_forwarding.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15850#l2_c_l2_forwarding.applyENTRY_T0_init [1698] l2_c_l2_forwarding.applyENTRY_T0_init-->L339_T0_init: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_18))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_18}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_18}  AuxVars[]  AssignedVars[] 15877#L339_T0_init [1099] L339_T0_init-->L339-1_T0_init: Formula: (not (= v_l2_c_l2_forwarding.action_run_16 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  AuxVars[]  AssignedVars[] 15933#L339-1_T0_init [1600] L339-1_T0_init-->l2_c_l2_forwarding.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15932#l2_c_l2_forwarding.applyEXIT_T0_init >[1791] l2_c_l2_forwarding.applyEXIT_T0_init-->L310-D110: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15931#L310-D110 [1507] L310-D110-->L310_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15930#L310_T0_init [1200] L310_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15915#ingressEXIT_T0_init >[1803] ingressEXIT_T0_init-->L349-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15914#L349-D122 [1526] L349-D122-->L349_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15910#L349_T0_init [1578] L349_T0_init-->L349_T0_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15911#L349_T0_init-D41 [1695] L349_T0_init-D41-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15912#egressFINAL_T0_init [1429] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15909#egressEXIT_T0_init >[1787] egressEXIT_T0_init-->L350-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15907#L350-D101 [1456] L350-D101-->L350_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15900#L350_T0_init [1549] L350_T0_init-->L350_T0_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15901#L350_T0_init-D11 [1311] L350_T0_init-D11-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15902#createChecksumFINAL_T0_init [1280] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15899#createChecksumEXIT_T0_init >[1811] createChecksumEXIT_T0_init-->L351-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15898#L351-D86 [1501] L351-D86-->L351_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15892#L351_T0_init [1634] L351_T0_init-->L353_T0_init: Formula: (not v_forward_27)  InVars {forward=v_forward_27}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[] 15890#L353_T0_init [1095] L353_T0_init-->L352-1_T0_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 15888#L352-1_T0_init [1083] L352-1_T0_init-->L356_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_36 0))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {meta.accepted=v_meta.accepted_36}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.accepted=v_meta.accepted_36}  AuxVars[]  AssignedVars[_p4ltl_0] 15887#L356_T0_init [1255] L356_T0_init-->L357_T0_init: Formula: (= v__p4ltl_2_7 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_20 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_20}  OutVars{_p4ltl_2=v__p4ltl_2_7, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_20}  AuxVars[]  AssignedVars[_p4ltl_2] 15886#L357_T0_init [1304] L357_T0_init-->L358_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_2_10 v_meta.period_32))) (or (and (not v__p4ltl_1_8) (not .cse0)) (and v__p4ltl_1_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_10, meta.period=v_meta.period_32}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_32}  AuxVars[]  AssignedVars[_p4ltl_1] 15885#L358_T0_init [1677] L358_T0_init-->L359_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_50 v_meta.secondary_28))) (or (and v__p4ltl_3_8 .cse0) (and (not .cse0) (not v__p4ltl_3_8))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_50, meta.secondary=v_meta.secondary_28}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.secondary=v_meta.secondary_28, standard_metadata.ingress_port=v_standard_metadata.ingress_port_50}  AuxVars[]  AssignedVars[_p4ltl_3] 15884#L359_T0_init [1343] L359_T0_init-->L360_T0_init: Formula: (let ((.cse0 (= v_meta.primary_27 v_standard_metadata.ingress_port_47))) (or (and (not .cse0) (not v__p4ltl_4_8)) (and v__p4ltl_4_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_47, meta.primary=v_meta.primary_27}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_47, meta.primary=v_meta.primary_27, _p4ltl_4=v__p4ltl_4_8}  AuxVars[]  AssignedVars[_p4ltl_4] 15883#L360_T0_init [1173] L360_T0_init-->L361_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_33 1))) (or (and (not v__p4ltl_5_6) (not .cse0)) (and v__p4ltl_5_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_33}  OutVars{_p4ltl_5=v__p4ltl_5_6, meta.accepted=v_meta.accepted_33}  AuxVars[]  AssignedVars[_p4ltl_5] 15882#L361_T0_init [1244] L361_T0_init-->L362_T0_init: Formula: (let ((.cse0 (= v_meta.primary_28 v_meta.secondary_25))) (or (and .cse0 (not v__p4ltl_6_6)) (and v__p4ltl_6_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_28, meta.secondary=v_meta.secondary_25}  OutVars{meta.secondary=v_meta.secondary_25, _p4ltl_6=v__p4ltl_6_6, meta.primary=v_meta.primary_28}  AuxVars[]  AssignedVars[_p4ltl_6] 15881#L362_T0_init [1079] L362_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_34))) (or (and v__p4ltl_7_6 .cse0) (and (not .cse0) (not v__p4ltl_7_6))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  OutVars{_p4ltl_7=v__p4ltl_7_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  AuxVars[]  AssignedVars[_p4ltl_7] 15880#mainFINAL_T0_init [1352] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15879#mainEXIT_T0_init >[1825] mainEXIT_T0_init-->L368-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15878#L368-1-D104 [1228] L368-1-D104-->L368-1_accept_S2: Formula: (and v__p4ltl_5_9 v__p4ltl_4_9 v__p4ltl_7_10 v__p4ltl_6_10)  InVars {_p4ltl_6=v__p4ltl_6_10, _p4ltl_7=v__p4ltl_7_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_6=v__p4ltl_6_10, _p4ltl_7=v__p4ltl_7_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 15469#L368-1_accept_S2 [1163] L368-1_accept_S2-->L368_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15292#L368_accept_S2 [1424] L368_accept_S2-->L368_accept_S2-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15776#L368_accept_S2-D9 [1521] L368_accept_S2-D9-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15295#mainENTRY_accept_S2 [1105] mainENTRY_accept_S2-->mainENTRY_accept_S2-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15347#mainENTRY_accept_S2-D15 [1678] mainENTRY_accept_S2-D15-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15792#havocProcedureENTRY_accept_S2 [1445] havocProcedureENTRY_accept_S2-->L211_accept_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 15793#L211_accept_S2 [1662] L211_accept_S2-->L212_accept_S2: Formula: (not v_forward_25)  InVars {}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[forward] 15628#L212_accept_S2 [1283] L212_accept_S2-->L213_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_43}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 15629#L213_accept_S2 [1500] L213_accept_S2-->L214_accept_S2: Formula: (and (<= 0 v_standard_metadata.ingress_port_40) (< v_standard_metadata.ingress_port_40 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[] 15560#L214_accept_S2 [1230] L214_accept_S2-->L215_accept_S2: Formula: (= v_standard_metadata.egress_spec_24 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_24}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 15561#L215_accept_S2 [1627] L215_accept_S2-->L216_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_24)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_24}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 15694#L216_accept_S2 [1338] L216_accept_S2-->L217_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 15695#L217_accept_S2 [1558] L217_accept_S2-->L218_accept_S2: Formula: (and (< v_standard_metadata.instance_type_13 4294967296) (<= 0 v_standard_metadata.instance_type_13))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_13}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[] 15782#L218_accept_S2 [1433] L218_accept_S2-->L219_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 15783#L219_accept_S2 [1691] L219_accept_S2-->L220_accept_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 15665#L220_accept_S2 [1313] L220_accept_S2-->L221_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 15603#L221_accept_S2 [1267] L221_accept_S2-->L222_accept_S2: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 15491#L222_accept_S2 [1176] L222_accept_S2-->L223_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 15492#L223_accept_S2 [1687] L223_accept_S2-->L224_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 15623#L224_accept_S2 [1279] L224_accept_S2-->L225_accept_S2: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_11) (< v_standard_metadata.deq_timedelta_11 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[] 15493#L225_accept_S2 [1177] L225_accept_S2-->L226_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 15494#L226_accept_S2 [1531] L226_accept_S2-->L227_accept_S2: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 15445#L227_accept_S2 [1153] L227_accept_S2-->L228_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 15294#L228_accept_S2 [1082] L228_accept_S2-->L229_accept_S2: Formula: (and (< v_standard_metadata.ingress_global_timestamp_18 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_18))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[] 15296#L229_accept_S2 [1112] L229_accept_S2-->L230_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 15365#L230_accept_S2 [1648] L230_accept_S2-->L231_accept_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_12) (< v_standard_metadata.egress_global_timestamp_12 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[] 15696#L231_accept_S2 [1339] L231_accept_S2-->L232_accept_S2: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 15434#L232_accept_S2 [1149] L232_accept_S2-->L233_accept_S2: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 15435#L233_accept_S2 [1410] L233_accept_S2-->L234_accept_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 15550#L234_accept_S2 [1220] L234_accept_S2-->L235_accept_S2: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 15516#L235_accept_S2 [1196] L235_accept_S2-->L236_accept_S2: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 15517#L236_accept_S2 [1663] L236_accept_S2-->L237_accept_S2: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 15578#L237_accept_S2 [1241] L237_accept_S2-->L238_accept_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_3 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 15510#L238_accept_S2 [1191] L238_accept_S2-->L239_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 15511#L239_accept_S2 [1386] L239_accept_S2-->L240_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 15741#L240_accept_S2 [1387] L240_accept_S2-->L241_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 15742#L241_accept_S2 [1535] L241_accept_S2-->L242_accept_S2: Formula: (and (< v_hdr.ethernet.etherType_30 65536) (<= 0 v_hdr.ethernet.etherType_30))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 15661#L242_accept_S2 [1309] L242_accept_S2-->L243_accept_S2: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 15658#L243_accept_S2 [1306] L243_accept_S2-->L244_accept_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.topology_4 false))  InVars {emit=v_emit_22, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_21, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 15659#L244_accept_S2 [1407] L244_accept_S2-->L245_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 15762#L245_accept_S2 [1453] L245_accept_S2-->L246_accept_S2: Formula: (and (< v_hdr.topology.identifier_13 4294967296) (<= 0 v_hdr.topology.identifier_13))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_13}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[] 15739#L246_accept_S2 [1385] L246_accept_S2-->L247_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 15740#L247_accept_S2 [1561] L247_accept_S2-->L248_accept_S2: Formula: (and (< v_hdr.topology.port_20 65536) (<= 0 v_hdr.topology.port_20))  InVars {hdr.topology.port=v_hdr.topology.port_20}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[] 15675#L248_accept_S2 [1321] L248_accept_S2-->L249_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[hdr.topology.prefix] 15676#L249_accept_S2 [1699] L249_accept_S2-->L250_accept_S2: Formula: (and (< v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 15860#L250_accept_S2 [1586] L250_accept_S2-->L251_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 15637#L251_accept_S2 [1291] L251_accept_S2-->L252_accept_S2: Formula: (and (<= 0 v_hdr.topology.mac_14) (< v_hdr.topology.mac_14 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_14}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[] 15638#L252_accept_S2 [1396] L252_accept_S2-->L253_accept_S2: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 15753#L253_accept_S2 [1464] L253_accept_S2-->L254_accept_S2: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_9) (< v_meta.intrinsic_metadata.ingress_global_timestamp_9 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 15701#L254_accept_S2 [1344] L254_accept_S2-->L255_accept_S2: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 15702#L255_accept_S2 [1353] L255_accept_S2-->L256_accept_S2: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_10))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 15711#L256_accept_S2 [1584] L256_accept_S2-->L257_accept_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 15842#L257_accept_S2 [1544] L257_accept_S2-->L258_accept_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 15777#L258_accept_S2 [1425] L258_accept_S2-->L259_accept_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 15778#L259_accept_S2 [1559] L259_accept_S2-->L260_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 15577#L260_accept_S2 [1240] L260_accept_S2-->L261_accept_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 15458#L261_accept_S2 [1158] L261_accept_S2-->L262_accept_S2: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 15459#L262_accept_S2 [1416] L262_accept_S2-->L263_accept_S2: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 15727#L263_accept_S2 [1373] L263_accept_S2-->L264_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 15728#L264_accept_S2 [1395] L264_accept_S2-->L265_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 15324#L265_accept_S2 [1091] L265_accept_S2-->L266_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 15325#L266_accept_S2 [1262] L266_accept_S2-->L267_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 15600#L267_accept_S2 [1509] L267_accept_S2-->L268_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 15804#L268_accept_S2 [1465] L268_accept_S2-->L269_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 15805#L269_accept_S2 [1511] L269_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 15764#havocProcedureFINAL_accept_S2 [1411] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15717#havocProcedureEXIT_accept_S2 >[1767] havocProcedureEXIT_accept_S2-->L346-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15718#L346-D66 [1398] L346-D66-->L346_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15440#L346_accept_S2 [1624] L346_accept_S2-->L346_accept_S2-D33: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15743#L346_accept_S2-D33 [1388] L346_accept_S2-D33-->_parser_packetParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15356#_parser_packetParserENTRY_accept_S2 [1552] _parser_packetParserENTRY_accept_S2-->_parser_packetParserENTRY_accept_S2-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15846#_parser_packetParserENTRY_accept_S2-D60 [1572] _parser_packetParserENTRY_accept_S2-D60-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15355#startENTRY_accept_S2 [1109] startENTRY_accept_S2-->L440_accept_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 15357#L440_accept_S2 [1525] L440_accept_S2-->L440-1_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_42 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[] 15832#L440-1_accept_S2 [1668] L440-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15564#startEXIT_accept_S2 >[1745] startEXIT_accept_S2-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15565#_parser_packetParserFINAL-D84 [1546] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15828#_parser_packetParserFINAL_accept_S2 [1504] _parser_packetParserFINAL_accept_S2-->_parser_packetParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15439#_parser_packetParserEXIT_accept_S2 >[1818] _parser_packetParserEXIT_accept_S2-->L347-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15441#L347-D72 [1621] L347-D72-->L347_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15432#L347_accept_S2 [1148] L347_accept_S2-->L347_accept_S2-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15433#L347_accept_S2-D6 [1450] L347_accept_S2-D6-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15503#verifyChecksumFINAL_accept_S2 [1185] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15504#verifyChecksumEXIT_accept_S2 >[1861] verifyChecksumEXIT_accept_S2-->L348-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15587#L348-D75 [1565] L348-D75-->L348_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15302#L348_accept_S2 [1084] L348_accept_S2-->L348_accept_S2-D30: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15303#L348_accept_S2-D30 [1592] L348_accept_S2-D30-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15770#ingressENTRY_accept_S2 [1418] ingressENTRY_accept_S2-->L288_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 15771#L288_accept_S2 [1422] L288_accept_S2-->L289_accept_S2: Formula: (= v_meta.accepted_22 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[meta.accepted] 15697#L289_accept_S2 [1340] L289_accept_S2-->L290_accept_S2: Formula: (= 56577 v_hdr.ethernet.etherType_24)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[] 15335#L290_accept_S2 [1652] L290_accept_S2-->L290_accept_S2-D21: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15797#L290_accept_S2-D21 [1448] L290_accept_S2-D21-->protect_c_period.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15513#protect_c_period.applyENTRY_accept_S2 [1195] protect_c_period.applyENTRY_accept_S2-->L396_accept_S2: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_18))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_18}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_18}  AuxVars[]  AssignedVars[] 15514#L396_accept_S2 [1676] L396_accept_S2-->L396-1_accept_S2: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_26))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_26}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_26}  AuxVars[]  AssignedVars[] 15336#L396-1_accept_S2 [1281] L396-1_accept_S2-->protect_c_period.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15625#protect_c_period.applyEXIT_accept_S2 >[1845] protect_c_period.applyEXIT_accept_S2-->L290-1-D117: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15775#L290-1-D117 [1519] L290-1-D117-->L290-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15308#L290-1_accept_S2 [1131] L290-1_accept_S2-->L290-1_accept_S2-D48: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15360#L290-1_accept_S2-D48 [1110] L290-1_accept_S2-D48-->protect_c_port_config.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15361#protect_c_port_config.applyENTRY_accept_S2 [1580] protect_c_port_config.applyENTRY_accept_S2-->L408_accept_S2: Formula: (not (= v_protect_c_port_config.action_run_16 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  AuxVars[]  AssignedVars[] 15803#L408_accept_S2 [1463] L408_accept_S2-->L408-1_accept_S2: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_24))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  AuxVars[]  AssignedVars[] 15316#L408-1_accept_S2 [1089] L408-1_accept_S2-->protect_c_port_config.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15317#protect_c_port_config.applyEXIT_accept_S2 >[1707] protect_c_port_config.applyEXIT_accept_S2-->L291-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15521#L291-D69 [1198] L291-D69-->L291_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15522#L291_accept_S2 [1202] L291_accept_S2-->L293_accept_S2: Formula: (= v_protect_c_accepted_19 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_19}  AuxVars[]  AssignedVars[protect_c_accepted] 15526#L293_accept_S2 [1347] L293_accept_S2-->L294_accept_S2: Formula: (= v_protect_c_time_14 v_standard_metadata.ingress_global_timestamp_11)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{protect_c_time=v_protect_c_time_14, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[protect_c_time] 15706#L294_accept_S2 [1582] L294_accept_S2-->L300_accept_S2: Formula: (not (= v_meta.primary_19 v_standard_metadata.ingress_port_30))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_30, meta.primary=v_meta.primary_19}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_30, meta.primary=v_meta.primary_19}  AuxVars[]  AssignedVars[] 15538#L300_accept_S2 [1211] L300_accept_S2-->L300-1_accept_S2: Formula: (not (= v_standard_metadata.ingress_port_36 v_meta.secondary_19))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_36, meta.secondary=v_meta.secondary_19}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_36, meta.secondary=v_meta.secondary_19}  AuxVars[]  AssignedVars[] 15386#L300-1_accept_S2 [1147] L300-1_accept_S2-->L289-2_accept_S2: Formula: (= v_protect_c_accepted_16 v_meta.accepted_20)  InVars {protect_c_accepted=v_protect_c_accepted_16}  OutVars{protect_c_accepted=v_protect_c_accepted_16, meta.accepted=v_meta.accepted_20}  AuxVars[]  AssignedVars[meta.accepted] 15431#L289-2_accept_S2 [1308] L289-2_accept_S2-->L310_accept_S2: Formula: (not (= v_meta.accepted_26 1))  InVars {meta.accepted=v_meta.accepted_26}  OutVars{meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[] 15660#L310_accept_S2 [1533] L310_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15806#ingressEXIT_accept_S2 >[1744] ingressEXIT_accept_S2-->L349-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15807#L349-D123 [1682] L349-D123-->L349_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15322#L349_accept_S2 [1547] L349_accept_S2-->L349_accept_S2-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15844#L349_accept_S2-D42 [1588] L349_accept_S2-D42-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15588#egressFINAL_accept_S2 [1253] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15321#egressEXIT_accept_S2 >[1832] egressEXIT_accept_S2-->L350-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15323#L350-D102 [1423] L350-D102-->L350_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15679#L350_accept_S2 [1631] L350_accept_S2-->L350_accept_S2-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15869#L350_accept_S2-D12 [1618] L350_accept_S2-D12-->createChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15678#createChecksumFINAL_accept_S2 [1322] createChecksumFINAL_accept_S2-->createChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15680#createChecksumEXIT_accept_S2 >[1766] createChecksumEXIT_accept_S2-->L351-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15815#L351-D87 [1476] L351-D87-->L351_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15816#L351_accept_S2 [1685] L351_accept_S2-->L353_accept_S2: Formula: (not v_forward_31)  InVars {forward=v_forward_31}  OutVars{forward=v_forward_31}  AuxVars[]  AssignedVars[] 15825#L353_accept_S2 [1494] L353_accept_S2-->L352-1_accept_S2: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 15819#L352-1_accept_S2 [1483] L352-1_accept_S2-->L356_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_32 0))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_32}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.accepted=v_meta.accepted_32}  AuxVars[]  AssignedVars[_p4ltl_0] 15820#L356_accept_S2 [1669] L356_accept_S2-->L357_accept_S2: Formula: (= v__p4ltl_2_11 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_21 281474976710656) (* (mod (select v_protect_c_last_primary_17 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_21}  OutVars{_p4ltl_2=v__p4ltl_2_11, protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_21}  AuxVars[]  AssignedVars[_p4ltl_2] 15839#L357_accept_S2 [1538] L357_accept_S2-->L358_accept_S2: Formula: (let ((.cse0 (<= v__p4ltl_2_8 v_meta.period_30))) (or (and v__p4ltl_1_6 .cse0) (and (not .cse0) (not v__p4ltl_1_6))))  InVars {_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_30}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_1=v__p4ltl_1_6, meta.period=v_meta.period_30}  AuxVars[]  AssignedVars[_p4ltl_1] 15291#L358_accept_S2 [1080] L358_accept_S2-->L359_accept_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_49 v_meta.secondary_27))) (or (and (not v__p4ltl_3_7) (not .cse0)) (and v__p4ltl_3_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_49, meta.secondary=v_meta.secondary_27}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.secondary=v_meta.secondary_27, standard_metadata.ingress_port=v_standard_metadata.ingress_port_49}  AuxVars[]  AssignedVars[_p4ltl_3] 15293#L359_accept_S2 [1156] L359_accept_S2-->L360_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_25 v_standard_metadata.ingress_port_45))) (or (and (not v__p4ltl_4_6) (not .cse0)) (and v__p4ltl_4_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 15448#L360_accept_S2 [1296] L360_accept_S2-->L361_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_35 1))) (or (and (not .cse0) (not v__p4ltl_5_8)) (and v__p4ltl_5_8 .cse0)))  InVars {meta.accepted=v_meta.accepted_35}  OutVars{_p4ltl_5=v__p4ltl_5_8, meta.accepted=v_meta.accepted_35}  AuxVars[]  AssignedVars[_p4ltl_5] 15635#L361_accept_S2 [1290] L361_accept_S2-->L362_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_30 v_meta.secondary_30))) (or (and v__p4ltl_6_8 (not .cse0)) (and (not v__p4ltl_6_8) .cse0)))  InVars {meta.primary=v_meta.primary_30, meta.secondary=v_meta.secondary_30}  OutVars{meta.secondary=v_meta.secondary_30, _p4ltl_6=v__p4ltl_6_8, meta.primary=v_meta.primary_30}  AuxVars[]  AssignedVars[_p4ltl_6] 15636#L362_accept_S2 [1336] L362_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_36))) (or (and .cse0 v__p4ltl_7_8) (and (not v__p4ltl_7_8) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  OutVars{_p4ltl_7=v__p4ltl_7_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  AuxVars[]  AssignedVars[_p4ltl_7] 15611#mainFINAL_accept_S2 [1270] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15612#mainEXIT_accept_S2 >[1749] mainEXIT_accept_S2-->L368-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15766#L368-1-D105 [1414] L368-1-D105-->L368-1_accept_S3: Formula: (and v__p4ltl_1_9 v__p4ltl_3_9 v__p4ltl_7_12 v__p4ltl_6_12 (not v__p4ltl_0_9))  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  AuxVars[]  AssignedVars[] 15767#L368-1_accept_S3 
[2023-02-06 19:09:50,123 INFO  L754   eck$LassoCheckResult]: Loop: 15767#L368-1_accept_S3 [1431] L368-1_accept_S3-->L368_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15344#L368_accept_S3 [1277] L368_accept_S3-->L368_accept_S3-D7: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15343#L368_accept_S3-D7 [1101] L368_accept_S3-D7-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15305#mainENTRY_accept_S3 [1518] mainENTRY_accept_S3-->mainENTRY_accept_S3-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15831#mainENTRY_accept_S3-D13 [1667] mainENTRY_accept_S3-D13-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15870#havocProcedureENTRY_accept_S3 [1638] havocProcedureENTRY_accept_S3-->L211_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 15871#L211_accept_S3 [1696] L211_accept_S3-->L212_accept_S3: Formula: (not v_forward_24)  InVars {}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[forward] 15652#L212_accept_S3 [1298] L212_accept_S3-->L213_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_44}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 15653#L213_accept_S3 [1488] L213_accept_S3-->L214_accept_S3: Formula: (and (<= 0 v_standard_metadata.ingress_port_41) (< v_standard_metadata.ingress_port_41 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_41}  AuxVars[]  AssignedVars[] 15824#L214_accept_S3 [1510] L214_accept_S3-->L215_accept_S3: Formula: (= v_standard_metadata.egress_spec_23 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_23}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 15541#L215_accept_S3 [1217] L215_accept_S3-->L216_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_23)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_23}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 15542#L216_accept_S3 [1499] L216_accept_S3-->L217_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 15784#L217_accept_S3 [1434] L217_accept_S3-->L218_accept_S3: Formula: (and (<= 0 v_standard_metadata.instance_type_14) (< v_standard_metadata.instance_type_14 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_14}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[] 15785#L218_accept_S3 [1664] L218_accept_S3-->L219_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 15482#L219_accept_S3 [1170] L219_accept_S3-->L220_accept_S3: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 15483#L220_accept_S3 [1574] L220_accept_S3-->L221_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 15781#L221_accept_S3 [1430] L221_accept_S3-->L222_accept_S3: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_12) (< v_standard_metadata.enq_timestamp_12 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[] 15689#L222_accept_S3 [1334] L222_accept_S3-->L223_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 15690#L223_accept_S3 [1360] L223_accept_S3-->L224_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 15719#L224_accept_S3 [1440] L224_accept_S3-->L225_accept_S3: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 15789#L225_accept_S3 [1657] L225_accept_S3-->L226_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 15304#L226_accept_S3 [1085] L226_accept_S3-->L227_accept_S3: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 15306#L227_accept_S3 [1513] L227_accept_S3-->L228_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 15730#L228_accept_S3 [1374] L228_accept_S3-->L229_accept_S3: Formula: (and (< v_standard_metadata.ingress_global_timestamp_17 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_17))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[] 15731#L229_accept_S3 [1405] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 15761#L230_accept_S3 [1508] L230_accept_S3-->L231_accept_S3: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_13) (< v_standard_metadata.egress_global_timestamp_13 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[] 15655#L231_accept_S3 [1302] L231_accept_S3-->L232_accept_S3: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 15656#L232_accept_S3 [1539] L232_accept_S3-->L233_accept_S3: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 15449#L233_accept_S3 [1155] L233_accept_S3-->L234_accept_S3: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 15450#L234_accept_S3 [1420] L234_accept_S3-->L235_accept_S3: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 15774#L235_accept_S3 [1444] L235_accept_S3-->L236_accept_S3: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 15794#L236_accept_S3 [1626] L236_accept_S3-->L237_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 15619#L237_accept_S3 [1275] L237_accept_S3-->L238_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_4 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 15326#L238_accept_S3 [1092] L238_accept_S3-->L239_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 15327#L239_accept_S3 [1542] L239_accept_S3-->L240_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 15426#L240_accept_S3 [1145] L240_accept_S3-->L241_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 15427#L241_accept_S3 [1620] L241_accept_S3-->L242_accept_S3: Formula: (and (< v_hdr.ethernet.etherType_29 65536) (<= 0 v_hdr.ethernet.etherType_29))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 15838#L242_accept_S3 [1532] L242_accept_S3-->L243_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 15746#L243_accept_S3 [1389] L243_accept_S3-->L244_accept_S3: Formula: (= v_emit_19 (store v_emit_20 v_hdr.topology_3 false))  InVars {emit=v_emit_20, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_19, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 15747#L244_accept_S3 [1403] L244_accept_S3-->L245_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[hdr.topology.identifier] 15757#L245_accept_S3 [1665] L245_accept_S3-->L246_accept_S3: Formula: (and (< v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 15644#L246_accept_S3 [1295] L246_accept_S3-->L247_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[hdr.topology.port] 15645#L247_accept_S3 [1641] L247_accept_S3-->L248_accept_S3: Formula: (and (< v_hdr.topology.port_19 65536) (<= 0 v_hdr.topology.port_19))  InVars {hdr.topology.port=v_hdr.topology.port_19}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[] 15576#L248_accept_S3 [1239] L248_accept_S3-->L249_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 15527#L249_accept_S3 [1201] L249_accept_S3-->L250_accept_S3: Formula: (and (< v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 15528#L250_accept_S3 [1451] L250_accept_S3-->L251_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[hdr.topology.mac] 15642#L251_accept_S3 [1293] L251_accept_S3-->L252_accept_S3: Formula: (and (< v_hdr.topology.mac_13 281474976710656) (<= 0 v_hdr.topology.mac_13))  InVars {hdr.topology.mac=v_hdr.topology.mac_13}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[] 15643#L252_accept_S3 [1471] L252_accept_S3-->L253_accept_S3: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 15532#L253_accept_S3 [1207] L253_accept_S3-->L254_accept_S3: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_10) (< v_meta.intrinsic_metadata.ingress_global_timestamp_10 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[] 15533#L254_accept_S3 [1394] L254_accept_S3-->L255_accept_S3: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 15751#L255_accept_S3 [1477] L255_accept_S3-->L256_accept_S3: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_9))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 15817#L256_accept_S3 [1479] L256_accept_S3-->L257_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 15395#L257_accept_S3 [1126] L257_accept_S3-->L258_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 15396#L258_accept_S3 [1178] L258_accept_S3-->L259_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 15495#L259_accept_S3 [1183] L259_accept_S3-->L260_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 15501#L260_accept_S3 [1186] L260_accept_S3-->L261_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 15505#L261_accept_S3 [1192] L261_accept_S3-->L262_accept_S3: Formula: (= v_meta.accepted_29 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_29}  AuxVars[]  AssignedVars[meta.accepted] 15515#L262_accept_S3 [1435] L262_accept_S3-->L263_accept_S3: Formula: (= v_meta.period_26 0)  InVars {}  OutVars{meta.period=v_meta.period_26}  AuxVars[]  AssignedVars[meta.period] 15616#L263_accept_S3 [1272] L263_accept_S3-->L264_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 15617#L264_accept_S3 [1350] L264_accept_S3-->L265_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 15709#L265_accept_S3 [1589] L265_accept_S3-->L266_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 15737#L266_accept_S3 [1384] L266_accept_S3-->L267_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 15738#L267_accept_S3 [1666] L267_accept_S3-->L268_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 15836#L268_accept_S3 [1529] L268_accept_S3-->L269_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 15837#L269_accept_S3 [1672] L269_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 15551#havocProcedureFINAL_accept_S3 [1221] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15397#havocProcedureEXIT_accept_S3 >[1823] havocProcedureEXIT_accept_S3-->L346-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15398#L346-D64 [1454] L346-D64-->L346_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15535#L346_accept_S3 [1289] L346_accept_S3-->L346_accept_S3-D31: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15634#L346_accept_S3-D31 [1514] L346_accept_S3-D31-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15298#_parser_packetParserENTRY_accept_S3 [1323] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15383#_parser_packetParserENTRY_accept_S3-D58 [1121] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15384#startENTRY_accept_S3 [1570] startENTRY_accept_S3-->L440_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 15854#L440_accept_S3 [1616] L440_accept_S3-->L440-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_40 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[] 15297#L440-1_accept_S3 [1081] L440-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15299#startEXIT_accept_S3 >[1797] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15534#_parser_packetParserFINAL-D82 [1206] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15536#_parser_packetParserFINAL_accept_S3 [1595] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15768#_parser_packetParserEXIT_accept_S3 >[1756] _parser_packetParserEXIT_accept_S3-->L347-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15353#L347-D70 [1107] L347-D70-->L347_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15354#L347_accept_S3 [1393] L347_accept_S3-->L347_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15752#L347_accept_S3-D4 [1415] L347_accept_S3-D4-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15769#verifyChecksumFINAL_accept_S3 [1583] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15859#verifyChecksumEXIT_accept_S3 >[1724] verifyChecksumEXIT_accept_S3-->L348-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15465#L348-D73 [1160] L348-D73-->L348_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15349#L348_accept_S3 [1219] L348_accept_S3-->L348_accept_S3-D28: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15358#L348_accept_S3-D28 [1108] L348_accept_S3-D28-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15359#ingressENTRY_accept_S3 [1442] ingressENTRY_accept_S3-->L288_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 15790#L288_accept_S3 [1496] L288_accept_S3-->L289_accept_S3: Formula: (= v_meta.accepted_21 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_21}  AuxVars[]  AssignedVars[meta.accepted] 15826#L289_accept_S3 [1497] L289_accept_S3-->L290_accept_S3: Formula: (= 56577 v_hdr.ethernet.etherType_26)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 15452#L290_accept_S3 [1567] L290_accept_S3-->L290_accept_S3-D19: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15852#L290_accept_S3-D19 [1629] L290_accept_S3-D19-->protect_c_period.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15861#protect_c_period.applyENTRY_accept_S3 [1591] protect_c_period.applyENTRY_accept_S3-->L396_accept_S3: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_16))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_16}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_16}  AuxVars[]  AssignedVars[] 15720#L396_accept_S3 [1362] L396_accept_S3-->L396-1_accept_S3: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_22))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_22}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_22}  AuxVars[]  AssignedVars[] 15552#L396-1_accept_S3 [1224] L396-1_accept_S3-->protect_c_period.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15451#protect_c_period.applyEXIT_accept_S3 >[1725] protect_c_period.applyEXIT_accept_S3-->L290-1-D115: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15453#L290-1-D115 [1229] L290-1-D115-->L290-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15559#L290-1_accept_S3 [1236] L290-1_accept_S3-->L290-1_accept_S3-D46: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15570#L290-1_accept_S3-D46 [1566] L290-1_accept_S3-D46-->protect_c_port_config.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15851#protect_c_port_config.applyENTRY_accept_S3 [1654] protect_c_port_config.applyENTRY_accept_S3-->L408_accept_S3: Formula: (not (= v_protect_c_port_config.action_run_26 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  AuxVars[]  AssignedVars[] 15874#L408_accept_S3 [1689] L408_accept_S3-->L408-1_accept_S3: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_22))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  AuxVars[]  AssignedVars[] 15799#L408-1_accept_S3 [1568] L408-1_accept_S3-->protect_c_port_config.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15853#protect_c_port_config.applyEXIT_accept_S3 >[1750] protect_c_port_config.applyEXIT_accept_S3-->L291-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15562#L291-D67 [1231] L291-D67-->L291_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15563#L291_accept_S3 [1274] L291_accept_S3-->L293_accept_S3: Formula: (= v_protect_c_accepted_20 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_20}  AuxVars[]  AssignedVars[protect_c_accepted] 15620#L293_accept_S3 [1489] L293_accept_S3-->L294_accept_S3: Formula: (= v_protect_c_time_15 v_standard_metadata.ingress_global_timestamp_12)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{protect_c_time=v_protect_c_time_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[protect_c_time] 15531#L294_accept_S3 [1204] L294_accept_S3-->L300_accept_S3: Formula: (not (= v_meta.primary_21 v_standard_metadata.ingress_port_32))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.primary=v_meta.primary_21}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.primary=v_meta.primary_21}  AuxVars[]  AssignedVars[] 15419#L300_accept_S3 [1141] L300_accept_S3-->L300-1_accept_S3: Formula: (not (= v_standard_metadata.ingress_port_38 v_meta.secondary_21))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_38, meta.secondary=v_meta.secondary_21}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38, meta.secondary=v_meta.secondary_21}  AuxVars[]  AssignedVars[] 15415#L300-1_accept_S3 [1245] L300-1_accept_S3-->L289-2_accept_S3: Formula: (= v_protect_c_accepted_15 v_meta.accepted_19)  InVars {protect_c_accepted=v_protect_c_accepted_15}  OutVars{protect_c_accepted=v_protect_c_accepted_15, meta.accepted=v_meta.accepted_19}  AuxVars[]  AssignedVars[meta.accepted] 15582#L289-2_accept_S3 [1261] L289-2_accept_S3-->L310_accept_S3: Formula: (not (= v_meta.accepted_24 1))  InVars {meta.accepted=v_meta.accepted_24}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[] 15348#L310_accept_S3 [1103] L310_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15350#ingressEXIT_accept_S3 >[1872] ingressEXIT_accept_S3-->L349-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15729#L349-D121 [1372] L349-D121-->L349_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15597#L349_accept_S3 [1560] L349_accept_S3-->L349_accept_S3-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15596#L349_accept_S3-D40 [1259] L349_accept_S3-D40-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15598#egressFINAL_accept_S3 [1545] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15843#egressEXIT_accept_S3 >[1880] egressEXIT_accept_S3-->L350-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15862#L350-D100 [1694] L350-D100-->L350_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15375#L350_accept_S3 [1366] L350_accept_S3-->L350_accept_S3-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 15725#L350_accept_S3-D10 [1541] L350_accept_S3-D10-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15374#createChecksumFINAL_accept_S3 [1117] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15376#createChecksumEXIT_accept_S3 >[1785] createChecksumEXIT_accept_S3-->L351-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15351#L351-D85 [1106] L351-D85-->L351_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15352#L351_accept_S3 [1330] L351_accept_S3-->L353_accept_S3: Formula: (not v_forward_29)  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 15686#L353_accept_S3 [1503] L353_accept_S3-->L352-1_accept_S3: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 15798#L352-1_accept_S3 [1449] L352-1_accept_S3-->L356_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_31 0))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_31}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.accepted=v_meta.accepted_31}  AuxVars[]  AssignedVars[_p4ltl_0] 15367#L356_accept_S3 [1114] L356_accept_S3-->L357_accept_S3: Formula: (= v__p4ltl_2_12 (mod (+ (* (mod (select v_protect_c_last_primary_18 0) 281474976710656) 281474976710655) (mod v_standard_metadata.ingress_global_timestamp_22 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_22}  OutVars{_p4ltl_2=v__p4ltl_2_12, protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_22}  AuxVars[]  AssignedVars[_p4ltl_2] 15368#L357_accept_S3 [1120] L357_accept_S3-->L358_accept_S3: Formula: (let ((.cse0 (<= v__p4ltl_2_9 v_meta.period_31))) (or (and v__p4ltl_1_7 .cse0) (and (not v__p4ltl_1_7) (not .cse0))))  InVars {_p4ltl_2=v__p4ltl_2_9, meta.period=v_meta.period_31}  OutVars{_p4ltl_2=v__p4ltl_2_9, _p4ltl_1=v__p4ltl_1_7, meta.period=v_meta.period_31}  AuxVars[]  AssignedVars[_p4ltl_1] 15382#L358_accept_S3 [1460] L358_accept_S3-->L359_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_48 v_meta.secondary_26))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_48, meta.secondary=v_meta.secondary_26}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.secondary=v_meta.secondary_26, standard_metadata.ingress_port=v_standard_metadata.ingress_port_48}  AuxVars[]  AssignedVars[_p4ltl_3] 15372#L359_accept_S3 [1116] L359_accept_S3-->L360_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_26 v_standard_metadata.ingress_port_46))) (or (and v__p4ltl_4_7 .cse0) (and (not v__p4ltl_4_7) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 15373#L360_accept_S3 [1310] L360_accept_S3-->L361_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_34 1))) (or (and (not .cse0) (not v__p4ltl_5_7)) (and v__p4ltl_5_7 .cse0)))  InVars {meta.accepted=v_meta.accepted_34}  OutVars{_p4ltl_5=v__p4ltl_5_7, meta.accepted=v_meta.accepted_34}  AuxVars[]  AssignedVars[_p4ltl_5] 15663#L361_accept_S3 [1603] L361_accept_S3-->L362_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_29 v_meta.secondary_29))) (or (and v__p4ltl_6_7 (not .cse0)) (and .cse0 (not v__p4ltl_6_7))))  InVars {meta.primary=v_meta.primary_29, meta.secondary=v_meta.secondary_29}  OutVars{meta.secondary=v_meta.secondary_29, _p4ltl_6=v__p4ltl_6_7, meta.primary=v_meta.primary_29}  AuxVars[]  AssignedVars[_p4ltl_6] 15460#L362_accept_S3 [1159] L362_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_35))) (or (and (not .cse0) (not v__p4ltl_7_7)) (and v__p4ltl_7_7 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{_p4ltl_7=v__p4ltl_7_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[_p4ltl_7] 15461#mainFINAL_accept_S3 [1214] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15540#mainEXIT_accept_S3 >[1807] mainEXIT_accept_S3-->L368-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 15780#L368-1-D103 [1427] L368-1-D103-->L368-1_accept_S3: Formula: (and v__p4ltl_7_11 v__p4ltl_6_11)  InVars {_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11}  OutVars{_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11}  AuxVars[]  AssignedVars[] 15767#L368-1_accept_S3 
[2023-02-06 19:09:50,124 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:09:50,124 INFO  L85        PathProgramCache]: Analyzing trace with hash -2102793987, now seen corresponding path program 1 times
[2023-02-06 19:09:50,124 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:09:50,124 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [834520404]
[2023-02-06 19:09:50,124 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:09:50,124 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:09:50,137 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:50,187 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:09:50,190 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:50,208 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:50,211 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:50,217 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:09:50,218 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:50,221 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:50,222 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:50,223 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:09:50,223 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:50,229 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:09:50,231 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:50,236 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:09:50,236 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:50,240 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-02-06 19:09:50,241 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:50,245 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 21
[2023-02-06 19:09:50,246 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:50,252 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 30
[2023-02-06 19:09:50,253 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:50,254 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 124
[2023-02-06 19:09:50,254 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:50,255 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 129
[2023-02-06 19:09:50,256 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:50,257 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 151
[2023-02-06 19:09:50,268 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:50,294 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:50,297 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:50,303 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:09:50,305 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:50,307 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:50,307 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:50,308 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:09:50,309 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:50,309 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:09:50,313 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:50,329 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:09:50,329 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:50,330 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-02-06 19:09:50,331 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:50,332 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 111
[2023-02-06 19:09:50,333 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:50,334 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 116
[2023-02-06 19:09:50,335 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:50,336 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:09:50,336 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:09:50,337 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [834520404]
[2023-02-06 19:09:50,337 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [834520404] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:09:50,337 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:09:50,337 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [13] imperfect sequences [] total 13
[2023-02-06 19:09:50,337 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1515697855]
[2023-02-06 19:09:50,337 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:09:50,337 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:09:50,337 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:09:50,338 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 14 interpolants.
[2023-02-06 19:09:50,338 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=42, Invalid=140, Unknown=0, NotChecked=0, Total=182
[2023-02-06 19:09:50,338 INFO  L87              Difference]: Start difference. First operand 688 states and 726 transitions. cyclomatic complexity: 40 Second operand  has 14 states, 13 states have (on average 18.53846153846154) internal successors, (241), 5 states have internal predecessors, (241), 2 states have call successors, (23), 10 states have call predecessors, (23), 3 states have return successors, (22), 3 states have call predecessors, (22), 2 states have call successors, (22)
[2023-02-06 19:09:53,004 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:09:53,004 INFO  L93              Difference]: Finished difference Result 2362 states and 2798 transitions.
[2023-02-06 19:09:53,004 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 92 states. 
[2023-02-06 19:09:53,005 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 2362 states and 2798 transitions.
[2023-02-06 19:09:53,012 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 12
[2023-02-06 19:09:53,021 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 2362 states to 2304 states and 2730 transitions.
[2023-02-06 19:09:53,022 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 1279
[2023-02-06 19:09:53,022 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 1279
[2023-02-06 19:09:53,022 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 2304 states and 2730 transitions.
[2023-02-06 19:09:53,025 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:09:53,025 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 2304 states and 2730 transitions.
[2023-02-06 19:09:53,025 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 2304 states and 2730 transitions.
[2023-02-06 19:09:53,040 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 2304 to 692.
[2023-02-06 19:09:53,040 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 692 states, 547 states have (on average 1.0658135283363803) internal successors, (583), 547 states have internal predecessors, (583), 68 states have call successors, (68), 68 states have call predecessors, (68), 77 states have return successors, (77), 77 states have call predecessors, (77), 67 states have call successors, (77)
[2023-02-06 19:09:53,041 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 692 states to 692 states and 728 transitions.
[2023-02-06 19:09:53,041 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 692 states and 728 transitions.
[2023-02-06 19:09:53,042 INFO  L399   stractBuchiCegarLoop]: Abstraction has 692 states and 728 transitions.
[2023-02-06 19:09:53,042 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 8 ============
[2023-02-06 19:09:53,042 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 692 states and 728 transitions.
[2023-02-06 19:09:53,043 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:09:53,043 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:09:53,043 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:09:53,044 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:53,044 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:53,046 INFO  L752   eck$LassoCheckResult]: Stem: 19338#ULTIMATE.startENTRY_NONWA [1182] ULTIMATE.startENTRY_NONWA-->L368-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19368#L368-1_T0_init [1492] L368-1_T0_init-->L368_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19156#L368_T0_init [1379] L368_T0_init-->L368_T0_init-D8: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19605#L368_T0_init-D8 [1486] L368_T0_init-D8-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19178#mainENTRY_T0_init [1671] mainENTRY_T0_init-->mainENTRY_T0_init-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19583#mainENTRY_T0_init-D14 [1354] mainENTRY_T0_init-D14-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19584#havocProcedureENTRY_T0_init [1376] havocProcedureENTRY_T0_init-->L211_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 19464#L211_T0_init [1258] L211_T0_init-->L212_T0_init: Formula: (not v_forward_26)  InVars {}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[forward] 19465#L212_T0_init [1335] L212_T0_init-->L213_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 19562#L213_T0_init [1536] L213_T0_init-->L214_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_42) (< v_standard_metadata.ingress_port_42 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[] 19543#L214_T0_init [1319] L214_T0_init-->L215_T0_init: Formula: (= v_standard_metadata.egress_spec_22 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_22}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 19544#L215_T0_init [1601] L215_T0_init-->L216_T0_init: Formula: (= 0 v_standard_metadata.egress_port_22)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_22}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 19414#L216_T0_init [1218] L216_T0_init-->L217_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 19415#L217_T0_init [1537] L217_T0_init-->L218_T0_init: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 19563#L218_T0_init [1337] L218_T0_init-->L219_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 19564#L219_T0_init [1348] L219_T0_init-->L220_T0_init: Formula: (and (< v_standard_metadata.packet_length_9 4294967296) (<= 0 v_standard_metadata.packet_length_9))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_9}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[] 19578#L220_T0_init [1693] L220_T0_init-->L221_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 19587#L221_T0_init [1356] L221_T0_init-->L222_T0_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_13) (< v_standard_metadata.enq_timestamp_13 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[] 19246#L222_T0_init [1119] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 19212#L223_T0_init [1104] L223_T0_init-->L224_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 19213#L224_T0_init [1548] L224_T0_init-->L225_T0_init: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 19310#L225_T0_init [1150] L225_T0_init-->L226_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 19208#L226_T0_init [1102] L226_T0_init-->L227_T0_init: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_14) (< v_standard_metadata.deq_qdepth_14 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[] 19209#L227_T0_init [1419] L227_T0_init-->L228_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 19436#L228_T0_init [1235] L228_T0_init-->L229_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_19) (< v_standard_metadata.ingress_global_timestamp_19 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_19}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_19}  AuxVars[]  AssignedVars[] 19437#L229_T0_init [1491] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 19195#L230_T0_init [1093] L230_T0_init-->L231_T0_init: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 19196#L231_T0_init [1129] L231_T0_init-->L232_T0_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 19266#L232_T0_init [1184] L232_T0_init-->L233_T0_init: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 19370#L233_T0_init [1639] L233_T0_init-->L234_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 19311#L234_T0_init [1151] L234_T0_init-->L235_T0_init: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 19291#L235_T0_init [1142] L235_T0_init-->L236_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 19292#L236_T0_init [1617] L236_T0_init-->L237_T0_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 19552#L237_T0_init [1324] L237_T0_init-->L238_T0_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ethernet_2 false))  InVars {emit=v_emit_12, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_11, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 19451#L238_T0_init [1246] L238_T0_init-->L239_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 19452#L239_T0_init [1506] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 19525#L240_T0_init [1300] L240_T0_init-->L241_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 19254#L241_T0_init [1123] L241_T0_init-->L242_T0_init: Formula: (and (< v_hdr.ethernet.etherType_33 65536) (<= 0 v_hdr.ethernet.etherType_33))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[] 19255#L242_T0_init [1604] L242_T0_init-->L243_T0_init: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 19747#L243_T0_init [1642] L243_T0_init-->L244_T0_init: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_2 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 19620#L244_T0_init [1392] L244_T0_init-->L245_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 19621#L245_T0_init [1613] L245_T0_init-->L246_T0_init: Formula: (and (<= 0 v_hdr.topology.identifier_11) (< v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 19619#L246_T0_init [1391] L246_T0_init-->L247_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[hdr.topology.port] 19424#L247_T0_init [1226] L247_T0_init-->L248_T0_init: Formula: (and (<= 0 v_hdr.topology.port_15) (< v_hdr.topology.port_15 65536))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 19425#L248_T0_init [1563] L248_T0_init-->L249_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[hdr.topology.prefix] 19724#L249_T0_init [1680] L249_T0_init-->L250_T0_init: Formula: (and (<= 0 v_hdr.topology.prefix_14) (< v_hdr.topology.prefix_14 4294967296))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_14}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[] 19502#L250_T0_init [1287] L250_T0_init-->L251_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 19503#L251_T0_init [1401] L251_T0_init-->L252_T0_init: Formula: (and (<= 0 v_hdr.topology.mac_11) (< v_hdr.topology.mac_11 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 19585#L252_T0_init [1355] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 19586#L253_T0_init [1382] L253_T0_init-->L254_T0_init: Formula: (and (< v_meta.intrinsic_metadata.ingress_global_timestamp_11 281474976710656) (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_11))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[] 19553#L254_T0_init [1326] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 19177#L255_T0_init [1088] L255_T0_init-->L256_T0_init: Formula: (and (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_14) (< v_meta.intrinsic_metadata.egress_global_timestamp_14 281474976710656))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_14}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[] 19179#L256_T0_init [1333] L256_T0_init-->L257_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 19374#L257_T0_init [1187] L257_T0_init-->L258_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 19375#L258_T0_init [1656] L258_T0_init-->L259_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 19692#L259_T0_init [1478] L259_T0_init-->L260_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 19366#L260_T0_init [1181] L260_T0_init-->L261_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 19367#L261_T0_init [1633] L261_T0_init-->L262_T0_init: Formula: (= v_meta.accepted_30 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_30}  AuxVars[]  AssignedVars[meta.accepted] 19537#L262_T0_init [1314] L262_T0_init-->L263_T0_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 19538#L263_T0_init [1370] L263_T0_init-->L264_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 19597#L264_T0_init [1647] L264_T0_init-->L265_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 19710#L265_T0_init [1530] L265_T0_init-->L266_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 19492#L266_T0_init [1278] L266_T0_init-->L267_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 19493#L267_T0_init [1439] L267_T0_init-->L268_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 19569#L268_T0_init [1342] L268_T0_init-->L269_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 19570#L269_T0_init [1596] L269_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 19741#havocProcedureFINAL_T0_init [1605] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19469#havocProcedureEXIT_T0_init >[1800] havocProcedureEXIT_T0_init-->L346-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19322#L346-D65 [1157] L346-D65-->L346_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19297#L346_T0_init [1193] L346_T0_init-->L346_T0_init-D32: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19380#L346_T0_init-D32 [1208] L346_T0_init-D32-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19364#_parser_packetParserENTRY_T0_init [1180] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19365#_parser_packetParserENTRY_T0_init-D59 [1587] _parser_packetParserENTRY_T0_init-D59-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19510#startENTRY_T0_init [1292] startENTRY_T0_init-->L440_T0_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 19511#L440_T0_init [1644] L440_T0_init-->L440-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_38 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  AuxVars[]  AssignedVars[] 19660#L440-1_T0_init [1438] L440-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19519#startEXIT_T0_init >[1821] startEXIT_T0_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19520#_parser_packetParserFINAL-D83 [1301] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19296#_parser_packetParserFINAL_T0_init [1146] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19298#_parser_packetParserEXIT_T0_init >[1718] _parser_packetParserEXIT_T0_init-->L347-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19501#L347-D71 [1285] L347-D71-->L347_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19335#L347_T0_init [1452] L347_T0_init-->L347_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19579#L347_T0_init-D5 [1349] L347_T0_init-D5-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19334#verifyChecksumFINAL_T0_init [1161] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19336#verifyChecksumEXIT_T0_init >[1711] verifyChecksumEXIT_T0_init-->L348-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19340#L348-D74 [1400] L348-D74-->L348_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19271#L348_T0_init [1614] L348_T0_init-->L348_T0_init-D29: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19270#L348_T0_init-D29 [1132] L348_T0_init-D29-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19272#ingressENTRY_T0_init [1144] ingressENTRY_T0_init-->L288_T0_init: Formula: (not (= v_hdr.ethernet.etherType_23 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  AuxVars[]  AssignedVars[] 19293#L288_T0_init [1490] L288_T0_init-->L289_T0_init: Formula: (= v_meta.accepted_27 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 19407#L289_T0_init [1212] L289_T0_init-->L290_T0_init: Formula: (= 56577 v_hdr.ethernet.etherType_20)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 19346#L290_T0_init [1594] L290_T0_init-->L290_T0_init-D20: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19740#L290_T0_init-D20 [1607] L290_T0_init-D20-->protect_c_period.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19634#protect_c_period.applyENTRY_T0_init [1409] protect_c_period.applyENTRY_T0_init-->L396_T0_init: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_24))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_24}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_24}  AuxVars[]  AssignedVars[] 19606#L396_T0_init [1381] L396_T0_init-->L396-1_T0_init: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_20))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_20}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_20}  AuxVars[]  AssignedVars[] 19603#L396-1_T0_init [1472] L396-1_T0_init-->protect_c_period.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19345#protect_c_period.applyEXIT_T0_init >[1801] protect_c_period.applyEXIT_T0_init-->L290-1-D116: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19347#L290-1-D116 [1658] L290-1-D116-->L290-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19268#L290-1_T0_init [1257] L290-1_T0_init-->L290-1_T0_init-D47: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19434#L290-1_T0_init-D47 [1234] L290-1_T0_init-D47-->protect_c_port_config.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19435#protect_c_port_config.applyENTRY_T0_init [1646] protect_c_port_config.applyENTRY_T0_init-->L408_T0_init: Formula: (not (= v_protect_c_port_config.action_run_20 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  AuxVars[]  AssignedVars[] 19284#L408_T0_init [1139] L408_T0_init-->L408-1_T0_init: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_18))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  AuxVars[]  AssignedVars[] 19267#L408-1_T0_init [1130] L408-1_T0_init-->protect_c_port_config.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19269#protect_c_port_config.applyEXIT_T0_init >[1733] protect_c_port_config.applyEXIT_T0_init-->L291-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19283#L291-D68 [1250] L291-D68-->L291_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19454#L291_T0_init [1630] L291_T0_init-->L293_T0_init: Formula: (= v_protect_c_accepted_12 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_12}  AuxVars[]  AssignedVars[protect_c_accepted] 19348#L293_T0_init [1171] L293_T0_init-->L294_T0_init: Formula: (= v_protect_c_time_16 v_standard_metadata.ingress_global_timestamp_13)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  OutVars{protect_c_time=v_protect_c_time_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[protect_c_time] 19349#L294_T0_init [1315] L294_T0_init-->L296_T0_init: Formula: (= v_meta.primary_16 v_standard_metadata.ingress_port_18)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_18, meta.primary=v_meta.primary_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_18, meta.primary=v_meta.primary_16}  AuxVars[]  AssignedVars[] 19341#L296_T0_init [1167] L296_T0_init-->L296_T0_init-D2: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index]< 19342#L296_T0_init-D2 [1459] L296_T0_init-D2-->protect_c_last_primary.writeENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19674#protect_c_last_primary.writeENTRY_T0_init [1602] protect_c_last_primary.writeENTRY_T0_init-->protect_c_last_primary.writeFINAL_T0_init: Formula: (= (store v_protect_c_last_primary_24 v_protect_c_last_primary.write_index_4 v_protect_c_last_primary.write_value_4) v_protect_c_last_primary_23)  InVars {protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_4, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_4, protect_c_last_primary=v_protect_c_last_primary_24}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_4, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_4, protect_c_last_primary=v_protect_c_last_primary_23}  AuxVars[]  AssignedVars[protect_c_last_primary] 19521#protect_c_last_primary.writeFINAL_T0_init [1297] protect_c_last_primary.writeFINAL_T0_init-->protect_c_last_primary.writeEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19522#protect_c_last_primary.writeEXIT_T0_init >[1775] protect_c_last_primary.writeEXIT_T0_init-->L296-1-D107: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index] 19708#L296-1-D107 [1527] L296-1-D107-->L296-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19625#L296-1_T0_init [1397] L296-1_T0_init-->L300-1_T0_init: Formula: (= v_protect_c_accepted_14 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_14}  AuxVars[]  AssignedVars[protect_c_accepted] 19626#L300-1_T0_init [1550] L300-1_T0_init-->L289-2_T0_init: Formula: (= v_protect_c_accepted_13 v_meta.accepted_16)  InVars {protect_c_accepted=v_protect_c_accepted_13}  OutVars{protect_c_accepted=v_protect_c_accepted_13, meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[meta.accepted] 19809#L289-2_T0_init [1673] L289-2_T0_init-->L311_T0_init: Formula: (= v_meta.accepted_17 1)  InVars {meta.accepted=v_meta.accepted_17}  OutVars{meta.accepted=v_meta.accepted_17}  AuxVars[]  AssignedVars[] 19205#L311_T0_init [1611] L311_T0_init-->L311_T0_init-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19725#L311_T0_init-D53 [1564] L311_T0_init-D53-->l2_c_l2_forwarding.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19726#l2_c_l2_forwarding.applyENTRY_T0_init [1698] l2_c_l2_forwarding.applyENTRY_T0_init-->L339_T0_init: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_18))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_18}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_18}  AuxVars[]  AssignedVars[] 19204#L339_T0_init [1099] L339_T0_init-->L339-1_T0_init: Formula: (not (= v_l2_c_l2_forwarding.action_run_16 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  AuxVars[]  AssignedVars[] 19207#L339-1_T0_init [1600] L339-1_T0_init-->l2_c_l2_forwarding.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19667#l2_c_l2_forwarding.applyEXIT_T0_init >[1791] l2_c_l2_forwarding.applyEXIT_T0_init-->L310-D110: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19668#L310-D110 [1507] L310-D110-->L310_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19843#L310_T0_init [1200] L310_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19804#ingressEXIT_T0_init >[1803] ingressEXIT_T0_init-->L349-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19801#L349-D122 [1526] L349-D122-->L349_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19794#L349_T0_init [1578] L349_T0_init-->L349_T0_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19795#L349_T0_init-D41 [1695] L349_T0_init-D41-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19796#egressFINAL_T0_init [1429] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19793#egressEXIT_T0_init >[1787] egressEXIT_T0_init-->L350-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19790#L350-D101 [1456] L350-D101-->L350_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19785#L350_T0_init [1549] L350_T0_init-->L350_T0_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19786#L350_T0_init-D11 [1311] L350_T0_init-D11-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19787#createChecksumFINAL_T0_init [1280] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19784#createChecksumEXIT_T0_init >[1811] createChecksumEXIT_T0_init-->L351-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19778#L351-D86 [1501] L351-D86-->L351_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19773#L351_T0_init [1634] L351_T0_init-->L353_T0_init: Formula: (not v_forward_27)  InVars {forward=v_forward_27}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[] 19772#L353_T0_init [1095] L353_T0_init-->L352-1_T0_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 19770#L352-1_T0_init [1083] L352-1_T0_init-->L356_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_36 0))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {meta.accepted=v_meta.accepted_36}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.accepted=v_meta.accepted_36}  AuxVars[]  AssignedVars[_p4ltl_0] 19769#L356_T0_init [1255] L356_T0_init-->L357_T0_init: Formula: (= v__p4ltl_2_7 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_20 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_20}  OutVars{_p4ltl_2=v__p4ltl_2_7, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_20}  AuxVars[]  AssignedVars[_p4ltl_2] 19768#L357_T0_init [1304] L357_T0_init-->L358_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_2_10 v_meta.period_32))) (or (and (not v__p4ltl_1_8) (not .cse0)) (and v__p4ltl_1_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_10, meta.period=v_meta.period_32}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_32}  AuxVars[]  AssignedVars[_p4ltl_1] 19767#L358_T0_init [1677] L358_T0_init-->L359_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_50 v_meta.secondary_28))) (or (and v__p4ltl_3_8 .cse0) (and (not .cse0) (not v__p4ltl_3_8))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_50, meta.secondary=v_meta.secondary_28}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.secondary=v_meta.secondary_28, standard_metadata.ingress_port=v_standard_metadata.ingress_port_50}  AuxVars[]  AssignedVars[_p4ltl_3] 19766#L359_T0_init [1343] L359_T0_init-->L360_T0_init: Formula: (let ((.cse0 (= v_meta.primary_27 v_standard_metadata.ingress_port_47))) (or (and (not .cse0) (not v__p4ltl_4_8)) (and v__p4ltl_4_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_47, meta.primary=v_meta.primary_27}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_47, meta.primary=v_meta.primary_27, _p4ltl_4=v__p4ltl_4_8}  AuxVars[]  AssignedVars[_p4ltl_4] 19765#L360_T0_init [1173] L360_T0_init-->L361_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_33 1))) (or (and (not v__p4ltl_5_6) (not .cse0)) (and v__p4ltl_5_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_33}  OutVars{_p4ltl_5=v__p4ltl_5_6, meta.accepted=v_meta.accepted_33}  AuxVars[]  AssignedVars[_p4ltl_5] 19764#L361_T0_init [1244] L361_T0_init-->L362_T0_init: Formula: (let ((.cse0 (= v_meta.primary_28 v_meta.secondary_25))) (or (and .cse0 (not v__p4ltl_6_6)) (and v__p4ltl_6_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_28, meta.secondary=v_meta.secondary_25}  OutVars{meta.secondary=v_meta.secondary_25, _p4ltl_6=v__p4ltl_6_6, meta.primary=v_meta.primary_28}  AuxVars[]  AssignedVars[_p4ltl_6] 19763#L362_T0_init [1079] L362_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_34))) (or (and v__p4ltl_7_6 .cse0) (and (not .cse0) (not v__p4ltl_7_6))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  OutVars{_p4ltl_7=v__p4ltl_7_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  AuxVars[]  AssignedVars[_p4ltl_7] 19762#mainFINAL_T0_init [1352] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19761#mainEXIT_T0_init >[1825] mainEXIT_T0_init-->L368-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19760#L368-1-D104 [1228] L368-1-D104-->L368-1_accept_S2: Formula: (and v__p4ltl_5_9 v__p4ltl_4_9 v__p4ltl_7_10 v__p4ltl_6_10)  InVars {_p4ltl_6=v__p4ltl_6_10, _p4ltl_7=v__p4ltl_7_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_6=v__p4ltl_6_10, _p4ltl_7=v__p4ltl_7_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 19337#L368-1_accept_S2 [1163] L368-1_accept_S2-->L368_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19159#L368_accept_S2 [1424] L368_accept_S2-->L368_accept_S2-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19648#L368_accept_S2-D9 [1521] L368_accept_S2-D9-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19162#mainENTRY_accept_S2 [1105] mainENTRY_accept_S2-->mainENTRY_accept_S2-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19214#mainENTRY_accept_S2-D15 [1678] mainENTRY_accept_S2-D15-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19664#havocProcedureENTRY_accept_S2 [1445] havocProcedureENTRY_accept_S2-->L211_accept_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 19665#L211_accept_S2 [1662] L211_accept_S2-->L212_accept_S2: Formula: (not v_forward_25)  InVars {}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[forward] 19499#L212_accept_S2 [1283] L212_accept_S2-->L213_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_43}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 19500#L213_accept_S2 [1500] L213_accept_S2-->L214_accept_S2: Formula: (and (<= 0 v_standard_metadata.ingress_port_40) (< v_standard_metadata.ingress_port_40 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[] 19428#L214_accept_S2 [1230] L214_accept_S2-->L215_accept_S2: Formula: (= v_standard_metadata.egress_spec_24 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_24}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 19429#L215_accept_S2 [1627] L215_accept_S2-->L216_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_24)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_24}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 19565#L216_accept_S2 [1338] L216_accept_S2-->L217_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 19566#L217_accept_S2 [1558] L217_accept_S2-->L218_accept_S2: Formula: (and (< v_standard_metadata.instance_type_13 4294967296) (<= 0 v_standard_metadata.instance_type_13))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_13}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[] 19654#L218_accept_S2 [1433] L218_accept_S2-->L219_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 19655#L219_accept_S2 [1691] L219_accept_S2-->L220_accept_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 19536#L220_accept_S2 [1313] L220_accept_S2-->L221_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 19474#L221_accept_S2 [1267] L221_accept_S2-->L222_accept_S2: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 19359#L222_accept_S2 [1176] L222_accept_S2-->L223_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 19360#L223_accept_S2 [1687] L223_accept_S2-->L224_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 19494#L224_accept_S2 [1279] L224_accept_S2-->L225_accept_S2: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_11) (< v_standard_metadata.deq_timedelta_11 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[] 19361#L225_accept_S2 [1177] L225_accept_S2-->L226_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 19362#L226_accept_S2 [1531] L226_accept_S2-->L227_accept_S2: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 19313#L227_accept_S2 [1153] L227_accept_S2-->L228_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 19161#L228_accept_S2 [1082] L228_accept_S2-->L229_accept_S2: Formula: (and (< v_standard_metadata.ingress_global_timestamp_18 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_18))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[] 19163#L229_accept_S2 [1112] L229_accept_S2-->L230_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 19232#L230_accept_S2 [1648] L230_accept_S2-->L231_accept_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_12) (< v_standard_metadata.egress_global_timestamp_12 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[] 19567#L231_accept_S2 [1339] L231_accept_S2-->L232_accept_S2: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 19302#L232_accept_S2 [1149] L232_accept_S2-->L233_accept_S2: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 19303#L233_accept_S2 [1410] L233_accept_S2-->L234_accept_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 19418#L234_accept_S2 [1220] L234_accept_S2-->L235_accept_S2: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 19384#L235_accept_S2 [1196] L235_accept_S2-->L236_accept_S2: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 19385#L236_accept_S2 [1663] L236_accept_S2-->L237_accept_S2: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 19446#L237_accept_S2 [1241] L237_accept_S2-->L238_accept_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_3 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 19378#L238_accept_S2 [1191] L238_accept_S2-->L239_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 19379#L239_accept_S2 [1386] L239_accept_S2-->L240_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 19612#L240_accept_S2 [1387] L240_accept_S2-->L241_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 19613#L241_accept_S2 [1535] L241_accept_S2-->L242_accept_S2: Formula: (and (< v_hdr.ethernet.etherType_30 65536) (<= 0 v_hdr.ethernet.etherType_30))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 19532#L242_accept_S2 [1309] L242_accept_S2-->L243_accept_S2: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 19529#L243_accept_S2 [1306] L243_accept_S2-->L244_accept_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.topology_4 false))  InVars {emit=v_emit_22, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_21, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 19530#L244_accept_S2 [1407] L244_accept_S2-->L245_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 19633#L245_accept_S2 [1453] L245_accept_S2-->L246_accept_S2: Formula: (and (< v_hdr.topology.identifier_13 4294967296) (<= 0 v_hdr.topology.identifier_13))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_13}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[] 19610#L246_accept_S2 [1385] L246_accept_S2-->L247_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 19611#L247_accept_S2 [1561] L247_accept_S2-->L248_accept_S2: Formula: (and (< v_hdr.topology.port_20 65536) (<= 0 v_hdr.topology.port_20))  InVars {hdr.topology.port=v_hdr.topology.port_20}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[] 19546#L248_accept_S2 [1321] L248_accept_S2-->L249_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[hdr.topology.prefix] 19547#L249_accept_S2 [1699] L249_accept_S2-->L250_accept_S2: Formula: (and (< v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 19736#L250_accept_S2 [1586] L250_accept_S2-->L251_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 19508#L251_accept_S2 [1291] L251_accept_S2-->L252_accept_S2: Formula: (and (<= 0 v_hdr.topology.mac_14) (< v_hdr.topology.mac_14 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_14}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[] 19509#L252_accept_S2 [1396] L252_accept_S2-->L253_accept_S2: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 19624#L253_accept_S2 [1464] L253_accept_S2-->L254_accept_S2: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_9) (< v_meta.intrinsic_metadata.ingress_global_timestamp_9 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 19572#L254_accept_S2 [1344] L254_accept_S2-->L255_accept_S2: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 19573#L255_accept_S2 [1353] L255_accept_S2-->L256_accept_S2: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_10))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 19582#L256_accept_S2 [1584] L256_accept_S2-->L257_accept_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 19717#L257_accept_S2 [1544] L257_accept_S2-->L258_accept_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 19649#L258_accept_S2 [1425] L258_accept_S2-->L259_accept_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 19650#L259_accept_S2 [1559] L259_accept_S2-->L260_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 19445#L260_accept_S2 [1240] L260_accept_S2-->L261_accept_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 19326#L261_accept_S2 [1158] L261_accept_S2-->L262_accept_S2: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 19327#L262_accept_S2 [1416] L262_accept_S2-->L263_accept_S2: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 19598#L263_accept_S2 [1373] L263_accept_S2-->L264_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 19599#L264_accept_S2 [1395] L264_accept_S2-->L265_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 19191#L265_accept_S2 [1091] L265_accept_S2-->L266_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 19192#L266_accept_S2 [1262] L266_accept_S2-->L267_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 19471#L267_accept_S2 [1509] L267_accept_S2-->L268_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 19676#L268_accept_S2 [1465] L268_accept_S2-->L269_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 19677#L269_accept_S2 [1511] L269_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 19635#havocProcedureFINAL_accept_S2 [1411] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19588#havocProcedureEXIT_accept_S2 >[1767] havocProcedureEXIT_accept_S2-->L346-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19589#L346-D66 [1398] L346-D66-->L346_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19308#L346_accept_S2 [1624] L346_accept_S2-->L346_accept_S2-D33: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19614#L346_accept_S2-D33 [1388] L346_accept_S2-D33-->_parser_packetParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19223#_parser_packetParserENTRY_accept_S2 [1552] _parser_packetParserENTRY_accept_S2-->_parser_packetParserENTRY_accept_S2-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19722#_parser_packetParserENTRY_accept_S2-D60 [1572] _parser_packetParserENTRY_accept_S2-D60-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19222#startENTRY_accept_S2 [1109] startENTRY_accept_S2-->L440_accept_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 19224#L440_accept_S2 [1525] L440_accept_S2-->L440-1_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_42 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[] 19707#L440-1_accept_S2 [1668] L440-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19432#startEXIT_accept_S2 >[1745] startEXIT_accept_S2-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19433#_parser_packetParserFINAL-D84 [1546] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19702#_parser_packetParserFINAL_accept_S2 [1504] _parser_packetParserFINAL_accept_S2-->_parser_packetParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19307#_parser_packetParserEXIT_accept_S2 >[1818] _parser_packetParserEXIT_accept_S2-->L347-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19309#L347-D72 [1621] L347-D72-->L347_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19300#L347_accept_S2 [1148] L347_accept_S2-->L347_accept_S2-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19301#L347_accept_S2-D6 [1450] L347_accept_S2-D6-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19371#verifyChecksumFINAL_accept_S2 [1185] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19372#verifyChecksumEXIT_accept_S2 >[1861] verifyChecksumEXIT_accept_S2-->L348-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19455#L348-D75 [1565] L348-D75-->L348_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19169#L348_accept_S2 [1084] L348_accept_S2-->L348_accept_S2-D30: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19170#L348_accept_S2-D30 [1592] L348_accept_S2-D30-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19641#ingressENTRY_accept_S2 [1418] ingressENTRY_accept_S2-->L288_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 19642#L288_accept_S2 [1422] L288_accept_S2-->L289_accept_S2: Formula: (= v_meta.accepted_22 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[meta.accepted] 19568#L289_accept_S2 [1340] L289_accept_S2-->L290_accept_S2: Formula: (= 56577 v_hdr.ethernet.etherType_24)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[] 19202#L290_accept_S2 [1652] L290_accept_S2-->L290_accept_S2-D21: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19669#L290_accept_S2-D21 [1448] L290_accept_S2-D21-->protect_c_period.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19381#protect_c_period.applyENTRY_accept_S2 [1195] protect_c_period.applyENTRY_accept_S2-->L396_accept_S2: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_18))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_18}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_18}  AuxVars[]  AssignedVars[] 19382#L396_accept_S2 [1676] L396_accept_S2-->L396-1_accept_S2: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_26))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_26}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_26}  AuxVars[]  AssignedVars[] 19203#L396-1_accept_S2 [1281] L396-1_accept_S2-->protect_c_period.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19496#protect_c_period.applyEXIT_accept_S2 >[1845] protect_c_period.applyEXIT_accept_S2-->L290-1-D117: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19646#L290-1-D117 [1519] L290-1-D117-->L290-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19175#L290-1_accept_S2 [1131] L290-1_accept_S2-->L290-1_accept_S2-D48: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19227#L290-1_accept_S2-D48 [1110] L290-1_accept_S2-D48-->protect_c_port_config.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19228#protect_c_port_config.applyENTRY_accept_S2 [1580] protect_c_port_config.applyENTRY_accept_S2-->L408_accept_S2: Formula: (not (= v_protect_c_port_config.action_run_16 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  AuxVars[]  AssignedVars[] 19675#L408_accept_S2 [1463] L408_accept_S2-->L408-1_accept_S2: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_24))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  AuxVars[]  AssignedVars[] 19183#L408-1_accept_S2 [1089] L408-1_accept_S2-->protect_c_port_config.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19184#protect_c_port_config.applyEXIT_accept_S2 >[1707] protect_c_port_config.applyEXIT_accept_S2-->L291-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19389#L291-D69 [1198] L291-D69-->L291_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19390#L291_accept_S2 [1202] L291_accept_S2-->L293_accept_S2: Formula: (= v_protect_c_accepted_19 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_19}  AuxVars[]  AssignedVars[protect_c_accepted] 19394#L293_accept_S2 [1347] L293_accept_S2-->L294_accept_S2: Formula: (= v_protect_c_time_14 v_standard_metadata.ingress_global_timestamp_11)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{protect_c_time=v_protect_c_time_14, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[protect_c_time] 19577#L294_accept_S2 [1582] L294_accept_S2-->L300_accept_S2: Formula: (not (= v_meta.primary_19 v_standard_metadata.ingress_port_30))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_30, meta.primary=v_meta.primary_19}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_30, meta.primary=v_meta.primary_19}  AuxVars[]  AssignedVars[] 19406#L300_accept_S2 [1210] L300_accept_S2-->L302_accept_S2: Formula: (= v_standard_metadata.ingress_port_35 v_meta.secondary_18)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_35, meta.secondary=v_meta.secondary_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_35, meta.secondary=v_meta.secondary_18}  AuxVars[]  AssignedVars[] 19244#L302_accept_S2 [1118] L302_accept_S2-->L303_accept_S2: Formula: (= (select v_protect_c_last_primary_15 0) v_protect_c_last_12)  InVars {protect_c_last_primary=v_protect_c_last_primary_15}  OutVars{protect_c_last_primary=v_protect_c_last_primary_15, protect_c_last=v_protect_c_last_12}  AuxVars[]  AssignedVars[protect_c_last] 19245#L303_accept_S2 [1357] L303_accept_S2-->L304_accept_S2: Formula: (< v_meta.period_20 (mod (+ (mod v_protect_c_time_17 281474976710656) (* 281474976710655 (mod v_protect_c_last_15 281474976710656))) 281474976710656))  InVars {meta.period=v_meta.period_20, protect_c_time=v_protect_c_time_17, protect_c_last=v_protect_c_last_15}  OutVars{meta.period=v_meta.period_20, protect_c_time=v_protect_c_time_17, protect_c_last=v_protect_c_last_15}  AuxVars[]  AssignedVars[] 19252#L304_accept_S2 [1122] L304_accept_S2-->L300-1_accept_S2: Formula: (= v_protect_c_accepted_17 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_17}  AuxVars[]  AssignedVars[protect_c_accepted] 19253#L300-1_accept_S2 [1147] L300-1_accept_S2-->L289-2_accept_S2: Formula: (= v_protect_c_accepted_16 v_meta.accepted_20)  InVars {protect_c_accepted=v_protect_c_accepted_16}  OutVars{protect_c_accepted=v_protect_c_accepted_16, meta.accepted=v_meta.accepted_20}  AuxVars[]  AssignedVars[meta.accepted] 19299#L289-2_accept_S2 [1308] L289-2_accept_S2-->L310_accept_S2: Formula: (not (= v_meta.accepted_26 1))  InVars {meta.accepted=v_meta.accepted_26}  OutVars{meta.accepted=v_meta.accepted_26}  AuxVars[]  AssignedVars[] 19531#L310_accept_S2 [1533] L310_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19678#ingressEXIT_accept_S2 >[1744] ingressEXIT_accept_S2-->L349-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19679#L349-D123 [1682] L349-D123-->L349_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19189#L349_accept_S2 [1547] L349_accept_S2-->L349_accept_S2-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19719#L349_accept_S2-D42 [1588] L349_accept_S2-D42-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19737#egressFINAL_accept_S2 [1253] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19188#egressEXIT_accept_S2 >[1832] egressEXIT_accept_S2-->L350-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19190#L350-D102 [1423] L350-D102-->L350_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19647#L350_accept_S2 [1631] L350_accept_S2-->L350_accept_S2-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19749#L350_accept_S2-D12 [1618] L350_accept_S2-D12-->createChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19750#createChecksumFINAL_accept_S2 [1322] createChecksumFINAL_accept_S2-->createChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19746#createChecksumEXIT_accept_S2 >[1766] createChecksumEXIT_accept_S2-->L351-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19689#L351-D87 [1476] L351-D87-->L351_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19690#L351_accept_S2 [1685] L351_accept_S2-->L353_accept_S2: Formula: (not v_forward_31)  InVars {forward=v_forward_31}  OutVars{forward=v_forward_31}  AuxVars[]  AssignedVars[] 19699#L353_accept_S2 [1494] L353_accept_S2-->L352-1_accept_S2: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 19693#L352-1_accept_S2 [1483] L352-1_accept_S2-->L356_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_32 0))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_32}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.accepted=v_meta.accepted_32}  AuxVars[]  AssignedVars[_p4ltl_0] 19694#L356_accept_S2 [1669] L356_accept_S2-->L357_accept_S2: Formula: (= v__p4ltl_2_11 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_21 281474976710656) (* (mod (select v_protect_c_last_primary_17 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_21}  OutVars{_p4ltl_2=v__p4ltl_2_11, protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_21}  AuxVars[]  AssignedVars[_p4ltl_2] 19714#L357_accept_S2 [1538] L357_accept_S2-->L358_accept_S2: Formula: (let ((.cse0 (<= v__p4ltl_2_8 v_meta.period_30))) (or (and v__p4ltl_1_6 .cse0) (and (not .cse0) (not v__p4ltl_1_6))))  InVars {_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_30}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_1=v__p4ltl_1_6, meta.period=v_meta.period_30}  AuxVars[]  AssignedVars[_p4ltl_1] 19158#L358_accept_S2 [1080] L358_accept_S2-->L359_accept_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_49 v_meta.secondary_27))) (or (and (not v__p4ltl_3_7) (not .cse0)) (and v__p4ltl_3_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_49, meta.secondary=v_meta.secondary_27}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.secondary=v_meta.secondary_27, standard_metadata.ingress_port=v_standard_metadata.ingress_port_49}  AuxVars[]  AssignedVars[_p4ltl_3] 19160#L359_accept_S2 [1156] L359_accept_S2-->L360_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_25 v_standard_metadata.ingress_port_45))) (or (and (not v__p4ltl_4_6) (not .cse0)) (and v__p4ltl_4_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 19316#L360_accept_S2 [1296] L360_accept_S2-->L361_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_35 1))) (or (and (not .cse0) (not v__p4ltl_5_8)) (and v__p4ltl_5_8 .cse0)))  InVars {meta.accepted=v_meta.accepted_35}  OutVars{_p4ltl_5=v__p4ltl_5_8, meta.accepted=v_meta.accepted_35}  AuxVars[]  AssignedVars[_p4ltl_5] 19506#L361_accept_S2 [1290] L361_accept_S2-->L362_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_30 v_meta.secondary_30))) (or (and v__p4ltl_6_8 (not .cse0)) (and (not v__p4ltl_6_8) .cse0)))  InVars {meta.primary=v_meta.primary_30, meta.secondary=v_meta.secondary_30}  OutVars{meta.secondary=v_meta.secondary_30, _p4ltl_6=v__p4ltl_6_8, meta.primary=v_meta.primary_30}  AuxVars[]  AssignedVars[_p4ltl_6] 19507#L362_accept_S2 [1336] L362_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_36))) (or (and .cse0 v__p4ltl_7_8) (and (not v__p4ltl_7_8) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  OutVars{_p4ltl_7=v__p4ltl_7_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  AuxVars[]  AssignedVars[_p4ltl_7] 19482#mainFINAL_accept_S2 [1270] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19483#mainEXIT_accept_S2 >[1749] mainEXIT_accept_S2-->L368-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19637#L368-1-D105 [1414] L368-1-D105-->L368-1_accept_S3: Formula: (and v__p4ltl_1_9 v__p4ltl_3_9 v__p4ltl_7_12 v__p4ltl_6_12 (not v__p4ltl_0_9))  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  AuxVars[]  AssignedVars[] 19638#L368-1_accept_S3 
[2023-02-06 19:09:53,047 INFO  L754   eck$LassoCheckResult]: Loop: 19638#L368-1_accept_S3 [1431] L368-1_accept_S3-->L368_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19211#L368_accept_S3 [1277] L368_accept_S3-->L368_accept_S3-D7: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19210#L368_accept_S3-D7 [1101] L368_accept_S3-D7-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19172#mainENTRY_accept_S3 [1518] mainENTRY_accept_S3-->mainENTRY_accept_S3-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19706#mainENTRY_accept_S3-D13 [1667] mainENTRY_accept_S3-D13-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19751#havocProcedureENTRY_accept_S3 [1638] havocProcedureENTRY_accept_S3-->L211_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 19752#L211_accept_S3 [1696] L211_accept_S3-->L212_accept_S3: Formula: (not v_forward_24)  InVars {}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[forward] 19523#L212_accept_S3 [1298] L212_accept_S3-->L213_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_44}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 19524#L213_accept_S3 [1488] L213_accept_S3-->L214_accept_S3: Formula: (and (<= 0 v_standard_metadata.ingress_port_41) (< v_standard_metadata.ingress_port_41 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_41}  AuxVars[]  AssignedVars[] 19698#L214_accept_S3 [1510] L214_accept_S3-->L215_accept_S3: Formula: (= v_standard_metadata.egress_spec_23 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_23}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 19409#L215_accept_S3 [1217] L215_accept_S3-->L216_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_23)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_23}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 19410#L216_accept_S3 [1499] L216_accept_S3-->L217_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 19656#L217_accept_S3 [1434] L217_accept_S3-->L218_accept_S3: Formula: (and (<= 0 v_standard_metadata.instance_type_14) (< v_standard_metadata.instance_type_14 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_14}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[] 19657#L218_accept_S3 [1664] L218_accept_S3-->L219_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 19350#L219_accept_S3 [1170] L219_accept_S3-->L220_accept_S3: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 19351#L220_accept_S3 [1574] L220_accept_S3-->L221_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 19653#L221_accept_S3 [1430] L221_accept_S3-->L222_accept_S3: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_12) (< v_standard_metadata.enq_timestamp_12 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[] 19560#L222_accept_S3 [1334] L222_accept_S3-->L223_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 19561#L223_accept_S3 [1360] L223_accept_S3-->L224_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 19590#L224_accept_S3 [1440] L224_accept_S3-->L225_accept_S3: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 19661#L225_accept_S3 [1657] L225_accept_S3-->L226_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 19171#L226_accept_S3 [1085] L226_accept_S3-->L227_accept_S3: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 19173#L227_accept_S3 [1513] L227_accept_S3-->L228_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 19601#L228_accept_S3 [1374] L228_accept_S3-->L229_accept_S3: Formula: (and (< v_standard_metadata.ingress_global_timestamp_17 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_17))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[] 19602#L229_accept_S3 [1405] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 19632#L230_accept_S3 [1508] L230_accept_S3-->L231_accept_S3: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_13) (< v_standard_metadata.egress_global_timestamp_13 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[] 19526#L231_accept_S3 [1302] L231_accept_S3-->L232_accept_S3: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 19527#L232_accept_S3 [1539] L232_accept_S3-->L233_accept_S3: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 19317#L233_accept_S3 [1155] L233_accept_S3-->L234_accept_S3: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 19318#L234_accept_S3 [1420] L234_accept_S3-->L235_accept_S3: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 19645#L235_accept_S3 [1444] L235_accept_S3-->L236_accept_S3: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 19666#L236_accept_S3 [1626] L236_accept_S3-->L237_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 19490#L237_accept_S3 [1275] L237_accept_S3-->L238_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_4 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 19193#L238_accept_S3 [1092] L238_accept_S3-->L239_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 19194#L239_accept_S3 [1542] L239_accept_S3-->L240_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 19294#L240_accept_S3 [1145] L240_accept_S3-->L241_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 19295#L241_accept_S3 [1620] L241_accept_S3-->L242_accept_S3: Formula: (and (< v_hdr.ethernet.etherType_29 65536) (<= 0 v_hdr.ethernet.etherType_29))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 19713#L242_accept_S3 [1532] L242_accept_S3-->L243_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 19617#L243_accept_S3 [1389] L243_accept_S3-->L244_accept_S3: Formula: (= v_emit_19 (store v_emit_20 v_hdr.topology_3 false))  InVars {emit=v_emit_20, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_19, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 19618#L244_accept_S3 [1403] L244_accept_S3-->L245_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[hdr.topology.identifier] 19628#L245_accept_S3 [1665] L245_accept_S3-->L246_accept_S3: Formula: (and (< v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 19515#L246_accept_S3 [1295] L246_accept_S3-->L247_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[hdr.topology.port] 19516#L247_accept_S3 [1641] L247_accept_S3-->L248_accept_S3: Formula: (and (< v_hdr.topology.port_19 65536) (<= 0 v_hdr.topology.port_19))  InVars {hdr.topology.port=v_hdr.topology.port_19}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[] 19444#L248_accept_S3 [1239] L248_accept_S3-->L249_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 19395#L249_accept_S3 [1201] L249_accept_S3-->L250_accept_S3: Formula: (and (< v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 19396#L250_accept_S3 [1451] L250_accept_S3-->L251_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[hdr.topology.mac] 19513#L251_accept_S3 [1293] L251_accept_S3-->L252_accept_S3: Formula: (and (< v_hdr.topology.mac_13 281474976710656) (<= 0 v_hdr.topology.mac_13))  InVars {hdr.topology.mac=v_hdr.topology.mac_13}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[] 19514#L252_accept_S3 [1471] L252_accept_S3-->L253_accept_S3: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 19400#L253_accept_S3 [1207] L253_accept_S3-->L254_accept_S3: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_10) (< v_meta.intrinsic_metadata.ingress_global_timestamp_10 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[] 19401#L254_accept_S3 [1394] L254_accept_S3-->L255_accept_S3: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 19622#L255_accept_S3 [1477] L255_accept_S3-->L256_accept_S3: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_9))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 19691#L256_accept_S3 [1479] L256_accept_S3-->L257_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 19262#L257_accept_S3 [1126] L257_accept_S3-->L258_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 19263#L258_accept_S3 [1178] L258_accept_S3-->L259_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 19363#L259_accept_S3 [1183] L259_accept_S3-->L260_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 19369#L260_accept_S3 [1186] L260_accept_S3-->L261_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 19373#L261_accept_S3 [1192] L261_accept_S3-->L262_accept_S3: Formula: (= v_meta.accepted_29 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_29}  AuxVars[]  AssignedVars[meta.accepted] 19383#L262_accept_S3 [1435] L262_accept_S3-->L263_accept_S3: Formula: (= v_meta.period_26 0)  InVars {}  OutVars{meta.period=v_meta.period_26}  AuxVars[]  AssignedVars[meta.period] 19487#L263_accept_S3 [1272] L263_accept_S3-->L264_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 19488#L264_accept_S3 [1350] L264_accept_S3-->L265_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 19580#L265_accept_S3 [1589] L265_accept_S3-->L266_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 19608#L266_accept_S3 [1384] L266_accept_S3-->L267_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 19609#L267_accept_S3 [1666] L267_accept_S3-->L268_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 19711#L268_accept_S3 [1529] L268_accept_S3-->L269_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 19712#L269_accept_S3 [1672] L269_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 19419#havocProcedureFINAL_accept_S3 [1221] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19264#havocProcedureEXIT_accept_S3 >[1823] havocProcedureEXIT_accept_S3-->L346-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19265#L346-D64 [1454] L346-D64-->L346_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19403#L346_accept_S3 [1289] L346_accept_S3-->L346_accept_S3-D31: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19505#L346_accept_S3-D31 [1514] L346_accept_S3-D31-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19165#_parser_packetParserENTRY_accept_S3 [1323] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19250#_parser_packetParserENTRY_accept_S3-D58 [1121] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19251#startENTRY_accept_S3 [1570] startENTRY_accept_S3-->L440_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 19730#L440_accept_S3 [1616] L440_accept_S3-->L440-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_40 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[] 19164#L440-1_accept_S3 [1081] L440-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19166#startEXIT_accept_S3 >[1797] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19402#_parser_packetParserFINAL-D82 [1206] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19404#_parser_packetParserFINAL_accept_S3 [1595] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19639#_parser_packetParserEXIT_accept_S3 >[1756] _parser_packetParserEXIT_accept_S3-->L347-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19220#L347-D70 [1107] L347-D70-->L347_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19221#L347_accept_S3 [1393] L347_accept_S3-->L347_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19623#L347_accept_S3-D4 [1415] L347_accept_S3-D4-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19640#verifyChecksumFINAL_accept_S3 [1583] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19735#verifyChecksumEXIT_accept_S3 >[1724] verifyChecksumEXIT_accept_S3-->L348-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19333#L348-D73 [1160] L348-D73-->L348_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19216#L348_accept_S3 [1219] L348_accept_S3-->L348_accept_S3-D28: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19225#L348_accept_S3-D28 [1108] L348_accept_S3-D28-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19226#ingressENTRY_accept_S3 [1442] ingressENTRY_accept_S3-->L288_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 19662#L288_accept_S3 [1496] L288_accept_S3-->L289_accept_S3: Formula: (= v_meta.accepted_21 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_21}  AuxVars[]  AssignedVars[meta.accepted] 19700#L289_accept_S3 [1497] L289_accept_S3-->L290_accept_S3: Formula: (= 56577 v_hdr.ethernet.etherType_26)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 19320#L290_accept_S3 [1567] L290_accept_S3-->L290_accept_S3-D19: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19728#L290_accept_S3-D19 [1629] L290_accept_S3-D19-->protect_c_period.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19738#protect_c_period.applyENTRY_accept_S3 [1591] protect_c_period.applyENTRY_accept_S3-->L396_accept_S3: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_16))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_16}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_16}  AuxVars[]  AssignedVars[] 19591#L396_accept_S3 [1362] L396_accept_S3-->L396-1_accept_S3: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_22))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_22}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_22}  AuxVars[]  AssignedVars[] 19420#L396-1_accept_S3 [1224] L396-1_accept_S3-->protect_c_period.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19319#protect_c_period.applyEXIT_accept_S3 >[1725] protect_c_period.applyEXIT_accept_S3-->L290-1-D115: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19321#L290-1-D115 [1229] L290-1-D115-->L290-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19427#L290-1_accept_S3 [1236] L290-1_accept_S3-->L290-1_accept_S3-D46: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19438#L290-1_accept_S3-D46 [1566] L290-1_accept_S3-D46-->protect_c_port_config.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19727#protect_c_port_config.applyENTRY_accept_S3 [1654] protect_c_port_config.applyENTRY_accept_S3-->L408_accept_S3: Formula: (not (= v_protect_c_port_config.action_run_26 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  AuxVars[]  AssignedVars[] 19755#L408_accept_S3 [1689] L408_accept_S3-->L408-1_accept_S3: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_22))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  AuxVars[]  AssignedVars[] 19671#L408-1_accept_S3 [1568] L408-1_accept_S3-->protect_c_port_config.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19729#protect_c_port_config.applyEXIT_accept_S3 >[1750] protect_c_port_config.applyEXIT_accept_S3-->L291-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19430#L291-D67 [1231] L291-D67-->L291_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19431#L291_accept_S3 [1274] L291_accept_S3-->L293_accept_S3: Formula: (= v_protect_c_accepted_20 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_20}  AuxVars[]  AssignedVars[protect_c_accepted] 19491#L293_accept_S3 [1489] L293_accept_S3-->L294_accept_S3: Formula: (= v_protect_c_time_15 v_standard_metadata.ingress_global_timestamp_12)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{protect_c_time=v_protect_c_time_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[protect_c_time] 19399#L294_accept_S3 [1204] L294_accept_S3-->L300_accept_S3: Formula: (not (= v_meta.primary_21 v_standard_metadata.ingress_port_32))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.primary=v_meta.primary_21}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.primary=v_meta.primary_21}  AuxVars[]  AssignedVars[] 19286#L300_accept_S3 [1141] L300_accept_S3-->L300-1_accept_S3: Formula: (not (= v_standard_metadata.ingress_port_38 v_meta.secondary_21))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_38, meta.secondary=v_meta.secondary_21}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38, meta.secondary=v_meta.secondary_21}  AuxVars[]  AssignedVars[] 19288#L300-1_accept_S3 [1245] L300-1_accept_S3-->L289-2_accept_S3: Formula: (= v_protect_c_accepted_15 v_meta.accepted_19)  InVars {protect_c_accepted=v_protect_c_accepted_15}  OutVars{protect_c_accepted=v_protect_c_accepted_15, meta.accepted=v_meta.accepted_19}  AuxVars[]  AssignedVars[meta.accepted] 19470#L289-2_accept_S3 [1261] L289-2_accept_S3-->L310_accept_S3: Formula: (not (= v_meta.accepted_24 1))  InVars {meta.accepted=v_meta.accepted_24}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[] 19215#L310_accept_S3 [1103] L310_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19217#ingressEXIT_accept_S3 >[1872] ingressEXIT_accept_S3-->L349-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19600#L349-D121 [1372] L349-D121-->L349_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19467#L349_accept_S3 [1560] L349_accept_S3-->L349_accept_S3-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19466#L349_accept_S3-D40 [1259] L349_accept_S3-D40-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19468#egressFINAL_accept_S3 [1545] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19718#egressEXIT_accept_S3 >[1880] egressEXIT_accept_S3-->L350-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19739#L350-D100 [1694] L350-D100-->L350_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19242#L350_accept_S3 [1366] L350_accept_S3-->L350_accept_S3-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 19596#L350_accept_S3-D10 [1541] L350_accept_S3-D10-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19241#createChecksumFINAL_accept_S3 [1117] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19243#createChecksumEXIT_accept_S3 >[1785] createChecksumEXIT_accept_S3-->L351-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19218#L351-D85 [1106] L351-D85-->L351_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19219#L351_accept_S3 [1330] L351_accept_S3-->L353_accept_S3: Formula: (not v_forward_29)  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 19557#L353_accept_S3 [1503] L353_accept_S3-->L352-1_accept_S3: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 19670#L352-1_accept_S3 [1449] L352-1_accept_S3-->L356_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_31 0))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_31}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.accepted=v_meta.accepted_31}  AuxVars[]  AssignedVars[_p4ltl_0] 19234#L356_accept_S3 [1114] L356_accept_S3-->L357_accept_S3: Formula: (= v__p4ltl_2_12 (mod (+ (* (mod (select v_protect_c_last_primary_18 0) 281474976710656) 281474976710655) (mod v_standard_metadata.ingress_global_timestamp_22 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_22}  OutVars{_p4ltl_2=v__p4ltl_2_12, protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_22}  AuxVars[]  AssignedVars[_p4ltl_2] 19235#L357_accept_S3 [1120] L357_accept_S3-->L358_accept_S3: Formula: (let ((.cse0 (<= v__p4ltl_2_9 v_meta.period_31))) (or (and v__p4ltl_1_7 .cse0) (and (not v__p4ltl_1_7) (not .cse0))))  InVars {_p4ltl_2=v__p4ltl_2_9, meta.period=v_meta.period_31}  OutVars{_p4ltl_2=v__p4ltl_2_9, _p4ltl_1=v__p4ltl_1_7, meta.period=v_meta.period_31}  AuxVars[]  AssignedVars[_p4ltl_1] 19249#L358_accept_S3 [1460] L358_accept_S3-->L359_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_48 v_meta.secondary_26))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_48, meta.secondary=v_meta.secondary_26}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.secondary=v_meta.secondary_26, standard_metadata.ingress_port=v_standard_metadata.ingress_port_48}  AuxVars[]  AssignedVars[_p4ltl_3] 19239#L359_accept_S3 [1116] L359_accept_S3-->L360_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_26 v_standard_metadata.ingress_port_46))) (or (and v__p4ltl_4_7 .cse0) (and (not v__p4ltl_4_7) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 19240#L360_accept_S3 [1310] L360_accept_S3-->L361_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_34 1))) (or (and (not .cse0) (not v__p4ltl_5_7)) (and v__p4ltl_5_7 .cse0)))  InVars {meta.accepted=v_meta.accepted_34}  OutVars{_p4ltl_5=v__p4ltl_5_7, meta.accepted=v_meta.accepted_34}  AuxVars[]  AssignedVars[_p4ltl_5] 19534#L361_accept_S3 [1603] L361_accept_S3-->L362_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_29 v_meta.secondary_29))) (or (and v__p4ltl_6_7 (not .cse0)) (and .cse0 (not v__p4ltl_6_7))))  InVars {meta.primary=v_meta.primary_29, meta.secondary=v_meta.secondary_29}  OutVars{meta.secondary=v_meta.secondary_29, _p4ltl_6=v__p4ltl_6_7, meta.primary=v_meta.primary_29}  AuxVars[]  AssignedVars[_p4ltl_6] 19328#L362_accept_S3 [1159] L362_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_35))) (or (and (not .cse0) (not v__p4ltl_7_7)) (and v__p4ltl_7_7 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{_p4ltl_7=v__p4ltl_7_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[_p4ltl_7] 19329#mainFINAL_accept_S3 [1214] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19408#mainEXIT_accept_S3 >[1807] mainEXIT_accept_S3-->L368-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 19652#L368-1-D103 [1427] L368-1-D103-->L368-1_accept_S3: Formula: (and v__p4ltl_7_11 v__p4ltl_6_11)  InVars {_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11}  OutVars{_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11}  AuxVars[]  AssignedVars[] 19638#L368-1_accept_S3 
[2023-02-06 19:09:53,047 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:09:53,047 INFO  L85        PathProgramCache]: Analyzing trace with hash -230666833, now seen corresponding path program 1 times
[2023-02-06 19:09:53,048 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:09:53,048 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [115110751]
[2023-02-06 19:09:53,048 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:09:53,048 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:09:53,061 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:53,100 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:09:53,104 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:53,119 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:53,121 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:53,124 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:09:53,125 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:53,127 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:53,128 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:53,128 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:09:53,129 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:53,132 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:09:53,133 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:53,135 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:09:53,136 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:53,138 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-02-06 19:09:53,138 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:53,141 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 21
[2023-02-06 19:09:53,141 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:53,144 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 30
[2023-02-06 19:09:53,144 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:53,144 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 124
[2023-02-06 19:09:53,145 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:53,145 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 129
[2023-02-06 19:09:53,146 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:53,146 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 151
[2023-02-06 19:09:53,151 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:53,159 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:53,161 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:53,163 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:09:53,164 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:53,165 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:53,165 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:53,165 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:09:53,166 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:53,166 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:09:53,168 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:53,175 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:09:53,175 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:53,176 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-02-06 19:09:53,176 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:53,177 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 114
[2023-02-06 19:09:53,177 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:53,178 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 119
[2023-02-06 19:09:53,178 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:53,179 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:09:53,179 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:09:53,179 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [115110751]
[2023-02-06 19:09:53,179 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [115110751] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:09:53,179 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:09:53,180 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [13] imperfect sequences [] total 13
[2023-02-06 19:09:53,180 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [941844484]
[2023-02-06 19:09:53,180 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:09:53,180 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:09:53,180 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:09:53,180 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 13 interpolants.
[2023-02-06 19:09:53,180 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=40, Invalid=116, Unknown=0, NotChecked=0, Total=156
[2023-02-06 19:09:53,181 INFO  L87              Difference]: Start difference. First operand 692 states and 728 transitions. cyclomatic complexity: 38 Second operand  has 13 states, 13 states have (on average 18.76923076923077) internal successors, (244), 4 states have internal predecessors, (244), 2 states have call successors, (23), 10 states have call predecessors, (23), 2 states have return successors, (22), 2 states have call predecessors, (22), 2 states have call successors, (22)
[2023-02-06 19:09:54,717 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:09:54,717 INFO  L93              Difference]: Finished difference Result 1673 states and 1984 transitions.
[2023-02-06 19:09:54,718 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 54 states. 
[2023-02-06 19:09:54,718 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 1673 states and 1984 transitions.
[2023-02-06 19:09:54,723 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 12
[2023-02-06 19:09:54,729 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 1673 states to 1673 states and 1984 transitions.
[2023-02-06 19:09:54,729 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 1014
[2023-02-06 19:09:54,730 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 1014
[2023-02-06 19:09:54,730 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 1673 states and 1984 transitions.
[2023-02-06 19:09:54,733 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:09:54,733 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 1673 states and 1984 transitions.
[2023-02-06 19:09:54,733 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 1673 states and 1984 transitions.
[2023-02-06 19:09:54,743 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 1673 to 692.
[2023-02-06 19:09:54,744 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 692 states, 547 states have (on average 1.0585009140767825) internal successors, (579), 547 states have internal predecessors, (579), 68 states have call successors, (68), 68 states have call predecessors, (68), 77 states have return successors, (77), 77 states have call predecessors, (77), 67 states have call successors, (77)
[2023-02-06 19:09:54,745 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 692 states to 692 states and 724 transitions.
[2023-02-06 19:09:54,745 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 692 states and 724 transitions.
[2023-02-06 19:09:54,745 INFO  L399   stractBuchiCegarLoop]: Abstraction has 692 states and 724 transitions.
[2023-02-06 19:09:54,745 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 9 ============
[2023-02-06 19:09:54,746 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 692 states and 724 transitions.
[2023-02-06 19:09:54,747 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:09:54,747 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:09:54,747 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:09:54,748 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:54,748 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:09:54,750 INFO  L752   eck$LassoCheckResult]: Stem: 22414#ULTIMATE.startENTRY_NONWA [1182] ULTIMATE.startENTRY_NONWA-->L368-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22445#L368-1_T0_init [1492] L368-1_T0_init-->L368_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22232#L368_T0_init [1379] L368_T0_init-->L368_T0_init-D8: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22679#L368_T0_init-D8 [1486] L368_T0_init-D8-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22254#mainENTRY_T0_init [1671] mainENTRY_T0_init-->mainENTRY_T0_init-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22657#mainENTRY_T0_init-D14 [1354] mainENTRY_T0_init-D14-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22658#havocProcedureENTRY_T0_init [1376] havocProcedureENTRY_T0_init-->L211_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 22540#L211_T0_init [1258] L211_T0_init-->L212_T0_init: Formula: (not v_forward_26)  InVars {}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[forward] 22541#L212_T0_init [1335] L212_T0_init-->L213_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 22636#L213_T0_init [1536] L213_T0_init-->L214_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_42) (< v_standard_metadata.ingress_port_42 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[] 22617#L214_T0_init [1319] L214_T0_init-->L215_T0_init: Formula: (= v_standard_metadata.egress_spec_22 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_22}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 22618#L215_T0_init [1601] L215_T0_init-->L216_T0_init: Formula: (= 0 v_standard_metadata.egress_port_22)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_22}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 22490#L216_T0_init [1218] L216_T0_init-->L217_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 22491#L217_T0_init [1537] L217_T0_init-->L218_T0_init: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 22637#L218_T0_init [1337] L218_T0_init-->L219_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 22638#L219_T0_init [1348] L219_T0_init-->L220_T0_init: Formula: (and (< v_standard_metadata.packet_length_9 4294967296) (<= 0 v_standard_metadata.packet_length_9))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_9}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[] 22652#L220_T0_init [1693] L220_T0_init-->L221_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 22661#L221_T0_init [1356] L221_T0_init-->L222_T0_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_13) (< v_standard_metadata.enq_timestamp_13 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[] 22324#L222_T0_init [1119] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 22289#L223_T0_init [1104] L223_T0_init-->L224_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 22290#L224_T0_init [1548] L224_T0_init-->L225_T0_init: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 22386#L225_T0_init [1150] L225_T0_init-->L226_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 22284#L226_T0_init [1102] L226_T0_init-->L227_T0_init: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_14) (< v_standard_metadata.deq_qdepth_14 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[] 22285#L227_T0_init [1419] L227_T0_init-->L228_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 22512#L228_T0_init [1235] L228_T0_init-->L229_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_19) (< v_standard_metadata.ingress_global_timestamp_19 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_19}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_19}  AuxVars[]  AssignedVars[] 22513#L229_T0_init [1491] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 22271#L230_T0_init [1093] L230_T0_init-->L231_T0_init: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 22272#L231_T0_init [1129] L231_T0_init-->L232_T0_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 22345#L232_T0_init [1184] L232_T0_init-->L233_T0_init: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 22446#L233_T0_init [1639] L233_T0_init-->L234_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 22387#L234_T0_init [1151] L234_T0_init-->L235_T0_init: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 22368#L235_T0_init [1142] L235_T0_init-->L236_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 22369#L236_T0_init [1617] L236_T0_init-->L237_T0_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 22626#L237_T0_init [1324] L237_T0_init-->L238_T0_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ethernet_2 false))  InVars {emit=v_emit_12, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_11, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 22527#L238_T0_init [1246] L238_T0_init-->L239_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 22528#L239_T0_init [1506] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 22600#L240_T0_init [1300] L240_T0_init-->L241_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 22330#L241_T0_init [1123] L241_T0_init-->L242_T0_init: Formula: (and (< v_hdr.ethernet.etherType_33 65536) (<= 0 v_hdr.ethernet.etherType_33))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[] 22331#L242_T0_init [1604] L242_T0_init-->L243_T0_init: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 22823#L243_T0_init [1642] L243_T0_init-->L244_T0_init: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_2 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 22694#L244_T0_init [1392] L244_T0_init-->L245_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 22695#L245_T0_init [1613] L245_T0_init-->L246_T0_init: Formula: (and (<= 0 v_hdr.topology.identifier_11) (< v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 22693#L246_T0_init [1391] L246_T0_init-->L247_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[hdr.topology.port] 22500#L247_T0_init [1226] L247_T0_init-->L248_T0_init: Formula: (and (<= 0 v_hdr.topology.port_15) (< v_hdr.topology.port_15 65536))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 22501#L248_T0_init [1563] L248_T0_init-->L249_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[hdr.topology.prefix] 22800#L249_T0_init [1680] L249_T0_init-->L250_T0_init: Formula: (and (<= 0 v_hdr.topology.prefix_14) (< v_hdr.topology.prefix_14 4294967296))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_14}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[] 22577#L250_T0_init [1287] L250_T0_init-->L251_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 22578#L251_T0_init [1401] L251_T0_init-->L252_T0_init: Formula: (and (<= 0 v_hdr.topology.mac_11) (< v_hdr.topology.mac_11 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 22659#L252_T0_init [1355] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 22660#L253_T0_init [1382] L253_T0_init-->L254_T0_init: Formula: (and (< v_meta.intrinsic_metadata.ingress_global_timestamp_11 281474976710656) (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_11))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[] 22627#L254_T0_init [1326] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 22253#L255_T0_init [1088] L255_T0_init-->L256_T0_init: Formula: (and (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_14) (< v_meta.intrinsic_metadata.egress_global_timestamp_14 281474976710656))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_14}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[] 22255#L256_T0_init [1333] L256_T0_init-->L257_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 22450#L257_T0_init [1187] L257_T0_init-->L258_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 22451#L258_T0_init [1656] L258_T0_init-->L259_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 22766#L259_T0_init [1478] L259_T0_init-->L260_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 22442#L260_T0_init [1181] L260_T0_init-->L261_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 22443#L261_T0_init [1633] L261_T0_init-->L262_T0_init: Formula: (= v_meta.accepted_30 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_30}  AuxVars[]  AssignedVars[meta.accepted] 22612#L262_T0_init [1314] L262_T0_init-->L263_T0_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 22613#L263_T0_init [1370] L263_T0_init-->L264_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 22671#L264_T0_init [1647] L264_T0_init-->L265_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 22785#L265_T0_init [1530] L265_T0_init-->L266_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 22567#L266_T0_init [1278] L266_T0_init-->L267_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 22568#L267_T0_init [1439] L267_T0_init-->L268_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 22643#L268_T0_init [1342] L268_T0_init-->L269_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 22644#L269_T0_init [1596] L269_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 22817#havocProcedureFINAL_T0_init [1605] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22545#havocProcedureEXIT_T0_init >[1800] havocProcedureEXIT_T0_init-->L346-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22398#L346-D65 [1157] L346-D65-->L346_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22373#L346_T0_init [1193] L346_T0_init-->L346_T0_init-D32: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22456#L346_T0_init-D32 [1208] L346_T0_init-D32-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22440#_parser_packetParserENTRY_T0_init [1180] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22441#_parser_packetParserENTRY_T0_init-D59 [1587] _parser_packetParserENTRY_T0_init-D59-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22585#startENTRY_T0_init [1292] startENTRY_T0_init-->L440_T0_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 22586#L440_T0_init [1644] L440_T0_init-->L440-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_38 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  AuxVars[]  AssignedVars[] 22734#L440-1_T0_init [1438] L440-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22594#startEXIT_T0_init >[1821] startEXIT_T0_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22595#_parser_packetParserFINAL-D83 [1301] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22372#_parser_packetParserFINAL_T0_init [1146] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22374#_parser_packetParserEXIT_T0_init >[1718] _parser_packetParserEXIT_T0_init-->L347-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22576#L347-D71 [1285] L347-D71-->L347_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22411#L347_T0_init [1452] L347_T0_init-->L347_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22653#L347_T0_init-D5 [1349] L347_T0_init-D5-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22410#verifyChecksumFINAL_T0_init [1161] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22412#verifyChecksumEXIT_T0_init >[1711] verifyChecksumEXIT_T0_init-->L348-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22416#L348-D74 [1400] L348-D74-->L348_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22347#L348_T0_init [1614] L348_T0_init-->L348_T0_init-D29: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22346#L348_T0_init-D29 [1132] L348_T0_init-D29-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22348#ingressENTRY_T0_init [1144] ingressENTRY_T0_init-->L288_T0_init: Formula: (not (= v_hdr.ethernet.etherType_23 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  AuxVars[]  AssignedVars[] 22367#L288_T0_init [1490] L288_T0_init-->L289_T0_init: Formula: (= v_meta.accepted_27 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 22483#L289_T0_init [1212] L289_T0_init-->L290_T0_init: Formula: (= 56577 v_hdr.ethernet.etherType_20)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 22422#L290_T0_init [1594] L290_T0_init-->L290_T0_init-D20: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22816#L290_T0_init-D20 [1607] L290_T0_init-D20-->protect_c_period.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22708#protect_c_period.applyENTRY_T0_init [1409] protect_c_period.applyENTRY_T0_init-->L396_T0_init: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_24))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_24}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_24}  AuxVars[]  AssignedVars[] 22680#L396_T0_init [1381] L396_T0_init-->L396-1_T0_init: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_20))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_20}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_20}  AuxVars[]  AssignedVars[] 22677#L396-1_T0_init [1472] L396-1_T0_init-->protect_c_period.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22421#protect_c_period.applyEXIT_T0_init >[1801] protect_c_period.applyEXIT_T0_init-->L290-1-D116: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22423#L290-1-D116 [1658] L290-1-D116-->L290-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22343#L290-1_T0_init [1257] L290-1_T0_init-->L290-1_T0_init-D47: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22510#L290-1_T0_init-D47 [1234] L290-1_T0_init-D47-->protect_c_port_config.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22511#protect_c_port_config.applyENTRY_T0_init [1646] protect_c_port_config.applyENTRY_T0_init-->L408_T0_init: Formula: (not (= v_protect_c_port_config.action_run_20 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  AuxVars[]  AssignedVars[] 22360#L408_T0_init [1139] L408_T0_init-->L408-1_T0_init: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_18))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  AuxVars[]  AssignedVars[] 22342#L408-1_T0_init [1130] L408-1_T0_init-->protect_c_port_config.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22344#protect_c_port_config.applyEXIT_T0_init >[1733] protect_c_port_config.applyEXIT_T0_init-->L291-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22359#L291-D68 [1250] L291-D68-->L291_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22530#L291_T0_init [1630] L291_T0_init-->L293_T0_init: Formula: (= v_protect_c_accepted_12 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_12}  AuxVars[]  AssignedVars[protect_c_accepted] 22424#L293_T0_init [1171] L293_T0_init-->L294_T0_init: Formula: (= v_protect_c_time_16 v_standard_metadata.ingress_global_timestamp_13)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  OutVars{protect_c_time=v_protect_c_time_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[protect_c_time] 22425#L294_T0_init [1315] L294_T0_init-->L296_T0_init: Formula: (= v_meta.primary_16 v_standard_metadata.ingress_port_18)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_18, meta.primary=v_meta.primary_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_18, meta.primary=v_meta.primary_16}  AuxVars[]  AssignedVars[] 22417#L296_T0_init [1167] L296_T0_init-->L296_T0_init-D2: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index]< 22418#L296_T0_init-D2 [1459] L296_T0_init-D2-->protect_c_last_primary.writeENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22748#protect_c_last_primary.writeENTRY_T0_init [1602] protect_c_last_primary.writeENTRY_T0_init-->protect_c_last_primary.writeFINAL_T0_init: Formula: (= (store v_protect_c_last_primary_24 v_protect_c_last_primary.write_index_4 v_protect_c_last_primary.write_value_4) v_protect_c_last_primary_23)  InVars {protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_4, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_4, protect_c_last_primary=v_protect_c_last_primary_24}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_4, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_4, protect_c_last_primary=v_protect_c_last_primary_23}  AuxVars[]  AssignedVars[protect_c_last_primary] 22596#protect_c_last_primary.writeFINAL_T0_init [1297] protect_c_last_primary.writeFINAL_T0_init-->protect_c_last_primary.writeEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22597#protect_c_last_primary.writeEXIT_T0_init >[1775] protect_c_last_primary.writeEXIT_T0_init-->L296-1-D107: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index] 22783#L296-1-D107 [1527] L296-1-D107-->L296-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22699#L296-1_T0_init [1397] L296-1_T0_init-->L300-1_T0_init: Formula: (= v_protect_c_accepted_14 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_14}  AuxVars[]  AssignedVars[protect_c_accepted] 22700#L300-1_T0_init [1550] L300-1_T0_init-->L289-2_T0_init: Formula: (= v_protect_c_accepted_13 v_meta.accepted_16)  InVars {protect_c_accepted=v_protect_c_accepted_13}  OutVars{protect_c_accepted=v_protect_c_accepted_13, meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[meta.accepted] 22901#L289-2_T0_init [1673] L289-2_T0_init-->L311_T0_init: Formula: (= v_meta.accepted_17 1)  InVars {meta.accepted=v_meta.accepted_17}  OutVars{meta.accepted=v_meta.accepted_17}  AuxVars[]  AssignedVars[] 22281#L311_T0_init [1611] L311_T0_init-->L311_T0_init-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22824#L311_T0_init-D53 [1564] L311_T0_init-D53-->l2_c_l2_forwarding.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22834#l2_c_l2_forwarding.applyENTRY_T0_init [1698] l2_c_l2_forwarding.applyENTRY_T0_init-->L339_T0_init: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_18))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_18}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_18}  AuxVars[]  AssignedVars[] 22280#L339_T0_init [1099] L339_T0_init-->L339-1_T0_init: Formula: (not (= v_l2_c_l2_forwarding.action_run_16 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  AuxVars[]  AssignedVars[] 22283#L339-1_T0_init [1600] L339-1_T0_init-->l2_c_l2_forwarding.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22741#l2_c_l2_forwarding.applyEXIT_T0_init >[1791] l2_c_l2_forwarding.applyEXIT_T0_init-->L310-D110: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22742#L310-D110 [1507] L310-D110-->L310_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22917#L310_T0_init [1200] L310_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22872#ingressEXIT_T0_init >[1803] ingressEXIT_T0_init-->L349-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22871#L349-D122 [1526] L349-D122-->L349_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22868#L349_T0_init [1578] L349_T0_init-->L349_T0_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22869#L349_T0_init-D41 [1695] L349_T0_init-D41-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22870#egressFINAL_T0_init [1429] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22867#egressEXIT_T0_init >[1787] egressEXIT_T0_init-->L350-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22866#L350-D101 [1456] L350-D101-->L350_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22863#L350_T0_init [1549] L350_T0_init-->L350_T0_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22864#L350_T0_init-D11 [1311] L350_T0_init-D11-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22865#createChecksumFINAL_T0_init [1280] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22862#createChecksumEXIT_T0_init >[1811] createChecksumEXIT_T0_init-->L351-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22850#L351-D86 [1501] L351-D86-->L351_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22848#L351_T0_init [1634] L351_T0_init-->L353_T0_init: Formula: (not v_forward_27)  InVars {forward=v_forward_27}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[] 22847#L353_T0_init [1095] L353_T0_init-->L352-1_T0_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 22845#L352-1_T0_init [1083] L352-1_T0_init-->L356_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_36 0))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {meta.accepted=v_meta.accepted_36}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.accepted=v_meta.accepted_36}  AuxVars[]  AssignedVars[_p4ltl_0] 22844#L356_T0_init [1255] L356_T0_init-->L357_T0_init: Formula: (= v__p4ltl_2_7 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_20 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_20}  OutVars{_p4ltl_2=v__p4ltl_2_7, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_20}  AuxVars[]  AssignedVars[_p4ltl_2] 22843#L357_T0_init [1304] L357_T0_init-->L358_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_2_10 v_meta.period_32))) (or (and (not v__p4ltl_1_8) (not .cse0)) (and v__p4ltl_1_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_10, meta.period=v_meta.period_32}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_32}  AuxVars[]  AssignedVars[_p4ltl_1] 22842#L358_T0_init [1677] L358_T0_init-->L359_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_50 v_meta.secondary_28))) (or (and v__p4ltl_3_8 .cse0) (and (not .cse0) (not v__p4ltl_3_8))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_50, meta.secondary=v_meta.secondary_28}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.secondary=v_meta.secondary_28, standard_metadata.ingress_port=v_standard_metadata.ingress_port_50}  AuxVars[]  AssignedVars[_p4ltl_3] 22841#L359_T0_init [1343] L359_T0_init-->L360_T0_init: Formula: (let ((.cse0 (= v_meta.primary_27 v_standard_metadata.ingress_port_47))) (or (and (not .cse0) (not v__p4ltl_4_8)) (and v__p4ltl_4_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_47, meta.primary=v_meta.primary_27}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_47, meta.primary=v_meta.primary_27, _p4ltl_4=v__p4ltl_4_8}  AuxVars[]  AssignedVars[_p4ltl_4] 22840#L360_T0_init [1173] L360_T0_init-->L361_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_33 1))) (or (and (not v__p4ltl_5_6) (not .cse0)) (and v__p4ltl_5_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_33}  OutVars{_p4ltl_5=v__p4ltl_5_6, meta.accepted=v_meta.accepted_33}  AuxVars[]  AssignedVars[_p4ltl_5] 22839#L361_T0_init [1244] L361_T0_init-->L362_T0_init: Formula: (let ((.cse0 (= v_meta.primary_28 v_meta.secondary_25))) (or (and .cse0 (not v__p4ltl_6_6)) (and v__p4ltl_6_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_28, meta.secondary=v_meta.secondary_25}  OutVars{meta.secondary=v_meta.secondary_25, _p4ltl_6=v__p4ltl_6_6, meta.primary=v_meta.primary_28}  AuxVars[]  AssignedVars[_p4ltl_6] 22838#L362_T0_init [1079] L362_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_34))) (or (and v__p4ltl_7_6 .cse0) (and (not .cse0) (not v__p4ltl_7_6))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  OutVars{_p4ltl_7=v__p4ltl_7_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  AuxVars[]  AssignedVars[_p4ltl_7] 22837#mainFINAL_T0_init [1352] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22836#mainEXIT_T0_init >[1825] mainEXIT_T0_init-->L368-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22835#L368-1-D104 [1228] L368-1-D104-->L368-1_accept_S2: Formula: (and v__p4ltl_5_9 v__p4ltl_4_9 v__p4ltl_7_10 v__p4ltl_6_10)  InVars {_p4ltl_6=v__p4ltl_6_10, _p4ltl_7=v__p4ltl_7_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_6=v__p4ltl_6_10, _p4ltl_7=v__p4ltl_7_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 22413#L368-1_accept_S2 [1163] L368-1_accept_S2-->L368_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22235#L368_accept_S2 [1424] L368_accept_S2-->L368_accept_S2-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22722#L368_accept_S2-D9 [1521] L368_accept_S2-D9-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22238#mainENTRY_accept_S2 [1105] mainENTRY_accept_S2-->mainENTRY_accept_S2-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22288#mainENTRY_accept_S2-D15 [1678] mainENTRY_accept_S2-D15-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22738#havocProcedureENTRY_accept_S2 [1445] havocProcedureENTRY_accept_S2-->L211_accept_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 22739#L211_accept_S2 [1662] L211_accept_S2-->L212_accept_S2: Formula: (not v_forward_25)  InVars {}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[forward] 22574#L212_accept_S2 [1283] L212_accept_S2-->L213_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_43}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 22575#L213_accept_S2 [1500] L213_accept_S2-->L214_accept_S2: Formula: (and (<= 0 v_standard_metadata.ingress_port_40) (< v_standard_metadata.ingress_port_40 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[] 22504#L214_accept_S2 [1230] L214_accept_S2-->L215_accept_S2: Formula: (= v_standard_metadata.egress_spec_24 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_24}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 22505#L215_accept_S2 [1627] L215_accept_S2-->L216_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_24)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_24}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 22639#L216_accept_S2 [1338] L216_accept_S2-->L217_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 22640#L217_accept_S2 [1558] L217_accept_S2-->L218_accept_S2: Formula: (and (< v_standard_metadata.instance_type_13 4294967296) (<= 0 v_standard_metadata.instance_type_13))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_13}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[] 22728#L218_accept_S2 [1433] L218_accept_S2-->L219_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 22729#L219_accept_S2 [1691] L219_accept_S2-->L220_accept_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 22610#L220_accept_S2 [1313] L220_accept_S2-->L221_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 22549#L221_accept_S2 [1267] L221_accept_S2-->L222_accept_S2: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 22435#L222_accept_S2 [1176] L222_accept_S2-->L223_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 22436#L223_accept_S2 [1687] L223_accept_S2-->L224_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 22569#L224_accept_S2 [1279] L224_accept_S2-->L225_accept_S2: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_11) (< v_standard_metadata.deq_timedelta_11 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[] 22437#L225_accept_S2 [1177] L225_accept_S2-->L226_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 22438#L226_accept_S2 [1531] L226_accept_S2-->L227_accept_S2: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 22389#L227_accept_S2 [1153] L227_accept_S2-->L228_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 22237#L228_accept_S2 [1082] L228_accept_S2-->L229_accept_S2: Formula: (and (< v_standard_metadata.ingress_global_timestamp_18 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_18))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[] 22239#L229_accept_S2 [1112] L229_accept_S2-->L230_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 22308#L230_accept_S2 [1648] L230_accept_S2-->L231_accept_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_12) (< v_standard_metadata.egress_global_timestamp_12 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[] 22641#L231_accept_S2 [1339] L231_accept_S2-->L232_accept_S2: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 22378#L232_accept_S2 [1149] L232_accept_S2-->L233_accept_S2: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 22379#L233_accept_S2 [1410] L233_accept_S2-->L234_accept_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 22494#L234_accept_S2 [1220] L234_accept_S2-->L235_accept_S2: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 22460#L235_accept_S2 [1196] L235_accept_S2-->L236_accept_S2: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 22461#L236_accept_S2 [1663] L236_accept_S2-->L237_accept_S2: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 22522#L237_accept_S2 [1241] L237_accept_S2-->L238_accept_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_3 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 22454#L238_accept_S2 [1191] L238_accept_S2-->L239_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 22455#L239_accept_S2 [1386] L239_accept_S2-->L240_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 22686#L240_accept_S2 [1387] L240_accept_S2-->L241_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 22687#L241_accept_S2 [1535] L241_accept_S2-->L242_accept_S2: Formula: (and (< v_hdr.ethernet.etherType_30 65536) (<= 0 v_hdr.ethernet.etherType_30))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 22606#L242_accept_S2 [1309] L242_accept_S2-->L243_accept_S2: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 22604#L243_accept_S2 [1306] L243_accept_S2-->L244_accept_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.topology_4 false))  InVars {emit=v_emit_22, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_21, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 22605#L244_accept_S2 [1407] L244_accept_S2-->L245_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 22707#L245_accept_S2 [1453] L245_accept_S2-->L246_accept_S2: Formula: (and (< v_hdr.topology.identifier_13 4294967296) (<= 0 v_hdr.topology.identifier_13))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_13}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[] 22684#L246_accept_S2 [1385] L246_accept_S2-->L247_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 22685#L247_accept_S2 [1561] L247_accept_S2-->L248_accept_S2: Formula: (and (< v_hdr.topology.port_20 65536) (<= 0 v_hdr.topology.port_20))  InVars {hdr.topology.port=v_hdr.topology.port_20}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[] 22620#L248_accept_S2 [1321] L248_accept_S2-->L249_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[hdr.topology.prefix] 22621#L249_accept_S2 [1699] L249_accept_S2-->L250_accept_S2: Formula: (and (< v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 22812#L250_accept_S2 [1586] L250_accept_S2-->L251_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 22583#L251_accept_S2 [1291] L251_accept_S2-->L252_accept_S2: Formula: (and (<= 0 v_hdr.topology.mac_14) (< v_hdr.topology.mac_14 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_14}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[] 22584#L252_accept_S2 [1396] L252_accept_S2-->L253_accept_S2: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 22698#L253_accept_S2 [1464] L253_accept_S2-->L254_accept_S2: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_9) (< v_meta.intrinsic_metadata.ingress_global_timestamp_9 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 22646#L254_accept_S2 [1344] L254_accept_S2-->L255_accept_S2: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 22647#L255_accept_S2 [1353] L255_accept_S2-->L256_accept_S2: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_10))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 22656#L256_accept_S2 [1584] L256_accept_S2-->L257_accept_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 22793#L257_accept_S2 [1544] L257_accept_S2-->L258_accept_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 22723#L258_accept_S2 [1425] L258_accept_S2-->L259_accept_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 22724#L259_accept_S2 [1559] L259_accept_S2-->L260_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 22521#L260_accept_S2 [1240] L260_accept_S2-->L261_accept_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 22402#L261_accept_S2 [1158] L261_accept_S2-->L262_accept_S2: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 22403#L262_accept_S2 [1416] L262_accept_S2-->L263_accept_S2: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 22672#L263_accept_S2 [1373] L263_accept_S2-->L264_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 22673#L264_accept_S2 [1395] L264_accept_S2-->L265_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 22267#L265_accept_S2 [1091] L265_accept_S2-->L266_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 22268#L266_accept_S2 [1262] L266_accept_S2-->L267_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 22546#L267_accept_S2 [1509] L267_accept_S2-->L268_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 22750#L268_accept_S2 [1465] L268_accept_S2-->L269_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 22751#L269_accept_S2 [1511] L269_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 22709#havocProcedureFINAL_accept_S2 [1411] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22662#havocProcedureEXIT_accept_S2 >[1767] havocProcedureEXIT_accept_S2-->L346-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22663#L346-D66 [1398] L346-D66-->L346_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22384#L346_accept_S2 [1624] L346_accept_S2-->L346_accept_S2-D33: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22688#L346_accept_S2-D33 [1388] L346_accept_S2-D33-->_parser_packetParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22299#_parser_packetParserENTRY_accept_S2 [1552] _parser_packetParserENTRY_accept_S2-->_parser_packetParserENTRY_accept_S2-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22798#_parser_packetParserENTRY_accept_S2-D60 [1572] _parser_packetParserENTRY_accept_S2-D60-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22298#startENTRY_accept_S2 [1109] startENTRY_accept_S2-->L440_accept_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 22300#L440_accept_S2 [1525] L440_accept_S2-->L440-1_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_42 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[] 22782#L440-1_accept_S2 [1668] L440-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22508#startEXIT_accept_S2 >[1745] startEXIT_accept_S2-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22509#_parser_packetParserFINAL-D84 [1546] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22776#_parser_packetParserFINAL_accept_S2 [1504] _parser_packetParserFINAL_accept_S2-->_parser_packetParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22383#_parser_packetParserEXIT_accept_S2 >[1818] _parser_packetParserEXIT_accept_S2-->L347-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22385#L347-D72 [1621] L347-D72-->L347_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22376#L347_accept_S2 [1148] L347_accept_S2-->L347_accept_S2-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22377#L347_accept_S2-D6 [1450] L347_accept_S2-D6-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22447#verifyChecksumFINAL_accept_S2 [1185] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22448#verifyChecksumEXIT_accept_S2 >[1861] verifyChecksumEXIT_accept_S2-->L348-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22531#L348-D75 [1565] L348-D75-->L348_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22245#L348_accept_S2 [1084] L348_accept_S2-->L348_accept_S2-D30: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22246#L348_accept_S2-D30 [1592] L348_accept_S2-D30-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22715#ingressENTRY_accept_S2 [1418] ingressENTRY_accept_S2-->L288_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 22716#L288_accept_S2 [1422] L288_accept_S2-->L289_accept_S2: Formula: (= v_meta.accepted_22 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[meta.accepted] 22642#L289_accept_S2 [1340] L289_accept_S2-->L290_accept_S2: Formula: (= 56577 v_hdr.ethernet.etherType_24)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[] 22278#L290_accept_S2 [1652] L290_accept_S2-->L290_accept_S2-D21: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22743#L290_accept_S2-D21 [1448] L290_accept_S2-D21-->protect_c_period.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22457#protect_c_period.applyENTRY_accept_S2 [1195] protect_c_period.applyENTRY_accept_S2-->L396_accept_S2: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_18))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_18}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_18}  AuxVars[]  AssignedVars[] 22458#L396_accept_S2 [1676] L396_accept_S2-->L396-1_accept_S2: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_26))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_26}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_26}  AuxVars[]  AssignedVars[] 22279#L396-1_accept_S2 [1281] L396-1_accept_S2-->protect_c_period.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22571#protect_c_period.applyEXIT_accept_S2 >[1845] protect_c_period.applyEXIT_accept_S2-->L290-1-D117: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22720#L290-1-D117 [1519] L290-1-D117-->L290-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22251#L290-1_accept_S2 [1131] L290-1_accept_S2-->L290-1_accept_S2-D48: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22303#L290-1_accept_S2-D48 [1110] L290-1_accept_S2-D48-->protect_c_port_config.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22304#protect_c_port_config.applyENTRY_accept_S2 [1580] protect_c_port_config.applyENTRY_accept_S2-->L408_accept_S2: Formula: (not (= v_protect_c_port_config.action_run_16 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  AuxVars[]  AssignedVars[] 22749#L408_accept_S2 [1463] L408_accept_S2-->L408-1_accept_S2: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_24))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  AuxVars[]  AssignedVars[] 22259#L408-1_accept_S2 [1089] L408-1_accept_S2-->protect_c_port_config.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22260#protect_c_port_config.applyEXIT_accept_S2 >[1707] protect_c_port_config.applyEXIT_accept_S2-->L291-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22465#L291-D69 [1198] L291-D69-->L291_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22466#L291_accept_S2 [1202] L291_accept_S2-->L293_accept_S2: Formula: (= v_protect_c_accepted_19 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_19}  AuxVars[]  AssignedVars[protect_c_accepted] 22470#L293_accept_S2 [1347] L293_accept_S2-->L294_accept_S2: Formula: (= v_protect_c_time_14 v_standard_metadata.ingress_global_timestamp_11)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{protect_c_time=v_protect_c_time_14, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[protect_c_time] 22651#L294_accept_S2 [1582] L294_accept_S2-->L300_accept_S2: Formula: (not (= v_meta.primary_19 v_standard_metadata.ingress_port_30))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_30, meta.primary=v_meta.primary_19}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_30, meta.primary=v_meta.primary_19}  AuxVars[]  AssignedVars[] 22482#L300_accept_S2 [1210] L300_accept_S2-->L302_accept_S2: Formula: (= v_standard_metadata.ingress_port_35 v_meta.secondary_18)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_35, meta.secondary=v_meta.secondary_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_35, meta.secondary=v_meta.secondary_18}  AuxVars[]  AssignedVars[] 22320#L302_accept_S2 [1118] L302_accept_S2-->L303_accept_S2: Formula: (= (select v_protect_c_last_primary_15 0) v_protect_c_last_12)  InVars {protect_c_last_primary=v_protect_c_last_primary_15}  OutVars{protect_c_last_primary=v_protect_c_last_primary_15, protect_c_last=v_protect_c_last_12}  AuxVars[]  AssignedVars[protect_c_last] 22321#L303_accept_S2 [1357] L303_accept_S2-->L304_accept_S2: Formula: (< v_meta.period_20 (mod (+ (mod v_protect_c_time_17 281474976710656) (* 281474976710655 (mod v_protect_c_last_15 281474976710656))) 281474976710656))  InVars {meta.period=v_meta.period_20, protect_c_time=v_protect_c_time_17, protect_c_last=v_protect_c_last_15}  OutVars{meta.period=v_meta.period_20, protect_c_time=v_protect_c_time_17, protect_c_last=v_protect_c_last_15}  AuxVars[]  AssignedVars[] 22328#L304_accept_S2 [1122] L304_accept_S2-->L300-1_accept_S2: Formula: (= v_protect_c_accepted_17 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_17}  AuxVars[]  AssignedVars[protect_c_accepted] 22329#L300-1_accept_S2 [1147] L300-1_accept_S2-->L289-2_accept_S2: Formula: (= v_protect_c_accepted_16 v_meta.accepted_20)  InVars {protect_c_accepted=v_protect_c_accepted_16}  OutVars{protect_c_accepted=v_protect_c_accepted_16, meta.accepted=v_meta.accepted_20}  AuxVars[]  AssignedVars[meta.accepted] 22375#L289-2_accept_S2 [1307] L289-2_accept_S2-->L311_accept_S2: Formula: (= v_meta.accepted_25 1)  InVars {meta.accepted=v_meta.accepted_25}  OutVars{meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[] 22518#L311_accept_S2 [1632] L311_accept_S2-->L311_accept_S2-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22778#L311_accept_S2-D54 [1512] L311_accept_S2-D54-->l2_c_l2_forwarding.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22757#l2_c_l2_forwarding.applyENTRY_accept_S2 [1470] l2_c_l2_forwarding.applyENTRY_accept_S2-->L339_accept_S2: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_22))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  AuxVars[]  AssignedVars[] 22758#L339_accept_S2 [1523] L339_accept_S2-->L339-1_accept_S2: Formula: (not (= v_l2_c_l2_forwarding.action_run_24 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_24}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_24}  AuxVars[]  AssignedVars[] 22564#L339-1_accept_S2 [1640] L339-1_accept_S2-->l2_c_l2_forwarding.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22717#l2_c_l2_forwarding.applyEXIT_accept_S2 >[1866] l2_c_l2_forwarding.applyEXIT_accept_S2-->L310-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22718#L310-D111 [1520] L310-D111-->L310_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22780#L310_accept_S2 [1533] L310_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22788#ingressEXIT_accept_S2 >[1744] ingressEXIT_accept_S2-->L349-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22878#L349-D123 [1682] L349-D123-->L349_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22265#L349_accept_S2 [1547] L349_accept_S2-->L349_accept_S2-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22795#L349_accept_S2-D42 [1588] L349_accept_S2-D42-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22813#egressFINAL_accept_S2 [1253] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22264#egressEXIT_accept_S2 >[1832] egressEXIT_accept_S2-->L350-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22266#L350-D102 [1423] L350-D102-->L350_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22721#L350_accept_S2 [1631] L350_accept_S2-->L350_accept_S2-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22825#L350_accept_S2-D12 [1618] L350_accept_S2-D12-->createChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22826#createChecksumFINAL_accept_S2 [1322] createChecksumFINAL_accept_S2-->createChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22822#createChecksumEXIT_accept_S2 >[1766] createChecksumEXIT_accept_S2-->L351-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22763#L351-D87 [1476] L351-D87-->L351_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22764#L351_accept_S2 [1685] L351_accept_S2-->L353_accept_S2: Formula: (not v_forward_31)  InVars {forward=v_forward_31}  OutVars{forward=v_forward_31}  AuxVars[]  AssignedVars[] 22773#L353_accept_S2 [1494] L353_accept_S2-->L352-1_accept_S2: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 22767#L352-1_accept_S2 [1483] L352-1_accept_S2-->L356_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_32 0))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_32}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.accepted=v_meta.accepted_32}  AuxVars[]  AssignedVars[_p4ltl_0] 22768#L356_accept_S2 [1669] L356_accept_S2-->L357_accept_S2: Formula: (= v__p4ltl_2_11 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_21 281474976710656) (* (mod (select v_protect_c_last_primary_17 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_21}  OutVars{_p4ltl_2=v__p4ltl_2_11, protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_21}  AuxVars[]  AssignedVars[_p4ltl_2] 22790#L357_accept_S2 [1538] L357_accept_S2-->L358_accept_S2: Formula: (let ((.cse0 (<= v__p4ltl_2_8 v_meta.period_30))) (or (and v__p4ltl_1_6 .cse0) (and (not .cse0) (not v__p4ltl_1_6))))  InVars {_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_30}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_1=v__p4ltl_1_6, meta.period=v_meta.period_30}  AuxVars[]  AssignedVars[_p4ltl_1] 22234#L358_accept_S2 [1080] L358_accept_S2-->L359_accept_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_49 v_meta.secondary_27))) (or (and (not v__p4ltl_3_7) (not .cse0)) (and v__p4ltl_3_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_49, meta.secondary=v_meta.secondary_27}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.secondary=v_meta.secondary_27, standard_metadata.ingress_port=v_standard_metadata.ingress_port_49}  AuxVars[]  AssignedVars[_p4ltl_3] 22236#L359_accept_S2 [1156] L359_accept_S2-->L360_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_25 v_standard_metadata.ingress_port_45))) (or (and (not v__p4ltl_4_6) (not .cse0)) (and v__p4ltl_4_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 22392#L360_accept_S2 [1296] L360_accept_S2-->L361_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_35 1))) (or (and (not .cse0) (not v__p4ltl_5_8)) (and v__p4ltl_5_8 .cse0)))  InVars {meta.accepted=v_meta.accepted_35}  OutVars{_p4ltl_5=v__p4ltl_5_8, meta.accepted=v_meta.accepted_35}  AuxVars[]  AssignedVars[_p4ltl_5] 22581#L361_accept_S2 [1290] L361_accept_S2-->L362_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_30 v_meta.secondary_30))) (or (and v__p4ltl_6_8 (not .cse0)) (and (not v__p4ltl_6_8) .cse0)))  InVars {meta.primary=v_meta.primary_30, meta.secondary=v_meta.secondary_30}  OutVars{meta.secondary=v_meta.secondary_30, _p4ltl_6=v__p4ltl_6_8, meta.primary=v_meta.primary_30}  AuxVars[]  AssignedVars[_p4ltl_6] 22582#L362_accept_S2 [1336] L362_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_36))) (or (and .cse0 v__p4ltl_7_8) (and (not v__p4ltl_7_8) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  OutVars{_p4ltl_7=v__p4ltl_7_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  AuxVars[]  AssignedVars[_p4ltl_7] 22557#mainFINAL_accept_S2 [1270] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22558#mainEXIT_accept_S2 >[1749] mainEXIT_accept_S2-->L368-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22711#L368-1-D105 [1414] L368-1-D105-->L368-1_accept_S3: Formula: (and v__p4ltl_1_9 v__p4ltl_3_9 v__p4ltl_7_12 v__p4ltl_6_12 (not v__p4ltl_0_9))  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  AuxVars[]  AssignedVars[] 22712#L368-1_accept_S3 
[2023-02-06 19:09:54,751 INFO  L754   eck$LassoCheckResult]: Loop: 22712#L368-1_accept_S3 [1431] L368-1_accept_S3-->L368_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22287#L368_accept_S3 [1277] L368_accept_S3-->L368_accept_S3-D7: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22286#L368_accept_S3-D7 [1101] L368_accept_S3-D7-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22248#mainENTRY_accept_S3 [1518] mainENTRY_accept_S3-->mainENTRY_accept_S3-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22781#mainENTRY_accept_S3-D13 [1667] mainENTRY_accept_S3-D13-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22827#havocProcedureENTRY_accept_S3 [1638] havocProcedureENTRY_accept_S3-->L211_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 22828#L211_accept_S3 [1696] L211_accept_S3-->L212_accept_S3: Formula: (not v_forward_24)  InVars {}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[forward] 22598#L212_accept_S3 [1298] L212_accept_S3-->L213_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_44}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 22599#L213_accept_S3 [1488] L213_accept_S3-->L214_accept_S3: Formula: (and (<= 0 v_standard_metadata.ingress_port_41) (< v_standard_metadata.ingress_port_41 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_41}  AuxVars[]  AssignedVars[] 22772#L214_accept_S3 [1510] L214_accept_S3-->L215_accept_S3: Formula: (= v_standard_metadata.egress_spec_23 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_23}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 22485#L215_accept_S3 [1217] L215_accept_S3-->L216_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_23)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_23}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 22486#L216_accept_S3 [1499] L216_accept_S3-->L217_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 22730#L217_accept_S3 [1434] L217_accept_S3-->L218_accept_S3: Formula: (and (<= 0 v_standard_metadata.instance_type_14) (< v_standard_metadata.instance_type_14 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_14}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[] 22731#L218_accept_S3 [1664] L218_accept_S3-->L219_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 22426#L219_accept_S3 [1170] L219_accept_S3-->L220_accept_S3: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 22427#L220_accept_S3 [1574] L220_accept_S3-->L221_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 22727#L221_accept_S3 [1430] L221_accept_S3-->L222_accept_S3: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_12) (< v_standard_metadata.enq_timestamp_12 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[] 22634#L222_accept_S3 [1334] L222_accept_S3-->L223_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 22635#L223_accept_S3 [1360] L223_accept_S3-->L224_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 22664#L224_accept_S3 [1440] L224_accept_S3-->L225_accept_S3: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 22735#L225_accept_S3 [1657] L225_accept_S3-->L226_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 22247#L226_accept_S3 [1085] L226_accept_S3-->L227_accept_S3: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 22249#L227_accept_S3 [1513] L227_accept_S3-->L228_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 22675#L228_accept_S3 [1374] L228_accept_S3-->L229_accept_S3: Formula: (and (< v_standard_metadata.ingress_global_timestamp_17 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_17))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[] 22676#L229_accept_S3 [1405] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 22706#L230_accept_S3 [1508] L230_accept_S3-->L231_accept_S3: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_13) (< v_standard_metadata.egress_global_timestamp_13 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[] 22601#L231_accept_S3 [1302] L231_accept_S3-->L232_accept_S3: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 22602#L232_accept_S3 [1539] L232_accept_S3-->L233_accept_S3: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 22393#L233_accept_S3 [1155] L233_accept_S3-->L234_accept_S3: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 22394#L234_accept_S3 [1420] L234_accept_S3-->L235_accept_S3: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 22719#L235_accept_S3 [1444] L235_accept_S3-->L236_accept_S3: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 22740#L236_accept_S3 [1626] L236_accept_S3-->L237_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 22565#L237_accept_S3 [1275] L237_accept_S3-->L238_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_4 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 22269#L238_accept_S3 [1092] L238_accept_S3-->L239_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 22270#L239_accept_S3 [1542] L239_accept_S3-->L240_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 22370#L240_accept_S3 [1145] L240_accept_S3-->L241_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 22371#L241_accept_S3 [1620] L241_accept_S3-->L242_accept_S3: Formula: (and (< v_hdr.ethernet.etherType_29 65536) (<= 0 v_hdr.ethernet.etherType_29))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 22789#L242_accept_S3 [1532] L242_accept_S3-->L243_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 22691#L243_accept_S3 [1389] L243_accept_S3-->L244_accept_S3: Formula: (= v_emit_19 (store v_emit_20 v_hdr.topology_3 false))  InVars {emit=v_emit_20, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_19, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 22692#L244_accept_S3 [1403] L244_accept_S3-->L245_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[hdr.topology.identifier] 22702#L245_accept_S3 [1665] L245_accept_S3-->L246_accept_S3: Formula: (and (< v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 22590#L246_accept_S3 [1295] L246_accept_S3-->L247_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[hdr.topology.port] 22591#L247_accept_S3 [1641] L247_accept_S3-->L248_accept_S3: Formula: (and (< v_hdr.topology.port_19 65536) (<= 0 v_hdr.topology.port_19))  InVars {hdr.topology.port=v_hdr.topology.port_19}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[] 22520#L248_accept_S3 [1239] L248_accept_S3-->L249_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 22471#L249_accept_S3 [1201] L249_accept_S3-->L250_accept_S3: Formula: (and (< v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 22472#L250_accept_S3 [1451] L250_accept_S3-->L251_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[hdr.topology.mac] 22588#L251_accept_S3 [1293] L251_accept_S3-->L252_accept_S3: Formula: (and (< v_hdr.topology.mac_13 281474976710656) (<= 0 v_hdr.topology.mac_13))  InVars {hdr.topology.mac=v_hdr.topology.mac_13}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[] 22589#L252_accept_S3 [1471] L252_accept_S3-->L253_accept_S3: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 22476#L253_accept_S3 [1207] L253_accept_S3-->L254_accept_S3: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_10) (< v_meta.intrinsic_metadata.ingress_global_timestamp_10 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[] 22477#L254_accept_S3 [1394] L254_accept_S3-->L255_accept_S3: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 22696#L255_accept_S3 [1477] L255_accept_S3-->L256_accept_S3: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_9))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 22765#L256_accept_S3 [1479] L256_accept_S3-->L257_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 22338#L257_accept_S3 [1126] L257_accept_S3-->L258_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 22339#L258_accept_S3 [1178] L258_accept_S3-->L259_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 22439#L259_accept_S3 [1183] L259_accept_S3-->L260_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 22444#L260_accept_S3 [1186] L260_accept_S3-->L261_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 22449#L261_accept_S3 [1192] L261_accept_S3-->L262_accept_S3: Formula: (= v_meta.accepted_29 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_29}  AuxVars[]  AssignedVars[meta.accepted] 22459#L262_accept_S3 [1435] L262_accept_S3-->L263_accept_S3: Formula: (= v_meta.period_26 0)  InVars {}  OutVars{meta.period=v_meta.period_26}  AuxVars[]  AssignedVars[meta.period] 22562#L263_accept_S3 [1272] L263_accept_S3-->L264_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 22563#L264_accept_S3 [1350] L264_accept_S3-->L265_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 22654#L265_accept_S3 [1589] L265_accept_S3-->L266_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 22682#L266_accept_S3 [1384] L266_accept_S3-->L267_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 22683#L267_accept_S3 [1666] L267_accept_S3-->L268_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 22786#L268_accept_S3 [1529] L268_accept_S3-->L269_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 22787#L269_accept_S3 [1672] L269_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 22495#havocProcedureFINAL_accept_S3 [1221] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22340#havocProcedureEXIT_accept_S3 >[1823] havocProcedureEXIT_accept_S3-->L346-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22341#L346-D64 [1454] L346-D64-->L346_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22479#L346_accept_S3 [1289] L346_accept_S3-->L346_accept_S3-D31: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22580#L346_accept_S3-D31 [1514] L346_accept_S3-D31-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22241#_parser_packetParserENTRY_accept_S3 [1323] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22326#_parser_packetParserENTRY_accept_S3-D58 [1121] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22327#startENTRY_accept_S3 [1570] startENTRY_accept_S3-->L440_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 22806#L440_accept_S3 [1616] L440_accept_S3-->L440-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_40 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[] 22240#L440-1_accept_S3 [1081] L440-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22242#startEXIT_accept_S3 >[1797] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22478#_parser_packetParserFINAL-D82 [1206] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22480#_parser_packetParserFINAL_accept_S3 [1595] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22713#_parser_packetParserEXIT_accept_S3 >[1756] _parser_packetParserEXIT_accept_S3-->L347-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22296#L347-D70 [1107] L347-D70-->L347_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22297#L347_accept_S3 [1393] L347_accept_S3-->L347_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22697#L347_accept_S3-D4 [1415] L347_accept_S3-D4-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22714#verifyChecksumFINAL_accept_S3 [1583] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22811#verifyChecksumEXIT_accept_S3 >[1724] verifyChecksumEXIT_accept_S3-->L348-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22409#L348-D73 [1160] L348-D73-->L348_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22292#L348_accept_S3 [1219] L348_accept_S3-->L348_accept_S3-D28: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22301#L348_accept_S3-D28 [1108] L348_accept_S3-D28-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22302#ingressENTRY_accept_S3 [1442] ingressENTRY_accept_S3-->L288_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 22736#L288_accept_S3 [1496] L288_accept_S3-->L289_accept_S3: Formula: (= v_meta.accepted_21 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_21}  AuxVars[]  AssignedVars[meta.accepted] 22774#L289_accept_S3 [1497] L289_accept_S3-->L290_accept_S3: Formula: (= 56577 v_hdr.ethernet.etherType_26)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 22396#L290_accept_S3 [1567] L290_accept_S3-->L290_accept_S3-D19: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22804#L290_accept_S3-D19 [1629] L290_accept_S3-D19-->protect_c_period.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22814#protect_c_period.applyENTRY_accept_S3 [1591] protect_c_period.applyENTRY_accept_S3-->L396_accept_S3: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_16))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_16}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_16}  AuxVars[]  AssignedVars[] 22665#L396_accept_S3 [1362] L396_accept_S3-->L396-1_accept_S3: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_22))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_22}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_22}  AuxVars[]  AssignedVars[] 22496#L396-1_accept_S3 [1224] L396-1_accept_S3-->protect_c_period.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22395#protect_c_period.applyEXIT_accept_S3 >[1725] protect_c_period.applyEXIT_accept_S3-->L290-1-D115: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22397#L290-1-D115 [1229] L290-1-D115-->L290-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22503#L290-1_accept_S3 [1236] L290-1_accept_S3-->L290-1_accept_S3-D46: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22514#L290-1_accept_S3-D46 [1566] L290-1_accept_S3-D46-->protect_c_port_config.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22803#protect_c_port_config.applyENTRY_accept_S3 [1654] protect_c_port_config.applyENTRY_accept_S3-->L408_accept_S3: Formula: (not (= v_protect_c_port_config.action_run_26 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  AuxVars[]  AssignedVars[] 22831#L408_accept_S3 [1689] L408_accept_S3-->L408-1_accept_S3: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_22))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  AuxVars[]  AssignedVars[] 22745#L408-1_accept_S3 [1568] L408-1_accept_S3-->protect_c_port_config.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22805#protect_c_port_config.applyEXIT_accept_S3 >[1750] protect_c_port_config.applyEXIT_accept_S3-->L291-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22506#L291-D67 [1231] L291-D67-->L291_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22507#L291_accept_S3 [1274] L291_accept_S3-->L293_accept_S3: Formula: (= v_protect_c_accepted_20 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_20}  AuxVars[]  AssignedVars[protect_c_accepted] 22566#L293_accept_S3 [1489] L293_accept_S3-->L294_accept_S3: Formula: (= v_protect_c_time_15 v_standard_metadata.ingress_global_timestamp_12)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{protect_c_time=v_protect_c_time_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[protect_c_time] 22475#L294_accept_S3 [1204] L294_accept_S3-->L300_accept_S3: Formula: (not (= v_meta.primary_21 v_standard_metadata.ingress_port_32))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.primary=v_meta.primary_21}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.primary=v_meta.primary_21}  AuxVars[]  AssignedVars[] 22362#L300_accept_S3 [1141] L300_accept_S3-->L300-1_accept_S3: Formula: (not (= v_standard_metadata.ingress_port_38 v_meta.secondary_21))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_38, meta.secondary=v_meta.secondary_21}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38, meta.secondary=v_meta.secondary_21}  AuxVars[]  AssignedVars[] 22364#L300-1_accept_S3 [1245] L300-1_accept_S3-->L289-2_accept_S3: Formula: (= v_protect_c_accepted_15 v_meta.accepted_19)  InVars {protect_c_accepted=v_protect_c_accepted_15}  OutVars{protect_c_accepted=v_protect_c_accepted_15, meta.accepted=v_meta.accepted_19}  AuxVars[]  AssignedVars[meta.accepted] 22526#L289-2_accept_S3 [1261] L289-2_accept_S3-->L310_accept_S3: Formula: (not (= v_meta.accepted_24 1))  InVars {meta.accepted=v_meta.accepted_24}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[] 22291#L310_accept_S3 [1103] L310_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22293#ingressEXIT_accept_S3 >[1872] ingressEXIT_accept_S3-->L349-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22674#L349-D121 [1372] L349-D121-->L349_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22543#L349_accept_S3 [1560] L349_accept_S3-->L349_accept_S3-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22542#L349_accept_S3-D40 [1259] L349_accept_S3-D40-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22544#egressFINAL_accept_S3 [1545] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22794#egressEXIT_accept_S3 >[1880] egressEXIT_accept_S3-->L350-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22815#L350-D100 [1694] L350-D100-->L350_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22318#L350_accept_S3 [1366] L350_accept_S3-->L350_accept_S3-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 22670#L350_accept_S3-D10 [1541] L350_accept_S3-D10-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22317#createChecksumFINAL_accept_S3 [1117] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22319#createChecksumEXIT_accept_S3 >[1785] createChecksumEXIT_accept_S3-->L351-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22294#L351-D85 [1106] L351-D85-->L351_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22295#L351_accept_S3 [1330] L351_accept_S3-->L353_accept_S3: Formula: (not v_forward_29)  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 22631#L353_accept_S3 [1503] L353_accept_S3-->L352-1_accept_S3: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 22744#L352-1_accept_S3 [1449] L352-1_accept_S3-->L356_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_31 0))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_31}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.accepted=v_meta.accepted_31}  AuxVars[]  AssignedVars[_p4ltl_0] 22310#L356_accept_S3 [1114] L356_accept_S3-->L357_accept_S3: Formula: (= v__p4ltl_2_12 (mod (+ (* (mod (select v_protect_c_last_primary_18 0) 281474976710656) 281474976710655) (mod v_standard_metadata.ingress_global_timestamp_22 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_22}  OutVars{_p4ltl_2=v__p4ltl_2_12, protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_22}  AuxVars[]  AssignedVars[_p4ltl_2] 22311#L357_accept_S3 [1120] L357_accept_S3-->L358_accept_S3: Formula: (let ((.cse0 (<= v__p4ltl_2_9 v_meta.period_31))) (or (and v__p4ltl_1_7 .cse0) (and (not v__p4ltl_1_7) (not .cse0))))  InVars {_p4ltl_2=v__p4ltl_2_9, meta.period=v_meta.period_31}  OutVars{_p4ltl_2=v__p4ltl_2_9, _p4ltl_1=v__p4ltl_1_7, meta.period=v_meta.period_31}  AuxVars[]  AssignedVars[_p4ltl_1] 22325#L358_accept_S3 [1460] L358_accept_S3-->L359_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_48 v_meta.secondary_26))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_48, meta.secondary=v_meta.secondary_26}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.secondary=v_meta.secondary_26, standard_metadata.ingress_port=v_standard_metadata.ingress_port_48}  AuxVars[]  AssignedVars[_p4ltl_3] 22315#L359_accept_S3 [1116] L359_accept_S3-->L360_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_26 v_standard_metadata.ingress_port_46))) (or (and v__p4ltl_4_7 .cse0) (and (not v__p4ltl_4_7) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 22316#L360_accept_S3 [1310] L360_accept_S3-->L361_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_34 1))) (or (and (not .cse0) (not v__p4ltl_5_7)) (and v__p4ltl_5_7 .cse0)))  InVars {meta.accepted=v_meta.accepted_34}  OutVars{_p4ltl_5=v__p4ltl_5_7, meta.accepted=v_meta.accepted_34}  AuxVars[]  AssignedVars[_p4ltl_5] 22608#L361_accept_S3 [1603] L361_accept_S3-->L362_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_29 v_meta.secondary_29))) (or (and v__p4ltl_6_7 (not .cse0)) (and .cse0 (not v__p4ltl_6_7))))  InVars {meta.primary=v_meta.primary_29, meta.secondary=v_meta.secondary_29}  OutVars{meta.secondary=v_meta.secondary_29, _p4ltl_6=v__p4ltl_6_7, meta.primary=v_meta.primary_29}  AuxVars[]  AssignedVars[_p4ltl_6] 22404#L362_accept_S3 [1159] L362_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_35))) (or (and (not .cse0) (not v__p4ltl_7_7)) (and v__p4ltl_7_7 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{_p4ltl_7=v__p4ltl_7_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[_p4ltl_7] 22405#mainFINAL_accept_S3 [1214] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22484#mainEXIT_accept_S3 >[1807] mainEXIT_accept_S3-->L368-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 22726#L368-1-D103 [1427] L368-1-D103-->L368-1_accept_S3: Formula: (and v__p4ltl_7_11 v__p4ltl_6_11)  InVars {_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11}  OutVars{_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11}  AuxVars[]  AssignedVars[] 22712#L368-1_accept_S3 
[2023-02-06 19:09:54,751 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:09:54,751 INFO  L85        PathProgramCache]: Analyzing trace with hash -1654320199, now seen corresponding path program 1 times
[2023-02-06 19:09:54,751 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:09:54,751 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1715905766]
[2023-02-06 19:09:54,751 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:09:54,752 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:09:54,772 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:54,834 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:09:54,838 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:54,868 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:54,871 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:54,875 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:09:54,876 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:54,878 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:54,878 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:54,880 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:09:54,881 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:54,886 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:09:54,888 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:54,891 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:09:54,892 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:54,894 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-02-06 19:09:54,895 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:54,897 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 21
[2023-02-06 19:09:54,898 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:54,901 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 30
[2023-02-06 19:09:54,902 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:54,903 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 124
[2023-02-06 19:09:54,903 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:54,903 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 129
[2023-02-06 19:09:54,904 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:54,905 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 151
[2023-02-06 19:09:54,913 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:54,950 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:54,953 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:54,956 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:09:54,957 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:54,957 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:09:54,958 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:54,959 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:09:54,959 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:54,960 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:09:54,964 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:55,009 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:09:55,010 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:55,011 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-02-06 19:09:55,012 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:55,013 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 27
[2023-02-06 19:09:55,014 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:55,016 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 121
[2023-02-06 19:09:55,017 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:55,018 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 126
[2023-02-06 19:09:55,019 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:09:55,020 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:09:55,020 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:09:55,021 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1715905766]
[2023-02-06 19:09:55,021 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1715905766] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:09:55,021 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:09:55,021 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [15] imperfect sequences [] total 15
[2023-02-06 19:09:55,021 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1546890993]
[2023-02-06 19:09:55,021 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:09:55,021 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:09:55,022 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:09:55,022 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 16 interpolants.
[2023-02-06 19:09:55,022 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=46, Invalid=194, Unknown=0, NotChecked=0, Total=240
[2023-02-06 19:09:55,022 INFO  L87              Difference]: Start difference. First operand 692 states and 724 transitions. cyclomatic complexity: 34 Second operand  has 16 states, 15 states have (on average 16.6) internal successors, (249), 7 states have internal predecessors, (249), 2 states have call successors, (24), 10 states have call predecessors, (24), 3 states have return successors, (23), 3 states have call predecessors, (23), 2 states have call successors, (23)
[2023-02-06 19:10:00,597 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:10:00,597 INFO  L93              Difference]: Finished difference Result 2634 states and 3064 transitions.
[2023-02-06 19:10:00,597 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 112 states. 
[2023-02-06 19:10:00,597 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 2634 states and 3064 transitions.
[2023-02-06 19:10:00,623 INFO  L131   ngComponentsAnalysis]: Automaton has 2 accepting balls. 18
[2023-02-06 19:10:00,629 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 2634 states to 2487 states and 2896 transitions.
[2023-02-06 19:10:00,630 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 1364
[2023-02-06 19:10:00,630 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 1364
[2023-02-06 19:10:00,630 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 2487 states and 2896 transitions.
[2023-02-06 19:10:00,631 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:10:00,631 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 2487 states and 2896 transitions.
[2023-02-06 19:10:00,632 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 2487 states and 2896 transitions.
[2023-02-06 19:10:00,644 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 2487 to 688.
[2023-02-06 19:10:00,645 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 688 states, 543 states have (on average 1.0570902394106814) internal successors, (574), 543 states have internal predecessors, (574), 68 states have call successors, (68), 68 states have call predecessors, (68), 77 states have return successors, (77), 77 states have call predecessors, (77), 67 states have call successors, (77)
[2023-02-06 19:10:00,646 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 688 states to 688 states and 719 transitions.
[2023-02-06 19:10:00,646 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 688 states and 719 transitions.
[2023-02-06 19:10:00,646 INFO  L399   stractBuchiCegarLoop]: Abstraction has 688 states and 719 transitions.
[2023-02-06 19:10:00,646 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 10 ============
[2023-02-06 19:10:00,646 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 688 states and 719 transitions.
[2023-02-06 19:10:00,648 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:10:00,648 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:10:00,648 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:10:00,649 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:10:00,649 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:10:00,652 INFO  L752   eck$LassoCheckResult]: Stem: 26646#ULTIMATE.startENTRY_NONWA [1182] ULTIMATE.startENTRY_NONWA-->L368-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26677#L368-1_T0_init [1492] L368-1_T0_init-->L368_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26467#L368_T0_init [1379] L368_T0_init-->L368_T0_init-D8: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26910#L368_T0_init-D8 [1486] L368_T0_init-D8-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26492#mainENTRY_T0_init [1671] mainENTRY_T0_init-->mainENTRY_T0_init-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26888#mainENTRY_T0_init-D14 [1354] mainENTRY_T0_init-D14-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26889#havocProcedureENTRY_T0_init [1376] havocProcedureENTRY_T0_init-->L211_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 26771#L211_T0_init [1258] L211_T0_init-->L212_T0_init: Formula: (not v_forward_26)  InVars {}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[forward] 26772#L212_T0_init [1335] L212_T0_init-->L213_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 26867#L213_T0_init [1536] L213_T0_init-->L214_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_42) (< v_standard_metadata.ingress_port_42 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[] 26848#L214_T0_init [1319] L214_T0_init-->L215_T0_init: Formula: (= v_standard_metadata.egress_spec_22 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_22}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 26849#L215_T0_init [1601] L215_T0_init-->L216_T0_init: Formula: (= 0 v_standard_metadata.egress_port_22)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_22}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 26721#L216_T0_init [1218] L216_T0_init-->L217_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 26722#L217_T0_init [1537] L217_T0_init-->L218_T0_init: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 26868#L218_T0_init [1337] L218_T0_init-->L219_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 26869#L219_T0_init [1348] L219_T0_init-->L220_T0_init: Formula: (and (< v_standard_metadata.packet_length_9 4294967296) (<= 0 v_standard_metadata.packet_length_9))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_9}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[] 26883#L220_T0_init [1693] L220_T0_init-->L221_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 26892#L221_T0_init [1356] L221_T0_init-->L222_T0_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_13) (< v_standard_metadata.enq_timestamp_13 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[] 26555#L222_T0_init [1119] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 26526#L223_T0_init [1104] L223_T0_init-->L224_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 26527#L224_T0_init [1548] L224_T0_init-->L225_T0_init: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 26618#L225_T0_init [1150] L225_T0_init-->L226_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 26521#L226_T0_init [1102] L226_T0_init-->L227_T0_init: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_14) (< v_standard_metadata.deq_qdepth_14 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[] 26522#L227_T0_init [1419] L227_T0_init-->L228_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 26743#L228_T0_init [1235] L228_T0_init-->L229_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_19) (< v_standard_metadata.ingress_global_timestamp_19 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_19}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_19}  AuxVars[]  AssignedVars[] 26744#L229_T0_init [1491] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 26506#L230_T0_init [1093] L230_T0_init-->L231_T0_init: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 26507#L231_T0_init [1129] L231_T0_init-->L232_T0_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 26573#L232_T0_init [1184] L232_T0_init-->L233_T0_init: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 26678#L233_T0_init [1639] L233_T0_init-->L234_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 26619#L234_T0_init [1151] L234_T0_init-->L235_T0_init: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 26598#L235_T0_init [1142] L235_T0_init-->L236_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 26599#L236_T0_init [1617] L236_T0_init-->L237_T0_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 26857#L237_T0_init [1324] L237_T0_init-->L238_T0_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ethernet_2 false))  InVars {emit=v_emit_12, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_11, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 26758#L238_T0_init [1246] L238_T0_init-->L239_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 26759#L239_T0_init [1506] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 26831#L240_T0_init [1300] L240_T0_init-->L241_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 26561#L241_T0_init [1123] L241_T0_init-->L242_T0_init: Formula: (and (< v_hdr.ethernet.etherType_33 65536) (<= 0 v_hdr.ethernet.etherType_33))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[] 26562#L242_T0_init [1604] L242_T0_init-->L243_T0_init: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 27048#L243_T0_init [1642] L243_T0_init-->L244_T0_init: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_2 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 26925#L244_T0_init [1392] L244_T0_init-->L245_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 26926#L245_T0_init [1613] L245_T0_init-->L246_T0_init: Formula: (and (<= 0 v_hdr.topology.identifier_11) (< v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 26924#L246_T0_init [1391] L246_T0_init-->L247_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[hdr.topology.port] 26731#L247_T0_init [1226] L247_T0_init-->L248_T0_init: Formula: (and (<= 0 v_hdr.topology.port_15) (< v_hdr.topology.port_15 65536))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 26732#L248_T0_init [1563] L248_T0_init-->L249_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[hdr.topology.prefix] 27026#L249_T0_init [1680] L249_T0_init-->L250_T0_init: Formula: (and (<= 0 v_hdr.topology.prefix_14) (< v_hdr.topology.prefix_14 4294967296))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_14}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[] 26808#L250_T0_init [1287] L250_T0_init-->L251_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 26809#L251_T0_init [1401] L251_T0_init-->L252_T0_init: Formula: (and (<= 0 v_hdr.topology.mac_11) (< v_hdr.topology.mac_11 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 26890#L252_T0_init [1355] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 26891#L253_T0_init [1382] L253_T0_init-->L254_T0_init: Formula: (and (< v_meta.intrinsic_metadata.ingress_global_timestamp_11 281474976710656) (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_11))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[] 26859#L254_T0_init [1326] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 26491#L255_T0_init [1088] L255_T0_init-->L256_T0_init: Formula: (and (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_14) (< v_meta.intrinsic_metadata.egress_global_timestamp_14 281474976710656))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_14}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[] 26493#L256_T0_init [1333] L256_T0_init-->L257_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 26682#L257_T0_init [1187] L257_T0_init-->L258_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 26683#L258_T0_init [1656] L258_T0_init-->L259_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 26994#L259_T0_init [1478] L259_T0_init-->L260_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 26674#L260_T0_init [1181] L260_T0_init-->L261_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 26675#L261_T0_init [1633] L261_T0_init-->L262_T0_init: Formula: (= v_meta.accepted_30 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_30}  AuxVars[]  AssignedVars[meta.accepted] 26843#L262_T0_init [1314] L262_T0_init-->L263_T0_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 26844#L263_T0_init [1370] L263_T0_init-->L264_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 26902#L264_T0_init [1647] L264_T0_init-->L265_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 27014#L265_T0_init [1530] L265_T0_init-->L266_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 26798#L266_T0_init [1278] L266_T0_init-->L267_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 26799#L267_T0_init [1439] L267_T0_init-->L268_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 26875#L268_T0_init [1342] L268_T0_init-->L269_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 26876#L269_T0_init [1596] L269_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 27043#havocProcedureFINAL_T0_init [1605] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26776#havocProcedureEXIT_T0_init >[1800] havocProcedureEXIT_T0_init-->L346-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26630#L346-D65 [1157] L346-D65-->L346_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26604#L346_T0_init [1193] L346_T0_init-->L346_T0_init-D32: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26689#L346_T0_init-D32 [1208] L346_T0_init-D32-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26672#_parser_packetParserENTRY_T0_init [1180] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26673#_parser_packetParserENTRY_T0_init-D59 [1587] _parser_packetParserENTRY_T0_init-D59-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26816#startENTRY_T0_init [1292] startENTRY_T0_init-->L440_T0_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 26817#L440_T0_init [1644] L440_T0_init-->L440-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_38 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  AuxVars[]  AssignedVars[] 26966#L440-1_T0_init [1438] L440-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26825#startEXIT_T0_init >[1821] startEXIT_T0_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26826#_parser_packetParserFINAL-D83 [1301] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26603#_parser_packetParserFINAL_T0_init [1146] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26605#_parser_packetParserEXIT_T0_init >[1718] _parser_packetParserEXIT_T0_init-->L347-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26807#L347-D71 [1285] L347-D71-->L347_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26643#L347_T0_init [1452] L347_T0_init-->L347_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26884#L347_T0_init-D5 [1349] L347_T0_init-D5-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26642#verifyChecksumFINAL_T0_init [1161] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26644#verifyChecksumEXIT_T0_init >[1711] verifyChecksumEXIT_T0_init-->L348-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26652#L348-D74 [1400] L348-D74-->L348_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26578#L348_T0_init [1614] L348_T0_init-->L348_T0_init-D29: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26577#L348_T0_init-D29 [1132] L348_T0_init-D29-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26579#ingressENTRY_T0_init [1144] ingressENTRY_T0_init-->L288_T0_init: Formula: (not (= v_hdr.ethernet.etherType_23 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  AuxVars[]  AssignedVars[] 26600#L288_T0_init [1490] L288_T0_init-->L289_T0_init: Formula: (= v_meta.accepted_27 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 26714#L289_T0_init [1212] L289_T0_init-->L290_T0_init: Formula: (= 56577 v_hdr.ethernet.etherType_20)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 26658#L290_T0_init [1594] L290_T0_init-->L290_T0_init-D20: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 27042#L290_T0_init-D20 [1607] L290_T0_init-D20-->protect_c_period.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26939#protect_c_period.applyENTRY_T0_init [1409] protect_c_period.applyENTRY_T0_init-->L396_T0_init: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_24))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_24}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_24}  AuxVars[]  AssignedVars[] 26911#L396_T0_init [1381] L396_T0_init-->L396-1_T0_init: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_20))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_20}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_20}  AuxVars[]  AssignedVars[] 26908#L396-1_T0_init [1472] L396-1_T0_init-->protect_c_period.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26657#protect_c_period.applyEXIT_T0_init >[1801] protect_c_period.applyEXIT_T0_init-->L290-1-D116: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26659#L290-1-D116 [1658] L290-1-D116-->L290-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26575#L290-1_T0_init [1257] L290-1_T0_init-->L290-1_T0_init-D47: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26741#L290-1_T0_init-D47 [1234] L290-1_T0_init-D47-->protect_c_port_config.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26742#protect_c_port_config.applyENTRY_T0_init [1646] protect_c_port_config.applyENTRY_T0_init-->L408_T0_init: Formula: (not (= v_protect_c_port_config.action_run_20 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  AuxVars[]  AssignedVars[] 26591#L408_T0_init [1139] L408_T0_init-->L408-1_T0_init: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_18))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  AuxVars[]  AssignedVars[] 26574#L408-1_T0_init [1130] L408-1_T0_init-->protect_c_port_config.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26576#protect_c_port_config.applyEXIT_T0_init >[1733] protect_c_port_config.applyEXIT_T0_init-->L291-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26590#L291-D68 [1250] L291-D68-->L291_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26761#L291_T0_init [1630] L291_T0_init-->L293_T0_init: Formula: (= v_protect_c_accepted_12 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_12}  AuxVars[]  AssignedVars[protect_c_accepted] 26655#L293_T0_init [1171] L293_T0_init-->L294_T0_init: Formula: (= v_protect_c_time_16 v_standard_metadata.ingress_global_timestamp_13)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  OutVars{protect_c_time=v_protect_c_time_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[protect_c_time] 26656#L294_T0_init [1315] L294_T0_init-->L296_T0_init: Formula: (= v_meta.primary_16 v_standard_metadata.ingress_port_18)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_18, meta.primary=v_meta.primary_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_18, meta.primary=v_meta.primary_16}  AuxVars[]  AssignedVars[] 26650#L296_T0_init [1167] L296_T0_init-->L296_T0_init-D2: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index]< 26651#L296_T0_init-D2 [1459] L296_T0_init-D2-->protect_c_last_primary.writeENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26979#protect_c_last_primary.writeENTRY_T0_init [1602] protect_c_last_primary.writeENTRY_T0_init-->protect_c_last_primary.writeFINAL_T0_init: Formula: (= (store v_protect_c_last_primary_24 v_protect_c_last_primary.write_index_4 v_protect_c_last_primary.write_value_4) v_protect_c_last_primary_23)  InVars {protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_4, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_4, protect_c_last_primary=v_protect_c_last_primary_24}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_4, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_4, protect_c_last_primary=v_protect_c_last_primary_23}  AuxVars[]  AssignedVars[protect_c_last_primary] 26827#protect_c_last_primary.writeFINAL_T0_init [1297] protect_c_last_primary.writeFINAL_T0_init-->protect_c_last_primary.writeEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26828#protect_c_last_primary.writeEXIT_T0_init >[1775] protect_c_last_primary.writeEXIT_T0_init-->L296-1-D107: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index] 27010#L296-1-D107 [1527] L296-1-D107-->L296-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26930#L296-1_T0_init [1397] L296-1_T0_init-->L300-1_T0_init: Formula: (= v_protect_c_accepted_14 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_14}  AuxVars[]  AssignedVars[protect_c_accepted] 26931#L300-1_T0_init [1550] L300-1_T0_init-->L289-2_T0_init: Formula: (= v_protect_c_accepted_13 v_meta.accepted_16)  InVars {protect_c_accepted=v_protect_c_accepted_13}  OutVars{protect_c_accepted=v_protect_c_accepted_13, meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[meta.accepted] 27113#L289-2_T0_init [1673] L289-2_T0_init-->L311_T0_init: Formula: (= v_meta.accepted_17 1)  InVars {meta.accepted=v_meta.accepted_17}  OutVars{meta.accepted=v_meta.accepted_17}  AuxVars[]  AssignedVars[] 26684#L311_T0_init [1611] L311_T0_init-->L311_T0_init-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 27027#L311_T0_init-D53 [1564] L311_T0_init-D53-->l2_c_l2_forwarding.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27028#l2_c_l2_forwarding.applyENTRY_T0_init [1698] l2_c_l2_forwarding.applyENTRY_T0_init-->L339_T0_init: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_18))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_18}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_18}  AuxVars[]  AssignedVars[] 27112#L339_T0_init [1099] L339_T0_init-->L339-1_T0_init: Formula: (not (= v_l2_c_l2_forwarding.action_run_16 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  AuxVars[]  AssignedVars[] 27046#L339-1_T0_init [1600] L339-1_T0_init-->l2_c_l2_forwarding.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27047#l2_c_l2_forwarding.applyEXIT_T0_init >[1791] l2_c_l2_forwarding.applyEXIT_T0_init-->L310-D110: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27149#L310-D110 [1507] L310-D110-->L310_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27148#L310_T0_init [1200] L310_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27107#ingressEXIT_T0_init >[1803] ingressEXIT_T0_init-->L349-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27106#L349-D122 [1526] L349-D122-->L349_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27102#L349_T0_init [1578] L349_T0_init-->L349_T0_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 27103#L349_T0_init-D41 [1695] L349_T0_init-D41-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27104#egressFINAL_T0_init [1429] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27101#egressEXIT_T0_init >[1787] egressEXIT_T0_init-->L350-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27099#L350-D101 [1456] L350-D101-->L350_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27092#L350_T0_init [1549] L350_T0_init-->L350_T0_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 27093#L350_T0_init-D11 [1311] L350_T0_init-D11-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27094#createChecksumFINAL_T0_init [1280] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27091#createChecksumEXIT_T0_init >[1811] createChecksumEXIT_T0_init-->L351-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27089#L351-D86 [1501] L351-D86-->L351_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27084#L351_T0_init [1634] L351_T0_init-->L353_T0_init: Formula: (not v_forward_27)  InVars {forward=v_forward_27}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[] 27081#L353_T0_init [1095] L353_T0_init-->L352-1_T0_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 27078#L352-1_T0_init [1083] L352-1_T0_init-->L356_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_36 0))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {meta.accepted=v_meta.accepted_36}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.accepted=v_meta.accepted_36}  AuxVars[]  AssignedVars[_p4ltl_0] 27076#L356_T0_init [1255] L356_T0_init-->L357_T0_init: Formula: (= v__p4ltl_2_7 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_20 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_20}  OutVars{_p4ltl_2=v__p4ltl_2_7, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_20}  AuxVars[]  AssignedVars[_p4ltl_2] 27072#L357_T0_init [1304] L357_T0_init-->L358_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_2_10 v_meta.period_32))) (or (and (not v__p4ltl_1_8) (not .cse0)) (and v__p4ltl_1_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_10, meta.period=v_meta.period_32}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_32}  AuxVars[]  AssignedVars[_p4ltl_1] 27071#L358_T0_init [1677] L358_T0_init-->L359_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_50 v_meta.secondary_28))) (or (and v__p4ltl_3_8 .cse0) (and (not .cse0) (not v__p4ltl_3_8))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_50, meta.secondary=v_meta.secondary_28}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.secondary=v_meta.secondary_28, standard_metadata.ingress_port=v_standard_metadata.ingress_port_50}  AuxVars[]  AssignedVars[_p4ltl_3] 27070#L359_T0_init [1343] L359_T0_init-->L360_T0_init: Formula: (let ((.cse0 (= v_meta.primary_27 v_standard_metadata.ingress_port_47))) (or (and (not .cse0) (not v__p4ltl_4_8)) (and v__p4ltl_4_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_47, meta.primary=v_meta.primary_27}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_47, meta.primary=v_meta.primary_27, _p4ltl_4=v__p4ltl_4_8}  AuxVars[]  AssignedVars[_p4ltl_4] 27069#L360_T0_init [1173] L360_T0_init-->L361_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_33 1))) (or (and (not v__p4ltl_5_6) (not .cse0)) (and v__p4ltl_5_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_33}  OutVars{_p4ltl_5=v__p4ltl_5_6, meta.accepted=v_meta.accepted_33}  AuxVars[]  AssignedVars[_p4ltl_5] 27068#L361_T0_init [1244] L361_T0_init-->L362_T0_init: Formula: (let ((.cse0 (= v_meta.primary_28 v_meta.secondary_25))) (or (and .cse0 (not v__p4ltl_6_6)) (and v__p4ltl_6_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_28, meta.secondary=v_meta.secondary_25}  OutVars{meta.secondary=v_meta.secondary_25, _p4ltl_6=v__p4ltl_6_6, meta.primary=v_meta.primary_28}  AuxVars[]  AssignedVars[_p4ltl_6] 27067#L362_T0_init [1079] L362_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_34))) (or (and v__p4ltl_7_6 .cse0) (and (not .cse0) (not v__p4ltl_7_6))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  OutVars{_p4ltl_7=v__p4ltl_7_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  AuxVars[]  AssignedVars[_p4ltl_7] 27066#mainFINAL_T0_init [1352] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27065#mainEXIT_T0_init >[1825] mainEXIT_T0_init-->L368-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27064#L368-1-D104 [1228] L368-1-D104-->L368-1_accept_S2: Formula: (and v__p4ltl_5_9 v__p4ltl_4_9 v__p4ltl_7_10 v__p4ltl_6_10)  InVars {_p4ltl_6=v__p4ltl_6_10, _p4ltl_7=v__p4ltl_7_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_6=v__p4ltl_6_10, _p4ltl_7=v__p4ltl_7_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 26645#L368-1_accept_S2 [1163] L368-1_accept_S2-->L368_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26470#L368_accept_S2 [1424] L368_accept_S2-->L368_accept_S2-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26954#L368_accept_S2-D9 [1521] L368_accept_S2-D9-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26476#mainENTRY_accept_S2 [1105] mainENTRY_accept_S2-->mainENTRY_accept_S2-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26528#mainENTRY_accept_S2-D15 [1678] mainENTRY_accept_S2-D15-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26971#havocProcedureENTRY_accept_S2 [1445] havocProcedureENTRY_accept_S2-->L211_accept_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 26972#L211_accept_S2 [1662] L211_accept_S2-->L212_accept_S2: Formula: (not v_forward_25)  InVars {}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[forward] 26805#L212_accept_S2 [1283] L212_accept_S2-->L213_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_43}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 26806#L213_accept_S2 [1500] L213_accept_S2-->L214_accept_S2: Formula: (and (<= 0 v_standard_metadata.ingress_port_40) (< v_standard_metadata.ingress_port_40 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[] 26735#L214_accept_S2 [1230] L214_accept_S2-->L215_accept_S2: Formula: (= v_standard_metadata.egress_spec_24 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_24}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 26736#L215_accept_S2 [1627] L215_accept_S2-->L216_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_24)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_24}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 26870#L216_accept_S2 [1338] L216_accept_S2-->L217_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 26871#L217_accept_S2 [1558] L217_accept_S2-->L218_accept_S2: Formula: (and (< v_standard_metadata.instance_type_13 4294967296) (<= 0 v_standard_metadata.instance_type_13))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_13}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[] 26960#L218_accept_S2 [1433] L218_accept_S2-->L219_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 26961#L219_accept_S2 [1691] L219_accept_S2-->L220_accept_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 26841#L220_accept_S2 [1313] L220_accept_S2-->L221_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 26781#L221_accept_S2 [1267] L221_accept_S2-->L222_accept_S2: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 26667#L222_accept_S2 [1176] L222_accept_S2-->L223_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 26668#L223_accept_S2 [1687] L223_accept_S2-->L224_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 26800#L224_accept_S2 [1279] L224_accept_S2-->L225_accept_S2: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_11) (< v_standard_metadata.deq_timedelta_11 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[] 26669#L225_accept_S2 [1177] L225_accept_S2-->L226_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 26670#L226_accept_S2 [1531] L226_accept_S2-->L227_accept_S2: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 26621#L227_accept_S2 [1153] L227_accept_S2-->L228_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 26475#L228_accept_S2 [1082] L228_accept_S2-->L229_accept_S2: Formula: (and (< v_standard_metadata.ingress_global_timestamp_18 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_18))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[] 26477#L229_accept_S2 [1112] L229_accept_S2-->L230_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 26543#L230_accept_S2 [1648] L230_accept_S2-->L231_accept_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_12) (< v_standard_metadata.egress_global_timestamp_12 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[] 26872#L231_accept_S2 [1339] L231_accept_S2-->L232_accept_S2: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 26610#L232_accept_S2 [1149] L232_accept_S2-->L233_accept_S2: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 26611#L233_accept_S2 [1410] L233_accept_S2-->L234_accept_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 26725#L234_accept_S2 [1220] L234_accept_S2-->L235_accept_S2: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 26692#L235_accept_S2 [1196] L235_accept_S2-->L236_accept_S2: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 26693#L236_accept_S2 [1663] L236_accept_S2-->L237_accept_S2: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 26753#L237_accept_S2 [1241] L237_accept_S2-->L238_accept_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_3 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 26686#L238_accept_S2 [1191] L238_accept_S2-->L239_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 26687#L239_accept_S2 [1386] L239_accept_S2-->L240_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 26917#L240_accept_S2 [1387] L240_accept_S2-->L241_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 26918#L241_accept_S2 [1535] L241_accept_S2-->L242_accept_S2: Formula: (and (< v_hdr.ethernet.etherType_30 65536) (<= 0 v_hdr.ethernet.etherType_30))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 26837#L242_accept_S2 [1309] L242_accept_S2-->L243_accept_S2: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 26835#L243_accept_S2 [1306] L243_accept_S2-->L244_accept_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.topology_4 false))  InVars {emit=v_emit_22, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_21, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 26836#L244_accept_S2 [1407] L244_accept_S2-->L245_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 26938#L245_accept_S2 [1453] L245_accept_S2-->L246_accept_S2: Formula: (and (< v_hdr.topology.identifier_13 4294967296) (<= 0 v_hdr.topology.identifier_13))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_13}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[] 26915#L246_accept_S2 [1385] L246_accept_S2-->L247_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 26916#L247_accept_S2 [1561] L247_accept_S2-->L248_accept_S2: Formula: (and (< v_hdr.topology.port_20 65536) (<= 0 v_hdr.topology.port_20))  InVars {hdr.topology.port=v_hdr.topology.port_20}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[] 26854#L248_accept_S2 [1321] L248_accept_S2-->L249_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[hdr.topology.prefix] 26855#L249_accept_S2 [1699] L249_accept_S2-->L250_accept_S2: Formula: (and (< v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 27038#L250_accept_S2 [1586] L250_accept_S2-->L251_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 26814#L251_accept_S2 [1291] L251_accept_S2-->L252_accept_S2: Formula: (and (<= 0 v_hdr.topology.mac_14) (< v_hdr.topology.mac_14 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_14}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[] 26815#L252_accept_S2 [1396] L252_accept_S2-->L253_accept_S2: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 26929#L253_accept_S2 [1464] L253_accept_S2-->L254_accept_S2: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_9) (< v_meta.intrinsic_metadata.ingress_global_timestamp_9 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 26877#L254_accept_S2 [1344] L254_accept_S2-->L255_accept_S2: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 26878#L255_accept_S2 [1353] L255_accept_S2-->L256_accept_S2: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_10))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 26887#L256_accept_S2 [1584] L256_accept_S2-->L257_accept_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 27019#L257_accept_S2 [1544] L257_accept_S2-->L258_accept_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 26955#L258_accept_S2 [1425] L258_accept_S2-->L259_accept_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 26956#L259_accept_S2 [1559] L259_accept_S2-->L260_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 26752#L260_accept_S2 [1240] L260_accept_S2-->L261_accept_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 26634#L261_accept_S2 [1158] L261_accept_S2-->L262_accept_S2: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 26635#L262_accept_S2 [1416] L262_accept_S2-->L263_accept_S2: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 26904#L263_accept_S2 [1373] L263_accept_S2-->L264_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 26905#L264_accept_S2 [1395] L264_accept_S2-->L265_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 26502#L265_accept_S2 [1091] L265_accept_S2-->L266_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 26503#L266_accept_S2 [1262] L266_accept_S2-->L267_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 26777#L267_accept_S2 [1509] L267_accept_S2-->L268_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 26981#L268_accept_S2 [1465] L268_accept_S2-->L269_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 26982#L269_accept_S2 [1511] L269_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 26940#havocProcedureFINAL_accept_S2 [1411] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26893#havocProcedureEXIT_accept_S2 >[1767] havocProcedureEXIT_accept_S2-->L346-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26894#L346-D66 [1398] L346-D66-->L346_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26616#L346_accept_S2 [1624] L346_accept_S2-->L346_accept_S2-D33: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26919#L346_accept_S2-D33 [1388] L346_accept_S2-D33-->_parser_packetParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26536#_parser_packetParserENTRY_accept_S2 [1552] _parser_packetParserENTRY_accept_S2-->_parser_packetParserENTRY_accept_S2-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 27024#_parser_packetParserENTRY_accept_S2-D60 [1572] _parser_packetParserENTRY_accept_S2-D60-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26535#startENTRY_accept_S2 [1109] startENTRY_accept_S2-->L440_accept_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 26537#L440_accept_S2 [1525] L440_accept_S2-->L440-1_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_42 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[] 27009#L440-1_accept_S2 [1668] L440-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26739#startEXIT_accept_S2 >[1745] startEXIT_accept_S2-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26740#_parser_packetParserFINAL-D84 [1546] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27004#_parser_packetParserFINAL_accept_S2 [1504] _parser_packetParserFINAL_accept_S2-->_parser_packetParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26615#_parser_packetParserEXIT_accept_S2 >[1818] _parser_packetParserEXIT_accept_S2-->L347-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26617#L347-D72 [1621] L347-D72-->L347_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26608#L347_accept_S2 [1148] L347_accept_S2-->L347_accept_S2-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26609#L347_accept_S2-D6 [1450] L347_accept_S2-D6-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26679#verifyChecksumFINAL_accept_S2 [1185] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26680#verifyChecksumEXIT_accept_S2 >[1861] verifyChecksumEXIT_accept_S2-->L348-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26762#L348-D75 [1565] L348-D75-->L348_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26480#L348_accept_S2 [1084] L348_accept_S2-->L348_accept_S2-D30: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26481#L348_accept_S2-D30 [1592] L348_accept_S2-D30-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26948#ingressENTRY_accept_S2 [1418] ingressENTRY_accept_S2-->L288_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 26949#L288_accept_S2 [1422] L288_accept_S2-->L289_accept_S2: Formula: (= v_meta.accepted_22 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[meta.accepted] 26873#L289_accept_S2 [1340] L289_accept_S2-->L290_accept_S2: Formula: (= 56577 v_hdr.ethernet.etherType_24)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[] 26513#L290_accept_S2 [1652] L290_accept_S2-->L290_accept_S2-D21: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26975#L290_accept_S2-D21 [1448] L290_accept_S2-D21-->protect_c_period.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26690#protect_c_period.applyENTRY_accept_S2 [1195] protect_c_period.applyENTRY_accept_S2-->L396_accept_S2: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_18))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_18}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_18}  AuxVars[]  AssignedVars[] 26691#L396_accept_S2 [1676] L396_accept_S2-->L396-1_accept_S2: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_26))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_26}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_26}  AuxVars[]  AssignedVars[] 26514#L396-1_accept_S2 [1281] L396-1_accept_S2-->protect_c_period.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26802#protect_c_period.applyEXIT_accept_S2 >[1845] protect_c_period.applyEXIT_accept_S2-->L290-1-D117: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26951#L290-1-D117 [1519] L290-1-D117-->L290-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26486#L290-1_accept_S2 [1131] L290-1_accept_S2-->L290-1_accept_S2-D48: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26538#L290-1_accept_S2-D48 [1110] L290-1_accept_S2-D48-->protect_c_port_config.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26539#protect_c_port_config.applyENTRY_accept_S2 [1580] protect_c_port_config.applyENTRY_accept_S2-->L408_accept_S2: Formula: (not (= v_protect_c_port_config.action_run_16 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_16}  AuxVars[]  AssignedVars[] 26980#L408_accept_S2 [1463] L408_accept_S2-->L408-1_accept_S2: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_24))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_24}  AuxVars[]  AssignedVars[] 26494#L408-1_accept_S2 [1089] L408-1_accept_S2-->protect_c_port_config.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26495#protect_c_port_config.applyEXIT_accept_S2 >[1707] protect_c_port_config.applyEXIT_accept_S2-->L291-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26697#L291-D69 [1198] L291-D69-->L291_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26698#L291_accept_S2 [1202] L291_accept_S2-->L293_accept_S2: Formula: (= v_protect_c_accepted_19 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_19}  AuxVars[]  AssignedVars[protect_c_accepted] 26704#L293_accept_S2 [1347] L293_accept_S2-->L294_accept_S2: Formula: (= v_protect_c_time_14 v_standard_metadata.ingress_global_timestamp_11)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{protect_c_time=v_protect_c_time_14, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[protect_c_time] 26882#L294_accept_S2 [1581] L294_accept_S2-->L296_accept_S2: Formula: (= v_meta.primary_18 v_standard_metadata.ingress_port_29)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_29, meta.primary=v_meta.primary_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_29, meta.primary=v_meta.primary_18}  AuxVars[]  AssignedVars[] 26846#L296_accept_S2 [1573] L296_accept_S2-->L296_accept_S2-D3: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index]< 26845#L296_accept_S2-D3 [1318] L296_accept_S2-D3-->protect_c_last_primary.writeENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26847#protect_c_last_primary.writeENTRY_accept_S2 [1329] protect_c_last_primary.writeENTRY_accept_S2-->protect_c_last_primary.writeFINAL_accept_S2: Formula: (= (store v_protect_c_last_primary_22 v_protect_c_last_primary.write_index_3 v_protect_c_last_primary.write_value_3) v_protect_c_last_primary_21)  InVars {protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_3, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_3, protect_c_last_primary=v_protect_c_last_primary_22}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_3, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_3, protect_c_last_primary=v_protect_c_last_primary_21}  AuxVars[]  AssignedVars[protect_c_last_primary] 26861#protect_c_last_primary.writeFINAL_accept_S2 [1562] protect_c_last_primary.writeFINAL_accept_S2-->protect_c_last_primary.writeEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27025#protect_c_last_primary.writeEXIT_accept_S2 >[1790] protect_c_last_primary.writeEXIT_accept_S2-->L296-1-D108: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index] 26860#L296-1-D108 [1327] L296-1-D108-->L296-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26794#L296-1_accept_S2 [1273] L296-1_accept_S2-->L300-1_accept_S2: Formula: (= v_protect_c_accepted_22 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_22}  AuxVars[]  AssignedVars[protect_c_accepted] 26606#L300-1_accept_S2 [1147] L300-1_accept_S2-->L289-2_accept_S2: Formula: (= v_protect_c_accepted_16 v_meta.accepted_20)  InVars {protect_c_accepted=v_protect_c_accepted_16}  OutVars{protect_c_accepted=v_protect_c_accepted_16, meta.accepted=v_meta.accepted_20}  AuxVars[]  AssignedVars[meta.accepted] 26607#L289-2_accept_S2 [1307] L289-2_accept_S2-->L311_accept_S2: Formula: (= v_meta.accepted_25 1)  InVars {meta.accepted=v_meta.accepted_25}  OutVars{meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[] 26747#L311_accept_S2 [1632] L311_accept_S2-->L311_accept_S2-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 27005#L311_accept_S2-D54 [1512] L311_accept_S2-D54-->l2_c_l2_forwarding.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26988#l2_c_l2_forwarding.applyENTRY_accept_S2 [1470] l2_c_l2_forwarding.applyENTRY_accept_S2-->L339_accept_S2: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_22))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  AuxVars[]  AssignedVars[] 26989#L339_accept_S2 [1523] L339_accept_S2-->L339-1_accept_S2: Formula: (not (= v_l2_c_l2_forwarding.action_run_24 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_24}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_24}  AuxVars[]  AssignedVars[] 26795#L339-1_accept_S2 [1640] L339-1_accept_S2-->l2_c_l2_forwarding.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26946#l2_c_l2_forwarding.applyEXIT_accept_S2 >[1866] l2_c_l2_forwarding.applyEXIT_accept_S2-->L310-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26947#L310-D111 [1520] L310-D111-->L310_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27007#L310_accept_S2 [1533] L310_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26983#ingressEXIT_accept_S2 >[1744] ingressEXIT_accept_S2-->L349-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26984#L349-D123 [1682] L349-D123-->L349_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26500#L349_accept_S2 [1547] L349_accept_S2-->L349_accept_S2-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 27021#L349_accept_S2-D42 [1588] L349_accept_S2-D42-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27039#egressFINAL_accept_S2 [1253] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26499#egressEXIT_accept_S2 >[1832] egressEXIT_accept_S2-->L350-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26501#L350-D102 [1423] L350-D102-->L350_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26852#L350_accept_S2 [1631] L350_accept_S2-->L350_accept_S2-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 27050#L350_accept_S2-D12 [1618] L350_accept_S2-D12-->createChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26851#createChecksumFINAL_accept_S2 [1322] createChecksumFINAL_accept_S2-->createChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26853#createChecksumEXIT_accept_S2 >[1766] createChecksumEXIT_accept_S2-->L351-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26991#L351-D87 [1476] L351-D87-->L351_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26992#L351_accept_S2 [1685] L351_accept_S2-->L353_accept_S2: Formula: (not v_forward_31)  InVars {forward=v_forward_31}  OutVars{forward=v_forward_31}  AuxVars[]  AssignedVars[] 27001#L353_accept_S2 [1494] L353_accept_S2-->L352-1_accept_S2: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 26995#L352-1_accept_S2 [1483] L352-1_accept_S2-->L356_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_32 0))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_32}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.accepted=v_meta.accepted_32}  AuxVars[]  AssignedVars[_p4ltl_0] 26996#L356_accept_S2 [1669] L356_accept_S2-->L357_accept_S2: Formula: (= v__p4ltl_2_11 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_21 281474976710656) (* (mod (select v_protect_c_last_primary_17 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_21}  OutVars{_p4ltl_2=v__p4ltl_2_11, protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_21}  AuxVars[]  AssignedVars[_p4ltl_2] 27016#L357_accept_S2 [1538] L357_accept_S2-->L358_accept_S2: Formula: (let ((.cse0 (<= v__p4ltl_2_8 v_meta.period_30))) (or (and v__p4ltl_1_6 .cse0) (and (not .cse0) (not v__p4ltl_1_6))))  InVars {_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_30}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_1=v__p4ltl_1_6, meta.period=v_meta.period_30}  AuxVars[]  AssignedVars[_p4ltl_1] 26469#L358_accept_S2 [1080] L358_accept_S2-->L359_accept_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_49 v_meta.secondary_27))) (or (and (not v__p4ltl_3_7) (not .cse0)) (and v__p4ltl_3_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_49, meta.secondary=v_meta.secondary_27}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.secondary=v_meta.secondary_27, standard_metadata.ingress_port=v_standard_metadata.ingress_port_49}  AuxVars[]  AssignedVars[_p4ltl_3] 26471#L359_accept_S2 [1156] L359_accept_S2-->L360_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_25 v_standard_metadata.ingress_port_45))) (or (and (not v__p4ltl_4_6) (not .cse0)) (and v__p4ltl_4_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 26624#L360_accept_S2 [1296] L360_accept_S2-->L361_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_35 1))) (or (and (not .cse0) (not v__p4ltl_5_8)) (and v__p4ltl_5_8 .cse0)))  InVars {meta.accepted=v_meta.accepted_35}  OutVars{_p4ltl_5=v__p4ltl_5_8, meta.accepted=v_meta.accepted_35}  AuxVars[]  AssignedVars[_p4ltl_5] 26812#L361_accept_S2 [1290] L361_accept_S2-->L362_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_30 v_meta.secondary_30))) (or (and v__p4ltl_6_8 (not .cse0)) (and (not v__p4ltl_6_8) .cse0)))  InVars {meta.primary=v_meta.primary_30, meta.secondary=v_meta.secondary_30}  OutVars{meta.secondary=v_meta.secondary_30, _p4ltl_6=v__p4ltl_6_8, meta.primary=v_meta.primary_30}  AuxVars[]  AssignedVars[_p4ltl_6] 26813#L362_accept_S2 [1336] L362_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_36))) (or (and .cse0 v__p4ltl_7_8) (and (not v__p4ltl_7_8) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  OutVars{_p4ltl_7=v__p4ltl_7_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  AuxVars[]  AssignedVars[_p4ltl_7] 26788#mainFINAL_accept_S2 [1270] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26789#mainEXIT_accept_S2 >[1749] mainEXIT_accept_S2-->L368-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26942#L368-1-D105 [1414] L368-1-D105-->L368-1_accept_S3: Formula: (and v__p4ltl_1_9 v__p4ltl_3_9 v__p4ltl_7_12 v__p4ltl_6_12 (not v__p4ltl_0_9))  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  AuxVars[]  AssignedVars[] 26943#L368-1_accept_S3 
[2023-02-06 19:10:00,653 INFO  L754   eck$LassoCheckResult]: Loop: 26943#L368-1_accept_S3 [1431] L368-1_accept_S3-->L368_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26520#L368_accept_S3 [1277] L368_accept_S3-->L368_accept_S3-D7: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26519#L368_accept_S3-D7 [1101] L368_accept_S3-D7-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26483#mainENTRY_accept_S3 [1518] mainENTRY_accept_S3-->mainENTRY_accept_S3-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 27008#mainENTRY_accept_S3-D13 [1667] mainENTRY_accept_S3-D13-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27051#havocProcedureENTRY_accept_S3 [1638] havocProcedureENTRY_accept_S3-->L211_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 27052#L211_accept_S3 [1696] L211_accept_S3-->L212_accept_S3: Formula: (not v_forward_24)  InVars {}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[forward] 26829#L212_accept_S3 [1298] L212_accept_S3-->L213_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_44}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 26830#L213_accept_S3 [1488] L213_accept_S3-->L214_accept_S3: Formula: (and (<= 0 v_standard_metadata.ingress_port_41) (< v_standard_metadata.ingress_port_41 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_41}  AuxVars[]  AssignedVars[] 27000#L214_accept_S3 [1510] L214_accept_S3-->L215_accept_S3: Formula: (= v_standard_metadata.egress_spec_23 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_23}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 26716#L215_accept_S3 [1217] L215_accept_S3-->L216_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_23)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_23}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 26717#L216_accept_S3 [1499] L216_accept_S3-->L217_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 26962#L217_accept_S3 [1434] L217_accept_S3-->L218_accept_S3: Formula: (and (<= 0 v_standard_metadata.instance_type_14) (< v_standard_metadata.instance_type_14 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_14}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[] 26963#L218_accept_S3 [1664] L218_accept_S3-->L219_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 26653#L219_accept_S3 [1170] L219_accept_S3-->L220_accept_S3: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 26654#L220_accept_S3 [1574] L220_accept_S3-->L221_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 26959#L221_accept_S3 [1430] L221_accept_S3-->L222_accept_S3: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_12) (< v_standard_metadata.enq_timestamp_12 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[] 26865#L222_accept_S3 [1334] L222_accept_S3-->L223_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 26866#L223_accept_S3 [1360] L223_accept_S3-->L224_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 26895#L224_accept_S3 [1440] L224_accept_S3-->L225_accept_S3: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 26967#L225_accept_S3 [1657] L225_accept_S3-->L226_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 26482#L226_accept_S3 [1085] L226_accept_S3-->L227_accept_S3: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 26484#L227_accept_S3 [1513] L227_accept_S3-->L228_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 26906#L228_accept_S3 [1374] L228_accept_S3-->L229_accept_S3: Formula: (and (< v_standard_metadata.ingress_global_timestamp_17 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_17))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[] 26907#L229_accept_S3 [1405] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 26934#L230_accept_S3 [1508] L230_accept_S3-->L231_accept_S3: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_13) (< v_standard_metadata.egress_global_timestamp_13 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[] 26832#L231_accept_S3 [1302] L231_accept_S3-->L232_accept_S3: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 26833#L232_accept_S3 [1539] L232_accept_S3-->L233_accept_S3: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 26625#L233_accept_S3 [1155] L233_accept_S3-->L234_accept_S3: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 26626#L234_accept_S3 [1420] L234_accept_S3-->L235_accept_S3: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 26950#L235_accept_S3 [1444] L235_accept_S3-->L236_accept_S3: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 26970#L236_accept_S3 [1626] L236_accept_S3-->L237_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 26796#L237_accept_S3 [1275] L237_accept_S3-->L238_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_4 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 26504#L238_accept_S3 [1092] L238_accept_S3-->L239_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 26505#L239_accept_S3 [1542] L239_accept_S3-->L240_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 26601#L240_accept_S3 [1145] L240_accept_S3-->L241_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 26602#L241_accept_S3 [1620] L241_accept_S3-->L242_accept_S3: Formula: (and (< v_hdr.ethernet.etherType_29 65536) (<= 0 v_hdr.ethernet.etherType_29))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 27015#L242_accept_S3 [1532] L242_accept_S3-->L243_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 26920#L243_accept_S3 [1389] L243_accept_S3-->L244_accept_S3: Formula: (= v_emit_19 (store v_emit_20 v_hdr.topology_3 false))  InVars {emit=v_emit_20, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_19, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 26921#L244_accept_S3 [1403] L244_accept_S3-->L245_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[hdr.topology.identifier] 26933#L245_accept_S3 [1665] L245_accept_S3-->L246_accept_S3: Formula: (and (< v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 26821#L246_accept_S3 [1295] L246_accept_S3-->L247_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[hdr.topology.port] 26822#L247_accept_S3 [1641] L247_accept_S3-->L248_accept_S3: Formula: (and (< v_hdr.topology.port_19 65536) (<= 0 v_hdr.topology.port_19))  InVars {hdr.topology.port=v_hdr.topology.port_19}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[] 26751#L248_accept_S3 [1239] L248_accept_S3-->L249_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 26702#L249_accept_S3 [1201] L249_accept_S3-->L250_accept_S3: Formula: (and (< v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 26703#L250_accept_S3 [1451] L250_accept_S3-->L251_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[hdr.topology.mac] 26819#L251_accept_S3 [1293] L251_accept_S3-->L252_accept_S3: Formula: (and (< v_hdr.topology.mac_13 281474976710656) (<= 0 v_hdr.topology.mac_13))  InVars {hdr.topology.mac=v_hdr.topology.mac_13}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[] 26820#L252_accept_S3 [1471] L252_accept_S3-->L253_accept_S3: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 26708#L253_accept_S3 [1207] L253_accept_S3-->L254_accept_S3: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_10) (< v_meta.intrinsic_metadata.ingress_global_timestamp_10 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[] 26709#L254_accept_S3 [1394] L254_accept_S3-->L255_accept_S3: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 26927#L255_accept_S3 [1477] L255_accept_S3-->L256_accept_S3: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_9))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 26993#L256_accept_S3 [1479] L256_accept_S3-->L257_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 26569#L257_accept_S3 [1126] L257_accept_S3-->L258_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 26570#L258_accept_S3 [1178] L258_accept_S3-->L259_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 26671#L259_accept_S3 [1183] L259_accept_S3-->L260_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 26676#L260_accept_S3 [1186] L260_accept_S3-->L261_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 26681#L261_accept_S3 [1192] L261_accept_S3-->L262_accept_S3: Formula: (= v_meta.accepted_29 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_29}  AuxVars[]  AssignedVars[meta.accepted] 26688#L262_accept_S3 [1435] L262_accept_S3-->L263_accept_S3: Formula: (= v_meta.period_26 0)  InVars {}  OutVars{meta.period=v_meta.period_26}  AuxVars[]  AssignedVars[meta.period] 26792#L263_accept_S3 [1272] L263_accept_S3-->L264_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 26793#L264_accept_S3 [1350] L264_accept_S3-->L265_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 26885#L265_accept_S3 [1589] L265_accept_S3-->L266_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 26913#L266_accept_S3 [1384] L266_accept_S3-->L267_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 26914#L267_accept_S3 [1666] L267_accept_S3-->L268_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 27012#L268_accept_S3 [1529] L268_accept_S3-->L269_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 27013#L269_accept_S3 [1672] L269_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 26726#havocProcedureFINAL_accept_S3 [1221] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26571#havocProcedureEXIT_accept_S3 >[1823] havocProcedureEXIT_accept_S3-->L346-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26572#L346-D64 [1454] L346-D64-->L346_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26711#L346_accept_S3 [1289] L346_accept_S3-->L346_accept_S3-D31: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26811#L346_accept_S3-D31 [1514] L346_accept_S3-D31-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26473#_parser_packetParserENTRY_accept_S3 [1323] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26559#_parser_packetParserENTRY_accept_S3-D58 [1121] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26560#startENTRY_accept_S3 [1570] startENTRY_accept_S3-->L440_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 27032#L440_accept_S3 [1616] L440_accept_S3-->L440-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_40 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[] 26472#L440-1_accept_S3 [1081] L440-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26474#startEXIT_accept_S3 >[1797] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26710#_parser_packetParserFINAL-D82 [1206] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26712#_parser_packetParserFINAL_accept_S3 [1595] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26944#_parser_packetParserEXIT_accept_S3 >[1756] _parser_packetParserEXIT_accept_S3-->L347-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26531#L347-D70 [1107] L347-D70-->L347_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26532#L347_accept_S3 [1393] L347_accept_S3-->L347_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26928#L347_accept_S3-D4 [1415] L347_accept_S3-D4-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26945#verifyChecksumFINAL_accept_S3 [1583] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27037#verifyChecksumEXIT_accept_S3 >[1724] verifyChecksumEXIT_accept_S3-->L348-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26641#L348-D73 [1160] L348-D73-->L348_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26524#L348_accept_S3 [1219] L348_accept_S3-->L348_accept_S3-D28: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26533#L348_accept_S3-D28 [1108] L348_accept_S3-D28-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26534#ingressENTRY_accept_S3 [1442] ingressENTRY_accept_S3-->L288_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 26968#L288_accept_S3 [1496] L288_accept_S3-->L289_accept_S3: Formula: (= v_meta.accepted_21 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_21}  AuxVars[]  AssignedVars[meta.accepted] 27002#L289_accept_S3 [1497] L289_accept_S3-->L290_accept_S3: Formula: (= 56577 v_hdr.ethernet.etherType_26)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 26628#L290_accept_S3 [1567] L290_accept_S3-->L290_accept_S3-D19: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 27030#L290_accept_S3-D19 [1629] L290_accept_S3-D19-->protect_c_period.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27040#protect_c_period.applyENTRY_accept_S3 [1591] protect_c_period.applyENTRY_accept_S3-->L396_accept_S3: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_16))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_16}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_16}  AuxVars[]  AssignedVars[] 26896#L396_accept_S3 [1362] L396_accept_S3-->L396-1_accept_S3: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_22))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_22}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_22}  AuxVars[]  AssignedVars[] 26727#L396-1_accept_S3 [1224] L396-1_accept_S3-->protect_c_period.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26627#protect_c_period.applyEXIT_accept_S3 >[1725] protect_c_period.applyEXIT_accept_S3-->L290-1-D115: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26629#L290-1-D115 [1229] L290-1-D115-->L290-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26734#L290-1_accept_S3 [1236] L290-1_accept_S3-->L290-1_accept_S3-D46: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26745#L290-1_accept_S3-D46 [1566] L290-1_accept_S3-D46-->protect_c_port_config.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27029#protect_c_port_config.applyENTRY_accept_S3 [1654] protect_c_port_config.applyENTRY_accept_S3-->L408_accept_S3: Formula: (not (= v_protect_c_port_config.action_run_26 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  AuxVars[]  AssignedVars[] 27055#L408_accept_S3 [1689] L408_accept_S3-->L408-1_accept_S3: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_22))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  AuxVars[]  AssignedVars[] 26977#L408-1_accept_S3 [1568] L408-1_accept_S3-->protect_c_port_config.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27031#protect_c_port_config.applyEXIT_accept_S3 >[1750] protect_c_port_config.applyEXIT_accept_S3-->L291-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26737#L291-D67 [1231] L291-D67-->L291_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26738#L291_accept_S3 [1274] L291_accept_S3-->L293_accept_S3: Formula: (= v_protect_c_accepted_20 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_20}  AuxVars[]  AssignedVars[protect_c_accepted] 26797#L293_accept_S3 [1489] L293_accept_S3-->L294_accept_S3: Formula: (= v_protect_c_time_15 v_standard_metadata.ingress_global_timestamp_12)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{protect_c_time=v_protect_c_time_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[protect_c_time] 26706#L294_accept_S3 [1204] L294_accept_S3-->L300_accept_S3: Formula: (not (= v_meta.primary_21 v_standard_metadata.ingress_port_32))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.primary=v_meta.primary_21}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.primary=v_meta.primary_21}  AuxVars[]  AssignedVars[] 26593#L300_accept_S3 [1141] L300_accept_S3-->L300-1_accept_S3: Formula: (not (= v_standard_metadata.ingress_port_38 v_meta.secondary_21))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_38, meta.secondary=v_meta.secondary_21}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38, meta.secondary=v_meta.secondary_21}  AuxVars[]  AssignedVars[] 26595#L300-1_accept_S3 [1245] L300-1_accept_S3-->L289-2_accept_S3: Formula: (= v_protect_c_accepted_15 v_meta.accepted_19)  InVars {protect_c_accepted=v_protect_c_accepted_15}  OutVars{protect_c_accepted=v_protect_c_accepted_15, meta.accepted=v_meta.accepted_19}  AuxVars[]  AssignedVars[meta.accepted] 26757#L289-2_accept_S3 [1261] L289-2_accept_S3-->L310_accept_S3: Formula: (not (= v_meta.accepted_24 1))  InVars {meta.accepted=v_meta.accepted_24}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[] 26523#L310_accept_S3 [1103] L310_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26525#ingressEXIT_accept_S3 >[1872] ingressEXIT_accept_S3-->L349-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26903#L349-D121 [1372] L349-D121-->L349_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26774#L349_accept_S3 [1560] L349_accept_S3-->L349_accept_S3-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26773#L349_accept_S3-D40 [1259] L349_accept_S3-D40-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26775#egressFINAL_accept_S3 [1545] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27020#egressEXIT_accept_S3 >[1880] egressEXIT_accept_S3-->L350-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 27041#L350-D100 [1694] L350-D100-->L350_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26553#L350_accept_S3 [1366] L350_accept_S3-->L350_accept_S3-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 26900#L350_accept_S3-D10 [1541] L350_accept_S3-D10-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26552#createChecksumFINAL_accept_S3 [1117] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26554#createChecksumEXIT_accept_S3 >[1785] createChecksumEXIT_accept_S3-->L351-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26529#L351-D85 [1106] L351-D85-->L351_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26530#L351_accept_S3 [1330] L351_accept_S3-->L353_accept_S3: Formula: (not v_forward_29)  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 26862#L353_accept_S3 [1503] L353_accept_S3-->L352-1_accept_S3: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 26976#L352-1_accept_S3 [1449] L352-1_accept_S3-->L356_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_31 0))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_31}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.accepted=v_meta.accepted_31}  AuxVars[]  AssignedVars[_p4ltl_0] 26545#L356_accept_S3 [1114] L356_accept_S3-->L357_accept_S3: Formula: (= v__p4ltl_2_12 (mod (+ (* (mod (select v_protect_c_last_primary_18 0) 281474976710656) 281474976710655) (mod v_standard_metadata.ingress_global_timestamp_22 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_22}  OutVars{_p4ltl_2=v__p4ltl_2_12, protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_22}  AuxVars[]  AssignedVars[_p4ltl_2] 26546#L357_accept_S3 [1120] L357_accept_S3-->L358_accept_S3: Formula: (let ((.cse0 (<= v__p4ltl_2_9 v_meta.period_31))) (or (and v__p4ltl_1_7 .cse0) (and (not v__p4ltl_1_7) (not .cse0))))  InVars {_p4ltl_2=v__p4ltl_2_9, meta.period=v_meta.period_31}  OutVars{_p4ltl_2=v__p4ltl_2_9, _p4ltl_1=v__p4ltl_1_7, meta.period=v_meta.period_31}  AuxVars[]  AssignedVars[_p4ltl_1] 26558#L358_accept_S3 [1460] L358_accept_S3-->L359_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_48 v_meta.secondary_26))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_48, meta.secondary=v_meta.secondary_26}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.secondary=v_meta.secondary_26, standard_metadata.ingress_port=v_standard_metadata.ingress_port_48}  AuxVars[]  AssignedVars[_p4ltl_3] 26550#L359_accept_S3 [1116] L359_accept_S3-->L360_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_26 v_standard_metadata.ingress_port_46))) (or (and v__p4ltl_4_7 .cse0) (and (not v__p4ltl_4_7) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 26551#L360_accept_S3 [1310] L360_accept_S3-->L361_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_34 1))) (or (and (not .cse0) (not v__p4ltl_5_7)) (and v__p4ltl_5_7 .cse0)))  InVars {meta.accepted=v_meta.accepted_34}  OutVars{_p4ltl_5=v__p4ltl_5_7, meta.accepted=v_meta.accepted_34}  AuxVars[]  AssignedVars[_p4ltl_5] 26839#L361_accept_S3 [1603] L361_accept_S3-->L362_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_29 v_meta.secondary_29))) (or (and v__p4ltl_6_7 (not .cse0)) (and .cse0 (not v__p4ltl_6_7))))  InVars {meta.primary=v_meta.primary_29, meta.secondary=v_meta.secondary_29}  OutVars{meta.secondary=v_meta.secondary_29, _p4ltl_6=v__p4ltl_6_7, meta.primary=v_meta.primary_29}  AuxVars[]  AssignedVars[_p4ltl_6] 26636#L362_accept_S3 [1159] L362_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_35))) (or (and (not .cse0) (not v__p4ltl_7_7)) (and v__p4ltl_7_7 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{_p4ltl_7=v__p4ltl_7_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[_p4ltl_7] 26637#mainFINAL_accept_S3 [1214] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26715#mainEXIT_accept_S3 >[1807] mainEXIT_accept_S3-->L368-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26958#L368-1-D103 [1427] L368-1-D103-->L368-1_accept_S3: Formula: (and v__p4ltl_7_11 v__p4ltl_6_11)  InVars {_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11}  OutVars{_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11}  AuxVars[]  AssignedVars[] 26943#L368-1_accept_S3 
[2023-02-06 19:10:00,653 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:10:00,654 INFO  L85        PathProgramCache]: Analyzing trace with hash -762090041, now seen corresponding path program 1 times
[2023-02-06 19:10:00,654 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:10:00,654 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1076517542]
[2023-02-06 19:10:00,654 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:10:00,654 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:10:00,669 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:00,725 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:10:00,732 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:00,760 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:00,763 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:00,769 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:10:00,769 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:00,772 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:00,773 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:00,773 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:10:00,774 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:00,780 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:10:00,782 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:00,786 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:10:00,786 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:00,790 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-02-06 19:10:00,790 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:00,793 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 21
[2023-02-06 19:10:00,794 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:00,798 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 30
[2023-02-06 19:10:00,799 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:00,800 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 124
[2023-02-06 19:10:00,800 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:00,801 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 129
[2023-02-06 19:10:00,801 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:00,802 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 151
[2023-02-06 19:10:00,810 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:00,826 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:00,830 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:00,833 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:10:00,834 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:00,835 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:00,835 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:00,836 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:10:00,836 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:00,836 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:10:00,838 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:00,842 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:10:00,842 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:00,843 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-02-06 19:10:00,843 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:00,845 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 21
[2023-02-06 19:10:00,845 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:00,846 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 30
[2023-02-06 19:10:00,847 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:00,847 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 124
[2023-02-06 19:10:00,848 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:00,848 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 129
[2023-02-06 19:10:00,848 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:00,849 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:10:00,849 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:10:00,849 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1076517542]
[2023-02-06 19:10:00,849 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1076517542] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:10:00,849 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:10:00,850 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [15] imperfect sequences [] total 15
[2023-02-06 19:10:00,850 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [789270083]
[2023-02-06 19:10:00,850 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:10:00,850 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:10:00,850 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:10:00,850 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 16 interpolants.
[2023-02-06 19:10:00,850 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=48, Invalid=192, Unknown=0, NotChecked=0, Total=240
[2023-02-06 19:10:00,850 INFO  L87              Difference]: Start difference. First operand 688 states and 719 transitions. cyclomatic complexity: 33 Second operand  has 16 states, 15 states have (on average 16.666666666666668) internal successors, (250), 7 states have internal predecessors, (250), 4 states have call successors, (25), 10 states have call predecessors, (25), 5 states have return successors, (24), 5 states have call predecessors, (24), 4 states have call successors, (24)
[2023-02-06 19:10:03,538 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:10:03,538 INFO  L93              Difference]: Finished difference Result 2939 states and 3243 transitions.
[2023-02-06 19:10:03,538 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 98 states. 
[2023-02-06 19:10:03,539 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 2939 states and 3243 transitions.
[2023-02-06 19:10:03,545 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 7
[2023-02-06 19:10:03,549 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 2939 states to 2727 states and 3011 transitions.
[2023-02-06 19:10:03,549 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 1400
[2023-02-06 19:10:03,550 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 1400
[2023-02-06 19:10:03,550 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 2727 states and 3011 transitions.
[2023-02-06 19:10:03,551 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:10:03,551 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 2727 states and 3011 transitions.
[2023-02-06 19:10:03,552 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 2727 states and 3011 transitions.
[2023-02-06 19:10:03,564 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 2727 to 682.
[2023-02-06 19:10:03,565 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 682 states, 539 states have (on average 1.0538033395176252) internal successors, (568), 539 states have internal predecessors, (568), 67 states have call successors, (67), 67 states have call predecessors, (67), 76 states have return successors, (76), 76 states have call predecessors, (76), 66 states have call successors, (76)
[2023-02-06 19:10:03,566 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 682 states to 682 states and 711 transitions.
[2023-02-06 19:10:03,566 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 682 states and 711 transitions.
[2023-02-06 19:10:03,566 INFO  L399   stractBuchiCegarLoop]: Abstraction has 682 states and 711 transitions.
[2023-02-06 19:10:03,566 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 11 ============
[2023-02-06 19:10:03,566 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 682 states and 711 transitions.
[2023-02-06 19:10:03,567 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:10:03,567 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:10:03,568 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:10:03,569 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:10:03,569 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:10:03,570 INFO  L752   eck$LassoCheckResult]: Stem: 31118#ULTIMATE.startENTRY_NONWA [1182] ULTIMATE.startENTRY_NONWA-->L368-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31148#L368-1_T0_init [1492] L368-1_T0_init-->L368_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30943#L368_T0_init [1379] L368_T0_init-->L368_T0_init-D8: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31379#L368_T0_init-D8 [1486] L368_T0_init-D8-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30968#mainENTRY_T0_init [1671] mainENTRY_T0_init-->mainENTRY_T0_init-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31356#mainENTRY_T0_init-D14 [1354] mainENTRY_T0_init-D14-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31357#havocProcedureENTRY_T0_init [1376] havocProcedureENTRY_T0_init-->L211_T0_init: Formula: (not v_drop_11)  InVars {}  OutVars{drop=v_drop_11}  AuxVars[]  AssignedVars[drop] 31240#L211_T0_init [1258] L211_T0_init-->L212_T0_init: Formula: (not v_forward_26)  InVars {}  OutVars{forward=v_forward_26}  AuxVars[]  AssignedVars[forward] 31241#L212_T0_init [1335] L212_T0_init-->L213_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_39}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 31335#L213_T0_init [1536] L213_T0_init-->L214_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_42) (< v_standard_metadata.ingress_port_42 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_42}  AuxVars[]  AssignedVars[] 31316#L214_T0_init [1319] L214_T0_init-->L215_T0_init: Formula: (= v_standard_metadata.egress_spec_22 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_22}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 31317#L215_T0_init [1601] L215_T0_init-->L216_T0_init: Formula: (= 0 v_standard_metadata.egress_port_22)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_22}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 31191#L216_T0_init [1218] L216_T0_init-->L217_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 31192#L217_T0_init [1537] L217_T0_init-->L218_T0_init: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 31336#L218_T0_init [1337] L218_T0_init-->L219_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 31337#L219_T0_init [1348] L219_T0_init-->L220_T0_init: Formula: (and (< v_standard_metadata.packet_length_9 4294967296) (<= 0 v_standard_metadata.packet_length_9))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_9}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[] 31351#L220_T0_init [1693] L220_T0_init-->L221_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 31360#L221_T0_init [1356] L221_T0_init-->L222_T0_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_13) (< v_standard_metadata.enq_timestamp_13 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_13}  AuxVars[]  AssignedVars[] 31033#L222_T0_init [1119] L222_T0_init-->L223_T0_init: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 31003#L223_T0_init [1104] L223_T0_init-->L224_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 31004#L224_T0_init [1548] L224_T0_init-->L225_T0_init: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 31090#L225_T0_init [1150] L225_T0_init-->L226_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_13}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 30997#L226_T0_init [1102] L226_T0_init-->L227_T0_init: Formula: (and (<= 0 v_standard_metadata.deq_qdepth_14) (< v_standard_metadata.deq_qdepth_14 524288))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_14}  AuxVars[]  AssignedVars[] 30998#L227_T0_init [1419] L227_T0_init-->L228_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 31213#L228_T0_init [1235] L228_T0_init-->L229_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_19) (< v_standard_metadata.ingress_global_timestamp_19 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_19}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_19}  AuxVars[]  AssignedVars[] 31214#L229_T0_init [1491] L229_T0_init-->L230_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 30982#L230_T0_init [1093] L230_T0_init-->L231_T0_init: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 30983#L231_T0_init [1129] L231_T0_init-->L232_T0_init: Formula: (= v_standard_metadata.mcast_grp_19 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_19}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 31049#L232_T0_init [1184] L232_T0_init-->L233_T0_init: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 31149#L233_T0_init [1639] L233_T0_init-->L234_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 31091#L234_T0_init [1151] L234_T0_init-->L235_T0_init: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 31071#L235_T0_init [1142] L235_T0_init-->L236_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 31072#L236_T0_init [1617] L236_T0_init-->L237_T0_init: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 31325#L237_T0_init [1324] L237_T0_init-->L238_T0_init: Formula: (= v_emit_11 (store v_emit_12 v_hdr.ethernet_2 false))  InVars {emit=v_emit_12, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_11, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 31229#L238_T0_init [1246] L238_T0_init-->L239_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 31230#L239_T0_init [1506] L239_T0_init-->L240_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 31300#L240_T0_init [1300] L240_T0_init-->L241_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_32}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 31037#L241_T0_init [1123] L241_T0_init-->L242_T0_init: Formula: (and (< v_hdr.ethernet.etherType_33 65536) (<= 0 v_hdr.ethernet.etherType_33))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_33}  AuxVars[]  AssignedVars[] 31038#L242_T0_init [1604] L242_T0_init-->L243_T0_init: Formula: (not v_hdr.topology.valid_17)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_17}  AuxVars[]  AssignedVars[hdr.topology.valid] 31506#L243_T0_init [1642] L243_T0_init-->L244_T0_init: Formula: (= v_emit_13 (store v_emit_14 v_hdr.topology_2 false))  InVars {emit=v_emit_14, hdr.topology=v_hdr.topology_2}  OutVars{emit=v_emit_13, hdr.topology=v_hdr.topology_2}  AuxVars[]  AssignedVars[emit] 31394#L244_T0_init [1392] L244_T0_init-->L245_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_14}  AuxVars[]  AssignedVars[hdr.topology.identifier] 31395#L245_T0_init [1613] L245_T0_init-->L246_T0_init: Formula: (and (<= 0 v_hdr.topology.identifier_11) (< v_hdr.topology.identifier_11 4294967296))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_11}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_11}  AuxVars[]  AssignedVars[] 31393#L246_T0_init [1391] L246_T0_init-->L247_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_16}  AuxVars[]  AssignedVars[hdr.topology.port] 31201#L247_T0_init [1226] L247_T0_init-->L248_T0_init: Formula: (and (<= 0 v_hdr.topology.port_15) (< v_hdr.topology.port_15 65536))  InVars {hdr.topology.port=v_hdr.topology.port_15}  OutVars{hdr.topology.port=v_hdr.topology.port_15}  AuxVars[]  AssignedVars[] 31202#L248_T0_init [1563] L248_T0_init-->L249_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_11}  AuxVars[]  AssignedVars[hdr.topology.prefix] 31490#L249_T0_init [1680] L249_T0_init-->L250_T0_init: Formula: (and (<= 0 v_hdr.topology.prefix_14) (< v_hdr.topology.prefix_14 4294967296))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_14}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_14}  AuxVars[]  AssignedVars[] 31278#L250_T0_init [1287] L250_T0_init-->L251_T0_init: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_12}  AuxVars[]  AssignedVars[hdr.topology.mac] 31279#L251_T0_init [1401] L251_T0_init-->L252_T0_init: Formula: (and (<= 0 v_hdr.topology.mac_11) (< v_hdr.topology.mac_11 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_11}  OutVars{hdr.topology.mac=v_hdr.topology.mac_11}  AuxVars[]  AssignedVars[] 31358#L252_T0_init [1355] L252_T0_init-->L253_T0_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_14}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 31359#L253_T0_init [1382] L253_T0_init-->L254_T0_init: Formula: (and (< v_meta.intrinsic_metadata.ingress_global_timestamp_11 281474976710656) (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_11))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[] 31327#L254_T0_init [1326] L254_T0_init-->L255_T0_init: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 30967#L255_T0_init [1088] L255_T0_init-->L256_T0_init: Formula: (and (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_14) (< v_meta.intrinsic_metadata.egress_global_timestamp_14 281474976710656))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_14}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_14}  AuxVars[]  AssignedVars[] 30969#L256_T0_init [1333] L256_T0_init-->L257_T0_init: Formula: (= v_meta.intrinsic_metadata.lf_field_list_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 31153#L257_T0_init [1187] L257_T0_init-->L258_T0_init: Formula: (= v_meta.intrinsic_metadata.mcast_grp_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 31154#L258_T0_init [1656] L258_T0_init-->L259_T0_init: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 31458#L259_T0_init [1478] L259_T0_init-->L260_T0_init: Formula: (= v_meta.intrinsic_metadata.egress_rid_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 31145#L260_T0_init [1181] L260_T0_init-->L261_T0_init: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_10 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_10}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 31146#L261_T0_init [1633] L261_T0_init-->L262_T0_init: Formula: (= v_meta.accepted_30 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_30}  AuxVars[]  AssignedVars[meta.accepted] 31311#L262_T0_init [1314] L262_T0_init-->L263_T0_init: Formula: (= v_meta.period_24 0)  InVars {}  OutVars{meta.period=v_meta.period_24}  AuxVars[]  AssignedVars[meta.period] 31312#L263_T0_init [1370] L263_T0_init-->L264_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 31371#L264_T0_init [1647] L264_T0_init-->L265_T0_init: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_14}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 31478#L265_T0_init [1530] L265_T0_init-->L266_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_12}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 31267#L266_T0_init [1278] L266_T0_init-->L267_T0_init: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_12}  AuxVars[]  AssignedVars[protect_c_period.action_run] 31268#L267_T0_init [1439] L267_T0_init-->L268_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 31343#L268_T0_init [1342] L268_T0_init-->L269_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_12}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 31344#L269_T0_init [1596] L269_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_12}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 31505#havocProcedureFINAL_T0_init [1605] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31245#havocProcedureEXIT_T0_init >[1800] havocProcedureEXIT_T0_init-->L346-D65: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31102#L346-D65 [1157] L346-D65-->L346_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31077#L346_T0_init [1193] L346_T0_init-->L346_T0_init-D32: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31161#L346_T0_init-D32 [1208] L346_T0_init-D32-->_parser_packetParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31143#_parser_packetParserENTRY_T0_init [1180] _parser_packetParserENTRY_T0_init-->_parser_packetParserENTRY_T0_init-D59: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31144#_parser_packetParserENTRY_T0_init-D59 [1587] _parser_packetParserENTRY_T0_init-D59-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31285#startENTRY_T0_init [1292] startENTRY_T0_init-->L440_T0_init: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 31286#L440_T0_init [1644] L440_T0_init-->L440-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_38 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_38}  AuxVars[]  AssignedVars[] 31431#L440-1_T0_init [1438] L440-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31294#startEXIT_T0_init >[1821] startEXIT_T0_init-->_parser_packetParserFINAL-D83: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31295#_parser_packetParserFINAL-D83 [1301] _parser_packetParserFINAL-D83-->_parser_packetParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31076#_parser_packetParserFINAL_T0_init [1146] _parser_packetParserFINAL_T0_init-->_parser_packetParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31078#_parser_packetParserEXIT_T0_init >[1718] _parser_packetParserEXIT_T0_init-->L347-D71: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31276#L347-D71 [1285] L347-D71-->L347_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31115#L347_T0_init [1452] L347_T0_init-->L347_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31352#L347_T0_init-D5 [1349] L347_T0_init-D5-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31114#verifyChecksumFINAL_T0_init [1161] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31116#verifyChecksumEXIT_T0_init >[1711] verifyChecksumEXIT_T0_init-->L348-D74: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31124#L348-D74 [1400] L348-D74-->L348_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31051#L348_T0_init [1614] L348_T0_init-->L348_T0_init-D29: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31050#L348_T0_init-D29 [1132] L348_T0_init-D29-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31052#ingressENTRY_T0_init [1144] ingressENTRY_T0_init-->L288_T0_init: Formula: (not (= v_hdr.ethernet.etherType_23 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  AuxVars[]  AssignedVars[] 31073#L288_T0_init [1490] L288_T0_init-->L289_T0_init: Formula: (= v_meta.accepted_27 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_27}  AuxVars[]  AssignedVars[meta.accepted] 31184#L289_T0_init [1212] L289_T0_init-->L290_T0_init: Formula: (= 56577 v_hdr.ethernet.etherType_20)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 31126#L290_T0_init [1594] L290_T0_init-->L290_T0_init-D20: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31504#L290_T0_init-D20 [1607] L290_T0_init-D20-->protect_c_period.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31407#protect_c_period.applyENTRY_T0_init [1409] protect_c_period.applyENTRY_T0_init-->L396_T0_init: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_24))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_24}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_24}  AuxVars[]  AssignedVars[] 31380#L396_T0_init [1381] L396_T0_init-->L396-1_T0_init: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_20))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_20}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_20}  AuxVars[]  AssignedVars[] 31377#L396-1_T0_init [1472] L396-1_T0_init-->protect_c_period.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31125#protect_c_period.applyEXIT_T0_init >[1801] protect_c_period.applyEXIT_T0_init-->L290-1-D116: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31127#L290-1-D116 [1658] L290-1-D116-->L290-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31047#L290-1_T0_init [1257] L290-1_T0_init-->L290-1_T0_init-D47: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31211#L290-1_T0_init-D47 [1234] L290-1_T0_init-D47-->protect_c_port_config.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31212#protect_c_port_config.applyENTRY_T0_init [1646] protect_c_port_config.applyENTRY_T0_init-->L408_T0_init: Formula: (not (= v_protect_c_port_config.action_run_20 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_20}  AuxVars[]  AssignedVars[] 31064#L408_T0_init [1139] L408_T0_init-->L408-1_T0_init: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_18))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_18}  AuxVars[]  AssignedVars[] 31046#L408-1_T0_init [1130] L408-1_T0_init-->protect_c_port_config.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31048#protect_c_port_config.applyEXIT_T0_init >[1733] protect_c_port_config.applyEXIT_T0_init-->L291-D68: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31063#L291-D68 [1250] L291-D68-->L291_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31232#L291_T0_init [1630] L291_T0_init-->L293_T0_init: Formula: (= v_protect_c_accepted_12 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_12}  AuxVars[]  AssignedVars[protect_c_accepted] 31128#L293_T0_init [1171] L293_T0_init-->L294_T0_init: Formula: (= v_protect_c_time_16 v_standard_metadata.ingress_global_timestamp_13)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  OutVars{protect_c_time=v_protect_c_time_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[protect_c_time] 31129#L294_T0_init [1315] L294_T0_init-->L296_T0_init: Formula: (= v_meta.primary_16 v_standard_metadata.ingress_port_18)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_18, meta.primary=v_meta.primary_16}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_18, meta.primary=v_meta.primary_16}  AuxVars[]  AssignedVars[] 31120#L296_T0_init [1167] L296_T0_init-->L296_T0_init-D2: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index]< 31121#L296_T0_init-D2 [1459] L296_T0_init-D2-->protect_c_last_primary.writeENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31444#protect_c_last_primary.writeENTRY_T0_init [1602] protect_c_last_primary.writeENTRY_T0_init-->protect_c_last_primary.writeFINAL_T0_init: Formula: (= (store v_protect_c_last_primary_24 v_protect_c_last_primary.write_index_4 v_protect_c_last_primary.write_value_4) v_protect_c_last_primary_23)  InVars {protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_4, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_4, protect_c_last_primary=v_protect_c_last_primary_24}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_4, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_4, protect_c_last_primary=v_protect_c_last_primary_23}  AuxVars[]  AssignedVars[protect_c_last_primary] 31296#protect_c_last_primary.writeFINAL_T0_init [1297] protect_c_last_primary.writeFINAL_T0_init-->protect_c_last_primary.writeEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31297#protect_c_last_primary.writeEXIT_T0_init >[1775] protect_c_last_primary.writeEXIT_T0_init-->L296-1-D107: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index] 31474#L296-1-D107 [1527] L296-1-D107-->L296-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31399#L296-1_T0_init [1397] L296-1_T0_init-->L300-1_T0_init: Formula: (= v_protect_c_accepted_14 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_14}  AuxVars[]  AssignedVars[protect_c_accepted] 31400#L300-1_T0_init [1550] L300-1_T0_init-->L289-2_T0_init: Formula: (= v_protect_c_accepted_13 v_meta.accepted_16)  InVars {protect_c_accepted=v_protect_c_accepted_13}  OutVars{protect_c_accepted=v_protect_c_accepted_13, meta.accepted=v_meta.accepted_16}  AuxVars[]  AssignedVars[meta.accepted] 31608#L289-2_T0_init [1673] L289-2_T0_init-->L311_T0_init: Formula: (= v_meta.accepted_17 1)  InVars {meta.accepted=v_meta.accepted_17}  OutVars{meta.accepted=v_meta.accepted_17}  AuxVars[]  AssignedVars[] 30992#L311_T0_init [1611] L311_T0_init-->L311_T0_init-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31491#L311_T0_init-D53 [1564] L311_T0_init-D53-->l2_c_l2_forwarding.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31492#l2_c_l2_forwarding.applyENTRY_T0_init [1698] l2_c_l2_forwarding.applyENTRY_T0_init-->L339_T0_init: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_18))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_18}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_18}  AuxVars[]  AssignedVars[] 30991#L339_T0_init [1099] L339_T0_init-->L339-1_T0_init: Formula: (not (= v_l2_c_l2_forwarding.action_run_16 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_16}  AuxVars[]  AssignedVars[] 30994#L339-1_T0_init [1600] L339-1_T0_init-->l2_c_l2_forwarding.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31438#l2_c_l2_forwarding.applyEXIT_T0_init >[1791] l2_c_l2_forwarding.applyEXIT_T0_init-->L310-D110: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31439#L310-D110 [1507] L310-D110-->L310_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31170#L310_T0_init [1200] L310_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31171#ingressEXIT_T0_init >[1803] ingressEXIT_T0_init-->L349-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31470#L349-D122 [1526] L349-D122-->L349_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30973#L349_T0_init [1578] L349_T0_init-->L349_T0_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31499#L349_T0_init-D41 [1695] L349_T0_init-D41-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31422#egressFINAL_T0_init [1429] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30972#egressEXIT_T0_init >[1787] egressEXIT_T0_init-->L350-D101: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30974#L350-D101 [1456] L350-D101-->L350_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31104#L350_T0_init [1549] L350_T0_init-->L350_T0_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31307#L350_T0_init-D11 [1311] L350_T0_init-D11-->createChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31271#createChecksumFINAL_T0_init [1280] createChecksumFINAL_T0_init-->createChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31103#createChecksumEXIT_T0_init >[1811] createChecksumEXIT_T0_init-->L351-D86: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31105#L351-D86 [1501] L351-D86-->L351_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31467#L351_T0_init [1634] L351_T0_init-->L353_T0_init: Formula: (not v_forward_27)  InVars {forward=v_forward_27}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[] 30984#L353_T0_init [1095] L353_T0_init-->L352-1_T0_init: Formula: v_drop_14  InVars {}  OutVars{drop=v_drop_14}  AuxVars[]  AssignedVars[drop] 30954#L352-1_T0_init [1083] L352-1_T0_init-->L356_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_36 0))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {meta.accepted=v_meta.accepted_36}  OutVars{_p4ltl_0=v__p4ltl_0_8, meta.accepted=v_meta.accepted_36}  AuxVars[]  AssignedVars[_p4ltl_0] 30955#L356_T0_init [1255] L356_T0_init-->L357_T0_init: Formula: (= v__p4ltl_2_7 (mod (+ (* 281474976710655 (mod (select v_protect_c_last_primary_16 0) 281474976710656)) (mod v_standard_metadata.ingress_global_timestamp_20 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_20}  OutVars{_p4ltl_2=v__p4ltl_2_7, protect_c_last_primary=v_protect_c_last_primary_16, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_20}  AuxVars[]  AssignedVars[_p4ltl_2] 31238#L357_T0_init [1304] L357_T0_init-->L358_T0_init: Formula: (let ((.cse0 (<= v__p4ltl_2_10 v_meta.period_32))) (or (and (not v__p4ltl_1_8) (not .cse0)) (and v__p4ltl_1_8 .cse0)))  InVars {_p4ltl_2=v__p4ltl_2_10, meta.period=v_meta.period_32}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_1=v__p4ltl_1_8, meta.period=v_meta.period_32}  AuxVars[]  AssignedVars[_p4ltl_1] 31303#L358_T0_init [1677] L358_T0_init-->L359_T0_init: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_50 v_meta.secondary_28))) (or (and v__p4ltl_3_8 .cse0) (and (not .cse0) (not v__p4ltl_3_8))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_50, meta.secondary=v_meta.secondary_28}  OutVars{_p4ltl_3=v__p4ltl_3_8, meta.secondary=v_meta.secondary_28, standard_metadata.ingress_port=v_standard_metadata.ingress_port_50}  AuxVars[]  AssignedVars[_p4ltl_3] 31342#L359_T0_init [1343] L359_T0_init-->L360_T0_init: Formula: (let ((.cse0 (= v_meta.primary_27 v_standard_metadata.ingress_port_47))) (or (and (not .cse0) (not v__p4ltl_4_8)) (and v__p4ltl_4_8 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_47, meta.primary=v_meta.primary_27}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_47, meta.primary=v_meta.primary_27, _p4ltl_4=v__p4ltl_4_8}  AuxVars[]  AssignedVars[_p4ltl_4] 31135#L360_T0_init [1173] L360_T0_init-->L361_T0_init: Formula: (let ((.cse0 (= v_meta.accepted_33 1))) (or (and (not v__p4ltl_5_6) (not .cse0)) (and v__p4ltl_5_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_33}  OutVars{_p4ltl_5=v__p4ltl_5_6, meta.accepted=v_meta.accepted_33}  AuxVars[]  AssignedVars[_p4ltl_5] 31136#L361_T0_init [1244] L361_T0_init-->L362_T0_init: Formula: (let ((.cse0 (= v_meta.primary_28 v_meta.secondary_25))) (or (and .cse0 (not v__p4ltl_6_6)) (and v__p4ltl_6_6 (not .cse0))))  InVars {meta.primary=v_meta.primary_28, meta.secondary=v_meta.secondary_25}  OutVars{meta.secondary=v_meta.secondary_25, _p4ltl_6=v__p4ltl_6_6, meta.primary=v_meta.primary_28}  AuxVars[]  AssignedVars[_p4ltl_6] 30942#L362_T0_init [1079] L362_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_34))) (or (and v__p4ltl_7_6 .cse0) (and (not .cse0) (not v__p4ltl_7_6))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  OutVars{_p4ltl_7=v__p4ltl_7_6, hdr.ethernet.etherType=v_hdr.ethernet.etherType_34}  AuxVars[]  AssignedVars[_p4ltl_7] 30944#mainFINAL_T0_init [1352] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31354#mainEXIT_T0_init >[1825] mainEXIT_T0_init-->L368-1-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31527#L368-1-D104 [1228] L368-1-D104-->L368-1_accept_S2: Formula: (and v__p4ltl_5_9 v__p4ltl_4_9 v__p4ltl_7_10 v__p4ltl_6_10)  InVars {_p4ltl_6=v__p4ltl_6_10, _p4ltl_7=v__p4ltl_7_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  OutVars{_p4ltl_6=v__p4ltl_6_10, _p4ltl_7=v__p4ltl_7_10, _p4ltl_4=v__p4ltl_4_9, _p4ltl_5=v__p4ltl_5_9}  AuxVars[]  AssignedVars[] 31117#L368-1_accept_S2 [1163] L368-1_accept_S2-->L368_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30946#L368_accept_S2 [1424] L368_accept_S2-->L368_accept_S2-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31419#L368_accept_S2-D9 [1521] L368_accept_S2-D9-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30952#mainENTRY_accept_S2 [1105] mainENTRY_accept_S2-->mainENTRY_accept_S2-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31002#mainENTRY_accept_S2-D15 [1678] mainENTRY_accept_S2-D15-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31436#havocProcedureENTRY_accept_S2 [1445] havocProcedureENTRY_accept_S2-->L211_accept_S2: Formula: (not v_drop_13)  InVars {}  OutVars{drop=v_drop_13}  AuxVars[]  AssignedVars[drop] 31437#L211_accept_S2 [1662] L211_accept_S2-->L212_accept_S2: Formula: (not v_forward_25)  InVars {}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[forward] 31274#L212_accept_S2 [1283] L212_accept_S2-->L213_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_43}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 31275#L213_accept_S2 [1500] L213_accept_S2-->L214_accept_S2: Formula: (and (<= 0 v_standard_metadata.ingress_port_40) (< v_standard_metadata.ingress_port_40 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_40}  AuxVars[]  AssignedVars[] 31205#L214_accept_S2 [1230] L214_accept_S2-->L215_accept_S2: Formula: (= v_standard_metadata.egress_spec_24 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_24}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 31206#L215_accept_S2 [1627] L215_accept_S2-->L216_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_24)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_24}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 31338#L216_accept_S2 [1338] L216_accept_S2-->L217_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 31339#L217_accept_S2 [1558] L217_accept_S2-->L218_accept_S2: Formula: (and (< v_standard_metadata.instance_type_13 4294967296) (<= 0 v_standard_metadata.instance_type_13))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_13}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_13}  AuxVars[]  AssignedVars[] 31425#L218_accept_S2 [1433] L218_accept_S2-->L219_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 31426#L219_accept_S2 [1691] L219_accept_S2-->L220_accept_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_14) (< v_standard_metadata.packet_length_14 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_14}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_14}  AuxVars[]  AssignedVars[] 31309#L220_accept_S2 [1313] L220_accept_S2-->L221_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 31250#L221_accept_S2 [1267] L221_accept_S2-->L222_accept_S2: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 31138#L222_accept_S2 [1176] L222_accept_S2-->L223_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 31139#L223_accept_S2 [1687] L223_accept_S2-->L224_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_13}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 31269#L224_accept_S2 [1279] L224_accept_S2-->L225_accept_S2: Formula: (and (<= 0 v_standard_metadata.deq_timedelta_11) (< v_standard_metadata.deq_timedelta_11 4294967296))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[] 31140#L225_accept_S2 [1177] L225_accept_S2-->L226_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 31141#L226_accept_S2 [1531] L226_accept_S2-->L227_accept_S2: Formula: (and (< v_standard_metadata.deq_qdepth_9 524288) (<= 0 v_standard_metadata.deq_qdepth_9))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[] 31093#L227_accept_S2 [1153] L227_accept_S2-->L228_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_16}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 30951#L228_accept_S2 [1082] L228_accept_S2-->L229_accept_S2: Formula: (and (< v_standard_metadata.ingress_global_timestamp_18 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_18))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_18}  AuxVars[]  AssignedVars[] 30953#L229_accept_S2 [1112] L229_accept_S2-->L230_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 31019#L230_accept_S2 [1648] L230_accept_S2-->L231_accept_S2: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_12) (< v_standard_metadata.egress_global_timestamp_12 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[] 31340#L231_accept_S2 [1339] L231_accept_S2-->L232_accept_S2: Formula: (= v_standard_metadata.mcast_grp_21 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_21}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 31083#L232_accept_S2 [1149] L232_accept_S2-->L233_accept_S2: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 31084#L233_accept_S2 [1410] L233_accept_S2-->L234_accept_S2: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 31195#L234_accept_S2 [1220] L234_accept_S2-->L235_accept_S2: Formula: (= v_standard_metadata.parser_error_10 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_10}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 31162#L235_accept_S2 [1196] L235_accept_S2-->L236_accept_S2: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 31163#L236_accept_S2 [1663] L236_accept_S2-->L237_accept_S2: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 31224#L237_accept_S2 [1241] L237_accept_S2-->L238_accept_S2: Formula: (= v_emit_15 (store v_emit_16 v_hdr.ethernet_3 false))  InVars {emit=v_emit_16, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_15, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 31156#L238_accept_S2 [1191] L238_accept_S2-->L239_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 31157#L239_accept_S2 [1386] L239_accept_S2-->L240_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 31386#L240_accept_S2 [1387] L240_accept_S2-->L241_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 31387#L241_accept_S2 [1535] L241_accept_S2-->L242_accept_S2: Formula: (and (< v_hdr.ethernet.etherType_30 65536) (<= 0 v_hdr.ethernet.etherType_30))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 31306#L242_accept_S2 [1309] L242_accept_S2-->L243_accept_S2: Formula: (not v_hdr.topology.valid_15)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_15}  AuxVars[]  AssignedVars[hdr.topology.valid] 31304#L243_accept_S2 [1306] L243_accept_S2-->L244_accept_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.topology_4 false))  InVars {emit=v_emit_22, hdr.topology=v_hdr.topology_4}  OutVars{emit=v_emit_21, hdr.topology=v_hdr.topology_4}  AuxVars[]  AssignedVars[emit] 31305#L244_accept_S2 [1407] L244_accept_S2-->L245_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_9}  AuxVars[]  AssignedVars[hdr.topology.identifier] 31406#L245_accept_S2 [1453] L245_accept_S2-->L246_accept_S2: Formula: (and (< v_hdr.topology.identifier_13 4294967296) (<= 0 v_hdr.topology.identifier_13))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_13}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_13}  AuxVars[]  AssignedVars[] 31384#L246_accept_S2 [1385] L246_accept_S2-->L247_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_17}  AuxVars[]  AssignedVars[hdr.topology.port] 31385#L247_accept_S2 [1561] L247_accept_S2-->L248_accept_S2: Formula: (and (< v_hdr.topology.port_20 65536) (<= 0 v_hdr.topology.port_20))  InVars {hdr.topology.port=v_hdr.topology.port_20}  OutVars{hdr.topology.port=v_hdr.topology.port_20}  AuxVars[]  AssignedVars[] 31323#L248_accept_S2 [1321] L248_accept_S2-->L249_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_12}  AuxVars[]  AssignedVars[hdr.topology.prefix] 31324#L249_accept_S2 [1699] L249_accept_S2-->L250_accept_S2: Formula: (and (< v_hdr.topology.prefix_10 4294967296) (<= 0 v_hdr.topology.prefix_10))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_10}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_10}  AuxVars[]  AssignedVars[] 31501#L250_accept_S2 [1586] L250_accept_S2-->L251_accept_S2: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_10}  AuxVars[]  AssignedVars[hdr.topology.mac] 31283#L251_accept_S2 [1291] L251_accept_S2-->L252_accept_S2: Formula: (and (<= 0 v_hdr.topology.mac_14) (< v_hdr.topology.mac_14 281474976710656))  InVars {hdr.topology.mac=v_hdr.topology.mac_14}  OutVars{hdr.topology.mac=v_hdr.topology.mac_14}  AuxVars[]  AssignedVars[] 31284#L252_accept_S2 [1396] L252_accept_S2-->L253_accept_S2: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 31398#L253_accept_S2 [1464] L253_accept_S2-->L254_accept_S2: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_9) (< v_meta.intrinsic_metadata.ingress_global_timestamp_9 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 31345#L254_accept_S2 [1344] L254_accept_S2-->L255_accept_S2: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 31346#L255_accept_S2 [1353] L255_accept_S2-->L256_accept_S2: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_10 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_10))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[] 31355#L256_accept_S2 [1584] L256_accept_S2-->L257_accept_S2: Formula: (= v_meta.intrinsic_metadata.lf_field_list_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 31483#L257_accept_S2 [1544] L257_accept_S2-->L258_accept_S2: Formula: (= v_meta.intrinsic_metadata.mcast_grp_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 31420#L258_accept_S2 [1425] L258_accept_S2-->L259_accept_S2: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 31421#L259_accept_S2 [1559] L259_accept_S2-->L260_accept_S2: Formula: (= v_meta.intrinsic_metadata.egress_rid_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 31223#L260_accept_S2 [1240] L260_accept_S2-->L261_accept_S2: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_9 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_9}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 31106#L261_accept_S2 [1158] L261_accept_S2-->L262_accept_S2: Formula: (= v_meta.accepted_28 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_28}  AuxVars[]  AssignedVars[meta.accepted] 31107#L262_accept_S2 [1416] L262_accept_S2-->L263_accept_S2: Formula: (= v_meta.period_25 0)  InVars {}  OutVars{meta.period=v_meta.period_25}  AuxVars[]  AssignedVars[meta.period] 31373#L263_accept_S2 [1373] L263_accept_S2-->L264_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_10}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 31374#L264_accept_S2 [1395] L264_accept_S2-->L265_accept_S2: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_13}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 30978#L265_accept_S2 [1091] L265_accept_S2-->L266_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_10}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 30979#L266_accept_S2 [1262] L266_accept_S2-->L267_accept_S2: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_14}  AuxVars[]  AssignedVars[protect_c_period.action_run] 31246#L267_accept_S2 [1509] L267_accept_S2-->L268_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 31445#L268_accept_S2 [1465] L268_accept_S2-->L269_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 31446#L269_accept_S2 [1511] L269_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_14}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 31408#havocProcedureFINAL_accept_S2 [1411] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31361#havocProcedureEXIT_accept_S2 >[1767] havocProcedureEXIT_accept_S2-->L346-D66: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31362#L346-D66 [1398] L346-D66-->L346_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31088#L346_accept_S2 [1624] L346_accept_S2-->L346_accept_S2-D33: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31388#L346_accept_S2-D33 [1388] L346_accept_S2-D33-->_parser_packetParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31012#_parser_packetParserENTRY_accept_S2 [1552] _parser_packetParserENTRY_accept_S2-->_parser_packetParserENTRY_accept_S2-D60: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31488#_parser_packetParserENTRY_accept_S2-D60 [1572] _parser_packetParserENTRY_accept_S2-D60-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31011#startENTRY_accept_S2 [1109] startENTRY_accept_S2-->L440_accept_S2: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 31013#L440_accept_S2 [1525] L440_accept_S2-->L440-1_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_42 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_42}  AuxVars[]  AssignedVars[] 31473#L440-1_accept_S2 [1668] L440-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31209#startEXIT_accept_S2 >[1745] startEXIT_accept_S2-->_parser_packetParserFINAL-D84: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31210#_parser_packetParserFINAL-D84 [1546] _parser_packetParserFINAL-D84-->_parser_packetParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31468#_parser_packetParserFINAL_accept_S2 [1504] _parser_packetParserFINAL_accept_S2-->_parser_packetParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31087#_parser_packetParserEXIT_accept_S2 >[1818] _parser_packetParserEXIT_accept_S2-->L347-D72: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31089#L347-D72 [1621] L347-D72-->L347_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31081#L347_accept_S2 [1148] L347_accept_S2-->L347_accept_S2-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31082#L347_accept_S2-D6 [1450] L347_accept_S2-D6-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31150#verifyChecksumFINAL_accept_S2 [1185] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31151#verifyChecksumEXIT_accept_S2 >[1861] verifyChecksumEXIT_accept_S2-->L348-D75: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31233#L348-D75 [1565] L348-D75-->L348_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30956#L348_accept_S2 [1084] L348_accept_S2-->L348_accept_S2-D30: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30957#L348_accept_S2-D30 [1592] L348_accept_S2-D30-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31415#ingressENTRY_accept_S2 [1418] ingressENTRY_accept_S2-->L288_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_19 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 31416#L288_accept_S2 [1422] L288_accept_S2-->L289_accept_S2: Formula: (= v_meta.accepted_22 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_22}  AuxVars[]  AssignedVars[meta.accepted] 31341#L289_accept_S2 [1340] L289_accept_S2-->L290_accept_S2: Formula: (= 56577 v_hdr.ethernet.etherType_24)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[] 30989#L290_accept_S2 [1652] L290_accept_S2-->L290_accept_S2-D21: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31440#L290_accept_S2-D21 [1448] L290_accept_S2-D21-->protect_c_period.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31158#protect_c_period.applyENTRY_accept_S2 [1195] protect_c_period.applyENTRY_accept_S2-->L396_accept_S2: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_18))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_18}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_18}  AuxVars[]  AssignedVars[] 31159#L396_accept_S2 [1676] L396_accept_S2-->L396-1_accept_S2: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_26))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_26}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_26}  AuxVars[]  AssignedVars[] 30990#L396-1_accept_S2 [1281] L396-1_accept_S2-->protect_c_period.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31270#protect_c_period.applyEXIT_accept_S2 >[1845] protect_c_period.applyEXIT_accept_S2-->L290-1-D117: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31418#L290-1-D117 [1519] L290-1-D117-->L290-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30962#L290-1_accept_S2 [1131] L290-1_accept_S2-->L290-1_accept_S2-D48: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31014#L290-1_accept_S2-D48 [1110] L290-1_accept_S2-D48-->protect_c_port_config.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31015#protect_c_port_config.applyENTRY_accept_S2 [1579] protect_c_port_config.applyENTRY_accept_S2-->L406_accept_S2: Formula: (= v_protect_c_port_config.action_run_15 protect_c_port_config.action.protect_c_set_ports_0)  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_15}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_15}  AuxVars[]  AssignedVars[] 30961#L406_accept_S2 [1086] L406_accept_S2-->L406_accept_S2-D27: Formula: (and (= v_protect_c_set_ports_0_secondaryInParam_1 v_protect_c_port_config.protect_c_set_ports_0.secondary_9) (= v_protect_c_set_ports_0_primaryInParam_1 v_protect_c_port_config.protect_c_set_ports_0.primary_9))  InVars {protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_9, protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_9}  OutVars{protect_c_set_ports_0_primary=v_protect_c_set_ports_0_primaryInParam_1, protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_9, protect_c_set_ports_0_secondary=v_protect_c_set_ports_0_secondaryInParam_1, protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_9}  AuxVars[]  AssignedVars[protect_c_set_ports_0_primary, protect_c_set_ports_0_secondary]< 30963#L406_accept_S2-D27 [1468] L406_accept_S2-D27-->protect_c_set_ports_0ENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31451#protect_c_set_ports_0ENTRY_accept_S2 [1495] protect_c_set_ports_0ENTRY_accept_S2-->L425_accept_S2: Formula: (= v_meta.primary_23 v_protect_c_set_ports_0_primary_3)  InVars {protect_c_set_ports_0_primary=v_protect_c_set_ports_0_primary_3}  OutVars{protect_c_set_ports_0_primary=v_protect_c_set_ports_0_primary_3, meta.primary=v_meta.primary_23}  AuxVars[]  AssignedVars[meta.primary] 31378#L425_accept_S2 [1378] L425_accept_S2-->protect_c_set_ports_0FINAL_accept_S2: Formula: (= v_protect_c_set_ports_0_secondary_3 v_meta.secondary_23)  InVars {protect_c_set_ports_0_secondary=v_protect_c_set_ports_0_secondary_3}  OutVars{protect_c_set_ports_0_secondary=v_protect_c_set_ports_0_secondary_3, meta.secondary=v_meta.secondary_23}  AuxVars[]  AssignedVars[meta.secondary] 31056#protect_c_set_ports_0FINAL_accept_S2 [1135] protect_c_set_ports_0FINAL_accept_S2-->protect_c_set_ports_0EXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31057#protect_c_set_ports_0EXIT_accept_S2 >[1721] protect_c_set_ports_0EXIT_accept_S2-->L408-1-D63: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_protect_c_set_ports_0_secondaryInParam_1 v_protect_c_port_config.protect_c_set_ports_0.secondary_9) (= v_protect_c_set_ports_0_primaryInParam_1 v_protect_c_port_config.protect_c_set_ports_0.primary_9))  InVars {protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_9, protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_9}  OutVars{protect_c_set_ports_0_primary=v_protect_c_set_ports_0_primaryInParam_1, protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_9, protect_c_set_ports_0_secondary=v_protect_c_set_ports_0_secondaryInParam_1, protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_9}  AuxVars[]  AssignedVars[protect_c_set_ports_0_primary, protect_c_set_ports_0_secondary] 31175#L408-1-D63 [1585] L408-1-D63-->L408-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30970#L408-1_accept_S2 [1089] L408-1_accept_S2-->protect_c_port_config.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30971#protect_c_port_config.applyEXIT_accept_S2 >[1707] protect_c_port_config.applyEXIT_accept_S2-->L291-D69: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31167#L291-D69 [1198] L291-D69-->L291_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31168#L291_accept_S2 [1202] L291_accept_S2-->L293_accept_S2: Formula: (= v_protect_c_accepted_19 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_19}  AuxVars[]  AssignedVars[protect_c_accepted] 31172#L293_accept_S2 [1347] L293_accept_S2-->L294_accept_S2: Formula: (= v_protect_c_time_14 v_standard_metadata.ingress_global_timestamp_11)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{protect_c_time=v_protect_c_time_14, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[protect_c_time] 31350#L294_accept_S2 [1581] L294_accept_S2-->L296_accept_S2: Formula: (= v_meta.primary_18 v_standard_metadata.ingress_port_29)  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_29, meta.primary=v_meta.primary_18}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_29, meta.primary=v_meta.primary_18}  AuxVars[]  AssignedVars[] 31314#L296_accept_S2 [1573] L296_accept_S2-->L296_accept_S2-D3: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index]< 31313#L296_accept_S2-D3 [1318] L296_accept_S2-D3-->protect_c_last_primary.writeENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31315#protect_c_last_primary.writeENTRY_accept_S2 [1329] protect_c_last_primary.writeENTRY_accept_S2-->protect_c_last_primary.writeFINAL_accept_S2: Formula: (= (store v_protect_c_last_primary_22 v_protect_c_last_primary.write_index_3 v_protect_c_last_primary.write_value_3) v_protect_c_last_primary_21)  InVars {protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_3, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_3, protect_c_last_primary=v_protect_c_last_primary_22}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_index_3, protect_c_last_primary.write_value=v_protect_c_last_primary.write_value_3, protect_c_last_primary=v_protect_c_last_primary_21}  AuxVars[]  AssignedVars[protect_c_last_primary] 31329#protect_c_last_primary.writeFINAL_accept_S2 [1562] protect_c_last_primary.writeFINAL_accept_S2-->protect_c_last_primary.writeEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31489#protect_c_last_primary.writeEXIT_accept_S2 >[1790] protect_c_last_primary.writeEXIT_accept_S2-->L296-1-D108: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_protect_c_last_primary.write_indexInParam_1 0) (= v_protect_c_time_11 v_protect_c_last_primary.write_valueInParam_1))  InVars {protect_c_time=v_protect_c_time_11}  OutVars{protect_c_last_primary.write_index=v_protect_c_last_primary.write_indexInParam_1, protect_c_last_primary.write_value=v_protect_c_last_primary.write_valueInParam_1, protect_c_time=v_protect_c_time_11}  AuxVars[]  AssignedVars[protect_c_last_primary.write_value, protect_c_last_primary.write_index] 31328#L296-1-D108 [1327] L296-1-D108-->L296-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31261#L296-1_accept_S2 [1273] L296-1_accept_S2-->L300-1_accept_S2: Formula: (= v_protect_c_accepted_22 1)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_22}  AuxVars[]  AssignedVars[protect_c_accepted] 31079#L300-1_accept_S2 [1147] L300-1_accept_S2-->L289-2_accept_S2: Formula: (= v_protect_c_accepted_16 v_meta.accepted_20)  InVars {protect_c_accepted=v_protect_c_accepted_16}  OutVars{protect_c_accepted=v_protect_c_accepted_16, meta.accepted=v_meta.accepted_20}  AuxVars[]  AssignedVars[meta.accepted] 31080#L289-2_accept_S2 [1307] L289-2_accept_S2-->L311_accept_S2: Formula: (= v_meta.accepted_25 1)  InVars {meta.accepted=v_meta.accepted_25}  OutVars{meta.accepted=v_meta.accepted_25}  AuxVars[]  AssignedVars[] 31220#L311_accept_S2 [1632] L311_accept_S2-->L311_accept_S2-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31469#L311_accept_S2-D54 [1512] L311_accept_S2-D54-->l2_c_l2_forwarding.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31452#l2_c_l2_forwarding.applyENTRY_accept_S2 [1470] l2_c_l2_forwarding.applyENTRY_accept_S2-->L339_accept_S2: Formula: (not (= l2_c_l2_forwarding.action.l2_c_l2_forward_0 v_l2_c_l2_forwarding.action_run_22))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_22}  AuxVars[]  AssignedVars[] 31453#L339_accept_S2 [1523] L339_accept_S2-->L339-1_accept_S2: Formula: (not (= v_l2_c_l2_forwarding.action_run_24 l2_c_l2_forwarding.action.l2_c_l2_broadcast_0))  InVars {l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_24}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_24}  AuxVars[]  AssignedVars[] 31264#L339-1_accept_S2 [1640] L339-1_accept_S2-->l2_c_l2_forwarding.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31413#l2_c_l2_forwarding.applyEXIT_accept_S2 >[1866] l2_c_l2_forwarding.applyEXIT_accept_S2-->L310-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31414#L310-D111 [1520] L310-D111-->L310_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31471#L310_accept_S2 [1533] L310_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31447#ingressEXIT_accept_S2 >[1744] ingressEXIT_accept_S2-->L349-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31448#L349-D123 [1682] L349-D123-->L349_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30976#L349_accept_S2 [1547] L349_accept_S2-->L349_accept_S2-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31485#L349_accept_S2-D42 [1588] L349_accept_S2-D42-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31234#egressFINAL_accept_S2 [1253] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30975#egressEXIT_accept_S2 >[1832] egressEXIT_accept_S2-->L350-D102: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30977#L350-D102 [1423] L350-D102-->L350_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31321#L350_accept_S2 [1631] L350_accept_S2-->L350_accept_S2-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31508#L350_accept_S2-D12 [1618] L350_accept_S2-D12-->createChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31320#createChecksumFINAL_accept_S2 [1322] createChecksumFINAL_accept_S2-->createChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31322#createChecksumEXIT_accept_S2 >[1766] createChecksumEXIT_accept_S2-->L351-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31455#L351-D87 [1476] L351-D87-->L351_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31456#L351_accept_S2 [1685] L351_accept_S2-->L353_accept_S2: Formula: (not v_forward_31)  InVars {forward=v_forward_31}  OutVars{forward=v_forward_31}  AuxVars[]  AssignedVars[] 31465#L353_accept_S2 [1494] L353_accept_S2-->L352-1_accept_S2: Formula: v_drop_15  InVars {}  OutVars{drop=v_drop_15}  AuxVars[]  AssignedVars[drop] 31459#L352-1_accept_S2 [1483] L352-1_accept_S2-->L356_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_32 0))) (or (and v__p4ltl_0_7 .cse0) (and (not v__p4ltl_0_7) (not .cse0))))  InVars {meta.accepted=v_meta.accepted_32}  OutVars{_p4ltl_0=v__p4ltl_0_7, meta.accepted=v_meta.accepted_32}  AuxVars[]  AssignedVars[_p4ltl_0] 31460#L356_accept_S2 [1669] L356_accept_S2-->L357_accept_S2: Formula: (= v__p4ltl_2_11 (mod (+ (mod v_standard_metadata.ingress_global_timestamp_21 281474976710656) (* (mod (select v_protect_c_last_primary_17 0) 281474976710656) 281474976710655)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_21}  OutVars{_p4ltl_2=v__p4ltl_2_11, protect_c_last_primary=v_protect_c_last_primary_17, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_21}  AuxVars[]  AssignedVars[_p4ltl_2] 31480#L357_accept_S2 [1538] L357_accept_S2-->L358_accept_S2: Formula: (let ((.cse0 (<= v__p4ltl_2_8 v_meta.period_30))) (or (and v__p4ltl_1_6 .cse0) (and (not .cse0) (not v__p4ltl_1_6))))  InVars {_p4ltl_2=v__p4ltl_2_8, meta.period=v_meta.period_30}  OutVars{_p4ltl_2=v__p4ltl_2_8, _p4ltl_1=v__p4ltl_1_6, meta.period=v_meta.period_30}  AuxVars[]  AssignedVars[_p4ltl_1] 30945#L358_accept_S2 [1080] L358_accept_S2-->L359_accept_S2: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_49 v_meta.secondary_27))) (or (and (not v__p4ltl_3_7) (not .cse0)) (and v__p4ltl_3_7 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_49, meta.secondary=v_meta.secondary_27}  OutVars{_p4ltl_3=v__p4ltl_3_7, meta.secondary=v_meta.secondary_27, standard_metadata.ingress_port=v_standard_metadata.ingress_port_49}  AuxVars[]  AssignedVars[_p4ltl_3] 30947#L359_accept_S2 [1156] L359_accept_S2-->L360_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_25 v_standard_metadata.ingress_port_45))) (or (and (not v__p4ltl_4_6) (not .cse0)) (and v__p4ltl_4_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_45, meta.primary=v_meta.primary_25, _p4ltl_4=v__p4ltl_4_6}  AuxVars[]  AssignedVars[_p4ltl_4] 31096#L360_accept_S2 [1296] L360_accept_S2-->L361_accept_S2: Formula: (let ((.cse0 (= v_meta.accepted_35 1))) (or (and (not .cse0) (not v__p4ltl_5_8)) (and v__p4ltl_5_8 .cse0)))  InVars {meta.accepted=v_meta.accepted_35}  OutVars{_p4ltl_5=v__p4ltl_5_8, meta.accepted=v_meta.accepted_35}  AuxVars[]  AssignedVars[_p4ltl_5] 31281#L361_accept_S2 [1290] L361_accept_S2-->L362_accept_S2: Formula: (let ((.cse0 (= v_meta.primary_30 v_meta.secondary_30))) (or (and v__p4ltl_6_8 (not .cse0)) (and (not v__p4ltl_6_8) .cse0)))  InVars {meta.primary=v_meta.primary_30, meta.secondary=v_meta.secondary_30}  OutVars{meta.secondary=v_meta.secondary_30, _p4ltl_6=v__p4ltl_6_8, meta.primary=v_meta.primary_30}  AuxVars[]  AssignedVars[_p4ltl_6] 31282#L362_accept_S2 [1336] L362_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_36))) (or (and .cse0 v__p4ltl_7_8) (and (not v__p4ltl_7_8) (not .cse0))))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  OutVars{_p4ltl_7=v__p4ltl_7_8, hdr.ethernet.etherType=v_hdr.ethernet.etherType_36}  AuxVars[]  AssignedVars[_p4ltl_7] 31257#mainFINAL_accept_S2 [1270] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31258#mainEXIT_accept_S2 >[1749] mainEXIT_accept_S2-->L368-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31409#L368-1-D105 [1414] L368-1-D105-->L368-1_accept_S3: Formula: (and v__p4ltl_1_9 v__p4ltl_3_9 v__p4ltl_7_12 v__p4ltl_6_12 (not v__p4ltl_0_9))  InVars {_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  OutVars{_p4ltl_3=v__p4ltl_3_9, _p4ltl_0=v__p4ltl_0_9, _p4ltl_1=v__p4ltl_1_9, _p4ltl_6=v__p4ltl_6_12, _p4ltl_7=v__p4ltl_7_12}  AuxVars[]  AssignedVars[] 31410#L368-1_accept_S3 
[2023-02-06 19:10:03,571 INFO  L754   eck$LassoCheckResult]: Loop: 31410#L368-1_accept_S3 [1431] L368-1_accept_S3-->L368_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30996#L368_accept_S3 [1277] L368_accept_S3-->L368_accept_S3-D7: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 30995#L368_accept_S3-D7 [1101] L368_accept_S3-D7-->mainENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30959#mainENTRY_accept_S3 [1518] mainENTRY_accept_S3-->mainENTRY_accept_S3-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31472#mainENTRY_accept_S3-D13 [1667] mainENTRY_accept_S3-D13-->havocProcedureENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31509#havocProcedureENTRY_accept_S3 [1638] havocProcedureENTRY_accept_S3-->L211_accept_S3: Formula: (not v_drop_12)  InVars {}  OutVars{drop=v_drop_12}  AuxVars[]  AssignedVars[drop] 31510#L211_accept_S3 [1696] L211_accept_S3-->L212_accept_S3: Formula: (not v_forward_24)  InVars {}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[forward] 31298#L212_accept_S3 [1298] L212_accept_S3-->L213_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_44}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 31299#L213_accept_S3 [1488] L213_accept_S3-->L214_accept_S3: Formula: (and (<= 0 v_standard_metadata.ingress_port_41) (< v_standard_metadata.ingress_port_41 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_41}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_41}  AuxVars[]  AssignedVars[] 31464#L214_accept_S3 [1510] L214_accept_S3-->L215_accept_S3: Formula: (= v_standard_metadata.egress_spec_23 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_23}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 31186#L215_accept_S3 [1217] L215_accept_S3-->L216_accept_S3: Formula: (= 0 v_standard_metadata.egress_port_23)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_23}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 31187#L216_accept_S3 [1499] L216_accept_S3-->L217_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 31427#L217_accept_S3 [1434] L217_accept_S3-->L218_accept_S3: Formula: (and (<= 0 v_standard_metadata.instance_type_14) (< v_standard_metadata.instance_type_14 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_14}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_14}  AuxVars[]  AssignedVars[] 31428#L218_accept_S3 [1664] L218_accept_S3-->L219_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_13}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 31130#L219_accept_S3 [1170] L219_accept_S3-->L220_accept_S3: Formula: (and (< v_standard_metadata.packet_length_10 4294967296) (<= 0 v_standard_metadata.packet_length_10))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_10}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[] 31131#L220_accept_S3 [1574] L220_accept_S3-->L221_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 31424#L221_accept_S3 [1430] L221_accept_S3-->L222_accept_S3: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_12) (< v_standard_metadata.enq_timestamp_12 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[] 31333#L222_accept_S3 [1334] L222_accept_S3-->L223_accept_S3: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 31334#L223_accept_S3 [1360] L223_accept_S3-->L224_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_14}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 31363#L224_accept_S3 [1440] L224_accept_S3-->L225_accept_S3: Formula: (and (< v_standard_metadata.deq_timedelta_10 4294967296) (<= 0 v_standard_metadata.deq_timedelta_10))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[] 31432#L225_accept_S3 [1657] L225_accept_S3-->L226_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 30958#L226_accept_S3 [1085] L226_accept_S3-->L227_accept_S3: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 30960#L227_accept_S3 [1513] L227_accept_S3-->L228_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_15}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 31375#L228_accept_S3 [1374] L228_accept_S3-->L229_accept_S3: Formula: (and (< v_standard_metadata.ingress_global_timestamp_17 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_17))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_17}  AuxVars[]  AssignedVars[] 31376#L229_accept_S3 [1405] L229_accept_S3-->L230_accept_S3: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 31405#L230_accept_S3 [1508] L230_accept_S3-->L231_accept_S3: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_13) (< v_standard_metadata.egress_global_timestamp_13 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[] 31301#L231_accept_S3 [1302] L231_accept_S3-->L232_accept_S3: Formula: (= v_standard_metadata.mcast_grp_20 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_20}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 31302#L232_accept_S3 [1539] L232_accept_S3-->L233_accept_S3: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 31097#L233_accept_S3 [1155] L233_accept_S3-->L234_accept_S3: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 31098#L234_accept_S3 [1420] L234_accept_S3-->L235_accept_S3: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 31417#L235_accept_S3 [1444] L235_accept_S3-->L236_accept_S3: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 31435#L236_accept_S3 [1626] L236_accept_S3-->L237_accept_S3: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 31265#L237_accept_S3 [1275] L237_accept_S3-->L238_accept_S3: Formula: (= v_emit_17 (store v_emit_18 v_hdr.ethernet_4 false))  InVars {emit=v_emit_18, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_17, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 30980#L238_accept_S3 [1092] L238_accept_S3-->L239_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 30981#L239_accept_S3 [1542] L239_accept_S3-->L240_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 31074#L240_accept_S3 [1145] L240_accept_S3-->L241_accept_S3: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_31}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 31075#L241_accept_S3 [1620] L241_accept_S3-->L242_accept_S3: Formula: (and (< v_hdr.ethernet.etherType_29 65536) (<= 0 v_hdr.ethernet.etherType_29))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_29}  AuxVars[]  AssignedVars[] 31479#L242_accept_S3 [1532] L242_accept_S3-->L243_accept_S3: Formula: (not v_hdr.topology.valid_16)  InVars {}  OutVars{hdr.topology.valid=v_hdr.topology.valid_16}  AuxVars[]  AssignedVars[hdr.topology.valid] 31391#L243_accept_S3 [1389] L243_accept_S3-->L244_accept_S3: Formula: (= v_emit_19 (store v_emit_20 v_hdr.topology_3 false))  InVars {emit=v_emit_20, hdr.topology=v_hdr.topology_3}  OutVars{emit=v_emit_19, hdr.topology=v_hdr.topology_3}  AuxVars[]  AssignedVars[emit] 31392#L244_accept_S3 [1403] L244_accept_S3-->L245_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_10}  AuxVars[]  AssignedVars[hdr.topology.identifier] 31402#L245_accept_S3 [1665] L245_accept_S3-->L246_accept_S3: Formula: (and (< v_hdr.topology.identifier_12 4294967296) (<= 0 v_hdr.topology.identifier_12))  InVars {hdr.topology.identifier=v_hdr.topology.identifier_12}  OutVars{hdr.topology.identifier=v_hdr.topology.identifier_12}  AuxVars[]  AssignedVars[] 31290#L246_accept_S3 [1295] L246_accept_S3-->L247_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.port=v_hdr.topology.port_18}  AuxVars[]  AssignedVars[hdr.topology.port] 31291#L247_accept_S3 [1641] L247_accept_S3-->L248_accept_S3: Formula: (and (< v_hdr.topology.port_19 65536) (<= 0 v_hdr.topology.port_19))  InVars {hdr.topology.port=v_hdr.topology.port_19}  OutVars{hdr.topology.port=v_hdr.topology.port_19}  AuxVars[]  AssignedVars[] 31222#L248_accept_S3 [1239] L248_accept_S3-->L249_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_13}  AuxVars[]  AssignedVars[hdr.topology.prefix] 31173#L249_accept_S3 [1201] L249_accept_S3-->L250_accept_S3: Formula: (and (< v_hdr.topology.prefix_9 4294967296) (<= 0 v_hdr.topology.prefix_9))  InVars {hdr.topology.prefix=v_hdr.topology.prefix_9}  OutVars{hdr.topology.prefix=v_hdr.topology.prefix_9}  AuxVars[]  AssignedVars[] 31174#L250_accept_S3 [1451] L250_accept_S3-->L251_accept_S3: Formula: true  InVars {}  OutVars{hdr.topology.mac=v_hdr.topology.mac_9}  AuxVars[]  AssignedVars[hdr.topology.mac] 31288#L251_accept_S3 [1293] L251_accept_S3-->L252_accept_S3: Formula: (and (< v_hdr.topology.mac_13 281474976710656) (<= 0 v_hdr.topology.mac_13))  InVars {hdr.topology.mac=v_hdr.topology.mac_13}  OutVars{hdr.topology.mac=v_hdr.topology.mac_13}  AuxVars[]  AssignedVars[] 31289#L252_accept_S3 [1471] L252_accept_S3-->L253_accept_S3: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_13}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.ingress_global_timestamp] 31178#L253_accept_S3 [1207] L253_accept_S3-->L254_accept_S3: Formula: (and (<= 0 v_meta.intrinsic_metadata.ingress_global_timestamp_10) (< v_meta.intrinsic_metadata.ingress_global_timestamp_10 281474976710656))  InVars {meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  OutVars{meta.intrinsic_metadata.ingress_global_timestamp=v_meta.intrinsic_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[] 31179#L254_accept_S3 [1394] L254_accept_S3-->L255_accept_S3: Formula: true  InVars {}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_13}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_global_timestamp] 31396#L255_accept_S3 [1477] L255_accept_S3-->L256_accept_S3: Formula: (and (< v_meta.intrinsic_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_meta.intrinsic_metadata.egress_global_timestamp_9))  InVars {meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  OutVars{meta.intrinsic_metadata.egress_global_timestamp=v_meta.intrinsic_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 31457#L256_accept_S3 [1479] L256_accept_S3-->L257_accept_S3: Formula: (= v_meta.intrinsic_metadata.lf_field_list_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.lf_field_list=v_meta.intrinsic_metadata.lf_field_list_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.lf_field_list] 31042#L257_accept_S3 [1126] L257_accept_S3-->L258_accept_S3: Formula: (= v_meta.intrinsic_metadata.mcast_grp_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.mcast_grp=v_meta.intrinsic_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.mcast_grp] 31043#L258_accept_S3 [1178] L258_accept_S3-->L259_accept_S3: Formula: (= v_meta.intrinsic_metadata.resubmit_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.resubmit_flag=v_meta.intrinsic_metadata.resubmit_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.resubmit_flag] 31142#L259_accept_S3 [1183] L259_accept_S3-->L260_accept_S3: Formula: (= v_meta.intrinsic_metadata.egress_rid_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.egress_rid=v_meta.intrinsic_metadata.egress_rid_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.egress_rid] 31147#L260_accept_S3 [1186] L260_accept_S3-->L261_accept_S3: Formula: (= v_meta.intrinsic_metadata.recirculate_flag_8 0)  InVars {}  OutVars{meta.intrinsic_metadata.recirculate_flag=v_meta.intrinsic_metadata.recirculate_flag_8}  AuxVars[]  AssignedVars[meta.intrinsic_metadata.recirculate_flag] 31152#L261_accept_S3 [1192] L261_accept_S3-->L262_accept_S3: Formula: (= v_meta.accepted_29 0)  InVars {}  OutVars{meta.accepted=v_meta.accepted_29}  AuxVars[]  AssignedVars[meta.accepted] 31160#L262_accept_S3 [1435] L262_accept_S3-->L263_accept_S3: Formula: (= v_meta.period_26 0)  InVars {}  OutVars{meta.period=v_meta.period_26}  AuxVars[]  AssignedVars[meta.period] 31262#L263_accept_S3 [1272] L263_accept_S3-->L264_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.l2_c_l2_forward_0.e_port=v_l2_c_l2_forwarding.l2_c_l2_forward_0.e_port_11}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.l2_c_l2_forward_0.e_port] 31263#L264_accept_S3 [1350] L264_accept_S3-->L265_accept_S3: Formula: true  InVars {}  OutVars{l2_c_l2_forwarding.action_run=v_l2_c_l2_forwarding.action_run_12}  AuxVars[]  AssignedVars[l2_c_l2_forwarding.action_run] 31353#L265_accept_S3 [1589] L265_accept_S3-->L266_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.protect_c_set_period_0.period=v_protect_c_period.protect_c_set_period_0.period_11}  AuxVars[]  AssignedVars[protect_c_period.protect_c_set_period_0.period] 31382#L266_accept_S3 [1384] L266_accept_S3-->L267_accept_S3: Formula: true  InVars {}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_13}  AuxVars[]  AssignedVars[protect_c_period.action_run] 31383#L267_accept_S3 [1666] L267_accept_S3-->L268_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.primary=v_protect_c_port_config.protect_c_set_ports_0.primary_11}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.primary] 31476#L268_accept_S3 [1529] L268_accept_S3-->L269_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.protect_c_set_ports_0.secondary=v_protect_c_port_config.protect_c_set_ports_0.secondary_10}  AuxVars[]  AssignedVars[protect_c_port_config.protect_c_set_ports_0.secondary] 31477#L269_accept_S3 [1672] L269_accept_S3-->havocProcedureFINAL_accept_S3: Formula: true  InVars {}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_13}  AuxVars[]  AssignedVars[protect_c_port_config.action_run] 31196#havocProcedureFINAL_accept_S3 [1221] havocProcedureFINAL_accept_S3-->havocProcedureEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31044#havocProcedureEXIT_accept_S3 >[1823] havocProcedureEXIT_accept_S3-->L346-D64: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31045#L346-D64 [1454] L346-D64-->L346_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31181#L346_accept_S3 [1289] L346_accept_S3-->L346_accept_S3-D31: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31280#L346_accept_S3-D31 [1514] L346_accept_S3-D31-->_parser_packetParserENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30949#_parser_packetParserENTRY_accept_S3 [1323] _parser_packetParserENTRY_accept_S3-->_parser_packetParserENTRY_accept_S3-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31035#_parser_packetParserENTRY_accept_S3-D58 [1121] _parser_packetParserENTRY_accept_S3-D58-->startENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31036#startENTRY_accept_S3 [1570] startENTRY_accept_S3-->L440_accept_S3: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 31496#L440_accept_S3 [1616] L440_accept_S3-->L440-1_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_40 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_40}  AuxVars[]  AssignedVars[] 30948#L440-1_accept_S3 [1081] L440-1_accept_S3-->startEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 30950#startEXIT_accept_S3 >[1797] startEXIT_accept_S3-->_parser_packetParserFINAL-D82: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31180#_parser_packetParserFINAL-D82 [1206] _parser_packetParserFINAL-D82-->_parser_packetParserFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31182#_parser_packetParserFINAL_accept_S3 [1595] _parser_packetParserFINAL_accept_S3-->_parser_packetParserEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31411#_parser_packetParserEXIT_accept_S3 >[1756] _parser_packetParserEXIT_accept_S3-->L347-D70: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31007#L347-D70 [1107] L347-D70-->L347_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31008#L347_accept_S3 [1393] L347_accept_S3-->L347_accept_S3-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31397#L347_accept_S3-D4 [1415] L347_accept_S3-D4-->verifyChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31412#verifyChecksumFINAL_accept_S3 [1583] verifyChecksumFINAL_accept_S3-->verifyChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31500#verifyChecksumEXIT_accept_S3 >[1724] verifyChecksumEXIT_accept_S3-->L348-D73: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31113#L348-D73 [1160] L348-D73-->L348_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31000#L348_accept_S3 [1219] L348_accept_S3-->L348_accept_S3-D28: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31009#L348_accept_S3-D28 [1108] L348_accept_S3-D28-->ingressENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31010#ingressENTRY_accept_S3 [1442] ingressENTRY_accept_S3-->L288_accept_S3: Formula: (not (= v_hdr.ethernet.etherType_17 56576))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 31433#L288_accept_S3 [1496] L288_accept_S3-->L289_accept_S3: Formula: (= v_meta.accepted_21 1)  InVars {}  OutVars{meta.accepted=v_meta.accepted_21}  AuxVars[]  AssignedVars[meta.accepted] 31466#L289_accept_S3 [1497] L289_accept_S3-->L290_accept_S3: Formula: (= 56577 v_hdr.ethernet.etherType_26)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 31100#L290_accept_S3 [1567] L290_accept_S3-->L290_accept_S3-D19: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31494#L290_accept_S3-D19 [1629] L290_accept_S3-D19-->protect_c_period.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31502#protect_c_period.applyENTRY_accept_S3 [1591] protect_c_period.applyENTRY_accept_S3-->L396_accept_S3: Formula: (not (= protect_c_period.action.protect_c_set_period_0 v_protect_c_period.action_run_16))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_16}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_16}  AuxVars[]  AssignedVars[] 31364#L396_accept_S3 [1362] L396_accept_S3-->L396-1_accept_S3: Formula: (not (= protect_c_period.action.NoAction_0 v_protect_c_period.action_run_22))  InVars {protect_c_period.action_run=v_protect_c_period.action_run_22}  OutVars{protect_c_period.action_run=v_protect_c_period.action_run_22}  AuxVars[]  AssignedVars[] 31197#L396-1_accept_S3 [1224] L396-1_accept_S3-->protect_c_period.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31099#protect_c_period.applyEXIT_accept_S3 >[1725] protect_c_period.applyEXIT_accept_S3-->L290-1-D115: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31101#L290-1-D115 [1229] L290-1-D115-->L290-1_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31204#L290-1_accept_S3 [1236] L290-1_accept_S3-->L290-1_accept_S3-D46: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31215#L290-1_accept_S3-D46 [1566] L290-1_accept_S3-D46-->protect_c_port_config.applyENTRY_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31493#protect_c_port_config.applyENTRY_accept_S3 [1654] protect_c_port_config.applyENTRY_accept_S3-->L408_accept_S3: Formula: (not (= v_protect_c_port_config.action_run_26 protect_c_port_config.action.protect_c_set_ports_0))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_26}  AuxVars[]  AssignedVars[] 31512#L408_accept_S3 [1689] L408_accept_S3-->L408-1_accept_S3: Formula: (not (= protect_c_port_config.action.NoAction_3 v_protect_c_port_config.action_run_22))  InVars {protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  OutVars{protect_c_port_config.action_run=v_protect_c_port_config.action_run_22}  AuxVars[]  AssignedVars[] 31442#L408-1_accept_S3 [1568] L408-1_accept_S3-->protect_c_port_config.applyEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31495#protect_c_port_config.applyEXIT_accept_S3 >[1750] protect_c_port_config.applyEXIT_accept_S3-->L291-D67: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31207#L291-D67 [1231] L291-D67-->L291_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31208#L291_accept_S3 [1274] L291_accept_S3-->L293_accept_S3: Formula: (= v_protect_c_accepted_20 0)  InVars {}  OutVars{protect_c_accepted=v_protect_c_accepted_20}  AuxVars[]  AssignedVars[protect_c_accepted] 31266#L293_accept_S3 [1489] L293_accept_S3-->L294_accept_S3: Formula: (= v_protect_c_time_15 v_standard_metadata.ingress_global_timestamp_12)  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  OutVars{protect_c_time=v_protect_c_time_15, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[protect_c_time] 31177#L294_accept_S3 [1204] L294_accept_S3-->L300_accept_S3: Formula: (not (= v_meta.primary_21 v_standard_metadata.ingress_port_32))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.primary=v_meta.primary_21}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_32, meta.primary=v_meta.primary_21}  AuxVars[]  AssignedVars[] 31066#L300_accept_S3 [1141] L300_accept_S3-->L300-1_accept_S3: Formula: (not (= v_standard_metadata.ingress_port_38 v_meta.secondary_21))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_38, meta.secondary=v_meta.secondary_21}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_38, meta.secondary=v_meta.secondary_21}  AuxVars[]  AssignedVars[] 31068#L300-1_accept_S3 [1245] L300-1_accept_S3-->L289-2_accept_S3: Formula: (= v_protect_c_accepted_15 v_meta.accepted_19)  InVars {protect_c_accepted=v_protect_c_accepted_15}  OutVars{protect_c_accepted=v_protect_c_accepted_15, meta.accepted=v_meta.accepted_19}  AuxVars[]  AssignedVars[meta.accepted] 31228#L289-2_accept_S3 [1261] L289-2_accept_S3-->L310_accept_S3: Formula: (not (= v_meta.accepted_24 1))  InVars {meta.accepted=v_meta.accepted_24}  OutVars{meta.accepted=v_meta.accepted_24}  AuxVars[]  AssignedVars[] 30999#L310_accept_S3 [1103] L310_accept_S3-->ingressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31001#ingressEXIT_accept_S3 >[1872] ingressEXIT_accept_S3-->L349-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31372#L349-D121 [1372] L349-D121-->L349_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31243#L349_accept_S3 [1560] L349_accept_S3-->L349_accept_S3-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31242#L349_accept_S3-D40 [1259] L349_accept_S3-D40-->egressFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31244#egressFINAL_accept_S3 [1545] egressFINAL_accept_S3-->egressEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31484#egressEXIT_accept_S3 >[1880] egressEXIT_accept_S3-->L350-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31503#L350-D100 [1694] L350-D100-->L350_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31029#L350_accept_S3 [1366] L350_accept_S3-->L350_accept_S3-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 31369#L350_accept_S3-D10 [1541] L350_accept_S3-D10-->createChecksumFINAL_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31028#createChecksumFINAL_accept_S3 [1117] createChecksumFINAL_accept_S3-->createChecksumEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31030#createChecksumEXIT_accept_S3 >[1785] createChecksumEXIT_accept_S3-->L351-D85: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31005#L351-D85 [1106] L351-D85-->L351_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31006#L351_accept_S3 [1330] L351_accept_S3-->L353_accept_S3: Formula: (not v_forward_29)  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 31330#L353_accept_S3 [1503] L353_accept_S3-->L352-1_accept_S3: Formula: v_drop_16  InVars {}  OutVars{drop=v_drop_16}  AuxVars[]  AssignedVars[drop] 31441#L352-1_accept_S3 [1449] L352-1_accept_S3-->L356_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_31 0))) (or (and (not v__p4ltl_0_6) (not .cse0)) (and v__p4ltl_0_6 .cse0)))  InVars {meta.accepted=v_meta.accepted_31}  OutVars{_p4ltl_0=v__p4ltl_0_6, meta.accepted=v_meta.accepted_31}  AuxVars[]  AssignedVars[_p4ltl_0] 31021#L356_accept_S3 [1114] L356_accept_S3-->L357_accept_S3: Formula: (= v__p4ltl_2_12 (mod (+ (* (mod (select v_protect_c_last_primary_18 0) 281474976710656) 281474976710655) (mod v_standard_metadata.ingress_global_timestamp_22 281474976710656)) 281474976710656))  InVars {protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_22}  OutVars{_p4ltl_2=v__p4ltl_2_12, protect_c_last_primary=v_protect_c_last_primary_18, standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_22}  AuxVars[]  AssignedVars[_p4ltl_2] 31022#L357_accept_S3 [1120] L357_accept_S3-->L358_accept_S3: Formula: (let ((.cse0 (<= v__p4ltl_2_9 v_meta.period_31))) (or (and v__p4ltl_1_7 .cse0) (and (not v__p4ltl_1_7) (not .cse0))))  InVars {_p4ltl_2=v__p4ltl_2_9, meta.period=v_meta.period_31}  OutVars{_p4ltl_2=v__p4ltl_2_9, _p4ltl_1=v__p4ltl_1_7, meta.period=v_meta.period_31}  AuxVars[]  AssignedVars[_p4ltl_1] 31034#L358_accept_S3 [1460] L358_accept_S3-->L359_accept_S3: Formula: (let ((.cse0 (= v_standard_metadata.ingress_port_48 v_meta.secondary_26))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_48, meta.secondary=v_meta.secondary_26}  OutVars{_p4ltl_3=v__p4ltl_3_6, meta.secondary=v_meta.secondary_26, standard_metadata.ingress_port=v_standard_metadata.ingress_port_48}  AuxVars[]  AssignedVars[_p4ltl_3] 31026#L359_accept_S3 [1116] L359_accept_S3-->L360_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_26 v_standard_metadata.ingress_port_46))) (or (and v__p4ltl_4_7 .cse0) (and (not v__p4ltl_4_7) (not .cse0))))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_46, meta.primary=v_meta.primary_26, _p4ltl_4=v__p4ltl_4_7}  AuxVars[]  AssignedVars[_p4ltl_4] 31027#L360_accept_S3 [1310] L360_accept_S3-->L361_accept_S3: Formula: (let ((.cse0 (= v_meta.accepted_34 1))) (or (and (not .cse0) (not v__p4ltl_5_7)) (and v__p4ltl_5_7 .cse0)))  InVars {meta.accepted=v_meta.accepted_34}  OutVars{_p4ltl_5=v__p4ltl_5_7, meta.accepted=v_meta.accepted_34}  AuxVars[]  AssignedVars[_p4ltl_5] 31308#L361_accept_S3 [1603] L361_accept_S3-->L362_accept_S3: Formula: (let ((.cse0 (= v_meta.primary_29 v_meta.secondary_29))) (or (and v__p4ltl_6_7 (not .cse0)) (and .cse0 (not v__p4ltl_6_7))))  InVars {meta.primary=v_meta.primary_29, meta.secondary=v_meta.secondary_29}  OutVars{meta.secondary=v_meta.secondary_29, _p4ltl_6=v__p4ltl_6_7, meta.primary=v_meta.primary_29}  AuxVars[]  AssignedVars[_p4ltl_6] 31108#L362_accept_S3 [1159] L362_accept_S3-->mainFINAL_accept_S3: Formula: (let ((.cse0 (= 56577 v_hdr.ethernet.etherType_35))) (or (and (not .cse0) (not v__p4ltl_7_7)) (and v__p4ltl_7_7 .cse0)))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  OutVars{_p4ltl_7=v__p4ltl_7_7, hdr.ethernet.etherType=v_hdr.ethernet.etherType_35}  AuxVars[]  AssignedVars[_p4ltl_7] 31109#mainFINAL_accept_S3 [1214] mainFINAL_accept_S3-->mainEXIT_accept_S3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31185#mainEXIT_accept_S3 >[1807] mainEXIT_accept_S3-->L368-1-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 31423#L368-1-D103 [1427] L368-1-D103-->L368-1_accept_S3: Formula: (and v__p4ltl_7_11 v__p4ltl_6_11)  InVars {_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11}  OutVars{_p4ltl_6=v__p4ltl_6_11, _p4ltl_7=v__p4ltl_7_11}  AuxVars[]  AssignedVars[] 31410#L368-1_accept_S3 
[2023-02-06 19:10:03,571 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:10:03,571 INFO  L85        PathProgramCache]: Analyzing trace with hash 473397807, now seen corresponding path program 1 times
[2023-02-06 19:10:03,571 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:10:03,571 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [266481499]
[2023-02-06 19:10:03,571 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:10:03,571 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:10:03,582 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:03,626 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:10:03,630 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:03,658 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:03,662 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:03,667 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:10:03,668 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:03,671 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:03,672 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:03,672 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:10:03,673 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:03,679 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:10:03,681 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:03,685 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:10:03,685 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:03,689 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-02-06 19:10:03,689 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:03,692 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 21
[2023-02-06 19:10:03,692 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:03,696 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 30
[2023-02-06 19:10:03,697 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:03,697 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 124
[2023-02-06 19:10:03,698 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:03,698 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 129
[2023-02-06 19:10:03,698 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:03,699 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 151
[2023-02-06 19:10:03,706 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:03,717 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:03,719 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:03,721 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 66
[2023-02-06 19:10:03,721 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:03,722 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:03,722 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:03,722 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 78
[2023-02-06 19:10:03,723 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:03,723 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 83
[2023-02-06 19:10:03,725 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:03,727 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:10:03,727 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:03,728 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-02-06 19:10:03,728 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:03,728 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:10:03,729 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:03,729 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 27
[2023-02-06 19:10:03,730 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:03,730 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 36
[2023-02-06 19:10:03,731 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:03,731 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 130
[2023-02-06 19:10:03,731 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:03,732 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 135
[2023-02-06 19:10:03,732 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:03,733 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:10:03,733 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:10:03,733 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [266481499]
[2023-02-06 19:10:03,733 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [266481499] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:10:03,733 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:10:03,733 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [13] imperfect sequences [] total 13
[2023-02-06 19:10:03,734 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [992631514]
[2023-02-06 19:10:03,734 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:10:03,734 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:10:03,734 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:10:03,734 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 14 interpolants.
[2023-02-06 19:10:03,734 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=42, Invalid=140, Unknown=0, NotChecked=0, Total=182
[2023-02-06 19:10:03,735 INFO  L87              Difference]: Start difference. First operand 682 states and 711 transitions. cyclomatic complexity: 31 Second operand  has 14 states, 13 states have (on average 19.53846153846154) internal successors, (254), 5 states have internal predecessors, (254), 2 states have call successors, (26), 10 states have call predecessors, (26), 3 states have return successors, (25), 3 states have call predecessors, (25), 2 states have call successors, (25)
[2023-02-06 19:10:05,123 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:10:05,123 INFO  L93              Difference]: Finished difference Result 1186 states and 1321 transitions.
[2023-02-06 19:10:05,123 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 78 states. 
[2023-02-06 19:10:05,123 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 1186 states and 1321 transitions.
[2023-02-06 19:10:05,125 INFO  L131   ngComponentsAnalysis]: Automaton has 0 accepting balls. 0
[2023-02-06 19:10:05,125 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 1186 states to 0 states and 0 transitions.
[2023-02-06 19:10:05,125 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 0
[2023-02-06 19:10:05,125 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 0
[2023-02-06 19:10:05,125 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 0 states and 0 transitions.
[2023-02-06 19:10:05,125 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:10:05,125 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-02-06 19:10:05,125 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-02-06 19:10:05,125 INFO  L399   stractBuchiCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-02-06 19:10:05,125 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 12 ============
[2023-02-06 19:10:05,125 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 0 states and 0 transitions.
[2023-02-06 19:10:05,125 INFO  L131   ngComponentsAnalysis]: Automaton has 0 accepting balls. 0
[2023-02-06 19:10:05,126 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is true
[2023-02-06 19:10:05,129 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer CFG 06.02 07:10:05 BasicIcfg
[2023-02-06 19:10:05,129 INFO  L132        PluginConnector]: ------------------------ END BuchiAutomizer----------------------------
[2023-02-06 19:10:05,129 INFO  L158              Benchmark]: Toolchain (without parser) took 23914.62ms. Allocated memory was 54.5MB in the beginning and 852.5MB in the end (delta: 798.0MB). Free memory was 39.0MB in the beginning and 480.1MB in the end (delta: -441.1MB). Peak memory consumption was 356.8MB. Max. memory is 4.3GB.
[2023-02-06 19:10:05,129 INFO  L158              Benchmark]: Boogie PL CUP Parser took 0.12ms. Allocated memory is still 54.5MB. Free memory is still 29.0MB. There was no memory consumed. Max. memory is 4.3GB.
[2023-02-06 19:10:05,129 INFO  L158              Benchmark]: Boogie Preprocessor took 30.67ms. Allocated memory is still 54.5MB. Free memory was 38.9MB in the beginning and 36.3MB in the end (delta: 2.6MB). Peak memory consumption was 2.1MB. Max. memory is 4.3GB.
[2023-02-06 19:10:05,130 INFO  L158              Benchmark]: ThufvSpecLang took 28.79ms. Allocated memory is still 54.5MB. Free memory was 36.2MB in the beginning and 34.2MB in the end (delta: 2.0MB). Peak memory consumption was 1.0MB. Max. memory is 4.3GB.
[2023-02-06 19:10:05,130 INFO  L158              Benchmark]: RCFGBuilder took 266.99ms. Allocated memory is still 54.5MB. Free memory was 34.1MB in the beginning and 33.6MB in the end (delta: 513.6kB). Peak memory consumption was 16.3MB. Max. memory is 4.3GB.
[2023-02-06 19:10:05,130 INFO  L158              Benchmark]: ThufvLTL2Aut took 39.62ms. Allocated memory is still 54.5MB. Free memory was 33.6MB in the beginning and 30.6MB in the end (delta: 3.0MB). Peak memory consumption was 3.1MB. Max. memory is 4.3GB.
[2023-02-06 19:10:05,131 INFO  L158              Benchmark]: BÃ¼chi Program Product took 227.48ms. Allocated memory was 54.5MB in the beginning and 76.5MB in the end (delta: 22.0MB). Free memory was 30.6MB in the beginning and 47.4MB in the end (delta: -16.8MB). Peak memory consumption was 15.7MB. Max. memory is 4.3GB.
[2023-02-06 19:10:05,131 INFO  L158              Benchmark]: BlockEncodingV2 took 73.73ms. Allocated memory is still 76.5MB. Free memory was 47.4MB in the beginning and 45.1MB in the end (delta: 2.3MB). Peak memory consumption was 17.8MB. Max. memory is 4.3GB.
[2023-02-06 19:10:05,131 INFO  L158              Benchmark]: BuchiAutomizer took 23243.62ms. Allocated memory was 76.5MB in the beginning and 852.5MB in the end (delta: 775.9MB). Free memory was 45.1MB in the beginning and 480.1MB in the end (delta: -435.0MB). Peak memory consumption was 341.5MB. Max. memory is 4.3GB.
[2023-02-06 19:10:05,132 INFO  L339   ainManager$Toolchain]: #######################  End [Toolchain 1] #######################
 --- Results ---
 * Results from de.uni_freiburg.informatik.ultimate.plugins.blockencoding:
  - StatisticsResult: Initial Icfg
    633 locations, 804 edges
  - StatisticsResult: Encoded RCFG
    622 locations, 788 edges
 * Results from de.uni_freiburg.informatik.ultimate.core:
  - StatisticsResult: Toolchain Benchmarks
    Benchmark results are:
 * Boogie PL CUP Parser took 0.12ms. Allocated memory is still 54.5MB. Free memory is still 29.0MB. There was no memory consumed. Max. memory is 4.3GB.
 * Boogie Preprocessor took 30.67ms. Allocated memory is still 54.5MB. Free memory was 38.9MB in the beginning and 36.3MB in the end (delta: 2.6MB). Peak memory consumption was 2.1MB. Max. memory is 4.3GB.
 * ThufvSpecLang took 28.79ms. Allocated memory is still 54.5MB. Free memory was 36.2MB in the beginning and 34.2MB in the end (delta: 2.0MB). Peak memory consumption was 1.0MB. Max. memory is 4.3GB.
 * RCFGBuilder took 266.99ms. Allocated memory is still 54.5MB. Free memory was 34.1MB in the beginning and 33.6MB in the end (delta: 513.6kB). Peak memory consumption was 16.3MB. Max. memory is 4.3GB.
 * ThufvLTL2Aut took 39.62ms. Allocated memory is still 54.5MB. Free memory was 33.6MB in the beginning and 30.6MB in the end (delta: 3.0MB). Peak memory consumption was 3.1MB. Max. memory is 4.3GB.
 * BÃ¼chi Program Product took 227.48ms. Allocated memory was 54.5MB in the beginning and 76.5MB in the end (delta: 22.0MB). Free memory was 30.6MB in the beginning and 47.4MB in the end (delta: -16.8MB). Peak memory consumption was 15.7MB. Max. memory is 4.3GB.
 * BlockEncodingV2 took 73.73ms. Allocated memory is still 76.5MB. Free memory was 47.4MB in the beginning and 45.1MB in the end (delta: 2.3MB). Peak memory consumption was 17.8MB. Max. memory is 4.3GB.
 * BuchiAutomizer took 23243.62ms. Allocated memory was 76.5MB in the beginning and 852.5MB in the end (delta: 775.9MB). Free memory was 45.1MB in the beginning and 480.1MB in the end (delta: -435.0MB). Peak memory consumption was 341.5MB. Max. memory is 4.3GB.
 * Results from de.uni_freiburg.informatik.ultimate.buchiprogramproduct:
  - StatisticsResult: Initial property automaton
    3 locations, 4 edges
  - StatisticsResult: Initial RCFG
    172 locations, 208 edges
  - StatisticsResult: BuchiProgram size
    633 locations, 804 edges
 * Results from de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction:
  - StatisticsResult: Constructed decomposition of program
    Your program was decomposed into 11 terminating modules (11 trivial, 0 deterministic, 0 nondeterministic). 11 modules have a trivial ranking function, the largest among these consists of 16 locations.
  - StatisticsResult: Timing statistics
    BÃ¼chiAutomizer plugin needed 23.2s and 12 iterations.  TraceHistogramMax:1. Analysis of lassos took 2.2s. Construction of modules took 13.4s. BÃ¼chi inclusion checks took 7.1s. Highest rank in rank-based complementation 0. Minimization of det autom 11. Minimization of nondet autom 0. Automata minimization 0.1s AutomataMinimizationTime, 10 MinimizatonAttempts, 10144 StatesRemovedByMinimization, 10 NontrivialMinimizations. Non-live state removal took 0.1s Buchi closure took 0.0s. Biggest automaton had -1 states and ocurred in iteration -1.	Nontrivial modules had stage [0, 0, 0, 0, 0].	InterpolantCoveringCapabilityFinite: 0/0	InterpolantCoveringCapabilityBuchi: 0/0	HoareTripleCheckerStatistics: 0 mSolverCounterUnknown, 38150 SdHoareTripleChecker+Valid, 14.7s IncrementalHoareTripleChecker+Time, 0 mSdLazyCounter, 37969 mSDsluCounter, 16405 SdHoareTripleChecker+Invalid, 13.4s Time, 0 mProtectedAction, 0 SdHoareTripleChecker+Unchecked, 0 IncrementalHoareTripleChecker+Unchecked, 8351 mSDsCounter, 15884 IncrementalHoareTripleChecker+Valid, 0 mProtectedPredicate, 38391 IncrementalHoareTripleChecker+Invalid, 54275 SdHoareTripleChecker+Unknown, 0 mSolverCounterNotChecked, 15884 mSolverCounterUnsat, 8054 mSDtfsCounter, 38391 mSolverCounterSat, 0.2s SdHoareTripleChecker+Time, 0 IncrementalHoareTripleChecker+Unknown	LassoAnalysisResults: nont0 unkn0 SFLI0 SFLT0 conc0 concLT0 SILN0 SILU11 SILI0 SILT0 lasso0 LassoPreprocessingBenchmarks: LassoTerminationAnalysisBenchmarks: not availableLassoTerminationAnalysisBenchmarks: LassoNonterminationAnalysisSatFixpoint: 0	LassoNonterminationAnalysisSatUnbounded: 0	LassoNonterminationAnalysisUnsat: 0	LassoNonterminationAnalysisUnknown: 0	LassoNonterminationAnalysisTime: 0.0s	InitialAbstractionConstructionTime: 0.0s
  - AllSpecificationsHoldResult: All specifications hold
    Buchi Automizer proved that the LTL property !(( []((_p4ltl_7 == true && _p4ltl_6 == true)) )) || ( ( [](( (_p4ltl_5 == true && _p4ltl_4 == true) ==> ( X((_p4ltl_3 == true && _p4ltl_1 == true ==> _p4ltl_0 == true)) ) )) )) holds
RESULT: Ultimate proved your program to be correct!
Received shutdown request...
