// Seed: 447710511
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  integer id_3;
  wire id_4;
  wire id_5 = id_3;
  id_6 :
  assert property (@(posedge 1) id_6 - 1)
  else $display(1);
  wire id_7;
endmodule
module module_1 (
    input wand id_0,
    output logic id_1,
    output uwire id_2,
    input wire id_3,
    input wor id_4,
    input tri1 id_5,
    input supply0 id_6
);
  wire id_8;
  always_ff @(*) begin
    if (1'h0 % (1)) begin
      $display(1);
    end else begin
      id_1 <= 1;
    end
  end
  assign id_2 = 1'b0 == 1 - id_5;
  xnor (id_2, id_4, id_8, id_3);
  module_0(
      id_8, id_8
  );
endmodule
