// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "06/18/2019 09:27:34"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module NEANDER (
	loadAc,
	reset,
	clk,
	go,
	choice,
	loadri,
	loadrdm,
	write,
	read,
	loadrem,
	selrem,
	loadpc,
	sumpc,
	selual,
	InData,
	selrdm,
	loadnz,
	TurndspOn,
	ac,
	code,
	dado,
	DisplayAC1,
	DisplayAC2,
	DisplayAdd,
	DisplayD1,
	DisplayD2,
	endereco);
output 	loadAc;
input 	reset;
input 	clk;
input 	go;
input 	[1:0] choice;
output 	loadri;
output 	loadrdm;
output 	write;
output 	read;
output 	loadrem;
output 	selrem;
output 	loadpc;
output 	sumpc;
output 	[2:0] selual;
input 	[7:0] InData;
output 	[1:0] selrdm;
output 	loadnz;
output 	TurndspOn;
output 	[7:0] ac;
output 	[3:0] code;
output 	[7:0] dado;
output 	[6:0] DisplayAC1;
output 	[6:0] DisplayAC2;
output 	[6:0] DisplayAdd;
output 	[6:0] DisplayD1;
output 	[6:0] DisplayD2;
output 	[7:0] endereco;

// Design Ports Information
// loadAc	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// loadri	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// loadrdm	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// write	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// read	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// loadrem	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// selrem	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// loadpc	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sumpc	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// selual[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// selual[1]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// selual[0]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// selrdm[1]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// selrdm[0]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// loadnz	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TurndspOn	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ac[7]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ac[6]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ac[5]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ac[4]	=>  Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ac[3]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ac[2]	=>  Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ac[1]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ac[0]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// code[3]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// code[2]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// code[1]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// code[0]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dado[7]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dado[6]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dado[5]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dado[4]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dado[3]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dado[2]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dado[1]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dado[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DisplayAC1[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DisplayAC1[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DisplayAC1[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DisplayAC1[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DisplayAC1[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DisplayAC1[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DisplayAC1[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DisplayAC2[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DisplayAC2[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DisplayAC2[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DisplayAC2[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DisplayAC2[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DisplayAC2[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DisplayAC2[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DisplayAdd[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DisplayAdd[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DisplayAdd[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DisplayAdd[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DisplayAdd[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DisplayAdd[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DisplayAdd[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DisplayD1[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DisplayD1[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DisplayD1[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DisplayD1[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DisplayD1[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DisplayD1[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DisplayD1[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DisplayD2[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DisplayD2[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DisplayD2[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DisplayD2[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DisplayD2[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DisplayD2[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DisplayD2[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// endereco[7]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// endereco[6]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// endereco[5]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// endereco[4]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// endereco[3]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// endereco[2]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// endereco[1]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// endereco[0]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// reset	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// go	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// choice[1]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// choice[0]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// InData[7]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// InData[6]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// InData[5]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// InData[4]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// InData[3]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// InData[2]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// InData[0]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// InData[1]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst2|fstate.Decision~regout ;
wire \inst21|reg[0]~8_combout ;
wire \inst2|fstate.ADD~regout ;
wire \inst4|saida_sgn[7]~3_combout ;
wire \inst4|saida_sgn[7]~8_combout ;
wire \inst4|saida_sgn[6]~12_combout ;
wire \inst4|saida_sgn[6]~16_combout ;
wire \inst4|saida_sgn[5]~21_combout ;
wire \inst4|saida_sgn[5]~26_combout ;
wire \inst4|saida_sgn[4]~33_combout ;
wire \inst4|saida_sgn[4]~37_combout ;
wire \inst4|saida_sgn[3]~41_combout ;
wire \inst4|saida_sgn[3]~45_combout ;
wire \inst4|saida_sgn[2]~51_combout ;
wire \inst4|saida_sgn[2]~58_combout ;
wire \inst4|saida_sgn[1]~63_combout ;
wire \inst4|saida_sgn[1]~66_combout ;
wire \inst4|saida_sgn[0]~71_combout ;
wire \inst4|saida_sgn[0]~77_combout ;
wire \inst2|Equal1~4_combout ;
wire \inst2|reg_fstate.ADD~0_combout ;
wire \inst2|Selector1~1_combout ;
wire \inst2|fstate.JZ~regout ;
wire \inst2|Selector5~0_combout ;
wire \inst17|Mux1~0_combout ;
wire \inst17|Mux4~0_combout ;
wire \inst17|Mux5~0_combout ;
wire \inst17|somando[1]~0_combout ;
wire \inst2|Selector8~0_combout ;
wire \inst2|Selector8~1_combout ;
wire \inst17|NZ[0]~0_combout ;
wire \inst17|NZ[0]~1_combout ;
wire \inst17|NZ[0]~2_combout ;
wire \inst2|reg_fstate.JZ~0_combout ;
wire \inst4|genx:1:geny:3:gen|ld~combout ;
wire \inst4|genx:0:geny:0:gen|ld~combout ;
wire \inst2|Equal1~8_combout ;
wire \inst2|reg_fstate.NOP~7_combout ;
wire \inst2|reg_fstate.NOP~3_combout ;
wire \inst4|genx:0:geny:3:gen|reg[7]~feeder_combout ;
wire \inst4|genx:1:geny:3:gen|reg[4]~feeder_combout ;
wire \inst4|genx:1:geny:3:gen|reg[3]~feeder_combout ;
wire \inst4|genx:3:geny:1:gen|reg[2]~feeder_combout ;
wire \inst4|genx:3:geny:2:gen|reg[0]~feeder_combout ;
wire \inst4|genx:3:geny:2:gen|reg[1]~feeder_combout ;
wire \reset~combout ;
wire \inst2|reg_fstate.Start~0_combout ;
wire \inst2|fstate.Start~regout ;
wire \inst2|reg_fstate.LoadAC~0_combout ;
wire \inst2|fstate.LoadAC~regout ;
wire \go~combout ;
wire \inst2|reg_fstate.Search1~0_combout ;
wire \inst2|fstate.Search1~regout ;
wire \inst2|reg_fstate.Search2~0_combout ;
wire \inst2|fstate.Search2~regout ;
wire \inst2|Selector0~0_combout ;
wire \inst2|fstate.Search3~regout ;
wire \inst2|reg_fstate.Check~0_combout ;
wire \inst2|fstate.Check~regout ;
wire \inst2|Selector7~0_combout ;
wire \inst2|reg_fstate.SetAdress1~0_combout ;
wire \inst2|fstate.SetAdress1~regout ;
wire \inst2|reg_fstate.SetData~0_combout ;
wire \inst2|fstate.SetData~regout ;
wire \inst2|WideOr14~0_combout ;
wire \inst22|Equal0~0_combout ;
wire \inst21|reg[0]~9 ;
wire \inst21|reg[1]~12_combout ;
wire \inst2|reg_fstate.PREP3~0_combout ;
wire \inst2|fstate.PREP3~regout ;
wire \inst21|reg[1]~13 ;
wire \inst21|reg[2]~14_combout ;
wire \inst2|Equal1~1_combout ;
wire \inst2|reg_fstate.LDA~0_combout ;
wire \inst2|fstate.LDA~regout ;
wire \inst2|Equal1~3_combout ;
wire \inst2|reg_fstate.OR1~0_combout ;
wire \inst2|fstate.OR1~regout ;
wire \inst2|Equal1~2_combout ;
wire \inst2|reg_fstate.AND1~0_combout ;
wire \inst2|fstate.AND1~regout ;
wire \inst17|Mux7~0_combout ;
wire \inst17|Mux7~1_combout ;
wire \inst2|selUAL[2]~0_combout ;
wire \inst2|selUAL[1]~1_combout ;
wire \inst2|selUAL[0]~2_combout ;
wire \inst17|Mux0~4_combout ;
wire \inst17|Mux2~9_combout ;
wire \inst17|Mux2~12_combout ;
wire \inst21|reg[2]~15 ;
wire \inst21|reg[3]~16_combout ;
wire \inst2|Equal1~6_combout ;
wire \inst2|process_1~0_combout ;
wire \inst2|Selector5~1_combout ;
wire \inst2|fstate.JMP1~regout ;
wire \inst2|reg_fstate.JMP2~0_combout ;
wire \inst2|fstate.JMP2~regout ;
wire \inst2|reg_fstate.JMP3~0_combout ;
wire \inst2|fstate.JMP3~regout ;
wire \inst2|load_PC~0_combout ;
wire \inst2|Selector9~0_combout ;
wire \inst2|load_NZ~0_combout ;
wire \inst17|Mux7~2_combout ;
wire \inst17|Mux7~3_combout ;
wire \inst17|Mux4~2_combout ;
wire \inst17|Mux4~3_combout ;
wire \inst17|Mux4~1_combout ;
wire \inst17|Mux6~1_combout ;
wire \inst17|Mux6~2_combout ;
wire \inst17|Mux6~0_combout ;
wire \inst17|NZ[0]~3_combout ;
wire \inst2|reg_fstate.NOT1~1_combout ;
wire \inst2|Equal1~9_combout ;
wire \inst2|reg_fstate.JN~0_combout ;
wire \inst2|fstate.JN~regout ;
wire \inst2|Selector3~0_combout ;
wire \inst2|fstate.JnNZ~regout ;
wire \inst21|reg[3]~10_combout ;
wire \inst21|reg[3]~11_combout ;
wire \inst2|Equal1~7_combout ;
wire \inst2|Selector2~0_combout ;
wire \inst2|fstate.HLT~regout ;
wire \inst2|selREM~0_combout ;
wire \inst20|outRem[3]~1_combout ;
wire \inst2|reg_fstate.PREP1~0_combout ;
wire \inst2|fstate.PREP1~regout ;
wire \inst2|load_REM~0_combout ;
wire \inst2|load_REM~1_combout ;
wire \inst4|genx:1:geny:2:gen|process_0~0_combout ;
wire \inst4|genx:1:geny:2:gen|ld~combout ;
wire \inst4|genx:1:geny:1:gen|process_0~0_combout ;
wire \inst4|saida_sgn[3]~42_combout ;
wire \inst20|outRem[0]~0_combout ;
wire \inst4|genx:2:geny:0:gen|process_0~0_combout ;
wire \inst4|genx:2:geny:0:gen|ld~combout ;
wire \inst4|genx:1:geny:3:gen|process_0~0_combout ;
wire \inst4|saida_sgn[3]~43_combout ;
wire \inst4|genx:0:geny:2:gen|process_0~0_combout ;
wire \inst4|genx:0:geny:1:gen|process_0~0_combout ;
wire \inst4|genx:0:geny:1:gen|ld~combout ;
wire \inst4|saida_sgn[3]~40_combout ;
wire \inst4|saida_sgn[3]~44_combout ;
wire \inst4|genx:3:geny:2:gen|process_0~0_combout ;
wire \inst4|genx:3:geny:2:gen|ld~combout ;
wire \inst4|saida_sgn[3]~47_combout ;
wire \inst4|genx:3:geny:0:gen|process_0~0_combout ;
wire \inst4|genx:2:geny:3:gen|ld~combout ;
wire \inst4|saida_sgn[3]~46_combout ;
wire \inst4|genx:0:geny:0:gen|process_0~0_combout ;
wire \inst4|genx:3:geny:3:gen|process_0~0_combout ;
wire \inst4|genx:3:geny:3:gen|ld~combout ;
wire \inst4|saida_sgn[3]~48_combout ;
wire \inst4|saida_sgn[3]~49_combout ;
wire \inst24|reg[3]~6_combout ;
wire \inst2|selRDM[1]~0_combout ;
wire \inst2|load_RDM~0_combout ;
wire \inst|reg[3]~feeder_combout ;
wire \inst|reg[0]~feeder_combout ;
wire \inst17|c[1]~0_combout ;
wire \inst17|Mux5~1_combout ;
wire \inst17|Mux5~2_combout ;
wire \inst17|c[3]~1_combout ;
wire \inst17|c[3]~2_combout ;
wire \inst17|Mux3~8_combout ;
wire \inst17|Mux3~9_combout ;
wire \inst17|Mux3~10_combout ;
wire \inst4|genx:1:geny:0:gen|ld~combout ;
wire \inst4|genx:0:geny:3:gen|process_0~0_combout ;
wire \inst4|genx:0:geny:3:gen|ld~combout ;
wire \inst4|saida_sgn[4]~31_combout ;
wire \inst4|saida_sgn[4]~32_combout ;
wire \inst4|saida_sgn[4]~30_combout ;
wire \inst4|saida_sgn[4]~34_combout ;
wire \inst4|saida_sgn[4]~36_combout ;
wire \inst4|saida_sgn[4]~38_combout ;
wire \inst4|genx:2:geny:1:gen|process_0~0_combout ;
wire \inst4|genx:2:geny:1:gen|ld~combout ;
wire \inst4|genx:2:geny:2:gen|process_0~0_combout ;
wire \inst4|saida_sgn[4]~35_combout ;
wire \inst4|saida_sgn[4]~39_combout ;
wire \inst24|reg[4]~2_combout ;
wire \inst17|Mux2~8_combout ;
wire \inst17|Mux2~10_combout ;
wire \inst17|Mux2~11_combout ;
wire \inst17|c[5]~3_combout ;
wire \inst17|c[5]~4_combout ;
wire \inst17|Mux1~1_combout ;
wire \inst17|Mux1~2_combout ;
wire \inst17|Mux0~2_combout ;
wire \inst17|Mux0~5_combout ;
wire \inst17|Mux0~3_combout ;
wire \inst4|saida_sgn[7]~7_combout ;
wire \inst4|saida_sgn[7]~6_combout ;
wire \inst4|saida_sgn[7]~5_combout ;
wire \inst4|saida_sgn[7]~9_combout ;
wire \inst4|genx:1:geny:0:gen|process_0~0_combout ;
wire \inst4|saida_sgn[7]~1_combout ;
wire \inst4|genx:1:geny:1:gen|reg[7]~feeder_combout ;
wire \inst4|genx:1:geny:1:gen|ld~combout ;
wire \inst4|saida_sgn[7]~2_combout ;
wire \inst4|saida_sgn[7]~0_combout ;
wire \inst4|saida_sgn[7]~4_combout ;
wire \inst24|reg[7]~0_combout ;
wire \inst2|load_RI~0_combout ;
wire \inst5|Mux2~0_combout ;
wire \inst4|saida_sgn[5]~27_combout ;
wire \inst4|saida_sgn[5]~25_combout ;
wire \inst4|saida_sgn[5]~28_combout ;
wire \inst4|saida_sgn[5]~29_combout ;
wire \inst4|saida_sgn[5]~23_combout ;
wire \inst4|genx:0:geny:2:gen|ld~combout ;
wire \inst4|saida_sgn[5]~20_combout ;
wire \inst4|saida_sgn[5]~22_combout ;
wire \inst4|saida_sgn[5]~24_combout ;
wire \inst24|reg[5]~7_combout ;
wire \inst5|Mux2~1_combout ;
wire \inst2|Selector1~0_combout ;
wire \inst2|Selector1~2_combout ;
wire \inst2|fstate.PREP4~regout ;
wire \inst2|WideOr12~0_combout ;
wire \inst2|readOn~0_combout ;
wire \inst4|saida_sgn[2]~50_combout ;
wire \inst4|saida_sgn[2]~53_combout ;
wire \inst4|saida_sgn[2]~52_combout ;
wire \inst4|saida_sgn[2]~54_combout ;
wire \inst4|genx:3:geny:2:gen|reg[2]~feeder_combout ;
wire \inst4|saida_sgn[2]~57_combout ;
wire \inst4|saida_sgn[2]~55_combout ;
wire \inst4|genx:3:geny:0:gen|ld~combout ;
wire \inst4|saida_sgn[2]~56_combout ;
wire \inst4|saida_sgn[2]~59_combout ;
wire \inst24|reg[2]~3_combout ;
wire \inst20|outRem[2]~2_combout ;
wire \inst25|reg[2]~feeder_combout ;
wire \inst4|genx:2:geny:3:gen|process_0~0_combout ;
wire \inst4|saida_sgn[0]~76_combout ;
wire \inst4|genx:2:geny:2:gen|ld~combout ;
wire \inst4|saida_sgn[0]~75_combout ;
wire \inst4|saida_sgn[0]~78_combout ;
wire \inst4|saida_sgn[0]~79_combout ;
wire \inst4|saida_sgn[0]~72_combout ;
wire \inst4|saida_sgn[0]~73_combout ;
wire \inst4|saida_sgn[0]~70_combout ;
wire \inst4|saida_sgn[0]~74_combout ;
wire \inst24|reg[0]~4_combout ;
wire \inst18|reg[4]~feeder_combout ;
wire \inst5|Mux0~0_combout ;
wire \inst5|Mux0~1_combout ;
wire \inst2|Equal1~5_combout ;
wire \inst2|reg_fstate.STA1~0_combout ;
wire \inst2|fstate.STA1~regout ;
wire \inst2|selRDM[0]~1_combout ;
wire \inst2|fstate.STA2~feeder_combout ;
wire \inst2|fstate.STA2~regout ;
wire \inst4|genx:3:geny:1:gen|ld~combout ;
wire \inst4|saida_sgn[1]~67_combout ;
wire \inst4|saida_sgn[1]~65_combout ;
wire \inst4|saida_sgn[1]~68_combout ;
wire \inst4|saida_sgn[1]~69_combout ;
wire \inst4|saida_sgn[1]~61_combout ;
wire \inst4|saida_sgn[1]~62_combout ;
wire \inst4|saida_sgn[1]~60_combout ;
wire \inst4|saida_sgn[1]~64_combout ;
wire \inst24|reg[1]~5_combout ;
wire \inst20|outRem[1]~3_combout ;
wire \inst4|genx:3:geny:1:gen|process_0~0_combout ;
wire \inst4|saida_sgn[6]~17_combout ;
wire \inst4|saida_sgn[6]~15_combout ;
wire \inst4|saida_sgn[6]~18_combout ;
wire \inst4|saida_sgn[6]~19_combout ;
wire \inst4|saida_sgn[6]~11_combout ;
wire \inst4|saida_sgn[6]~10_combout ;
wire \inst4|saida_sgn[6]~13_combout ;
wire \inst4|saida_sgn[6]~14_combout ;
wire \inst24|reg[6]~1_combout ;
wire \inst5|Mux1~0_combout ;
wire \inst5|Mux1~1_combout ;
wire \inst2|Equal1~0_combout ;
wire \inst2|reg_fstate.NOT1~0_combout ;
wire \inst2|fstate.NOT1~regout ;
wire \inst2|load_AC~0_combout ;
wire \inst2|writeOn~0_combout ;
wire \inst2|reg_fstate.PREP2~0_combout ;
wire \inst2|fstate.PREP2~regout ;
wire \inst2|sumPC~0_combout ;
wire \inst2|reg_fstate.DISP1~0_combout ;
wire \inst2|fstate.DISP1~regout ;
wire \inst2|Selector9~2_combout ;
wire \inst2|reg_fstate.NOP~16_combout ;
wire \inst2|fstate.NOP~regout ;
wire \inst2|Selector9~1_combout ;
wire \inst2|Selector9~3_combout ;
wire \inst2|Selector9~4_combout ;
wire \inst2|fstate.Wait1~regout ;
wire \inst2|WideOr12~1_combout ;
wire \inst2|turnDspOn~0_combout ;
wire \inst5|Mux3~0_combout ;
wire \inst5|Mux3~1_combout ;
wire \inst5|Mux3~2_combout ;
wire \inst7|dsp5|Mux0~0_combout ;
wire \inst7|dsp5|dsp[6]~0_combout ;
wire \inst7|dsp5|Mux1~0_combout ;
wire \inst7|dsp5|dsp[5]~1_combout ;
wire \inst7|dsp5|Mux2~0_combout ;
wire \inst7|dsp5|dsp[4]~2_combout ;
wire \inst7|dsp5|Mux3~0_combout ;
wire \inst7|dsp5|dsp[3]~3_combout ;
wire \inst7|dsp5|Mux4~0_combout ;
wire \inst7|dsp5|dsp[2]~4_combout ;
wire \inst7|dsp5|Mux5~0_combout ;
wire \inst7|dsp5|dsp[1]~5_combout ;
wire \inst7|dsp5|Mux6~0_combout ;
wire \inst7|dsp5|dsp[0]~6_combout ;
wire \inst7|dsp4|Mux0~0_combout ;
wire \inst7|dsp4|dsp[6]~0_combout ;
wire \inst7|dsp4|Mux1~0_combout ;
wire \inst7|dsp4|dsp[5]~1_combout ;
wire \inst7|dsp4|Mux2~0_combout ;
wire \inst7|dsp4|dsp[4]~2_combout ;
wire \inst7|dsp4|Mux3~0_combout ;
wire \inst7|dsp4|dsp[3]~3_combout ;
wire \inst7|dsp4|Mux4~0_combout ;
wire \inst7|dsp4|dsp[2]~4_combout ;
wire \inst7|dsp4|Mux5~0_combout ;
wire \inst7|dsp4|dsp[1]~5_combout ;
wire \inst7|dsp4|Mux6~0_combout ;
wire \inst7|dsp4|dsp[0]~6_combout ;
wire \inst7|dsp3|Mux0~0_combout ;
wire \inst7|dsp3|dsp[6]~0_combout ;
wire \inst7|dsp3|Mux1~0_combout ;
wire \inst7|dsp3|dsp[5]~1_combout ;
wire \inst7|dsp3|Mux2~0_combout ;
wire \inst7|dsp3|dsp[4]~2_combout ;
wire \inst7|dsp3|Mux3~0_combout ;
wire \inst7|dsp3|dsp[3]~3_combout ;
wire \inst7|dsp3|Mux4~0_combout ;
wire \inst7|dsp3|dsp[2]~4_combout ;
wire \inst7|dsp3|Mux5~0_combout ;
wire \inst7|dsp3|dsp[1]~5_combout ;
wire \inst7|dsp3|Mux6~0_combout ;
wire \inst7|dsp3|dsp[0]~6_combout ;
wire \inst7|dsp1|Mux0~0_combout ;
wire \inst7|dsp1|dsp[6]~14_combout ;
wire \inst7|dsp1|Mux1~0_combout ;
wire \inst7|dsp1|dsp[5]~15_combout ;
wire \inst7|dsp1|Mux2~0_combout ;
wire \inst7|dsp1|dsp[4]~16_combout ;
wire \inst7|dsp1|Mux3~0_combout ;
wire \inst7|dsp1|dsp[3]~17_combout ;
wire \inst7|dsp1|Mux4~0_combout ;
wire \inst7|dsp1|dsp[2]~18_combout ;
wire \inst7|dsp1|Mux5~0_combout ;
wire \inst7|dsp1|dsp[1]~19_combout ;
wire \inst7|dsp1|Mux6~0_combout ;
wire \inst7|dsp1|dsp[0]~20_combout ;
wire \inst7|dsp2|Mux0~0_combout ;
wire \inst7|dsp2|dsp[6]~14_combout ;
wire \inst7|dsp2|Mux1~0_combout ;
wire \inst7|dsp2|dsp[5]~15_combout ;
wire \inst7|dsp2|Mux2~0_combout ;
wire \inst7|dsp2|dsp[4]~16_combout ;
wire \inst7|dsp2|Mux3~0_combout ;
wire \inst7|dsp2|dsp[3]~17_combout ;
wire \inst7|dsp2|Mux4~0_combout ;
wire \inst7|dsp2|dsp[2]~18_combout ;
wire \inst7|dsp2|Mux5~0_combout ;
wire \inst7|dsp2|dsp[1]~19_combout ;
wire \inst7|dsp2|Mux6~0_combout ;
wire \inst7|dsp2|dsp[0]~20_combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \inst21|reg[3]~17 ;
wire \inst21|reg[4]~19 ;
wire \inst21|reg[5]~20_combout ;
wire \inst21|reg[5]~21 ;
wire \inst21|reg[6]~23 ;
wire \inst21|reg[7]~24_combout ;
wire \inst20|outRem[7]~4_combout ;
wire \inst21|reg[6]~22_combout ;
wire \inst20|outRem[6]~5_combout ;
wire \inst20|outRem[5]~6_combout ;
wire \inst21|reg[4]~18_combout ;
wire \inst20|outRem[4]~7_combout ;
wire [7:0] \inst4|genx:0:geny:1:gen|reg ;
wire [7:0] \inst4|genx:0:geny:2:gen|reg ;
wire [7:0] \inst4|genx:0:geny:3:gen|reg ;
wire [7:0] \inst4|genx:1:geny:0:gen|reg ;
wire [7:0] \inst4|genx:1:geny:1:gen|reg ;
wire [7:0] \inst4|genx:1:geny:2:gen|reg ;
wire [7:0] \inst4|genx:1:geny:3:gen|reg ;
wire [7:0] \inst4|genx:2:geny:0:gen|reg ;
wire [7:0] \inst4|genx:2:geny:1:gen|reg ;
wire [7:0] \inst4|genx:2:geny:2:gen|reg ;
wire [7:0] \inst4|genx:2:geny:3:gen|reg ;
wire [7:0] \inst4|genx:3:geny:0:gen|reg ;
wire [7:0] \inst4|genx:3:geny:1:gen|reg ;
wire [7:0] \inst4|genx:3:geny:2:gen|reg ;
wire [7:0] \inst4|genx:3:geny:3:gen|reg ;
wire [7:0] \inst18|reg ;
wire [7:0] \inst24|reg ;
wire [7:0] \inst4|saida ;
wire [7:0] \inst4|genx:0:geny:0:gen|reg ;
wire [7:0] \inst25|reg ;
wire [7:0] \inst21|reg ;
wire [7:0] \inst|reg ;
wire [1:0] \inst17|NZ ;
wire [1:0] \inst15|reg ;
wire [1:0] \choice~combout ;
wire [7:0] \InData~combout ;


// Location: LCFF_X37_Y28_N21
cycloneii_lcell_ff \inst2|fstate.Decision (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|Selector8~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|fstate.Decision~regout ));

// Location: LCFF_X34_Y27_N13
cycloneii_lcell_ff \inst21|reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst21|reg[0]~8_combout ),
	.sdata(\inst24|reg [0]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(\inst2|load_PC~0_combout ),
	.ena(\inst21|reg[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst21|reg [0]));

// Location: LCCOMB_X34_Y27_N12
cycloneii_lcell_comb \inst21|reg[0]~8 (
// Equation(s):
// \inst21|reg[0]~8_combout  = \inst21|reg [0] $ (VCC)
// \inst21|reg[0]~9  = CARRY(\inst21|reg [0])

	.dataa(\inst21|reg [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst21|reg[0]~8_combout ),
	.cout(\inst21|reg[0]~9 ));
// synopsys translate_off
defparam \inst21|reg[0]~8 .lut_mask = 16'h55AA;
defparam \inst21|reg[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y28_N29
cycloneii_lcell_ff \inst2|fstate.ADD (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|reg_fstate.ADD~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|fstate.ADD~regout ));

// Location: LCFF_X34_Y29_N11
cycloneii_lcell_ff \inst18|reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [2]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|load_RI~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|reg [2]));

// Location: LCFF_X33_Y28_N17
cycloneii_lcell_ff \inst4|genx:0:geny:2:gen|reg[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [7]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:0:geny:2:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:0:geny:2:gen|reg [7]));

// Location: LCFF_X31_Y27_N1
cycloneii_lcell_ff \inst4|genx:0:geny:3:gen|reg[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst4|genx:0:geny:3:gen|reg[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|genx:0:geny:3:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:0:geny:3:gen|reg [7]));

// Location: LCFF_X31_Y30_N13
cycloneii_lcell_ff \inst4|genx:1:geny:3:gen|reg[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [7]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:1:geny:3:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:1:geny:3:gen|reg [7]));

// Location: LCFF_X31_Y30_N15
cycloneii_lcell_ff \inst4|genx:2:geny:0:gen|reg[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [7]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:2:geny:0:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:2:geny:0:gen|reg [7]));

// Location: LCCOMB_X31_Y30_N14
cycloneii_lcell_comb \inst4|saida_sgn[7]~3 (
// Equation(s):
// \inst4|saida_sgn[7]~3_combout  = (\inst4|genx:1:geny:3:gen|reg [7] & ((\inst4|genx:1:geny:3:gen|process_0~0_combout ) # ((\inst4|genx:2:geny:0:gen|process_0~0_combout  & \inst4|genx:2:geny:0:gen|reg [7])))) # (!\inst4|genx:1:geny:3:gen|reg [7] & 
// (\inst4|genx:2:geny:0:gen|process_0~0_combout  & (\inst4|genx:2:geny:0:gen|reg [7])))

	.dataa(\inst4|genx:1:geny:3:gen|reg [7]),
	.datab(\inst4|genx:2:geny:0:gen|process_0~0_combout ),
	.datac(\inst4|genx:2:geny:0:gen|reg [7]),
	.datad(\inst4|genx:1:geny:3:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[7]~3 .lut_mask = 16'hEAC0;
defparam \inst4|saida_sgn[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y29_N23
cycloneii_lcell_ff \inst4|genx:2:geny:2:gen|reg[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [7]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:2:geny:2:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:2:geny:2:gen|reg [7]));

// Location: LCFF_X29_Y29_N13
cycloneii_lcell_ff \inst4|genx:3:geny:0:gen|reg[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [7]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:3:geny:0:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:3:geny:0:gen|reg [7]));

// Location: LCFF_X30_Y27_N21
cycloneii_lcell_ff \inst4|genx:3:geny:1:gen|reg[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [7]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:3:geny:1:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:3:geny:1:gen|reg [7]));

// Location: LCFF_X29_Y30_N9
cycloneii_lcell_ff \inst4|genx:3:geny:3:gen|reg[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [7]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:3:geny:3:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:3:geny:3:gen|reg [7]));

// Location: LCFF_X29_Y30_N7
cycloneii_lcell_ff \inst4|genx:0:geny:0:gen|reg[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [7]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:0:geny:0:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:0:geny:0:gen|reg [7]));

// Location: LCCOMB_X29_Y30_N8
cycloneii_lcell_comb \inst4|saida_sgn[7]~8 (
// Equation(s):
// \inst4|saida_sgn[7]~8_combout  = (\inst4|genx:0:geny:0:gen|process_0~0_combout  & (((\inst4|genx:3:geny:3:gen|reg [7] & \inst4|genx:3:geny:3:gen|process_0~0_combout )))) # (!\inst4|genx:0:geny:0:gen|process_0~0_combout  & ((\inst4|genx:0:geny:0:gen|reg 
// [7]) # ((\inst4|genx:3:geny:3:gen|reg [7] & \inst4|genx:3:geny:3:gen|process_0~0_combout ))))

	.dataa(\inst4|genx:0:geny:0:gen|process_0~0_combout ),
	.datab(\inst4|genx:0:geny:0:gen|reg [7]),
	.datac(\inst4|genx:3:geny:3:gen|reg [7]),
	.datad(\inst4|genx:3:geny:3:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[7]~8 .lut_mask = 16'hF444;
defparam \inst4|saida_sgn[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y28_N5
cycloneii_lcell_ff \inst4|genx:0:geny:2:gen|reg[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [6]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:0:geny:2:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:0:geny:2:gen|reg [6]));

// Location: LCFF_X31_Y29_N3
cycloneii_lcell_ff \inst4|genx:1:geny:2:gen|reg[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [6]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:1:geny:2:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:1:geny:2:gen|reg [6]));

// Location: LCFF_X31_Y29_N17
cycloneii_lcell_ff \inst4|genx:1:geny:1:gen|reg[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [6]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:1:geny:1:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:1:geny:1:gen|reg [6]));

// Location: LCCOMB_X31_Y29_N16
cycloneii_lcell_comb \inst4|saida_sgn[6]~12 (
// Equation(s):
// \inst4|saida_sgn[6]~12_combout  = (\inst4|genx:1:geny:2:gen|reg [6] & ((\inst4|genx:1:geny:2:gen|process_0~0_combout ) # ((\inst4|genx:1:geny:1:gen|reg [6] & \inst4|genx:1:geny:1:gen|process_0~0_combout )))) # (!\inst4|genx:1:geny:2:gen|reg [6] & 
// (((\inst4|genx:1:geny:1:gen|reg [6] & \inst4|genx:1:geny:1:gen|process_0~0_combout ))))

	.dataa(\inst4|genx:1:geny:2:gen|reg [6]),
	.datab(\inst4|genx:1:geny:2:gen|process_0~0_combout ),
	.datac(\inst4|genx:1:geny:1:gen|reg [6]),
	.datad(\inst4|genx:1:geny:1:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[6]~12 .lut_mask = 16'hF888;
defparam \inst4|saida_sgn[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y30_N11
cycloneii_lcell_ff \inst4|genx:1:geny:3:gen|reg[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [6]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:1:geny:3:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:1:geny:3:gen|reg [6]));

// Location: LCFF_X33_Y29_N11
cycloneii_lcell_ff \inst4|genx:2:geny:2:gen|reg[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [6]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:2:geny:2:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:2:geny:2:gen|reg [6]));

// Location: LCFF_X29_Y29_N11
cycloneii_lcell_ff \inst4|genx:3:geny:0:gen|reg[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [6]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:3:geny:0:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:3:geny:0:gen|reg [6]));

// Location: LCFF_X29_Y29_N17
cycloneii_lcell_ff \inst4|genx:2:geny:3:gen|reg[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [6]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:2:geny:3:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:2:geny:3:gen|reg [6]));

// Location: LCCOMB_X29_Y29_N16
cycloneii_lcell_comb \inst4|saida_sgn[6]~16 (
// Equation(s):
// \inst4|saida_sgn[6]~16_combout  = (\inst4|genx:3:geny:0:gen|reg [6] & ((\inst4|genx:3:geny:0:gen|process_0~0_combout ) # ((\inst4|genx:2:geny:3:gen|reg [6] & \inst4|genx:2:geny:3:gen|process_0~0_combout )))) # (!\inst4|genx:3:geny:0:gen|reg [6] & 
// (((\inst4|genx:2:geny:3:gen|reg [6] & \inst4|genx:2:geny:3:gen|process_0~0_combout ))))

	.dataa(\inst4|genx:3:geny:0:gen|reg [6]),
	.datab(\inst4|genx:3:geny:0:gen|process_0~0_combout ),
	.datac(\inst4|genx:2:geny:3:gen|reg [6]),
	.datad(\inst4|genx:2:geny:3:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[6]~16 .lut_mask = 16'hF888;
defparam \inst4|saida_sgn[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y27_N11
cycloneii_lcell_ff \inst4|genx:3:geny:1:gen|reg[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [6]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:3:geny:1:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:3:geny:1:gen|reg [6]));

// Location: LCFF_X30_Y30_N7
cycloneii_lcell_ff \inst4|genx:0:geny:0:gen|reg[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [6]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:0:geny:0:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:0:geny:0:gen|reg [6]));

// Location: LCFF_X33_Y28_N21
cycloneii_lcell_ff \inst4|genx:0:geny:1:gen|reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [5]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:0:geny:1:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:0:geny:1:gen|reg [5]));

// Location: LCFF_X31_Y27_N3
cycloneii_lcell_ff \inst4|genx:1:geny:0:gen|reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [5]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:1:geny:0:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:1:geny:0:gen|reg [5]));

// Location: LCFF_X31_Y27_N17
cycloneii_lcell_ff \inst4|genx:0:geny:3:gen|reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [5]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:0:geny:3:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:0:geny:3:gen|reg [5]));

// Location: LCCOMB_X31_Y27_N16
cycloneii_lcell_comb \inst4|saida_sgn[5]~21 (
// Equation(s):
// \inst4|saida_sgn[5]~21_combout  = (\inst4|genx:1:geny:0:gen|process_0~0_combout  & ((\inst4|genx:1:geny:0:gen|reg [5]) # ((\inst4|genx:0:geny:3:gen|process_0~0_combout  & \inst4|genx:0:geny:3:gen|reg [5])))) # 
// (!\inst4|genx:1:geny:0:gen|process_0~0_combout  & (\inst4|genx:0:geny:3:gen|process_0~0_combout  & (\inst4|genx:0:geny:3:gen|reg [5])))

	.dataa(\inst4|genx:1:geny:0:gen|process_0~0_combout ),
	.datab(\inst4|genx:0:geny:3:gen|process_0~0_combout ),
	.datac(\inst4|genx:0:geny:3:gen|reg [5]),
	.datad(\inst4|genx:1:geny:0:gen|reg [5]),
	.cin(gnd),
	.combout(\inst4|saida_sgn[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[5]~21 .lut_mask = 16'hEAC0;
defparam \inst4|saida_sgn[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y29_N13
cycloneii_lcell_ff \inst4|genx:1:geny:1:gen|reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [5]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:1:geny:1:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:1:geny:1:gen|reg [5]));

// Location: LCFF_X32_Y30_N17
cycloneii_lcell_ff \inst4|genx:1:geny:3:gen|reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [5]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:1:geny:3:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:1:geny:3:gen|reg [5]));

// Location: LCFF_X33_Y29_N3
cycloneii_lcell_ff \inst4|genx:2:geny:2:gen|reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [5]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:2:geny:2:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:2:geny:2:gen|reg [5]));

// Location: LCFF_X28_Y29_N15
cycloneii_lcell_ff \inst4|genx:3:geny:0:gen|reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [5]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:3:geny:0:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:3:geny:0:gen|reg [5]));

// Location: LCFF_X29_Y29_N23
cycloneii_lcell_ff \inst4|genx:2:geny:3:gen|reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [5]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:2:geny:3:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:2:geny:3:gen|reg [5]));

// Location: LCCOMB_X29_Y29_N22
cycloneii_lcell_comb \inst4|saida_sgn[5]~26 (
// Equation(s):
// \inst4|saida_sgn[5]~26_combout  = (\inst4|genx:3:geny:0:gen|reg [5] & ((\inst4|genx:3:geny:0:gen|process_0~0_combout ) # ((\inst4|genx:2:geny:3:gen|reg [5] & \inst4|genx:2:geny:3:gen|process_0~0_combout )))) # (!\inst4|genx:3:geny:0:gen|reg [5] & 
// (((\inst4|genx:2:geny:3:gen|reg [5] & \inst4|genx:2:geny:3:gen|process_0~0_combout ))))

	.dataa(\inst4|genx:3:geny:0:gen|reg [5]),
	.datab(\inst4|genx:3:geny:0:gen|process_0~0_combout ),
	.datac(\inst4|genx:2:geny:3:gen|reg [5]),
	.datad(\inst4|genx:2:geny:3:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[5]~26 .lut_mask = 16'hF888;
defparam \inst4|saida_sgn[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y27_N13
cycloneii_lcell_ff \inst4|genx:3:geny:1:gen|reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [5]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:3:geny:1:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:3:geny:1:gen|reg [5]));

// Location: LCFF_X30_Y30_N31
cycloneii_lcell_ff \inst4|genx:0:geny:0:gen|reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [5]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:0:geny:0:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:0:geny:0:gen|reg [5]));

// Location: LCFF_X33_Y28_N11
cycloneii_lcell_ff \inst4|genx:0:geny:2:gen|reg[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [4]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:0:geny:2:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:0:geny:2:gen|reg [4]));

// Location: LCFF_X31_Y29_N21
cycloneii_lcell_ff \inst4|genx:1:geny:1:gen|reg[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [4]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:1:geny:1:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:1:geny:1:gen|reg [4]));

// Location: LCFF_X31_Y30_N7
cycloneii_lcell_ff \inst4|genx:2:geny:0:gen|reg[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [4]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:2:geny:0:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:2:geny:0:gen|reg [4]));

// Location: LCFF_X32_Y30_N27
cycloneii_lcell_ff \inst4|genx:1:geny:3:gen|reg[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst4|genx:1:geny:3:gen|reg[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|genx:1:geny:3:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:1:geny:3:gen|reg [4]));

// Location: LCCOMB_X31_Y30_N6
cycloneii_lcell_comb \inst4|saida_sgn[4]~33 (
// Equation(s):
// \inst4|saida_sgn[4]~33_combout  = (\inst4|genx:1:geny:3:gen|reg [4] & ((\inst4|genx:1:geny:3:gen|process_0~0_combout ) # ((\inst4|genx:2:geny:0:gen|process_0~0_combout  & \inst4|genx:2:geny:0:gen|reg [4])))) # (!\inst4|genx:1:geny:3:gen|reg [4] & 
// (\inst4|genx:2:geny:0:gen|process_0~0_combout  & (\inst4|genx:2:geny:0:gen|reg [4])))

	.dataa(\inst4|genx:1:geny:3:gen|reg [4]),
	.datab(\inst4|genx:2:geny:0:gen|process_0~0_combout ),
	.datac(\inst4|genx:2:geny:0:gen|reg [4]),
	.datad(\inst4|genx:1:geny:3:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[4]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[4]~33 .lut_mask = 16'hEAC0;
defparam \inst4|saida_sgn[4]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y29_N7
cycloneii_lcell_ff \inst4|genx:2:geny:2:gen|reg[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [4]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:2:geny:2:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:2:geny:2:gen|reg [4]));

// Location: LCFF_X28_Y29_N9
cycloneii_lcell_ff \inst4|genx:3:geny:0:gen|reg[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [4]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:3:geny:0:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:3:geny:0:gen|reg [4]));

// Location: LCFF_X30_Y27_N17
cycloneii_lcell_ff \inst4|genx:3:geny:2:gen|reg[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [4]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:3:geny:2:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:3:geny:2:gen|reg [4]));

// Location: LCFF_X30_Y27_N31
cycloneii_lcell_ff \inst4|genx:3:geny:1:gen|reg[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [4]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:3:geny:1:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:3:geny:1:gen|reg [4]));

// Location: LCCOMB_X30_Y27_N16
cycloneii_lcell_comb \inst4|saida_sgn[4]~37 (
// Equation(s):
// \inst4|saida_sgn[4]~37_combout  = (\inst4|genx:3:geny:1:gen|reg [4] & ((\inst4|genx:3:geny:1:gen|process_0~0_combout ) # ((\inst4|genx:3:geny:2:gen|reg [4] & \inst4|genx:3:geny:2:gen|process_0~0_combout )))) # (!\inst4|genx:3:geny:1:gen|reg [4] & 
// (((\inst4|genx:3:geny:2:gen|reg [4] & \inst4|genx:3:geny:2:gen|process_0~0_combout ))))

	.dataa(\inst4|genx:3:geny:1:gen|reg [4]),
	.datab(\inst4|genx:3:geny:1:gen|process_0~0_combout ),
	.datac(\inst4|genx:3:geny:2:gen|reg [4]),
	.datad(\inst4|genx:3:geny:2:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[4]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[4]~37 .lut_mask = 16'hF888;
defparam \inst4|saida_sgn[4]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y30_N15
cycloneii_lcell_ff \inst4|genx:0:geny:0:gen|reg[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [4]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:0:geny:0:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:0:geny:0:gen|reg [4]));

// Location: LCFF_X33_Y28_N7
cycloneii_lcell_ff \inst4|genx:0:geny:2:gen|reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [3]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:0:geny:2:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:0:geny:2:gen|reg [3]));

// Location: LCFF_X31_Y27_N19
cycloneii_lcell_ff \inst4|genx:1:geny:0:gen|reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [3]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:1:geny:0:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:1:geny:0:gen|reg [3]));

// Location: LCFF_X31_Y27_N5
cycloneii_lcell_ff \inst4|genx:0:geny:3:gen|reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [3]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:0:geny:3:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:0:geny:3:gen|reg [3]));

// Location: LCCOMB_X31_Y27_N4
cycloneii_lcell_comb \inst4|saida_sgn[3]~41 (
// Equation(s):
// \inst4|saida_sgn[3]~41_combout  = (\inst4|genx:1:geny:0:gen|process_0~0_combout  & ((\inst4|genx:1:geny:0:gen|reg [3]) # ((\inst4|genx:0:geny:3:gen|reg [3] & \inst4|genx:0:geny:3:gen|process_0~0_combout )))) # 
// (!\inst4|genx:1:geny:0:gen|process_0~0_combout  & (((\inst4|genx:0:geny:3:gen|reg [3] & \inst4|genx:0:geny:3:gen|process_0~0_combout ))))

	.dataa(\inst4|genx:1:geny:0:gen|process_0~0_combout ),
	.datab(\inst4|genx:1:geny:0:gen|reg [3]),
	.datac(\inst4|genx:0:geny:3:gen|reg [3]),
	.datad(\inst4|genx:0:geny:3:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[3]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[3]~41 .lut_mask = 16'hF888;
defparam \inst4|saida_sgn[3]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y29_N5
cycloneii_lcell_ff \inst4|genx:1:geny:1:gen|reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [3]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:1:geny:1:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:1:geny:1:gen|reg [3]));

// Location: LCFF_X32_Y30_N9
cycloneii_lcell_ff \inst4|genx:1:geny:3:gen|reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst4|genx:1:geny:3:gen|reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|genx:1:geny:3:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:1:geny:3:gen|reg [3]));

// Location: LCFF_X33_Y29_N27
cycloneii_lcell_ff \inst4|genx:2:geny:2:gen|reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [3]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:2:geny:2:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:2:geny:2:gen|reg [3]));

// Location: LCFF_X33_Y29_N13
cycloneii_lcell_ff \inst4|genx:2:geny:1:gen|reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [3]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:2:geny:1:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:2:geny:1:gen|reg [3]));

// Location: LCCOMB_X33_Y29_N26
cycloneii_lcell_comb \inst4|saida_sgn[3]~45 (
// Equation(s):
// \inst4|saida_sgn[3]~45_combout  = (\inst4|genx:2:geny:1:gen|reg [3] & ((\inst4|genx:2:geny:1:gen|process_0~0_combout ) # ((\inst4|genx:2:geny:2:gen|reg [3] & \inst4|genx:2:geny:2:gen|process_0~0_combout )))) # (!\inst4|genx:2:geny:1:gen|reg [3] & 
// (((\inst4|genx:2:geny:2:gen|reg [3] & \inst4|genx:2:geny:2:gen|process_0~0_combout ))))

	.dataa(\inst4|genx:2:geny:1:gen|reg [3]),
	.datab(\inst4|genx:2:geny:1:gen|process_0~0_combout ),
	.datac(\inst4|genx:2:geny:2:gen|reg [3]),
	.datad(\inst4|genx:2:geny:2:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[3]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[3]~45 .lut_mask = 16'hF888;
defparam \inst4|saida_sgn[3]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y29_N3
cycloneii_lcell_ff \inst4|genx:3:geny:0:gen|reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [3]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:3:geny:0:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:3:geny:0:gen|reg [3]));

// Location: LCFF_X30_Y27_N7
cycloneii_lcell_ff \inst4|genx:3:geny:1:gen|reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [3]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:3:geny:1:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:3:geny:1:gen|reg [3]));

// Location: LCFF_X30_Y30_N19
cycloneii_lcell_ff \inst4|genx:0:geny:0:gen|reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [3]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:0:geny:0:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:0:geny:0:gen|reg [3]));

// Location: LCFF_X33_Y28_N19
cycloneii_lcell_ff \inst4|genx:0:geny:2:gen|reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [2]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:0:geny:2:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:0:geny:2:gen|reg [2]));

// Location: LCFF_X31_Y27_N23
cycloneii_lcell_ff \inst4|genx:1:geny:0:gen|reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [2]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:1:geny:0:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:1:geny:0:gen|reg [2]));

// Location: LCFF_X31_Y27_N9
cycloneii_lcell_ff \inst4|genx:0:geny:3:gen|reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [2]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:0:geny:3:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:0:geny:3:gen|reg [2]));

// Location: LCCOMB_X31_Y27_N8
cycloneii_lcell_comb \inst4|saida_sgn[2]~51 (
// Equation(s):
// \inst4|saida_sgn[2]~51_combout  = (\inst4|genx:1:geny:0:gen|process_0~0_combout  & ((\inst4|genx:1:geny:0:gen|reg [2]) # ((\inst4|genx:0:geny:3:gen|process_0~0_combout  & \inst4|genx:0:geny:3:gen|reg [2])))) # 
// (!\inst4|genx:1:geny:0:gen|process_0~0_combout  & (\inst4|genx:0:geny:3:gen|process_0~0_combout  & (\inst4|genx:0:geny:3:gen|reg [2])))

	.dataa(\inst4|genx:1:geny:0:gen|process_0~0_combout ),
	.datab(\inst4|genx:0:geny:3:gen|process_0~0_combout ),
	.datac(\inst4|genx:0:geny:3:gen|reg [2]),
	.datad(\inst4|genx:1:geny:0:gen|reg [2]),
	.cin(gnd),
	.combout(\inst4|saida_sgn[2]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[2]~51 .lut_mask = 16'hEAC0;
defparam \inst4|saida_sgn[2]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y29_N15
cycloneii_lcell_ff \inst4|genx:1:geny:2:gen|reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [2]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:1:geny:2:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:1:geny:2:gen|reg [2]));

// Location: LCFF_X31_Y30_N25
cycloneii_lcell_ff \inst4|genx:1:geny:3:gen|reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [2]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:1:geny:3:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:1:geny:3:gen|reg [2]));

// Location: LCFF_X34_Y29_N15
cycloneii_lcell_ff \inst4|genx:2:geny:2:gen|reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [2]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:2:geny:2:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:2:geny:2:gen|reg [2]));

// Location: LCFF_X29_Y29_N25
cycloneii_lcell_ff \inst4|genx:2:geny:3:gen|reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [2]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:2:geny:3:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:2:geny:3:gen|reg [2]));

// Location: LCFF_X30_Y27_N15
cycloneii_lcell_ff \inst4|genx:3:geny:1:gen|reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst4|genx:3:geny:1:gen|reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|genx:3:geny:1:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:3:geny:1:gen|reg [2]));

// Location: LCFF_X30_Y30_N17
cycloneii_lcell_ff \inst4|genx:3:geny:3:gen|reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [2]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:3:geny:3:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:3:geny:3:gen|reg [2]));

// Location: LCFF_X30_Y30_N23
cycloneii_lcell_ff \inst4|genx:0:geny:0:gen|reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [2]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:0:geny:0:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:0:geny:0:gen|reg [2]));

// Location: LCCOMB_X30_Y30_N16
cycloneii_lcell_comb \inst4|saida_sgn[2]~58 (
// Equation(s):
// \inst4|saida_sgn[2]~58_combout  = (\inst4|genx:0:geny:0:gen|reg [2] & (((\inst4|genx:3:geny:3:gen|reg [2] & \inst4|genx:3:geny:3:gen|process_0~0_combout )) # (!\inst4|genx:0:geny:0:gen|process_0~0_combout ))) # (!\inst4|genx:0:geny:0:gen|reg [2] & 
// (((\inst4|genx:3:geny:3:gen|reg [2] & \inst4|genx:3:geny:3:gen|process_0~0_combout ))))

	.dataa(\inst4|genx:0:geny:0:gen|reg [2]),
	.datab(\inst4|genx:0:geny:0:gen|process_0~0_combout ),
	.datac(\inst4|genx:3:geny:3:gen|reg [2]),
	.datad(\inst4|genx:3:geny:3:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[2]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[2]~58 .lut_mask = 16'hF222;
defparam \inst4|saida_sgn[2]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y28_N25
cycloneii_lcell_ff \inst4|genx:0:geny:1:gen|reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [1]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:0:geny:1:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:0:geny:1:gen|reg [1]));

// Location: LCFF_X31_Y29_N7
cycloneii_lcell_ff \inst4|genx:1:geny:2:gen|reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [1]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:1:geny:2:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:1:geny:2:gen|reg [1]));

// Location: LCFF_X31_Y30_N23
cycloneii_lcell_ff \inst4|genx:2:geny:0:gen|reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [1]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:2:geny:0:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:2:geny:0:gen|reg [1]));

// Location: LCFF_X31_Y30_N17
cycloneii_lcell_ff \inst4|genx:1:geny:3:gen|reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [1]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:1:geny:3:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:1:geny:3:gen|reg [1]));

// Location: LCCOMB_X31_Y30_N22
cycloneii_lcell_comb \inst4|saida_sgn[1]~63 (
// Equation(s):
// \inst4|saida_sgn[1]~63_combout  = (\inst4|genx:1:geny:3:gen|reg [1] & ((\inst4|genx:1:geny:3:gen|process_0~0_combout ) # ((\inst4|genx:2:geny:0:gen|process_0~0_combout  & \inst4|genx:2:geny:0:gen|reg [1])))) # (!\inst4|genx:1:geny:3:gen|reg [1] & 
// (\inst4|genx:2:geny:0:gen|process_0~0_combout  & (\inst4|genx:2:geny:0:gen|reg [1])))

	.dataa(\inst4|genx:1:geny:3:gen|reg [1]),
	.datab(\inst4|genx:2:geny:0:gen|process_0~0_combout ),
	.datac(\inst4|genx:2:geny:0:gen|reg [1]),
	.datad(\inst4|genx:1:geny:3:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[1]~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[1]~63 .lut_mask = 16'hEAC0;
defparam \inst4|saida_sgn[1]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y29_N15
cycloneii_lcell_ff \inst4|genx:2:geny:1:gen|reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [1]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:2:geny:1:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:2:geny:1:gen|reg [1]));

// Location: LCFF_X29_Y29_N31
cycloneii_lcell_ff \inst4|genx:3:geny:0:gen|reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [1]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:3:geny:0:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:3:geny:0:gen|reg [1]));

// Location: LCFF_X29_Y29_N1
cycloneii_lcell_ff \inst4|genx:2:geny:3:gen|reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [1]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:2:geny:3:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:2:geny:3:gen|reg [1]));

// Location: LCCOMB_X29_Y29_N30
cycloneii_lcell_comb \inst4|saida_sgn[1]~66 (
// Equation(s):
// \inst4|saida_sgn[1]~66_combout  = (\inst4|genx:2:geny:3:gen|reg [1] & ((\inst4|genx:2:geny:3:gen|process_0~0_combout ) # ((\inst4|genx:3:geny:0:gen|process_0~0_combout  & \inst4|genx:3:geny:0:gen|reg [1])))) # (!\inst4|genx:2:geny:3:gen|reg [1] & 
// (\inst4|genx:3:geny:0:gen|process_0~0_combout  & (\inst4|genx:3:geny:0:gen|reg [1])))

	.dataa(\inst4|genx:2:geny:3:gen|reg [1]),
	.datab(\inst4|genx:3:geny:0:gen|process_0~0_combout ),
	.datac(\inst4|genx:3:geny:0:gen|reg [1]),
	.datad(\inst4|genx:2:geny:3:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[1]~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[1]~66 .lut_mask = 16'hEAC0;
defparam \inst4|saida_sgn[1]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y27_N17
cycloneii_lcell_ff \inst4|genx:3:geny:2:gen|reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst4|genx:3:geny:2:gen|reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|genx:3:geny:2:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:3:geny:2:gen|reg [1]));

// Location: LCFF_X30_Y30_N11
cycloneii_lcell_ff \inst4|genx:0:geny:0:gen|reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [1]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:0:geny:0:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:0:geny:0:gen|reg [1]));

// Location: LCFF_X32_Y28_N9
cycloneii_lcell_ff \inst4|genx:0:geny:1:gen|reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [0]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:0:geny:1:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:0:geny:1:gen|reg [0]));

// Location: LCFF_X31_Y27_N13
cycloneii_lcell_ff \inst4|genx:1:geny:0:gen|reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [0]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:1:geny:0:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:1:geny:0:gen|reg [0]));

// Location: LCFF_X31_Y27_N7
cycloneii_lcell_ff \inst4|genx:0:geny:3:gen|reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [0]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:0:geny:3:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:0:geny:3:gen|reg [0]));

// Location: LCCOMB_X31_Y27_N12
cycloneii_lcell_comb \inst4|saida_sgn[0]~71 (
// Equation(s):
// \inst4|saida_sgn[0]~71_combout  = (\inst4|genx:1:geny:0:gen|process_0~0_combout  & ((\inst4|genx:1:geny:0:gen|reg [0]) # ((\inst4|genx:0:geny:3:gen|process_0~0_combout  & \inst4|genx:0:geny:3:gen|reg [0])))) # 
// (!\inst4|genx:1:geny:0:gen|process_0~0_combout  & (\inst4|genx:0:geny:3:gen|process_0~0_combout  & ((\inst4|genx:0:geny:3:gen|reg [0]))))

	.dataa(\inst4|genx:1:geny:0:gen|process_0~0_combout ),
	.datab(\inst4|genx:0:geny:3:gen|process_0~0_combout ),
	.datac(\inst4|genx:1:geny:0:gen|reg [0]),
	.datad(\inst4|genx:0:geny:3:gen|reg [0]),
	.cin(gnd),
	.combout(\inst4|saida_sgn[0]~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[0]~71 .lut_mask = 16'hECA0;
defparam \inst4|saida_sgn[0]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y29_N11
cycloneii_lcell_ff \inst4|genx:1:geny:2:gen|reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [0]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:1:geny:2:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:1:geny:2:gen|reg [0]));

// Location: LCFF_X32_Y30_N15
cycloneii_lcell_ff \inst4|genx:1:geny:3:gen|reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [0]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:1:geny:3:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:1:geny:3:gen|reg [0]));

// Location: LCFF_X33_Y29_N19
cycloneii_lcell_ff \inst4|genx:2:geny:1:gen|reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [0]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:2:geny:1:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:2:geny:1:gen|reg [0]));

// Location: LCFF_X29_Y29_N21
cycloneii_lcell_ff \inst4|genx:2:geny:3:gen|reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [0]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:2:geny:3:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:2:geny:3:gen|reg [0]));

// Location: LCFF_X33_Y27_N3
cycloneii_lcell_ff \inst4|genx:3:geny:2:gen|reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst4|genx:3:geny:2:gen|reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|genx:3:geny:2:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:3:geny:2:gen|reg [0]));

// Location: LCFF_X32_Y27_N5
cycloneii_lcell_ff \inst4|genx:3:geny:1:gen|reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [0]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:3:geny:1:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:3:geny:1:gen|reg [0]));

// Location: LCCOMB_X32_Y27_N4
cycloneii_lcell_comb \inst4|saida_sgn[0]~77 (
// Equation(s):
// \inst4|saida_sgn[0]~77_combout  = (\inst4|genx:3:geny:2:gen|reg [0] & ((\inst4|genx:3:geny:2:gen|process_0~0_combout ) # ((\inst4|genx:3:geny:1:gen|process_0~0_combout  & \inst4|genx:3:geny:1:gen|reg [0])))) # (!\inst4|genx:3:geny:2:gen|reg [0] & 
// (\inst4|genx:3:geny:1:gen|process_0~0_combout  & (\inst4|genx:3:geny:1:gen|reg [0])))

	.dataa(\inst4|genx:3:geny:2:gen|reg [0]),
	.datab(\inst4|genx:3:geny:1:gen|process_0~0_combout ),
	.datac(\inst4|genx:3:geny:1:gen|reg [0]),
	.datad(\inst4|genx:3:geny:2:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[0]~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[0]~77 .lut_mask = 16'hEAC0;
defparam \inst4|saida_sgn[0]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y30_N27
cycloneii_lcell_ff \inst4|genx:0:geny:0:gen|reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [0]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:0:geny:0:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:0:geny:0:gen|reg [0]));

// Location: LCCOMB_X35_Y28_N6
cycloneii_lcell_comb \inst2|Equal1~4 (
// Equation(s):
// \inst2|Equal1~4_combout  = (\inst5|Mux3~2_combout  & (!\inst5|Mux1~1_combout  & (!\inst5|Mux0~1_combout  & \inst5|Mux2~1_combout )))

	.dataa(\inst5|Mux3~2_combout ),
	.datab(\inst5|Mux1~1_combout ),
	.datac(\inst5|Mux0~1_combout ),
	.datad(\inst5|Mux2~1_combout ),
	.cin(gnd),
	.combout(\inst2|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal1~4 .lut_mask = 16'h0200;
defparam \inst2|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N28
cycloneii_lcell_comb \inst2|reg_fstate.ADD~0 (
// Equation(s):
// \inst2|reg_fstate.ADD~0_combout  = (\inst2|fstate.PREP4~regout  & (!\reset~combout  & \inst2|Equal1~4_combout ))

	.dataa(vcc),
	.datab(\inst2|fstate.PREP4~regout ),
	.datac(\reset~combout ),
	.datad(\inst2|Equal1~4_combout ),
	.cin(gnd),
	.combout(\inst2|reg_fstate.ADD~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|reg_fstate.ADD~0 .lut_mask = 16'h0C00;
defparam \inst2|reg_fstate.ADD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N10
cycloneii_lcell_comb \inst2|Selector1~1 (
// Equation(s):
// \inst2|Selector1~1_combout  = (\inst2|fstate.PREP4~regout  & (!\inst2|Equal1~1_combout  & !\inst2|Equal1~4_combout ))

	.dataa(vcc),
	.datab(\inst2|fstate.PREP4~regout ),
	.datac(\inst2|Equal1~1_combout ),
	.datad(\inst2|Equal1~4_combout ),
	.cin(gnd),
	.combout(\inst2|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector1~1 .lut_mask = 16'h000C;
defparam \inst2|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y28_N25
cycloneii_lcell_ff \inst2|fstate.JZ (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|reg_fstate.JZ~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|fstate.JZ~regout ));

// Location: LCCOMB_X34_Y28_N12
cycloneii_lcell_comb \inst2|Selector5~0 (
// Equation(s):
// \inst2|Selector5~0_combout  = (\inst2|fstate.JZ~regout  & ((\inst15|reg [0]) # ((\inst15|reg [1] & \inst2|fstate.JN~regout )))) # (!\inst2|fstate.JZ~regout  & (\inst15|reg [1] & ((\inst2|fstate.JN~regout ))))

	.dataa(\inst2|fstate.JZ~regout ),
	.datab(\inst15|reg [1]),
	.datac(\inst15|reg [0]),
	.datad(\inst2|fstate.JN~regout ),
	.cin(gnd),
	.combout(\inst2|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector5~0 .lut_mask = 16'hECA0;
defparam \inst2|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N12
cycloneii_lcell_comb \inst17|Mux1~0 (
// Equation(s):
// \inst17|Mux1~0_combout  = (\inst|reg [6] & ((\inst2|selUAL[1]~1_combout  & ((\inst2|selUAL[0]~2_combout ))) # (!\inst2|selUAL[1]~1_combout  & (\inst24|reg [6])))) # (!\inst|reg [6] & (\inst2|selUAL[1]~1_combout  $ (((!\inst24|reg [6] & 
// \inst2|selUAL[0]~2_combout )))))

	.dataa(\inst24|reg [6]),
	.datab(\inst|reg [6]),
	.datac(\inst2|selUAL[0]~2_combout ),
	.datad(\inst2|selUAL[1]~1_combout ),
	.cin(gnd),
	.combout(\inst17|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Mux1~0 .lut_mask = 16'hE398;
defparam \inst17|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N24
cycloneii_lcell_comb \inst17|Mux4~0 (
// Equation(s):
// \inst17|Mux4~0_combout  = (\inst|reg [2] & ((\inst24|reg [2]) # (\inst17|c[1]~0_combout ))) # (!\inst|reg [2] & (\inst24|reg [2] & \inst17|c[1]~0_combout ))

	.dataa(\inst|reg [2]),
	.datab(\inst24|reg [2]),
	.datac(vcc),
	.datad(\inst17|c[1]~0_combout ),
	.cin(gnd),
	.combout(\inst17|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Mux4~0 .lut_mask = 16'hEE88;
defparam \inst17|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N20
cycloneii_lcell_comb \inst17|Mux5~0 (
// Equation(s):
// \inst17|Mux5~0_combout  = (\inst|reg [2] & ((\inst2|selUAL[1]~1_combout  & ((\inst2|selUAL[0]~2_combout ))) # (!\inst2|selUAL[1]~1_combout  & (\inst24|reg [2])))) # (!\inst|reg [2] & (\inst2|selUAL[1]~1_combout  $ (((!\inst24|reg [2] & 
// \inst2|selUAL[0]~2_combout )))))

	.dataa(\inst|reg [2]),
	.datab(\inst24|reg [2]),
	.datac(\inst2|selUAL[0]~2_combout ),
	.datad(\inst2|selUAL[1]~1_combout ),
	.cin(gnd),
	.combout(\inst17|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Mux5~0 .lut_mask = 16'hE598;
defparam \inst17|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N12
cycloneii_lcell_comb \inst17|somando[1]~0 (
// Equation(s):
// \inst17|somando[1]~0_combout  = \inst24|reg [1] $ (\inst|reg [1] $ (((\inst24|reg [0] & \inst|reg [0]))))

	.dataa(\inst24|reg [1]),
	.datab(\inst24|reg [0]),
	.datac(\inst|reg [1]),
	.datad(\inst|reg [0]),
	.cin(gnd),
	.combout(\inst17|somando[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|somando[1]~0 .lut_mask = 16'h965A;
defparam \inst17|somando[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N14
cycloneii_lcell_comb \inst2|Selector8~0 (
// Equation(s):
// \inst2|Selector8~0_combout  = (\inst2|fstate.Decision~regout  & (\choice~combout [1] $ (!\choice~combout [0])))

	.dataa(vcc),
	.datab(\choice~combout [1]),
	.datac(\inst2|fstate.Decision~regout ),
	.datad(\choice~combout [0]),
	.cin(gnd),
	.combout(\inst2|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector8~0 .lut_mask = 16'hC030;
defparam \inst2|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N20
cycloneii_lcell_comb \inst2|Selector8~1 (
// Equation(s):
// \inst2|Selector8~1_combout  = (\inst2|Selector8~0_combout ) # ((\go~combout  & (\inst2|fstate.DISP1~regout )) # (!\go~combout  & ((\inst2|fstate.LoadAC~regout ))))

	.dataa(\go~combout ),
	.datab(\inst2|fstate.DISP1~regout ),
	.datac(\inst2|Selector8~0_combout ),
	.datad(\inst2|fstate.LoadAC~regout ),
	.cin(gnd),
	.combout(\inst2|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector8~1 .lut_mask = 16'hFDF8;
defparam \inst2|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N8
cycloneii_lcell_comb \inst17|NZ[0]~0 (
// Equation(s):
// \inst17|NZ[0]~0_combout  = (\inst24|reg [4] & (((\inst24|reg [5] & \inst17|Mux7~1_combout )) # (!\inst17|Mux7~0_combout ))) # (!\inst24|reg [4] & (\inst24|reg [5] & ((\inst17|Mux7~1_combout ))))

	.dataa(\inst24|reg [4]),
	.datab(\inst24|reg [5]),
	.datac(\inst17|Mux7~0_combout ),
	.datad(\inst17|Mux7~1_combout ),
	.cin(gnd),
	.combout(\inst17|NZ[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|NZ[0]~0 .lut_mask = 16'hCE0A;
defparam \inst17|NZ[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N10
cycloneii_lcell_comb \inst17|NZ[0]~1 (
// Equation(s):
// \inst17|NZ[0]~1_combout  = (\inst2|selUAL[2]~0_combout ) # ((\inst24|reg [5] & \inst17|Mux7~1_combout ))

	.dataa(vcc),
	.datab(\inst24|reg [5]),
	.datac(\inst2|selUAL[2]~0_combout ),
	.datad(\inst17|Mux7~1_combout ),
	.cin(gnd),
	.combout(\inst17|NZ[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|NZ[0]~1 .lut_mask = 16'hFCF0;
defparam \inst17|NZ[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N16
cycloneii_lcell_comb \inst17|NZ[0]~2 (
// Equation(s):
// \inst17|NZ[0]~2_combout  = (\inst17|NZ[0]~1_combout  & (\inst17|NZ[0]~0_combout )) # (!\inst17|NZ[0]~1_combout  & (((\inst17|Mux2~10_combout ) # (\inst17|Mux3~9_combout ))))

	.dataa(\inst17|NZ[0]~1_combout ),
	.datab(\inst17|NZ[0]~0_combout ),
	.datac(\inst17|Mux2~10_combout ),
	.datad(\inst17|Mux3~9_combout ),
	.cin(gnd),
	.combout(\inst17|NZ[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|NZ[0]~2 .lut_mask = 16'hDDD8;
defparam \inst17|NZ[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N24
cycloneii_lcell_comb \inst2|reg_fstate.JZ~0 (
// Equation(s):
// \inst2|reg_fstate.JZ~0_combout  = (!\inst2|process_1~0_combout  & (\inst2|reg_fstate.NOT1~1_combout  & (\inst2|Equal1~8_combout  & !\inst2|Equal1~0_combout )))

	.dataa(\inst2|process_1~0_combout ),
	.datab(\inst2|reg_fstate.NOT1~1_combout ),
	.datac(\inst2|Equal1~8_combout ),
	.datad(\inst2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst2|reg_fstate.JZ~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|reg_fstate.JZ~0 .lut_mask = 16'h0040;
defparam \inst2|reg_fstate.JZ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N20
cycloneii_lcell_comb \inst4|genx:1:geny:3:gen|ld (
// Equation(s):
// \inst4|genx:1:geny:3:gen|ld~combout  = (!\reset~combout  & (\inst4|genx:1:geny:3:gen|process_0~0_combout  & ((\inst2|fstate.SetData~regout ) # (\inst2|fstate.STA2~regout ))))

	.dataa(\reset~combout ),
	.datab(\inst4|genx:1:geny:3:gen|process_0~0_combout ),
	.datac(\inst2|fstate.SetData~regout ),
	.datad(\inst2|fstate.STA2~regout ),
	.cin(gnd),
	.combout(\inst4|genx:1:geny:3:gen|ld~combout ),
	.cout());
// synopsys translate_off
defparam \inst4|genx:1:geny:3:gen|ld .lut_mask = 16'h4440;
defparam \inst4|genx:1:geny:3:gen|ld .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N14
cycloneii_lcell_comb \inst4|genx:0:geny:0:gen|ld (
// Equation(s):
// \inst4|genx:0:geny:0:gen|ld~combout  = (!\reset~combout  & (!\inst4|genx:0:geny:0:gen|process_0~0_combout  & ((\inst2|fstate.STA2~regout ) # (\inst2|fstate.SetData~regout ))))

	.dataa(\reset~combout ),
	.datab(\inst2|fstate.STA2~regout ),
	.datac(\inst2|fstate.SetData~regout ),
	.datad(\inst4|genx:0:geny:0:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|genx:0:geny:0:gen|ld~combout ),
	.cout());
// synopsys translate_off
defparam \inst4|genx:0:geny:0:gen|ld .lut_mask = 16'h0054;
defparam \inst4|genx:0:geny:0:gen|ld .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N8
cycloneii_lcell_comb \inst2|Equal1~8 (
// Equation(s):
// \inst2|Equal1~8_combout  = (\inst5|Mux3~2_combout  & (!\inst5|Mux1~1_combout  & (\inst5|Mux0~1_combout  & !\inst5|Mux2~1_combout )))

	.dataa(\inst5|Mux3~2_combout ),
	.datab(\inst5|Mux1~1_combout ),
	.datac(\inst5|Mux0~1_combout ),
	.datad(\inst5|Mux2~1_combout ),
	.cin(gnd),
	.combout(\inst2|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal1~8 .lut_mask = 16'h0020;
defparam \inst2|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N6
cycloneii_lcell_comb \inst2|reg_fstate.NOP~7 (
// Equation(s):
// \inst2|reg_fstate.NOP~7_combout  = (\inst18|reg [6] & (\inst18|reg [7] $ (((\inst18|reg [4] & \inst18|reg [5]))))) # (!\inst18|reg [6] & ((\inst18|reg [4] & (\inst18|reg [7] & \inst18|reg [5])) # (!\inst18|reg [4] & (!\inst18|reg [7] & !\inst18|reg 
// [5]))))

	.dataa(\inst18|reg [6]),
	.datab(\inst18|reg [4]),
	.datac(\inst18|reg [7]),
	.datad(\inst18|reg [5]),
	.cin(gnd),
	.combout(\inst2|reg_fstate.NOP~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|reg_fstate.NOP~7 .lut_mask = 16'h68A1;
defparam \inst2|reg_fstate.NOP~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N30
cycloneii_lcell_comb \inst2|reg_fstate.NOP~3 (
// Equation(s):
// \inst2|reg_fstate.NOP~3_combout  = (\inst18|reg [2]) # ((\inst2|reg_fstate.NOP~7_combout ) # ((\inst18|reg [0]) # (\inst18|reg [1])))

	.dataa(\inst18|reg [2]),
	.datab(\inst2|reg_fstate.NOP~7_combout ),
	.datac(\inst18|reg [0]),
	.datad(\inst18|reg [1]),
	.cin(gnd),
	.combout(\inst2|reg_fstate.NOP~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|reg_fstate.NOP~3 .lut_mask = 16'hFFFE;
defparam \inst2|reg_fstate.NOP~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N0
cycloneii_lcell_comb \inst4|genx:0:geny:3:gen|reg[7]~feeder (
// Equation(s):
// \inst4|genx:0:geny:3:gen|reg[7]~feeder_combout  = \inst24|reg [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst24|reg [7]),
	.cin(gnd),
	.combout(\inst4|genx:0:geny:3:gen|reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|genx:0:geny:3:gen|reg[7]~feeder .lut_mask = 16'hFF00;
defparam \inst4|genx:0:geny:3:gen|reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N26
cycloneii_lcell_comb \inst4|genx:1:geny:3:gen|reg[4]~feeder (
// Equation(s):
// \inst4|genx:1:geny:3:gen|reg[4]~feeder_combout  = \inst24|reg [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst24|reg [4]),
	.cin(gnd),
	.combout(\inst4|genx:1:geny:3:gen|reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|genx:1:geny:3:gen|reg[4]~feeder .lut_mask = 16'hFF00;
defparam \inst4|genx:1:geny:3:gen|reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N8
cycloneii_lcell_comb \inst4|genx:1:geny:3:gen|reg[3]~feeder (
// Equation(s):
// \inst4|genx:1:geny:3:gen|reg[3]~feeder_combout  = \inst24|reg [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst24|reg [3]),
	.cin(gnd),
	.combout(\inst4|genx:1:geny:3:gen|reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|genx:1:geny:3:gen|reg[3]~feeder .lut_mask = 16'hFF00;
defparam \inst4|genx:1:geny:3:gen|reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N14
cycloneii_lcell_comb \inst4|genx:3:geny:1:gen|reg[2]~feeder (
// Equation(s):
// \inst4|genx:3:geny:1:gen|reg[2]~feeder_combout  = \inst24|reg [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst24|reg [2]),
	.cin(gnd),
	.combout(\inst4|genx:3:geny:1:gen|reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|genx:3:geny:1:gen|reg[2]~feeder .lut_mask = 16'hFF00;
defparam \inst4|genx:3:geny:1:gen|reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N2
cycloneii_lcell_comb \inst4|genx:3:geny:2:gen|reg[0]~feeder (
// Equation(s):
// \inst4|genx:3:geny:2:gen|reg[0]~feeder_combout  = \inst24|reg [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst24|reg [0]),
	.cin(gnd),
	.combout(\inst4|genx:3:geny:2:gen|reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|genx:3:geny:2:gen|reg[0]~feeder .lut_mask = 16'hFF00;
defparam \inst4|genx:3:geny:2:gen|reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N16
cycloneii_lcell_comb \inst4|genx:3:geny:2:gen|reg[1]~feeder (
// Equation(s):
// \inst4|genx:3:geny:2:gen|reg[1]~feeder_combout  = \inst24|reg [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst24|reg [1]),
	.cin(gnd),
	.combout(\inst4|genx:3:geny:2:gen|reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|genx:3:geny:2:gen|reg[1]~feeder .lut_mask = 16'hFF00;
defparam \inst4|genx:3:geny:2:gen|reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N8
cycloneii_lcell_comb \inst2|reg_fstate.Start~0 (
// Equation(s):
// \inst2|reg_fstate.Start~0_combout  = (!\reset~combout  & ((\go~combout ) # (\inst2|fstate.Start~regout )))

	.dataa(\go~combout ),
	.datab(vcc),
	.datac(\inst2|fstate.Start~regout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\inst2|reg_fstate.Start~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|reg_fstate.Start~0 .lut_mask = 16'h00FA;
defparam \inst2|reg_fstate.Start~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y28_N9
cycloneii_lcell_ff \inst2|fstate.Start (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|reg_fstate.Start~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|fstate.Start~regout ));

// Location: LCCOMB_X37_Y28_N2
cycloneii_lcell_comb \inst2|reg_fstate.LoadAC~0 (
// Equation(s):
// \inst2|reg_fstate.LoadAC~0_combout  = (\go~combout  & (!\reset~combout  & ((\inst2|fstate.LoadAC~regout ) # (!\inst2|fstate.Start~regout ))))

	.dataa(\go~combout ),
	.datab(\inst2|fstate.Start~regout ),
	.datac(\inst2|fstate.LoadAC~regout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\inst2|reg_fstate.LoadAC~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|reg_fstate.LoadAC~0 .lut_mask = 16'h00A2;
defparam \inst2|reg_fstate.LoadAC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y28_N3
cycloneii_lcell_ff \inst2|fstate.LoadAC (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|reg_fstate.LoadAC~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|fstate.LoadAC~regout ));

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \go~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\go~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(go));
// synopsys translate_off
defparam \go~I .input_async_reset = "none";
defparam \go~I .input_power_up = "low";
defparam \go~I .input_register_mode = "none";
defparam \go~I .input_sync_reset = "none";
defparam \go~I .oe_async_reset = "none";
defparam \go~I .oe_power_up = "low";
defparam \go~I .oe_register_mode = "none";
defparam \go~I .oe_sync_reset = "none";
defparam \go~I .operation_mode = "input";
defparam \go~I .output_async_reset = "none";
defparam \go~I .output_power_up = "low";
defparam \go~I .output_register_mode = "none";
defparam \go~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N30
cycloneii_lcell_comb \inst2|reg_fstate.Search1~0 (
// Equation(s):
// \inst2|reg_fstate.Search1~0_combout  = (\inst2|fstate.Wait1~regout  & (!\go~combout  & !\reset~combout ))

	.dataa(\inst2|fstate.Wait1~regout ),
	.datab(vcc),
	.datac(\go~combout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\inst2|reg_fstate.Search1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|reg_fstate.Search1~0 .lut_mask = 16'h000A;
defparam \inst2|reg_fstate.Search1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y28_N31
cycloneii_lcell_ff \inst2|fstate.Search1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|reg_fstate.Search1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|fstate.Search1~regout ));

// Location: LCCOMB_X37_Y28_N24
cycloneii_lcell_comb \inst2|reg_fstate.Search2~0 (
// Equation(s):
// \inst2|reg_fstate.Search2~0_combout  = (\inst2|fstate.Search1~regout  & !\reset~combout )

	.dataa(vcc),
	.datab(\inst2|fstate.Search1~regout ),
	.datac(vcc),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\inst2|reg_fstate.Search2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|reg_fstate.Search2~0 .lut_mask = 16'h00CC;
defparam \inst2|reg_fstate.Search2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y28_N25
cycloneii_lcell_ff \inst2|fstate.Search2 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|reg_fstate.Search2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|fstate.Search2~regout ));

// Location: LCCOMB_X37_Y28_N16
cycloneii_lcell_comb \inst2|Selector0~0 (
// Equation(s):
// \inst2|Selector0~0_combout  = (\inst2|fstate.Search2~regout ) # ((!\go~combout  & \inst2|fstate.Search3~regout ))

	.dataa(\go~combout ),
	.datab(vcc),
	.datac(\inst2|fstate.Search3~regout ),
	.datad(\inst2|fstate.Search2~regout ),
	.cin(gnd),
	.combout(\inst2|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector0~0 .lut_mask = 16'hFF50;
defparam \inst2|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y28_N17
cycloneii_lcell_ff \inst2|fstate.Search3 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|Selector0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|fstate.Search3~regout ));

// Location: LCCOMB_X37_Y28_N10
cycloneii_lcell_comb \inst2|reg_fstate.Check~0 (
// Equation(s):
// \inst2|reg_fstate.Check~0_combout  = (\go~combout  & (\inst2|fstate.Search3~regout  & !\reset~combout ))

	.dataa(\go~combout ),
	.datab(vcc),
	.datac(\inst2|fstate.Search3~regout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\inst2|reg_fstate.Check~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|reg_fstate.Check~0 .lut_mask = 16'h00A0;
defparam \inst2|reg_fstate.Check~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y28_N11
cycloneii_lcell_ff \inst2|fstate.Check (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|reg_fstate.Check~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|fstate.Check~regout ));

// Location: LCCOMB_X37_Y28_N28
cycloneii_lcell_comb \inst2|Selector7~0 (
// Equation(s):
// \inst2|Selector7~0_combout  = (\inst2|fstate.SetAdress1~regout  & !\go~combout )

	.dataa(vcc),
	.datab(\inst2|fstate.SetAdress1~regout ),
	.datac(\go~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector7~0 .lut_mask = 16'h0C0C;
defparam \inst2|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \choice[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\choice~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(choice[1]));
// synopsys translate_off
defparam \choice[1]~I .input_async_reset = "none";
defparam \choice[1]~I .input_power_up = "low";
defparam \choice[1]~I .input_register_mode = "none";
defparam \choice[1]~I .input_sync_reset = "none";
defparam \choice[1]~I .oe_async_reset = "none";
defparam \choice[1]~I .oe_power_up = "low";
defparam \choice[1]~I .oe_register_mode = "none";
defparam \choice[1]~I .oe_sync_reset = "none";
defparam \choice[1]~I .operation_mode = "input";
defparam \choice[1]~I .output_async_reset = "none";
defparam \choice[1]~I .output_power_up = "low";
defparam \choice[1]~I .output_register_mode = "none";
defparam \choice[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \choice[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\choice~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(choice[0]));
// synopsys translate_off
defparam \choice[0]~I .input_async_reset = "none";
defparam \choice[0]~I .input_power_up = "low";
defparam \choice[0]~I .input_register_mode = "none";
defparam \choice[0]~I .input_sync_reset = "none";
defparam \choice[0]~I .oe_async_reset = "none";
defparam \choice[0]~I .oe_power_up = "low";
defparam \choice[0]~I .oe_register_mode = "none";
defparam \choice[0]~I .oe_sync_reset = "none";
defparam \choice[0]~I .operation_mode = "input";
defparam \choice[0]~I .output_async_reset = "none";
defparam \choice[0]~I .output_power_up = "low";
defparam \choice[0]~I .output_register_mode = "none";
defparam \choice[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N22
cycloneii_lcell_comb \inst2|reg_fstate.SetAdress1~0 (
// Equation(s):
// \inst2|reg_fstate.SetAdress1~0_combout  = (\inst2|Selector7~0_combout ) # ((\inst2|fstate.Decision~regout  & (\choice~combout [1] & !\choice~combout [0])))

	.dataa(\inst2|fstate.Decision~regout ),
	.datab(\inst2|Selector7~0_combout ),
	.datac(\choice~combout [1]),
	.datad(\choice~combout [0]),
	.cin(gnd),
	.combout(\inst2|reg_fstate.SetAdress1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|reg_fstate.SetAdress1~0 .lut_mask = 16'hCCEC;
defparam \inst2|reg_fstate.SetAdress1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y28_N23
cycloneii_lcell_ff \inst2|fstate.SetAdress1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|reg_fstate.SetAdress1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|fstate.SetAdress1~regout ));

// Location: LCCOMB_X37_Y28_N4
cycloneii_lcell_comb \inst2|reg_fstate.SetData~0 (
// Equation(s):
// \inst2|reg_fstate.SetData~0_combout  = (\go~combout  & (!\reset~combout  & ((\inst2|fstate.SetAdress1~regout ) # (\inst2|fstate.SetData~regout ))))

	.dataa(\go~combout ),
	.datab(\inst2|fstate.SetAdress1~regout ),
	.datac(\inst2|fstate.SetData~regout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\inst2|reg_fstate.SetData~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|reg_fstate.SetData~0 .lut_mask = 16'h00A8;
defparam \inst2|reg_fstate.SetData~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y28_N5
cycloneii_lcell_ff \inst2|fstate.SetData (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|reg_fstate.SetData~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|fstate.SetData~regout ));

// Location: LCCOMB_X37_Y28_N18
cycloneii_lcell_comb \inst2|WideOr14~0 (
// Equation(s):
// \inst2|WideOr14~0_combout  = (!\inst2|fstate.HLT~regout  & (!\inst2|fstate.SetAdress1~regout  & (!\inst2|fstate.SetData~regout  & !\inst2|fstate.LoadAC~regout )))

	.dataa(\inst2|fstate.HLT~regout ),
	.datab(\inst2|fstate.SetAdress1~regout ),
	.datac(\inst2|fstate.SetData~regout ),
	.datad(\inst2|fstate.LoadAC~regout ),
	.cin(gnd),
	.combout(\inst2|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr14~0 .lut_mask = 16'h0001;
defparam \inst2|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N16
cycloneii_lcell_comb \inst22|Equal0~0 (
// Equation(s):
// \inst22|Equal0~0_combout  = (!\reset~combout  & ((\inst2|fstate.STA1~regout ) # (!\inst2|WideOr14~0_combout )))

	.dataa(\inst2|fstate.STA1~regout ),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(\inst2|WideOr14~0_combout ),
	.cin(gnd),
	.combout(\inst22|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|Equal0~0 .lut_mask = 16'h2233;
defparam \inst22|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N14
cycloneii_lcell_comb \inst21|reg[1]~12 (
// Equation(s):
// \inst21|reg[1]~12_combout  = (\inst21|reg [1] & (!\inst21|reg[0]~9 )) # (!\inst21|reg [1] & ((\inst21|reg[0]~9 ) # (GND)))
// \inst21|reg[1]~13  = CARRY((!\inst21|reg[0]~9 ) # (!\inst21|reg [1]))

	.dataa(vcc),
	.datab(\inst21|reg [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst21|reg[0]~9 ),
	.combout(\inst21|reg[1]~12_combout ),
	.cout(\inst21|reg[1]~13 ));
// synopsys translate_off
defparam \inst21|reg[1]~12 .lut_mask = 16'h3C3F;
defparam \inst21|reg[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N14
cycloneii_lcell_comb \inst2|reg_fstate.PREP3~0 (
// Equation(s):
// \inst2|reg_fstate.PREP3~0_combout  = (\inst2|fstate.PREP2~regout  & !\reset~combout )

	.dataa(\inst2|fstate.PREP2~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\inst2|reg_fstate.PREP3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|reg_fstate.PREP3~0 .lut_mask = 16'h00AA;
defparam \inst2|reg_fstate.PREP3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y28_N15
cycloneii_lcell_ff \inst2|fstate.PREP3 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|reg_fstate.PREP3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|fstate.PREP3~regout ));

// Location: LCCOMB_X34_Y27_N16
cycloneii_lcell_comb \inst21|reg[2]~14 (
// Equation(s):
// \inst21|reg[2]~14_combout  = (\inst21|reg [2] & (\inst21|reg[1]~13  $ (GND))) # (!\inst21|reg [2] & (!\inst21|reg[1]~13  & VCC))
// \inst21|reg[2]~15  = CARRY((\inst21|reg [2] & !\inst21|reg[1]~13 ))

	.dataa(\inst21|reg [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst21|reg[1]~13 ),
	.combout(\inst21|reg[2]~14_combout ),
	.cout(\inst21|reg[2]~15 ));
// synopsys translate_off
defparam \inst21|reg[2]~14 .lut_mask = 16'hA50A;
defparam \inst21|reg[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N16
cycloneii_lcell_comb \inst2|Equal1~1 (
// Equation(s):
// \inst2|Equal1~1_combout  = (!\inst5|Mux3~2_combout  & (!\inst5|Mux1~1_combout  & (!\inst5|Mux0~1_combout  & \inst5|Mux2~1_combout )))

	.dataa(\inst5|Mux3~2_combout ),
	.datab(\inst5|Mux1~1_combout ),
	.datac(\inst5|Mux0~1_combout ),
	.datad(\inst5|Mux2~1_combout ),
	.cin(gnd),
	.combout(\inst2|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal1~1 .lut_mask = 16'h0100;
defparam \inst2|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N28
cycloneii_lcell_comb \inst2|reg_fstate.LDA~0 (
// Equation(s):
// \inst2|reg_fstate.LDA~0_combout  = (\inst2|fstate.PREP4~regout  & (!\reset~combout  & \inst2|Equal1~1_combout ))

	.dataa(\inst2|fstate.PREP4~regout ),
	.datab(\reset~combout ),
	.datac(\inst2|Equal1~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|reg_fstate.LDA~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|reg_fstate.LDA~0 .lut_mask = 16'h2020;
defparam \inst2|reg_fstate.LDA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N29
cycloneii_lcell_ff \inst2|fstate.LDA (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|reg_fstate.LDA~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|fstate.LDA~regout ));

// Location: LCCOMB_X35_Y28_N12
cycloneii_lcell_comb \inst2|Equal1~3 (
// Equation(s):
// \inst2|Equal1~3_combout  = (\inst5|Mux3~2_combout  & (\inst5|Mux1~1_combout  & (!\inst5|Mux0~1_combout  & !\inst5|Mux2~1_combout )))

	.dataa(\inst5|Mux3~2_combout ),
	.datab(\inst5|Mux1~1_combout ),
	.datac(\inst5|Mux0~1_combout ),
	.datad(\inst5|Mux2~1_combout ),
	.cin(gnd),
	.combout(\inst2|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal1~3 .lut_mask = 16'h0008;
defparam \inst2|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N4
cycloneii_lcell_comb \inst2|reg_fstate.OR1~0 (
// Equation(s):
// \inst2|reg_fstate.OR1~0_combout  = (\inst2|fstate.PREP4~regout  & (!\reset~combout  & \inst2|Equal1~3_combout ))

	.dataa(\inst2|fstate.PREP4~regout ),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(\inst2|Equal1~3_combout ),
	.cin(gnd),
	.combout(\inst2|reg_fstate.OR1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|reg_fstate.OR1~0 .lut_mask = 16'h0A00;
defparam \inst2|reg_fstate.OR1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N5
cycloneii_lcell_ff \inst2|fstate.OR1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|reg_fstate.OR1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|fstate.OR1~regout ));

// Location: LCCOMB_X35_Y28_N22
cycloneii_lcell_comb \inst2|Equal1~2 (
// Equation(s):
// \inst2|Equal1~2_combout  = (!\inst5|Mux3~2_combout  & (\inst5|Mux1~1_combout  & (!\inst5|Mux0~1_combout  & !\inst5|Mux2~1_combout )))

	.dataa(\inst5|Mux3~2_combout ),
	.datab(\inst5|Mux1~1_combout ),
	.datac(\inst5|Mux0~1_combout ),
	.datad(\inst5|Mux2~1_combout ),
	.cin(gnd),
	.combout(\inst2|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal1~2 .lut_mask = 16'h0004;
defparam \inst2|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N14
cycloneii_lcell_comb \inst2|reg_fstate.AND1~0 (
// Equation(s):
// \inst2|reg_fstate.AND1~0_combout  = (\inst2|fstate.PREP4~regout  & (!\reset~combout  & \inst2|Equal1~2_combout ))

	.dataa(\inst2|fstate.PREP4~regout ),
	.datab(\reset~combout ),
	.datac(\inst2|Equal1~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|reg_fstate.AND1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|reg_fstate.AND1~0 .lut_mask = 16'h2020;
defparam \inst2|reg_fstate.AND1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N15
cycloneii_lcell_ff \inst2|fstate.AND1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|reg_fstate.AND1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|fstate.AND1~regout ));

// Location: LCCOMB_X32_Y28_N12
cycloneii_lcell_comb \inst17|Mux7~0 (
// Equation(s):
// \inst17|Mux7~0_combout  = (!\reset~combout  & ((\inst2|fstate.OR1~regout ) # ((\inst2|fstate.AND1~regout ) # (\inst2|fstate.NOT1~regout ))))

	.dataa(\reset~combout ),
	.datab(\inst2|fstate.OR1~regout ),
	.datac(\inst2|fstate.AND1~regout ),
	.datad(\inst2|fstate.NOT1~regout ),
	.cin(gnd),
	.combout(\inst17|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Mux7~0 .lut_mask = 16'h5554;
defparam \inst17|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N6
cycloneii_lcell_comb \inst17|Mux7~1 (
// Equation(s):
// \inst17|Mux7~1_combout  = (!\reset~combout  & (!\inst17|Mux7~0_combout  & ((\inst2|fstate.LoadAC~regout ) # (\inst2|fstate.LDA~regout ))))

	.dataa(\inst2|fstate.LoadAC~regout ),
	.datab(\inst2|fstate.LDA~regout ),
	.datac(\reset~combout ),
	.datad(\inst17|Mux7~0_combout ),
	.cin(gnd),
	.combout(\inst17|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Mux7~1 .lut_mask = 16'h000E;
defparam \inst17|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N26
cycloneii_lcell_comb \inst2|selUAL[2]~0 (
// Equation(s):
// \inst2|selUAL[2]~0_combout  = (!\reset~combout  & ((\inst2|fstate.LDA~regout ) # (\inst2|fstate.LoadAC~regout )))

	.dataa(vcc),
	.datab(\inst2|fstate.LDA~regout ),
	.datac(\reset~combout ),
	.datad(\inst2|fstate.LoadAC~regout ),
	.cin(gnd),
	.combout(\inst2|selUAL[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|selUAL[2]~0 .lut_mask = 16'h0F0C;
defparam \inst2|selUAL[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N24
cycloneii_lcell_comb \inst2|selUAL[1]~1 (
// Equation(s):
// \inst2|selUAL[1]~1_combout  = (!\reset~combout  & ((\inst2|fstate.OR1~regout ) # (\inst2|fstate.NOT1~regout )))

	.dataa(\inst2|fstate.OR1~regout ),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(\inst2|fstate.NOT1~regout ),
	.cin(gnd),
	.combout(\inst2|selUAL[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|selUAL[1]~1 .lut_mask = 16'h3322;
defparam \inst2|selUAL[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N14
cycloneii_lcell_comb \inst2|selUAL[0]~2 (
// Equation(s):
// \inst2|selUAL[0]~2_combout  = (\reset~combout ) # ((!\inst2|fstate.AND1~regout  & !\inst2|fstate.NOT1~regout ))

	.dataa(vcc),
	.datab(\reset~combout ),
	.datac(\inst2|fstate.AND1~regout ),
	.datad(\inst2|fstate.NOT1~regout ),
	.cin(gnd),
	.combout(\inst2|selUAL[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|selUAL[0]~2 .lut_mask = 16'hCCCF;
defparam \inst2|selUAL[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N4
cycloneii_lcell_comb \inst17|Mux0~4 (
// Equation(s):
// \inst17|Mux0~4_combout  = (\inst|reg [7] & ((\inst2|selUAL[1]~1_combout  & (\inst2|selUAL[0]~2_combout )) # (!\inst2|selUAL[1]~1_combout  & ((!\inst24|reg [7]))))) # (!\inst|reg [7] & (((\inst24|reg [7])) # (!\inst2|selUAL[0]~2_combout )))

	.dataa(\inst|reg [7]),
	.datab(\inst2|selUAL[0]~2_combout ),
	.datac(\inst24|reg [7]),
	.datad(\inst2|selUAL[1]~1_combout ),
	.cin(gnd),
	.combout(\inst17|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Mux0~4 .lut_mask = 16'hD95B;
defparam \inst17|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N30
cycloneii_lcell_comb \inst17|Mux2~9 (
// Equation(s):
// \inst17|Mux2~9_combout  = (\inst|reg [5] & (\inst2|selUAL[0]~2_combout  $ (((\inst24|reg [5] & !\inst2|selUAL[1]~1_combout ))))) # (!\inst|reg [5] & ((\inst2|selUAL[0]~2_combout  & (\inst24|reg [5])) # (!\inst2|selUAL[0]~2_combout  & 
// ((\inst2|selUAL[1]~1_combout )))))

	.dataa(\inst24|reg [5]),
	.datab(\inst|reg [5]),
	.datac(\inst2|selUAL[1]~1_combout ),
	.datad(\inst2|selUAL[0]~2_combout ),
	.cin(gnd),
	.combout(\inst17|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Mux2~9 .lut_mask = 16'hE638;
defparam \inst17|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N26
cycloneii_lcell_comb \inst17|Mux2~12 (
// Equation(s):
// \inst17|Mux2~12_combout  = (\reset~combout ) # ((!\inst2|fstate.OR1~regout  & (!\inst2|fstate.AND1~regout  & !\inst2|fstate.NOT1~regout )))

	.dataa(\inst2|fstate.OR1~regout ),
	.datab(\reset~combout ),
	.datac(\inst2|fstate.AND1~regout ),
	.datad(\inst2|fstate.NOT1~regout ),
	.cin(gnd),
	.combout(\inst17|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Mux2~12 .lut_mask = 16'hCCCD;
defparam \inst17|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N18
cycloneii_lcell_comb \inst21|reg[3]~16 (
// Equation(s):
// \inst21|reg[3]~16_combout  = (\inst21|reg [3] & (!\inst21|reg[2]~15 )) # (!\inst21|reg [3] & ((\inst21|reg[2]~15 ) # (GND)))
// \inst21|reg[3]~17  = CARRY((!\inst21|reg[2]~15 ) # (!\inst21|reg [3]))

	.dataa(vcc),
	.datab(\inst21|reg [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst21|reg[2]~15 ),
	.combout(\inst21|reg[3]~16_combout ),
	.cout(\inst21|reg[3]~17 ));
// synopsys translate_off
defparam \inst21|reg[3]~16 .lut_mask = 16'h3C3F;
defparam \inst21|reg[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N0
cycloneii_lcell_comb \inst2|Equal1~6 (
// Equation(s):
// \inst2|Equal1~6_combout  = (!\inst5|Mux3~2_combout  & (!\inst5|Mux1~1_combout  & (\inst5|Mux0~1_combout  & !\inst5|Mux2~1_combout )))

	.dataa(\inst5|Mux3~2_combout ),
	.datab(\inst5|Mux1~1_combout ),
	.datac(\inst5|Mux0~1_combout ),
	.datad(\inst5|Mux2~1_combout ),
	.cin(gnd),
	.combout(\inst2|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal1~6 .lut_mask = 16'h0010;
defparam \inst2|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N2
cycloneii_lcell_comb \inst2|process_1~0 (
// Equation(s):
// \inst2|process_1~0_combout  = (!\inst5|Mux0~1_combout  & ((\inst5|Mux1~1_combout  & ((!\inst5|Mux2~1_combout ))) # (!\inst5|Mux1~1_combout  & ((\inst5|Mux3~2_combout ) # (\inst5|Mux2~1_combout )))))

	.dataa(\inst5|Mux3~2_combout ),
	.datab(\inst5|Mux1~1_combout ),
	.datac(\inst5|Mux0~1_combout ),
	.datad(\inst5|Mux2~1_combout ),
	.cin(gnd),
	.combout(\inst2|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|process_1~0 .lut_mask = 16'h030E;
defparam \inst2|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N16
cycloneii_lcell_comb \inst2|Selector5~1 (
// Equation(s):
// \inst2|Selector5~1_combout  = (\inst2|Selector5~0_combout ) # ((\inst2|Equal1~6_combout  & (\inst2|fstate.Check~regout  & !\inst2|process_1~0_combout )))

	.dataa(\inst2|Selector5~0_combout ),
	.datab(\inst2|Equal1~6_combout ),
	.datac(\inst2|fstate.Check~regout ),
	.datad(\inst2|process_1~0_combout ),
	.cin(gnd),
	.combout(\inst2|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector5~1 .lut_mask = 16'hAAEA;
defparam \inst2|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y28_N17
cycloneii_lcell_ff \inst2|fstate.JMP1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|Selector5~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|fstate.JMP1~regout ));

// Location: LCCOMB_X35_Y28_N20
cycloneii_lcell_comb \inst2|reg_fstate.JMP2~0 (
// Equation(s):
// \inst2|reg_fstate.JMP2~0_combout  = (\inst2|fstate.JMP1~regout  & !\reset~combout )

	.dataa(vcc),
	.datab(\inst2|fstate.JMP1~regout ),
	.datac(\reset~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|reg_fstate.JMP2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|reg_fstate.JMP2~0 .lut_mask = 16'h0C0C;
defparam \inst2|reg_fstate.JMP2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y28_N21
cycloneii_lcell_ff \inst2|fstate.JMP2 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|reg_fstate.JMP2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|fstate.JMP2~regout ));

// Location: LCCOMB_X36_Y28_N4
cycloneii_lcell_comb \inst2|reg_fstate.JMP3~0 (
// Equation(s):
// \inst2|reg_fstate.JMP3~0_combout  = (\inst2|fstate.JMP2~regout  & !\reset~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|fstate.JMP2~regout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\inst2|reg_fstate.JMP3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|reg_fstate.JMP3~0 .lut_mask = 16'h00F0;
defparam \inst2|reg_fstate.JMP3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y28_N5
cycloneii_lcell_ff \inst2|fstate.JMP3 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|reg_fstate.JMP3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|fstate.JMP3~regout ));

// Location: LCCOMB_X36_Y28_N2
cycloneii_lcell_comb \inst2|load_PC~0 (
// Equation(s):
// \inst2|load_PC~0_combout  = (!\reset~combout  & \inst2|fstate.JMP3~regout )

	.dataa(\reset~combout ),
	.datab(vcc),
	.datac(\inst2|fstate.JMP3~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|load_PC~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|load_PC~0 .lut_mask = 16'h5050;
defparam \inst2|load_PC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N22
cycloneii_lcell_comb \inst2|Selector9~0 (
// Equation(s):
// \inst2|Selector9~0_combout  = (!\inst2|fstate.ADD~regout  & (!\inst2|fstate.OR1~regout  & (!\inst2|fstate.AND1~regout  & !\inst2|fstate.LDA~regout )))

	.dataa(\inst2|fstate.ADD~regout ),
	.datab(\inst2|fstate.OR1~regout ),
	.datac(\inst2|fstate.AND1~regout ),
	.datad(\inst2|fstate.LDA~regout ),
	.cin(gnd),
	.combout(\inst2|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector9~0 .lut_mask = 16'h0001;
defparam \inst2|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N8
cycloneii_lcell_comb \inst2|load_NZ~0 (
// Equation(s):
// \inst2|load_NZ~0_combout  = (!\reset~combout  & !\inst2|Selector9~0_combout )

	.dataa(vcc),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(\inst2|Selector9~0_combout ),
	.cin(gnd),
	.combout(\inst2|load_NZ~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|load_NZ~0 .lut_mask = 16'h0033;
defparam \inst2|load_NZ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y28_N25
cycloneii_lcell_ff \inst15|reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst17|Mux0~3_combout ),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|load_NZ~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst15|reg [1]));

// Location: LCCOMB_X30_Y28_N26
cycloneii_lcell_comb \inst17|Mux7~2 (
// Equation(s):
// \inst17|Mux7~2_combout  = (\inst|reg [0] & (\inst2|selUAL[0]~2_combout  $ (((\inst24|reg [0] & !\inst2|selUAL[1]~1_combout ))))) # (!\inst|reg [0] & ((\inst2|selUAL[0]~2_combout  & (\inst24|reg [0])) # (!\inst2|selUAL[0]~2_combout  & 
// ((\inst2|selUAL[1]~1_combout )))))

	.dataa(\inst|reg [0]),
	.datab(\inst24|reg [0]),
	.datac(\inst2|selUAL[0]~2_combout ),
	.datad(\inst2|selUAL[1]~1_combout ),
	.cin(gnd),
	.combout(\inst17|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Mux7~2 .lut_mask = 16'hE568;
defparam \inst17|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N18
cycloneii_lcell_comb \inst17|Mux7~3 (
// Equation(s):
// \inst17|Mux7~3_combout  = (\inst24|reg [0] & ((\inst17|Mux7~1_combout ) # ((\inst17|Mux7~2_combout  & !\inst2|selUAL[2]~0_combout )))) # (!\inst24|reg [0] & (\inst17|Mux7~2_combout  & (!\inst2|selUAL[2]~0_combout )))

	.dataa(\inst24|reg [0]),
	.datab(\inst17|Mux7~2_combout ),
	.datac(\inst2|selUAL[2]~0_combout ),
	.datad(\inst17|Mux7~1_combout ),
	.cin(gnd),
	.combout(\inst17|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Mux7~3 .lut_mask = 16'hAE0C;
defparam \inst17|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N12
cycloneii_lcell_comb \inst17|Mux4~2 (
// Equation(s):
// \inst17|Mux4~2_combout  = (\inst|reg [3] & (\inst2|selUAL[0]~2_combout  $ (((\inst24|reg [3] & !\inst2|selUAL[1]~1_combout ))))) # (!\inst|reg [3] & ((\inst2|selUAL[0]~2_combout  & (\inst24|reg [3])) # (!\inst2|selUAL[0]~2_combout  & 
// ((\inst2|selUAL[1]~1_combout )))))

	.dataa(\inst|reg [3]),
	.datab(\inst24|reg [3]),
	.datac(\inst2|selUAL[1]~1_combout ),
	.datad(\inst2|selUAL[0]~2_combout ),
	.cin(gnd),
	.combout(\inst17|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Mux4~2 .lut_mask = 16'hE658;
defparam \inst17|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N22
cycloneii_lcell_comb \inst17|Mux4~3 (
// Equation(s):
// \inst17|Mux4~3_combout  = \inst17|Mux4~2_combout  $ (((\inst17|Mux4~0_combout  & (\inst2|selUAL[0]~2_combout  & !\inst2|selUAL[1]~1_combout ))))

	.dataa(\inst17|Mux4~0_combout ),
	.datab(\inst2|selUAL[0]~2_combout ),
	.datac(\inst17|Mux4~2_combout ),
	.datad(\inst2|selUAL[1]~1_combout ),
	.cin(gnd),
	.combout(\inst17|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Mux4~3 .lut_mask = 16'hF078;
defparam \inst17|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N14
cycloneii_lcell_comb \inst17|Mux4~1 (
// Equation(s):
// \inst17|Mux4~1_combout  = (\inst24|reg [3] & ((\inst17|Mux7~1_combout ) # ((!\inst2|selUAL[2]~0_combout  & \inst17|Mux4~3_combout )))) # (!\inst24|reg [3] & (((!\inst2|selUAL[2]~0_combout  & \inst17|Mux4~3_combout ))))

	.dataa(\inst24|reg [3]),
	.datab(\inst17|Mux7~1_combout ),
	.datac(\inst2|selUAL[2]~0_combout ),
	.datad(\inst17|Mux4~3_combout ),
	.cin(gnd),
	.combout(\inst17|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Mux4~1 .lut_mask = 16'h8F88;
defparam \inst17|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y28_N7
cycloneii_lcell_ff \inst|reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst17|Mux6~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|load_AC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|reg [1]));

// Location: LCCOMB_X30_Y28_N18
cycloneii_lcell_comb \inst17|Mux6~1 (
// Equation(s):
// \inst17|Mux6~1_combout  = (\inst24|reg [1] & ((\inst2|selUAL[0]~2_combout ) # (\inst|reg [1] $ (\inst2|selUAL[1]~1_combout )))) # (!\inst24|reg [1] & (\inst2|selUAL[0]~2_combout  $ (((!\inst|reg [1] & \inst2|selUAL[1]~1_combout )))))

	.dataa(\inst24|reg [1]),
	.datab(\inst|reg [1]),
	.datac(\inst2|selUAL[0]~2_combout ),
	.datad(\inst2|selUAL[1]~1_combout ),
	.cin(gnd),
	.combout(\inst17|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Mux6~1 .lut_mask = 16'hE3F8;
defparam \inst17|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N16
cycloneii_lcell_comb \inst17|Mux6~2 (
// Equation(s):
// \inst17|Mux6~2_combout  = (\inst17|Mux6~1_combout  & ((\inst17|somando[1]~0_combout ) # ((\inst2|selUAL[1]~1_combout ) # (!\inst2|selUAL[0]~2_combout ))))

	.dataa(\inst17|somando[1]~0_combout ),
	.datab(\inst2|selUAL[1]~1_combout ),
	.datac(\inst2|selUAL[0]~2_combout ),
	.datad(\inst17|Mux6~1_combout ),
	.cin(gnd),
	.combout(\inst17|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Mux6~2 .lut_mask = 16'hEF00;
defparam \inst17|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N6
cycloneii_lcell_comb \inst17|Mux6~0 (
// Equation(s):
// \inst17|Mux6~0_combout  = (\inst24|reg [1] & ((\inst17|Mux7~1_combout ) # ((!\inst2|selUAL[2]~0_combout  & \inst17|Mux6~2_combout )))) # (!\inst24|reg [1] & (!\inst2|selUAL[2]~0_combout  & (\inst17|Mux6~2_combout )))

	.dataa(\inst24|reg [1]),
	.datab(\inst2|selUAL[2]~0_combout ),
	.datac(\inst17|Mux6~2_combout ),
	.datad(\inst17|Mux7~1_combout ),
	.cin(gnd),
	.combout(\inst17|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Mux6~0 .lut_mask = 16'hBA30;
defparam \inst17|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N28
cycloneii_lcell_comb \inst17|NZ[0]~3 (
// Equation(s):
// \inst17|NZ[0]~3_combout  = (\inst17|Mux5~2_combout ) # ((\inst17|Mux7~3_combout ) # ((\inst17|Mux4~1_combout ) # (\inst17|Mux6~0_combout )))

	.dataa(\inst17|Mux5~2_combout ),
	.datab(\inst17|Mux7~3_combout ),
	.datac(\inst17|Mux4~1_combout ),
	.datad(\inst17|Mux6~0_combout ),
	.cin(gnd),
	.combout(\inst17|NZ[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|NZ[0]~3 .lut_mask = 16'hFFFE;
defparam \inst17|NZ[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N6
cycloneii_lcell_comb \inst17|NZ[0] (
// Equation(s):
// \inst17|NZ [0] = (!\inst17|NZ[0]~2_combout  & (!\inst17|NZ[0]~3_combout  & (!\inst17|Mux0~3_combout  & !\inst17|Mux1~2_combout )))

	.dataa(\inst17|NZ[0]~2_combout ),
	.datab(\inst17|NZ[0]~3_combout ),
	.datac(\inst17|Mux0~3_combout ),
	.datad(\inst17|Mux1~2_combout ),
	.cin(gnd),
	.combout(\inst17|NZ [0]),
	.cout());
// synopsys translate_off
defparam \inst17|NZ[0] .lut_mask = 16'h0001;
defparam \inst17|NZ[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y28_N7
cycloneii_lcell_ff \inst15|reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst17|NZ [0]),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|load_NZ~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst15|reg [0]));

// Location: LCCOMB_X34_Y28_N2
cycloneii_lcell_comb \inst2|reg_fstate.NOT1~1 (
// Equation(s):
// \inst2|reg_fstate.NOT1~1_combout  = (\inst2|fstate.Check~regout  & !\reset~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|fstate.Check~regout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\inst2|reg_fstate.NOT1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|reg_fstate.NOT1~1 .lut_mask = 16'h00F0;
defparam \inst2|reg_fstate.NOT1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N26
cycloneii_lcell_comb \inst2|Equal1~9 (
// Equation(s):
// \inst2|Equal1~9_combout  = (!\inst5|Mux3~2_combout  & (!\inst5|Mux1~1_combout  & (\inst5|Mux0~1_combout  & \inst5|Mux2~1_combout )))

	.dataa(\inst5|Mux3~2_combout ),
	.datab(\inst5|Mux1~1_combout ),
	.datac(\inst5|Mux0~1_combout ),
	.datad(\inst5|Mux2~1_combout ),
	.cin(gnd),
	.combout(\inst2|Equal1~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal1~9 .lut_mask = 16'h1000;
defparam \inst2|Equal1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N30
cycloneii_lcell_comb \inst2|reg_fstate.JN~0 (
// Equation(s):
// \inst2|reg_fstate.JN~0_combout  = (!\inst2|process_1~0_combout  & (\inst2|reg_fstate.NOT1~1_combout  & (\inst2|Equal1~9_combout  & !\inst2|Equal1~0_combout )))

	.dataa(\inst2|process_1~0_combout ),
	.datab(\inst2|reg_fstate.NOT1~1_combout ),
	.datac(\inst2|Equal1~9_combout ),
	.datad(\inst2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst2|reg_fstate.JN~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|reg_fstate.JN~0 .lut_mask = 16'h0040;
defparam \inst2|reg_fstate.JN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y28_N31
cycloneii_lcell_ff \inst2|fstate.JN (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|reg_fstate.JN~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|fstate.JN~regout ));

// Location: LCCOMB_X34_Y28_N18
cycloneii_lcell_comb \inst2|Selector3~0 (
// Equation(s):
// \inst2|Selector3~0_combout  = (\inst2|fstate.JZ~regout  & (((!\inst15|reg [1] & \inst2|fstate.JN~regout )) # (!\inst15|reg [0]))) # (!\inst2|fstate.JZ~regout  & (!\inst15|reg [1] & ((\inst2|fstate.JN~regout ))))

	.dataa(\inst2|fstate.JZ~regout ),
	.datab(\inst15|reg [1]),
	.datac(\inst15|reg [0]),
	.datad(\inst2|fstate.JN~regout ),
	.cin(gnd),
	.combout(\inst2|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector3~0 .lut_mask = 16'h3B0A;
defparam \inst2|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y28_N19
cycloneii_lcell_ff \inst2|fstate.JnNZ (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|Selector3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|fstate.JnNZ~regout ));

// Location: LCCOMB_X36_Y28_N6
cycloneii_lcell_comb \inst21|reg[3]~10 (
// Equation(s):
// \inst21|reg[3]~10_combout  = (\inst2|fstate.PREP2~regout ) # ((\inst2|fstate.JMP3~regout ) # ((\inst2|fstate.JnNZ~regout ) # (\inst2|fstate.Search2~regout )))

	.dataa(\inst2|fstate.PREP2~regout ),
	.datab(\inst2|fstate.JMP3~regout ),
	.datac(\inst2|fstate.JnNZ~regout ),
	.datad(\inst2|fstate.Search2~regout ),
	.cin(gnd),
	.combout(\inst21|reg[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|reg[3]~10 .lut_mask = 16'hFFFE;
defparam \inst21|reg[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N0
cycloneii_lcell_comb \inst21|reg[3]~11 (
// Equation(s):
// \inst21|reg[3]~11_combout  = (!\reset~combout  & \inst21|reg[3]~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(\inst21|reg[3]~10_combout ),
	.cin(gnd),
	.combout(\inst21|reg[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|reg[3]~11 .lut_mask = 16'h0F00;
defparam \inst21|reg[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y27_N19
cycloneii_lcell_ff \inst21|reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst21|reg[3]~16_combout ),
	.sdata(\inst24|reg [3]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(\inst2|load_PC~0_combout ),
	.ena(\inst21|reg[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst21|reg [3]));

// Location: LCCOMB_X35_Y28_N18
cycloneii_lcell_comb \inst2|Equal1~7 (
// Equation(s):
// \inst2|Equal1~7_combout  = (\inst5|Mux3~2_combout  & (\inst5|Mux1~1_combout  & (\inst5|Mux0~1_combout  & \inst5|Mux2~1_combout )))

	.dataa(\inst5|Mux3~2_combout ),
	.datab(\inst5|Mux1~1_combout ),
	.datac(\inst5|Mux0~1_combout ),
	.datad(\inst5|Mux2~1_combout ),
	.cin(gnd),
	.combout(\inst2|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal1~7 .lut_mask = 16'h8000;
defparam \inst2|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N12
cycloneii_lcell_comb \inst2|Selector2~0 (
// Equation(s):
// \inst2|Selector2~0_combout  = (\inst2|fstate.HLT~regout ) # ((!\inst2|process_1~0_combout  & (\inst2|fstate.Check~regout  & \inst2|Equal1~7_combout )))

	.dataa(\inst2|process_1~0_combout ),
	.datab(\inst2|fstate.Check~regout ),
	.datac(\inst2|fstate.HLT~regout ),
	.datad(\inst2|Equal1~7_combout ),
	.cin(gnd),
	.combout(\inst2|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector2~0 .lut_mask = 16'hF4F0;
defparam \inst2|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y28_N13
cycloneii_lcell_ff \inst2|fstate.HLT (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|Selector2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|fstate.HLT~regout ));

// Location: LCCOMB_X36_Y28_N26
cycloneii_lcell_comb \inst2|selREM~0 (
// Equation(s):
// \inst2|selREM~0_combout  = (!\reset~combout  & ((\inst2|fstate.SetAdress1~regout ) # ((\inst2|fstate.PREP3~regout ) # (\inst2|fstate.HLT~regout ))))

	.dataa(\reset~combout ),
	.datab(\inst2|fstate.SetAdress1~regout ),
	.datac(\inst2|fstate.PREP3~regout ),
	.datad(\inst2|fstate.HLT~regout ),
	.cin(gnd),
	.combout(\inst2|selREM~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|selREM~0 .lut_mask = 16'h5554;
defparam \inst2|selREM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N8
cycloneii_lcell_comb \inst20|outRem[3]~1 (
// Equation(s):
// \inst20|outRem[3]~1_combout  = (\inst2|selREM~0_combout  & ((\inst24|reg [3]))) # (!\inst2|selREM~0_combout  & (\inst21|reg [3]))

	.dataa(vcc),
	.datab(\inst21|reg [3]),
	.datac(\inst24|reg [3]),
	.datad(\inst2|selREM~0_combout ),
	.cin(gnd),
	.combout(\inst20|outRem[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|outRem[3]~1 .lut_mask = 16'hF0CC;
defparam \inst20|outRem[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N26
cycloneii_lcell_comb \inst2|reg_fstate.PREP1~0 (
// Equation(s):
// \inst2|reg_fstate.PREP1~0_combout  = (!\reset~combout  & (!\inst2|Equal1~0_combout  & (\inst2|fstate.Check~regout  & \inst2|process_1~0_combout )))

	.dataa(\reset~combout ),
	.datab(\inst2|Equal1~0_combout ),
	.datac(\inst2|fstate.Check~regout ),
	.datad(\inst2|process_1~0_combout ),
	.cin(gnd),
	.combout(\inst2|reg_fstate.PREP1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|reg_fstate.PREP1~0 .lut_mask = 16'h1000;
defparam \inst2|reg_fstate.PREP1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y28_N27
cycloneii_lcell_ff \inst2|fstate.PREP1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|reg_fstate.PREP1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|fstate.PREP1~regout ));

// Location: LCCOMB_X36_Y28_N16
cycloneii_lcell_comb \inst2|load_REM~0 (
// Equation(s):
// \inst2|load_REM~0_combout  = (\inst2|fstate.HLT~regout ) # ((\inst2|fstate.SetAdress1~regout ) # ((\inst2|fstate.PREP3~regout ) # (\inst2|fstate.Search1~regout )))

	.dataa(\inst2|fstate.HLT~regout ),
	.datab(\inst2|fstate.SetAdress1~regout ),
	.datac(\inst2|fstate.PREP3~regout ),
	.datad(\inst2|fstate.Search1~regout ),
	.cin(gnd),
	.combout(\inst2|load_REM~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|load_REM~0 .lut_mask = 16'hFFFE;
defparam \inst2|load_REM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N0
cycloneii_lcell_comb \inst2|load_REM~1 (
// Equation(s):
// \inst2|load_REM~1_combout  = (!\reset~combout  & ((\inst2|fstate.PREP1~regout ) # ((\inst2|fstate.JMP1~regout ) # (\inst2|load_REM~0_combout ))))

	.dataa(\reset~combout ),
	.datab(\inst2|fstate.PREP1~regout ),
	.datac(\inst2|fstate.JMP1~regout ),
	.datad(\inst2|load_REM~0_combout ),
	.cin(gnd),
	.combout(\inst2|load_REM~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|load_REM~1 .lut_mask = 16'h5554;
defparam \inst2|load_REM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y27_N7
cycloneii_lcell_ff \inst25|reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst20|outRem[3]~1_combout ),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|load_REM~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst25|reg [3]));

// Location: LCCOMB_X32_Y27_N10
cycloneii_lcell_comb \inst4|genx:1:geny:2:gen|process_0~0 (
// Equation(s):
// \inst4|genx:1:geny:2:gen|process_0~0_combout  = (\inst25|reg [0] & (!\inst25|reg [1] & (!\inst25|reg [2] & \inst25|reg [3])))

	.dataa(\inst25|reg [0]),
	.datab(\inst25|reg [1]),
	.datac(\inst25|reg [2]),
	.datad(\inst25|reg [3]),
	.cin(gnd),
	.combout(\inst4|genx:1:geny:2:gen|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|genx:1:geny:2:gen|process_0~0 .lut_mask = 16'h0200;
defparam \inst4|genx:1:geny:2:gen|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N30
cycloneii_lcell_comb \inst4|genx:1:geny:2:gen|ld (
// Equation(s):
// \inst4|genx:1:geny:2:gen|ld~combout  = (!\reset~combout  & (\inst4|genx:1:geny:2:gen|process_0~0_combout  & ((\inst2|fstate.SetData~regout ) # (\inst2|fstate.STA2~regout ))))

	.dataa(\reset~combout ),
	.datab(\inst2|fstate.SetData~regout ),
	.datac(\inst2|fstate.STA2~regout ),
	.datad(\inst4|genx:1:geny:2:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|genx:1:geny:2:gen|ld~combout ),
	.cout());
// synopsys translate_off
defparam \inst4|genx:1:geny:2:gen|ld .lut_mask = 16'h5400;
defparam \inst4|genx:1:geny:2:gen|ld .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y29_N31
cycloneii_lcell_ff \inst4|genx:1:geny:2:gen|reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [3]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:1:geny:2:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:1:geny:2:gen|reg [3]));

// Location: LCCOMB_X32_Y29_N20
cycloneii_lcell_comb \inst4|genx:1:geny:1:gen|process_0~0 (
// Equation(s):
// \inst4|genx:1:geny:1:gen|process_0~0_combout  = (!\inst25|reg [0] & (\inst25|reg [3] & (\inst25|reg [1] & !\inst25|reg [2])))

	.dataa(\inst25|reg [0]),
	.datab(\inst25|reg [3]),
	.datac(\inst25|reg [1]),
	.datad(\inst25|reg [2]),
	.cin(gnd),
	.combout(\inst4|genx:1:geny:1:gen|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|genx:1:geny:1:gen|process_0~0 .lut_mask = 16'h0040;
defparam \inst4|genx:1:geny:1:gen|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N30
cycloneii_lcell_comb \inst4|saida_sgn[3]~42 (
// Equation(s):
// \inst4|saida_sgn[3]~42_combout  = (\inst4|genx:1:geny:1:gen|reg [3] & ((\inst4|genx:1:geny:1:gen|process_0~0_combout ) # ((\inst4|genx:1:geny:2:gen|process_0~0_combout  & \inst4|genx:1:geny:2:gen|reg [3])))) # (!\inst4|genx:1:geny:1:gen|reg [3] & 
// (\inst4|genx:1:geny:2:gen|process_0~0_combout  & (\inst4|genx:1:geny:2:gen|reg [3])))

	.dataa(\inst4|genx:1:geny:1:gen|reg [3]),
	.datab(\inst4|genx:1:geny:2:gen|process_0~0_combout ),
	.datac(\inst4|genx:1:geny:2:gen|reg [3]),
	.datad(\inst4|genx:1:geny:1:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[3]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[3]~42 .lut_mask = 16'hEAC0;
defparam \inst4|saida_sgn[3]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N20
cycloneii_lcell_comb \inst20|outRem[0]~0 (
// Equation(s):
// \inst20|outRem[0]~0_combout  = (\inst2|selREM~0_combout  & ((\inst24|reg [0]))) # (!\inst2|selREM~0_combout  & (\inst21|reg [0]))

	.dataa(\inst21|reg [0]),
	.datab(vcc),
	.datac(\inst24|reg [0]),
	.datad(\inst2|selREM~0_combout ),
	.cin(gnd),
	.combout(\inst20|outRem[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|outRem[0]~0 .lut_mask = 16'hF0AA;
defparam \inst20|outRem[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y27_N21
cycloneii_lcell_ff \inst25|reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst20|outRem[0]~0_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|load_REM~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst25|reg [0]));

// Location: LCCOMB_X31_Y30_N8
cycloneii_lcell_comb \inst4|genx:2:geny:0:gen|process_0~0 (
// Equation(s):
// \inst4|genx:2:geny:0:gen|process_0~0_combout  = (!\inst25|reg [3] & (\inst25|reg [2] & (!\inst25|reg [0] & !\inst25|reg [1])))

	.dataa(\inst25|reg [3]),
	.datab(\inst25|reg [2]),
	.datac(\inst25|reg [0]),
	.datad(\inst25|reg [1]),
	.cin(gnd),
	.combout(\inst4|genx:2:geny:0:gen|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|genx:2:geny:0:gen|process_0~0 .lut_mask = 16'h0004;
defparam \inst4|genx:2:geny:0:gen|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N18
cycloneii_lcell_comb \inst4|genx:2:geny:0:gen|ld (
// Equation(s):
// \inst4|genx:2:geny:0:gen|ld~combout  = (!\reset~combout  & (\inst4|genx:2:geny:0:gen|process_0~0_combout  & ((\inst2|fstate.SetData~regout ) # (\inst2|fstate.STA2~regout ))))

	.dataa(\reset~combout ),
	.datab(\inst4|genx:2:geny:0:gen|process_0~0_combout ),
	.datac(\inst2|fstate.SetData~regout ),
	.datad(\inst2|fstate.STA2~regout ),
	.cin(gnd),
	.combout(\inst4|genx:2:geny:0:gen|ld~combout ),
	.cout());
// synopsys translate_off
defparam \inst4|genx:2:geny:0:gen|ld .lut_mask = 16'h4440;
defparam \inst4|genx:2:geny:0:gen|ld .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y30_N29
cycloneii_lcell_ff \inst4|genx:2:geny:0:gen|reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [3]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:2:geny:0:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:2:geny:0:gen|reg [3]));

// Location: LCCOMB_X31_Y30_N26
cycloneii_lcell_comb \inst4|genx:1:geny:3:gen|process_0~0 (
// Equation(s):
// \inst4|genx:1:geny:3:gen|process_0~0_combout  = (\inst25|reg [3] & (!\inst25|reg [2] & (\inst25|reg [0] & \inst25|reg [1])))

	.dataa(\inst25|reg [3]),
	.datab(\inst25|reg [2]),
	.datac(\inst25|reg [0]),
	.datad(\inst25|reg [1]),
	.cin(gnd),
	.combout(\inst4|genx:1:geny:3:gen|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|genx:1:geny:3:gen|process_0~0 .lut_mask = 16'h2000;
defparam \inst4|genx:1:geny:3:gen|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y30_N28
cycloneii_lcell_comb \inst4|saida_sgn[3]~43 (
// Equation(s):
// \inst4|saida_sgn[3]~43_combout  = (\inst4|genx:1:geny:3:gen|reg [3] & ((\inst4|genx:1:geny:3:gen|process_0~0_combout ) # ((\inst4|genx:2:geny:0:gen|process_0~0_combout  & \inst4|genx:2:geny:0:gen|reg [3])))) # (!\inst4|genx:1:geny:3:gen|reg [3] & 
// (\inst4|genx:2:geny:0:gen|process_0~0_combout  & (\inst4|genx:2:geny:0:gen|reg [3])))

	.dataa(\inst4|genx:1:geny:3:gen|reg [3]),
	.datab(\inst4|genx:2:geny:0:gen|process_0~0_combout ),
	.datac(\inst4|genx:2:geny:0:gen|reg [3]),
	.datad(\inst4|genx:1:geny:3:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[3]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[3]~43 .lut_mask = 16'hEAC0;
defparam \inst4|saida_sgn[3]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N14
cycloneii_lcell_comb \inst4|genx:0:geny:2:gen|process_0~0 (
// Equation(s):
// \inst4|genx:0:geny:2:gen|process_0~0_combout  = (!\inst25|reg [3] & (!\inst25|reg [2] & (\inst25|reg [0] & !\inst25|reg [1])))

	.dataa(\inst25|reg [3]),
	.datab(\inst25|reg [2]),
	.datac(\inst25|reg [0]),
	.datad(\inst25|reg [1]),
	.cin(gnd),
	.combout(\inst4|genx:0:geny:2:gen|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|genx:0:geny:2:gen|process_0~0 .lut_mask = 16'h0010;
defparam \inst4|genx:0:geny:2:gen|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N28
cycloneii_lcell_comb \inst4|genx:0:geny:1:gen|process_0~0 (
// Equation(s):
// \inst4|genx:0:geny:1:gen|process_0~0_combout  = (!\inst25|reg [3] & (!\inst25|reg [2] & (!\inst25|reg [0] & \inst25|reg [1])))

	.dataa(\inst25|reg [3]),
	.datab(\inst25|reg [2]),
	.datac(\inst25|reg [0]),
	.datad(\inst25|reg [1]),
	.cin(gnd),
	.combout(\inst4|genx:0:geny:1:gen|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|genx:0:geny:1:gen|process_0~0 .lut_mask = 16'h0100;
defparam \inst4|genx:0:geny:1:gen|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N24
cycloneii_lcell_comb \inst4|genx:0:geny:1:gen|ld (
// Equation(s):
// \inst4|genx:0:geny:1:gen|ld~combout  = (!\reset~combout  & (\inst4|genx:0:geny:1:gen|process_0~0_combout  & ((\inst2|fstate.STA2~regout ) # (\inst2|fstate.SetData~regout ))))

	.dataa(\inst2|fstate.STA2~regout ),
	.datab(\reset~combout ),
	.datac(\inst2|fstate.SetData~regout ),
	.datad(\inst4|genx:0:geny:1:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|genx:0:geny:1:gen|ld~combout ),
	.cout());
// synopsys translate_off
defparam \inst4|genx:0:geny:1:gen|ld .lut_mask = 16'h3200;
defparam \inst4|genx:0:geny:1:gen|ld .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y28_N1
cycloneii_lcell_ff \inst4|genx:0:geny:1:gen|reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [3]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:0:geny:1:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:0:geny:1:gen|reg [3]));

// Location: LCCOMB_X33_Y28_N0
cycloneii_lcell_comb \inst4|saida_sgn[3]~40 (
// Equation(s):
// \inst4|saida_sgn[3]~40_combout  = (\inst4|genx:0:geny:2:gen|reg [3] & ((\inst4|genx:0:geny:2:gen|process_0~0_combout ) # ((\inst4|genx:0:geny:1:gen|reg [3] & \inst4|genx:0:geny:1:gen|process_0~0_combout )))) # (!\inst4|genx:0:geny:2:gen|reg [3] & 
// (((\inst4|genx:0:geny:1:gen|reg [3] & \inst4|genx:0:geny:1:gen|process_0~0_combout ))))

	.dataa(\inst4|genx:0:geny:2:gen|reg [3]),
	.datab(\inst4|genx:0:geny:2:gen|process_0~0_combout ),
	.datac(\inst4|genx:0:geny:1:gen|reg [3]),
	.datad(\inst4|genx:0:geny:1:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[3]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[3]~40 .lut_mask = 16'hF888;
defparam \inst4|saida_sgn[3]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N4
cycloneii_lcell_comb \inst4|saida_sgn[3]~44 (
// Equation(s):
// \inst4|saida_sgn[3]~44_combout  = (\inst4|saida_sgn[3]~41_combout ) # ((\inst4|saida_sgn[3]~42_combout ) # ((\inst4|saida_sgn[3]~43_combout ) # (\inst4|saida_sgn[3]~40_combout )))

	.dataa(\inst4|saida_sgn[3]~41_combout ),
	.datab(\inst4|saida_sgn[3]~42_combout ),
	.datac(\inst4|saida_sgn[3]~43_combout ),
	.datad(\inst4|saida_sgn[3]~40_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[3]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[3]~44 .lut_mask = 16'hFFFE;
defparam \inst4|saida_sgn[3]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N26
cycloneii_lcell_comb \inst4|genx:3:geny:2:gen|process_0~0 (
// Equation(s):
// \inst4|genx:3:geny:2:gen|process_0~0_combout  = (\inst25|reg [0] & (!\inst25|reg [1] & (\inst25|reg [2] & \inst25|reg [3])))

	.dataa(\inst25|reg [0]),
	.datab(\inst25|reg [1]),
	.datac(\inst25|reg [2]),
	.datad(\inst25|reg [3]),
	.cin(gnd),
	.combout(\inst4|genx:3:geny:2:gen|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|genx:3:geny:2:gen|process_0~0 .lut_mask = 16'h2000;
defparam \inst4|genx:3:geny:2:gen|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N2
cycloneii_lcell_comb \inst4|genx:3:geny:2:gen|ld (
// Equation(s):
// \inst4|genx:3:geny:2:gen|ld~combout  = (!\reset~combout  & (\inst4|genx:3:geny:2:gen|process_0~0_combout  & ((\inst2|fstate.SetData~regout ) # (\inst2|fstate.STA2~regout ))))

	.dataa(\reset~combout ),
	.datab(\inst2|fstate.SetData~regout ),
	.datac(\inst2|fstate.STA2~regout ),
	.datad(\inst4|genx:3:geny:2:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|genx:3:geny:2:gen|ld~combout ),
	.cout());
// synopsys translate_off
defparam \inst4|genx:3:geny:2:gen|ld .lut_mask = 16'h5400;
defparam \inst4|genx:3:geny:2:gen|ld .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y27_N9
cycloneii_lcell_ff \inst4|genx:3:geny:2:gen|reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [3]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:3:geny:2:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:3:geny:2:gen|reg [3]));

// Location: LCCOMB_X30_Y27_N8
cycloneii_lcell_comb \inst4|saida_sgn[3]~47 (
// Equation(s):
// \inst4|saida_sgn[3]~47_combout  = (\inst4|genx:3:geny:1:gen|reg [3] & ((\inst4|genx:3:geny:1:gen|process_0~0_combout ) # ((\inst4|genx:3:geny:2:gen|reg [3] & \inst4|genx:3:geny:2:gen|process_0~0_combout )))) # (!\inst4|genx:3:geny:1:gen|reg [3] & 
// (((\inst4|genx:3:geny:2:gen|reg [3] & \inst4|genx:3:geny:2:gen|process_0~0_combout ))))

	.dataa(\inst4|genx:3:geny:1:gen|reg [3]),
	.datab(\inst4|genx:3:geny:1:gen|process_0~0_combout ),
	.datac(\inst4|genx:3:geny:2:gen|reg [3]),
	.datad(\inst4|genx:3:geny:2:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[3]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[3]~47 .lut_mask = 16'hF888;
defparam \inst4|saida_sgn[3]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N18
cycloneii_lcell_comb \inst4|genx:3:geny:0:gen|process_0~0 (
// Equation(s):
// \inst4|genx:3:geny:0:gen|process_0~0_combout  = (!\inst25|reg [0] & (\inst25|reg [2] & (!\inst25|reg [1] & \inst25|reg [3])))

	.dataa(\inst25|reg [0]),
	.datab(\inst25|reg [2]),
	.datac(\inst25|reg [1]),
	.datad(\inst25|reg [3]),
	.cin(gnd),
	.combout(\inst4|genx:3:geny:0:gen|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|genx:3:geny:0:gen|process_0~0 .lut_mask = 16'h0400;
defparam \inst4|genx:3:geny:0:gen|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N30
cycloneii_lcell_comb \inst4|genx:2:geny:3:gen|ld (
// Equation(s):
// \inst4|genx:2:geny:3:gen|ld~combout  = (!\reset~combout  & (\inst4|genx:2:geny:3:gen|process_0~0_combout  & ((\inst2|fstate.SetData~regout ) # (\inst2|fstate.STA2~regout ))))

	.dataa(\reset~combout ),
	.datab(\inst4|genx:2:geny:3:gen|process_0~0_combout ),
	.datac(\inst2|fstate.SetData~regout ),
	.datad(\inst2|fstate.STA2~regout ),
	.cin(gnd),
	.combout(\inst4|genx:2:geny:3:gen|ld~combout ),
	.cout());
// synopsys translate_off
defparam \inst4|genx:2:geny:3:gen|ld .lut_mask = 16'h4440;
defparam \inst4|genx:2:geny:3:gen|ld .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y29_N5
cycloneii_lcell_ff \inst4|genx:2:geny:3:gen|reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [3]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:2:geny:3:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:2:geny:3:gen|reg [3]));

// Location: LCCOMB_X29_Y29_N4
cycloneii_lcell_comb \inst4|saida_sgn[3]~46 (
// Equation(s):
// \inst4|saida_sgn[3]~46_combout  = (\inst4|genx:3:geny:0:gen|reg [3] & ((\inst4|genx:3:geny:0:gen|process_0~0_combout ) # ((\inst4|genx:2:geny:3:gen|reg [3] & \inst4|genx:2:geny:3:gen|process_0~0_combout )))) # (!\inst4|genx:3:geny:0:gen|reg [3] & 
// (((\inst4|genx:2:geny:3:gen|reg [3] & \inst4|genx:2:geny:3:gen|process_0~0_combout ))))

	.dataa(\inst4|genx:3:geny:0:gen|reg [3]),
	.datab(\inst4|genx:3:geny:0:gen|process_0~0_combout ),
	.datac(\inst4|genx:2:geny:3:gen|reg [3]),
	.datad(\inst4|genx:2:geny:3:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[3]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[3]~46 .lut_mask = 16'hF888;
defparam \inst4|saida_sgn[3]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N2
cycloneii_lcell_comb \inst4|genx:0:geny:0:gen|process_0~0 (
// Equation(s):
// \inst4|genx:0:geny:0:gen|process_0~0_combout  = (\inst25|reg [0]) # ((\inst25|reg [1]) # ((\inst25|reg [2]) # (\inst25|reg [3])))

	.dataa(\inst25|reg [0]),
	.datab(\inst25|reg [1]),
	.datac(\inst25|reg [2]),
	.datad(\inst25|reg [3]),
	.cin(gnd),
	.combout(\inst4|genx:0:geny:0:gen|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|genx:0:geny:0:gen|process_0~0 .lut_mask = 16'hFFFE;
defparam \inst4|genx:0:geny:0:gen|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y30_N28
cycloneii_lcell_comb \inst4|genx:3:geny:3:gen|process_0~0 (
// Equation(s):
// \inst4|genx:3:geny:3:gen|process_0~0_combout  = (\inst25|reg [2] & (\inst25|reg [1] & (\inst25|reg [0] & \inst25|reg [3])))

	.dataa(\inst25|reg [2]),
	.datab(\inst25|reg [1]),
	.datac(\inst25|reg [0]),
	.datad(\inst25|reg [3]),
	.cin(gnd),
	.combout(\inst4|genx:3:geny:3:gen|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|genx:3:geny:3:gen|process_0~0 .lut_mask = 16'h8000;
defparam \inst4|genx:3:geny:3:gen|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y30_N0
cycloneii_lcell_comb \inst4|genx:3:geny:3:gen|ld (
// Equation(s):
// \inst4|genx:3:geny:3:gen|ld~combout  = (!\reset~combout  & (\inst4|genx:3:geny:3:gen|process_0~0_combout  & ((\inst2|fstate.SetData~regout ) # (\inst2|fstate.STA2~regout ))))

	.dataa(\reset~combout ),
	.datab(\inst4|genx:3:geny:3:gen|process_0~0_combout ),
	.datac(\inst2|fstate.SetData~regout ),
	.datad(\inst2|fstate.STA2~regout ),
	.cin(gnd),
	.combout(\inst4|genx:3:geny:3:gen|ld~combout ),
	.cout());
// synopsys translate_off
defparam \inst4|genx:3:geny:3:gen|ld .lut_mask = 16'h4440;
defparam \inst4|genx:3:geny:3:gen|ld .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y30_N13
cycloneii_lcell_ff \inst4|genx:3:geny:3:gen|reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [3]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:3:geny:3:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:3:geny:3:gen|reg [3]));

// Location: LCCOMB_X30_Y30_N12
cycloneii_lcell_comb \inst4|saida_sgn[3]~48 (
// Equation(s):
// \inst4|saida_sgn[3]~48_combout  = (\inst4|genx:0:geny:0:gen|reg [3] & (((\inst4|genx:3:geny:3:gen|reg [3] & \inst4|genx:3:geny:3:gen|process_0~0_combout )) # (!\inst4|genx:0:geny:0:gen|process_0~0_combout ))) # (!\inst4|genx:0:geny:0:gen|reg [3] & 
// (((\inst4|genx:3:geny:3:gen|reg [3] & \inst4|genx:3:geny:3:gen|process_0~0_combout ))))

	.dataa(\inst4|genx:0:geny:0:gen|reg [3]),
	.datab(\inst4|genx:0:geny:0:gen|process_0~0_combout ),
	.datac(\inst4|genx:3:geny:3:gen|reg [3]),
	.datad(\inst4|genx:3:geny:3:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[3]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[3]~48 .lut_mask = 16'hF222;
defparam \inst4|saida_sgn[3]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N6
cycloneii_lcell_comb \inst4|saida_sgn[3]~49 (
// Equation(s):
// \inst4|saida_sgn[3]~49_combout  = (\inst4|saida_sgn[3]~45_combout ) # ((\inst4|saida_sgn[3]~47_combout ) # ((\inst4|saida_sgn[3]~46_combout ) # (\inst4|saida_sgn[3]~48_combout )))

	.dataa(\inst4|saida_sgn[3]~45_combout ),
	.datab(\inst4|saida_sgn[3]~47_combout ),
	.datac(\inst4|saida_sgn[3]~46_combout ),
	.datad(\inst4|saida_sgn[3]~48_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[3]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[3]~49 .lut_mask = 16'hFFFE;
defparam \inst4|saida_sgn[3]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N8
cycloneii_lcell_comb \inst4|saida[3] (
// Equation(s):
// \inst4|saida [3] = (\inst2|readOn~0_combout  & ((\inst4|saida_sgn[3]~44_combout ) # (\inst4|saida_sgn[3]~49_combout )))

	.dataa(\inst2|readOn~0_combout ),
	.datab(vcc),
	.datac(\inst4|saida_sgn[3]~44_combout ),
	.datad(\inst4|saida_sgn[3]~49_combout ),
	.cin(gnd),
	.combout(\inst4|saida [3]),
	.cout());
// synopsys translate_off
defparam \inst4|saida[3] .lut_mask = 16'hAAA0;
defparam \inst4|saida[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N2
cycloneii_lcell_comb \inst24|reg[3]~6 (
// Equation(s):
// \inst24|reg[3]~6_combout  = (\inst22|Equal0~0_combout  & (\inst|reg [3])) # (!\inst22|Equal0~0_combout  & ((\inst4|saida [3])))

	.dataa(\inst|reg [3]),
	.datab(\inst22|Equal0~0_combout ),
	.datac(vcc),
	.datad(\inst4|saida [3]),
	.cin(gnd),
	.combout(\inst24|reg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|reg[3]~6 .lut_mask = 16'hBB88;
defparam \inst24|reg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \InData[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\InData~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InData[3]));
// synopsys translate_off
defparam \InData[3]~I .input_async_reset = "none";
defparam \InData[3]~I .input_power_up = "low";
defparam \InData[3]~I .input_register_mode = "none";
defparam \InData[3]~I .input_sync_reset = "none";
defparam \InData[3]~I .oe_async_reset = "none";
defparam \InData[3]~I .oe_power_up = "low";
defparam \InData[3]~I .oe_register_mode = "none";
defparam \InData[3]~I .oe_sync_reset = "none";
defparam \InData[3]~I .operation_mode = "input";
defparam \InData[3]~I .output_async_reset = "none";
defparam \InData[3]~I .output_power_up = "low";
defparam \InData[3]~I .output_register_mode = "none";
defparam \InData[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N4
cycloneii_lcell_comb \inst2|selRDM[1]~0 (
// Equation(s):
// \inst2|selRDM[1]~0_combout  = (!\reset~combout  & !\inst2|WideOr14~0_combout )

	.dataa(vcc),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(\inst2|WideOr14~0_combout ),
	.cin(gnd),
	.combout(\inst2|selRDM[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|selRDM[1]~0 .lut_mask = 16'h0033;
defparam \inst2|selRDM[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N10
cycloneii_lcell_comb \inst2|load_RDM~0 (
// Equation(s):
// \inst2|load_RDM~0_combout  = (!\reset~combout  & ((\inst2|fstate.STA1~regout ) # ((!\inst2|WideOr14~0_combout ) # (!\inst2|WideOr12~0_combout ))))

	.dataa(\reset~combout ),
	.datab(\inst2|fstate.STA1~regout ),
	.datac(\inst2|WideOr12~0_combout ),
	.datad(\inst2|WideOr14~0_combout ),
	.cin(gnd),
	.combout(\inst2|load_RDM~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|load_RDM~0 .lut_mask = 16'h4555;
defparam \inst2|load_RDM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y28_N3
cycloneii_lcell_ff \inst24|reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst24|reg[3]~6_combout ),
	.sdata(\InData~combout [3]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(\inst2|selRDM[1]~0_combout ),
	.ena(\inst2|load_RDM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|reg [3]));

// Location: LCCOMB_X29_Y28_N8
cycloneii_lcell_comb \inst|reg[3]~feeder (
// Equation(s):
// \inst|reg[3]~feeder_combout  = \inst17|Mux4~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst17|Mux4~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|reg[3]~feeder .lut_mask = 16'hF0F0;
defparam \inst|reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y28_N9
cycloneii_lcell_ff \inst|reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|load_AC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|reg [3]));

// Location: LCCOMB_X29_Y28_N16
cycloneii_lcell_comb \inst|reg[0]~feeder (
// Equation(s):
// \inst|reg[0]~feeder_combout  = \inst17|Mux7~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst17|Mux7~3_combout ),
	.cin(gnd),
	.combout(\inst|reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|reg[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y28_N17
cycloneii_lcell_ff \inst|reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst|reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|load_AC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|reg [0]));

// Location: LCCOMB_X29_Y28_N12
cycloneii_lcell_comb \inst17|c[1]~0 (
// Equation(s):
// \inst17|c[1]~0_combout  = (\inst24|reg [1] & ((\inst|reg [1]) # ((\inst24|reg [0] & \inst|reg [0])))) # (!\inst24|reg [1] & (\inst24|reg [0] & (\inst|reg [0] & \inst|reg [1])))

	.dataa(\inst24|reg [1]),
	.datab(\inst24|reg [0]),
	.datac(\inst|reg [0]),
	.datad(\inst|reg [1]),
	.cin(gnd),
	.combout(\inst17|c[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|c[1]~0 .lut_mask = 16'hEA80;
defparam \inst17|c[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N2
cycloneii_lcell_comb \inst17|Mux5~1 (
// Equation(s):
// \inst17|Mux5~1_combout  = \inst17|Mux5~0_combout  $ (((!\inst2|selUAL[1]~1_combout  & (\inst2|selUAL[0]~2_combout  & !\inst17|c[1]~0_combout ))))

	.dataa(\inst17|Mux5~0_combout ),
	.datab(\inst2|selUAL[1]~1_combout ),
	.datac(\inst2|selUAL[0]~2_combout ),
	.datad(\inst17|c[1]~0_combout ),
	.cin(gnd),
	.combout(\inst17|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Mux5~1 .lut_mask = 16'hAA9A;
defparam \inst17|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N10
cycloneii_lcell_comb \inst17|Mux5~2 (
// Equation(s):
// \inst17|Mux5~2_combout  = (\inst24|reg [2] & ((\inst17|Mux7~1_combout ) # ((!\inst2|selUAL[2]~0_combout  & \inst17|Mux5~1_combout )))) # (!\inst24|reg [2] & (((!\inst2|selUAL[2]~0_combout  & \inst17|Mux5~1_combout ))))

	.dataa(\inst24|reg [2]),
	.datab(\inst17|Mux7~1_combout ),
	.datac(\inst2|selUAL[2]~0_combout ),
	.datad(\inst17|Mux5~1_combout ),
	.cin(gnd),
	.combout(\inst17|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Mux5~2 .lut_mask = 16'h8F88;
defparam \inst17|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y28_N11
cycloneii_lcell_ff \inst|reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst17|Mux5~2_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|load_AC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|reg [2]));

// Location: LCCOMB_X29_Y28_N22
cycloneii_lcell_comb \inst17|c[3]~1 (
// Equation(s):
// \inst17|c[3]~1_combout  = (\inst24|reg [2] & ((\inst|reg [2]) # (\inst17|c[1]~0_combout ))) # (!\inst24|reg [2] & (\inst|reg [2] & \inst17|c[1]~0_combout ))

	.dataa(vcc),
	.datab(\inst24|reg [2]),
	.datac(\inst|reg [2]),
	.datad(\inst17|c[1]~0_combout ),
	.cin(gnd),
	.combout(\inst17|c[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|c[3]~1 .lut_mask = 16'hFCC0;
defparam \inst17|c[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N24
cycloneii_lcell_comb \inst17|c[3]~2 (
// Equation(s):
// \inst17|c[3]~2_combout  = (\inst24|reg [3] & ((\inst|reg [3]) # (\inst17|c[3]~1_combout ))) # (!\inst24|reg [3] & (\inst|reg [3] & \inst17|c[3]~1_combout ))

	.dataa(vcc),
	.datab(\inst24|reg [3]),
	.datac(\inst|reg [3]),
	.datad(\inst17|c[3]~1_combout ),
	.cin(gnd),
	.combout(\inst17|c[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|c[3]~2 .lut_mask = 16'hFCC0;
defparam \inst17|c[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N22
cycloneii_lcell_comb \inst17|Mux3~8 (
// Equation(s):
// \inst17|Mux3~8_combout  = (\inst|reg [4] & (\inst2|selUAL[0]~2_combout  $ (((\inst24|reg [4] & !\inst2|selUAL[1]~1_combout ))))) # (!\inst|reg [4] & ((\inst2|selUAL[0]~2_combout  & (\inst24|reg [4])) # (!\inst2|selUAL[0]~2_combout  & 
// ((\inst2|selUAL[1]~1_combout )))))

	.dataa(\inst24|reg [4]),
	.datab(\inst|reg [4]),
	.datac(\inst2|selUAL[1]~1_combout ),
	.datad(\inst2|selUAL[0]~2_combout ),
	.cin(gnd),
	.combout(\inst17|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Mux3~8 .lut_mask = 16'hE638;
defparam \inst17|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N0
cycloneii_lcell_comb \inst17|Mux3~9 (
// Equation(s):
// \inst17|Mux3~9_combout  = \inst17|Mux3~8_combout  $ (((\inst17|Mux2~12_combout  & \inst17|c[3]~2_combout )))

	.dataa(vcc),
	.datab(\inst17|Mux2~12_combout ),
	.datac(\inst17|c[3]~2_combout ),
	.datad(\inst17|Mux3~8_combout ),
	.cin(gnd),
	.combout(\inst17|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Mux3~9 .lut_mask = 16'h3FC0;
defparam \inst17|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N6
cycloneii_lcell_comb \inst17|Mux3~10 (
// Equation(s):
// \inst17|Mux3~10_combout  = (\inst24|reg [4] & ((\inst17|Mux7~1_combout ) # ((\inst17|Mux3~9_combout  & !\inst2|selUAL[2]~0_combout )))) # (!\inst24|reg [4] & (\inst17|Mux3~9_combout  & (!\inst2|selUAL[2]~0_combout )))

	.dataa(\inst24|reg [4]),
	.datab(\inst17|Mux3~9_combout ),
	.datac(\inst2|selUAL[2]~0_combout ),
	.datad(\inst17|Mux7~1_combout ),
	.cin(gnd),
	.combout(\inst17|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Mux3~10 .lut_mask = 16'hAE0C;
defparam \inst17|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y28_N7
cycloneii_lcell_ff \inst|reg[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst17|Mux3~10_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|load_AC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|reg [4]));

// Location: LCCOMB_X32_Y29_N26
cycloneii_lcell_comb \inst4|genx:1:geny:0:gen|ld (
// Equation(s):
// \inst4|genx:1:geny:0:gen|ld~combout  = (\inst4|genx:1:geny:0:gen|process_0~0_combout  & (!\reset~combout  & ((\inst2|fstate.STA2~regout ) # (\inst2|fstate.SetData~regout ))))

	.dataa(\inst4|genx:1:geny:0:gen|process_0~0_combout ),
	.datab(\inst2|fstate.STA2~regout ),
	.datac(\inst2|fstate.SetData~regout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\inst4|genx:1:geny:0:gen|ld~combout ),
	.cout());
// synopsys translate_off
defparam \inst4|genx:1:geny:0:gen|ld .lut_mask = 16'h00A8;
defparam \inst4|genx:1:geny:0:gen|ld .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y27_N27
cycloneii_lcell_ff \inst4|genx:1:geny:0:gen|reg[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [4]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:1:geny:0:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:1:geny:0:gen|reg [4]));

// Location: LCCOMB_X32_Y27_N2
cycloneii_lcell_comb \inst4|genx:0:geny:3:gen|process_0~0 (
// Equation(s):
// \inst4|genx:0:geny:3:gen|process_0~0_combout  = (\inst25|reg [0] & (\inst25|reg [1] & (!\inst25|reg [2] & !\inst25|reg [3])))

	.dataa(\inst25|reg [0]),
	.datab(\inst25|reg [1]),
	.datac(\inst25|reg [2]),
	.datad(\inst25|reg [3]),
	.cin(gnd),
	.combout(\inst4|genx:0:geny:3:gen|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|genx:0:geny:3:gen|process_0~0 .lut_mask = 16'h0008;
defparam \inst4|genx:0:geny:3:gen|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N18
cycloneii_lcell_comb \inst4|genx:0:geny:3:gen|ld (
// Equation(s):
// \inst4|genx:0:geny:3:gen|ld~combout  = (\inst4|genx:0:geny:3:gen|process_0~0_combout  & (!\reset~combout  & ((\inst2|fstate.STA2~regout ) # (\inst2|fstate.SetData~regout ))))

	.dataa(\inst2|fstate.STA2~regout ),
	.datab(\inst4|genx:0:geny:3:gen|process_0~0_combout ),
	.datac(\inst2|fstate.SetData~regout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\inst4|genx:0:geny:3:gen|ld~combout ),
	.cout());
// synopsys translate_off
defparam \inst4|genx:0:geny:3:gen|ld .lut_mask = 16'h00C8;
defparam \inst4|genx:0:geny:3:gen|ld .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y27_N29
cycloneii_lcell_ff \inst4|genx:0:geny:3:gen|reg[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [4]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:0:geny:3:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:0:geny:3:gen|reg [4]));

// Location: LCCOMB_X31_Y27_N28
cycloneii_lcell_comb \inst4|saida_sgn[4]~31 (
// Equation(s):
// \inst4|saida_sgn[4]~31_combout  = (\inst4|genx:1:geny:0:gen|process_0~0_combout  & ((\inst4|genx:1:geny:0:gen|reg [4]) # ((\inst4|genx:0:geny:3:gen|reg [4] & \inst4|genx:0:geny:3:gen|process_0~0_combout )))) # 
// (!\inst4|genx:1:geny:0:gen|process_0~0_combout  & (((\inst4|genx:0:geny:3:gen|reg [4] & \inst4|genx:0:geny:3:gen|process_0~0_combout ))))

	.dataa(\inst4|genx:1:geny:0:gen|process_0~0_combout ),
	.datab(\inst4|genx:1:geny:0:gen|reg [4]),
	.datac(\inst4|genx:0:geny:3:gen|reg [4]),
	.datad(\inst4|genx:0:geny:3:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[4]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[4]~31 .lut_mask = 16'hF888;
defparam \inst4|saida_sgn[4]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y29_N19
cycloneii_lcell_ff \inst4|genx:1:geny:2:gen|reg[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [4]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:1:geny:2:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:1:geny:2:gen|reg [4]));

// Location: LCCOMB_X31_Y29_N18
cycloneii_lcell_comb \inst4|saida_sgn[4]~32 (
// Equation(s):
// \inst4|saida_sgn[4]~32_combout  = (\inst4|genx:1:geny:1:gen|reg [4] & ((\inst4|genx:1:geny:1:gen|process_0~0_combout ) # ((\inst4|genx:1:geny:2:gen|process_0~0_combout  & \inst4|genx:1:geny:2:gen|reg [4])))) # (!\inst4|genx:1:geny:1:gen|reg [4] & 
// (\inst4|genx:1:geny:2:gen|process_0~0_combout  & (\inst4|genx:1:geny:2:gen|reg [4])))

	.dataa(\inst4|genx:1:geny:1:gen|reg [4]),
	.datab(\inst4|genx:1:geny:2:gen|process_0~0_combout ),
	.datac(\inst4|genx:1:geny:2:gen|reg [4]),
	.datad(\inst4|genx:1:geny:1:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[4]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[4]~32 .lut_mask = 16'hEAC0;
defparam \inst4|saida_sgn[4]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y28_N13
cycloneii_lcell_ff \inst4|genx:0:geny:1:gen|reg[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [4]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:0:geny:1:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:0:geny:1:gen|reg [4]));

// Location: LCCOMB_X33_Y28_N12
cycloneii_lcell_comb \inst4|saida_sgn[4]~30 (
// Equation(s):
// \inst4|saida_sgn[4]~30_combout  = (\inst4|genx:0:geny:2:gen|reg [4] & ((\inst4|genx:0:geny:2:gen|process_0~0_combout ) # ((\inst4|genx:0:geny:1:gen|reg [4] & \inst4|genx:0:geny:1:gen|process_0~0_combout )))) # (!\inst4|genx:0:geny:2:gen|reg [4] & 
// (((\inst4|genx:0:geny:1:gen|reg [4] & \inst4|genx:0:geny:1:gen|process_0~0_combout ))))

	.dataa(\inst4|genx:0:geny:2:gen|reg [4]),
	.datab(\inst4|genx:0:geny:2:gen|process_0~0_combout ),
	.datac(\inst4|genx:0:geny:1:gen|reg [4]),
	.datad(\inst4|genx:0:geny:1:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[4]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[4]~30 .lut_mask = 16'hF888;
defparam \inst4|saida_sgn[4]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N26
cycloneii_lcell_comb \inst4|saida_sgn[4]~34 (
// Equation(s):
// \inst4|saida_sgn[4]~34_combout  = (\inst4|saida_sgn[4]~33_combout ) # ((\inst4|saida_sgn[4]~31_combout ) # ((\inst4|saida_sgn[4]~32_combout ) # (\inst4|saida_sgn[4]~30_combout )))

	.dataa(\inst4|saida_sgn[4]~33_combout ),
	.datab(\inst4|saida_sgn[4]~31_combout ),
	.datac(\inst4|saida_sgn[4]~32_combout ),
	.datad(\inst4|saida_sgn[4]~30_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[4]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[4]~34 .lut_mask = 16'hFFFE;
defparam \inst4|saida_sgn[4]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y29_N9
cycloneii_lcell_ff \inst4|genx:2:geny:3:gen|reg[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [4]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:2:geny:3:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:2:geny:3:gen|reg [4]));

// Location: LCCOMB_X29_Y29_N8
cycloneii_lcell_comb \inst4|saida_sgn[4]~36 (
// Equation(s):
// \inst4|saida_sgn[4]~36_combout  = (\inst4|genx:3:geny:0:gen|reg [4] & ((\inst4|genx:3:geny:0:gen|process_0~0_combout ) # ((\inst4|genx:2:geny:3:gen|reg [4] & \inst4|genx:2:geny:3:gen|process_0~0_combout )))) # (!\inst4|genx:3:geny:0:gen|reg [4] & 
// (((\inst4|genx:2:geny:3:gen|reg [4] & \inst4|genx:2:geny:3:gen|process_0~0_combout ))))

	.dataa(\inst4|genx:3:geny:0:gen|reg [4]),
	.datab(\inst4|genx:3:geny:0:gen|process_0~0_combout ),
	.datac(\inst4|genx:2:geny:3:gen|reg [4]),
	.datad(\inst4|genx:2:geny:3:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[4]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[4]~36 .lut_mask = 16'hF888;
defparam \inst4|saida_sgn[4]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y30_N9
cycloneii_lcell_ff \inst4|genx:3:geny:3:gen|reg[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [4]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:3:geny:3:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:3:geny:3:gen|reg [4]));

// Location: LCCOMB_X30_Y30_N8
cycloneii_lcell_comb \inst4|saida_sgn[4]~38 (
// Equation(s):
// \inst4|saida_sgn[4]~38_combout  = (\inst4|genx:0:geny:0:gen|reg [4] & (((\inst4|genx:3:geny:3:gen|reg [4] & \inst4|genx:3:geny:3:gen|process_0~0_combout )) # (!\inst4|genx:0:geny:0:gen|process_0~0_combout ))) # (!\inst4|genx:0:geny:0:gen|reg [4] & 
// (((\inst4|genx:3:geny:3:gen|reg [4] & \inst4|genx:3:geny:3:gen|process_0~0_combout ))))

	.dataa(\inst4|genx:0:geny:0:gen|reg [4]),
	.datab(\inst4|genx:0:geny:0:gen|process_0~0_combout ),
	.datac(\inst4|genx:3:geny:3:gen|reg [4]),
	.datad(\inst4|genx:3:geny:3:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[4]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[4]~38 .lut_mask = 16'hF222;
defparam \inst4|saida_sgn[4]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N28
cycloneii_lcell_comb \inst4|genx:2:geny:1:gen|process_0~0 (
// Equation(s):
// \inst4|genx:2:geny:1:gen|process_0~0_combout  = (\inst25|reg [2] & (!\inst25|reg [0] & (\inst25|reg [1] & !\inst25|reg [3])))

	.dataa(\inst25|reg [2]),
	.datab(\inst25|reg [0]),
	.datac(\inst25|reg [1]),
	.datad(\inst25|reg [3]),
	.cin(gnd),
	.combout(\inst4|genx:2:geny:1:gen|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|genx:2:geny:1:gen|process_0~0 .lut_mask = 16'h0020;
defparam \inst4|genx:2:geny:1:gen|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N24
cycloneii_lcell_comb \inst4|genx:2:geny:1:gen|ld (
// Equation(s):
// \inst4|genx:2:geny:1:gen|ld~combout  = (!\reset~combout  & (\inst4|genx:2:geny:1:gen|process_0~0_combout  & ((\inst2|fstate.SetData~regout ) # (\inst2|fstate.STA2~regout ))))

	.dataa(\reset~combout ),
	.datab(\inst2|fstate.SetData~regout ),
	.datac(\inst2|fstate.STA2~regout ),
	.datad(\inst4|genx:2:geny:1:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|genx:2:geny:1:gen|ld~combout ),
	.cout());
// synopsys translate_off
defparam \inst4|genx:2:geny:1:gen|ld .lut_mask = 16'h5400;
defparam \inst4|genx:2:geny:1:gen|ld .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y29_N1
cycloneii_lcell_ff \inst4|genx:2:geny:1:gen|reg[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [4]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:2:geny:1:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:2:geny:1:gen|reg [4]));

// Location: LCCOMB_X33_Y29_N30
cycloneii_lcell_comb \inst4|genx:2:geny:2:gen|process_0~0 (
// Equation(s):
// \inst4|genx:2:geny:2:gen|process_0~0_combout  = (\inst25|reg [2] & (\inst25|reg [0] & (!\inst25|reg [1] & !\inst25|reg [3])))

	.dataa(\inst25|reg [2]),
	.datab(\inst25|reg [0]),
	.datac(\inst25|reg [1]),
	.datad(\inst25|reg [3]),
	.cin(gnd),
	.combout(\inst4|genx:2:geny:2:gen|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|genx:2:geny:2:gen|process_0~0 .lut_mask = 16'h0008;
defparam \inst4|genx:2:geny:2:gen|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N0
cycloneii_lcell_comb \inst4|saida_sgn[4]~35 (
// Equation(s):
// \inst4|saida_sgn[4]~35_combout  = (\inst4|genx:2:geny:2:gen|reg [4] & ((\inst4|genx:2:geny:2:gen|process_0~0_combout ) # ((\inst4|genx:2:geny:1:gen|process_0~0_combout  & \inst4|genx:2:geny:1:gen|reg [4])))) # (!\inst4|genx:2:geny:2:gen|reg [4] & 
// (\inst4|genx:2:geny:1:gen|process_0~0_combout  & (\inst4|genx:2:geny:1:gen|reg [4])))

	.dataa(\inst4|genx:2:geny:2:gen|reg [4]),
	.datab(\inst4|genx:2:geny:1:gen|process_0~0_combout ),
	.datac(\inst4|genx:2:geny:1:gen|reg [4]),
	.datad(\inst4|genx:2:geny:2:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[4]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[4]~35 .lut_mask = 16'hEAC0;
defparam \inst4|saida_sgn[4]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N6
cycloneii_lcell_comb \inst4|saida_sgn[4]~39 (
// Equation(s):
// \inst4|saida_sgn[4]~39_combout  = (\inst4|saida_sgn[4]~37_combout ) # ((\inst4|saida_sgn[4]~36_combout ) # ((\inst4|saida_sgn[4]~38_combout ) # (\inst4|saida_sgn[4]~35_combout )))

	.dataa(\inst4|saida_sgn[4]~37_combout ),
	.datab(\inst4|saida_sgn[4]~36_combout ),
	.datac(\inst4|saida_sgn[4]~38_combout ),
	.datad(\inst4|saida_sgn[4]~35_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[4]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[4]~39 .lut_mask = 16'hFFFE;
defparam \inst4|saida_sgn[4]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N28
cycloneii_lcell_comb \inst4|saida[4] (
// Equation(s):
// \inst4|saida [4] = (\inst2|readOn~0_combout  & ((\inst4|saida_sgn[4]~34_combout ) # (\inst4|saida_sgn[4]~39_combout )))

	.dataa(vcc),
	.datab(\inst2|readOn~0_combout ),
	.datac(\inst4|saida_sgn[4]~34_combout ),
	.datad(\inst4|saida_sgn[4]~39_combout ),
	.cin(gnd),
	.combout(\inst4|saida [4]),
	.cout());
// synopsys translate_off
defparam \inst4|saida[4] .lut_mask = 16'hCCC0;
defparam \inst4|saida[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N8
cycloneii_lcell_comb \inst24|reg[4]~2 (
// Equation(s):
// \inst24|reg[4]~2_combout  = (\inst22|Equal0~0_combout  & (\inst|reg [4])) # (!\inst22|Equal0~0_combout  & ((\inst4|saida [4])))

	.dataa(\inst22|Equal0~0_combout ),
	.datab(\inst|reg [4]),
	.datac(vcc),
	.datad(\inst4|saida [4]),
	.cin(gnd),
	.combout(\inst24|reg[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|reg[4]~2 .lut_mask = 16'hDD88;
defparam \inst24|reg[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \InData[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\InData~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InData[4]));
// synopsys translate_off
defparam \InData[4]~I .input_async_reset = "none";
defparam \InData[4]~I .input_power_up = "low";
defparam \InData[4]~I .input_register_mode = "none";
defparam \InData[4]~I .input_sync_reset = "none";
defparam \InData[4]~I .oe_async_reset = "none";
defparam \InData[4]~I .oe_power_up = "low";
defparam \InData[4]~I .oe_register_mode = "none";
defparam \InData[4]~I .oe_sync_reset = "none";
defparam \InData[4]~I .operation_mode = "input";
defparam \InData[4]~I .output_async_reset = "none";
defparam \InData[4]~I .output_power_up = "low";
defparam \InData[4]~I .output_register_mode = "none";
defparam \InData[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X29_Y27_N9
cycloneii_lcell_ff \inst24|reg[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst24|reg[4]~2_combout ),
	.sdata(\InData~combout [4]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(\inst2|selRDM[1]~0_combout ),
	.ena(\inst2|load_RDM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|reg [4]));

// Location: LCCOMB_X30_Y28_N0
cycloneii_lcell_comb \inst17|Mux2~8 (
// Equation(s):
// \inst17|Mux2~8_combout  = (\inst|reg [4] & ((\inst24|reg [4]) # (\inst17|c[3]~2_combout ))) # (!\inst|reg [4] & (\inst24|reg [4] & \inst17|c[3]~2_combout ))

	.dataa(\inst|reg [4]),
	.datab(vcc),
	.datac(\inst24|reg [4]),
	.datad(\inst17|c[3]~2_combout ),
	.cin(gnd),
	.combout(\inst17|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Mux2~8 .lut_mask = 16'hFAA0;
defparam \inst17|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N4
cycloneii_lcell_comb \inst17|Mux2~10 (
// Equation(s):
// \inst17|Mux2~10_combout  = \inst17|Mux2~9_combout  $ (((\inst17|Mux2~8_combout  & \inst17|Mux2~12_combout )))

	.dataa(vcc),
	.datab(\inst17|Mux2~9_combout ),
	.datac(\inst17|Mux2~8_combout ),
	.datad(\inst17|Mux2~12_combout ),
	.cin(gnd),
	.combout(\inst17|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Mux2~10 .lut_mask = 16'h3CCC;
defparam \inst17|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N28
cycloneii_lcell_comb \inst17|Mux2~11 (
// Equation(s):
// \inst17|Mux2~11_combout  = (\inst24|reg [5] & ((\inst17|Mux7~1_combout ) # ((\inst17|Mux2~10_combout  & !\inst2|selUAL[2]~0_combout )))) # (!\inst24|reg [5] & (\inst17|Mux2~10_combout  & (!\inst2|selUAL[2]~0_combout )))

	.dataa(\inst24|reg [5]),
	.datab(\inst17|Mux2~10_combout ),
	.datac(\inst2|selUAL[2]~0_combout ),
	.datad(\inst17|Mux7~1_combout ),
	.cin(gnd),
	.combout(\inst17|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Mux2~11 .lut_mask = 16'hAE0C;
defparam \inst17|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y28_N29
cycloneii_lcell_ff \inst|reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst17|Mux2~11_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|load_AC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|reg [5]));

// Location: LCCOMB_X28_Y28_N28
cycloneii_lcell_comb \inst17|c[5]~3 (
// Equation(s):
// \inst17|c[5]~3_combout  = (\inst24|reg [4] & ((\inst|reg [4]) # (\inst17|c[3]~2_combout ))) # (!\inst24|reg [4] & (\inst|reg [4] & \inst17|c[3]~2_combout ))

	.dataa(\inst24|reg [4]),
	.datab(vcc),
	.datac(\inst|reg [4]),
	.datad(\inst17|c[3]~2_combout ),
	.cin(gnd),
	.combout(\inst17|c[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|c[5]~3 .lut_mask = 16'hFAA0;
defparam \inst17|c[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N14
cycloneii_lcell_comb \inst17|c[5]~4 (
// Equation(s):
// \inst17|c[5]~4_combout  = (\inst24|reg [5] & ((\inst|reg [5]) # (\inst17|c[5]~3_combout ))) # (!\inst24|reg [5] & (\inst|reg [5] & \inst17|c[5]~3_combout ))

	.dataa(\inst24|reg [5]),
	.datab(vcc),
	.datac(\inst|reg [5]),
	.datad(\inst17|c[5]~3_combout ),
	.cin(gnd),
	.combout(\inst17|c[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|c[5]~4 .lut_mask = 16'hFAA0;
defparam \inst17|c[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N30
cycloneii_lcell_comb \inst17|Mux1~1 (
// Equation(s):
// \inst17|Mux1~1_combout  = \inst17|Mux1~0_combout  $ (((!\inst2|selUAL[1]~1_combout  & (\inst2|selUAL[0]~2_combout  & !\inst17|c[5]~4_combout ))))

	.dataa(\inst17|Mux1~0_combout ),
	.datab(\inst2|selUAL[1]~1_combout ),
	.datac(\inst2|selUAL[0]~2_combout ),
	.datad(\inst17|c[5]~4_combout ),
	.cin(gnd),
	.combout(\inst17|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Mux1~1 .lut_mask = 16'hAA9A;
defparam \inst17|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N30
cycloneii_lcell_comb \inst17|Mux1~2 (
// Equation(s):
// \inst17|Mux1~2_combout  = (\inst17|Mux7~1_combout  & ((\inst24|reg [6]) # ((\inst17|Mux1~1_combout  & !\inst2|selUAL[2]~0_combout )))) # (!\inst17|Mux7~1_combout  & (((\inst17|Mux1~1_combout  & !\inst2|selUAL[2]~0_combout ))))

	.dataa(\inst17|Mux7~1_combout ),
	.datab(\inst24|reg [6]),
	.datac(\inst17|Mux1~1_combout ),
	.datad(\inst2|selUAL[2]~0_combout ),
	.cin(gnd),
	.combout(\inst17|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Mux1~2 .lut_mask = 16'h88F8;
defparam \inst17|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y28_N31
cycloneii_lcell_ff \inst|reg[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst17|Mux1~2_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|load_AC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|reg [6]));

// Location: LCCOMB_X29_Y28_N14
cycloneii_lcell_comb \inst17|Mux0~2 (
// Equation(s):
// \inst17|Mux0~2_combout  = ((\inst|reg [6] & ((\inst24|reg [6]) # (\inst17|c[5]~4_combout ))) # (!\inst|reg [6] & (\inst24|reg [6] & \inst17|c[5]~4_combout ))) # (!\inst2|selUAL[0]~2_combout )

	.dataa(\inst2|selUAL[0]~2_combout ),
	.datab(\inst|reg [6]),
	.datac(\inst24|reg [6]),
	.datad(\inst17|c[5]~4_combout ),
	.cin(gnd),
	.combout(\inst17|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Mux0~2 .lut_mask = 16'hFDD5;
defparam \inst17|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N30
cycloneii_lcell_comb \inst17|Mux0~5 (
// Equation(s):
// \inst17|Mux0~5_combout  = \inst17|Mux0~4_combout  $ (((!\inst2|selUAL[1]~1_combout  & \inst17|Mux0~2_combout )))

	.dataa(vcc),
	.datab(\inst2|selUAL[1]~1_combout ),
	.datac(\inst17|Mux0~4_combout ),
	.datad(\inst17|Mux0~2_combout ),
	.cin(gnd),
	.combout(\inst17|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Mux0~5 .lut_mask = 16'hC3F0;
defparam \inst17|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N8
cycloneii_lcell_comb \inst17|Mux0~3 (
// Equation(s):
// \inst17|Mux0~3_combout  = (\inst24|reg [7] & ((\inst17|Mux7~1_combout ) # ((!\inst2|selUAL[2]~0_combout  & \inst17|Mux0~5_combout )))) # (!\inst24|reg [7] & (((!\inst2|selUAL[2]~0_combout  & \inst17|Mux0~5_combout ))))

	.dataa(\inst24|reg [7]),
	.datab(\inst17|Mux7~1_combout ),
	.datac(\inst2|selUAL[2]~0_combout ),
	.datad(\inst17|Mux0~5_combout ),
	.cin(gnd),
	.combout(\inst17|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|Mux0~3 .lut_mask = 16'h8F88;
defparam \inst17|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y28_N9
cycloneii_lcell_ff \inst|reg[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst17|Mux0~3_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|load_AC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|reg [7]));

// Location: LCFF_X30_Y27_N19
cycloneii_lcell_ff \inst4|genx:3:geny:2:gen|reg[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [7]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:3:geny:2:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:3:geny:2:gen|reg [7]));

// Location: LCCOMB_X30_Y27_N18
cycloneii_lcell_comb \inst4|saida_sgn[7]~7 (
// Equation(s):
// \inst4|saida_sgn[7]~7_combout  = (\inst4|genx:3:geny:1:gen|reg [7] & ((\inst4|genx:3:geny:1:gen|process_0~0_combout ) # ((\inst4|genx:3:geny:2:gen|reg [7] & \inst4|genx:3:geny:2:gen|process_0~0_combout )))) # (!\inst4|genx:3:geny:1:gen|reg [7] & 
// (((\inst4|genx:3:geny:2:gen|reg [7] & \inst4|genx:3:geny:2:gen|process_0~0_combout ))))

	.dataa(\inst4|genx:3:geny:1:gen|reg [7]),
	.datab(\inst4|genx:3:geny:1:gen|process_0~0_combout ),
	.datac(\inst4|genx:3:geny:2:gen|reg [7]),
	.datad(\inst4|genx:3:geny:2:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[7]~7 .lut_mask = 16'hF888;
defparam \inst4|saida_sgn[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y29_N7
cycloneii_lcell_ff \inst4|genx:2:geny:3:gen|reg[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [7]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:2:geny:3:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:2:geny:3:gen|reg [7]));

// Location: LCCOMB_X29_Y29_N6
cycloneii_lcell_comb \inst4|saida_sgn[7]~6 (
// Equation(s):
// \inst4|saida_sgn[7]~6_combout  = (\inst4|genx:3:geny:0:gen|reg [7] & ((\inst4|genx:3:geny:0:gen|process_0~0_combout ) # ((\inst4|genx:2:geny:3:gen|reg [7] & \inst4|genx:2:geny:3:gen|process_0~0_combout )))) # (!\inst4|genx:3:geny:0:gen|reg [7] & 
// (((\inst4|genx:2:geny:3:gen|reg [7] & \inst4|genx:2:geny:3:gen|process_0~0_combout ))))

	.dataa(\inst4|genx:3:geny:0:gen|reg [7]),
	.datab(\inst4|genx:3:geny:0:gen|process_0~0_combout ),
	.datac(\inst4|genx:2:geny:3:gen|reg [7]),
	.datad(\inst4|genx:2:geny:3:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[7]~6 .lut_mask = 16'hF888;
defparam \inst4|saida_sgn[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y29_N5
cycloneii_lcell_ff \inst4|genx:2:geny:1:gen|reg[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [7]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:2:geny:1:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:2:geny:1:gen|reg [7]));

// Location: LCCOMB_X33_Y29_N4
cycloneii_lcell_comb \inst4|saida_sgn[7]~5 (
// Equation(s):
// \inst4|saida_sgn[7]~5_combout  = (\inst4|genx:2:geny:2:gen|reg [7] & ((\inst4|genx:2:geny:2:gen|process_0~0_combout ) # ((\inst4|genx:2:geny:1:gen|process_0~0_combout  & \inst4|genx:2:geny:1:gen|reg [7])))) # (!\inst4|genx:2:geny:2:gen|reg [7] & 
// (\inst4|genx:2:geny:1:gen|process_0~0_combout  & (\inst4|genx:2:geny:1:gen|reg [7])))

	.dataa(\inst4|genx:2:geny:2:gen|reg [7]),
	.datab(\inst4|genx:2:geny:1:gen|process_0~0_combout ),
	.datac(\inst4|genx:2:geny:1:gen|reg [7]),
	.datad(\inst4|genx:2:geny:2:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[7]~5 .lut_mask = 16'hEAC0;
defparam \inst4|saida_sgn[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N18
cycloneii_lcell_comb \inst4|saida_sgn[7]~9 (
// Equation(s):
// \inst4|saida_sgn[7]~9_combout  = (\inst4|saida_sgn[7]~8_combout ) # ((\inst4|saida_sgn[7]~7_combout ) # ((\inst4|saida_sgn[7]~6_combout ) # (\inst4|saida_sgn[7]~5_combout )))

	.dataa(\inst4|saida_sgn[7]~8_combout ),
	.datab(\inst4|saida_sgn[7]~7_combout ),
	.datac(\inst4|saida_sgn[7]~6_combout ),
	.datad(\inst4|saida_sgn[7]~5_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[7]~9 .lut_mask = 16'hFFFE;
defparam \inst4|saida_sgn[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N16
cycloneii_lcell_comb \inst4|genx:1:geny:0:gen|process_0~0 (
// Equation(s):
// \inst4|genx:1:geny:0:gen|process_0~0_combout  = (!\inst25|reg [0] & (!\inst25|reg [1] & (!\inst25|reg [2] & \inst25|reg [3])))

	.dataa(\inst25|reg [0]),
	.datab(\inst25|reg [1]),
	.datac(\inst25|reg [2]),
	.datad(\inst25|reg [3]),
	.cin(gnd),
	.combout(\inst4|genx:1:geny:0:gen|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|genx:1:geny:0:gen|process_0~0 .lut_mask = 16'h0100;
defparam \inst4|genx:1:geny:0:gen|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y29_N17
cycloneii_lcell_ff \inst4|genx:1:geny:0:gen|reg[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [7]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:1:geny:0:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:1:geny:0:gen|reg [7]));

// Location: LCCOMB_X32_Y27_N0
cycloneii_lcell_comb \inst4|saida_sgn[7]~1 (
// Equation(s):
// \inst4|saida_sgn[7]~1_combout  = (\inst4|genx:0:geny:3:gen|reg [7] & ((\inst4|genx:0:geny:3:gen|process_0~0_combout ) # ((\inst4|genx:1:geny:0:gen|process_0~0_combout  & \inst4|genx:1:geny:0:gen|reg [7])))) # (!\inst4|genx:0:geny:3:gen|reg [7] & 
// (((\inst4|genx:1:geny:0:gen|process_0~0_combout  & \inst4|genx:1:geny:0:gen|reg [7]))))

	.dataa(\inst4|genx:0:geny:3:gen|reg [7]),
	.datab(\inst4|genx:0:geny:3:gen|process_0~0_combout ),
	.datac(\inst4|genx:1:geny:0:gen|process_0~0_combout ),
	.datad(\inst4|genx:1:geny:0:gen|reg [7]),
	.cin(gnd),
	.combout(\inst4|saida_sgn[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[7]~1 .lut_mask = 16'hF888;
defparam \inst4|saida_sgn[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y29_N28
cycloneii_lcell_comb \inst4|genx:1:geny:1:gen|reg[7]~feeder (
// Equation(s):
// \inst4|genx:1:geny:1:gen|reg[7]~feeder_combout  = \inst24|reg [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst24|reg [7]),
	.cin(gnd),
	.combout(\inst4|genx:1:geny:1:gen|reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|genx:1:geny:1:gen|reg[7]~feeder .lut_mask = 16'hFF00;
defparam \inst4|genx:1:geny:1:gen|reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N28
cycloneii_lcell_comb \inst4|genx:1:geny:1:gen|ld (
// Equation(s):
// \inst4|genx:1:geny:1:gen|ld~combout  = (\inst4|genx:1:geny:1:gen|process_0~0_combout  & (!\reset~combout  & ((\inst2|fstate.STA2~regout ) # (\inst2|fstate.SetData~regout ))))

	.dataa(\inst4|genx:1:geny:1:gen|process_0~0_combout ),
	.datab(\inst2|fstate.STA2~regout ),
	.datac(\inst2|fstate.SetData~regout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\inst4|genx:1:geny:1:gen|ld~combout ),
	.cout());
// synopsys translate_off
defparam \inst4|genx:1:geny:1:gen|ld .lut_mask = 16'h00A8;
defparam \inst4|genx:1:geny:1:gen|ld .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y29_N29
cycloneii_lcell_ff \inst4|genx:1:geny:1:gen|reg[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst4|genx:1:geny:1:gen|reg[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|genx:1:geny:1:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:1:geny:1:gen|reg [7]));

// Location: LCFF_X32_Y29_N23
cycloneii_lcell_ff \inst4|genx:1:geny:2:gen|reg[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [7]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:1:geny:2:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:1:geny:2:gen|reg [7]));

// Location: LCCOMB_X32_Y29_N22
cycloneii_lcell_comb \inst4|saida_sgn[7]~2 (
// Equation(s):
// \inst4|saida_sgn[7]~2_combout  = (\inst4|genx:1:geny:1:gen|process_0~0_combout  & ((\inst4|genx:1:geny:1:gen|reg [7]) # ((\inst4|genx:1:geny:2:gen|reg [7] & \inst4|genx:1:geny:2:gen|process_0~0_combout )))) # (!\inst4|genx:1:geny:1:gen|process_0~0_combout 
//  & (((\inst4|genx:1:geny:2:gen|reg [7] & \inst4|genx:1:geny:2:gen|process_0~0_combout ))))

	.dataa(\inst4|genx:1:geny:1:gen|process_0~0_combout ),
	.datab(\inst4|genx:1:geny:1:gen|reg [7]),
	.datac(\inst4|genx:1:geny:2:gen|reg [7]),
	.datad(\inst4|genx:1:geny:2:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[7]~2 .lut_mask = 16'hF888;
defparam \inst4|saida_sgn[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y28_N23
cycloneii_lcell_ff \inst4|genx:0:geny:1:gen|reg[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [7]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:0:geny:1:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:0:geny:1:gen|reg [7]));

// Location: LCCOMB_X33_Y28_N22
cycloneii_lcell_comb \inst4|saida_sgn[7]~0 (
// Equation(s):
// \inst4|saida_sgn[7]~0_combout  = (\inst4|genx:0:geny:2:gen|reg [7] & ((\inst4|genx:0:geny:2:gen|process_0~0_combout ) # ((\inst4|genx:0:geny:1:gen|process_0~0_combout  & \inst4|genx:0:geny:1:gen|reg [7])))) # (!\inst4|genx:0:geny:2:gen|reg [7] & 
// (\inst4|genx:0:geny:1:gen|process_0~0_combout  & (\inst4|genx:0:geny:1:gen|reg [7])))

	.dataa(\inst4|genx:0:geny:2:gen|reg [7]),
	.datab(\inst4|genx:0:geny:1:gen|process_0~0_combout ),
	.datac(\inst4|genx:0:geny:1:gen|reg [7]),
	.datad(\inst4|genx:0:geny:2:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[7]~0 .lut_mask = 16'hEAC0;
defparam \inst4|saida_sgn[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N8
cycloneii_lcell_comb \inst4|saida_sgn[7]~4 (
// Equation(s):
// \inst4|saida_sgn[7]~4_combout  = (\inst4|saida_sgn[7]~3_combout ) # ((\inst4|saida_sgn[7]~1_combout ) # ((\inst4|saida_sgn[7]~2_combout ) # (\inst4|saida_sgn[7]~0_combout )))

	.dataa(\inst4|saida_sgn[7]~3_combout ),
	.datab(\inst4|saida_sgn[7]~1_combout ),
	.datac(\inst4|saida_sgn[7]~2_combout ),
	.datad(\inst4|saida_sgn[7]~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[7]~4 .lut_mask = 16'hFFFE;
defparam \inst4|saida_sgn[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N0
cycloneii_lcell_comb \inst4|saida[7] (
// Equation(s):
// \inst4|saida [7] = (\inst2|readOn~0_combout  & ((\inst4|saida_sgn[7]~9_combout ) # (\inst4|saida_sgn[7]~4_combout )))

	.dataa(vcc),
	.datab(\inst4|saida_sgn[7]~9_combout ),
	.datac(\inst2|readOn~0_combout ),
	.datad(\inst4|saida_sgn[7]~4_combout ),
	.cin(gnd),
	.combout(\inst4|saida [7]),
	.cout());
// synopsys translate_off
defparam \inst4|saida[7] .lut_mask = 16'hF0C0;
defparam \inst4|saida[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N24
cycloneii_lcell_comb \inst24|reg[7]~0 (
// Equation(s):
// \inst24|reg[7]~0_combout  = (\inst22|Equal0~0_combout  & (\inst|reg [7])) # (!\inst22|Equal0~0_combout  & ((\inst4|saida [7])))

	.dataa(\inst22|Equal0~0_combout ),
	.datab(\inst|reg [7]),
	.datac(vcc),
	.datad(\inst4|saida [7]),
	.cin(gnd),
	.combout(\inst24|reg[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|reg[7]~0 .lut_mask = 16'hDD88;
defparam \inst24|reg[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \InData[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\InData~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InData[7]));
// synopsys translate_off
defparam \InData[7]~I .input_async_reset = "none";
defparam \InData[7]~I .input_power_up = "low";
defparam \InData[7]~I .input_register_mode = "none";
defparam \InData[7]~I .input_sync_reset = "none";
defparam \InData[7]~I .oe_async_reset = "none";
defparam \InData[7]~I .oe_power_up = "low";
defparam \InData[7]~I .oe_register_mode = "none";
defparam \InData[7]~I .oe_sync_reset = "none";
defparam \InData[7]~I .operation_mode = "input";
defparam \InData[7]~I .output_async_reset = "none";
defparam \InData[7]~I .output_power_up = "low";
defparam \InData[7]~I .output_register_mode = "none";
defparam \InData[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X29_Y27_N25
cycloneii_lcell_ff \inst24|reg[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst24|reg[7]~0_combout ),
	.sdata(\InData~combout [7]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(\inst2|selRDM[1]~0_combout ),
	.ena(\inst2|load_RDM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|reg [7]));

// Location: LCCOMB_X34_Y29_N20
cycloneii_lcell_comb \inst2|load_RI~0 (
// Equation(s):
// \inst2|load_RI~0_combout  = (!\reset~combout  & \inst2|fstate.Search3~regout )

	.dataa(\reset~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|fstate.Search3~regout ),
	.cin(gnd),
	.combout(\inst2|load_RI~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|load_RI~0 .lut_mask = 16'h5500;
defparam \inst2|load_RI~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y29_N7
cycloneii_lcell_ff \inst18|reg[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [7]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|load_RI~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|reg [7]));

// Location: LCCOMB_X34_Y29_N8
cycloneii_lcell_comb \inst5|Mux2~0 (
// Equation(s):
// \inst5|Mux2~0_combout  = (\inst18|reg [0]) # ((\inst18|reg [6] & (\inst18|reg [4] $ (\inst18|reg [7]))))

	.dataa(\inst18|reg [4]),
	.datab(\inst18|reg [0]),
	.datac(\inst18|reg [6]),
	.datad(\inst18|reg [7]),
	.cin(gnd),
	.combout(\inst5|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux2~0 .lut_mask = 16'hDCEC;
defparam \inst5|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y27_N23
cycloneii_lcell_ff \inst4|genx:3:geny:2:gen|reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [5]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:3:geny:2:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:3:geny:2:gen|reg [5]));

// Location: LCCOMB_X30_Y27_N22
cycloneii_lcell_comb \inst4|saida_sgn[5]~27 (
// Equation(s):
// \inst4|saida_sgn[5]~27_combout  = (\inst4|genx:3:geny:1:gen|reg [5] & ((\inst4|genx:3:geny:1:gen|process_0~0_combout ) # ((\inst4|genx:3:geny:2:gen|reg [5] & \inst4|genx:3:geny:2:gen|process_0~0_combout )))) # (!\inst4|genx:3:geny:1:gen|reg [5] & 
// (((\inst4|genx:3:geny:2:gen|reg [5] & \inst4|genx:3:geny:2:gen|process_0~0_combout ))))

	.dataa(\inst4|genx:3:geny:1:gen|reg [5]),
	.datab(\inst4|genx:3:geny:1:gen|process_0~0_combout ),
	.datac(\inst4|genx:3:geny:2:gen|reg [5]),
	.datad(\inst4|genx:3:geny:2:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[5]~27 .lut_mask = 16'hF888;
defparam \inst4|saida_sgn[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y29_N9
cycloneii_lcell_ff \inst4|genx:2:geny:1:gen|reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [5]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:2:geny:1:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:2:geny:1:gen|reg [5]));

// Location: LCCOMB_X33_Y29_N8
cycloneii_lcell_comb \inst4|saida_sgn[5]~25 (
// Equation(s):
// \inst4|saida_sgn[5]~25_combout  = (\inst4|genx:2:geny:2:gen|reg [5] & ((\inst4|genx:2:geny:2:gen|process_0~0_combout ) # ((\inst4|genx:2:geny:1:gen|process_0~0_combout  & \inst4|genx:2:geny:1:gen|reg [5])))) # (!\inst4|genx:2:geny:2:gen|reg [5] & 
// (\inst4|genx:2:geny:1:gen|process_0~0_combout  & (\inst4|genx:2:geny:1:gen|reg [5])))

	.dataa(\inst4|genx:2:geny:2:gen|reg [5]),
	.datab(\inst4|genx:2:geny:1:gen|process_0~0_combout ),
	.datac(\inst4|genx:2:geny:1:gen|reg [5]),
	.datad(\inst4|genx:2:geny:2:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[5]~25 .lut_mask = 16'hEAC0;
defparam \inst4|saida_sgn[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y30_N5
cycloneii_lcell_ff \inst4|genx:3:geny:3:gen|reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [5]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:3:geny:3:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:3:geny:3:gen|reg [5]));

// Location: LCCOMB_X30_Y30_N4
cycloneii_lcell_comb \inst4|saida_sgn[5]~28 (
// Equation(s):
// \inst4|saida_sgn[5]~28_combout  = (\inst4|genx:0:geny:0:gen|reg [5] & (((\inst4|genx:3:geny:3:gen|reg [5] & \inst4|genx:3:geny:3:gen|process_0~0_combout )) # (!\inst4|genx:0:geny:0:gen|process_0~0_combout ))) # (!\inst4|genx:0:geny:0:gen|reg [5] & 
// (((\inst4|genx:3:geny:3:gen|reg [5] & \inst4|genx:3:geny:3:gen|process_0~0_combout ))))

	.dataa(\inst4|genx:0:geny:0:gen|reg [5]),
	.datab(\inst4|genx:0:geny:0:gen|process_0~0_combout ),
	.datac(\inst4|genx:3:geny:3:gen|reg [5]),
	.datad(\inst4|genx:3:geny:3:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[5]~28 .lut_mask = 16'hF222;
defparam \inst4|saida_sgn[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N14
cycloneii_lcell_comb \inst4|saida_sgn[5]~29 (
// Equation(s):
// \inst4|saida_sgn[5]~29_combout  = (\inst4|saida_sgn[5]~26_combout ) # ((\inst4|saida_sgn[5]~27_combout ) # ((\inst4|saida_sgn[5]~25_combout ) # (\inst4|saida_sgn[5]~28_combout )))

	.dataa(\inst4|saida_sgn[5]~26_combout ),
	.datab(\inst4|saida_sgn[5]~27_combout ),
	.datac(\inst4|saida_sgn[5]~25_combout ),
	.datad(\inst4|saida_sgn[5]~28_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[5]~29 .lut_mask = 16'hFFFE;
defparam \inst4|saida_sgn[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y30_N1
cycloneii_lcell_ff \inst4|genx:2:geny:0:gen|reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [5]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:2:geny:0:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:2:geny:0:gen|reg [5]));

// Location: LCCOMB_X31_Y30_N0
cycloneii_lcell_comb \inst4|saida_sgn[5]~23 (
// Equation(s):
// \inst4|saida_sgn[5]~23_combout  = (\inst4|genx:1:geny:3:gen|reg [5] & ((\inst4|genx:1:geny:3:gen|process_0~0_combout ) # ((\inst4|genx:2:geny:0:gen|process_0~0_combout  & \inst4|genx:2:geny:0:gen|reg [5])))) # (!\inst4|genx:1:geny:3:gen|reg [5] & 
// (\inst4|genx:2:geny:0:gen|process_0~0_combout  & (\inst4|genx:2:geny:0:gen|reg [5])))

	.dataa(\inst4|genx:1:geny:3:gen|reg [5]),
	.datab(\inst4|genx:2:geny:0:gen|process_0~0_combout ),
	.datac(\inst4|genx:2:geny:0:gen|reg [5]),
	.datad(\inst4|genx:1:geny:3:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[5]~23 .lut_mask = 16'hEAC0;
defparam \inst4|saida_sgn[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N18
cycloneii_lcell_comb \inst4|genx:0:geny:2:gen|ld (
// Equation(s):
// \inst4|genx:0:geny:2:gen|ld~combout  = (!\reset~combout  & (\inst4|genx:0:geny:2:gen|process_0~0_combout  & ((\inst2|fstate.STA2~regout ) # (\inst2|fstate.SetData~regout ))))

	.dataa(\inst2|fstate.STA2~regout ),
	.datab(\inst2|fstate.SetData~regout ),
	.datac(\reset~combout ),
	.datad(\inst4|genx:0:geny:2:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|genx:0:geny:2:gen|ld~combout ),
	.cout());
// synopsys translate_off
defparam \inst4|genx:0:geny:2:gen|ld .lut_mask = 16'h0E00;
defparam \inst4|genx:0:geny:2:gen|ld .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y28_N27
cycloneii_lcell_ff \inst4|genx:0:geny:2:gen|reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [5]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:0:geny:2:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:0:geny:2:gen|reg [5]));

// Location: LCCOMB_X33_Y28_N26
cycloneii_lcell_comb \inst4|saida_sgn[5]~20 (
// Equation(s):
// \inst4|saida_sgn[5]~20_combout  = (\inst4|genx:0:geny:1:gen|reg [5] & ((\inst4|genx:0:geny:1:gen|process_0~0_combout ) # ((\inst4|genx:0:geny:2:gen|process_0~0_combout  & \inst4|genx:0:geny:2:gen|reg [5])))) # (!\inst4|genx:0:geny:1:gen|reg [5] & 
// (\inst4|genx:0:geny:2:gen|process_0~0_combout  & (\inst4|genx:0:geny:2:gen|reg [5])))

	.dataa(\inst4|genx:0:geny:1:gen|reg [5]),
	.datab(\inst4|genx:0:geny:2:gen|process_0~0_combout ),
	.datac(\inst4|genx:0:geny:2:gen|reg [5]),
	.datad(\inst4|genx:0:geny:1:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[5]~20 .lut_mask = 16'hEAC0;
defparam \inst4|saida_sgn[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y29_N27
cycloneii_lcell_ff \inst4|genx:1:geny:2:gen|reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [5]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:1:geny:2:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:1:geny:2:gen|reg [5]));

// Location: LCCOMB_X31_Y29_N26
cycloneii_lcell_comb \inst4|saida_sgn[5]~22 (
// Equation(s):
// \inst4|saida_sgn[5]~22_combout  = (\inst4|genx:1:geny:1:gen|reg [5] & ((\inst4|genx:1:geny:1:gen|process_0~0_combout ) # ((\inst4|genx:1:geny:2:gen|process_0~0_combout  & \inst4|genx:1:geny:2:gen|reg [5])))) # (!\inst4|genx:1:geny:1:gen|reg [5] & 
// (\inst4|genx:1:geny:2:gen|process_0~0_combout  & (\inst4|genx:1:geny:2:gen|reg [5])))

	.dataa(\inst4|genx:1:geny:1:gen|reg [5]),
	.datab(\inst4|genx:1:geny:2:gen|process_0~0_combout ),
	.datac(\inst4|genx:1:geny:2:gen|reg [5]),
	.datad(\inst4|genx:1:geny:1:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[5]~22 .lut_mask = 16'hEAC0;
defparam \inst4|saida_sgn[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N28
cycloneii_lcell_comb \inst4|saida_sgn[5]~24 (
// Equation(s):
// \inst4|saida_sgn[5]~24_combout  = (\inst4|saida_sgn[5]~21_combout ) # ((\inst4|saida_sgn[5]~23_combout ) # ((\inst4|saida_sgn[5]~20_combout ) # (\inst4|saida_sgn[5]~22_combout )))

	.dataa(\inst4|saida_sgn[5]~21_combout ),
	.datab(\inst4|saida_sgn[5]~23_combout ),
	.datac(\inst4|saida_sgn[5]~20_combout ),
	.datad(\inst4|saida_sgn[5]~22_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[5]~24 .lut_mask = 16'hFFFE;
defparam \inst4|saida_sgn[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N12
cycloneii_lcell_comb \inst4|saida[5] (
// Equation(s):
// \inst4|saida [5] = (\inst2|readOn~0_combout  & ((\inst4|saida_sgn[5]~29_combout ) # (\inst4|saida_sgn[5]~24_combout )))

	.dataa(vcc),
	.datab(\inst2|readOn~0_combout ),
	.datac(\inst4|saida_sgn[5]~29_combout ),
	.datad(\inst4|saida_sgn[5]~24_combout ),
	.cin(gnd),
	.combout(\inst4|saida [5]),
	.cout());
// synopsys translate_off
defparam \inst4|saida[5] .lut_mask = 16'hCCC0;
defparam \inst4|saida[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N22
cycloneii_lcell_comb \inst24|reg[5]~7 (
// Equation(s):
// \inst24|reg[5]~7_combout  = (\inst22|Equal0~0_combout  & (\inst|reg [5])) # (!\inst22|Equal0~0_combout  & ((\inst4|saida [5])))

	.dataa(\inst22|Equal0~0_combout ),
	.datab(\inst|reg [5]),
	.datac(vcc),
	.datad(\inst4|saida [5]),
	.cin(gnd),
	.combout(\inst24|reg[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|reg[5]~7 .lut_mask = 16'hDD88;
defparam \inst24|reg[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \InData[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\InData~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InData[5]));
// synopsys translate_off
defparam \InData[5]~I .input_async_reset = "none";
defparam \InData[5]~I .input_power_up = "low";
defparam \InData[5]~I .input_register_mode = "none";
defparam \InData[5]~I .input_sync_reset = "none";
defparam \InData[5]~I .oe_async_reset = "none";
defparam \InData[5]~I .oe_power_up = "low";
defparam \InData[5]~I .oe_register_mode = "none";
defparam \InData[5]~I .oe_sync_reset = "none";
defparam \InData[5]~I .operation_mode = "input";
defparam \InData[5]~I .output_async_reset = "none";
defparam \InData[5]~I .output_power_up = "low";
defparam \InData[5]~I .output_register_mode = "none";
defparam \InData[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X29_Y27_N23
cycloneii_lcell_ff \inst24|reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst24|reg[5]~7_combout ),
	.sdata(\InData~combout [5]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(\inst2|selRDM[1]~0_combout ),
	.ena(\inst2|load_RDM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|reg [5]));

// Location: LCFF_X34_Y29_N19
cycloneii_lcell_ff \inst18|reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [5]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|load_RI~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|reg [5]));

// Location: LCCOMB_X34_Y29_N2
cycloneii_lcell_comb \inst5|Mux2~1 (
// Equation(s):
// \inst5|Mux2~1_combout  = (\inst5|Mux3~0_combout  & (!\inst5|Mux2~0_combout  & \inst18|reg [5]))

	.dataa(\inst5|Mux3~0_combout ),
	.datab(vcc),
	.datac(\inst5|Mux2~0_combout ),
	.datad(\inst18|reg [5]),
	.cin(gnd),
	.combout(\inst5|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux2~1 .lut_mask = 16'h0A00;
defparam \inst5|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N24
cycloneii_lcell_comb \inst2|Selector1~0 (
// Equation(s):
// \inst2|Selector1~0_combout  = ((\inst5|Mux0~1_combout ) # (\inst5|Mux2~1_combout )) # (!\inst5|Mux1~1_combout )

	.dataa(vcc),
	.datab(\inst5|Mux1~1_combout ),
	.datac(\inst5|Mux0~1_combout ),
	.datad(\inst5|Mux2~1_combout ),
	.cin(gnd),
	.combout(\inst2|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector1~0 .lut_mask = 16'hFFF3;
defparam \inst2|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N30
cycloneii_lcell_comb \inst2|Selector1~2 (
// Equation(s):
// \inst2|Selector1~2_combout  = (\inst2|Selector1~1_combout  & ((\inst2|Selector1~0_combout ) # ((\inst2|fstate.PREP3~regout  & !\inst2|Equal1~5_combout )))) # (!\inst2|Selector1~1_combout  & (\inst2|fstate.PREP3~regout  & (!\inst2|Equal1~5_combout )))

	.dataa(\inst2|Selector1~1_combout ),
	.datab(\inst2|fstate.PREP3~regout ),
	.datac(\inst2|Equal1~5_combout ),
	.datad(\inst2|Selector1~0_combout ),
	.cin(gnd),
	.combout(\inst2|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector1~2 .lut_mask = 16'hAE0C;
defparam \inst2|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y28_N31
cycloneii_lcell_ff \inst2|fstate.PREP4 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|Selector1~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|fstate.PREP4~regout ));

// Location: LCCOMB_X36_Y28_N0
cycloneii_lcell_comb \inst2|WideOr12~0 (
// Equation(s):
// \inst2|WideOr12~0_combout  = (!\inst2|fstate.PREP2~regout  & (!\inst2|fstate.PREP4~regout  & (!\inst2|fstate.JMP2~regout  & !\inst2|fstate.Search2~regout )))

	.dataa(\inst2|fstate.PREP2~regout ),
	.datab(\inst2|fstate.PREP4~regout ),
	.datac(\inst2|fstate.JMP2~regout ),
	.datad(\inst2|fstate.Search2~regout ),
	.cin(gnd),
	.combout(\inst2|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr12~0 .lut_mask = 16'h0001;
defparam \inst2|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y29_N20
cycloneii_lcell_comb \inst2|readOn~0 (
// Equation(s):
// \inst2|readOn~0_combout  = (!\reset~combout  & ((!\inst2|WideOr12~0_combout ) # (!\inst2|WideOr12~1_combout )))

	.dataa(\inst2|WideOr12~1_combout ),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(\inst2|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\inst2|readOn~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|readOn~0 .lut_mask = 16'h1133;
defparam \inst2|readOn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y28_N9
cycloneii_lcell_ff \inst4|genx:0:geny:1:gen|reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [2]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:0:geny:1:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:0:geny:1:gen|reg [2]));

// Location: LCCOMB_X33_Y28_N8
cycloneii_lcell_comb \inst4|saida_sgn[2]~50 (
// Equation(s):
// \inst4|saida_sgn[2]~50_combout  = (\inst4|genx:0:geny:2:gen|reg [2] & ((\inst4|genx:0:geny:2:gen|process_0~0_combout ) # ((\inst4|genx:0:geny:1:gen|reg [2] & \inst4|genx:0:geny:1:gen|process_0~0_combout )))) # (!\inst4|genx:0:geny:2:gen|reg [2] & 
// (((\inst4|genx:0:geny:1:gen|reg [2] & \inst4|genx:0:geny:1:gen|process_0~0_combout ))))

	.dataa(\inst4|genx:0:geny:2:gen|reg [2]),
	.datab(\inst4|genx:0:geny:2:gen|process_0~0_combout ),
	.datac(\inst4|genx:0:geny:1:gen|reg [2]),
	.datad(\inst4|genx:0:geny:1:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[2]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[2]~50 .lut_mask = 16'hF888;
defparam \inst4|saida_sgn[2]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y30_N31
cycloneii_lcell_ff \inst4|genx:2:geny:0:gen|reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [2]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:2:geny:0:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:2:geny:0:gen|reg [2]));

// Location: LCCOMB_X31_Y30_N30
cycloneii_lcell_comb \inst4|saida_sgn[2]~53 (
// Equation(s):
// \inst4|saida_sgn[2]~53_combout  = (\inst4|genx:1:geny:3:gen|reg [2] & ((\inst4|genx:1:geny:3:gen|process_0~0_combout ) # ((\inst4|genx:2:geny:0:gen|process_0~0_combout  & \inst4|genx:2:geny:0:gen|reg [2])))) # (!\inst4|genx:1:geny:3:gen|reg [2] & 
// (\inst4|genx:2:geny:0:gen|process_0~0_combout  & (\inst4|genx:2:geny:0:gen|reg [2])))

	.dataa(\inst4|genx:1:geny:3:gen|reg [2]),
	.datab(\inst4|genx:2:geny:0:gen|process_0~0_combout ),
	.datac(\inst4|genx:2:geny:0:gen|reg [2]),
	.datad(\inst4|genx:1:geny:3:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[2]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[2]~53 .lut_mask = 16'hEAC0;
defparam \inst4|saida_sgn[2]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y29_N9
cycloneii_lcell_ff \inst4|genx:1:geny:1:gen|reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [2]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:1:geny:1:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:1:geny:1:gen|reg [2]));

// Location: LCCOMB_X31_Y29_N8
cycloneii_lcell_comb \inst4|saida_sgn[2]~52 (
// Equation(s):
// \inst4|saida_sgn[2]~52_combout  = (\inst4|genx:1:geny:2:gen|reg [2] & ((\inst4|genx:1:geny:2:gen|process_0~0_combout ) # ((\inst4|genx:1:geny:1:gen|reg [2] & \inst4|genx:1:geny:1:gen|process_0~0_combout )))) # (!\inst4|genx:1:geny:2:gen|reg [2] & 
// (((\inst4|genx:1:geny:1:gen|reg [2] & \inst4|genx:1:geny:1:gen|process_0~0_combout ))))

	.dataa(\inst4|genx:1:geny:2:gen|reg [2]),
	.datab(\inst4|genx:1:geny:2:gen|process_0~0_combout ),
	.datac(\inst4|genx:1:geny:1:gen|reg [2]),
	.datad(\inst4|genx:1:geny:1:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[2]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[2]~52 .lut_mask = 16'hF888;
defparam \inst4|saida_sgn[2]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N30
cycloneii_lcell_comb \inst4|saida_sgn[2]~54 (
// Equation(s):
// \inst4|saida_sgn[2]~54_combout  = (\inst4|saida_sgn[2]~51_combout ) # ((\inst4|saida_sgn[2]~50_combout ) # ((\inst4|saida_sgn[2]~53_combout ) # (\inst4|saida_sgn[2]~52_combout )))

	.dataa(\inst4|saida_sgn[2]~51_combout ),
	.datab(\inst4|saida_sgn[2]~50_combout ),
	.datac(\inst4|saida_sgn[2]~53_combout ),
	.datad(\inst4|saida_sgn[2]~52_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[2]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[2]~54 .lut_mask = 16'hFFFE;
defparam \inst4|saida_sgn[2]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N0
cycloneii_lcell_comb \inst4|genx:3:geny:2:gen|reg[2]~feeder (
// Equation(s):
// \inst4|genx:3:geny:2:gen|reg[2]~feeder_combout  = \inst24|reg [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst24|reg [2]),
	.cin(gnd),
	.combout(\inst4|genx:3:geny:2:gen|reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|genx:3:geny:2:gen|reg[2]~feeder .lut_mask = 16'hFF00;
defparam \inst4|genx:3:geny:2:gen|reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y27_N1
cycloneii_lcell_ff \inst4|genx:3:geny:2:gen|reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst4|genx:3:geny:2:gen|reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|genx:3:geny:2:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:3:geny:2:gen|reg [2]));

// Location: LCCOMB_X31_Y27_N10
cycloneii_lcell_comb \inst4|saida_sgn[2]~57 (
// Equation(s):
// \inst4|saida_sgn[2]~57_combout  = (\inst4|genx:3:geny:1:gen|reg [2] & ((\inst4|genx:3:geny:1:gen|process_0~0_combout ) # ((\inst4|genx:3:geny:2:gen|reg [2] & \inst4|genx:3:geny:2:gen|process_0~0_combout )))) # (!\inst4|genx:3:geny:1:gen|reg [2] & 
// (((\inst4|genx:3:geny:2:gen|reg [2] & \inst4|genx:3:geny:2:gen|process_0~0_combout ))))

	.dataa(\inst4|genx:3:geny:1:gen|reg [2]),
	.datab(\inst4|genx:3:geny:1:gen|process_0~0_combout ),
	.datac(\inst4|genx:3:geny:2:gen|reg [2]),
	.datad(\inst4|genx:3:geny:2:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[2]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[2]~57 .lut_mask = 16'hF888;
defparam \inst4|saida_sgn[2]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y29_N23
cycloneii_lcell_ff \inst4|genx:2:geny:1:gen|reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [2]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:2:geny:1:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:2:geny:1:gen|reg [2]));

// Location: LCCOMB_X33_Y29_N22
cycloneii_lcell_comb \inst4|saida_sgn[2]~55 (
// Equation(s):
// \inst4|saida_sgn[2]~55_combout  = (\inst4|genx:2:geny:2:gen|reg [2] & ((\inst4|genx:2:geny:2:gen|process_0~0_combout ) # ((\inst4|genx:2:geny:1:gen|process_0~0_combout  & \inst4|genx:2:geny:1:gen|reg [2])))) # (!\inst4|genx:2:geny:2:gen|reg [2] & 
// (\inst4|genx:2:geny:1:gen|process_0~0_combout  & (\inst4|genx:2:geny:1:gen|reg [2])))

	.dataa(\inst4|genx:2:geny:2:gen|reg [2]),
	.datab(\inst4|genx:2:geny:1:gen|process_0~0_combout ),
	.datac(\inst4|genx:2:geny:1:gen|reg [2]),
	.datad(\inst4|genx:2:geny:2:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[2]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[2]~55 .lut_mask = 16'hEAC0;
defparam \inst4|saida_sgn[2]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N28
cycloneii_lcell_comb \inst4|genx:3:geny:0:gen|ld (
// Equation(s):
// \inst4|genx:3:geny:0:gen|ld~combout  = (!\reset~combout  & (\inst4|genx:3:geny:0:gen|process_0~0_combout  & ((\inst2|fstate.SetData~regout ) # (\inst2|fstate.STA2~regout ))))

	.dataa(\reset~combout ),
	.datab(\inst4|genx:3:geny:0:gen|process_0~0_combout ),
	.datac(\inst2|fstate.SetData~regout ),
	.datad(\inst2|fstate.STA2~regout ),
	.cin(gnd),
	.combout(\inst4|genx:3:geny:0:gen|ld~combout ),
	.cout());
// synopsys translate_off
defparam \inst4|genx:3:geny:0:gen|ld .lut_mask = 16'h4440;
defparam \inst4|genx:3:geny:0:gen|ld .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y29_N15
cycloneii_lcell_ff \inst4|genx:3:geny:0:gen|reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [2]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:3:geny:0:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:3:geny:0:gen|reg [2]));

// Location: LCCOMB_X29_Y29_N14
cycloneii_lcell_comb \inst4|saida_sgn[2]~56 (
// Equation(s):
// \inst4|saida_sgn[2]~56_combout  = (\inst4|genx:2:geny:3:gen|reg [2] & ((\inst4|genx:2:geny:3:gen|process_0~0_combout ) # ((\inst4|genx:3:geny:0:gen|process_0~0_combout  & \inst4|genx:3:geny:0:gen|reg [2])))) # (!\inst4|genx:2:geny:3:gen|reg [2] & 
// (\inst4|genx:3:geny:0:gen|process_0~0_combout  & (\inst4|genx:3:geny:0:gen|reg [2])))

	.dataa(\inst4|genx:2:geny:3:gen|reg [2]),
	.datab(\inst4|genx:3:geny:0:gen|process_0~0_combout ),
	.datac(\inst4|genx:3:geny:0:gen|reg [2]),
	.datad(\inst4|genx:2:geny:3:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[2]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[2]~56 .lut_mask = 16'hEAC0;
defparam \inst4|saida_sgn[2]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N26
cycloneii_lcell_comb \inst4|saida_sgn[2]~59 (
// Equation(s):
// \inst4|saida_sgn[2]~59_combout  = (\inst4|saida_sgn[2]~58_combout ) # ((\inst4|saida_sgn[2]~57_combout ) # ((\inst4|saida_sgn[2]~55_combout ) # (\inst4|saida_sgn[2]~56_combout )))

	.dataa(\inst4|saida_sgn[2]~58_combout ),
	.datab(\inst4|saida_sgn[2]~57_combout ),
	.datac(\inst4|saida_sgn[2]~55_combout ),
	.datad(\inst4|saida_sgn[2]~56_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[2]~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[2]~59 .lut_mask = 16'hFFFE;
defparam \inst4|saida_sgn[2]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N10
cycloneii_lcell_comb \inst4|saida[2] (
// Equation(s):
// \inst4|saida [2] = (\inst2|readOn~0_combout  & ((\inst4|saida_sgn[2]~54_combout ) # (\inst4|saida_sgn[2]~59_combout )))

	.dataa(vcc),
	.datab(\inst2|readOn~0_combout ),
	.datac(\inst4|saida_sgn[2]~54_combout ),
	.datad(\inst4|saida_sgn[2]~59_combout ),
	.cin(gnd),
	.combout(\inst4|saida [2]),
	.cout());
// synopsys translate_off
defparam \inst4|saida[2] .lut_mask = 16'hCCC0;
defparam \inst4|saida[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N28
cycloneii_lcell_comb \inst24|reg[2]~3 (
// Equation(s):
// \inst24|reg[2]~3_combout  = (\inst22|Equal0~0_combout  & (\inst|reg [2])) # (!\inst22|Equal0~0_combout  & ((\inst4|saida [2])))

	.dataa(\inst|reg [2]),
	.datab(\inst22|Equal0~0_combout ),
	.datac(vcc),
	.datad(\inst4|saida [2]),
	.cin(gnd),
	.combout(\inst24|reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|reg[2]~3 .lut_mask = 16'hBB88;
defparam \inst24|reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \InData[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\InData~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InData[2]));
// synopsys translate_off
defparam \InData[2]~I .input_async_reset = "none";
defparam \InData[2]~I .input_power_up = "low";
defparam \InData[2]~I .input_register_mode = "none";
defparam \InData[2]~I .input_sync_reset = "none";
defparam \InData[2]~I .oe_async_reset = "none";
defparam \InData[2]~I .oe_power_up = "low";
defparam \InData[2]~I .oe_register_mode = "none";
defparam \InData[2]~I .oe_sync_reset = "none";
defparam \InData[2]~I .operation_mode = "input";
defparam \InData[2]~I .output_async_reset = "none";
defparam \InData[2]~I .output_power_up = "low";
defparam \InData[2]~I .output_register_mode = "none";
defparam \InData[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X29_Y28_N29
cycloneii_lcell_ff \inst24|reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst24|reg[2]~3_combout ),
	.sdata(\InData~combout [2]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(\inst2|selRDM[1]~0_combout ),
	.ena(\inst2|load_RDM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|reg [2]));

// Location: LCFF_X34_Y27_N17
cycloneii_lcell_ff \inst21|reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst21|reg[2]~14_combout ),
	.sdata(\inst24|reg [2]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(\inst2|load_PC~0_combout ),
	.ena(\inst21|reg[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst21|reg [2]));

// Location: LCCOMB_X33_Y27_N18
cycloneii_lcell_comb \inst20|outRem[2]~2 (
// Equation(s):
// \inst20|outRem[2]~2_combout  = (\inst2|selREM~0_combout  & (\inst24|reg [2])) # (!\inst2|selREM~0_combout  & ((\inst21|reg [2])))

	.dataa(\inst24|reg [2]),
	.datab(vcc),
	.datac(\inst21|reg [2]),
	.datad(\inst2|selREM~0_combout ),
	.cin(gnd),
	.combout(\inst20|outRem[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|outRem[2]~2 .lut_mask = 16'hAAF0;
defparam \inst20|outRem[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N24
cycloneii_lcell_comb \inst25|reg[2]~feeder (
// Equation(s):
// \inst25|reg[2]~feeder_combout  = \inst20|outRem[2]~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst20|outRem[2]~2_combout ),
	.cin(gnd),
	.combout(\inst25|reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|reg[2]~feeder .lut_mask = 16'hFF00;
defparam \inst25|reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y27_N25
cycloneii_lcell_ff \inst25|reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst25|reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|load_REM~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst25|reg [2]));

// Location: LCCOMB_X29_Y29_N28
cycloneii_lcell_comb \inst4|genx:2:geny:3:gen|process_0~0 (
// Equation(s):
// \inst4|genx:2:geny:3:gen|process_0~0_combout  = (\inst25|reg [0] & (\inst25|reg [2] & (\inst25|reg [1] & !\inst25|reg [3])))

	.dataa(\inst25|reg [0]),
	.datab(\inst25|reg [2]),
	.datac(\inst25|reg [1]),
	.datad(\inst25|reg [3]),
	.cin(gnd),
	.combout(\inst4|genx:2:geny:3:gen|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|genx:2:geny:3:gen|process_0~0 .lut_mask = 16'h0080;
defparam \inst4|genx:2:geny:3:gen|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y29_N27
cycloneii_lcell_ff \inst4|genx:3:geny:0:gen|reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [0]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:3:geny:0:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:3:geny:0:gen|reg [0]));

// Location: LCCOMB_X29_Y29_N26
cycloneii_lcell_comb \inst4|saida_sgn[0]~76 (
// Equation(s):
// \inst4|saida_sgn[0]~76_combout  = (\inst4|genx:2:geny:3:gen|reg [0] & ((\inst4|genx:2:geny:3:gen|process_0~0_combout ) # ((\inst4|genx:3:geny:0:gen|reg [0] & \inst4|genx:3:geny:0:gen|process_0~0_combout )))) # (!\inst4|genx:2:geny:3:gen|reg [0] & 
// (((\inst4|genx:3:geny:0:gen|reg [0] & \inst4|genx:3:geny:0:gen|process_0~0_combout ))))

	.dataa(\inst4|genx:2:geny:3:gen|reg [0]),
	.datab(\inst4|genx:2:geny:3:gen|process_0~0_combout ),
	.datac(\inst4|genx:3:geny:0:gen|reg [0]),
	.datad(\inst4|genx:3:geny:0:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[0]~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[0]~76 .lut_mask = 16'hF888;
defparam \inst4|saida_sgn[0]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y29_N18
cycloneii_lcell_comb \inst4|genx:2:geny:2:gen|ld (
// Equation(s):
// \inst4|genx:2:geny:2:gen|ld~combout  = (!\reset~combout  & (\inst4|genx:2:geny:2:gen|process_0~0_combout  & ((\inst2|fstate.STA2~regout ) # (\inst2|fstate.SetData~regout ))))

	.dataa(\reset~combout ),
	.datab(\inst2|fstate.STA2~regout ),
	.datac(\inst2|fstate.SetData~regout ),
	.datad(\inst4|genx:2:geny:2:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|genx:2:geny:2:gen|ld~combout ),
	.cout());
// synopsys translate_off
defparam \inst4|genx:2:geny:2:gen|ld .lut_mask = 16'h5400;
defparam \inst4|genx:2:geny:2:gen|ld .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y29_N21
cycloneii_lcell_ff \inst4|genx:2:geny:2:gen|reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [0]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:2:geny:2:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:2:geny:2:gen|reg [0]));

// Location: LCCOMB_X33_Y29_N20
cycloneii_lcell_comb \inst4|saida_sgn[0]~75 (
// Equation(s):
// \inst4|saida_sgn[0]~75_combout  = (\inst4|genx:2:geny:1:gen|reg [0] & ((\inst4|genx:2:geny:1:gen|process_0~0_combout ) # ((\inst4|genx:2:geny:2:gen|reg [0] & \inst4|genx:2:geny:2:gen|process_0~0_combout )))) # (!\inst4|genx:2:geny:1:gen|reg [0] & 
// (((\inst4|genx:2:geny:2:gen|reg [0] & \inst4|genx:2:geny:2:gen|process_0~0_combout ))))

	.dataa(\inst4|genx:2:geny:1:gen|reg [0]),
	.datab(\inst4|genx:2:geny:1:gen|process_0~0_combout ),
	.datac(\inst4|genx:2:geny:2:gen|reg [0]),
	.datad(\inst4|genx:2:geny:2:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[0]~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[0]~75 .lut_mask = 16'hF888;
defparam \inst4|saida_sgn[0]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y30_N25
cycloneii_lcell_ff \inst4|genx:3:geny:3:gen|reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [0]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:3:geny:3:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:3:geny:3:gen|reg [0]));

// Location: LCCOMB_X30_Y30_N24
cycloneii_lcell_comb \inst4|saida_sgn[0]~78 (
// Equation(s):
// \inst4|saida_sgn[0]~78_combout  = (\inst4|genx:0:geny:0:gen|reg [0] & (((\inst4|genx:3:geny:3:gen|reg [0] & \inst4|genx:3:geny:3:gen|process_0~0_combout )) # (!\inst4|genx:0:geny:0:gen|process_0~0_combout ))) # (!\inst4|genx:0:geny:0:gen|reg [0] & 
// (((\inst4|genx:3:geny:3:gen|reg [0] & \inst4|genx:3:geny:3:gen|process_0~0_combout ))))

	.dataa(\inst4|genx:0:geny:0:gen|reg [0]),
	.datab(\inst4|genx:0:geny:0:gen|process_0~0_combout ),
	.datac(\inst4|genx:3:geny:3:gen|reg [0]),
	.datad(\inst4|genx:3:geny:3:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[0]~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[0]~78 .lut_mask = 16'hF222;
defparam \inst4|saida_sgn[0]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N24
cycloneii_lcell_comb \inst4|saida_sgn[0]~79 (
// Equation(s):
// \inst4|saida_sgn[0]~79_combout  = (\inst4|saida_sgn[0]~77_combout ) # ((\inst4|saida_sgn[0]~76_combout ) # ((\inst4|saida_sgn[0]~75_combout ) # (\inst4|saida_sgn[0]~78_combout )))

	.dataa(\inst4|saida_sgn[0]~77_combout ),
	.datab(\inst4|saida_sgn[0]~76_combout ),
	.datac(\inst4|saida_sgn[0]~75_combout ),
	.datad(\inst4|saida_sgn[0]~78_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[0]~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[0]~79 .lut_mask = 16'hFFFE;
defparam \inst4|saida_sgn[0]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y29_N25
cycloneii_lcell_ff \inst4|genx:1:geny:1:gen|reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [0]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:1:geny:1:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:1:geny:1:gen|reg [0]));

// Location: LCCOMB_X31_Y29_N24
cycloneii_lcell_comb \inst4|saida_sgn[0]~72 (
// Equation(s):
// \inst4|saida_sgn[0]~72_combout  = (\inst4|genx:1:geny:2:gen|reg [0] & ((\inst4|genx:1:geny:2:gen|process_0~0_combout ) # ((\inst4|genx:1:geny:1:gen|reg [0] & \inst4|genx:1:geny:1:gen|process_0~0_combout )))) # (!\inst4|genx:1:geny:2:gen|reg [0] & 
// (((\inst4|genx:1:geny:1:gen|reg [0] & \inst4|genx:1:geny:1:gen|process_0~0_combout ))))

	.dataa(\inst4|genx:1:geny:2:gen|reg [0]),
	.datab(\inst4|genx:1:geny:2:gen|process_0~0_combout ),
	.datac(\inst4|genx:1:geny:1:gen|reg [0]),
	.datad(\inst4|genx:1:geny:1:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[0]~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[0]~72 .lut_mask = 16'hF888;
defparam \inst4|saida_sgn[0]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y30_N3
cycloneii_lcell_ff \inst4|genx:2:geny:0:gen|reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [0]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:2:geny:0:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:2:geny:0:gen|reg [0]));

// Location: LCCOMB_X31_Y30_N2
cycloneii_lcell_comb \inst4|saida_sgn[0]~73 (
// Equation(s):
// \inst4|saida_sgn[0]~73_combout  = (\inst4|genx:1:geny:3:gen|reg [0] & ((\inst4|genx:1:geny:3:gen|process_0~0_combout ) # ((\inst4|genx:2:geny:0:gen|process_0~0_combout  & \inst4|genx:2:geny:0:gen|reg [0])))) # (!\inst4|genx:1:geny:3:gen|reg [0] & 
// (\inst4|genx:2:geny:0:gen|process_0~0_combout  & (\inst4|genx:2:geny:0:gen|reg [0])))

	.dataa(\inst4|genx:1:geny:3:gen|reg [0]),
	.datab(\inst4|genx:2:geny:0:gen|process_0~0_combout ),
	.datac(\inst4|genx:2:geny:0:gen|reg [0]),
	.datad(\inst4|genx:1:geny:3:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[0]~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[0]~73 .lut_mask = 16'hEAC0;
defparam \inst4|saida_sgn[0]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y28_N31
cycloneii_lcell_ff \inst4|genx:0:geny:2:gen|reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [0]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:0:geny:2:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:0:geny:2:gen|reg [0]));

// Location: LCCOMB_X33_Y28_N30
cycloneii_lcell_comb \inst4|saida_sgn[0]~70 (
// Equation(s):
// \inst4|saida_sgn[0]~70_combout  = (\inst4|genx:0:geny:1:gen|reg [0] & ((\inst4|genx:0:geny:1:gen|process_0~0_combout ) # ((\inst4|genx:0:geny:2:gen|process_0~0_combout  & \inst4|genx:0:geny:2:gen|reg [0])))) # (!\inst4|genx:0:geny:1:gen|reg [0] & 
// (\inst4|genx:0:geny:2:gen|process_0~0_combout  & (\inst4|genx:0:geny:2:gen|reg [0])))

	.dataa(\inst4|genx:0:geny:1:gen|reg [0]),
	.datab(\inst4|genx:0:geny:2:gen|process_0~0_combout ),
	.datac(\inst4|genx:0:geny:2:gen|reg [0]),
	.datad(\inst4|genx:0:geny:1:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[0]~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[0]~70 .lut_mask = 16'hEAC0;
defparam \inst4|saida_sgn[0]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N18
cycloneii_lcell_comb \inst4|saida_sgn[0]~74 (
// Equation(s):
// \inst4|saida_sgn[0]~74_combout  = (\inst4|saida_sgn[0]~71_combout ) # ((\inst4|saida_sgn[0]~72_combout ) # ((\inst4|saida_sgn[0]~73_combout ) # (\inst4|saida_sgn[0]~70_combout )))

	.dataa(\inst4|saida_sgn[0]~71_combout ),
	.datab(\inst4|saida_sgn[0]~72_combout ),
	.datac(\inst4|saida_sgn[0]~73_combout ),
	.datad(\inst4|saida_sgn[0]~70_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[0]~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[0]~74 .lut_mask = 16'hFFFE;
defparam \inst4|saida_sgn[0]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N10
cycloneii_lcell_comb \inst4|saida[0] (
// Equation(s):
// \inst4|saida [0] = (\inst2|readOn~0_combout  & ((\inst4|saida_sgn[0]~79_combout ) # (\inst4|saida_sgn[0]~74_combout )))

	.dataa(\inst2|readOn~0_combout ),
	.datab(vcc),
	.datac(\inst4|saida_sgn[0]~79_combout ),
	.datad(\inst4|saida_sgn[0]~74_combout ),
	.cin(gnd),
	.combout(\inst4|saida [0]),
	.cout());
// synopsys translate_off
defparam \inst4|saida[0] .lut_mask = 16'hAAA0;
defparam \inst4|saida[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N18
cycloneii_lcell_comb \inst24|reg[0]~4 (
// Equation(s):
// \inst24|reg[0]~4_combout  = (\inst22|Equal0~0_combout  & (\inst|reg [0])) # (!\inst22|Equal0~0_combout  & ((\inst4|saida [0])))

	.dataa(\inst|reg [0]),
	.datab(\inst22|Equal0~0_combout ),
	.datac(vcc),
	.datad(\inst4|saida [0]),
	.cin(gnd),
	.combout(\inst24|reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|reg[0]~4 .lut_mask = 16'hBB88;
defparam \inst24|reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \InData[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\InData~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InData[0]));
// synopsys translate_off
defparam \InData[0]~I .input_async_reset = "none";
defparam \InData[0]~I .input_power_up = "low";
defparam \InData[0]~I .input_register_mode = "none";
defparam \InData[0]~I .input_sync_reset = "none";
defparam \InData[0]~I .oe_async_reset = "none";
defparam \InData[0]~I .oe_power_up = "low";
defparam \InData[0]~I .oe_register_mode = "none";
defparam \InData[0]~I .oe_sync_reset = "none";
defparam \InData[0]~I .operation_mode = "input";
defparam \InData[0]~I .output_async_reset = "none";
defparam \InData[0]~I .output_power_up = "low";
defparam \InData[0]~I .output_register_mode = "none";
defparam \InData[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X29_Y28_N19
cycloneii_lcell_ff \inst24|reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst24|reg[0]~4_combout ),
	.sdata(\InData~combout [0]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(\inst2|selRDM[1]~0_combout ),
	.ena(\inst2|load_RDM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|reg [0]));

// Location: LCFF_X34_Y29_N31
cycloneii_lcell_ff \inst18|reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [0]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|load_RI~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|reg [0]));

// Location: LCCOMB_X34_Y29_N16
cycloneii_lcell_comb \inst18|reg[4]~feeder (
// Equation(s):
// \inst18|reg[4]~feeder_combout  = \inst24|reg [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst24|reg [4]),
	.cin(gnd),
	.combout(\inst18|reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|reg[4]~feeder .lut_mask = 16'hFF00;
defparam \inst18|reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y29_N17
cycloneii_lcell_ff \inst18|reg[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst18|reg[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|load_RI~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|reg [4]));

// Location: LCCOMB_X34_Y29_N12
cycloneii_lcell_comb \inst5|Mux0~0 (
// Equation(s):
// \inst5|Mux0~0_combout  = (\inst18|reg [0]) # ((\inst18|reg [6] & ((!\inst18|reg [5]) # (!\inst18|reg [4]))))

	.dataa(\inst18|reg [6]),
	.datab(\inst18|reg [0]),
	.datac(\inst18|reg [4]),
	.datad(\inst18|reg [5]),
	.cin(gnd),
	.combout(\inst5|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux0~0 .lut_mask = 16'hCEEE;
defparam \inst5|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N22
cycloneii_lcell_comb \inst5|Mux0~1 (
// Equation(s):
// \inst5|Mux0~1_combout  = (\inst5|Mux3~0_combout  & (!\inst5|Mux0~0_combout  & \inst18|reg [7]))

	.dataa(\inst5|Mux3~0_combout ),
	.datab(\inst5|Mux0~0_combout ),
	.datac(vcc),
	.datad(\inst18|reg [7]),
	.cin(gnd),
	.combout(\inst5|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux0~1 .lut_mask = 16'h2200;
defparam \inst5|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N4
cycloneii_lcell_comb \inst2|Equal1~5 (
// Equation(s):
// \inst2|Equal1~5_combout  = (\inst5|Mux3~2_combout  & (!\inst5|Mux1~1_combout  & (!\inst5|Mux0~1_combout  & !\inst5|Mux2~1_combout )))

	.dataa(\inst5|Mux3~2_combout ),
	.datab(\inst5|Mux1~1_combout ),
	.datac(\inst5|Mux0~1_combout ),
	.datad(\inst5|Mux2~1_combout ),
	.cin(gnd),
	.combout(\inst2|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal1~5 .lut_mask = 16'h0002;
defparam \inst2|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N22
cycloneii_lcell_comb \inst2|reg_fstate.STA1~0 (
// Equation(s):
// \inst2|reg_fstate.STA1~0_combout  = (\inst2|fstate.PREP3~regout  & (\inst2|Equal1~5_combout  & !\reset~combout ))

	.dataa(vcc),
	.datab(\inst2|fstate.PREP3~regout ),
	.datac(\inst2|Equal1~5_combout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\inst2|reg_fstate.STA1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|reg_fstate.STA1~0 .lut_mask = 16'h00C0;
defparam \inst2|reg_fstate.STA1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y28_N23
cycloneii_lcell_ff \inst2|fstate.STA1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|reg_fstate.STA1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|fstate.STA1~regout ));

// Location: LCCOMB_X36_Y28_N18
cycloneii_lcell_comb \inst2|selRDM[0]~1 (
// Equation(s):
// \inst2|selRDM[0]~1_combout  = (\inst2|fstate.STA1~regout  & !\reset~combout )

	.dataa(vcc),
	.datab(\inst2|fstate.STA1~regout ),
	.datac(vcc),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\inst2|selRDM[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|selRDM[0]~1 .lut_mask = 16'h00CC;
defparam \inst2|selRDM[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N24
cycloneii_lcell_comb \inst2|fstate.STA2~feeder (
// Equation(s):
// \inst2|fstate.STA2~feeder_combout  = \inst2|selRDM[0]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|selRDM[0]~1_combout ),
	.cin(gnd),
	.combout(\inst2|fstate.STA2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|fstate.STA2~feeder .lut_mask = 16'hFF00;
defparam \inst2|fstate.STA2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y28_N25
cycloneii_lcell_ff \inst2|fstate.STA2 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|fstate.STA2~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|fstate.STA2~regout ));

// Location: LCCOMB_X30_Y27_N4
cycloneii_lcell_comb \inst4|genx:3:geny:1:gen|ld (
// Equation(s):
// \inst4|genx:3:geny:1:gen|ld~combout  = (!\reset~combout  & (\inst4|genx:3:geny:1:gen|process_0~0_combout  & ((\inst2|fstate.STA2~regout ) # (\inst2|fstate.SetData~regout ))))

	.dataa(\reset~combout ),
	.datab(\inst4|genx:3:geny:1:gen|process_0~0_combout ),
	.datac(\inst2|fstate.STA2~regout ),
	.datad(\inst2|fstate.SetData~regout ),
	.cin(gnd),
	.combout(\inst4|genx:3:geny:1:gen|ld~combout ),
	.cout());
// synopsys translate_off
defparam \inst4|genx:3:geny:1:gen|ld .lut_mask = 16'h4440;
defparam \inst4|genx:3:geny:1:gen|ld .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y27_N23
cycloneii_lcell_ff \inst4|genx:3:geny:1:gen|reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [1]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:3:geny:1:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:3:geny:1:gen|reg [1]));

// Location: LCCOMB_X32_Y27_N22
cycloneii_lcell_comb \inst4|saida_sgn[1]~67 (
// Equation(s):
// \inst4|saida_sgn[1]~67_combout  = (\inst4|genx:3:geny:2:gen|reg [1] & ((\inst4|genx:3:geny:2:gen|process_0~0_combout ) # ((\inst4|genx:3:geny:1:gen|process_0~0_combout  & \inst4|genx:3:geny:1:gen|reg [1])))) # (!\inst4|genx:3:geny:2:gen|reg [1] & 
// (\inst4|genx:3:geny:1:gen|process_0~0_combout  & (\inst4|genx:3:geny:1:gen|reg [1])))

	.dataa(\inst4|genx:3:geny:2:gen|reg [1]),
	.datab(\inst4|genx:3:geny:1:gen|process_0~0_combout ),
	.datac(\inst4|genx:3:geny:1:gen|reg [1]),
	.datad(\inst4|genx:3:geny:2:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[1]~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[1]~67 .lut_mask = 16'hEAC0;
defparam \inst4|saida_sgn[1]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y29_N25
cycloneii_lcell_ff \inst4|genx:2:geny:2:gen|reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [1]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:2:geny:2:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:2:geny:2:gen|reg [1]));

// Location: LCCOMB_X33_Y29_N24
cycloneii_lcell_comb \inst4|saida_sgn[1]~65 (
// Equation(s):
// \inst4|saida_sgn[1]~65_combout  = (\inst4|genx:2:geny:1:gen|reg [1] & ((\inst4|genx:2:geny:1:gen|process_0~0_combout ) # ((\inst4|genx:2:geny:2:gen|reg [1] & \inst4|genx:2:geny:2:gen|process_0~0_combout )))) # (!\inst4|genx:2:geny:1:gen|reg [1] & 
// (((\inst4|genx:2:geny:2:gen|reg [1] & \inst4|genx:2:geny:2:gen|process_0~0_combout ))))

	.dataa(\inst4|genx:2:geny:1:gen|reg [1]),
	.datab(\inst4|genx:2:geny:1:gen|process_0~0_combout ),
	.datac(\inst4|genx:2:geny:2:gen|reg [1]),
	.datad(\inst4|genx:2:geny:2:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[1]~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[1]~65 .lut_mask = 16'hF888;
defparam \inst4|saida_sgn[1]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y30_N1
cycloneii_lcell_ff \inst4|genx:3:geny:3:gen|reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [1]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:3:geny:3:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:3:geny:3:gen|reg [1]));

// Location: LCCOMB_X30_Y30_N0
cycloneii_lcell_comb \inst4|saida_sgn[1]~68 (
// Equation(s):
// \inst4|saida_sgn[1]~68_combout  = (\inst4|genx:0:geny:0:gen|reg [1] & (((\inst4|genx:3:geny:3:gen|reg [1] & \inst4|genx:3:geny:3:gen|process_0~0_combout )) # (!\inst4|genx:0:geny:0:gen|process_0~0_combout ))) # (!\inst4|genx:0:geny:0:gen|reg [1] & 
// (((\inst4|genx:3:geny:3:gen|reg [1] & \inst4|genx:3:geny:3:gen|process_0~0_combout ))))

	.dataa(\inst4|genx:0:geny:0:gen|reg [1]),
	.datab(\inst4|genx:0:geny:0:gen|process_0~0_combout ),
	.datac(\inst4|genx:3:geny:3:gen|reg [1]),
	.datad(\inst4|genx:3:geny:3:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[1]~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[1]~68 .lut_mask = 16'hF222;
defparam \inst4|saida_sgn[1]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N14
cycloneii_lcell_comb \inst4|saida_sgn[1]~69 (
// Equation(s):
// \inst4|saida_sgn[1]~69_combout  = (\inst4|saida_sgn[1]~66_combout ) # ((\inst4|saida_sgn[1]~67_combout ) # ((\inst4|saida_sgn[1]~65_combout ) # (\inst4|saida_sgn[1]~68_combout )))

	.dataa(\inst4|saida_sgn[1]~66_combout ),
	.datab(\inst4|saida_sgn[1]~67_combout ),
	.datac(\inst4|saida_sgn[1]~65_combout ),
	.datad(\inst4|saida_sgn[1]~68_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[1]~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[1]~69 .lut_mask = 16'hFFFE;
defparam \inst4|saida_sgn[1]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y27_N15
cycloneii_lcell_ff \inst4|genx:0:geny:3:gen|reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [1]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:0:geny:3:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:0:geny:3:gen|reg [1]));

// Location: LCFF_X31_Y27_N25
cycloneii_lcell_ff \inst4|genx:1:geny:0:gen|reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [1]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:1:geny:0:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:1:geny:0:gen|reg [1]));

// Location: LCCOMB_X31_Y27_N24
cycloneii_lcell_comb \inst4|saida_sgn[1]~61 (
// Equation(s):
// \inst4|saida_sgn[1]~61_combout  = (\inst4|genx:1:geny:0:gen|process_0~0_combout  & ((\inst4|genx:1:geny:0:gen|reg [1]) # ((\inst4|genx:0:geny:3:gen|reg [1] & \inst4|genx:0:geny:3:gen|process_0~0_combout )))) # 
// (!\inst4|genx:1:geny:0:gen|process_0~0_combout  & (\inst4|genx:0:geny:3:gen|reg [1] & ((\inst4|genx:0:geny:3:gen|process_0~0_combout ))))

	.dataa(\inst4|genx:1:geny:0:gen|process_0~0_combout ),
	.datab(\inst4|genx:0:geny:3:gen|reg [1]),
	.datac(\inst4|genx:1:geny:0:gen|reg [1]),
	.datad(\inst4|genx:0:geny:3:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[1]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[1]~61 .lut_mask = 16'hECA0;
defparam \inst4|saida_sgn[1]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y29_N1
cycloneii_lcell_ff \inst4|genx:1:geny:1:gen|reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [1]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:1:geny:1:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:1:geny:1:gen|reg [1]));

// Location: LCCOMB_X31_Y29_N0
cycloneii_lcell_comb \inst4|saida_sgn[1]~62 (
// Equation(s):
// \inst4|saida_sgn[1]~62_combout  = (\inst4|genx:1:geny:2:gen|reg [1] & ((\inst4|genx:1:geny:2:gen|process_0~0_combout ) # ((\inst4|genx:1:geny:1:gen|reg [1] & \inst4|genx:1:geny:1:gen|process_0~0_combout )))) # (!\inst4|genx:1:geny:2:gen|reg [1] & 
// (((\inst4|genx:1:geny:1:gen|reg [1] & \inst4|genx:1:geny:1:gen|process_0~0_combout ))))

	.dataa(\inst4|genx:1:geny:2:gen|reg [1]),
	.datab(\inst4|genx:1:geny:2:gen|process_0~0_combout ),
	.datac(\inst4|genx:1:geny:1:gen|reg [1]),
	.datad(\inst4|genx:1:geny:1:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[1]~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[1]~62 .lut_mask = 16'hF888;
defparam \inst4|saida_sgn[1]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y28_N3
cycloneii_lcell_ff \inst4|genx:0:geny:2:gen|reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [1]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:0:geny:2:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:0:geny:2:gen|reg [1]));

// Location: LCCOMB_X33_Y28_N2
cycloneii_lcell_comb \inst4|saida_sgn[1]~60 (
// Equation(s):
// \inst4|saida_sgn[1]~60_combout  = (\inst4|genx:0:geny:1:gen|reg [1] & ((\inst4|genx:0:geny:1:gen|process_0~0_combout ) # ((\inst4|genx:0:geny:2:gen|process_0~0_combout  & \inst4|genx:0:geny:2:gen|reg [1])))) # (!\inst4|genx:0:geny:1:gen|reg [1] & 
// (\inst4|genx:0:geny:2:gen|process_0~0_combout  & (\inst4|genx:0:geny:2:gen|reg [1])))

	.dataa(\inst4|genx:0:geny:1:gen|reg [1]),
	.datab(\inst4|genx:0:geny:2:gen|process_0~0_combout ),
	.datac(\inst4|genx:0:geny:2:gen|reg [1]),
	.datad(\inst4|genx:0:geny:1:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[1]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[1]~60 .lut_mask = 16'hEAC0;
defparam \inst4|saida_sgn[1]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N0
cycloneii_lcell_comb \inst4|saida_sgn[1]~64 (
// Equation(s):
// \inst4|saida_sgn[1]~64_combout  = (\inst4|saida_sgn[1]~63_combout ) # ((\inst4|saida_sgn[1]~61_combout ) # ((\inst4|saida_sgn[1]~62_combout ) # (\inst4|saida_sgn[1]~60_combout )))

	.dataa(\inst4|saida_sgn[1]~63_combout ),
	.datab(\inst4|saida_sgn[1]~61_combout ),
	.datac(\inst4|saida_sgn[1]~62_combout ),
	.datad(\inst4|saida_sgn[1]~60_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[1]~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[1]~64 .lut_mask = 16'hFFFE;
defparam \inst4|saida_sgn[1]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N16
cycloneii_lcell_comb \inst4|saida[1] (
// Equation(s):
// \inst4|saida [1] = (\inst2|readOn~0_combout  & ((\inst4|saida_sgn[1]~69_combout ) # (\inst4|saida_sgn[1]~64_combout )))

	.dataa(\inst2|readOn~0_combout ),
	.datab(vcc),
	.datac(\inst4|saida_sgn[1]~69_combout ),
	.datad(\inst4|saida_sgn[1]~64_combout ),
	.cin(gnd),
	.combout(\inst4|saida [1]),
	.cout());
// synopsys translate_off
defparam \inst4|saida[1] .lut_mask = 16'hAAA0;
defparam \inst4|saida[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N20
cycloneii_lcell_comb \inst24|reg[1]~5 (
// Equation(s):
// \inst24|reg[1]~5_combout  = (\inst22|Equal0~0_combout  & (\inst|reg [1])) # (!\inst22|Equal0~0_combout  & ((\inst4|saida [1])))

	.dataa(\inst|reg [1]),
	.datab(\inst22|Equal0~0_combout ),
	.datac(vcc),
	.datad(\inst4|saida [1]),
	.cin(gnd),
	.combout(\inst24|reg[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|reg[1]~5 .lut_mask = 16'hBB88;
defparam \inst24|reg[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \InData[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\InData~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InData[1]));
// synopsys translate_off
defparam \InData[1]~I .input_async_reset = "none";
defparam \InData[1]~I .input_power_up = "low";
defparam \InData[1]~I .input_register_mode = "none";
defparam \InData[1]~I .input_sync_reset = "none";
defparam \InData[1]~I .oe_async_reset = "none";
defparam \InData[1]~I .oe_power_up = "low";
defparam \InData[1]~I .oe_register_mode = "none";
defparam \InData[1]~I .oe_sync_reset = "none";
defparam \InData[1]~I .operation_mode = "input";
defparam \InData[1]~I .output_async_reset = "none";
defparam \InData[1]~I .output_power_up = "low";
defparam \InData[1]~I .output_register_mode = "none";
defparam \InData[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X29_Y28_N21
cycloneii_lcell_ff \inst24|reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst24|reg[1]~5_combout ),
	.sdata(\InData~combout [1]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(\inst2|selRDM[1]~0_combout ),
	.ena(\inst2|load_RDM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|reg [1]));

// Location: LCFF_X34_Y27_N15
cycloneii_lcell_ff \inst21|reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst21|reg[1]~12_combout ),
	.sdata(\inst24|reg [1]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(\inst2|load_PC~0_combout ),
	.ena(\inst21|reg[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst21|reg [1]));

// Location: LCCOMB_X32_Y27_N30
cycloneii_lcell_comb \inst20|outRem[1]~3 (
// Equation(s):
// \inst20|outRem[1]~3_combout  = (\inst2|selREM~0_combout  & ((\inst24|reg [1]))) # (!\inst2|selREM~0_combout  & (\inst21|reg [1]))

	.dataa(vcc),
	.datab(\inst21|reg [1]),
	.datac(\inst24|reg [1]),
	.datad(\inst2|selREM~0_combout ),
	.cin(gnd),
	.combout(\inst20|outRem[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|outRem[1]~3 .lut_mask = 16'hF0CC;
defparam \inst20|outRem[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y27_N31
cycloneii_lcell_ff \inst25|reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst20|outRem[1]~3_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|load_REM~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst25|reg [1]));

// Location: LCCOMB_X32_Y27_N28
cycloneii_lcell_comb \inst4|genx:3:geny:1:gen|process_0~0 (
// Equation(s):
// \inst4|genx:3:geny:1:gen|process_0~0_combout  = (!\inst25|reg [0] & (\inst25|reg [1] & (\inst25|reg [2] & \inst25|reg [3])))

	.dataa(\inst25|reg [0]),
	.datab(\inst25|reg [1]),
	.datac(\inst25|reg [2]),
	.datad(\inst25|reg [3]),
	.cin(gnd),
	.combout(\inst4|genx:3:geny:1:gen|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|genx:3:geny:1:gen|process_0~0 .lut_mask = 16'h4000;
defparam \inst4|genx:3:geny:1:gen|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y27_N25
cycloneii_lcell_ff \inst4|genx:3:geny:2:gen|reg[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [6]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:3:geny:2:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:3:geny:2:gen|reg [6]));

// Location: LCCOMB_X30_Y27_N24
cycloneii_lcell_comb \inst4|saida_sgn[6]~17 (
// Equation(s):
// \inst4|saida_sgn[6]~17_combout  = (\inst4|genx:3:geny:1:gen|reg [6] & ((\inst4|genx:3:geny:1:gen|process_0~0_combout ) # ((\inst4|genx:3:geny:2:gen|reg [6] & \inst4|genx:3:geny:2:gen|process_0~0_combout )))) # (!\inst4|genx:3:geny:1:gen|reg [6] & 
// (((\inst4|genx:3:geny:2:gen|reg [6] & \inst4|genx:3:geny:2:gen|process_0~0_combout ))))

	.dataa(\inst4|genx:3:geny:1:gen|reg [6]),
	.datab(\inst4|genx:3:geny:1:gen|process_0~0_combout ),
	.datac(\inst4|genx:3:geny:2:gen|reg [6]),
	.datad(\inst4|genx:3:geny:2:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[6]~17 .lut_mask = 16'hF888;
defparam \inst4|saida_sgn[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y29_N17
cycloneii_lcell_ff \inst4|genx:2:geny:1:gen|reg[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [6]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:2:geny:1:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:2:geny:1:gen|reg [6]));

// Location: LCCOMB_X33_Y29_N16
cycloneii_lcell_comb \inst4|saida_sgn[6]~15 (
// Equation(s):
// \inst4|saida_sgn[6]~15_combout  = (\inst4|genx:2:geny:2:gen|reg [6] & ((\inst4|genx:2:geny:2:gen|process_0~0_combout ) # ((\inst4|genx:2:geny:1:gen|process_0~0_combout  & \inst4|genx:2:geny:1:gen|reg [6])))) # (!\inst4|genx:2:geny:2:gen|reg [6] & 
// (\inst4|genx:2:geny:1:gen|process_0~0_combout  & (\inst4|genx:2:geny:1:gen|reg [6])))

	.dataa(\inst4|genx:2:geny:2:gen|reg [6]),
	.datab(\inst4|genx:2:geny:1:gen|process_0~0_combout ),
	.datac(\inst4|genx:2:geny:1:gen|reg [6]),
	.datad(\inst4|genx:2:geny:2:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[6]~15 .lut_mask = 16'hEAC0;
defparam \inst4|saida_sgn[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y30_N21
cycloneii_lcell_ff \inst4|genx:3:geny:3:gen|reg[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [6]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:3:geny:3:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:3:geny:3:gen|reg [6]));

// Location: LCCOMB_X30_Y30_N20
cycloneii_lcell_comb \inst4|saida_sgn[6]~18 (
// Equation(s):
// \inst4|saida_sgn[6]~18_combout  = (\inst4|genx:0:geny:0:gen|reg [6] & (((\inst4|genx:3:geny:3:gen|reg [6] & \inst4|genx:3:geny:3:gen|process_0~0_combout )) # (!\inst4|genx:0:geny:0:gen|process_0~0_combout ))) # (!\inst4|genx:0:geny:0:gen|reg [6] & 
// (((\inst4|genx:3:geny:3:gen|reg [6] & \inst4|genx:3:geny:3:gen|process_0~0_combout ))))

	.dataa(\inst4|genx:0:geny:0:gen|reg [6]),
	.datab(\inst4|genx:0:geny:0:gen|process_0~0_combout ),
	.datac(\inst4|genx:3:geny:3:gen|reg [6]),
	.datad(\inst4|genx:3:geny:3:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[6]~18 .lut_mask = 16'hF222;
defparam \inst4|saida_sgn[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N26
cycloneii_lcell_comb \inst4|saida_sgn[6]~19 (
// Equation(s):
// \inst4|saida_sgn[6]~19_combout  = (\inst4|saida_sgn[6]~16_combout ) # ((\inst4|saida_sgn[6]~17_combout ) # ((\inst4|saida_sgn[6]~15_combout ) # (\inst4|saida_sgn[6]~18_combout )))

	.dataa(\inst4|saida_sgn[6]~16_combout ),
	.datab(\inst4|saida_sgn[6]~17_combout ),
	.datac(\inst4|saida_sgn[6]~15_combout ),
	.datad(\inst4|saida_sgn[6]~18_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[6]~19 .lut_mask = 16'hFFFE;
defparam \inst4|saida_sgn[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y27_N31
cycloneii_lcell_ff \inst4|genx:1:geny:0:gen|reg[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [6]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:1:geny:0:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:1:geny:0:gen|reg [6]));

// Location: LCFF_X31_Y27_N21
cycloneii_lcell_ff \inst4|genx:0:geny:3:gen|reg[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [6]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:0:geny:3:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:0:geny:3:gen|reg [6]));

// Location: LCCOMB_X31_Y27_N20
cycloneii_lcell_comb \inst4|saida_sgn[6]~11 (
// Equation(s):
// \inst4|saida_sgn[6]~11_combout  = (\inst4|genx:1:geny:0:gen|process_0~0_combout  & ((\inst4|genx:1:geny:0:gen|reg [6]) # ((\inst4|genx:0:geny:3:gen|reg [6] & \inst4|genx:0:geny:3:gen|process_0~0_combout )))) # 
// (!\inst4|genx:1:geny:0:gen|process_0~0_combout  & (((\inst4|genx:0:geny:3:gen|reg [6] & \inst4|genx:0:geny:3:gen|process_0~0_combout ))))

	.dataa(\inst4|genx:1:geny:0:gen|process_0~0_combout ),
	.datab(\inst4|genx:1:geny:0:gen|reg [6]),
	.datac(\inst4|genx:0:geny:3:gen|reg [6]),
	.datad(\inst4|genx:0:geny:3:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[6]~11 .lut_mask = 16'hF888;
defparam \inst4|saida_sgn[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y28_N17
cycloneii_lcell_ff \inst4|genx:0:geny:1:gen|reg[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [6]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:0:geny:1:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:0:geny:1:gen|reg [6]));

// Location: LCCOMB_X32_Y28_N16
cycloneii_lcell_comb \inst4|saida_sgn[6]~10 (
// Equation(s):
// \inst4|saida_sgn[6]~10_combout  = (\inst4|genx:0:geny:2:gen|reg [6] & ((\inst4|genx:0:geny:2:gen|process_0~0_combout ) # ((\inst4|genx:0:geny:1:gen|reg [6] & \inst4|genx:0:geny:1:gen|process_0~0_combout )))) # (!\inst4|genx:0:geny:2:gen|reg [6] & 
// (((\inst4|genx:0:geny:1:gen|reg [6] & \inst4|genx:0:geny:1:gen|process_0~0_combout ))))

	.dataa(\inst4|genx:0:geny:2:gen|reg [6]),
	.datab(\inst4|genx:0:geny:2:gen|process_0~0_combout ),
	.datac(\inst4|genx:0:geny:1:gen|reg [6]),
	.datad(\inst4|genx:0:geny:1:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[6]~10 .lut_mask = 16'hF888;
defparam \inst4|saida_sgn[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y30_N5
cycloneii_lcell_ff \inst4|genx:2:geny:0:gen|reg[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [6]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|genx:2:geny:0:gen|ld~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|genx:2:geny:0:gen|reg [6]));

// Location: LCCOMB_X31_Y30_N4
cycloneii_lcell_comb \inst4|saida_sgn[6]~13 (
// Equation(s):
// \inst4|saida_sgn[6]~13_combout  = (\inst4|genx:1:geny:3:gen|reg [6] & ((\inst4|genx:1:geny:3:gen|process_0~0_combout ) # ((\inst4|genx:2:geny:0:gen|process_0~0_combout  & \inst4|genx:2:geny:0:gen|reg [6])))) # (!\inst4|genx:1:geny:3:gen|reg [6] & 
// (\inst4|genx:2:geny:0:gen|process_0~0_combout  & (\inst4|genx:2:geny:0:gen|reg [6])))

	.dataa(\inst4|genx:1:geny:3:gen|reg [6]),
	.datab(\inst4|genx:2:geny:0:gen|process_0~0_combout ),
	.datac(\inst4|genx:2:geny:0:gen|reg [6]),
	.datad(\inst4|genx:1:geny:3:gen|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[6]~13 .lut_mask = 16'hEAC0;
defparam \inst4|saida_sgn[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N20
cycloneii_lcell_comb \inst4|saida_sgn[6]~14 (
// Equation(s):
// \inst4|saida_sgn[6]~14_combout  = (\inst4|saida_sgn[6]~12_combout ) # ((\inst4|saida_sgn[6]~11_combout ) # ((\inst4|saida_sgn[6]~10_combout ) # (\inst4|saida_sgn[6]~13_combout )))

	.dataa(\inst4|saida_sgn[6]~12_combout ),
	.datab(\inst4|saida_sgn[6]~11_combout ),
	.datac(\inst4|saida_sgn[6]~10_combout ),
	.datad(\inst4|saida_sgn[6]~13_combout ),
	.cin(gnd),
	.combout(\inst4|saida_sgn[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|saida_sgn[6]~14 .lut_mask = 16'hFFFE;
defparam \inst4|saida_sgn[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N0
cycloneii_lcell_comb \inst4|saida[6] (
// Equation(s):
// \inst4|saida [6] = (\inst2|readOn~0_combout  & ((\inst4|saida_sgn[6]~19_combout ) # (\inst4|saida_sgn[6]~14_combout )))

	.dataa(vcc),
	.datab(\inst4|saida_sgn[6]~19_combout ),
	.datac(\inst2|readOn~0_combout ),
	.datad(\inst4|saida_sgn[6]~14_combout ),
	.cin(gnd),
	.combout(\inst4|saida [6]),
	.cout());
// synopsys translate_off
defparam \inst4|saida[6] .lut_mask = 16'hF0C0;
defparam \inst4|saida[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N4
cycloneii_lcell_comb \inst24|reg[6]~1 (
// Equation(s):
// \inst24|reg[6]~1_combout  = (\inst22|Equal0~0_combout  & (\inst|reg [6])) # (!\inst22|Equal0~0_combout  & ((\inst4|saida [6])))

	.dataa(\inst|reg [6]),
	.datab(\inst22|Equal0~0_combout ),
	.datac(vcc),
	.datad(\inst4|saida [6]),
	.cin(gnd),
	.combout(\inst24|reg[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst24|reg[6]~1 .lut_mask = 16'hBB88;
defparam \inst24|reg[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \InData[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\InData~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(InData[6]));
// synopsys translate_off
defparam \InData[6]~I .input_async_reset = "none";
defparam \InData[6]~I .input_power_up = "low";
defparam \InData[6]~I .input_register_mode = "none";
defparam \InData[6]~I .input_sync_reset = "none";
defparam \InData[6]~I .oe_async_reset = "none";
defparam \InData[6]~I .oe_power_up = "low";
defparam \InData[6]~I .oe_register_mode = "none";
defparam \InData[6]~I .oe_sync_reset = "none";
defparam \InData[6]~I .operation_mode = "input";
defparam \InData[6]~I .output_async_reset = "none";
defparam \InData[6]~I .output_power_up = "low";
defparam \InData[6]~I .output_register_mode = "none";
defparam \InData[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X29_Y28_N5
cycloneii_lcell_ff \inst24|reg[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst24|reg[6]~1_combout ),
	.sdata(\InData~combout [6]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(\inst2|selRDM[1]~0_combout ),
	.ena(\inst2|load_RDM~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst24|reg [6]));

// Location: LCFF_X34_Y29_N21
cycloneii_lcell_ff \inst18|reg[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [6]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|load_RI~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|reg [6]));

// Location: LCCOMB_X34_Y29_N28
cycloneii_lcell_comb \inst5|Mux1~0 (
// Equation(s):
// \inst5|Mux1~0_combout  = (\inst18|reg [0]) # (\inst18|reg [7] $ (((\inst18|reg [5] & \inst18|reg [4]))))

	.dataa(\inst18|reg [7]),
	.datab(\inst18|reg [5]),
	.datac(\inst18|reg [4]),
	.datad(\inst18|reg [0]),
	.cin(gnd),
	.combout(\inst5|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux1~0 .lut_mask = 16'hFF6A;
defparam \inst5|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N26
cycloneii_lcell_comb \inst5|Mux1~1 (
// Equation(s):
// \inst5|Mux1~1_combout  = (\inst5|Mux3~0_combout  & (\inst18|reg [6] & !\inst5|Mux1~0_combout ))

	.dataa(\inst5|Mux3~0_combout ),
	.datab(vcc),
	.datac(\inst18|reg [6]),
	.datad(\inst5|Mux1~0_combout ),
	.cin(gnd),
	.combout(\inst5|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux1~1 .lut_mask = 16'h00A0;
defparam \inst5|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N30
cycloneii_lcell_comb \inst2|Equal1~0 (
// Equation(s):
// \inst2|Equal1~0_combout  = (!\inst5|Mux3~2_combout  & (\inst5|Mux1~1_combout  & (!\inst5|Mux0~1_combout  & \inst5|Mux2~1_combout )))

	.dataa(\inst5|Mux3~2_combout ),
	.datab(\inst5|Mux1~1_combout ),
	.datac(\inst5|Mux0~1_combout ),
	.datad(\inst5|Mux2~1_combout ),
	.cin(gnd),
	.combout(\inst2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Equal1~0 .lut_mask = 16'h0400;
defparam \inst2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N28
cycloneii_lcell_comb \inst2|reg_fstate.NOT1~0 (
// Equation(s):
// \inst2|reg_fstate.NOT1~0_combout  = (!\reset~combout  & (\inst2|fstate.Check~regout  & \inst2|Equal1~0_combout ))

	.dataa(\reset~combout ),
	.datab(vcc),
	.datac(\inst2|fstate.Check~regout ),
	.datad(\inst2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst2|reg_fstate.NOT1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|reg_fstate.NOT1~0 .lut_mask = 16'h5000;
defparam \inst2|reg_fstate.NOT1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y28_N29
cycloneii_lcell_ff \inst2|fstate.NOT1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|reg_fstate.NOT1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|fstate.NOT1~regout ));

// Location: LCCOMB_X32_Y28_N20
cycloneii_lcell_comb \inst2|load_AC~0 (
// Equation(s):
// \inst2|load_AC~0_combout  = (!\reset~combout  & ((\inst2|fstate.LoadAC~regout ) # ((\inst2|fstate.NOT1~regout ) # (!\inst2|Selector9~0_combout ))))

	.dataa(\inst2|fstate.LoadAC~regout ),
	.datab(\inst2|fstate.NOT1~regout ),
	.datac(\reset~combout ),
	.datad(\inst2|Selector9~0_combout ),
	.cin(gnd),
	.combout(\inst2|load_AC~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|load_AC~0 .lut_mask = 16'h0E0F;
defparam \inst2|load_AC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N16
cycloneii_lcell_comb \inst2|writeOn~0 (
// Equation(s):
// \inst2|writeOn~0_combout  = (!\reset~combout  & ((\inst2|fstate.STA2~regout ) # (\inst2|fstate.SetData~regout )))

	.dataa(\inst2|fstate.STA2~regout ),
	.datab(vcc),
	.datac(\inst2|fstate.SetData~regout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\inst2|writeOn~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|writeOn~0 .lut_mask = 16'h00FA;
defparam \inst2|writeOn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N14
cycloneii_lcell_comb \inst2|reg_fstate.PREP2~0 (
// Equation(s):
// \inst2|reg_fstate.PREP2~0_combout  = (!\reset~combout  & \inst2|fstate.PREP1~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(\inst2|fstate.PREP1~regout ),
	.cin(gnd),
	.combout(\inst2|reg_fstate.PREP2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|reg_fstate.PREP2~0 .lut_mask = 16'h0F00;
defparam \inst2|reg_fstate.PREP2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y28_N15
cycloneii_lcell_ff \inst2|fstate.PREP2 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|reg_fstate.PREP2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|fstate.PREP2~regout ));

// Location: LCCOMB_X36_Y28_N28
cycloneii_lcell_comb \inst2|sumPC~0 (
// Equation(s):
// \inst2|sumPC~0_combout  = (!\reset~combout  & ((\inst2|fstate.PREP2~regout ) # ((\inst2|fstate.Search2~regout ) # (\inst2|fstate.JnNZ~regout ))))

	.dataa(\inst2|fstate.PREP2~regout ),
	.datab(\inst2|fstate.Search2~regout ),
	.datac(\inst2|fstate.JnNZ~regout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\inst2|sumPC~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sumPC~0 .lut_mask = 16'h00FE;
defparam \inst2|sumPC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N26
cycloneii_lcell_comb \inst2|reg_fstate.DISP1~0 (
// Equation(s):
// \inst2|reg_fstate.DISP1~0_combout  = (!\go~combout  & (!\reset~combout  & ((\inst2|fstate.SetData~regout ) # (\inst2|fstate.DISP1~regout ))))

	.dataa(\go~combout ),
	.datab(\inst2|fstate.SetData~regout ),
	.datac(\inst2|fstate.DISP1~regout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\inst2|reg_fstate.DISP1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|reg_fstate.DISP1~0 .lut_mask = 16'h0054;
defparam \inst2|reg_fstate.DISP1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y28_N27
cycloneii_lcell_ff \inst2|fstate.DISP1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|reg_fstate.DISP1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|fstate.DISP1~regout ));

// Location: LCCOMB_X37_Y28_N12
cycloneii_lcell_comb \inst2|Selector9~2 (
// Equation(s):
// \inst2|Selector9~2_combout  = (\inst2|fstate.JMP3~regout ) # ((\inst2|fstate.STA2~regout ) # ((\go~combout  & \inst2|fstate.Wait1~regout )))

	.dataa(\go~combout ),
	.datab(\inst2|fstate.JMP3~regout ),
	.datac(\inst2|fstate.Wait1~regout ),
	.datad(\inst2|fstate.STA2~regout ),
	.cin(gnd),
	.combout(\inst2|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector9~2 .lut_mask = 16'hFFEC;
defparam \inst2|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y29_N1
cycloneii_lcell_ff \inst18|reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [3]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|load_RI~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|reg [3]));

// Location: LCCOMB_X34_Y28_N22
cycloneii_lcell_comb \inst2|reg_fstate.NOP~16 (
// Equation(s):
// \inst2|reg_fstate.NOP~16_combout  = (\inst2|fstate.Check~regout  & (!\reset~combout  & ((\inst2|reg_fstate.NOP~3_combout ) # (\inst18|reg [3]))))

	.dataa(\inst2|reg_fstate.NOP~3_combout ),
	.datab(\inst18|reg [3]),
	.datac(\inst2|fstate.Check~regout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\inst2|reg_fstate.NOP~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|reg_fstate.NOP~16 .lut_mask = 16'h00E0;
defparam \inst2|reg_fstate.NOP~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y28_N23
cycloneii_lcell_ff \inst2|fstate.NOP (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|reg_fstate.NOP~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|fstate.NOP~regout ));

// Location: LCCOMB_X37_Y28_N6
cycloneii_lcell_comb \inst2|Selector9~1 (
// Equation(s):
// \inst2|Selector9~1_combout  = (\inst2|fstate.NOP~regout ) # ((\inst2|fstate.Decision~regout  & (!\choice~combout [1] & \choice~combout [0])))

	.dataa(\inst2|fstate.Decision~regout ),
	.datab(\choice~combout [1]),
	.datac(\inst2|fstate.NOP~regout ),
	.datad(\choice~combout [0]),
	.cin(gnd),
	.combout(\inst2|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector9~1 .lut_mask = 16'hF2F0;
defparam \inst2|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N8
cycloneii_lcell_comb \inst2|Selector9~3 (
// Equation(s):
// \inst2|Selector9~3_combout  = ((\inst2|fstate.NOT1~regout ) # ((\inst2|Selector9~2_combout ) # (\inst2|Selector9~1_combout ))) # (!\inst2|Selector9~0_combout )

	.dataa(\inst2|Selector9~0_combout ),
	.datab(\inst2|fstate.NOT1~regout ),
	.datac(\inst2|Selector9~2_combout ),
	.datad(\inst2|Selector9~1_combout ),
	.cin(gnd),
	.combout(\inst2|Selector9~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector9~3 .lut_mask = 16'hFFFD;
defparam \inst2|Selector9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N20
cycloneii_lcell_comb \inst2|Selector9~4 (
// Equation(s):
// \inst2|Selector9~4_combout  = (\inst2|fstate.JnNZ~regout ) # (\inst2|Selector9~3_combout )

	.dataa(\inst2|fstate.JnNZ~regout ),
	.datab(\inst2|Selector9~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|Selector9~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Selector9~4 .lut_mask = 16'hEEEE;
defparam \inst2|Selector9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y28_N21
cycloneii_lcell_ff \inst2|fstate.Wait1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst2|Selector9~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|fstate.Wait1~regout ));

// Location: LCCOMB_X37_Y28_N0
cycloneii_lcell_comb \inst2|WideOr12~1 (
// Equation(s):
// \inst2|WideOr12~1_combout  = (!\inst2|fstate.Search3~regout  & (!\inst2|fstate.DISP1~regout  & (!\inst2|fstate.Wait1~regout  & !\inst2|fstate.HLT~regout )))

	.dataa(\inst2|fstate.Search3~regout ),
	.datab(\inst2|fstate.DISP1~regout ),
	.datac(\inst2|fstate.Wait1~regout ),
	.datad(\inst2|fstate.HLT~regout ),
	.cin(gnd),
	.combout(\inst2|WideOr12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|WideOr12~1 .lut_mask = 16'h0001;
defparam \inst2|WideOr12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N2
cycloneii_lcell_comb \inst2|turnDspOn~0 (
// Equation(s):
// \inst2|turnDspOn~0_combout  = (!\reset~combout  & ((\inst2|fstate.LoadAC~regout ) # (!\inst2|WideOr12~1_combout )))

	.dataa(\inst2|fstate.LoadAC~regout ),
	.datab(\inst2|WideOr12~1_combout ),
	.datac(\reset~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|turnDspOn~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|turnDspOn~0 .lut_mask = 16'h0B0B;
defparam \inst2|turnDspOn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y29_N25
cycloneii_lcell_ff \inst18|reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst24|reg [1]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|load_RI~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst18|reg [1]));

// Location: LCCOMB_X34_Y29_N24
cycloneii_lcell_comb \inst5|Mux3~0 (
// Equation(s):
// \inst5|Mux3~0_combout  = (!\inst18|reg [2] & (!\inst18|reg [1] & !\inst18|reg [3]))

	.dataa(\inst18|reg [2]),
	.datab(vcc),
	.datac(\inst18|reg [1]),
	.datad(\inst18|reg [3]),
	.cin(gnd),
	.combout(\inst5|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux3~0 .lut_mask = 16'h0005;
defparam \inst5|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N4
cycloneii_lcell_comb \inst5|Mux3~1 (
// Equation(s):
// \inst5|Mux3~1_combout  = (\inst18|reg [0]) # ((\inst18|reg [6] & (\inst18|reg [7] $ (\inst18|reg [5]))))

	.dataa(\inst18|reg [7]),
	.datab(\inst18|reg [5]),
	.datac(\inst18|reg [6]),
	.datad(\inst18|reg [0]),
	.cin(gnd),
	.combout(\inst5|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux3~1 .lut_mask = 16'hFF60;
defparam \inst5|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N14
cycloneii_lcell_comb \inst5|Mux3~2 (
// Equation(s):
// \inst5|Mux3~2_combout  = (\inst5|Mux3~0_combout  & (!\inst5|Mux3~1_combout  & \inst18|reg [4]))

	.dataa(\inst5|Mux3~0_combout ),
	.datab(\inst5|Mux3~1_combout ),
	.datac(vcc),
	.datad(\inst18|reg [4]),
	.cin(gnd),
	.combout(\inst5|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux3~2 .lut_mask = 16'h2200;
defparam \inst5|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y14_N20
cycloneii_lcell_comb \inst7|dsp5|Mux0~0 (
// Equation(s):
// \inst7|dsp5|Mux0~0_combout  = (\inst|reg [0] & ((\inst|reg [3]) # (\inst|reg [1] $ (\inst|reg [2])))) # (!\inst|reg [0] & ((\inst|reg [1]) # (\inst|reg [2] $ (\inst|reg [3]))))

	.dataa(\inst|reg [0]),
	.datab(\inst|reg [1]),
	.datac(\inst|reg [2]),
	.datad(\inst|reg [3]),
	.cin(gnd),
	.combout(\inst7|dsp5|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp5|Mux0~0 .lut_mask = 16'hEF7C;
defparam \inst7|dsp5|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y14_N22
cycloneii_lcell_comb \inst7|dsp5|dsp[6]~0 (
// Equation(s):
// \inst7|dsp5|dsp[6]~0_combout  = (!\inst7|dsp5|Mux0~0_combout  & (!\reset~combout  & ((\inst2|fstate.LoadAC~regout ) # (!\inst2|WideOr12~1_combout ))))

	.dataa(\inst7|dsp5|Mux0~0_combout ),
	.datab(\inst2|fstate.LoadAC~regout ),
	.datac(\inst2|WideOr12~1_combout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\inst7|dsp5|dsp[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp5|dsp[6]~0 .lut_mask = 16'h0045;
defparam \inst7|dsp5|dsp[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y14_N0
cycloneii_lcell_comb \inst7|dsp5|Mux1~0 (
// Equation(s):
// \inst7|dsp5|Mux1~0_combout  = (\inst|reg [0] & (\inst|reg [3] $ (((\inst|reg [1]) # (!\inst|reg [2]))))) # (!\inst|reg [0] & (\inst|reg [1] & (!\inst|reg [2] & !\inst|reg [3])))

	.dataa(\inst|reg [0]),
	.datab(\inst|reg [1]),
	.datac(\inst|reg [2]),
	.datad(\inst|reg [3]),
	.cin(gnd),
	.combout(\inst7|dsp5|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp5|Mux1~0 .lut_mask = 16'h208E;
defparam \inst7|dsp5|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y14_N6
cycloneii_lcell_comb \inst7|dsp5|dsp[5]~1 (
// Equation(s):
// \inst7|dsp5|dsp[5]~1_combout  = (\reset~combout ) # ((\inst7|dsp5|Mux1~0_combout ) # ((!\inst2|fstate.LoadAC~regout  & \inst2|WideOr12~1_combout )))

	.dataa(\reset~combout ),
	.datab(\inst2|fstate.LoadAC~regout ),
	.datac(\inst2|WideOr12~1_combout ),
	.datad(\inst7|dsp5|Mux1~0_combout ),
	.cin(gnd),
	.combout(\inst7|dsp5|dsp[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp5|dsp[5]~1 .lut_mask = 16'hFFBA;
defparam \inst7|dsp5|dsp[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y14_N28
cycloneii_lcell_comb \inst7|dsp5|Mux2~0 (
// Equation(s):
// \inst7|dsp5|Mux2~0_combout  = (\inst|reg [1] & (\inst|reg [0] & ((!\inst|reg [3])))) # (!\inst|reg [1] & ((\inst|reg [2] & ((!\inst|reg [3]))) # (!\inst|reg [2] & (\inst|reg [0]))))

	.dataa(\inst|reg [0]),
	.datab(\inst|reg [1]),
	.datac(\inst|reg [2]),
	.datad(\inst|reg [3]),
	.cin(gnd),
	.combout(\inst7|dsp5|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp5|Mux2~0 .lut_mask = 16'h02BA;
defparam \inst7|dsp5|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y14_N10
cycloneii_lcell_comb \inst7|dsp5|dsp[4]~2 (
// Equation(s):
// \inst7|dsp5|dsp[4]~2_combout  = (\reset~combout ) # ((\inst7|dsp5|Mux2~0_combout ) # ((!\inst2|fstate.LoadAC~regout  & \inst2|WideOr12~1_combout )))

	.dataa(\reset~combout ),
	.datab(\inst2|fstate.LoadAC~regout ),
	.datac(\inst2|WideOr12~1_combout ),
	.datad(\inst7|dsp5|Mux2~0_combout ),
	.cin(gnd),
	.combout(\inst7|dsp5|dsp[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp5|dsp[4]~2 .lut_mask = 16'hFFBA;
defparam \inst7|dsp5|dsp[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y14_N12
cycloneii_lcell_comb \inst7|dsp5|Mux3~0 (
// Equation(s):
// \inst7|dsp5|Mux3~0_combout  = (\inst|reg [1] & ((\inst|reg [0] & (\inst|reg [2])) # (!\inst|reg [0] & (!\inst|reg [2] & \inst|reg [3])))) # (!\inst|reg [1] & (!\inst|reg [3] & (\inst|reg [0] $ (\inst|reg [2]))))

	.dataa(\inst|reg [0]),
	.datab(\inst|reg [1]),
	.datac(\inst|reg [2]),
	.datad(\inst|reg [3]),
	.cin(gnd),
	.combout(\inst7|dsp5|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp5|Mux3~0 .lut_mask = 16'h8492;
defparam \inst7|dsp5|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y14_N26
cycloneii_lcell_comb \inst7|dsp5|dsp[3]~3 (
// Equation(s):
// \inst7|dsp5|dsp[3]~3_combout  = (\inst7|dsp5|Mux3~0_combout ) # ((\reset~combout ) # ((!\inst2|fstate.LoadAC~regout  & \inst2|WideOr12~1_combout )))

	.dataa(\inst7|dsp5|Mux3~0_combout ),
	.datab(\inst2|fstate.LoadAC~regout ),
	.datac(\inst2|WideOr12~1_combout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\inst7|dsp5|dsp[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp5|dsp[3]~3 .lut_mask = 16'hFFBA;
defparam \inst7|dsp5|dsp[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y14_N4
cycloneii_lcell_comb \inst7|dsp5|Mux4~0 (
// Equation(s):
// \inst7|dsp5|Mux4~0_combout  = (\inst|reg [2] & (\inst|reg [3] & ((\inst|reg [1]) # (!\inst|reg [0])))) # (!\inst|reg [2] & (\inst|reg [0] & (!\inst|reg [1] & !\inst|reg [3])))

	.dataa(\inst|reg [0]),
	.datab(\inst|reg [1]),
	.datac(\inst|reg [2]),
	.datad(\inst|reg [3]),
	.cin(gnd),
	.combout(\inst7|dsp5|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp5|Mux4~0 .lut_mask = 16'hD002;
defparam \inst7|dsp5|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y14_N30
cycloneii_lcell_comb \inst7|dsp5|dsp[2]~4 (
// Equation(s):
// \inst7|dsp5|dsp[2]~4_combout  = (\inst7|dsp5|Mux4~0_combout ) # ((\reset~combout ) # ((\inst2|WideOr12~1_combout  & !\inst2|fstate.LoadAC~regout )))

	.dataa(\inst2|WideOr12~1_combout ),
	.datab(\inst2|fstate.LoadAC~regout ),
	.datac(\inst7|dsp5|Mux4~0_combout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\inst7|dsp5|dsp[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp5|dsp[2]~4 .lut_mask = 16'hFFF2;
defparam \inst7|dsp5|dsp[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y14_N24
cycloneii_lcell_comb \inst7|dsp5|Mux5~0 (
// Equation(s):
// \inst7|dsp5|Mux5~0_combout  = (\inst|reg [0] & ((\inst|reg [1] & ((\inst|reg [3]))) # (!\inst|reg [1] & (\inst|reg [2] & !\inst|reg [3])))) # (!\inst|reg [0] & ((\inst|reg [3] & ((\inst|reg [2]))) # (!\inst|reg [3] & (\inst|reg [1]))))

	.dataa(\inst|reg [0]),
	.datab(\inst|reg [1]),
	.datac(\inst|reg [2]),
	.datad(\inst|reg [3]),
	.cin(gnd),
	.combout(\inst7|dsp5|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp5|Mux5~0 .lut_mask = 16'hD864;
defparam \inst7|dsp5|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y14_N18
cycloneii_lcell_comb \inst7|dsp5|dsp[1]~5 (
// Equation(s):
// \inst7|dsp5|dsp[1]~5_combout  = (\inst7|dsp5|Mux5~0_combout ) # ((\reset~combout ) # ((!\inst2|fstate.LoadAC~regout  & \inst2|WideOr12~1_combout )))

	.dataa(\inst7|dsp5|Mux5~0_combout ),
	.datab(\inst2|fstate.LoadAC~regout ),
	.datac(\inst2|WideOr12~1_combout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\inst7|dsp5|dsp[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp5|dsp[1]~5 .lut_mask = 16'hFFBA;
defparam \inst7|dsp5|dsp[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y14_N16
cycloneii_lcell_comb \inst7|dsp5|Mux6~0 (
// Equation(s):
// \inst7|dsp5|Mux6~0_combout  = (\inst|reg [0] & (\inst|reg [3] & (\inst|reg [1] $ (\inst|reg [2])))) # (!\inst|reg [0] & (!\inst|reg [1] & (\inst|reg [2] & !\inst|reg [3])))

	.dataa(\inst|reg [0]),
	.datab(\inst|reg [1]),
	.datac(\inst|reg [2]),
	.datad(\inst|reg [3]),
	.cin(gnd),
	.combout(\inst7|dsp5|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp5|Mux6~0 .lut_mask = 16'h2810;
defparam \inst7|dsp5|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y13_N24
cycloneii_lcell_comb \inst7|dsp5|dsp[0]~6 (
// Equation(s):
// \inst7|dsp5|dsp[0]~6_combout  = (\inst7|dsp5|Mux6~0_combout ) # ((\reset~combout ) # ((!\inst2|fstate.LoadAC~regout  & \inst2|WideOr12~1_combout )))

	.dataa(\inst7|dsp5|Mux6~0_combout ),
	.datab(\inst2|fstate.LoadAC~regout ),
	.datac(\reset~combout ),
	.datad(\inst2|WideOr12~1_combout ),
	.cin(gnd),
	.combout(\inst7|dsp5|dsp[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp5|dsp[0]~6 .lut_mask = 16'hFBFA;
defparam \inst7|dsp5|dsp[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y13_N2
cycloneii_lcell_comb \inst7|dsp4|Mux0~0 (
// Equation(s):
// \inst7|dsp4|Mux0~0_combout  = (\inst|reg [4] & ((\inst|reg [7]) # (\inst|reg [6] $ (\inst|reg [5])))) # (!\inst|reg [4] & ((\inst|reg [5]) # (\inst|reg [7] $ (\inst|reg [6]))))

	.dataa(\inst|reg [7]),
	.datab(\inst|reg [6]),
	.datac(\inst|reg [4]),
	.datad(\inst|reg [5]),
	.cin(gnd),
	.combout(\inst7|dsp4|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp4|Mux0~0 .lut_mask = 16'hBFE6;
defparam \inst7|dsp4|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y13_N0
cycloneii_lcell_comb \inst7|dsp4|dsp[6]~0 (
// Equation(s):
// \inst7|dsp4|dsp[6]~0_combout  = (!\reset~combout  & (!\inst7|dsp4|Mux0~0_combout  & ((\inst2|fstate.LoadAC~regout ) # (!\inst2|WideOr12~1_combout ))))

	.dataa(\reset~combout ),
	.datab(\inst2|WideOr12~1_combout ),
	.datac(\inst2|fstate.LoadAC~regout ),
	.datad(\inst7|dsp4|Mux0~0_combout ),
	.cin(gnd),
	.combout(\inst7|dsp4|dsp[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp4|dsp[6]~0 .lut_mask = 16'h0051;
defparam \inst7|dsp4|dsp[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y13_N30
cycloneii_lcell_comb \inst7|dsp4|Mux1~0 (
// Equation(s):
// \inst7|dsp4|Mux1~0_combout  = (\inst|reg [6] & (\inst|reg [4] & (\inst|reg [7] $ (\inst|reg [5])))) # (!\inst|reg [6] & (!\inst|reg [7] & ((\inst|reg [4]) # (\inst|reg [5]))))

	.dataa(\inst|reg [7]),
	.datab(\inst|reg [6]),
	.datac(\inst|reg [4]),
	.datad(\inst|reg [5]),
	.cin(gnd),
	.combout(\inst7|dsp4|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp4|Mux1~0 .lut_mask = 16'h5190;
defparam \inst7|dsp4|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y13_N12
cycloneii_lcell_comb \inst7|dsp4|dsp[5]~1 (
// Equation(s):
// \inst7|dsp4|dsp[5]~1_combout  = (\reset~combout ) # ((\inst7|dsp4|Mux1~0_combout ) # ((\inst2|WideOr12~1_combout  & !\inst2|fstate.LoadAC~regout )))

	.dataa(\reset~combout ),
	.datab(\inst2|WideOr12~1_combout ),
	.datac(\inst2|fstate.LoadAC~regout ),
	.datad(\inst7|dsp4|Mux1~0_combout ),
	.cin(gnd),
	.combout(\inst7|dsp4|dsp[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp4|dsp[5]~1 .lut_mask = 16'hFFAE;
defparam \inst7|dsp4|dsp[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y13_N22
cycloneii_lcell_comb \inst7|dsp4|Mux2~0 (
// Equation(s):
// \inst7|dsp4|Mux2~0_combout  = (\inst|reg [5] & (!\inst|reg [7] & ((\inst|reg [4])))) # (!\inst|reg [5] & ((\inst|reg [6] & (!\inst|reg [7])) # (!\inst|reg [6] & ((\inst|reg [4])))))

	.dataa(\inst|reg [7]),
	.datab(\inst|reg [6]),
	.datac(\inst|reg [4]),
	.datad(\inst|reg [5]),
	.cin(gnd),
	.combout(\inst7|dsp4|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp4|Mux2~0 .lut_mask = 16'h5074;
defparam \inst7|dsp4|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y13_N16
cycloneii_lcell_comb \inst7|dsp4|dsp[4]~2 (
// Equation(s):
// \inst7|dsp4|dsp[4]~2_combout  = (\reset~combout ) # ((\inst7|dsp4|Mux2~0_combout ) # ((\inst2|WideOr12~1_combout  & !\inst2|fstate.LoadAC~regout )))

	.dataa(\reset~combout ),
	.datab(\inst2|WideOr12~1_combout ),
	.datac(\inst2|fstate.LoadAC~regout ),
	.datad(\inst7|dsp4|Mux2~0_combout ),
	.cin(gnd),
	.combout(\inst7|dsp4|dsp[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp4|dsp[4]~2 .lut_mask = 16'hFFAE;
defparam \inst7|dsp4|dsp[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y13_N26
cycloneii_lcell_comb \inst7|dsp4|Mux3~0 (
// Equation(s):
// \inst7|dsp4|Mux3~0_combout  = (\inst|reg [5] & ((\inst|reg [6] & ((\inst|reg [4]))) # (!\inst|reg [6] & (\inst|reg [7] & !\inst|reg [4])))) # (!\inst|reg [5] & (!\inst|reg [7] & (\inst|reg [6] $ (\inst|reg [4]))))

	.dataa(\inst|reg [7]),
	.datab(\inst|reg [6]),
	.datac(\inst|reg [4]),
	.datad(\inst|reg [5]),
	.cin(gnd),
	.combout(\inst7|dsp4|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp4|Mux3~0 .lut_mask = 16'hC214;
defparam \inst7|dsp4|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y13_N28
cycloneii_lcell_comb \inst7|dsp4|dsp[3]~3 (
// Equation(s):
// \inst7|dsp4|dsp[3]~3_combout  = (\reset~combout ) # ((\inst7|dsp4|Mux3~0_combout ) # ((\inst2|WideOr12~1_combout  & !\inst2|fstate.LoadAC~regout )))

	.dataa(\reset~combout ),
	.datab(\inst2|WideOr12~1_combout ),
	.datac(\inst2|fstate.LoadAC~regout ),
	.datad(\inst7|dsp4|Mux3~0_combout ),
	.cin(gnd),
	.combout(\inst7|dsp4|dsp[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp4|dsp[3]~3 .lut_mask = 16'hFFAE;
defparam \inst7|dsp4|dsp[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y13_N10
cycloneii_lcell_comb \inst7|dsp4|Mux4~0 (
// Equation(s):
// \inst7|dsp4|Mux4~0_combout  = (\inst|reg [7] & (\inst|reg [6] & ((\inst|reg [5]) # (!\inst|reg [4])))) # (!\inst|reg [7] & (!\inst|reg [6] & (\inst|reg [4] & !\inst|reg [5])))

	.dataa(\inst|reg [7]),
	.datab(\inst|reg [6]),
	.datac(\inst|reg [4]),
	.datad(\inst|reg [5]),
	.cin(gnd),
	.combout(\inst7|dsp4|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp4|Mux4~0 .lut_mask = 16'h8818;
defparam \inst7|dsp4|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y13_N20
cycloneii_lcell_comb \inst7|dsp4|dsp[2]~4 (
// Equation(s):
// \inst7|dsp4|dsp[2]~4_combout  = (\inst7|dsp4|Mux4~0_combout ) # ((\reset~combout ) # ((!\inst2|fstate.LoadAC~regout  & \inst2|WideOr12~1_combout )))

	.dataa(\inst7|dsp4|Mux4~0_combout ),
	.datab(\inst2|fstate.LoadAC~regout ),
	.datac(\reset~combout ),
	.datad(\inst2|WideOr12~1_combout ),
	.cin(gnd),
	.combout(\inst7|dsp4|dsp[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp4|dsp[2]~4 .lut_mask = 16'hFBFA;
defparam \inst7|dsp4|dsp[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y13_N6
cycloneii_lcell_comb \inst7|dsp4|Mux5~0 (
// Equation(s):
// \inst7|dsp4|Mux5~0_combout  = (\inst|reg [7] & ((\inst|reg [4] & ((\inst|reg [5]))) # (!\inst|reg [4] & (\inst|reg [6])))) # (!\inst|reg [7] & ((\inst|reg [4] & (\inst|reg [6] & !\inst|reg [5])) # (!\inst|reg [4] & ((\inst|reg [5])))))

	.dataa(\inst|reg [7]),
	.datab(\inst|reg [6]),
	.datac(\inst|reg [4]),
	.datad(\inst|reg [5]),
	.cin(gnd),
	.combout(\inst7|dsp4|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp4|Mux5~0 .lut_mask = 16'hAD48;
defparam \inst7|dsp4|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y13_N4
cycloneii_lcell_comb \inst7|dsp4|dsp[1]~5 (
// Equation(s):
// \inst7|dsp4|dsp[1]~5_combout  = (\inst7|dsp4|Mux5~0_combout ) # ((\reset~combout ) # ((!\inst2|fstate.LoadAC~regout  & \inst2|WideOr12~1_combout )))

	.dataa(\inst7|dsp4|Mux5~0_combout ),
	.datab(\inst2|fstate.LoadAC~regout ),
	.datac(\reset~combout ),
	.datad(\inst2|WideOr12~1_combout ),
	.cin(gnd),
	.combout(\inst7|dsp4|dsp[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp4|dsp[1]~5 .lut_mask = 16'hFBFA;
defparam \inst7|dsp4|dsp[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y13_N18
cycloneii_lcell_comb \inst7|dsp4|Mux6~0 (
// Equation(s):
// \inst7|dsp4|Mux6~0_combout  = (\inst|reg [7] & (\inst|reg [4] & (\inst|reg [6] $ (\inst|reg [5])))) # (!\inst|reg [7] & (\inst|reg [6] & (!\inst|reg [4] & !\inst|reg [5])))

	.dataa(\inst|reg [7]),
	.datab(\inst|reg [6]),
	.datac(\inst|reg [4]),
	.datad(\inst|reg [5]),
	.cin(gnd),
	.combout(\inst7|dsp4|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp4|Mux6~0 .lut_mask = 16'h2084;
defparam \inst7|dsp4|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y13_N8
cycloneii_lcell_comb \inst7|dsp4|dsp[0]~6 (
// Equation(s):
// \inst7|dsp4|dsp[0]~6_combout  = (\reset~combout ) # ((\inst7|dsp4|Mux6~0_combout ) # ((\inst2|WideOr12~1_combout  & !\inst2|fstate.LoadAC~regout )))

	.dataa(\reset~combout ),
	.datab(\inst2|WideOr12~1_combout ),
	.datac(\inst2|fstate.LoadAC~regout ),
	.datad(\inst7|dsp4|Mux6~0_combout ),
	.cin(gnd),
	.combout(\inst7|dsp4|dsp[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp4|dsp[0]~6 .lut_mask = 16'hFFAE;
defparam \inst7|dsp4|dsp[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N24
cycloneii_lcell_comb \inst7|dsp3|Mux0~0 (
// Equation(s):
// \inst7|dsp3|Mux0~0_combout  = (\inst25|reg [0] & ((\inst25|reg [3]) # (\inst25|reg [2] $ (\inst25|reg [1])))) # (!\inst25|reg [0] & ((\inst25|reg [1]) # (\inst25|reg [2] $ (\inst25|reg [3]))))

	.dataa(\inst25|reg [2]),
	.datab(\inst25|reg [0]),
	.datac(\inst25|reg [1]),
	.datad(\inst25|reg [3]),
	.cin(gnd),
	.combout(\inst7|dsp3|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp3|Mux0~0 .lut_mask = 16'hFD7A;
defparam \inst7|dsp3|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N14
cycloneii_lcell_comb \inst7|dsp3|dsp[6]~0 (
// Equation(s):
// \inst7|dsp3|dsp[6]~0_combout  = (!\reset~combout  & (!\inst7|dsp3|Mux0~0_combout  & ((\inst2|fstate.LoadAC~regout ) # (!\inst2|WideOr12~1_combout ))))

	.dataa(\inst2|fstate.LoadAC~regout ),
	.datab(\inst2|WideOr12~1_combout ),
	.datac(\reset~combout ),
	.datad(\inst7|dsp3|Mux0~0_combout ),
	.cin(gnd),
	.combout(\inst7|dsp3|dsp[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp3|dsp[6]~0 .lut_mask = 16'h000B;
defparam \inst7|dsp3|dsp[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N12
cycloneii_lcell_comb \inst7|dsp3|Mux1~0 (
// Equation(s):
// \inst7|dsp3|Mux1~0_combout  = (\inst25|reg [2] & (\inst25|reg [0] & (\inst25|reg [1] $ (\inst25|reg [3])))) # (!\inst25|reg [2] & (!\inst25|reg [3] & ((\inst25|reg [0]) # (\inst25|reg [1]))))

	.dataa(\inst25|reg [2]),
	.datab(\inst25|reg [0]),
	.datac(\inst25|reg [1]),
	.datad(\inst25|reg [3]),
	.cin(gnd),
	.combout(\inst7|dsp3|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp3|Mux1~0 .lut_mask = 16'h08D4;
defparam \inst7|dsp3|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N10
cycloneii_lcell_comb \inst7|dsp3|dsp[5]~1 (
// Equation(s):
// \inst7|dsp3|dsp[5]~1_combout  = (\reset~combout ) # ((\inst7|dsp3|Mux1~0_combout ) # ((!\inst2|fstate.LoadAC~regout  & \inst2|WideOr12~1_combout )))

	.dataa(\inst2|fstate.LoadAC~regout ),
	.datab(\inst2|WideOr12~1_combout ),
	.datac(\reset~combout ),
	.datad(\inst7|dsp3|Mux1~0_combout ),
	.cin(gnd),
	.combout(\inst7|dsp3|dsp[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp3|dsp[5]~1 .lut_mask = 16'hFFF4;
defparam \inst7|dsp3|dsp[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N0
cycloneii_lcell_comb \inst7|dsp3|Mux2~0 (
// Equation(s):
// \inst7|dsp3|Mux2~0_combout  = (\inst25|reg [1] & (((\inst25|reg [0] & !\inst25|reg [3])))) # (!\inst25|reg [1] & ((\inst25|reg [2] & ((!\inst25|reg [3]))) # (!\inst25|reg [2] & (\inst25|reg [0]))))

	.dataa(\inst25|reg [2]),
	.datab(\inst25|reg [0]),
	.datac(\inst25|reg [1]),
	.datad(\inst25|reg [3]),
	.cin(gnd),
	.combout(\inst7|dsp3|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp3|Mux2~0 .lut_mask = 16'h04CE;
defparam \inst7|dsp3|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N30
cycloneii_lcell_comb \inst7|dsp3|dsp[4]~2 (
// Equation(s):
// \inst7|dsp3|dsp[4]~2_combout  = (\reset~combout ) # ((\inst7|dsp3|Mux2~0_combout ) # ((!\inst2|fstate.LoadAC~regout  & \inst2|WideOr12~1_combout )))

	.dataa(\inst2|fstate.LoadAC~regout ),
	.datab(\inst2|WideOr12~1_combout ),
	.datac(\reset~combout ),
	.datad(\inst7|dsp3|Mux2~0_combout ),
	.cin(gnd),
	.combout(\inst7|dsp3|dsp[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp3|dsp[4]~2 .lut_mask = 16'hFFF4;
defparam \inst7|dsp3|dsp[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N28
cycloneii_lcell_comb \inst7|dsp3|Mux3~0 (
// Equation(s):
// \inst7|dsp3|Mux3~0_combout  = (\inst25|reg [1] & ((\inst25|reg [2] & (\inst25|reg [0])) # (!\inst25|reg [2] & (!\inst25|reg [0] & \inst25|reg [3])))) # (!\inst25|reg [1] & (!\inst25|reg [3] & (\inst25|reg [2] $ (\inst25|reg [0]))))

	.dataa(\inst25|reg [2]),
	.datab(\inst25|reg [0]),
	.datac(\inst25|reg [1]),
	.datad(\inst25|reg [3]),
	.cin(gnd),
	.combout(\inst7|dsp3|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp3|Mux3~0 .lut_mask = 16'h9086;
defparam \inst7|dsp3|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N26
cycloneii_lcell_comb \inst7|dsp3|dsp[3]~3 (
// Equation(s):
// \inst7|dsp3|dsp[3]~3_combout  = (\reset~combout ) # ((\inst7|dsp3|Mux3~0_combout ) # ((!\inst2|fstate.LoadAC~regout  & \inst2|WideOr12~1_combout )))

	.dataa(\inst2|fstate.LoadAC~regout ),
	.datab(\inst2|WideOr12~1_combout ),
	.datac(\reset~combout ),
	.datad(\inst7|dsp3|Mux3~0_combout ),
	.cin(gnd),
	.combout(\inst7|dsp3|dsp[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp3|dsp[3]~3 .lut_mask = 16'hFFF4;
defparam \inst7|dsp3|dsp[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N4
cycloneii_lcell_comb \inst7|dsp3|Mux4~0 (
// Equation(s):
// \inst7|dsp3|Mux4~0_combout  = (\inst25|reg [2] & (\inst25|reg [3] & ((\inst25|reg [1]) # (!\inst25|reg [0])))) # (!\inst25|reg [2] & (\inst25|reg [0] & (!\inst25|reg [1] & !\inst25|reg [3])))

	.dataa(\inst25|reg [2]),
	.datab(\inst25|reg [0]),
	.datac(\inst25|reg [1]),
	.datad(\inst25|reg [3]),
	.cin(gnd),
	.combout(\inst7|dsp3|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp3|Mux4~0 .lut_mask = 16'hA204;
defparam \inst7|dsp3|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N6
cycloneii_lcell_comb \inst7|dsp3|dsp[2]~4 (
// Equation(s):
// \inst7|dsp3|dsp[2]~4_combout  = (\inst7|dsp3|Mux4~0_combout ) # ((\reset~combout ) # ((!\inst2|fstate.LoadAC~regout  & \inst2|WideOr12~1_combout )))

	.dataa(\inst2|fstate.LoadAC~regout ),
	.datab(\inst7|dsp3|Mux4~0_combout ),
	.datac(\reset~combout ),
	.datad(\inst2|WideOr12~1_combout ),
	.cin(gnd),
	.combout(\inst7|dsp3|dsp[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp3|dsp[2]~4 .lut_mask = 16'hFDFC;
defparam \inst7|dsp3|dsp[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N20
cycloneii_lcell_comb \inst7|dsp3|Mux5~0 (
// Equation(s):
// \inst7|dsp3|Mux5~0_combout  = (\inst25|reg [0] & ((\inst25|reg [1] & ((\inst25|reg [3]))) # (!\inst25|reg [1] & (\inst25|reg [2] & !\inst25|reg [3])))) # (!\inst25|reg [0] & ((\inst25|reg [3] & (\inst25|reg [2])) # (!\inst25|reg [3] & ((\inst25|reg 
// [1])))))

	.dataa(\inst25|reg [2]),
	.datab(\inst25|reg [0]),
	.datac(\inst25|reg [1]),
	.datad(\inst25|reg [3]),
	.cin(gnd),
	.combout(\inst7|dsp3|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp3|Mux5~0 .lut_mask = 16'hE238;
defparam \inst7|dsp3|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N22
cycloneii_lcell_comb \inst7|dsp3|dsp[1]~5 (
// Equation(s):
// \inst7|dsp3|dsp[1]~5_combout  = (\reset~combout ) # ((\inst7|dsp3|Mux5~0_combout ) # ((!\inst2|fstate.LoadAC~regout  & \inst2|WideOr12~1_combout )))

	.dataa(\inst2|fstate.LoadAC~regout ),
	.datab(\reset~combout ),
	.datac(\inst7|dsp3|Mux5~0_combout ),
	.datad(\inst2|WideOr12~1_combout ),
	.cin(gnd),
	.combout(\inst7|dsp3|dsp[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp3|dsp[1]~5 .lut_mask = 16'hFDFC;
defparam \inst7|dsp3|dsp[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y27_N6
cycloneii_lcell_comb \inst7|dsp3|Mux6~0 (
// Equation(s):
// \inst7|dsp3|Mux6~0_combout  = (\inst25|reg [0] & (\inst25|reg [3] & (\inst25|reg [2] $ (\inst25|reg [1])))) # (!\inst25|reg [0] & (\inst25|reg [2] & (!\inst25|reg [3] & !\inst25|reg [1])))

	.dataa(\inst25|reg [0]),
	.datab(\inst25|reg [2]),
	.datac(\inst25|reg [3]),
	.datad(\inst25|reg [1]),
	.cin(gnd),
	.combout(\inst7|dsp3|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp3|Mux6~0 .lut_mask = 16'h2084;
defparam \inst7|dsp3|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N16
cycloneii_lcell_comb \inst7|dsp3|dsp[0]~6 (
// Equation(s):
// \inst7|dsp3|dsp[0]~6_combout  = (\reset~combout ) # ((\inst7|dsp3|Mux6~0_combout ) # ((!\inst2|fstate.LoadAC~regout  & \inst2|WideOr12~1_combout )))

	.dataa(\inst2|fstate.LoadAC~regout ),
	.datab(\inst2|WideOr12~1_combout ),
	.datac(\reset~combout ),
	.datad(\inst7|dsp3|Mux6~0_combout ),
	.cin(gnd),
	.combout(\inst7|dsp3|dsp[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp3|dsp[0]~6 .lut_mask = 16'hFFF4;
defparam \inst7|dsp3|dsp[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N20
cycloneii_lcell_comb \inst7|dsp1|Mux0~0 (
// Equation(s):
// \inst7|dsp1|Mux0~0_combout  = (\inst4|saida [4] & ((\inst4|saida [7]) # (\inst4|saida [6] $ (\inst4|saida [5])))) # (!\inst4|saida [4] & ((\inst4|saida [5]) # (\inst4|saida [6] $ (\inst4|saida [7]))))

	.dataa(\inst4|saida [6]),
	.datab(\inst4|saida [7]),
	.datac(\inst4|saida [4]),
	.datad(\inst4|saida [5]),
	.cin(gnd),
	.combout(\inst7|dsp1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp1|Mux0~0 .lut_mask = 16'hDFE6;
defparam \inst7|dsp1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N2
cycloneii_lcell_comb \inst7|dsp1|dsp[6]~14 (
// Equation(s):
// \inst7|dsp1|dsp[6]~14_combout  = (!\inst7|dsp1|Mux0~0_combout  & (!\reset~combout  & ((\inst2|fstate.LoadAC~regout ) # (!\inst2|WideOr12~1_combout ))))

	.dataa(\inst2|WideOr12~1_combout ),
	.datab(\inst7|dsp1|Mux0~0_combout ),
	.datac(\inst2|fstate.LoadAC~regout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\inst7|dsp1|dsp[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp1|dsp[6]~14 .lut_mask = 16'h0031;
defparam \inst7|dsp1|dsp[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N18
cycloneii_lcell_comb \inst7|dsp1|Mux1~0 (
// Equation(s):
// \inst7|dsp1|Mux1~0_combout  = (\inst4|saida [6] & (\inst4|saida [4] & (\inst4|saida [7] $ (\inst4|saida [5])))) # (!\inst4|saida [6] & (!\inst4|saida [7] & ((\inst4|saida [4]) # (\inst4|saida [5]))))

	.dataa(\inst4|saida [6]),
	.datab(\inst4|saida [7]),
	.datac(\inst4|saida [4]),
	.datad(\inst4|saida [5]),
	.cin(gnd),
	.combout(\inst7|dsp1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp1|Mux1~0 .lut_mask = 16'h3190;
defparam \inst7|dsp1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N16
cycloneii_lcell_comb \inst7|dsp1|dsp[5]~15 (
// Equation(s):
// \inst7|dsp1|dsp[5]~15_combout  = (\inst7|dsp1|Mux1~0_combout ) # ((\reset~combout ) # ((\inst2|WideOr12~1_combout  & !\inst2|fstate.LoadAC~regout )))

	.dataa(\inst2|WideOr12~1_combout ),
	.datab(\inst7|dsp1|Mux1~0_combout ),
	.datac(\inst2|fstate.LoadAC~regout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\inst7|dsp1|dsp[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp1|dsp[5]~15 .lut_mask = 16'hFFCE;
defparam \inst7|dsp1|dsp[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N30
cycloneii_lcell_comb \inst7|dsp1|Mux2~0 (
// Equation(s):
// \inst7|dsp1|Mux2~0_combout  = (\inst4|saida [5] & (\inst4|saida [4] & ((!\inst4|saida [7])))) # (!\inst4|saida [5] & ((\inst4|saida [6] & ((!\inst4|saida [7]))) # (!\inst4|saida [6] & (\inst4|saida [4]))))

	.dataa(\inst4|saida [5]),
	.datab(\inst4|saida [4]),
	.datac(\inst4|saida [6]),
	.datad(\inst4|saida [7]),
	.cin(gnd),
	.combout(\inst7|dsp1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp1|Mux2~0 .lut_mask = 16'h04DC;
defparam \inst7|dsp1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N18
cycloneii_lcell_comb \inst7|dsp1|dsp[4]~16 (
// Equation(s):
// \inst7|dsp1|dsp[4]~16_combout  = (\inst7|dsp1|Mux2~0_combout ) # ((\reset~combout ) # ((!\inst2|fstate.LoadAC~regout  & \inst2|WideOr12~1_combout )))

	.dataa(\inst2|fstate.LoadAC~regout ),
	.datab(\inst7|dsp1|Mux2~0_combout ),
	.datac(\reset~combout ),
	.datad(\inst2|WideOr12~1_combout ),
	.cin(gnd),
	.combout(\inst7|dsp1|dsp[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp1|dsp[4]~16 .lut_mask = 16'hFDFC;
defparam \inst7|dsp1|dsp[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N20
cycloneii_lcell_comb \inst7|dsp1|Mux3~0 (
// Equation(s):
// \inst7|dsp1|Mux3~0_combout  = (\inst4|saida [5] & ((\inst4|saida [4] & (\inst4|saida [6])) # (!\inst4|saida [4] & (!\inst4|saida [6] & \inst4|saida [7])))) # (!\inst4|saida [5] & (!\inst4|saida [7] & (\inst4|saida [4] $ (\inst4|saida [6]))))

	.dataa(\inst4|saida [5]),
	.datab(\inst4|saida [4]),
	.datac(\inst4|saida [6]),
	.datad(\inst4|saida [7]),
	.cin(gnd),
	.combout(\inst7|dsp1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp1|Mux3~0 .lut_mask = 16'h8294;
defparam \inst7|dsp1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N8
cycloneii_lcell_comb \inst7|dsp1|dsp[3]~17 (
// Equation(s):
// \inst7|dsp1|dsp[3]~17_combout  = (\reset~combout ) # ((\inst7|dsp1|Mux3~0_combout ) # ((!\inst2|fstate.LoadAC~regout  & \inst2|WideOr12~1_combout )))

	.dataa(\inst2|fstate.LoadAC~regout ),
	.datab(\inst2|WideOr12~1_combout ),
	.datac(\reset~combout ),
	.datad(\inst7|dsp1|Mux3~0_combout ),
	.cin(gnd),
	.combout(\inst7|dsp1|dsp[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp1|dsp[3]~17 .lut_mask = 16'hFFF4;
defparam \inst7|dsp1|dsp[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N24
cycloneii_lcell_comb \inst7|dsp1|Mux4~0 (
// Equation(s):
// \inst7|dsp1|Mux4~0_combout  = (\inst4|saida [6] & (\inst4|saida [7] & ((\inst4|saida [5]) # (!\inst4|saida [4])))) # (!\inst4|saida [6] & (!\inst4|saida [7] & (\inst4|saida [4] & !\inst4|saida [5])))

	.dataa(\inst4|saida [6]),
	.datab(\inst4|saida [7]),
	.datac(\inst4|saida [4]),
	.datad(\inst4|saida [5]),
	.cin(gnd),
	.combout(\inst7|dsp1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp1|Mux4~0 .lut_mask = 16'h8818;
defparam \inst7|dsp1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N0
cycloneii_lcell_comb \inst7|dsp1|dsp[2]~18 (
// Equation(s):
// \inst7|dsp1|dsp[2]~18_combout  = (\reset~combout ) # ((\inst7|dsp1|Mux4~0_combout ) # ((!\inst2|fstate.LoadAC~regout  & \inst2|WideOr12~1_combout )))

	.dataa(\inst2|fstate.LoadAC~regout ),
	.datab(\reset~combout ),
	.datac(\inst2|WideOr12~1_combout ),
	.datad(\inst7|dsp1|Mux4~0_combout ),
	.cin(gnd),
	.combout(\inst7|dsp1|dsp[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp1|dsp[2]~18 .lut_mask = 16'hFFDC;
defparam \inst7|dsp1|dsp[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N2
cycloneii_lcell_comb \inst7|dsp1|Mux5~0 (
// Equation(s):
// \inst7|dsp1|Mux5~0_combout  = (\inst4|saida [5] & ((\inst4|saida [4] & ((\inst4|saida [7]))) # (!\inst4|saida [4] & ((\inst4|saida [6]) # (!\inst4|saida [7]))))) # (!\inst4|saida [5] & (\inst4|saida [6] & (\inst4|saida [4] $ (\inst4|saida [7]))))

	.dataa(\inst4|saida [5]),
	.datab(\inst4|saida [4]),
	.datac(\inst4|saida [6]),
	.datad(\inst4|saida [7]),
	.cin(gnd),
	.combout(\inst7|dsp1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp1|Mux5~0 .lut_mask = 16'hB862;
defparam \inst7|dsp1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N2
cycloneii_lcell_comb \inst7|dsp1|dsp[1]~19 (
// Equation(s):
// \inst7|dsp1|dsp[1]~19_combout  = (\reset~combout ) # ((\inst7|dsp1|Mux5~0_combout ) # ((!\inst2|fstate.LoadAC~regout  & \inst2|WideOr12~1_combout )))

	.dataa(\inst2|fstate.LoadAC~regout ),
	.datab(\inst2|WideOr12~1_combout ),
	.datac(\reset~combout ),
	.datad(\inst7|dsp1|Mux5~0_combout ),
	.cin(gnd),
	.combout(\inst7|dsp1|dsp[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp1|dsp[1]~19 .lut_mask = 16'hFFF4;
defparam \inst7|dsp1|dsp[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N22
cycloneii_lcell_comb \inst7|dsp1|Mux6~0 (
// Equation(s):
// \inst7|dsp1|Mux6~0_combout  = (\inst4|saida [6] & (!\inst4|saida [5] & (\inst4|saida [7] $ (!\inst4|saida [4])))) # (!\inst4|saida [6] & (\inst4|saida [7] & (\inst4|saida [4] & \inst4|saida [5])))

	.dataa(\inst4|saida [6]),
	.datab(\inst4|saida [7]),
	.datac(\inst4|saida [4]),
	.datad(\inst4|saida [5]),
	.cin(gnd),
	.combout(\inst7|dsp1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp1|Mux6~0 .lut_mask = 16'h4082;
defparam \inst7|dsp1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N10
cycloneii_lcell_comb \inst7|dsp1|dsp[0]~20 (
// Equation(s):
// \inst7|dsp1|dsp[0]~20_combout  = (\reset~combout ) # ((\inst7|dsp1|Mux6~0_combout ) # ((!\inst2|fstate.LoadAC~regout  & \inst2|WideOr12~1_combout )))

	.dataa(\inst2|fstate.LoadAC~regout ),
	.datab(\inst2|WideOr12~1_combout ),
	.datac(\reset~combout ),
	.datad(\inst7|dsp1|Mux6~0_combout ),
	.cin(gnd),
	.combout(\inst7|dsp1|dsp[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp1|dsp[0]~20 .lut_mask = 16'hFFF4;
defparam \inst7|dsp1|dsp[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N4
cycloneii_lcell_comb \inst7|dsp2|Mux0~0 (
// Equation(s):
// \inst7|dsp2|Mux0~0_combout  = (\inst4|saida [0] & ((\inst4|saida [3]) # (\inst4|saida [1] $ (\inst4|saida [2])))) # (!\inst4|saida [0] & ((\inst4|saida [1]) # (\inst4|saida [3] $ (\inst4|saida [2]))))

	.dataa(\inst4|saida [3]),
	.datab(\inst4|saida [0]),
	.datac(\inst4|saida [1]),
	.datad(\inst4|saida [2]),
	.cin(gnd),
	.combout(\inst7|dsp2|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp2|Mux0~0 .lut_mask = 16'hBDFA;
defparam \inst7|dsp2|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N18
cycloneii_lcell_comb \inst7|dsp2|dsp[6]~14 (
// Equation(s):
// \inst7|dsp2|dsp[6]~14_combout  = (!\inst7|dsp2|Mux0~0_combout  & (!\reset~combout  & ((\inst2|fstate.LoadAC~regout ) # (!\inst2|WideOr12~1_combout ))))

	.dataa(\inst2|WideOr12~1_combout ),
	.datab(\inst2|fstate.LoadAC~regout ),
	.datac(\inst7|dsp2|Mux0~0_combout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\inst7|dsp2|dsp[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp2|dsp[6]~14 .lut_mask = 16'h000D;
defparam \inst7|dsp2|dsp[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N22
cycloneii_lcell_comb \inst7|dsp2|Mux1~0 (
// Equation(s):
// \inst7|dsp2|Mux1~0_combout  = (\inst4|saida [0] & (\inst4|saida [3] $ (((\inst4|saida [1]) # (!\inst4|saida [2]))))) # (!\inst4|saida [0] & (!\inst4|saida [3] & (\inst4|saida [1] & !\inst4|saida [2])))

	.dataa(\inst4|saida [3]),
	.datab(\inst4|saida [0]),
	.datac(\inst4|saida [1]),
	.datad(\inst4|saida [2]),
	.cin(gnd),
	.combout(\inst7|dsp2|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp2|Mux1~0 .lut_mask = 16'h4854;
defparam \inst7|dsp2|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N12
cycloneii_lcell_comb \inst7|dsp2|dsp[5]~15 (
// Equation(s):
// \inst7|dsp2|dsp[5]~15_combout  = (\inst7|dsp2|Mux1~0_combout ) # ((\reset~combout ) # ((\inst2|WideOr12~1_combout  & !\inst2|fstate.LoadAC~regout )))

	.dataa(\inst2|WideOr12~1_combout ),
	.datab(\inst7|dsp2|Mux1~0_combout ),
	.datac(\inst2|fstate.LoadAC~regout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\inst7|dsp2|dsp[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp2|dsp[5]~15 .lut_mask = 16'hFFCE;
defparam \inst7|dsp2|dsp[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N20
cycloneii_lcell_comb \inst7|dsp2|Mux2~0 (
// Equation(s):
// \inst7|dsp2|Mux2~0_combout  = (\inst4|saida [1] & (!\inst4|saida [3] & (\inst4|saida [0]))) # (!\inst4|saida [1] & ((\inst4|saida [2] & (!\inst4|saida [3])) # (!\inst4|saida [2] & ((\inst4|saida [0])))))

	.dataa(\inst4|saida [3]),
	.datab(\inst4|saida [0]),
	.datac(\inst4|saida [1]),
	.datad(\inst4|saida [2]),
	.cin(gnd),
	.combout(\inst7|dsp2|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp2|Mux2~0 .lut_mask = 16'h454C;
defparam \inst7|dsp2|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N14
cycloneii_lcell_comb \inst7|dsp2|dsp[4]~16 (
// Equation(s):
// \inst7|dsp2|dsp[4]~16_combout  = (\inst7|dsp2|Mux2~0_combout ) # ((\reset~combout ) # ((\inst2|WideOr12~1_combout  & !\inst2|fstate.LoadAC~regout )))

	.dataa(\inst2|WideOr12~1_combout ),
	.datab(\inst2|fstate.LoadAC~regout ),
	.datac(\inst7|dsp2|Mux2~0_combout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\inst7|dsp2|dsp[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp2|dsp[4]~16 .lut_mask = 16'hFFF2;
defparam \inst7|dsp2|dsp[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N30
cycloneii_lcell_comb \inst7|dsp2|Mux3~0 (
// Equation(s):
// \inst7|dsp2|Mux3~0_combout  = (\inst4|saida [1] & ((\inst4|saida [0] & ((\inst4|saida [2]))) # (!\inst4|saida [0] & (\inst4|saida [3] & !\inst4|saida [2])))) # (!\inst4|saida [1] & (!\inst4|saida [3] & (\inst4|saida [0] $ (\inst4|saida [2]))))

	.dataa(\inst4|saida [3]),
	.datab(\inst4|saida [0]),
	.datac(\inst4|saida [1]),
	.datad(\inst4|saida [2]),
	.cin(gnd),
	.combout(\inst7|dsp2|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp2|Mux3~0 .lut_mask = 16'hC124;
defparam \inst7|dsp2|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N0
cycloneii_lcell_comb \inst7|dsp2|dsp[3]~17 (
// Equation(s):
// \inst7|dsp2|dsp[3]~17_combout  = (\inst7|dsp2|Mux3~0_combout ) # ((\reset~combout ) # ((\inst2|WideOr12~1_combout  & !\inst2|fstate.LoadAC~regout )))

	.dataa(\inst2|WideOr12~1_combout ),
	.datab(\inst7|dsp2|Mux3~0_combout ),
	.datac(\inst2|fstate.LoadAC~regout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\inst7|dsp2|dsp[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp2|dsp[3]~17 .lut_mask = 16'hFFCE;
defparam \inst7|dsp2|dsp[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N24
cycloneii_lcell_comb \inst7|dsp2|Mux4~0 (
// Equation(s):
// \inst7|dsp2|Mux4~0_combout  = (\inst4|saida [3] & (\inst4|saida [2] & ((\inst4|saida [1]) # (!\inst4|saida [0])))) # (!\inst4|saida [3] & (\inst4|saida [0] & (!\inst4|saida [1] & !\inst4|saida [2])))

	.dataa(\inst4|saida [3]),
	.datab(\inst4|saida [0]),
	.datac(\inst4|saida [1]),
	.datad(\inst4|saida [2]),
	.cin(gnd),
	.combout(\inst7|dsp2|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp2|Mux4~0 .lut_mask = 16'hA204;
defparam \inst7|dsp2|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N6
cycloneii_lcell_comb \inst7|dsp2|dsp[2]~18 (
// Equation(s):
// \inst7|dsp2|dsp[2]~18_combout  = (\inst7|dsp2|Mux4~0_combout ) # ((\reset~combout ) # ((\inst2|WideOr12~1_combout  & !\inst2|fstate.LoadAC~regout )))

	.dataa(\inst2|WideOr12~1_combout ),
	.datab(\inst2|fstate.LoadAC~regout ),
	.datac(\inst7|dsp2|Mux4~0_combout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\inst7|dsp2|dsp[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp2|dsp[2]~18 .lut_mask = 16'hFFF2;
defparam \inst7|dsp2|dsp[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N26
cycloneii_lcell_comb \inst7|dsp2|Mux5~0 (
// Equation(s):
// \inst7|dsp2|Mux5~0_combout  = (\inst4|saida [3] & ((\inst4|saida [0] & (\inst4|saida [1])) # (!\inst4|saida [0] & ((\inst4|saida [2]))))) # (!\inst4|saida [3] & ((\inst4|saida [0] & (!\inst4|saida [1] & \inst4|saida [2])) # (!\inst4|saida [0] & 
// (\inst4|saida [1]))))

	.dataa(\inst4|saida [3]),
	.datab(\inst4|saida [0]),
	.datac(\inst4|saida [1]),
	.datad(\inst4|saida [2]),
	.cin(gnd),
	.combout(\inst7|dsp2|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp2|Mux5~0 .lut_mask = 16'hB690;
defparam \inst7|dsp2|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N28
cycloneii_lcell_comb \inst7|dsp2|dsp[1]~19 (
// Equation(s):
// \inst7|dsp2|dsp[1]~19_combout  = (\inst7|dsp2|Mux5~0_combout ) # ((\reset~combout ) # ((\inst2|WideOr12~1_combout  & !\inst2|fstate.LoadAC~regout )))

	.dataa(\inst2|WideOr12~1_combout ),
	.datab(\inst7|dsp2|Mux5~0_combout ),
	.datac(\inst2|fstate.LoadAC~regout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\inst7|dsp2|dsp[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp2|dsp[1]~19 .lut_mask = 16'hFFCE;
defparam \inst7|dsp2|dsp[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N8
cycloneii_lcell_comb \inst7|dsp2|Mux6~0 (
// Equation(s):
// \inst7|dsp2|Mux6~0_combout  = (\inst4|saida [3] & (\inst4|saida [0] & (\inst4|saida [1] $ (\inst4|saida [2])))) # (!\inst4|saida [3] & (!\inst4|saida [0] & (!\inst4|saida [1] & \inst4|saida [2])))

	.dataa(\inst4|saida [3]),
	.datab(\inst4|saida [0]),
	.datac(\inst4|saida [1]),
	.datad(\inst4|saida [2]),
	.cin(gnd),
	.combout(\inst7|dsp2|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp2|Mux6~0 .lut_mask = 16'h0980;
defparam \inst7|dsp2|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N10
cycloneii_lcell_comb \inst7|dsp2|dsp[0]~20 (
// Equation(s):
// \inst7|dsp2|dsp[0]~20_combout  = (\inst7|dsp2|Mux6~0_combout ) # ((\reset~combout ) # ((\inst2|WideOr12~1_combout  & !\inst2|fstate.LoadAC~regout )))

	.dataa(\inst2|WideOr12~1_combout ),
	.datab(\inst2|fstate.LoadAC~regout ),
	.datac(\inst7|dsp2|Mux6~0_combout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\inst7|dsp2|dsp[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|dsp2|dsp[0]~20 .lut_mask = 16'hFFF2;
defparam \inst7|dsp2|dsp[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N20
cycloneii_lcell_comb \inst21|reg[4]~18 (
// Equation(s):
// \inst21|reg[4]~18_combout  = (\inst21|reg [4] & (\inst21|reg[3]~17  $ (GND))) # (!\inst21|reg [4] & (!\inst21|reg[3]~17  & VCC))
// \inst21|reg[4]~19  = CARRY((\inst21|reg [4] & !\inst21|reg[3]~17 ))

	.dataa(\inst21|reg [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst21|reg[3]~17 ),
	.combout(\inst21|reg[4]~18_combout ),
	.cout(\inst21|reg[4]~19 ));
// synopsys translate_off
defparam \inst21|reg[4]~18 .lut_mask = 16'hA50A;
defparam \inst21|reg[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N22
cycloneii_lcell_comb \inst21|reg[5]~20 (
// Equation(s):
// \inst21|reg[5]~20_combout  = (\inst21|reg [5] & (!\inst21|reg[4]~19 )) # (!\inst21|reg [5] & ((\inst21|reg[4]~19 ) # (GND)))
// \inst21|reg[5]~21  = CARRY((!\inst21|reg[4]~19 ) # (!\inst21|reg [5]))

	.dataa(vcc),
	.datab(\inst21|reg [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst21|reg[4]~19 ),
	.combout(\inst21|reg[5]~20_combout ),
	.cout(\inst21|reg[5]~21 ));
// synopsys translate_off
defparam \inst21|reg[5]~20 .lut_mask = 16'h3C3F;
defparam \inst21|reg[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y27_N23
cycloneii_lcell_ff \inst21|reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst21|reg[5]~20_combout ),
	.sdata(\inst24|reg [5]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(\inst2|load_PC~0_combout ),
	.ena(\inst21|reg[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst21|reg [5]));

// Location: LCCOMB_X34_Y27_N24
cycloneii_lcell_comb \inst21|reg[6]~22 (
// Equation(s):
// \inst21|reg[6]~22_combout  = (\inst21|reg [6] & (\inst21|reg[5]~21  $ (GND))) # (!\inst21|reg [6] & (!\inst21|reg[5]~21  & VCC))
// \inst21|reg[6]~23  = CARRY((\inst21|reg [6] & !\inst21|reg[5]~21 ))

	.dataa(\inst21|reg [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst21|reg[5]~21 ),
	.combout(\inst21|reg[6]~22_combout ),
	.cout(\inst21|reg[6]~23 ));
// synopsys translate_off
defparam \inst21|reg[6]~22 .lut_mask = 16'hA50A;
defparam \inst21|reg[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N26
cycloneii_lcell_comb \inst21|reg[7]~24 (
// Equation(s):
// \inst21|reg[7]~24_combout  = \inst21|reg[6]~23  $ (\inst21|reg [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst21|reg [7]),
	.cin(\inst21|reg[6]~23 ),
	.combout(\inst21|reg[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst21|reg[7]~24 .lut_mask = 16'h0FF0;
defparam \inst21|reg[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X34_Y27_N27
cycloneii_lcell_ff \inst21|reg[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst21|reg[7]~24_combout ),
	.sdata(\inst24|reg [7]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(\inst2|load_PC~0_combout ),
	.ena(\inst21|reg[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst21|reg [7]));

// Location: LCCOMB_X34_Y27_N4
cycloneii_lcell_comb \inst20|outRem[7]~4 (
// Equation(s):
// \inst20|outRem[7]~4_combout  = (\inst2|selREM~0_combout  & ((\inst24|reg [7]))) # (!\inst2|selREM~0_combout  & (\inst21|reg [7]))

	.dataa(vcc),
	.datab(\inst21|reg [7]),
	.datac(\inst24|reg [7]),
	.datad(\inst2|selREM~0_combout ),
	.cin(gnd),
	.combout(\inst20|outRem[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|outRem[7]~4 .lut_mask = 16'hF0CC;
defparam \inst20|outRem[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y27_N5
cycloneii_lcell_ff \inst25|reg[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst20|outRem[7]~4_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|load_REM~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst25|reg [7]));

// Location: LCFF_X34_Y27_N25
cycloneii_lcell_ff \inst21|reg[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst21|reg[6]~22_combout ),
	.sdata(\inst24|reg [6]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(\inst2|load_PC~0_combout ),
	.ena(\inst21|reg[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst21|reg [6]));

// Location: LCCOMB_X34_Y27_N6
cycloneii_lcell_comb \inst20|outRem[6]~5 (
// Equation(s):
// \inst20|outRem[6]~5_combout  = (\inst2|selREM~0_combout  & (\inst24|reg [6])) # (!\inst2|selREM~0_combout  & ((\inst21|reg [6])))

	.dataa(vcc),
	.datab(\inst24|reg [6]),
	.datac(\inst21|reg [6]),
	.datad(\inst2|selREM~0_combout ),
	.cin(gnd),
	.combout(\inst20|outRem[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|outRem[6]~5 .lut_mask = 16'hCCF0;
defparam \inst20|outRem[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y27_N7
cycloneii_lcell_ff \inst25|reg[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst20|outRem[6]~5_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|load_REM~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst25|reg [6]));

// Location: LCCOMB_X34_Y27_N8
cycloneii_lcell_comb \inst20|outRem[5]~6 (
// Equation(s):
// \inst20|outRem[5]~6_combout  = (\inst2|selREM~0_combout  & ((\inst24|reg [5]))) # (!\inst2|selREM~0_combout  & (\inst21|reg [5]))

	.dataa(vcc),
	.datab(\inst21|reg [5]),
	.datac(\inst24|reg [5]),
	.datad(\inst2|selREM~0_combout ),
	.cin(gnd),
	.combout(\inst20|outRem[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|outRem[5]~6 .lut_mask = 16'hF0CC;
defparam \inst20|outRem[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y27_N9
cycloneii_lcell_ff \inst25|reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst20|outRem[5]~6_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|load_REM~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst25|reg [5]));

// Location: LCFF_X34_Y27_N21
cycloneii_lcell_ff \inst21|reg[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst21|reg[4]~18_combout ),
	.sdata(\inst24|reg [4]),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(\inst2|load_PC~0_combout ),
	.ena(\inst21|reg[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst21|reg [4]));

// Location: LCCOMB_X34_Y27_N2
cycloneii_lcell_comb \inst20|outRem[4]~7 (
// Equation(s):
// \inst20|outRem[4]~7_combout  = (\inst2|selREM~0_combout  & (\inst24|reg [4])) # (!\inst2|selREM~0_combout  & ((\inst21|reg [4])))

	.dataa(vcc),
	.datab(\inst24|reg [4]),
	.datac(\inst21|reg [4]),
	.datad(\inst2|selREM~0_combout ),
	.cin(gnd),
	.combout(\inst20|outRem[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|outRem[4]~7 .lut_mask = 16'hCCF0;
defparam \inst20|outRem[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y27_N3
cycloneii_lcell_ff \inst25|reg[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\inst20|outRem[4]~7_combout ),
	.sdata(gnd),
	.aclr(\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|load_REM~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst25|reg [4]));

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \loadAc~I (
	.datain(\inst2|load_AC~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(loadAc));
// synopsys translate_off
defparam \loadAc~I .input_async_reset = "none";
defparam \loadAc~I .input_power_up = "low";
defparam \loadAc~I .input_register_mode = "none";
defparam \loadAc~I .input_sync_reset = "none";
defparam \loadAc~I .oe_async_reset = "none";
defparam \loadAc~I .oe_power_up = "low";
defparam \loadAc~I .oe_register_mode = "none";
defparam \loadAc~I .oe_sync_reset = "none";
defparam \loadAc~I .operation_mode = "output";
defparam \loadAc~I .output_async_reset = "none";
defparam \loadAc~I .output_power_up = "low";
defparam \loadAc~I .output_register_mode = "none";
defparam \loadAc~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \loadri~I (
	.datain(\inst2|load_RI~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(loadri));
// synopsys translate_off
defparam \loadri~I .input_async_reset = "none";
defparam \loadri~I .input_power_up = "low";
defparam \loadri~I .input_register_mode = "none";
defparam \loadri~I .input_sync_reset = "none";
defparam \loadri~I .oe_async_reset = "none";
defparam \loadri~I .oe_power_up = "low";
defparam \loadri~I .oe_register_mode = "none";
defparam \loadri~I .oe_sync_reset = "none";
defparam \loadri~I .operation_mode = "output";
defparam \loadri~I .output_async_reset = "none";
defparam \loadri~I .output_power_up = "low";
defparam \loadri~I .output_register_mode = "none";
defparam \loadri~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \loadrdm~I (
	.datain(\inst2|load_RDM~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(loadrdm));
// synopsys translate_off
defparam \loadrdm~I .input_async_reset = "none";
defparam \loadrdm~I .input_power_up = "low";
defparam \loadrdm~I .input_register_mode = "none";
defparam \loadrdm~I .input_sync_reset = "none";
defparam \loadrdm~I .oe_async_reset = "none";
defparam \loadrdm~I .oe_power_up = "low";
defparam \loadrdm~I .oe_register_mode = "none";
defparam \loadrdm~I .oe_sync_reset = "none";
defparam \loadrdm~I .operation_mode = "output";
defparam \loadrdm~I .output_async_reset = "none";
defparam \loadrdm~I .output_power_up = "low";
defparam \loadrdm~I .output_register_mode = "none";
defparam \loadrdm~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \write~I (
	.datain(\inst2|writeOn~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(write));
// synopsys translate_off
defparam \write~I .input_async_reset = "none";
defparam \write~I .input_power_up = "low";
defparam \write~I .input_register_mode = "none";
defparam \write~I .input_sync_reset = "none";
defparam \write~I .oe_async_reset = "none";
defparam \write~I .oe_power_up = "low";
defparam \write~I .oe_register_mode = "none";
defparam \write~I .oe_sync_reset = "none";
defparam \write~I .operation_mode = "output";
defparam \write~I .output_async_reset = "none";
defparam \write~I .output_power_up = "low";
defparam \write~I .output_register_mode = "none";
defparam \write~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \read~I (
	.datain(\inst2|readOn~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(read));
// synopsys translate_off
defparam \read~I .input_async_reset = "none";
defparam \read~I .input_power_up = "low";
defparam \read~I .input_register_mode = "none";
defparam \read~I .input_sync_reset = "none";
defparam \read~I .oe_async_reset = "none";
defparam \read~I .oe_power_up = "low";
defparam \read~I .oe_register_mode = "none";
defparam \read~I .oe_sync_reset = "none";
defparam \read~I .operation_mode = "output";
defparam \read~I .output_async_reset = "none";
defparam \read~I .output_power_up = "low";
defparam \read~I .output_register_mode = "none";
defparam \read~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \loadrem~I (
	.datain(\inst2|load_REM~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(loadrem));
// synopsys translate_off
defparam \loadrem~I .input_async_reset = "none";
defparam \loadrem~I .input_power_up = "low";
defparam \loadrem~I .input_register_mode = "none";
defparam \loadrem~I .input_sync_reset = "none";
defparam \loadrem~I .oe_async_reset = "none";
defparam \loadrem~I .oe_power_up = "low";
defparam \loadrem~I .oe_register_mode = "none";
defparam \loadrem~I .oe_sync_reset = "none";
defparam \loadrem~I .operation_mode = "output";
defparam \loadrem~I .output_async_reset = "none";
defparam \loadrem~I .output_power_up = "low";
defparam \loadrem~I .output_register_mode = "none";
defparam \loadrem~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \selrem~I (
	.datain(\inst2|selREM~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(selrem));
// synopsys translate_off
defparam \selrem~I .input_async_reset = "none";
defparam \selrem~I .input_power_up = "low";
defparam \selrem~I .input_register_mode = "none";
defparam \selrem~I .input_sync_reset = "none";
defparam \selrem~I .oe_async_reset = "none";
defparam \selrem~I .oe_power_up = "low";
defparam \selrem~I .oe_register_mode = "none";
defparam \selrem~I .oe_sync_reset = "none";
defparam \selrem~I .operation_mode = "output";
defparam \selrem~I .output_async_reset = "none";
defparam \selrem~I .output_power_up = "low";
defparam \selrem~I .output_register_mode = "none";
defparam \selrem~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \loadpc~I (
	.datain(\inst2|load_PC~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(loadpc));
// synopsys translate_off
defparam \loadpc~I .input_async_reset = "none";
defparam \loadpc~I .input_power_up = "low";
defparam \loadpc~I .input_register_mode = "none";
defparam \loadpc~I .input_sync_reset = "none";
defparam \loadpc~I .oe_async_reset = "none";
defparam \loadpc~I .oe_power_up = "low";
defparam \loadpc~I .oe_register_mode = "none";
defparam \loadpc~I .oe_sync_reset = "none";
defparam \loadpc~I .operation_mode = "output";
defparam \loadpc~I .output_async_reset = "none";
defparam \loadpc~I .output_power_up = "low";
defparam \loadpc~I .output_register_mode = "none";
defparam \loadpc~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \sumpc~I (
	.datain(\inst2|sumPC~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sumpc));
// synopsys translate_off
defparam \sumpc~I .input_async_reset = "none";
defparam \sumpc~I .input_power_up = "low";
defparam \sumpc~I .input_register_mode = "none";
defparam \sumpc~I .input_sync_reset = "none";
defparam \sumpc~I .oe_async_reset = "none";
defparam \sumpc~I .oe_power_up = "low";
defparam \sumpc~I .oe_register_mode = "none";
defparam \sumpc~I .oe_sync_reset = "none";
defparam \sumpc~I .operation_mode = "output";
defparam \sumpc~I .output_async_reset = "none";
defparam \sumpc~I .output_power_up = "low";
defparam \sumpc~I .output_register_mode = "none";
defparam \sumpc~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \selual[2]~I (
	.datain(\inst2|selUAL[2]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(selual[2]));
// synopsys translate_off
defparam \selual[2]~I .input_async_reset = "none";
defparam \selual[2]~I .input_power_up = "low";
defparam \selual[2]~I .input_register_mode = "none";
defparam \selual[2]~I .input_sync_reset = "none";
defparam \selual[2]~I .oe_async_reset = "none";
defparam \selual[2]~I .oe_power_up = "low";
defparam \selual[2]~I .oe_register_mode = "none";
defparam \selual[2]~I .oe_sync_reset = "none";
defparam \selual[2]~I .operation_mode = "output";
defparam \selual[2]~I .output_async_reset = "none";
defparam \selual[2]~I .output_power_up = "low";
defparam \selual[2]~I .output_register_mode = "none";
defparam \selual[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \selual[1]~I (
	.datain(\inst2|selUAL[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(selual[1]));
// synopsys translate_off
defparam \selual[1]~I .input_async_reset = "none";
defparam \selual[1]~I .input_power_up = "low";
defparam \selual[1]~I .input_register_mode = "none";
defparam \selual[1]~I .input_sync_reset = "none";
defparam \selual[1]~I .oe_async_reset = "none";
defparam \selual[1]~I .oe_power_up = "low";
defparam \selual[1]~I .oe_register_mode = "none";
defparam \selual[1]~I .oe_sync_reset = "none";
defparam \selual[1]~I .operation_mode = "output";
defparam \selual[1]~I .output_async_reset = "none";
defparam \selual[1]~I .output_power_up = "low";
defparam \selual[1]~I .output_register_mode = "none";
defparam \selual[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \selual[0]~I (
	.datain(!\inst2|selUAL[0]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(selual[0]));
// synopsys translate_off
defparam \selual[0]~I .input_async_reset = "none";
defparam \selual[0]~I .input_power_up = "low";
defparam \selual[0]~I .input_register_mode = "none";
defparam \selual[0]~I .input_sync_reset = "none";
defparam \selual[0]~I .oe_async_reset = "none";
defparam \selual[0]~I .oe_power_up = "low";
defparam \selual[0]~I .oe_register_mode = "none";
defparam \selual[0]~I .oe_sync_reset = "none";
defparam \selual[0]~I .operation_mode = "output";
defparam \selual[0]~I .output_async_reset = "none";
defparam \selual[0]~I .output_power_up = "low";
defparam \selual[0]~I .output_register_mode = "none";
defparam \selual[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \selrdm[1]~I (
	.datain(\inst2|selRDM[1]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(selrdm[1]));
// synopsys translate_off
defparam \selrdm[1]~I .input_async_reset = "none";
defparam \selrdm[1]~I .input_power_up = "low";
defparam \selrdm[1]~I .input_register_mode = "none";
defparam \selrdm[1]~I .input_sync_reset = "none";
defparam \selrdm[1]~I .oe_async_reset = "none";
defparam \selrdm[1]~I .oe_power_up = "low";
defparam \selrdm[1]~I .oe_register_mode = "none";
defparam \selrdm[1]~I .oe_sync_reset = "none";
defparam \selrdm[1]~I .operation_mode = "output";
defparam \selrdm[1]~I .output_async_reset = "none";
defparam \selrdm[1]~I .output_power_up = "low";
defparam \selrdm[1]~I .output_register_mode = "none";
defparam \selrdm[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \selrdm[0]~I (
	.datain(\inst2|selRDM[0]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(selrdm[0]));
// synopsys translate_off
defparam \selrdm[0]~I .input_async_reset = "none";
defparam \selrdm[0]~I .input_power_up = "low";
defparam \selrdm[0]~I .input_register_mode = "none";
defparam \selrdm[0]~I .input_sync_reset = "none";
defparam \selrdm[0]~I .oe_async_reset = "none";
defparam \selrdm[0]~I .oe_power_up = "low";
defparam \selrdm[0]~I .oe_register_mode = "none";
defparam \selrdm[0]~I .oe_sync_reset = "none";
defparam \selrdm[0]~I .operation_mode = "output";
defparam \selrdm[0]~I .output_async_reset = "none";
defparam \selrdm[0]~I .output_power_up = "low";
defparam \selrdm[0]~I .output_register_mode = "none";
defparam \selrdm[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \loadnz~I (
	.datain(\inst2|load_NZ~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(loadnz));
// synopsys translate_off
defparam \loadnz~I .input_async_reset = "none";
defparam \loadnz~I .input_power_up = "low";
defparam \loadnz~I .input_register_mode = "none";
defparam \loadnz~I .input_sync_reset = "none";
defparam \loadnz~I .oe_async_reset = "none";
defparam \loadnz~I .oe_power_up = "low";
defparam \loadnz~I .oe_register_mode = "none";
defparam \loadnz~I .oe_sync_reset = "none";
defparam \loadnz~I .operation_mode = "output";
defparam \loadnz~I .output_async_reset = "none";
defparam \loadnz~I .output_power_up = "low";
defparam \loadnz~I .output_register_mode = "none";
defparam \loadnz~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TurndspOn~I (
	.datain(\inst2|turnDspOn~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TurndspOn));
// synopsys translate_off
defparam \TurndspOn~I .input_async_reset = "none";
defparam \TurndspOn~I .input_power_up = "low";
defparam \TurndspOn~I .input_register_mode = "none";
defparam \TurndspOn~I .input_sync_reset = "none";
defparam \TurndspOn~I .oe_async_reset = "none";
defparam \TurndspOn~I .oe_power_up = "low";
defparam \TurndspOn~I .oe_register_mode = "none";
defparam \TurndspOn~I .oe_sync_reset = "none";
defparam \TurndspOn~I .operation_mode = "output";
defparam \TurndspOn~I .output_async_reset = "none";
defparam \TurndspOn~I .output_power_up = "low";
defparam \TurndspOn~I .output_register_mode = "none";
defparam \TurndspOn~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ac[7]~I (
	.datain(\inst|reg [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ac[7]));
// synopsys translate_off
defparam \ac[7]~I .input_async_reset = "none";
defparam \ac[7]~I .input_power_up = "low";
defparam \ac[7]~I .input_register_mode = "none";
defparam \ac[7]~I .input_sync_reset = "none";
defparam \ac[7]~I .oe_async_reset = "none";
defparam \ac[7]~I .oe_power_up = "low";
defparam \ac[7]~I .oe_register_mode = "none";
defparam \ac[7]~I .oe_sync_reset = "none";
defparam \ac[7]~I .operation_mode = "output";
defparam \ac[7]~I .output_async_reset = "none";
defparam \ac[7]~I .output_power_up = "low";
defparam \ac[7]~I .output_register_mode = "none";
defparam \ac[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ac[6]~I (
	.datain(\inst|reg [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ac[6]));
// synopsys translate_off
defparam \ac[6]~I .input_async_reset = "none";
defparam \ac[6]~I .input_power_up = "low";
defparam \ac[6]~I .input_register_mode = "none";
defparam \ac[6]~I .input_sync_reset = "none";
defparam \ac[6]~I .oe_async_reset = "none";
defparam \ac[6]~I .oe_power_up = "low";
defparam \ac[6]~I .oe_register_mode = "none";
defparam \ac[6]~I .oe_sync_reset = "none";
defparam \ac[6]~I .operation_mode = "output";
defparam \ac[6]~I .output_async_reset = "none";
defparam \ac[6]~I .output_power_up = "low";
defparam \ac[6]~I .output_register_mode = "none";
defparam \ac[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ac[5]~I (
	.datain(\inst|reg [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ac[5]));
// synopsys translate_off
defparam \ac[5]~I .input_async_reset = "none";
defparam \ac[5]~I .input_power_up = "low";
defparam \ac[5]~I .input_register_mode = "none";
defparam \ac[5]~I .input_sync_reset = "none";
defparam \ac[5]~I .oe_async_reset = "none";
defparam \ac[5]~I .oe_power_up = "low";
defparam \ac[5]~I .oe_register_mode = "none";
defparam \ac[5]~I .oe_sync_reset = "none";
defparam \ac[5]~I .operation_mode = "output";
defparam \ac[5]~I .output_async_reset = "none";
defparam \ac[5]~I .output_power_up = "low";
defparam \ac[5]~I .output_register_mode = "none";
defparam \ac[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ac[4]~I (
	.datain(\inst|reg [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ac[4]));
// synopsys translate_off
defparam \ac[4]~I .input_async_reset = "none";
defparam \ac[4]~I .input_power_up = "low";
defparam \ac[4]~I .input_register_mode = "none";
defparam \ac[4]~I .input_sync_reset = "none";
defparam \ac[4]~I .oe_async_reset = "none";
defparam \ac[4]~I .oe_power_up = "low";
defparam \ac[4]~I .oe_register_mode = "none";
defparam \ac[4]~I .oe_sync_reset = "none";
defparam \ac[4]~I .operation_mode = "output";
defparam \ac[4]~I .output_async_reset = "none";
defparam \ac[4]~I .output_power_up = "low";
defparam \ac[4]~I .output_register_mode = "none";
defparam \ac[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ac[3]~I (
	.datain(\inst|reg [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ac[3]));
// synopsys translate_off
defparam \ac[3]~I .input_async_reset = "none";
defparam \ac[3]~I .input_power_up = "low";
defparam \ac[3]~I .input_register_mode = "none";
defparam \ac[3]~I .input_sync_reset = "none";
defparam \ac[3]~I .oe_async_reset = "none";
defparam \ac[3]~I .oe_power_up = "low";
defparam \ac[3]~I .oe_register_mode = "none";
defparam \ac[3]~I .oe_sync_reset = "none";
defparam \ac[3]~I .operation_mode = "output";
defparam \ac[3]~I .output_async_reset = "none";
defparam \ac[3]~I .output_power_up = "low";
defparam \ac[3]~I .output_register_mode = "none";
defparam \ac[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ac[2]~I (
	.datain(\inst|reg [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ac[2]));
// synopsys translate_off
defparam \ac[2]~I .input_async_reset = "none";
defparam \ac[2]~I .input_power_up = "low";
defparam \ac[2]~I .input_register_mode = "none";
defparam \ac[2]~I .input_sync_reset = "none";
defparam \ac[2]~I .oe_async_reset = "none";
defparam \ac[2]~I .oe_power_up = "low";
defparam \ac[2]~I .oe_register_mode = "none";
defparam \ac[2]~I .oe_sync_reset = "none";
defparam \ac[2]~I .operation_mode = "output";
defparam \ac[2]~I .output_async_reset = "none";
defparam \ac[2]~I .output_power_up = "low";
defparam \ac[2]~I .output_register_mode = "none";
defparam \ac[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ac[1]~I (
	.datain(\inst|reg [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ac[1]));
// synopsys translate_off
defparam \ac[1]~I .input_async_reset = "none";
defparam \ac[1]~I .input_power_up = "low";
defparam \ac[1]~I .input_register_mode = "none";
defparam \ac[1]~I .input_sync_reset = "none";
defparam \ac[1]~I .oe_async_reset = "none";
defparam \ac[1]~I .oe_power_up = "low";
defparam \ac[1]~I .oe_register_mode = "none";
defparam \ac[1]~I .oe_sync_reset = "none";
defparam \ac[1]~I .operation_mode = "output";
defparam \ac[1]~I .output_async_reset = "none";
defparam \ac[1]~I .output_power_up = "low";
defparam \ac[1]~I .output_register_mode = "none";
defparam \ac[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ac[0]~I (
	.datain(\inst|reg [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ac[0]));
// synopsys translate_off
defparam \ac[0]~I .input_async_reset = "none";
defparam \ac[0]~I .input_power_up = "low";
defparam \ac[0]~I .input_register_mode = "none";
defparam \ac[0]~I .input_sync_reset = "none";
defparam \ac[0]~I .oe_async_reset = "none";
defparam \ac[0]~I .oe_power_up = "low";
defparam \ac[0]~I .oe_register_mode = "none";
defparam \ac[0]~I .oe_sync_reset = "none";
defparam \ac[0]~I .operation_mode = "output";
defparam \ac[0]~I .output_async_reset = "none";
defparam \ac[0]~I .output_power_up = "low";
defparam \ac[0]~I .output_register_mode = "none";
defparam \ac[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \code[3]~I (
	.datain(\inst5|Mux0~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[3]));
// synopsys translate_off
defparam \code[3]~I .input_async_reset = "none";
defparam \code[3]~I .input_power_up = "low";
defparam \code[3]~I .input_register_mode = "none";
defparam \code[3]~I .input_sync_reset = "none";
defparam \code[3]~I .oe_async_reset = "none";
defparam \code[3]~I .oe_power_up = "low";
defparam \code[3]~I .oe_register_mode = "none";
defparam \code[3]~I .oe_sync_reset = "none";
defparam \code[3]~I .operation_mode = "output";
defparam \code[3]~I .output_async_reset = "none";
defparam \code[3]~I .output_power_up = "low";
defparam \code[3]~I .output_register_mode = "none";
defparam \code[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \code[2]~I (
	.datain(\inst5|Mux1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[2]));
// synopsys translate_off
defparam \code[2]~I .input_async_reset = "none";
defparam \code[2]~I .input_power_up = "low";
defparam \code[2]~I .input_register_mode = "none";
defparam \code[2]~I .input_sync_reset = "none";
defparam \code[2]~I .oe_async_reset = "none";
defparam \code[2]~I .oe_power_up = "low";
defparam \code[2]~I .oe_register_mode = "none";
defparam \code[2]~I .oe_sync_reset = "none";
defparam \code[2]~I .operation_mode = "output";
defparam \code[2]~I .output_async_reset = "none";
defparam \code[2]~I .output_power_up = "low";
defparam \code[2]~I .output_register_mode = "none";
defparam \code[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \code[1]~I (
	.datain(\inst5|Mux2~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[1]));
// synopsys translate_off
defparam \code[1]~I .input_async_reset = "none";
defparam \code[1]~I .input_power_up = "low";
defparam \code[1]~I .input_register_mode = "none";
defparam \code[1]~I .input_sync_reset = "none";
defparam \code[1]~I .oe_async_reset = "none";
defparam \code[1]~I .oe_power_up = "low";
defparam \code[1]~I .oe_register_mode = "none";
defparam \code[1]~I .oe_sync_reset = "none";
defparam \code[1]~I .operation_mode = "output";
defparam \code[1]~I .output_async_reset = "none";
defparam \code[1]~I .output_power_up = "low";
defparam \code[1]~I .output_register_mode = "none";
defparam \code[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \code[0]~I (
	.datain(\inst5|Mux3~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(code[0]));
// synopsys translate_off
defparam \code[0]~I .input_async_reset = "none";
defparam \code[0]~I .input_power_up = "low";
defparam \code[0]~I .input_register_mode = "none";
defparam \code[0]~I .input_sync_reset = "none";
defparam \code[0]~I .oe_async_reset = "none";
defparam \code[0]~I .oe_power_up = "low";
defparam \code[0]~I .oe_register_mode = "none";
defparam \code[0]~I .oe_sync_reset = "none";
defparam \code[0]~I .operation_mode = "output";
defparam \code[0]~I .output_async_reset = "none";
defparam \code[0]~I .output_power_up = "low";
defparam \code[0]~I .output_register_mode = "none";
defparam \code[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dado[7]~I (
	.datain(\inst4|saida [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dado[7]));
// synopsys translate_off
defparam \dado[7]~I .input_async_reset = "none";
defparam \dado[7]~I .input_power_up = "low";
defparam \dado[7]~I .input_register_mode = "none";
defparam \dado[7]~I .input_sync_reset = "none";
defparam \dado[7]~I .oe_async_reset = "none";
defparam \dado[7]~I .oe_power_up = "low";
defparam \dado[7]~I .oe_register_mode = "none";
defparam \dado[7]~I .oe_sync_reset = "none";
defparam \dado[7]~I .operation_mode = "output";
defparam \dado[7]~I .output_async_reset = "none";
defparam \dado[7]~I .output_power_up = "low";
defparam \dado[7]~I .output_register_mode = "none";
defparam \dado[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dado[6]~I (
	.datain(\inst4|saida [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dado[6]));
// synopsys translate_off
defparam \dado[6]~I .input_async_reset = "none";
defparam \dado[6]~I .input_power_up = "low";
defparam \dado[6]~I .input_register_mode = "none";
defparam \dado[6]~I .input_sync_reset = "none";
defparam \dado[6]~I .oe_async_reset = "none";
defparam \dado[6]~I .oe_power_up = "low";
defparam \dado[6]~I .oe_register_mode = "none";
defparam \dado[6]~I .oe_sync_reset = "none";
defparam \dado[6]~I .operation_mode = "output";
defparam \dado[6]~I .output_async_reset = "none";
defparam \dado[6]~I .output_power_up = "low";
defparam \dado[6]~I .output_register_mode = "none";
defparam \dado[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dado[5]~I (
	.datain(\inst4|saida [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dado[5]));
// synopsys translate_off
defparam \dado[5]~I .input_async_reset = "none";
defparam \dado[5]~I .input_power_up = "low";
defparam \dado[5]~I .input_register_mode = "none";
defparam \dado[5]~I .input_sync_reset = "none";
defparam \dado[5]~I .oe_async_reset = "none";
defparam \dado[5]~I .oe_power_up = "low";
defparam \dado[5]~I .oe_register_mode = "none";
defparam \dado[5]~I .oe_sync_reset = "none";
defparam \dado[5]~I .operation_mode = "output";
defparam \dado[5]~I .output_async_reset = "none";
defparam \dado[5]~I .output_power_up = "low";
defparam \dado[5]~I .output_register_mode = "none";
defparam \dado[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dado[4]~I (
	.datain(\inst4|saida [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dado[4]));
// synopsys translate_off
defparam \dado[4]~I .input_async_reset = "none";
defparam \dado[4]~I .input_power_up = "low";
defparam \dado[4]~I .input_register_mode = "none";
defparam \dado[4]~I .input_sync_reset = "none";
defparam \dado[4]~I .oe_async_reset = "none";
defparam \dado[4]~I .oe_power_up = "low";
defparam \dado[4]~I .oe_register_mode = "none";
defparam \dado[4]~I .oe_sync_reset = "none";
defparam \dado[4]~I .operation_mode = "output";
defparam \dado[4]~I .output_async_reset = "none";
defparam \dado[4]~I .output_power_up = "low";
defparam \dado[4]~I .output_register_mode = "none";
defparam \dado[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dado[3]~I (
	.datain(\inst4|saida [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dado[3]));
// synopsys translate_off
defparam \dado[3]~I .input_async_reset = "none";
defparam \dado[3]~I .input_power_up = "low";
defparam \dado[3]~I .input_register_mode = "none";
defparam \dado[3]~I .input_sync_reset = "none";
defparam \dado[3]~I .oe_async_reset = "none";
defparam \dado[3]~I .oe_power_up = "low";
defparam \dado[3]~I .oe_register_mode = "none";
defparam \dado[3]~I .oe_sync_reset = "none";
defparam \dado[3]~I .operation_mode = "output";
defparam \dado[3]~I .output_async_reset = "none";
defparam \dado[3]~I .output_power_up = "low";
defparam \dado[3]~I .output_register_mode = "none";
defparam \dado[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dado[2]~I (
	.datain(\inst4|saida [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dado[2]));
// synopsys translate_off
defparam \dado[2]~I .input_async_reset = "none";
defparam \dado[2]~I .input_power_up = "low";
defparam \dado[2]~I .input_register_mode = "none";
defparam \dado[2]~I .input_sync_reset = "none";
defparam \dado[2]~I .oe_async_reset = "none";
defparam \dado[2]~I .oe_power_up = "low";
defparam \dado[2]~I .oe_register_mode = "none";
defparam \dado[2]~I .oe_sync_reset = "none";
defparam \dado[2]~I .operation_mode = "output";
defparam \dado[2]~I .output_async_reset = "none";
defparam \dado[2]~I .output_power_up = "low";
defparam \dado[2]~I .output_register_mode = "none";
defparam \dado[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dado[1]~I (
	.datain(\inst4|saida [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dado[1]));
// synopsys translate_off
defparam \dado[1]~I .input_async_reset = "none";
defparam \dado[1]~I .input_power_up = "low";
defparam \dado[1]~I .input_register_mode = "none";
defparam \dado[1]~I .input_sync_reset = "none";
defparam \dado[1]~I .oe_async_reset = "none";
defparam \dado[1]~I .oe_power_up = "low";
defparam \dado[1]~I .oe_register_mode = "none";
defparam \dado[1]~I .oe_sync_reset = "none";
defparam \dado[1]~I .operation_mode = "output";
defparam \dado[1]~I .output_async_reset = "none";
defparam \dado[1]~I .output_power_up = "low";
defparam \dado[1]~I .output_register_mode = "none";
defparam \dado[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dado[0]~I (
	.datain(\inst4|saida [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dado[0]));
// synopsys translate_off
defparam \dado[0]~I .input_async_reset = "none";
defparam \dado[0]~I .input_power_up = "low";
defparam \dado[0]~I .input_register_mode = "none";
defparam \dado[0]~I .input_sync_reset = "none";
defparam \dado[0]~I .oe_async_reset = "none";
defparam \dado[0]~I .oe_power_up = "low";
defparam \dado[0]~I .oe_register_mode = "none";
defparam \dado[0]~I .oe_sync_reset = "none";
defparam \dado[0]~I .operation_mode = "output";
defparam \dado[0]~I .output_async_reset = "none";
defparam \dado[0]~I .output_power_up = "low";
defparam \dado[0]~I .output_register_mode = "none";
defparam \dado[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DisplayAC1[6]~I (
	.datain(\inst7|dsp5|dsp[6]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DisplayAC1[6]));
// synopsys translate_off
defparam \DisplayAC1[6]~I .input_async_reset = "none";
defparam \DisplayAC1[6]~I .input_power_up = "low";
defparam \DisplayAC1[6]~I .input_register_mode = "none";
defparam \DisplayAC1[6]~I .input_sync_reset = "none";
defparam \DisplayAC1[6]~I .oe_async_reset = "none";
defparam \DisplayAC1[6]~I .oe_power_up = "low";
defparam \DisplayAC1[6]~I .oe_register_mode = "none";
defparam \DisplayAC1[6]~I .oe_sync_reset = "none";
defparam \DisplayAC1[6]~I .operation_mode = "output";
defparam \DisplayAC1[6]~I .output_async_reset = "none";
defparam \DisplayAC1[6]~I .output_power_up = "low";
defparam \DisplayAC1[6]~I .output_register_mode = "none";
defparam \DisplayAC1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DisplayAC1[5]~I (
	.datain(\inst7|dsp5|dsp[5]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DisplayAC1[5]));
// synopsys translate_off
defparam \DisplayAC1[5]~I .input_async_reset = "none";
defparam \DisplayAC1[5]~I .input_power_up = "low";
defparam \DisplayAC1[5]~I .input_register_mode = "none";
defparam \DisplayAC1[5]~I .input_sync_reset = "none";
defparam \DisplayAC1[5]~I .oe_async_reset = "none";
defparam \DisplayAC1[5]~I .oe_power_up = "low";
defparam \DisplayAC1[5]~I .oe_register_mode = "none";
defparam \DisplayAC1[5]~I .oe_sync_reset = "none";
defparam \DisplayAC1[5]~I .operation_mode = "output";
defparam \DisplayAC1[5]~I .output_async_reset = "none";
defparam \DisplayAC1[5]~I .output_power_up = "low";
defparam \DisplayAC1[5]~I .output_register_mode = "none";
defparam \DisplayAC1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DisplayAC1[4]~I (
	.datain(\inst7|dsp5|dsp[4]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DisplayAC1[4]));
// synopsys translate_off
defparam \DisplayAC1[4]~I .input_async_reset = "none";
defparam \DisplayAC1[4]~I .input_power_up = "low";
defparam \DisplayAC1[4]~I .input_register_mode = "none";
defparam \DisplayAC1[4]~I .input_sync_reset = "none";
defparam \DisplayAC1[4]~I .oe_async_reset = "none";
defparam \DisplayAC1[4]~I .oe_power_up = "low";
defparam \DisplayAC1[4]~I .oe_register_mode = "none";
defparam \DisplayAC1[4]~I .oe_sync_reset = "none";
defparam \DisplayAC1[4]~I .operation_mode = "output";
defparam \DisplayAC1[4]~I .output_async_reset = "none";
defparam \DisplayAC1[4]~I .output_power_up = "low";
defparam \DisplayAC1[4]~I .output_register_mode = "none";
defparam \DisplayAC1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DisplayAC1[3]~I (
	.datain(\inst7|dsp5|dsp[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DisplayAC1[3]));
// synopsys translate_off
defparam \DisplayAC1[3]~I .input_async_reset = "none";
defparam \DisplayAC1[3]~I .input_power_up = "low";
defparam \DisplayAC1[3]~I .input_register_mode = "none";
defparam \DisplayAC1[3]~I .input_sync_reset = "none";
defparam \DisplayAC1[3]~I .oe_async_reset = "none";
defparam \DisplayAC1[3]~I .oe_power_up = "low";
defparam \DisplayAC1[3]~I .oe_register_mode = "none";
defparam \DisplayAC1[3]~I .oe_sync_reset = "none";
defparam \DisplayAC1[3]~I .operation_mode = "output";
defparam \DisplayAC1[3]~I .output_async_reset = "none";
defparam \DisplayAC1[3]~I .output_power_up = "low";
defparam \DisplayAC1[3]~I .output_register_mode = "none";
defparam \DisplayAC1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DisplayAC1[2]~I (
	.datain(\inst7|dsp5|dsp[2]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DisplayAC1[2]));
// synopsys translate_off
defparam \DisplayAC1[2]~I .input_async_reset = "none";
defparam \DisplayAC1[2]~I .input_power_up = "low";
defparam \DisplayAC1[2]~I .input_register_mode = "none";
defparam \DisplayAC1[2]~I .input_sync_reset = "none";
defparam \DisplayAC1[2]~I .oe_async_reset = "none";
defparam \DisplayAC1[2]~I .oe_power_up = "low";
defparam \DisplayAC1[2]~I .oe_register_mode = "none";
defparam \DisplayAC1[2]~I .oe_sync_reset = "none";
defparam \DisplayAC1[2]~I .operation_mode = "output";
defparam \DisplayAC1[2]~I .output_async_reset = "none";
defparam \DisplayAC1[2]~I .output_power_up = "low";
defparam \DisplayAC1[2]~I .output_register_mode = "none";
defparam \DisplayAC1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DisplayAC1[1]~I (
	.datain(\inst7|dsp5|dsp[1]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DisplayAC1[1]));
// synopsys translate_off
defparam \DisplayAC1[1]~I .input_async_reset = "none";
defparam \DisplayAC1[1]~I .input_power_up = "low";
defparam \DisplayAC1[1]~I .input_register_mode = "none";
defparam \DisplayAC1[1]~I .input_sync_reset = "none";
defparam \DisplayAC1[1]~I .oe_async_reset = "none";
defparam \DisplayAC1[1]~I .oe_power_up = "low";
defparam \DisplayAC1[1]~I .oe_register_mode = "none";
defparam \DisplayAC1[1]~I .oe_sync_reset = "none";
defparam \DisplayAC1[1]~I .operation_mode = "output";
defparam \DisplayAC1[1]~I .output_async_reset = "none";
defparam \DisplayAC1[1]~I .output_power_up = "low";
defparam \DisplayAC1[1]~I .output_register_mode = "none";
defparam \DisplayAC1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DisplayAC1[0]~I (
	.datain(\inst7|dsp5|dsp[0]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DisplayAC1[0]));
// synopsys translate_off
defparam \DisplayAC1[0]~I .input_async_reset = "none";
defparam \DisplayAC1[0]~I .input_power_up = "low";
defparam \DisplayAC1[0]~I .input_register_mode = "none";
defparam \DisplayAC1[0]~I .input_sync_reset = "none";
defparam \DisplayAC1[0]~I .oe_async_reset = "none";
defparam \DisplayAC1[0]~I .oe_power_up = "low";
defparam \DisplayAC1[0]~I .oe_register_mode = "none";
defparam \DisplayAC1[0]~I .oe_sync_reset = "none";
defparam \DisplayAC1[0]~I .operation_mode = "output";
defparam \DisplayAC1[0]~I .output_async_reset = "none";
defparam \DisplayAC1[0]~I .output_power_up = "low";
defparam \DisplayAC1[0]~I .output_register_mode = "none";
defparam \DisplayAC1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DisplayAC2[6]~I (
	.datain(\inst7|dsp4|dsp[6]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DisplayAC2[6]));
// synopsys translate_off
defparam \DisplayAC2[6]~I .input_async_reset = "none";
defparam \DisplayAC2[6]~I .input_power_up = "low";
defparam \DisplayAC2[6]~I .input_register_mode = "none";
defparam \DisplayAC2[6]~I .input_sync_reset = "none";
defparam \DisplayAC2[6]~I .oe_async_reset = "none";
defparam \DisplayAC2[6]~I .oe_power_up = "low";
defparam \DisplayAC2[6]~I .oe_register_mode = "none";
defparam \DisplayAC2[6]~I .oe_sync_reset = "none";
defparam \DisplayAC2[6]~I .operation_mode = "output";
defparam \DisplayAC2[6]~I .output_async_reset = "none";
defparam \DisplayAC2[6]~I .output_power_up = "low";
defparam \DisplayAC2[6]~I .output_register_mode = "none";
defparam \DisplayAC2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DisplayAC2[5]~I (
	.datain(\inst7|dsp4|dsp[5]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DisplayAC2[5]));
// synopsys translate_off
defparam \DisplayAC2[5]~I .input_async_reset = "none";
defparam \DisplayAC2[5]~I .input_power_up = "low";
defparam \DisplayAC2[5]~I .input_register_mode = "none";
defparam \DisplayAC2[5]~I .input_sync_reset = "none";
defparam \DisplayAC2[5]~I .oe_async_reset = "none";
defparam \DisplayAC2[5]~I .oe_power_up = "low";
defparam \DisplayAC2[5]~I .oe_register_mode = "none";
defparam \DisplayAC2[5]~I .oe_sync_reset = "none";
defparam \DisplayAC2[5]~I .operation_mode = "output";
defparam \DisplayAC2[5]~I .output_async_reset = "none";
defparam \DisplayAC2[5]~I .output_power_up = "low";
defparam \DisplayAC2[5]~I .output_register_mode = "none";
defparam \DisplayAC2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DisplayAC2[4]~I (
	.datain(\inst7|dsp4|dsp[4]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DisplayAC2[4]));
// synopsys translate_off
defparam \DisplayAC2[4]~I .input_async_reset = "none";
defparam \DisplayAC2[4]~I .input_power_up = "low";
defparam \DisplayAC2[4]~I .input_register_mode = "none";
defparam \DisplayAC2[4]~I .input_sync_reset = "none";
defparam \DisplayAC2[4]~I .oe_async_reset = "none";
defparam \DisplayAC2[4]~I .oe_power_up = "low";
defparam \DisplayAC2[4]~I .oe_register_mode = "none";
defparam \DisplayAC2[4]~I .oe_sync_reset = "none";
defparam \DisplayAC2[4]~I .operation_mode = "output";
defparam \DisplayAC2[4]~I .output_async_reset = "none";
defparam \DisplayAC2[4]~I .output_power_up = "low";
defparam \DisplayAC2[4]~I .output_register_mode = "none";
defparam \DisplayAC2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DisplayAC2[3]~I (
	.datain(\inst7|dsp4|dsp[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DisplayAC2[3]));
// synopsys translate_off
defparam \DisplayAC2[3]~I .input_async_reset = "none";
defparam \DisplayAC2[3]~I .input_power_up = "low";
defparam \DisplayAC2[3]~I .input_register_mode = "none";
defparam \DisplayAC2[3]~I .input_sync_reset = "none";
defparam \DisplayAC2[3]~I .oe_async_reset = "none";
defparam \DisplayAC2[3]~I .oe_power_up = "low";
defparam \DisplayAC2[3]~I .oe_register_mode = "none";
defparam \DisplayAC2[3]~I .oe_sync_reset = "none";
defparam \DisplayAC2[3]~I .operation_mode = "output";
defparam \DisplayAC2[3]~I .output_async_reset = "none";
defparam \DisplayAC2[3]~I .output_power_up = "low";
defparam \DisplayAC2[3]~I .output_register_mode = "none";
defparam \DisplayAC2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DisplayAC2[2]~I (
	.datain(\inst7|dsp4|dsp[2]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DisplayAC2[2]));
// synopsys translate_off
defparam \DisplayAC2[2]~I .input_async_reset = "none";
defparam \DisplayAC2[2]~I .input_power_up = "low";
defparam \DisplayAC2[2]~I .input_register_mode = "none";
defparam \DisplayAC2[2]~I .input_sync_reset = "none";
defparam \DisplayAC2[2]~I .oe_async_reset = "none";
defparam \DisplayAC2[2]~I .oe_power_up = "low";
defparam \DisplayAC2[2]~I .oe_register_mode = "none";
defparam \DisplayAC2[2]~I .oe_sync_reset = "none";
defparam \DisplayAC2[2]~I .operation_mode = "output";
defparam \DisplayAC2[2]~I .output_async_reset = "none";
defparam \DisplayAC2[2]~I .output_power_up = "low";
defparam \DisplayAC2[2]~I .output_register_mode = "none";
defparam \DisplayAC2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DisplayAC2[1]~I (
	.datain(\inst7|dsp4|dsp[1]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DisplayAC2[1]));
// synopsys translate_off
defparam \DisplayAC2[1]~I .input_async_reset = "none";
defparam \DisplayAC2[1]~I .input_power_up = "low";
defparam \DisplayAC2[1]~I .input_register_mode = "none";
defparam \DisplayAC2[1]~I .input_sync_reset = "none";
defparam \DisplayAC2[1]~I .oe_async_reset = "none";
defparam \DisplayAC2[1]~I .oe_power_up = "low";
defparam \DisplayAC2[1]~I .oe_register_mode = "none";
defparam \DisplayAC2[1]~I .oe_sync_reset = "none";
defparam \DisplayAC2[1]~I .operation_mode = "output";
defparam \DisplayAC2[1]~I .output_async_reset = "none";
defparam \DisplayAC2[1]~I .output_power_up = "low";
defparam \DisplayAC2[1]~I .output_register_mode = "none";
defparam \DisplayAC2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DisplayAC2[0]~I (
	.datain(\inst7|dsp4|dsp[0]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DisplayAC2[0]));
// synopsys translate_off
defparam \DisplayAC2[0]~I .input_async_reset = "none";
defparam \DisplayAC2[0]~I .input_power_up = "low";
defparam \DisplayAC2[0]~I .input_register_mode = "none";
defparam \DisplayAC2[0]~I .input_sync_reset = "none";
defparam \DisplayAC2[0]~I .oe_async_reset = "none";
defparam \DisplayAC2[0]~I .oe_power_up = "low";
defparam \DisplayAC2[0]~I .oe_register_mode = "none";
defparam \DisplayAC2[0]~I .oe_sync_reset = "none";
defparam \DisplayAC2[0]~I .operation_mode = "output";
defparam \DisplayAC2[0]~I .output_async_reset = "none";
defparam \DisplayAC2[0]~I .output_power_up = "low";
defparam \DisplayAC2[0]~I .output_register_mode = "none";
defparam \DisplayAC2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DisplayAdd[6]~I (
	.datain(\inst7|dsp3|dsp[6]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DisplayAdd[6]));
// synopsys translate_off
defparam \DisplayAdd[6]~I .input_async_reset = "none";
defparam \DisplayAdd[6]~I .input_power_up = "low";
defparam \DisplayAdd[6]~I .input_register_mode = "none";
defparam \DisplayAdd[6]~I .input_sync_reset = "none";
defparam \DisplayAdd[6]~I .oe_async_reset = "none";
defparam \DisplayAdd[6]~I .oe_power_up = "low";
defparam \DisplayAdd[6]~I .oe_register_mode = "none";
defparam \DisplayAdd[6]~I .oe_sync_reset = "none";
defparam \DisplayAdd[6]~I .operation_mode = "output";
defparam \DisplayAdd[6]~I .output_async_reset = "none";
defparam \DisplayAdd[6]~I .output_power_up = "low";
defparam \DisplayAdd[6]~I .output_register_mode = "none";
defparam \DisplayAdd[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DisplayAdd[5]~I (
	.datain(\inst7|dsp3|dsp[5]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DisplayAdd[5]));
// synopsys translate_off
defparam \DisplayAdd[5]~I .input_async_reset = "none";
defparam \DisplayAdd[5]~I .input_power_up = "low";
defparam \DisplayAdd[5]~I .input_register_mode = "none";
defparam \DisplayAdd[5]~I .input_sync_reset = "none";
defparam \DisplayAdd[5]~I .oe_async_reset = "none";
defparam \DisplayAdd[5]~I .oe_power_up = "low";
defparam \DisplayAdd[5]~I .oe_register_mode = "none";
defparam \DisplayAdd[5]~I .oe_sync_reset = "none";
defparam \DisplayAdd[5]~I .operation_mode = "output";
defparam \DisplayAdd[5]~I .output_async_reset = "none";
defparam \DisplayAdd[5]~I .output_power_up = "low";
defparam \DisplayAdd[5]~I .output_register_mode = "none";
defparam \DisplayAdd[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DisplayAdd[4]~I (
	.datain(\inst7|dsp3|dsp[4]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DisplayAdd[4]));
// synopsys translate_off
defparam \DisplayAdd[4]~I .input_async_reset = "none";
defparam \DisplayAdd[4]~I .input_power_up = "low";
defparam \DisplayAdd[4]~I .input_register_mode = "none";
defparam \DisplayAdd[4]~I .input_sync_reset = "none";
defparam \DisplayAdd[4]~I .oe_async_reset = "none";
defparam \DisplayAdd[4]~I .oe_power_up = "low";
defparam \DisplayAdd[4]~I .oe_register_mode = "none";
defparam \DisplayAdd[4]~I .oe_sync_reset = "none";
defparam \DisplayAdd[4]~I .operation_mode = "output";
defparam \DisplayAdd[4]~I .output_async_reset = "none";
defparam \DisplayAdd[4]~I .output_power_up = "low";
defparam \DisplayAdd[4]~I .output_register_mode = "none";
defparam \DisplayAdd[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DisplayAdd[3]~I (
	.datain(\inst7|dsp3|dsp[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DisplayAdd[3]));
// synopsys translate_off
defparam \DisplayAdd[3]~I .input_async_reset = "none";
defparam \DisplayAdd[3]~I .input_power_up = "low";
defparam \DisplayAdd[3]~I .input_register_mode = "none";
defparam \DisplayAdd[3]~I .input_sync_reset = "none";
defparam \DisplayAdd[3]~I .oe_async_reset = "none";
defparam \DisplayAdd[3]~I .oe_power_up = "low";
defparam \DisplayAdd[3]~I .oe_register_mode = "none";
defparam \DisplayAdd[3]~I .oe_sync_reset = "none";
defparam \DisplayAdd[3]~I .operation_mode = "output";
defparam \DisplayAdd[3]~I .output_async_reset = "none";
defparam \DisplayAdd[3]~I .output_power_up = "low";
defparam \DisplayAdd[3]~I .output_register_mode = "none";
defparam \DisplayAdd[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DisplayAdd[2]~I (
	.datain(\inst7|dsp3|dsp[2]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DisplayAdd[2]));
// synopsys translate_off
defparam \DisplayAdd[2]~I .input_async_reset = "none";
defparam \DisplayAdd[2]~I .input_power_up = "low";
defparam \DisplayAdd[2]~I .input_register_mode = "none";
defparam \DisplayAdd[2]~I .input_sync_reset = "none";
defparam \DisplayAdd[2]~I .oe_async_reset = "none";
defparam \DisplayAdd[2]~I .oe_power_up = "low";
defparam \DisplayAdd[2]~I .oe_register_mode = "none";
defparam \DisplayAdd[2]~I .oe_sync_reset = "none";
defparam \DisplayAdd[2]~I .operation_mode = "output";
defparam \DisplayAdd[2]~I .output_async_reset = "none";
defparam \DisplayAdd[2]~I .output_power_up = "low";
defparam \DisplayAdd[2]~I .output_register_mode = "none";
defparam \DisplayAdd[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DisplayAdd[1]~I (
	.datain(\inst7|dsp3|dsp[1]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DisplayAdd[1]));
// synopsys translate_off
defparam \DisplayAdd[1]~I .input_async_reset = "none";
defparam \DisplayAdd[1]~I .input_power_up = "low";
defparam \DisplayAdd[1]~I .input_register_mode = "none";
defparam \DisplayAdd[1]~I .input_sync_reset = "none";
defparam \DisplayAdd[1]~I .oe_async_reset = "none";
defparam \DisplayAdd[1]~I .oe_power_up = "low";
defparam \DisplayAdd[1]~I .oe_register_mode = "none";
defparam \DisplayAdd[1]~I .oe_sync_reset = "none";
defparam \DisplayAdd[1]~I .operation_mode = "output";
defparam \DisplayAdd[1]~I .output_async_reset = "none";
defparam \DisplayAdd[1]~I .output_power_up = "low";
defparam \DisplayAdd[1]~I .output_register_mode = "none";
defparam \DisplayAdd[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DisplayAdd[0]~I (
	.datain(\inst7|dsp3|dsp[0]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DisplayAdd[0]));
// synopsys translate_off
defparam \DisplayAdd[0]~I .input_async_reset = "none";
defparam \DisplayAdd[0]~I .input_power_up = "low";
defparam \DisplayAdd[0]~I .input_register_mode = "none";
defparam \DisplayAdd[0]~I .input_sync_reset = "none";
defparam \DisplayAdd[0]~I .oe_async_reset = "none";
defparam \DisplayAdd[0]~I .oe_power_up = "low";
defparam \DisplayAdd[0]~I .oe_register_mode = "none";
defparam \DisplayAdd[0]~I .oe_sync_reset = "none";
defparam \DisplayAdd[0]~I .operation_mode = "output";
defparam \DisplayAdd[0]~I .output_async_reset = "none";
defparam \DisplayAdd[0]~I .output_power_up = "low";
defparam \DisplayAdd[0]~I .output_register_mode = "none";
defparam \DisplayAdd[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DisplayD1[6]~I (
	.datain(\inst7|dsp1|dsp[6]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DisplayD1[6]));
// synopsys translate_off
defparam \DisplayD1[6]~I .input_async_reset = "none";
defparam \DisplayD1[6]~I .input_power_up = "low";
defparam \DisplayD1[6]~I .input_register_mode = "none";
defparam \DisplayD1[6]~I .input_sync_reset = "none";
defparam \DisplayD1[6]~I .oe_async_reset = "none";
defparam \DisplayD1[6]~I .oe_power_up = "low";
defparam \DisplayD1[6]~I .oe_register_mode = "none";
defparam \DisplayD1[6]~I .oe_sync_reset = "none";
defparam \DisplayD1[6]~I .operation_mode = "output";
defparam \DisplayD1[6]~I .output_async_reset = "none";
defparam \DisplayD1[6]~I .output_power_up = "low";
defparam \DisplayD1[6]~I .output_register_mode = "none";
defparam \DisplayD1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DisplayD1[5]~I (
	.datain(\inst7|dsp1|dsp[5]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DisplayD1[5]));
// synopsys translate_off
defparam \DisplayD1[5]~I .input_async_reset = "none";
defparam \DisplayD1[5]~I .input_power_up = "low";
defparam \DisplayD1[5]~I .input_register_mode = "none";
defparam \DisplayD1[5]~I .input_sync_reset = "none";
defparam \DisplayD1[5]~I .oe_async_reset = "none";
defparam \DisplayD1[5]~I .oe_power_up = "low";
defparam \DisplayD1[5]~I .oe_register_mode = "none";
defparam \DisplayD1[5]~I .oe_sync_reset = "none";
defparam \DisplayD1[5]~I .operation_mode = "output";
defparam \DisplayD1[5]~I .output_async_reset = "none";
defparam \DisplayD1[5]~I .output_power_up = "low";
defparam \DisplayD1[5]~I .output_register_mode = "none";
defparam \DisplayD1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DisplayD1[4]~I (
	.datain(\inst7|dsp1|dsp[4]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DisplayD1[4]));
// synopsys translate_off
defparam \DisplayD1[4]~I .input_async_reset = "none";
defparam \DisplayD1[4]~I .input_power_up = "low";
defparam \DisplayD1[4]~I .input_register_mode = "none";
defparam \DisplayD1[4]~I .input_sync_reset = "none";
defparam \DisplayD1[4]~I .oe_async_reset = "none";
defparam \DisplayD1[4]~I .oe_power_up = "low";
defparam \DisplayD1[4]~I .oe_register_mode = "none";
defparam \DisplayD1[4]~I .oe_sync_reset = "none";
defparam \DisplayD1[4]~I .operation_mode = "output";
defparam \DisplayD1[4]~I .output_async_reset = "none";
defparam \DisplayD1[4]~I .output_power_up = "low";
defparam \DisplayD1[4]~I .output_register_mode = "none";
defparam \DisplayD1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DisplayD1[3]~I (
	.datain(\inst7|dsp1|dsp[3]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DisplayD1[3]));
// synopsys translate_off
defparam \DisplayD1[3]~I .input_async_reset = "none";
defparam \DisplayD1[3]~I .input_power_up = "low";
defparam \DisplayD1[3]~I .input_register_mode = "none";
defparam \DisplayD1[3]~I .input_sync_reset = "none";
defparam \DisplayD1[3]~I .oe_async_reset = "none";
defparam \DisplayD1[3]~I .oe_power_up = "low";
defparam \DisplayD1[3]~I .oe_register_mode = "none";
defparam \DisplayD1[3]~I .oe_sync_reset = "none";
defparam \DisplayD1[3]~I .operation_mode = "output";
defparam \DisplayD1[3]~I .output_async_reset = "none";
defparam \DisplayD1[3]~I .output_power_up = "low";
defparam \DisplayD1[3]~I .output_register_mode = "none";
defparam \DisplayD1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DisplayD1[2]~I (
	.datain(\inst7|dsp1|dsp[2]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DisplayD1[2]));
// synopsys translate_off
defparam \DisplayD1[2]~I .input_async_reset = "none";
defparam \DisplayD1[2]~I .input_power_up = "low";
defparam \DisplayD1[2]~I .input_register_mode = "none";
defparam \DisplayD1[2]~I .input_sync_reset = "none";
defparam \DisplayD1[2]~I .oe_async_reset = "none";
defparam \DisplayD1[2]~I .oe_power_up = "low";
defparam \DisplayD1[2]~I .oe_register_mode = "none";
defparam \DisplayD1[2]~I .oe_sync_reset = "none";
defparam \DisplayD1[2]~I .operation_mode = "output";
defparam \DisplayD1[2]~I .output_async_reset = "none";
defparam \DisplayD1[2]~I .output_power_up = "low";
defparam \DisplayD1[2]~I .output_register_mode = "none";
defparam \DisplayD1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DisplayD1[1]~I (
	.datain(\inst7|dsp1|dsp[1]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DisplayD1[1]));
// synopsys translate_off
defparam \DisplayD1[1]~I .input_async_reset = "none";
defparam \DisplayD1[1]~I .input_power_up = "low";
defparam \DisplayD1[1]~I .input_register_mode = "none";
defparam \DisplayD1[1]~I .input_sync_reset = "none";
defparam \DisplayD1[1]~I .oe_async_reset = "none";
defparam \DisplayD1[1]~I .oe_power_up = "low";
defparam \DisplayD1[1]~I .oe_register_mode = "none";
defparam \DisplayD1[1]~I .oe_sync_reset = "none";
defparam \DisplayD1[1]~I .operation_mode = "output";
defparam \DisplayD1[1]~I .output_async_reset = "none";
defparam \DisplayD1[1]~I .output_power_up = "low";
defparam \DisplayD1[1]~I .output_register_mode = "none";
defparam \DisplayD1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DisplayD1[0]~I (
	.datain(\inst7|dsp1|dsp[0]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DisplayD1[0]));
// synopsys translate_off
defparam \DisplayD1[0]~I .input_async_reset = "none";
defparam \DisplayD1[0]~I .input_power_up = "low";
defparam \DisplayD1[0]~I .input_register_mode = "none";
defparam \DisplayD1[0]~I .input_sync_reset = "none";
defparam \DisplayD1[0]~I .oe_async_reset = "none";
defparam \DisplayD1[0]~I .oe_power_up = "low";
defparam \DisplayD1[0]~I .oe_register_mode = "none";
defparam \DisplayD1[0]~I .oe_sync_reset = "none";
defparam \DisplayD1[0]~I .operation_mode = "output";
defparam \DisplayD1[0]~I .output_async_reset = "none";
defparam \DisplayD1[0]~I .output_power_up = "low";
defparam \DisplayD1[0]~I .output_register_mode = "none";
defparam \DisplayD1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DisplayD2[6]~I (
	.datain(\inst7|dsp2|dsp[6]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DisplayD2[6]));
// synopsys translate_off
defparam \DisplayD2[6]~I .input_async_reset = "none";
defparam \DisplayD2[6]~I .input_power_up = "low";
defparam \DisplayD2[6]~I .input_register_mode = "none";
defparam \DisplayD2[6]~I .input_sync_reset = "none";
defparam \DisplayD2[6]~I .oe_async_reset = "none";
defparam \DisplayD2[6]~I .oe_power_up = "low";
defparam \DisplayD2[6]~I .oe_register_mode = "none";
defparam \DisplayD2[6]~I .oe_sync_reset = "none";
defparam \DisplayD2[6]~I .operation_mode = "output";
defparam \DisplayD2[6]~I .output_async_reset = "none";
defparam \DisplayD2[6]~I .output_power_up = "low";
defparam \DisplayD2[6]~I .output_register_mode = "none";
defparam \DisplayD2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DisplayD2[5]~I (
	.datain(\inst7|dsp2|dsp[5]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DisplayD2[5]));
// synopsys translate_off
defparam \DisplayD2[5]~I .input_async_reset = "none";
defparam \DisplayD2[5]~I .input_power_up = "low";
defparam \DisplayD2[5]~I .input_register_mode = "none";
defparam \DisplayD2[5]~I .input_sync_reset = "none";
defparam \DisplayD2[5]~I .oe_async_reset = "none";
defparam \DisplayD2[5]~I .oe_power_up = "low";
defparam \DisplayD2[5]~I .oe_register_mode = "none";
defparam \DisplayD2[5]~I .oe_sync_reset = "none";
defparam \DisplayD2[5]~I .operation_mode = "output";
defparam \DisplayD2[5]~I .output_async_reset = "none";
defparam \DisplayD2[5]~I .output_power_up = "low";
defparam \DisplayD2[5]~I .output_register_mode = "none";
defparam \DisplayD2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DisplayD2[4]~I (
	.datain(\inst7|dsp2|dsp[4]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DisplayD2[4]));
// synopsys translate_off
defparam \DisplayD2[4]~I .input_async_reset = "none";
defparam \DisplayD2[4]~I .input_power_up = "low";
defparam \DisplayD2[4]~I .input_register_mode = "none";
defparam \DisplayD2[4]~I .input_sync_reset = "none";
defparam \DisplayD2[4]~I .oe_async_reset = "none";
defparam \DisplayD2[4]~I .oe_power_up = "low";
defparam \DisplayD2[4]~I .oe_register_mode = "none";
defparam \DisplayD2[4]~I .oe_sync_reset = "none";
defparam \DisplayD2[4]~I .operation_mode = "output";
defparam \DisplayD2[4]~I .output_async_reset = "none";
defparam \DisplayD2[4]~I .output_power_up = "low";
defparam \DisplayD2[4]~I .output_register_mode = "none";
defparam \DisplayD2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DisplayD2[3]~I (
	.datain(\inst7|dsp2|dsp[3]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DisplayD2[3]));
// synopsys translate_off
defparam \DisplayD2[3]~I .input_async_reset = "none";
defparam \DisplayD2[3]~I .input_power_up = "low";
defparam \DisplayD2[3]~I .input_register_mode = "none";
defparam \DisplayD2[3]~I .input_sync_reset = "none";
defparam \DisplayD2[3]~I .oe_async_reset = "none";
defparam \DisplayD2[3]~I .oe_power_up = "low";
defparam \DisplayD2[3]~I .oe_register_mode = "none";
defparam \DisplayD2[3]~I .oe_sync_reset = "none";
defparam \DisplayD2[3]~I .operation_mode = "output";
defparam \DisplayD2[3]~I .output_async_reset = "none";
defparam \DisplayD2[3]~I .output_power_up = "low";
defparam \DisplayD2[3]~I .output_register_mode = "none";
defparam \DisplayD2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DisplayD2[2]~I (
	.datain(\inst7|dsp2|dsp[2]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DisplayD2[2]));
// synopsys translate_off
defparam \DisplayD2[2]~I .input_async_reset = "none";
defparam \DisplayD2[2]~I .input_power_up = "low";
defparam \DisplayD2[2]~I .input_register_mode = "none";
defparam \DisplayD2[2]~I .input_sync_reset = "none";
defparam \DisplayD2[2]~I .oe_async_reset = "none";
defparam \DisplayD2[2]~I .oe_power_up = "low";
defparam \DisplayD2[2]~I .oe_register_mode = "none";
defparam \DisplayD2[2]~I .oe_sync_reset = "none";
defparam \DisplayD2[2]~I .operation_mode = "output";
defparam \DisplayD2[2]~I .output_async_reset = "none";
defparam \DisplayD2[2]~I .output_power_up = "low";
defparam \DisplayD2[2]~I .output_register_mode = "none";
defparam \DisplayD2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DisplayD2[1]~I (
	.datain(\inst7|dsp2|dsp[1]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DisplayD2[1]));
// synopsys translate_off
defparam \DisplayD2[1]~I .input_async_reset = "none";
defparam \DisplayD2[1]~I .input_power_up = "low";
defparam \DisplayD2[1]~I .input_register_mode = "none";
defparam \DisplayD2[1]~I .input_sync_reset = "none";
defparam \DisplayD2[1]~I .oe_async_reset = "none";
defparam \DisplayD2[1]~I .oe_power_up = "low";
defparam \DisplayD2[1]~I .oe_register_mode = "none";
defparam \DisplayD2[1]~I .oe_sync_reset = "none";
defparam \DisplayD2[1]~I .operation_mode = "output";
defparam \DisplayD2[1]~I .output_async_reset = "none";
defparam \DisplayD2[1]~I .output_power_up = "low";
defparam \DisplayD2[1]~I .output_register_mode = "none";
defparam \DisplayD2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DisplayD2[0]~I (
	.datain(\inst7|dsp2|dsp[0]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DisplayD2[0]));
// synopsys translate_off
defparam \DisplayD2[0]~I .input_async_reset = "none";
defparam \DisplayD2[0]~I .input_power_up = "low";
defparam \DisplayD2[0]~I .input_register_mode = "none";
defparam \DisplayD2[0]~I .input_sync_reset = "none";
defparam \DisplayD2[0]~I .oe_async_reset = "none";
defparam \DisplayD2[0]~I .oe_power_up = "low";
defparam \DisplayD2[0]~I .oe_register_mode = "none";
defparam \DisplayD2[0]~I .oe_sync_reset = "none";
defparam \DisplayD2[0]~I .operation_mode = "output";
defparam \DisplayD2[0]~I .output_async_reset = "none";
defparam \DisplayD2[0]~I .output_power_up = "low";
defparam \DisplayD2[0]~I .output_register_mode = "none";
defparam \DisplayD2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \endereco[7]~I (
	.datain(\inst25|reg [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(endereco[7]));
// synopsys translate_off
defparam \endereco[7]~I .input_async_reset = "none";
defparam \endereco[7]~I .input_power_up = "low";
defparam \endereco[7]~I .input_register_mode = "none";
defparam \endereco[7]~I .input_sync_reset = "none";
defparam \endereco[7]~I .oe_async_reset = "none";
defparam \endereco[7]~I .oe_power_up = "low";
defparam \endereco[7]~I .oe_register_mode = "none";
defparam \endereco[7]~I .oe_sync_reset = "none";
defparam \endereco[7]~I .operation_mode = "output";
defparam \endereco[7]~I .output_async_reset = "none";
defparam \endereco[7]~I .output_power_up = "low";
defparam \endereco[7]~I .output_register_mode = "none";
defparam \endereco[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \endereco[6]~I (
	.datain(\inst25|reg [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(endereco[6]));
// synopsys translate_off
defparam \endereco[6]~I .input_async_reset = "none";
defparam \endereco[6]~I .input_power_up = "low";
defparam \endereco[6]~I .input_register_mode = "none";
defparam \endereco[6]~I .input_sync_reset = "none";
defparam \endereco[6]~I .oe_async_reset = "none";
defparam \endereco[6]~I .oe_power_up = "low";
defparam \endereco[6]~I .oe_register_mode = "none";
defparam \endereco[6]~I .oe_sync_reset = "none";
defparam \endereco[6]~I .operation_mode = "output";
defparam \endereco[6]~I .output_async_reset = "none";
defparam \endereco[6]~I .output_power_up = "low";
defparam \endereco[6]~I .output_register_mode = "none";
defparam \endereco[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \endereco[5]~I (
	.datain(\inst25|reg [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(endereco[5]));
// synopsys translate_off
defparam \endereco[5]~I .input_async_reset = "none";
defparam \endereco[5]~I .input_power_up = "low";
defparam \endereco[5]~I .input_register_mode = "none";
defparam \endereco[5]~I .input_sync_reset = "none";
defparam \endereco[5]~I .oe_async_reset = "none";
defparam \endereco[5]~I .oe_power_up = "low";
defparam \endereco[5]~I .oe_register_mode = "none";
defparam \endereco[5]~I .oe_sync_reset = "none";
defparam \endereco[5]~I .operation_mode = "output";
defparam \endereco[5]~I .output_async_reset = "none";
defparam \endereco[5]~I .output_power_up = "low";
defparam \endereco[5]~I .output_register_mode = "none";
defparam \endereco[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \endereco[4]~I (
	.datain(\inst25|reg [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(endereco[4]));
// synopsys translate_off
defparam \endereco[4]~I .input_async_reset = "none";
defparam \endereco[4]~I .input_power_up = "low";
defparam \endereco[4]~I .input_register_mode = "none";
defparam \endereco[4]~I .input_sync_reset = "none";
defparam \endereco[4]~I .oe_async_reset = "none";
defparam \endereco[4]~I .oe_power_up = "low";
defparam \endereco[4]~I .oe_register_mode = "none";
defparam \endereco[4]~I .oe_sync_reset = "none";
defparam \endereco[4]~I .operation_mode = "output";
defparam \endereco[4]~I .output_async_reset = "none";
defparam \endereco[4]~I .output_power_up = "low";
defparam \endereco[4]~I .output_register_mode = "none";
defparam \endereco[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \endereco[3]~I (
	.datain(\inst25|reg [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(endereco[3]));
// synopsys translate_off
defparam \endereco[3]~I .input_async_reset = "none";
defparam \endereco[3]~I .input_power_up = "low";
defparam \endereco[3]~I .input_register_mode = "none";
defparam \endereco[3]~I .input_sync_reset = "none";
defparam \endereco[3]~I .oe_async_reset = "none";
defparam \endereco[3]~I .oe_power_up = "low";
defparam \endereco[3]~I .oe_register_mode = "none";
defparam \endereco[3]~I .oe_sync_reset = "none";
defparam \endereco[3]~I .operation_mode = "output";
defparam \endereco[3]~I .output_async_reset = "none";
defparam \endereco[3]~I .output_power_up = "low";
defparam \endereco[3]~I .output_register_mode = "none";
defparam \endereco[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \endereco[2]~I (
	.datain(\inst25|reg [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(endereco[2]));
// synopsys translate_off
defparam \endereco[2]~I .input_async_reset = "none";
defparam \endereco[2]~I .input_power_up = "low";
defparam \endereco[2]~I .input_register_mode = "none";
defparam \endereco[2]~I .input_sync_reset = "none";
defparam \endereco[2]~I .oe_async_reset = "none";
defparam \endereco[2]~I .oe_power_up = "low";
defparam \endereco[2]~I .oe_register_mode = "none";
defparam \endereco[2]~I .oe_sync_reset = "none";
defparam \endereco[2]~I .operation_mode = "output";
defparam \endereco[2]~I .output_async_reset = "none";
defparam \endereco[2]~I .output_power_up = "low";
defparam \endereco[2]~I .output_register_mode = "none";
defparam \endereco[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \endereco[1]~I (
	.datain(\inst25|reg [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(endereco[1]));
// synopsys translate_off
defparam \endereco[1]~I .input_async_reset = "none";
defparam \endereco[1]~I .input_power_up = "low";
defparam \endereco[1]~I .input_register_mode = "none";
defparam \endereco[1]~I .input_sync_reset = "none";
defparam \endereco[1]~I .oe_async_reset = "none";
defparam \endereco[1]~I .oe_power_up = "low";
defparam \endereco[1]~I .oe_register_mode = "none";
defparam \endereco[1]~I .oe_sync_reset = "none";
defparam \endereco[1]~I .operation_mode = "output";
defparam \endereco[1]~I .output_async_reset = "none";
defparam \endereco[1]~I .output_power_up = "low";
defparam \endereco[1]~I .output_register_mode = "none";
defparam \endereco[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \endereco[0]~I (
	.datain(\inst25|reg [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(endereco[0]));
// synopsys translate_off
defparam \endereco[0]~I .input_async_reset = "none";
defparam \endereco[0]~I .input_power_up = "low";
defparam \endereco[0]~I .input_register_mode = "none";
defparam \endereco[0]~I .input_sync_reset = "none";
defparam \endereco[0]~I .oe_async_reset = "none";
defparam \endereco[0]~I .oe_power_up = "low";
defparam \endereco[0]~I .oe_register_mode = "none";
defparam \endereco[0]~I .oe_sync_reset = "none";
defparam \endereco[0]~I .operation_mode = "output";
defparam \endereco[0]~I .output_async_reset = "none";
defparam \endereco[0]~I .output_power_up = "low";
defparam \endereco[0]~I .output_register_mode = "none";
defparam \endereco[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
