default:
    @just --list

gen-bitfields:
    #!/bin/bash
    python3 ./testbenches/generate_bitfield.py > ./testbenches/include/tb_bitfields.h

sim-b name:
    make ./build/{{name}}.bsim
    ./build/{{name}}.bsim

build-v name:
    make ./build/verilog/{{name}}.v

build-sim-v name:
    make ./build/{{name}}.vsim

sim-v name:
    make ./build/{{name}}.vsim
    ./build/{{name}}.vsim

test-keymgr: (sim-v "mkSimpleIOCapKeyManager_Tb")

test-exposer: (sim-v "mkSimpleIOCapExposer_Tb")