#
#Copyright (C) 1994-2021 Synopsys, Inc.
#This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
#and may only be used pursuant to the terms and conditions of a written license agreement
#with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
#Synopsys software or the associated documentation is strictly prohibited.
#Tool: HAPS (R) ProtoCompiler 100
#Build: R-2020.12-SP1-1
#Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
#OS: CentOS release 6.10 (Final)
#Hostname: ws25

#Database state : /home/course/csr530605/HAPS/lab/finalProject/RCPU/|pa0
#Synopsys ProtoCompiler Partitioner/Router, Version map202012pcp4, Build 193R, Built Apr  8 2022 21:27:09, @4216327



@S1 AP337 |Connection Model
connection_model DIRECT -modules { \
}
connection_model HSTDM_ERD -modules { \
   HSTDM_ERD_7 7
   HSTDM_ERD_15 15
   HSTDM_ERD_22 22
   HSTDM_ERD_30 30
   HSTDM_ERD_37 37
   HSTDM_ERD_45 45
   HSTDM_ERD_52 52
   HSTDM_ERD_60 60
   HSTDM_ERD_67 67
   HSTDM_ERD_75 75
   HSTDM_ERD_82 82
   HSTDM_ERD_90 90
   HSTDM_ERD_97 97
   HSTDM_ERD_105 105
   HSTDM_ERD_112 112
   HSTDM_ERD_120 120
   HSTDM_ERD_150 150
   HSTDM_ERD_180 180
   HSTDM_ERD_210 210
   HSTDM_ERD_240 240
}
connection_model ACPM -modules { \
   ACPM_2 2
   ACPM_3 3
   ACPM_4 4
   ACPM_5 5
   ACPM_6 6
   ACPM_7 7
   ACPM_8 8
   ACPM_9 9
   ACPM_10 10
   ACPM_11 11
   ACPM_12 12
   ACPM_13 13
   ACPM_14 14
   ACPM_15 15
   ACPM_16 16
   ACPM_17 17
   ACPM_18 18
   ACPM_19 19
   ACPM_20 20
   ACPM_24 24
   ACPM_28 28
   ACPM_32 32
}
connection_model HSTDM -modules { \
   HSTDM_8 8
   HSTDM_16 16
   HSTDM_24 24
   HSTDM_32 32
   HSTDM_40 40
   HSTDM_48 48
   HSTDM_56 56
   HSTDM_64 64
   HSTDM_72 72
   HSTDM_80 80
   HSTDM_88 88
   HSTDM_96 96
   HSTDM_104 104
   HSTDM_112 112
   HSTDM_120 120
   HSTDM_128 128
   HSTDM_160 160
   HSTDM_192 192
   HSTDM_224 224
   HSTDM_256 256
}
connection_model HSTDMSE -modules { \
   HSTDM_8 8
   HSTDM_16 16
   HSTDM_24 24
   HSTDM_32 32
   HSTDM_40 40
   HSTDM_48 48
   HSTDM_56 56
   HSTDM_64 64
   HSTDM_72 72
   HSTDM_80 80
   HSTDM_88 88
   HSTDM_96 96
   HSTDM_104 104
   HSTDM_112 112
   HSTDM_120 120
   HSTDM_128 128
   HSTDM_160 160
   HSTDM_192 192
   HSTDM_224 224
   HSTDM_256 256
}
connection_model HSTDMSE_ERD -modules { \
   HSTDM_ERD_7 7
   HSTDM_ERD_15 15
   HSTDM_ERD_22 22
   HSTDM_ERD_30 30
   HSTDM_ERD_37 37
   HSTDM_ERD_45 45
   HSTDM_ERD_52 52
   HSTDM_ERD_60 60
   HSTDM_ERD_67 67
   HSTDM_ERD_75 75
   HSTDM_ERD_82 82
   HSTDM_ERD_90 90
   HSTDM_ERD_97 97
   HSTDM_ERD_105 105
   HSTDM_ERD_112 112
   HSTDM_ERD_120 120
   HSTDM_ERD_150 150
   HSTDM_ERD_180 180
   HSTDM_ERD_210 210
   HSTDM_ERD_240 240
}
connection_model MGTDM_Y -modules { \
   HSTDM_MGT_64 64
   HSTDM_MGT_128 128
   HSTDM_MGT_256 256
   HSTDM_MGT_512 512
   HSTDM_MGT_1024 1024
}
connection_model MGTDM -modules { \
   HSTDM_ERD_MGT_256 256
   HSTDM_ERD_MGT_512 512
   HSTDM_ERD_MGT_1024 1024
}

@S2 AP336 |Implied Constraints

@S3 AP339 |Dissolve
must_dissolve {adder}
#  Local: LUT 30 
#  Total: LUT 30 
#  View Name: Adder
#  Estimate: LUT 30 

@S4 AP341 |Assignments

@S4.1 AP342 |Port Assignments
assign_port {AddrIn[0]} -trace {FB1_B6_A[2]}
assign_port {AddrIn[10]} -trace {FB1_B6_B[2]}
assign_port {AddrIn[11]} -trace {FB1_B6_B[3]}
assign_port {AddrIn[12]} -trace {FB1_B6_B[4]}
assign_port {AddrIn[13]} -trace {FB1_B6_B[5]}
assign_port {AddrIn[14]} -trace {FB1_B6_B[6]}
assign_port {AddrIn[15]} -trace {FB1_B6_B[7]}
assign_port {AddrIn[16]} -trace {FB1_B6_B[8]}
assign_port {AddrIn[17]} -trace {FB1_B6_B[9]}
assign_port {AddrIn[18]} -trace {FB1_B6_B[10]}
assign_port {AddrIn[19]} -trace {FB1_B6_B[11]}
assign_port {AddrIn[1]} -trace {FB1_B6_A[3]}
assign_port {AddrIn[20]} -trace {FB1_B6_C[2]}
assign_port {AddrIn[21]} -trace {FB1_B6_C[3]}
assign_port {AddrIn[22]} -trace {FB1_B6_C[4]}
assign_port {AddrIn[23]} -trace {FB1_B6_C[5]}
assign_port {AddrIn[24]} -trace {FB1_B6_C[6]}
assign_port {AddrIn[25]} -trace {FB1_B6_C[7]}
assign_port {AddrIn[26]} -trace {FB1_B6_C[8]}
assign_port {AddrIn[27]} -trace {FB1_B6_C[9]}
assign_port {AddrIn[28]} -trace {FB1_B6_C[10]}
assign_port {AddrIn[29]} -trace {FB1_B6_C[11]}
assign_port {AddrIn[2]} -trace {FB1_B6_A[4]}
assign_port {AddrIn[30]} -trace {FB1_B6_D[4]}
assign_port {AddrIn[31]} -trace {FB1_B6_D[3]}
assign_port {AddrIn[3]} -trace {FB1_B6_A[5]}
assign_port {AddrIn[4]} -trace {FB1_B6_A[6]}
assign_port {AddrIn[5]} -trace {FB1_B6_A[7]}
assign_port {AddrIn[6]} -trace {FB1_B6_A[8]}
assign_port {AddrIn[7]} -trace {FB1_B6_A[9]}
assign_port {AddrIn[8]} -trace {FB1_B6_A[10]}
assign_port {AddrIn[9]} -trace {FB1_B6_A[11]}
assign_port {AddrOut[0]} -trace {FB1_B5_A[2]}
assign_port {AddrOut[10]} -trace {FB1_B5_B[2]}
assign_port {AddrOut[11]} -trace {FB1_B5_B[3]}
assign_port {AddrOut[12]} -trace {FB1_B5_B[4]}
assign_port {AddrOut[13]} -trace {FB1_B5_B[5]}
assign_port {AddrOut[14]} -trace {FB1_B5_B[6]}
assign_port {AddrOut[15]} -trace {FB1_B5_B[7]}
assign_port {AddrOut[16]} -trace {FB1_B5_B[8]}
assign_port {AddrOut[17]} -trace {FB1_B5_B[9]}
assign_port {AddrOut[18]} -trace {FB1_B5_B[10]}
assign_port {AddrOut[19]} -trace {FB1_B5_B[11]}
assign_port {AddrOut[1]} -trace {FB1_B5_A[3]}
assign_port {AddrOut[20]} -trace {FB1_B5_C[2]}
assign_port {AddrOut[21]} -trace {FB1_B5_C[3]}
assign_port {AddrOut[22]} -trace {FB1_B5_C[4]}
assign_port {AddrOut[23]} -trace {FB1_B5_C[5]}
assign_port {AddrOut[24]} -trace {FB1_B5_C[6]}
assign_port {AddrOut[25]} -trace {FB1_B5_C[7]}
assign_port {AddrOut[26]} -trace {FB1_B5_C[8]}
assign_port {AddrOut[27]} -trace {FB1_B5_C[9]}
assign_port {AddrOut[28]} -trace {FB1_B5_C[10]}
assign_port {AddrOut[29]} -trace {FB1_B5_C[11]}
assign_port {AddrOut[2]} -trace {FB1_B5_A[4]}
assign_port {AddrOut[30]} -trace {FB1_B5_D[2]}
assign_port {AddrOut[31]} -trace {FB1_B5_D[3]}
assign_port {AddrOut[3]} -trace {FB1_B5_A[5]}
assign_port {AddrOut[4]} -trace {FB1_B5_A[6]}
assign_port {AddrOut[5]} -trace {FB1_B5_A[7]}
assign_port {AddrOut[6]} -trace {FB1_B5_A[8]}
assign_port {AddrOut[7]} -trace {FB1_B5_A[9]}
assign_port {AddrOut[8]} -trace {FB1_B5_A[10]}
assign_port {AddrOut[9]} -trace {FB1_B5_A[11]}
assign_port {clk} {FB1.PLL1}

@S4.2 AP343 |Hierarchical Cell Assignments

@S4.3 AP344 |Random Logic Assignments
assign_cell {adder.AddrOut[31:0]} {FB1.uB}
   # LUT 30 
replicate_cell {clk_0} {FB1.uA FB1.uB}
replicate_cell {reset_n_0} {FB1.uA FB1.uB}
assign_cell {hyper_connect_USR_LOCAL_RESET} {FB1.uA}
assign_cell {reset_n} {FB1.uB}
assign_cell {clk} {FB1.uB}

@S5 AP381 |Cell Connections
cell_connections adder.AddrOut[31:0] \
   -total_connections 66 \
   -assigned_bin FB1.uB -unconstrained -local_connections 2 \
   -bins {FB1.uB} -count 2 \
   -bins {FB1.uB FB1.uB|PORTS} -count 64 \
   -usage {LUT 30 }

# Skipping cell_connections for replicated cell reset_n_0 {FB1.uA FB1.uB}
cell_connections adder.false \
   -total_connections 1 \
   -assigned_bin FB1.uB -unconstrained -local_connections 1 \
   -bins {FB1.uB} -count 1 \
   -usage {}

# Skipping cell_connections for replicated cell clk_0 {FB1.uA FB1.uB}
cell_connections hyper_connect_USR_LOCAL_RESET \
   -total_connections 1 \
   -assigned_bin FB1.uA -constrained_to FB1.uA -local_connections 0 \
   -bins {FB1.uA FB1.uB} -count 1 \
   -usage {}

cell_connections reset_n \
   -total_connections 1 \
   -assigned_bin FB1.uB -unconstrained -local_connections 0 \
   -bins {} -count 1 \
   -usage {}

cell_connections adder.true \
   -total_connections 1 \
   -assigned_bin FB1.uB -unconstrained -local_connections 1 \
   -bins {FB1.uB} -count 1 \
   -usage {}

cell_connections clk \
   -total_connections 1 \
   -assigned_bin FB1.uB -unconstrained -local_connections 0 \
   -bins {FB1.uA FB1.uB FB1.PLL1} -count 1 \
   -usage {}


@S6 AP345 |Net and Global Routing Information
@N: AP305 |This section contains information only for nets that are external to FPGAs
@N: AP305 |The 'net_connections' reports in this section report only one cell or port per bin


@S6.1 AP346 |Routed Nets

net_connections -num_pins 2 reset_n \
   -sink_cell {FB1.uA reset_n_0} \
   -sink_cell {FB1.uB reset_n_0}
global_route reset_n \
   -from FB1.uA -to {FB1.uB} -using T_FB1.uA_FB1.uB_2 -tdm DIRECT

net_attribute -function GCLK -tdm_qualified 0 clk
net_connections -num_pins 3 clk \
   -sink_cell {FB1.uB clk} \
   -sink_cell {FB1.uA clk_0}
global_route clk \
   -from FB1.PLL1 -to {FB1.uA FB1.uB} -using T_FB1.PLL1_FB1.uA_FB1.uB_1 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrOut[29]
net_connections -num_pins 2 AddrOut[29] \
   -sink_port {TOP_IO_HT3_FB1_B5 AddrOut[29]}
global_route AddrOut[29] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrOut[25]
net_connections -num_pins 2 AddrOut[25] \
   -sink_port {TOP_IO_HT3_FB1_B5 AddrOut[25]}
global_route AddrOut[25] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrOut[23]
net_connections -num_pins 2 AddrOut[23] \
   -sink_port {TOP_IO_HT3_FB1_B5 AddrOut[23]}
global_route AddrOut[23] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrOut[21]
net_connections -num_pins 2 AddrOut[21] \
   -sink_port {TOP_IO_HT3_FB1_B5 AddrOut[21]}
global_route AddrOut[21] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrOut[19]
net_connections -num_pins 2 AddrOut[19] \
   -sink_port {TOP_IO_HT3_FB1_B5 AddrOut[19]}
global_route AddrOut[19] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrOut[16]
net_connections -num_pins 2 AddrOut[16] \
   -sink_port {TOP_IO_HT3_FB1_B5 AddrOut[16]}
global_route AddrOut[16] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrOut[27]
net_connections -num_pins 2 AddrOut[27] \
   -sink_port {TOP_IO_HT3_FB1_B5 AddrOut[27]}
global_route AddrOut[27] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrOut[15]
net_connections -num_pins 2 AddrOut[15] \
   -sink_port {TOP_IO_HT3_FB1_B5 AddrOut[15]}
global_route AddrOut[15] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrOut[12]
net_connections -num_pins 2 AddrOut[12] \
   -sink_port {TOP_IO_HT3_FB1_B5 AddrOut[12]}
global_route AddrOut[12] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrOut[10]
net_connections -num_pins 2 AddrOut[10] \
   -sink_port {TOP_IO_HT3_FB1_B5 AddrOut[10]}
global_route AddrOut[10] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrOut[8]
net_connections -num_pins 2 AddrOut[8] \
   -sink_port {TOP_IO_HT3_FB1_B5 AddrOut[8]}
global_route AddrOut[8] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrOut[7]
net_connections -num_pins 2 AddrOut[7] \
   -sink_port {TOP_IO_HT3_FB1_B5 AddrOut[7]}
global_route AddrOut[7] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrOut[6]
net_connections -num_pins 2 AddrOut[6] \
   -sink_port {TOP_IO_HT3_FB1_B5 AddrOut[6]}
global_route AddrOut[6] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrOut[5]
net_connections -num_pins 2 AddrOut[5] \
   -sink_port {TOP_IO_HT3_FB1_B5 AddrOut[5]}
global_route AddrOut[5] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrOut[4]
net_connections -num_pins 2 AddrOut[4] \
   -sink_port {TOP_IO_HT3_FB1_B5 AddrOut[4]}
global_route AddrOut[4] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrOut[3]
net_connections -num_pins 2 AddrOut[3] \
   -sink_port {TOP_IO_HT3_FB1_B5 AddrOut[3]}
global_route AddrOut[3] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrOut[31]
net_connections -num_pins 2 AddrOut[31] \
   -sink_port {TOP_IO_HT3_FB1_B5 AddrOut[31]}
global_route AddrOut[31] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrOut[18]
net_connections -num_pins 2 AddrOut[18] \
   -sink_port {TOP_IO_HT3_FB1_B5 AddrOut[18]}
global_route AddrOut[18] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrOut[22]
net_connections -num_pins 2 AddrOut[22] \
   -sink_port {TOP_IO_HT3_FB1_B5 AddrOut[22]}
global_route AddrOut[22] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrIn[29]
net_connections -num_pins 2 AddrIn[29] \
   -sink_cell {FB1.uB adder.AddrOut[31:0]}
global_route AddrIn[29] \
   -from TOP_IO_HT3_FB1_B6 -to {FB1.uB} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrIn[28]
net_connections -num_pins 2 AddrIn[28] \
   -sink_cell {FB1.uB adder.AddrOut[31:0]}
global_route AddrIn[28] \
   -from TOP_IO_HT3_FB1_B6 -to {FB1.uB} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrIn[23]
net_connections -num_pins 2 AddrIn[23] \
   -sink_cell {FB1.uB adder.AddrOut[31:0]}
global_route AddrIn[23] \
   -from TOP_IO_HT3_FB1_B6 -to {FB1.uB} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrIn[30]
net_connections -num_pins 2 AddrIn[30] \
   -sink_cell {FB1.uB adder.AddrOut[31:0]}
global_route AddrIn[30] \
   -from TOP_IO_HT3_FB1_B6 -to {FB1.uB} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrOut[30]
net_connections -num_pins 2 AddrOut[30] \
   -sink_port {TOP_IO_HT3_FB1_B5 AddrOut[30]}
global_route AddrOut[30] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrIn[22]
net_connections -num_pins 2 AddrIn[22] \
   -sink_cell {FB1.uB adder.AddrOut[31:0]}
global_route AddrIn[22] \
   -from TOP_IO_HT3_FB1_B6 -to {FB1.uB} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrOut[11]
net_connections -num_pins 2 AddrOut[11] \
   -sink_port {TOP_IO_HT3_FB1_B5 AddrOut[11]}
global_route AddrOut[11] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrIn[27]
net_connections -num_pins 2 AddrIn[27] \
   -sink_cell {FB1.uB adder.AddrOut[31:0]}
global_route AddrIn[27] \
   -from TOP_IO_HT3_FB1_B6 -to {FB1.uB} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrIn[21]
net_connections -num_pins 2 AddrIn[21] \
   -sink_cell {FB1.uB adder.AddrOut[31:0]}
global_route AddrIn[21] \
   -from TOP_IO_HT3_FB1_B6 -to {FB1.uB} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrIn[24]
net_connections -num_pins 2 AddrIn[24] \
   -sink_cell {FB1.uB adder.AddrOut[31:0]}
global_route AddrIn[24] \
   -from TOP_IO_HT3_FB1_B6 -to {FB1.uB} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrIn[19]
net_connections -num_pins 2 AddrIn[19] \
   -sink_cell {FB1.uB adder.AddrOut[31:0]}
global_route AddrIn[19] \
   -from TOP_IO_HT3_FB1_B6 -to {FB1.uB} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrIn[20]
net_connections -num_pins 2 AddrIn[20] \
   -sink_cell {FB1.uB adder.AddrOut[31:0]}
global_route AddrIn[20] \
   -from TOP_IO_HT3_FB1_B6 -to {FB1.uB} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrOut[26]
net_connections -num_pins 2 AddrOut[26] \
   -sink_port {TOP_IO_HT3_FB1_B5 AddrOut[26]}
global_route AddrOut[26] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrIn[18]
net_connections -num_pins 2 AddrIn[18] \
   -sink_cell {FB1.uB adder.AddrOut[31:0]}
global_route AddrIn[18] \
   -from TOP_IO_HT3_FB1_B6 -to {FB1.uB} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrOut[24]
net_connections -num_pins 2 AddrOut[24] \
   -sink_port {TOP_IO_HT3_FB1_B5 AddrOut[24]}
global_route AddrOut[24] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrIn[14]
net_connections -num_pins 2 AddrIn[14] \
   -sink_cell {FB1.uB adder.AddrOut[31:0]}
global_route AddrIn[14] \
   -from TOP_IO_HT3_FB1_B6 -to {FB1.uB} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrOut[0]
net_connections -num_pins 2 AddrOut[0] \
   -sink_port {TOP_IO_HT3_FB1_B5 AddrOut[0]}
global_route AddrOut[0] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrIn[12]
net_connections -num_pins 2 AddrIn[12] \
   -sink_cell {FB1.uB adder.AddrOut[31:0]}
global_route AddrIn[12] \
   -from TOP_IO_HT3_FB1_B6 -to {FB1.uB} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrIn[17]
net_connections -num_pins 2 AddrIn[17] \
   -sink_cell {FB1.uB adder.AddrOut[31:0]}
global_route AddrIn[17] \
   -from TOP_IO_HT3_FB1_B6 -to {FB1.uB} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrIn[11]
net_connections -num_pins 2 AddrIn[11] \
   -sink_cell {FB1.uB adder.AddrOut[31:0]}
global_route AddrIn[11] \
   -from TOP_IO_HT3_FB1_B6 -to {FB1.uB} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrOut[9]
net_connections -num_pins 2 AddrOut[9] \
   -sink_port {TOP_IO_HT3_FB1_B5 AddrOut[9]}
global_route AddrOut[9] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrIn[9]
net_connections -num_pins 2 AddrIn[9] \
   -sink_cell {FB1.uB adder.AddrOut[31:0]}
global_route AddrIn[9] \
   -from TOP_IO_HT3_FB1_B6 -to {FB1.uB} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrOut[28]
net_connections -num_pins 2 AddrOut[28] \
   -sink_port {TOP_IO_HT3_FB1_B5 AddrOut[28]}
global_route AddrOut[28] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrIn[31]
net_connections -num_pins 2 AddrIn[31] \
   -sink_cell {FB1.uB adder.AddrOut[31:0]}
global_route AddrIn[31] \
   -from TOP_IO_HT3_FB1_B6 -to {FB1.uB} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrIn[8]
net_connections -num_pins 2 AddrIn[8] \
   -sink_cell {FB1.uB adder.AddrOut[31:0]}
global_route AddrIn[8] \
   -from TOP_IO_HT3_FB1_B6 -to {FB1.uB} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrIn[13]
net_connections -num_pins 2 AddrIn[13] \
   -sink_cell {FB1.uB adder.AddrOut[31:0]}
global_route AddrIn[13] \
   -from TOP_IO_HT3_FB1_B6 -to {FB1.uB} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrOut[17]
net_connections -num_pins 2 AddrOut[17] \
   -sink_port {TOP_IO_HT3_FB1_B5 AddrOut[17]}
global_route AddrOut[17] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrIn[26]
net_connections -num_pins 2 AddrIn[26] \
   -sink_cell {FB1.uB adder.AddrOut[31:0]}
global_route AddrIn[26] \
   -from TOP_IO_HT3_FB1_B6 -to {FB1.uB} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrIn[7]
net_connections -num_pins 2 AddrIn[7] \
   -sink_cell {FB1.uB adder.AddrOut[31:0]}
global_route AddrIn[7] \
   -from TOP_IO_HT3_FB1_B6 -to {FB1.uB} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrIn[10]
net_connections -num_pins 2 AddrIn[10] \
   -sink_cell {FB1.uB adder.AddrOut[31:0]}
global_route AddrIn[10] \
   -from TOP_IO_HT3_FB1_B6 -to {FB1.uB} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrOut[13]
net_connections -num_pins 2 AddrOut[13] \
   -sink_port {TOP_IO_HT3_FB1_B5 AddrOut[13]}
global_route AddrOut[13] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrOut[2]
net_connections -num_pins 2 AddrOut[2] \
   -sink_port {TOP_IO_HT3_FB1_B5 AddrOut[2]}
global_route AddrOut[2] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrIn[5]
net_connections -num_pins 2 AddrIn[5] \
   -sink_cell {FB1.uB adder.AddrOut[31:0]}
global_route AddrIn[5] \
   -from TOP_IO_HT3_FB1_B6 -to {FB1.uB} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrIn[4]
net_connections -num_pins 2 AddrIn[4] \
   -sink_cell {FB1.uB adder.AddrOut[31:0]}
global_route AddrIn[4] \
   -from TOP_IO_HT3_FB1_B6 -to {FB1.uB} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrIn[25]
net_connections -num_pins 2 AddrIn[25] \
   -sink_cell {FB1.uB adder.AddrOut[31:0]}
global_route AddrIn[25] \
   -from TOP_IO_HT3_FB1_B6 -to {FB1.uB} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrIn[3]
net_connections -num_pins 2 AddrIn[3] \
   -sink_cell {FB1.uB adder.AddrOut[31:0]}
global_route AddrIn[3] \
   -from TOP_IO_HT3_FB1_B6 -to {FB1.uB} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrOut[20]
net_connections -num_pins 2 AddrOut[20] \
   -sink_port {TOP_IO_HT3_FB1_B5 AddrOut[20]}
global_route AddrOut[20] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrOut[1]
net_connections -num_pins 2 AddrOut[1] \
   -sink_port {TOP_IO_HT3_FB1_B5 AddrOut[1]}
global_route AddrOut[1] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrIn[16]
net_connections -num_pins 2 AddrIn[16] \
   -sink_cell {FB1.uB adder.AddrOut[31:0]}
global_route AddrIn[16] \
   -from TOP_IO_HT3_FB1_B6 -to {FB1.uB} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrIn[2]
net_connections -num_pins 2 AddrIn[2] \
   -sink_cell {FB1.uB adder.AddrOut[31:0]}
global_route AddrIn[2] \
   -from TOP_IO_HT3_FB1_B6 -to {FB1.uB} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrIn[1]
net_connections -num_pins 2 AddrIn[1] \
   -sink_cell {FB1.uB adder.AddrOut[31:0]}
global_route AddrIn[1] \
   -from TOP_IO_HT3_FB1_B6 -to {FB1.uB} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrOut[14]
net_connections -num_pins 2 AddrOut[14] \
   -sink_port {TOP_IO_HT3_FB1_B5 AddrOut[14]}
global_route AddrOut[14] \
   -from FB1.uB -to {TOP_IO_HT3_FB1_B5} -using TOP_IO_HT3_FB1_B5 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrIn[6]
net_connections -num_pins 2 AddrIn[6] \
   -sink_cell {FB1.uB adder.AddrOut[31:0]}
global_route AddrIn[6] \
   -from TOP_IO_HT3_FB1_B6 -to {FB1.uB} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrIn[15]
net_connections -num_pins 2 AddrIn[15] \
   -sink_cell {FB1.uB adder.AddrOut[31:0]}
global_route AddrIn[15] \
   -from TOP_IO_HT3_FB1_B6 -to {FB1.uB} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

net_attribute -tdm_qualified 0 AddrIn[0]
net_connections -num_pins 2 AddrIn[0] \
   -sink_cell {FB1.uB adder.AddrOut[31:0]}
global_route AddrIn[0] \
   -from TOP_IO_HT3_FB1_B6 -to {FB1.uB} -using TOP_IO_HT3_FB1_B6 -tdm DIRECT

