{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1503948759758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1503948759761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 28 14:32:39 2017 " "Processing started: Mon Aug 28 14:32:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1503948759761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503948759761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SimAluREG -c SimAluREG " "Command: quartus_map --read_settings_files=on --write_settings_files=off SimAluREG -c SimAluREG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503948759761 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1503948760125 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1503948760125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "lib/reg_file.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/lib/reg_file.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503948776223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503948776223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/io_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/io_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_reg_file " "Found entity 1: io_reg_file" {  } { { "lib/io_reg_file.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/lib/io_reg_file.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503948776224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503948776224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib/alu_avr.v 1 1 " "Found 1 design units, including 1 entities, in source file lib/alu_avr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_avr " "Found entity 1: alu_avr" {  } { { "lib/alu_avr.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/lib/alu_avr.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503948776226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503948776226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alureg.v 1 1 " "Found 1 design units, including 1 entities, in source file alureg.v" { { "Info" "ISGN_ENTITY_NAME" "1 AluREG " "Found entity 1: AluREG" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503948776227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503948776227 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg_rd_in AluREG.v(191) " "Verilog HDL Implicit Net warning at AluREG.v(191): created implicit net for \"reg_rd_in\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 191 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948776228 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg_rd_out AluREG.v(192) " "Verilog HDL Implicit Net warning at AluREG.v(192): created implicit net for \"reg_rd_out\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 192 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948776228 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg_rd_adr AluREG.v(193) " "Verilog HDL Implicit Net warning at AluREG.v(193): created implicit net for \"reg_rd_adr\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 193 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948776228 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg_rr_out AluREG.v(194) " "Verilog HDL Implicit Net warning at AluREG.v(194): created implicit net for \"reg_rr_out\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 194 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948776228 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg_rr_adr AluREG.v(195) " "Verilog HDL Implicit Net warning at AluREG.v(195): created implicit net for \"reg_rr_adr\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 195 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948776228 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg_rd_wr AluREG.v(196) " "Verilog HDL Implicit Net warning at AluREG.v(196): created implicit net for \"reg_rd_wr\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 196 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948776228 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "post_inc AluREG.v(197) " "Verilog HDL Implicit Net warning at AluREG.v(197): created implicit net for \"post_inc\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 197 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948776228 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pre_dec AluREG.v(198) " "Verilog HDL Implicit Net warning at AluREG.v(198): created implicit net for \"pre_dec\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 198 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948776228 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg_h_wr AluREG.v(199) " "Verilog HDL Implicit Net warning at AluREG.v(199): created implicit net for \"reg_h_wr\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 199 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948776228 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg_h_out AluREG.v(200) " "Verilog HDL Implicit Net warning at AluREG.v(200): created implicit net for \"reg_h_out\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 200 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948776228 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg_h_adr AluREG.v(201) " "Verilog HDL Implicit Net warning at AluREG.v(201): created implicit net for \"reg_h_adr\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 201 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948776228 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg_z_out AluREG.v(202) " "Verilog HDL Implicit Net warning at AluREG.v(202): created implicit net for \"reg_z_out\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 202 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948776228 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_op AluREG.v(203) " "Verilog HDL Implicit Net warning at AluREG.v(203): created implicit net for \"w_op\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 203 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948776228 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg_rd_hb_in AluREG.v(204) " "Verilog HDL Implicit Net warning at AluREG.v(204): created implicit net for \"reg_rd_hb_in\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 204 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948776228 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg_rr_hb_out AluREG.v(205) " "Verilog HDL Implicit Net warning at AluREG.v(205): created implicit net for \"reg_rr_hb_out\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 205 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948776228 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "spm_out AluREG.v(206) " "Verilog HDL Implicit Net warning at AluREG.v(206): created implicit net for \"spm_out\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 206 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948776228 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "adr AluREG.v(217) " "Verilog HDL Implicit Net warning at AluREG.v(217): created implicit net for \"adr\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 217 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948776229 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iowe AluREG.v(218) " "Verilog HDL Implicit Net warning at AluREG.v(218): created implicit net for \"iowe\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 218 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948776229 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dbusout AluREG.v(219) " "Verilog HDL Implicit Net warning at AluREG.v(219): created implicit net for \"dbusout\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 219 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948776229 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sreg_fl_wr_en AluREG.v(223) " "Verilog HDL Implicit Net warning at AluREG.v(223): created implicit net for \"sreg_fl_wr_en\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 223 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948776229 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "spl_out AluREG.v(224) " "Verilog HDL Implicit Net warning at AluREG.v(224): created implicit net for \"spl_out\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 224 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948776229 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sph_out AluREG.v(225) " "Verilog HDL Implicit Net warning at AluREG.v(225): created implicit net for \"sph_out\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 225 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948776229 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sp_ndown_up AluREG.v(226) " "Verilog HDL Implicit Net warning at AluREG.v(226): created implicit net for \"sp_ndown_up\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 226 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948776229 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sp_en AluREG.v(227) " "Verilog HDL Implicit Net warning at AluREG.v(227): created implicit net for \"sp_en\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 227 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948776229 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rampz_out AluREG.v(228) " "Verilog HDL Implicit Net warning at AluREG.v(228): created implicit net for \"rampz_out\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 228 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948776229 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "eind_out AluREG.v(229) " "Verilog HDL Implicit Net warning at AluREG.v(229): created implicit net for \"eind_out\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 229 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948776229 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_c_flag_in AluREG.v(267) " "Verilog HDL Implicit Net warning at AluREG.v(267): created implicit net for \"alu_c_flag_in\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 267 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948776229 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_z_flag_in AluREG.v(268) " "Verilog HDL Implicit Net warning at AluREG.v(268): created implicit net for \"alu_z_flag_in\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 268 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948776229 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_n_flag_in AluREG.v(269) " "Verilog HDL Implicit Net warning at AluREG.v(269): created implicit net for \"alu_n_flag_in\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 269 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948776229 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_v_flag_in AluREG.v(270) " "Verilog HDL Implicit Net warning at AluREG.v(270): created implicit net for \"alu_v_flag_in\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 270 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948776229 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_s_flag_in AluREG.v(271) " "Verilog HDL Implicit Net warning at AluREG.v(271): created implicit net for \"alu_s_flag_in\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 271 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948776230 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_h_flag_in AluREG.v(272) " "Verilog HDL Implicit Net warning at AluREG.v(272): created implicit net for \"alu_h_flag_in\"" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 272 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503948776230 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "sreg_out AluREG.v(101) " "Verilog HDL Module Declaration error at AluREG.v(101): top module port \"sreg_out\" is not found in the port list" {  } { { "AluREG.v" "" { Text "C:/Users/Navegante/Desktop/Proyecto 1/Avance1/AluREG/AluREG.v" 101 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1503948776248 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 33 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "625 " "Peak virtual memory: 625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1503948776305 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Aug 28 14:32:56 2017 " "Processing ended: Mon Aug 28 14:32:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1503948776305 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1503948776305 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1503948776305 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1503948776305 ""}
