#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Sep 19 16:46:34 2025
# Process ID: 18632
# Current directory: F:/Xilinx_Vivado/Verilog_Projects/Tutorial/half_adder/half_adder.runs/synth_1
# Command line: vivado.exe -log half_adder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source half_adder.tcl
# Log file: F:/Xilinx_Vivado/Verilog_Projects/Tutorial/half_adder/half_adder.runs/synth_1/half_adder.vds
# Journal file: F:/Xilinx_Vivado/Verilog_Projects/Tutorial/half_adder/half_adder.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source half_adder.tcl -notrace
