// ================================ //
// === VERIFIES IN 7865 SECONDS === //
// ===== INVARIANT SIZE: 247 ====== //
// ================================ //

class Main {
    // Scheduling state
    seq<int> process_state;
    seq<int> event_state;
    
    // Object instances
    SC_FIFO_0      fifo_0;
    SC_FIFO_1      fifo_1;
    SC_FIFO_2      fifo_2;
    SC_FIFO_3      fifo_3;
    ABSASR         absasr;
    ABSASR_main    absasr_main;
    ABSASR_read    absasr_read;
    TickCounter_0  tickcounter_0;
    TickCounter_1  tickcounter_1;
    TickCounter_2  tickcounter_2;
    TickCounter_3  tickcounter_3;
    
    // Parameters
    int FIFO_SIZE;
    int PLUS_A;
    int PLUS_BIG_A;
    int MINUS_A;
    int LAMBDA_ABS;
    int LAMBDA_ASR;
    int ABSACTIVE;
    int AREF;
    
    inline resource scheduler_permission_invariant() = true
  
        ** Perm(process_state, write) ** |process_state| == 6
        ** Perm(event_state, write) ** |event_state| == 17
        
        ** (\forall int i = 0 .. |process_state|;    {: process_state[i] :} == -1
                                                  || (   0 <= process_state[i]
                                                      && process_state[i] < |event_state|));
        
    inline resource fifo_0_permission_invariant() = true
        ** Perm(fifo_0, read)
        ** fifo_0 != null
        ** Perm(fifo_0.m, read)
        ** fifo_0.m == this
        ** Perm(fifo_0.buffer, write)
        ** |fifo_0.buffer| < FIFO_SIZE;
        
    inline resource fifo_1_permission_invariant() = true
        ** Perm(fifo_1, read)
        ** fifo_1 != null
        ** Perm(fifo_1.m, read)
        ** fifo_1.m == this
        ** Perm(fifo_1.buffer, write)
        ** |fifo_1.buffer| < FIFO_SIZE;
    
    inline resource fifo_2_permission_invariant() = true
        ** Perm(fifo_2, read)
        ** fifo_2 != null
        ** Perm(fifo_2.m, read)
        ** fifo_2.m == this
        ** Perm(fifo_2.buffer, write)
        ** |fifo_2.buffer| < FIFO_SIZE;
        
    inline resource fifo_3_permission_invariant() = true
        ** Perm(fifo_3, read)
        ** fifo_3 != null
        ** Perm(fifo_3.m, read)
        ** fifo_3.m == this
        ** Perm(fifo_3.buffer, write)
        ** |fifo_3.buffer| < FIFO_SIZE;
        
    inline resource parameter_permission_invariant() = true
        ** Perm(FIFO_SIZE, read)
        ** FIFO_SIZE > 0
        ** Perm(PLUS_A, read)
        ** PLUS_A > 0
        ** Perm(PLUS_BIG_A, read)
        ** PLUS_BIG_A > PLUS_A
        ** Perm(MINUS_A, read)
        ** MINUS_A < 0
        ** Perm(LAMBDA_ABS, read)
        ** LAMBDA_ABS > 0
        ** Perm(LAMBDA_ASR, read)
        ** LAMBDA_ASR > 0
        ** Perm(ABSACTIVE, read)
        ** ABSACTIVE > 0
        ** Perm(AREF, read)
        ** AREF < 0;
        
    inline resource global_permission_invariant() = true
        ** scheduler_permission_invariant()
        
        // PARAMETERS
        ** parameter_permission_invariant()
        
        // PRIMITIVE CHANNELS //
        ** fifo_0_permission_invariant()
        ** fifo_1_permission_invariant()
        ** fifo_2_permission_invariant()
        ** fifo_3_permission_invariant()
        
        // ABSASR 0 //
        ** Perm(absasr, read)
        ** absasr != null
        ** Perm(absasr.bus_vr, read)
        ** absasr.bus_vr == fifo_0
        ** Perm(absasr.bus_vl, read)
        ** absasr.bus_vl == fifo_1
        ** Perm(absasr.bus_hr, read)
        ** absasr.bus_hr == fifo_2
        ** Perm(absasr.bus_hl, read)
        ** absasr.bus_hl == fifo_3
        
        ** Perm(absasr.v, write)
        ** |absasr.v| == 4
        ** Perm(absasr.a, write)
        ** |absasr.a| == 4
        ** Perm(absasr.temp_fv, write)
        ** Perm(absasr.fv, write)
        ** Perm(absasr.fa, write)
        ** Perm(absasr.lambda, write)
        ** |absasr.lambda| == 4
        ** Perm(absasr.s, write)
        ** |absasr.s| == 4
        ** Perm(absasr.p, write)
        ** |absasr.p| == 4
        
        // ABSASR_main //
        ** Perm(absasr_main, read)
        ** absasr_main != null
        ** Perm(absasr_main.pc, 1\2)
        ** Perm(absasr_main.o_inst, read)
        ** absasr_main.o_inst == absasr
        
        // ABSASR_read //
        ** Perm(absasr_read, read)
        ** absasr_read != null
        ** Perm(absasr_read.pc, 1\2)
        ** Perm(absasr_read.o_inst, read)
        ** absasr_read.o_inst == absasr
        ** Perm(absasr_read.tmp_0, write)
        ** Perm(absasr_read.tmp_1, write)
        ** Perm(absasr_read.tmp_2, write)
        ** Perm(absasr_read.tmp_3, write)
        ** Perm(absasr_read.read_0, write)
        ** Perm(absasr_read.read_1, write)
        ** Perm(absasr_read.read_2, write)
        ** Perm(absasr_read.read_3, write)
        
        // TICKCOUNTER 0 //
        ** Perm(tickcounter_0, read)
        ** tickcounter_0 != null
        ** Perm(tickcounter_0.pc, 1\2)
        ** Perm(tickcounter_0.speed, 1\2)
        
        // TICKCOUNTER 1 //
        ** Perm(tickcounter_1, read)
        ** tickcounter_1 != null
        ** Perm(tickcounter_1.pc, 1\2)
        ** Perm(tickcounter_1.speed, 1\2)
        
        // TICKCOUNTER 2 //
        ** Perm(tickcounter_2, read)
        ** tickcounter_2 != null
        ** Perm(tickcounter_2.pc, 1\2)
        ** Perm(tickcounter_2.speed, 1\2)
        
        // TICKCOUNTER 3 //
        ** Perm(tickcounter_3, read)
        ** tickcounter_3 != null
        ** Perm(tickcounter_3.pc, 1\2)
        ** Perm(tickcounter_3.speed, 1\2)
        
        // USER-GENERATED INVARIANTS //
        
        // Deadlock Freedom (ignoring clocks, of which there aren't any in this program)
        ** (!(   process_state[0] != -1     // No process is ready
              && process_state[1] != -1
              && process_state[2] != -1
              && process_state[3] != -1
              && process_state[4] != -1
              && process_state[5] != -1
              && event_state[0]  == -3      // No event is notified or has just occurred
              && event_state[1]  == -3
              && event_state[2]  == -3
              && event_state[3]  == -3
              && event_state[4]  == -3
              && event_state[5]  == -3
              && event_state[6]  == -3
              && event_state[7]  == -3
              && event_state[8]  == -3
              && event_state[9]  == -3
              && event_state[10] == -3
              && event_state[11] == -3
              && event_state[12] == -3
              ))
              
        // Helper invariants
        ** (event_state[6]  > -2 ==> (|fifo_0.buffer| == 1 && fifo_0.buffer[0] == tickcounter_0.speed))
        ** (    (event_state[6]  == -2 && event_state[5] == -3)
            ==> (|fifo_0.buffer| == 1 && fifo_0.buffer[0] == tickcounter_0.speed))
        ** (event_state[8]  > -2 ==> (|fifo_1.buffer| == 1 && fifo_1.buffer[0] == tickcounter_1.speed))
        ** (    (event_state[8]  == -2 && event_state[7] == -3)
            ==> (|fifo_1.buffer| == 1 && fifo_1.buffer[0] == tickcounter_1.speed))
        ** (event_state[10] > -2 ==> (|fifo_2.buffer| == 1 && fifo_2.buffer[0] == tickcounter_2.speed))
        ** (    (event_state[10]  == -2 && event_state[9] == -3)
            ==> (|fifo_2.buffer| == 1 && fifo_2.buffer[0] == tickcounter_2.speed))
        ** (event_state[12] > -2 ==> (|fifo_3.buffer| == 1 && fifo_3.buffer[0] == tickcounter_3.speed))
        ** (    (event_state[12]  == -2 && event_state[11] == -3)
            ==> (|fifo_3.buffer| == 1 && fifo_3.buffer[0] == tickcounter_3.speed))
        ;
        
    inline resource reachable_states_absasr_main_0() = true
        ** (   (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    );

    inline resource reachable_states_absasr_main_1() = true
        ** (   (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -2 && event_state[7] == -3 && event_state[8] == -2 && event_state[9] == -3 && event_state[10] == -2 && event_state[11] == -3 && event_state[12] == -2 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -1 && event_state[6] == -2 && event_state[7] == -1 && event_state[8] == -2 && event_state[9] == -1 && event_state[10] == -2 && event_state[11] == -1 && event_state[12] == -2 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -2 && event_state[6] == -3 && event_state[7] == -2 && event_state[8] == -3 && event_state[9] == -2 && event_state[10] == -3 && event_state[11] == -2 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    );

    inline resource reachable_states_absasr_read_0() = true
        ** (   (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -1 && event_state[6] == -2 && event_state[7] == -1 && event_state[8] == -2 && event_state[9] == -1 && event_state[10] == -2 && event_state[11] == -1 && event_state[12] == -2 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    );

    inline resource reachable_states_absasr_read_1() = true
        ** (   (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -2 && event_state[7] == -3 && event_state[8] == -2 && event_state[9] == -3 && event_state[10] == -2 && event_state[11] == -3 && event_state[12] == -2 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -1 && event_state[6] == -2 && event_state[7] == -1 && event_state[8] == -2 && event_state[9] == -1 && event_state[10] == -2 && event_state[11] == -1 && event_state[12] == -2 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -2 && event_state[6] == -3 && event_state[7] == -2 && event_state[8] == -3 && event_state[9] == -2 && event_state[10] == -3 && event_state[11] == -2 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    );

    inline resource reachable_states_absasr_read_2() = true
        ** (   (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -1 && event_state[6] == -2 && event_state[7] == -3 && event_state[8] == -2 && event_state[9] == -3 && event_state[10] == -2 && event_state[11] == -3 && event_state[12] == -2 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 2 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    );

    inline resource reachable_states_absasr_read_3() = false;

    inline resource reachable_states_absasr_read_4() = true
        ** (   (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -1 && event_state[6] == -2 && event_state[7] == -1 && event_state[8] == -2 && event_state[9] == -3 && event_state[10] == -2 && event_state[11] == -3 && event_state[12] == -2 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 4 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    );

    inline resource reachable_states_absasr_read_5() = false;

    inline resource reachable_states_absasr_read_6() = true
        ** (   (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -1 && event_state[6] == -2 && event_state[7] == -1 && event_state[8] == -2 && event_state[9] == -1 && event_state[10] == -2 && event_state[11] == -3 && event_state[12] == -2 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 6 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    );

    inline resource reachable_states_absasr_read_7() = false;

    inline resource reachable_states_tickcounter_0_0() = true
        ** (   (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    );

    inline resource reachable_states_tickcounter_0_1() = true
        ** (   (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -2 && event_state[7] == -3 && event_state[8] == -2 && event_state[9] == -3 && event_state[10] == -2 && event_state[11] == -3 && event_state[12] == -2 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -1 && event_state[6] == -2 && event_state[7] == -1 && event_state[8] == -2 && event_state[9] == -1 && event_state[10] == -2 && event_state[11] == -1 && event_state[12] == -2 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -2 && event_state[6] == -3 && event_state[7] == -2 && event_state[8] == -3 && event_state[9] == -2 && event_state[10] == -3 && event_state[11] == -2 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    );

    inline resource reachable_states_tickcounter_0_2() = true
        ** (   (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 2 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 2 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 2 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 2 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 2 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 2 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 2 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 2 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 2 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 2 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 2 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 2 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 2 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 2 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 2 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 2 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    );

    inline resource reachable_states_tickcounter_0_3() = false;

    inline resource reachable_states_tickcounter_1_0() = true
        ** (   (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    );

    inline resource reachable_states_tickcounter_1_1() = true
        ** (   (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -2 && event_state[7] == -3 && event_state[8] == -2 && event_state[9] == -3 && event_state[10] == -2 && event_state[11] == -3 && event_state[12] == -2 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -1 && event_state[6] == -2 && event_state[7] == -1 && event_state[8] == -2 && event_state[9] == -1 && event_state[10] == -2 && event_state[11] == -1 && event_state[12] == -2 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -2 && event_state[6] == -3 && event_state[7] == -2 && event_state[8] == -3 && event_state[9] == -2 && event_state[10] == -3 && event_state[11] == -2 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    );

    inline resource reachable_states_tickcounter_1_2() = true
        ** (   (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 2 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 2 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 2 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 2 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 2 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 2 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 2 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 2 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 2 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 2 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 2 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 2 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 2 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 2 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 2 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 2 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    );

    inline resource reachable_states_tickcounter_1_3() = false;

    inline resource reachable_states_tickcounter_2_0() = true
        ** (   (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    );

    inline resource reachable_states_tickcounter_2_1() = true
        ** (   (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -2 && event_state[7] == -3 && event_state[8] == -2 && event_state[9] == -3 && event_state[10] == -2 && event_state[11] == -3 && event_state[12] == -2 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -1 && event_state[6] == -2 && event_state[7] == -1 && event_state[8] == -2 && event_state[9] == -1 && event_state[10] == -2 && event_state[11] == -1 && event_state[12] == -2 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -2 && event_state[6] == -3 && event_state[7] == -2 && event_state[8] == -3 && event_state[9] == -2 && event_state[10] == -3 && event_state[11] == -2 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    );

    inline resource reachable_states_tickcounter_2_2() = true
        ** (   (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 2 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 2 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 2 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 2 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 2 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 2 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 2 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 2 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 2 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 2 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 2 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 2 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 2 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 2 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 2 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 2 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    );

    inline resource reachable_states_tickcounter_2_3() = false;

    inline resource reachable_states_tickcounter_3_0() = true
        ** (   (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    );

    inline resource reachable_states_tickcounter_3_1() = true
        ** (   (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -2 && event_state[7] == -3 && event_state[8] == -2 && event_state[9] == -3 && event_state[10] == -2 && event_state[11] == -3 && event_state[12] == -2 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -1 && event_state[6] == -2 && event_state[7] == -1 && event_state[8] == -2 && event_state[9] == -1 && event_state[10] == -2 && event_state[11] == -1 && event_state[12] == -2 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -2 && event_state[6] == -3 && event_state[7] == -2 && event_state[8] == -3 && event_state[9] == -2 && event_state[10] == -3 && event_state[11] == -2 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    );

    inline resource reachable_states_tickcounter_3_2() = true
        ** (   (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 2
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 2
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 2
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 2
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 2
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 2
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 2
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 2
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 2
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 2
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 2
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 2
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 2
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 2
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 2
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 2
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    );

    inline resource reachable_states_tickcounter_3_3() = false;

    inline resource reachable_abstract_states_invariant() = true
        ** (   (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == 1 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 1 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -3 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -3 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 0
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == -1 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -3 && event_state[1] == -3 && event_state[2] == -3 && event_state[3] == -3 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 0 && absasr_read.pc == 0 && tickcounter_0.pc == 0 && tickcounter_1.pc == 0 && tickcounter_2.pc == 0 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == -1 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == -2 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == -1 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == -2 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -1 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -3 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == -3 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == -1 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -2 && event_state[7] == -3 && event_state[8] == -2 && event_state[9] == -3 && event_state[10] == -2 && event_state[11] == -3 && event_state[12] == -2 && event_state[13] == 1 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 1 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == -1 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == -2 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -3 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -1 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == 1
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 1)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == -1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == -1
        && event_state[0] == 1 && event_state[1] == -2 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == -2 && event_state[5] == -3 && event_state[6] == -3 && event_state[7] == -3 && event_state[8] == -1 && event_state[9] == -3 && event_state[10] == -1 && event_state[11] == -3 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == 1 && event_state[15] == 1 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 1 && |fifo_2.buffer| == 1 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -1 && event_state[6] == -2 && event_state[7] == -1 && event_state[8] == -2 && event_state[9] == -1 && event_state[10] == -2 && event_state[11] == -1 && event_state[12] == -2 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    || (   process_state[0] == 0 && process_state[1] == 6 && process_state[2] == 1 && process_state[3] == 2 && process_state[4] == 3 && process_state[5] == 4
        && event_state[0] == 1 && event_state[1] == 1 && event_state[2] == 1 && event_state[3] == 1 && event_state[4] == 1 && event_state[5] == -2 && event_state[6] == -3 && event_state[7] == -2 && event_state[8] == -3 && event_state[9] == -2 && event_state[10] == -3 && event_state[11] == -2 && event_state[12] == -3 && event_state[13] == -3 && event_state[14] == -3 && event_state[15] == -3 && event_state[16] == -3
        && absasr_main.pc == 1 && absasr_read.pc == 1 && tickcounter_0.pc == 1 && tickcounter_1.pc == 1 && tickcounter_2.pc == 1 && tickcounter_3.pc == 1
        && |fifo_0.buffer| == 0 && |fifo_1.buffer| == 0 && |fifo_2.buffer| == 0 && |fifo_3.buffer| == 0)
    );
        
    resource lock_invariant() = global_permission_invariant() ** reachable_abstract_states_invariant();
    
    requires size > 0
            ** plus_a > 0
            ** plus_A > plus_a
            ** minus_a < 0
            ** l_abs > 0
            ** l_asr > 0
            ** absactive > 0
            ** aref < 0;
    // Constructur should ensure main() requirements to avoid an assume false
    ensures Perm(absasr_main, read)
            ** absasr_main != null
            ** Perm(absasr_main.m, 1\2)
            ** absasr_main.m == this
            ** Perm(absasr_main.pc, 1\2)
            ** absasr_main.pc == 0;
    ensures Perm(absasr_read, read)
            ** absasr_read != null
            ** Perm(absasr_read.m, 1\2)
            ** absasr_read.m == this
            ** Perm(absasr_read.pc, 1\2)
            ** absasr_read.pc == 0;
    ensures Perm(tickcounter_0, read)
            ** tickcounter_0 != null
            ** Perm(tickcounter_0.m, 1\2)
            ** tickcounter_0.m == this
            ** Perm(tickcounter_0.pc, 1\2)
            ** tickcounter_0.pc == 0
            ** Perm(tickcounter_0.speed, 1\2);
    ensures Perm(tickcounter_1, read)
            ** tickcounter_1 != null
            ** Perm(tickcounter_1.m, 1\2)
            ** tickcounter_1.m == this
            ** Perm(tickcounter_1.pc, 1\2)
            ** tickcounter_1.pc == 0
            ** Perm(tickcounter_1.speed, 1\2);
    ensures Perm(tickcounter_2, read)
            ** tickcounter_2 != null
            ** Perm(tickcounter_2.m, 1\2)
            ** tickcounter_2.m == this
            ** Perm(tickcounter_2.pc, 1\2)
            ** tickcounter_2.pc == 0
            ** Perm(tickcounter_2.speed, 1\2);
    ensures Perm(tickcounter_3, read)
            ** tickcounter_3 != null
            ** Perm(tickcounter_3.m, 1\2)
            ** tickcounter_3.m == this
            ** Perm(tickcounter_3.pc, 1\2)
            ** tickcounter_3.pc == 0
            ** Perm(tickcounter_3.speed, 1\2);
    ensures idle(absasr_main);
    ensures idle(absasr_read);
    ensures idle(tickcounter_0);
    ensures idle(tickcounter_1);
    ensures idle(tickcounter_2);
    ensures idle(tickcounter_3);
    Main(int size, int plus_a, int plus_A, int minus_a, int l_abs, int l_asr, int absactive, int aref) {
         
        // Processes (6):
        //       0 - absasr_main
        //       1 - absasr_read
        //       2 - tickcounter_0
        //       3 - tickcounter_1
        //       4 - tickcounter_2
        //       5 - tickcounter_3
        //
        // Events (17):
        //       0 - absasr_main.wait
        //       1 - tickcounter_0.wait
        //       2 - tickcounter_1.wait
        //       3 - tickcounter_2.wait
        //       4 - tickcounter_3.wait
        //       5 - fifo_0.read_event
        //       6 - fifo_0.write_event
        //       7 - fifo_1.read_event
        //       8 - fifo_1.write_event
        //       9 - fifo_2.read_event
        //      10 - fifo_2.write_event
        //      11 - fifo_3.read_event
        //      12 - fifo_3.write_event
        //      13 - timing event 0
        //      14 - timing event 1
        //      15 - timing event 2
        //      16 - timing event 3
         
        // Initialise scheduling variables
        process_state = [-1, -1, -1, -1, -1, -1];
        event_state   = [-3, -3, -3, -3, -3, -3, -3, -3, -3, -3,
                         -3, -3, -3, -3, -3, -3, -3];
        
        // Initialise parameters
        FIFO_SIZE   = size;
        PLUS_A      = plus_a;
        PLUS_BIG_A  = plus_A;
        MINUS_A     = minus_a;
        LAMBDA_ABS  = l_abs;
        LAMBDA_ASR  = l_asr;
        ABSACTIVE   = absactive;
        AREF        = aref;
                    
        // Initialise object instances
        fifo_0        = new SC_FIFO_0(this);
        fifo_1        = new SC_FIFO_1(this);
        fifo_2        = new SC_FIFO_2(this);
        fifo_3        = new SC_FIFO_3(this);
        
        absasr        = new ABSASR(this);
        
        absasr_main   = new ABSASR_main(this, absasr);
        
        absasr_read   = new ABSASR_read(this, absasr);
        
        tickcounter_0 = new TickCounter_0(this);
        tickcounter_1 = new TickCounter_1(this);
        tickcounter_2 = new TickCounter_2(this);
        tickcounter_3 = new TickCounter_3(this);
    }

    context Perm(absasr_main, read)
            ** absasr_main != null
            ** Perm(absasr_main.m, 1\2)
            ** absasr_main.m == this
            ** Perm(absasr_main.pc, 1\2)
            ** absasr_main.pc == 0;
    context Perm(absasr_read, read)
            ** absasr_read != null
            ** Perm(absasr_read.m, 1\2)
            ** absasr_read.m == this
            ** Perm(absasr_read.pc, 1\2)
            ** absasr_read.pc == 0;
    context Perm(tickcounter_0, read)
            ** tickcounter_0 != null
            ** Perm(tickcounter_0.m, 1\2)
            ** tickcounter_0.m == this
            ** Perm(tickcounter_0.pc, 1\2)
            ** tickcounter_0.pc == 0
            ** Perm(tickcounter_0.speed, 1\2);
    context Perm(tickcounter_1, read)
            ** tickcounter_1 != null
            ** Perm(tickcounter_1.m, 1\2)
            ** tickcounter_1.m == this
            ** Perm(tickcounter_1.pc, 1\2)
            ** tickcounter_1.pc == 0
            ** Perm(tickcounter_1.speed, 1\2);
    context Perm(tickcounter_2, read)
            ** tickcounter_2 != null
            ** Perm(tickcounter_2.m, 1\2)
            ** tickcounter_2.m == this
            ** Perm(tickcounter_2.pc, 1\2)
            ** tickcounter_2.pc == 0
            ** Perm(tickcounter_2.speed, 1\2);
    context Perm(tickcounter_3, read)
            ** tickcounter_3 != null
            ** Perm(tickcounter_3.m, 1\2)
            ** tickcounter_3.m == this
            ** Perm(tickcounter_3.pc, 1\2)
            ** tickcounter_3.pc == 0
            ** Perm(tickcounter_3.speed, 1\2);
    context idle(absasr_main);
    context idle(absasr_read);
    context idle(tickcounter_0);
    context idle(tickcounter_1);
    context idle(tickcounter_2);
    context idle(tickcounter_3);
    void main() {
        lock this;
        fork absasr_main;
        fork absasr_read;
        fork tickcounter_0;
        fork tickcounter_1;
        fork tickcounter_2;
        fork tickcounter_3;
        unlock this;
        
        // Scheduler
        loop_invariant true;
        while (true) {
            lock this;
                
            // Wake up processes waiting 0 time without delta delay
            immediate_wakeup();
            
            // Also reset any events that triggered
            reset_events_no_delta();

            // If still no processes are ready, advance delay or perform a delta cycle
            if (process_state[0] != -1 && process_state[1] != -1 && process_state[2] != -1 && process_state[3] != -1 && process_state[4] != -1 && process_state[5] != -1) {
                
                // Find the minimum delay until the next interesting point
                int min_advance = find_minimum_advance(event_state);
                if (min_advance == -1) {
                    min_advance = 0;
                }
                
                // Advance delay to the next interesting point
                event_state = [event_state[0]  < -1 ? -3 : event_state[0]  - min_advance,
                               event_state[1]  < -1 ? -3 : event_state[1]  - min_advance,
                               event_state[2]  < -1 ? -3 : event_state[2]  - min_advance,
                               event_state[3]  < -1 ? -3 : event_state[3]  - min_advance,
                               event_state[4]  < -1 ? -3 : event_state[4]  - min_advance,
                               event_state[5]  < -1 ? -3 : event_state[5]  - min_advance,
                               event_state[6]  < -1 ? -3 : event_state[6]  - min_advance,
                               event_state[7]  < -1 ? -3 : event_state[7]  - min_advance,
                               event_state[8]  < -1 ? -3 : event_state[8]  - min_advance,
                               event_state[9]  < -1 ? -3 : event_state[9]  - min_advance,
                               event_state[10] < -1 ? -3 : event_state[10] - min_advance,
                               event_state[11] < -1 ? -3 : event_state[11] - min_advance,
                               event_state[12] < -1 ? -3 : event_state[12] - min_advance,
                               event_state[13] < -1 ? -3 : event_state[13] - min_advance,
                               event_state[14] < -1 ? -3 : event_state[14] - min_advance,
                               event_state[15] < -1 ? -3 : event_state[15] - min_advance,
                               event_state[16] < -1 ? -3 : event_state[16] - min_advance];
                
                // Wake up processes if necessary
                wakeup_after_wait();
                
                // Also reset any events that triggered
                reset_all_events();
            }
            
            unlock this;
        }
        
        join absasr_main;
        join absasr_read;
        join tickcounter_0;
        join tickcounter_1;
        join tickcounter_2;
        join tickcounter_3;
    }
    
    // =====================================================================
    // ==================== Scheduling Helper Functions ====================
    // =====================================================================
    
    // Context: The lock is held by the scheduler
    context held(this) ** scheduler_permission_invariant();
    // Everything that is not affected remains untouched
    ensures event_state == \old(event_state);
    // If the conditions are met, the entries of the sequences will be altered
    ensures    (    (   \old(process_state[0]) >= 0
                     && \old(event_state[\old(process_state[0])]) == 0)
                ==> (process_state[0] == -1))
            && (    (   \old(process_state[1]) >= 0
                     && \old(event_state[\old(process_state[1])]) == 0)
                ==> (process_state[1] == -1))
            && (    (   \old(process_state[2]) >= 0
                     && \old(event_state[\old(process_state[2])]) == 0)
                ==> (process_state[2] == -1))
            && (    (   \old(process_state[3]) >= 0
                     && \old(event_state[\old(process_state[3])]) == 0)
                ==> (process_state[3] == -1))
            && (    (   \old(process_state[4]) >= 0
                     && \old(event_state[\old(process_state[4])]) == 0)
                ==> (process_state[4] == -1))
            && (    (   \old(process_state[5]) >= 0
                     && \old(event_state[\old(process_state[5])]) == 0)
                ==> (process_state[5] == -1));
    // If the conditions are not met, the entries will remain the same
    ensures    (    (!(   \old(process_state[0]) >= 0
                       && \old(event_state[\old(process_state[0])]) == 0))
                ==> (process_state[0] == \old(process_state[0])))
            && (    (!(   \old(process_state[1]) >= 0
                       && \old(event_state[\old(process_state[1])]) == 0))
                ==> (process_state[1] == \old(process_state[1])))
            && (    (!(   \old(process_state[2]) >= 0
                       && \old(event_state[\old(process_state[2])]) == 0))
                ==> (process_state[2] == \old(process_state[2])))
            && (    (!(   \old(process_state[3]) >= 0
                       && \old(event_state[\old(process_state[3])]) == 0))
                ==> (process_state[3] == \old(process_state[3])))
            && (    (!(   \old(process_state[4]) >= 0
                       && \old(event_state[\old(process_state[4])]) == 0))
                ==> (process_state[4] == \old(process_state[4])))
            && (    (!(   \old(process_state[5]) >= 0
                       && \old(event_state[\old(process_state[5])]) == 0))
                ==> (process_state[5] == \old(process_state[5])));
    void immediate_wakeup();
    // ===============================================================
    
    // Context: The lock is held by the scheduler
    context held(this) ** scheduler_permission_invariant();
    // Everything that is not affected remains untouched
    ensures process_state == \old(process_state);
    // If the conditions are met, the entries of the sequences will be altered
    ensures    (    (\old(event_state[0]) == 0)
                ==> (event_state[0] == -2))
            && (    (\old(event_state[1]) == 0)
                ==> (event_state[1] == -2))
            && (    (\old(event_state[2]) == 0)
                ==> (event_state[2] == -2))
            && (    (\old(event_state[3]) == 0)
                ==> (event_state[3] == -2))
            && (    (\old(event_state[4]) == 0)
                ==> (event_state[4] == -2))
            && (    (\old(event_state[5]) == 0)
                ==> (event_state[5] == -2))
            && (    (\old(event_state[6]) == 0)
                ==> (event_state[6] == -2))
            && (    (\old(event_state[7]) == 0)
                ==> (event_state[7] == -2))
            && (    (\old(event_state[8]) == 0)
                ==> (event_state[8] == -2))
            && (    (\old(event_state[9]) == 0)
                ==> (event_state[9] == -2))
            && (    (\old(event_state[10]) == 0)
                ==> (event_state[10] == -2))
            && (    (\old(event_state[11]) == 0)
                ==> (event_state[11] == -2))
            && (    (\old(event_state[12]) == 0)
                ==> (event_state[12] == -2))
            && (    (\old(event_state[13]) == 0)
                ==> (event_state[13] == -2))
            && (    (\old(event_state[14]) == 0)
                ==> (event_state[14] == -2))
            && (    (\old(event_state[15]) == 0)
                ==> (event_state[15] == -2))
            && (    (\old(event_state[16]) == 0)
                ==> (event_state[16] == -2));
    // If the conditions are not met, the entries will remain the same
    ensures    (    (\old(event_state[0]) != 0)
                ==> (event_state[0] == \old(event_state[0])))
            && (    (\old(event_state[1]) != 0)
                ==> (event_state[1] == \old(event_state[1])))
            && (    (\old(event_state[2]) != 0)
                ==> (event_state[2] == \old(event_state[2])))
            && (    (\old(event_state[3]) != 0)
                ==> (event_state[3] == \old(event_state[3])))
            && (    (\old(event_state[4]) != 0)
                ==> (event_state[4] == \old(event_state[4])))
            && (    (\old(event_state[5]) != 0)
                ==> (event_state[5] == \old(event_state[5])))
            && (    (\old(event_state[6]) != 0)
                ==> (event_state[6] == \old(event_state[6])))
            && (    (\old(event_state[7]) != 0)
                ==> (event_state[7] == \old(event_state[7])))
            && (    (\old(event_state[8]) != 0)
                ==> (event_state[8] == \old(event_state[8])))
            && (    (\old(event_state[9]) != 0)
                ==> (event_state[9] == \old(event_state[9])))
            && (    (\old(event_state[10]) != 0)
                ==> (event_state[10] == \old(event_state[10])))
            && (    (\old(event_state[11]) != 0)
                ==> (event_state[11] == \old(event_state[11])))
            && (    (\old(event_state[12]) != 0)
                ==> (event_state[12] == \old(event_state[12])))
            && (    (\old(event_state[13]) != 0)
                ==> (event_state[13] == \old(event_state[13])))
            && (    (\old(event_state[14]) != 0)
                ==> (event_state[14] == \old(event_state[14])))
            && (    (\old(event_state[15]) != 0)
                ==> (event_state[15] == \old(event_state[15])))
            && (    (\old(event_state[16]) != 0)
                ==> (event_state[16] == \old(event_state[16])));
    void reset_events_no_delta();
    // ===============================================================
    
    // Requirements to check for this method to work
    requires |vals| == 17;
    // The result is a lower bound of all timeouts
    ensures    (vals[0]  < -1 || \result <= vals[0])
            && (vals[1]  < -1 || \result <= vals[1])
            && (vals[2]  < -1 || \result <= vals[2])
            && (vals[3]  < -1 || \result <= vals[3])
            && (vals[4]  < -1 || \result <= vals[4])
            && (vals[5]  < -1 || \result <= vals[5])
            && (vals[6]  < -1 || \result <= vals[6])
            && (vals[7]  < -1 || \result <= vals[7])
            && (vals[8]  < -1 || \result <= vals[8])
            && (vals[9]  < -1 || \result <= vals[9])
            && (vals[10] < -1 || \result <= vals[10])
            && (vals[11] < -1 || \result <= vals[11])
            && (vals[12] < -1 || \result <= vals[12])
            && (vals[13] < -1 || \result <= vals[13])
            && (vals[14] < -1 || \result <= vals[14])
            && (vals[15] < -1 || \result <= vals[15])
            && (vals[16] < -1 || \result <= vals[16]);
    // If no timeout exists, then the result is 0; otherwise, it is the minimum of all existing timeouts
    ensures    (    (   vals[0]  < -1
                     && vals[1]  < -1
                     && vals[2]  < -1
                     && vals[3]  < -1
                     && vals[4]  < -1
                     && vals[5]  < -1
                     && vals[6]  < -1
                     && vals[7]  < -1
                     && vals[8]  < -1
                     && vals[9]  < -1
                     && vals[10] < -1
                     && vals[11] < -1
                     && vals[12] < -1
                     && vals[13] < -1
                     && vals[14] < -1
                     && vals[15] < -1
                     && vals[16] < -1)
                ==> \result == 0)
            && (    (   vals[0]  >= -1
                     || vals[1]  >= -1
                     || vals[2]  >= -1
                     || vals[3]  >= -1
                     || vals[4]  >= -1
                     || vals[5]  >= -1
                     || vals[6]  >= -1
                     || vals[7]  >= -1
                     || vals[8]  >= -1
                     || vals[9]  >= -1
                     || vals[10] >= -1
                     || vals[11] >= -1
                     || vals[12] >= -1
                     || vals[13] >= -1
                     || vals[14] >= -1
                     || vals[15] >= -1
                     || vals[16] >= -1)
                ==> (   (vals[0]  >= -1 && \result == vals[0])
                     || (vals[1]  >= -1 && \result == vals[1])
                     || (vals[2]  >= -1 && \result == vals[2])
                     || (vals[3]  >= -1 && \result == vals[3])
                     || (vals[4]  >= -1 && \result == vals[4])
                     || (vals[5]  >= -1 && \result == vals[5])
                     || (vals[6]  >= -1 && \result == vals[6])
                     || (vals[7]  >= -1 && \result == vals[7])
                     || (vals[8]  >= -1 && \result == vals[8])
                     || (vals[9]  >= -1 && \result == vals[9])
                     || (vals[10] >= -1 && \result == vals[10])
                     || (vals[11] >= -1 && \result == vals[11])
                     || (vals[12] >= -1 && \result == vals[12])
                     || (vals[13] >= -1 && \result == vals[13])
                     || (vals[14] >= -1 && \result == vals[14])
                     || (vals[15] >= -1 && \result == vals[15])
                     || (vals[16] >= -1 && \result == vals[16])));
    pure int find_minimum_advance(seq<int> vals);
    // ===============================================================
    
    // Context: The lock is held by the scheduler
    context held(this) ** scheduler_permission_invariant();
    // Everything that is not affected remains untouched
    ensures event_state == \old(event_state);
    // If the conditions are met, the entries of the sequences will be altered
    ensures    (    (\old(process_state[0]) >= 0
                     && (   \old(event_state[\old(process_state[0])]) == 0
                         || \old(event_state[\old(process_state[0])]) == -1))
                ==> (process_state[0] == -1))
            && (    (\old(process_state[1]) >= 0
                     && (   \old(event_state[\old(process_state[1])]) == 0
                         || \old(event_state[\old(process_state[1])]) == -1))
                ==> (process_state[1] == -1))
            && (    (\old(process_state[2]) >= 0
                     && (   \old(event_state[\old(process_state[2])]) == 0
                         || \old(event_state[\old(process_state[2])]) == -1))
                ==> (process_state[2] == -1))
            && (    (\old(process_state[3]) >= 0
                     && (   \old(event_state[\old(process_state[3])]) == 0
                         || \old(event_state[\old(process_state[3])]) == -1))
                ==> (process_state[3] == -1))
            && (    (\old(process_state[4]) >= 0
                     && (   \old(event_state[\old(process_state[4])]) == 0
                         || \old(event_state[\old(process_state[4])]) == -1))
                ==> (process_state[4] == -1))
            && (    (\old(process_state[5]) >= 0
                     && (   \old(event_state[\old(process_state[5])]) == 0
                         || \old(event_state[\old(process_state[5])]) == -1))
                ==> (process_state[5] == -1));
    // If the conditions are not met, the entries will remain the same
    ensures    (    (!(   \old(process_state[0]) >= 0
                       && (   \old(event_state[\old(process_state[0])]) == 0
                           || \old(event_state[\old(process_state[0])]) == -1)))
                ==> (process_state[0] == \old(process_state[0])))
            && (    (!(   \old(process_state[1]) >= 0
                       && (   \old(event_state[\old(process_state[1])]) == 0
                           || \old(event_state[\old(process_state[1])]) == -1)))
                ==> (process_state[1] == \old(process_state[1])))
            && (    (!(   \old(process_state[2]) >= 0
                       && (   \old(event_state[\old(process_state[2])]) == 0
                           || \old(event_state[\old(process_state[2])]) == -1)))
                ==> (process_state[2] == \old(process_state[2])))
            && (    (!(   \old(process_state[3]) >= 0
                       && (   \old(event_state[\old(process_state[3])]) == 0
                           || \old(event_state[\old(process_state[3])]) == -1)))
                ==> (process_state[3] == \old(process_state[3])))
            && (    (!(   \old(process_state[4]) >= 0
                       && (   \old(event_state[\old(process_state[4])]) == 0
                           || \old(event_state[\old(process_state[4])]) == -1)))
                ==> (process_state[4] == \old(process_state[4])))
            && (    (!(   \old(process_state[5]) >= 0
                       && (   \old(event_state[\old(process_state[5])]) == 0
                           || \old(event_state[\old(process_state[5])]) == -1)))
                ==> (process_state[5] == \old(process_state[5])));
    void wakeup_after_wait();
    // ===============================================================
    
    // Context: The lock is held by the scheduler
    context held(this) ** scheduler_permission_invariant();
    // Everything that is not affected remains untouched
    ensures process_state == \old(process_state);
    // If the conditions are met, the entries of the sequences will be altered
    ensures    (    (   \old(event_state[0]) == 0
                     || \old(event_state[0]) == -1)
                ==> (event_state[0] == -2))
            && (    (   \old(event_state[1]) == 0
                     || \old(event_state[1]) == -1)
                ==> (event_state[1] == -2))
            && (    (   \old(event_state[2]) == 0
                     || \old(event_state[2]) == -1)
                ==> (event_state[2] == -2))
            && (    (   \old(event_state[3]) == 0
                     || \old(event_state[3]) == -1)
                ==> (event_state[3] == -2))
            && (    (   \old(event_state[4]) == 0
                     || \old(event_state[4]) == -1)
                ==> (event_state[4] == -2))
            && (    (   \old(event_state[5]) == 0
                     || \old(event_state[5]) == -1)
                ==> (event_state[5] == -2))
            && (    (   \old(event_state[6]) == 0
                     || \old(event_state[6]) == -1)
                ==> (event_state[6] == -2))
            && (    (   \old(event_state[7]) == 0
                     || \old(event_state[7]) == -1)
                ==> (event_state[7] == -2))
            && (    (   \old(event_state[8]) == 0
                     || \old(event_state[8]) == -1)
                ==> (event_state[8] == -2))
            && (    (   \old(event_state[9]) == 0
                     || \old(event_state[9]) == -1)
                ==> (event_state[9] == -2))
            && (    (   \old(event_state[10]) == 0
                     || \old(event_state[10]) == -1)
                ==> (event_state[10] == -2))
            && (    (   \old(event_state[11]) == 0
                     || \old(event_state[11]) == -1)
                ==> (event_state[11] == -2))
            && (    (   \old(event_state[12]) == 0
                     || \old(event_state[12]) == -1)
                ==> (event_state[12] == -2))
            && (    (   \old(event_state[13]) == 0
                     || \old(event_state[13]) == -1)
                ==> (event_state[13] == -2))
            && (    (   \old(event_state[14]) == 0
                     || \old(event_state[14]) == -1)
                ==> (event_state[14] == -2))
            && (    (   \old(event_state[15]) == 0
                     || \old(event_state[15]) == -1)
                ==> (event_state[15] == -2))
            && (    (   \old(event_state[16]) == 0
                     || \old(event_state[16]) == -1)
                ==> (event_state[16] == -2));
    // If the conditions are not met, the entries will remain the same
    ensures    (    (   \old(event_state[0]) != 0
                     && \old(event_state[0]) != -1)
                ==> (event_state[0] == \old(event_state[0])))
            && (    (   \old(event_state[1]) != 0
                     && \old(event_state[1]) != -1)
                ==> (event_state[1] == \old(event_state[1])))
            && (    (   \old(event_state[2]) != 0
                     && \old(event_state[2]) != -1)
                ==> (event_state[2] == \old(event_state[2])))
            && (    (   \old(event_state[3]) != 0
                     && \old(event_state[3]) != -1)
                ==> (event_state[3] == \old(event_state[3])))
            && (    (   \old(event_state[4]) != 0
                     && \old(event_state[4]) != -1)
                ==> (event_state[4] == \old(event_state[4])))
            && (    (   \old(event_state[5]) != 0
                     && \old(event_state[5]) != -1)
                ==> (event_state[5] == \old(event_state[5])))
            && (    (   \old(event_state[6]) != 0
                     && \old(event_state[6]) != -1)
                ==> (event_state[6] == \old(event_state[6])))
            && (    (   \old(event_state[7]) != 0
                     && \old(event_state[7]) != -1)
                ==> (event_state[7] == \old(event_state[7])))
            && (    (   \old(event_state[8]) != 0
                     && \old(event_state[8]) != -1)
                ==> (event_state[8] == \old(event_state[8])))
            && (    (   \old(event_state[9]) != 0
                     && \old(event_state[9]) != -1)
                ==> (event_state[9] == \old(event_state[9])))
            && (    (   \old(event_state[10]) != 0
                     && \old(event_state[10]) != -1)
                ==> (event_state[10] == \old(event_state[10])))
            && (    (   \old(event_state[11]) != 0
                     && \old(event_state[11]) != -1)
                ==> (event_state[11] == \old(event_state[11])))
            && (    (   \old(event_state[12]) != 0
                     && \old(event_state[12]) != -1)
                ==> (event_state[12] == \old(event_state[12])))
            && (    (   \old(event_state[13]) != 0
                     && \old(event_state[13]) != -1)
                ==> (event_state[13] == \old(event_state[13])))
            && (    (   \old(event_state[14]) != 0
                     && \old(event_state[14]) != -1)
                ==> (event_state[14] == \old(event_state[14])))
            && (    (   \old(event_state[15]) != 0
                     && \old(event_state[15]) != -1)
                ==> (event_state[15] == \old(event_state[15])))
            && (    (   \old(event_state[16]) != 0
                     && \old(event_state[16]) != -1)
                ==> (event_state[16] == \old(event_state[16])));
    void reset_all_events();
    
    // =====================================================================
    // =====================================================================
    // =====================================================================
}
