MacroModel pin core_w_mem_inst_w_mem_reg[1][0]/CLK  41.50ps 41.50ps 41.50ps 41.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][20]/CLK  42.80ps 42.80ps 42.80ps 42.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][11]/CLK  52.60ps 52.60ps 52.60ps 52.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][10]/CLK  40.40ps 40.40ps 40.40ps 40.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][27]/CLK  43.50ps 43.50ps 43.50ps 43.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][8]/CLK  41.00ps 41.00ps 41.00ps 41.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][22]/CLK  40.70ps 40.70ps 40.70ps 40.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][6]/CLK  53.00ps 53.00ps 53.00ps 53.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][19]/CLK  46.80ps 46.80ps 46.80ps 46.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][31]/CLK  50.00ps 50.00ps 50.00ps 50.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][21]/CLK  42.10ps 42.10ps 42.10ps 42.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][12]/CLK  43.90ps 43.90ps 43.90ps 43.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][23]/CLK  43.00ps 43.00ps 43.00ps 43.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][16]/CLK  41.00ps 41.00ps 41.00ps 41.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][29]/CLK  44.30ps 44.30ps 44.30ps 44.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][25]/CLK  41.00ps 41.00ps 41.00ps 41.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][15]/CLK  48.50ps 48.50ps 48.50ps 48.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][9]/CLK  49.50ps 49.50ps 49.50ps 49.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][20]/CLK  37.80ps 37.80ps 37.80ps 37.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][22]/CLK  39.40ps 39.40ps 39.40ps 39.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][14]/CLK  41.60ps 41.60ps 41.60ps 41.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][2]/CLK  41.60ps 41.60ps 41.60ps 41.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][26]/CLK  41.40ps 41.40ps 41.40ps 41.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][18]/CLK  40.80ps 40.80ps 40.80ps 40.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][28]/CLK  41.20ps 41.20ps 41.20ps 41.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][17]/CLK  38.90ps 38.90ps 38.90ps 38.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][30]/CLK  41.30ps 41.30ps 41.30ps 41.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][24]/CLK  33.30ps 33.30ps 33.30ps 33.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][21]/CLK  36.50ps 36.50ps 36.50ps 36.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][13]/CLK  28.70ps 28.70ps 28.70ps 28.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][7]/CLK  33.60ps 33.60ps 33.60ps 33.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][25]/CLK  33.60ps 33.60ps 33.60ps 33.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][19]/CLK  42.80ps 42.80ps 42.80ps 42.80ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[1]/CLK  35.30ps 35.30ps 35.30ps 35.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][1]/CLK  38.50ps 38.50ps 38.50ps 38.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][1]/CLK  37.20ps 37.20ps 37.20ps 37.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][23]/CLK  38.10ps 38.10ps 38.10ps 38.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][2]/CLK  38.50ps 38.50ps 38.50ps 38.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][30]/CLK  37.50ps 37.50ps 37.50ps 37.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][27]/CLK  34.50ps 34.50ps 34.50ps 34.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][26]/CLK  37.70ps 37.70ps 37.70ps 37.70ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[3]/CLK  36.30ps 36.30ps 36.30ps 36.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][13]/CLK  25.20ps 25.20ps 25.20ps 25.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][0]/CLK  36.00ps 36.00ps 36.00ps 36.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][4]/CLK  35.70ps 35.70ps 35.70ps 35.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][2]/CLK  36.00ps 36.00ps 36.00ps 36.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][31]/CLK  35.40ps 35.40ps 35.40ps 35.40ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[4]/CLK  35.40ps 35.40ps 35.40ps 35.40ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[0]/CLK  31.70ps 31.70ps 31.70ps 31.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][24]/CLK  34.10ps 34.10ps 34.10ps 34.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][18]/CLK  32.60ps 32.60ps 32.60ps 32.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][13]/CLK  19.00ps 19.00ps 19.00ps 19.00ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[5]/CLK  32.10ps 32.10ps 32.10ps 32.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][5]/CLK  24.80ps 24.80ps 24.80ps 24.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][7]/CLK  24.80ps 24.80ps 24.80ps 24.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][28]/CLK  23.10ps 23.10ps 23.10ps 23.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][4]/CLK  20.00ps 20.00ps 20.00ps 20.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][13]/CLK  20.20ps 20.20ps 20.20ps 20.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][5]/CLK  29.30ps 29.30ps 29.30ps 29.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][29]/CLK  31.00ps 31.00ps 31.00ps 31.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][1]/CLK  30.90ps 30.90ps 30.90ps 30.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][5]/CLK  21.40ps 21.40ps 21.40ps 21.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][3]/CLK  28.90ps 28.90ps 28.90ps 28.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][15]/CLK  27.80ps 27.80ps 27.80ps 27.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][3]/CLK  27.70ps 27.70ps 27.70ps 27.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][15]/CLK  27.70ps 27.70ps 27.70ps 27.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][4]/CLK  22.80ps 22.80ps 22.80ps 22.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][14]/CLK  26.80ps 26.80ps 26.80ps 26.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][8]/CLK  24.50ps 24.50ps 24.50ps 24.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][11]/CLK  26.70ps 26.70ps 26.70ps 26.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][10]/CLK  22.90ps 22.90ps 22.90ps 22.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][9]/CLK  25.60ps 25.60ps 25.60ps 25.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][12]/CLK  21.20ps 21.20ps 21.20ps 21.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][17]/CLK  24.70ps 24.70ps 24.70ps 24.70ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[2]/CLK  24.50ps 24.50ps 24.50ps 24.50ps 0pf view_tc
MacroModel pin core_e_reg_reg[14]/CLK  11.70ps 11.70ps 11.70ps 11.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][7]/CLK  23.90ps 23.90ps 23.90ps 23.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][14]/CLK  23.30ps 23.30ps 23.30ps 23.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][10]/CLK  23.20ps 23.20ps 23.20ps 23.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][8]/CLK  22.70ps 22.70ps 22.70ps 22.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][9]/CLK  22.50ps 22.50ps 22.50ps 22.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][1]/CLK  22.20ps 22.20ps 22.20ps 22.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][11]/CLK  22.00ps 22.00ps 22.00ps 22.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][4]/CLK  21.00ps 21.00ps 21.00ps 21.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][12]/CLK  20.50ps 20.50ps 20.50ps 20.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][12]/CLK  19.80ps 19.80ps 19.80ps 19.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][16]/CLK  18.80ps 18.80ps 18.80ps 18.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][3]/CLK  17.00ps 17.00ps 17.00ps 17.00ps 0pf view_tc
MacroModel pin core_H3_reg_reg[1]/CLK  10.40ps 10.40ps 10.40ps 10.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][2]/CLK  11.30ps 11.30ps 11.30ps 11.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][11]/CLK  10.80ps 10.80ps 10.80ps 10.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][7]/CLK  10.40ps 10.40ps 10.40ps 10.40ps 0pf view_tc
