5 10 101 6 *
8 /Users/trevorw/projects/devel/covered/diags/verilog -t main -vcd mult1.vcd -o mult1.cdd -v mult1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" mult1.v 1 26 1
2 1 7 f000f 3 1 100c 0 0 1 1 c
2 2 7 b000b 3 1 100c 0 0 1 1 b
2 3 7 b000f 5 3 13cc 1 2 32 18 0 ffffffff ffffffff 1 0 0
2 4 7 70007 0 1 1410 0 0 32 1 a
2 5 7 7000f 4 35 e 3 4
1 a 3 6000c 1 0 31 0 32 17 ffffffff ffffffff 1 1 0
1 b 4 70005 1 0 0 0 1 17 0 1 1 1 0
1 c 5 70005 1 0 0 0 1 17 0 1 1 1 0
4 5 f 5 5
3 1 main.$u0 "main.$u0" mult1.v 0 24 1
