

================================================================
== Vitis HLS Report for 'ProcessingElement_27_Pipeline_WriteC_Flattened'
================================================================
* Date:           Mon Nov 11 16:41:30 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.188 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     6146|     6146|  61.460 us|  61.460 us|  6145|  6145|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WriteC_Flattened  |     6144|     6144|         2|          1|          1|  6144|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      220|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       95|     -|
|Register             |        -|      -|       60|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       60|      315|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_28_fu_136_p2                    |         +|   0|  0|  20|          13|           1|
    |inner_41_fu_203_p2                |         +|   0|  0|  39|          32|           1|
    |m1_14_fu_177_p2                   |         +|   0|  0|  13|           6|           1|
    |n1_28_fu_197_p2                   |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_condition_247                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln168_fu_130_p2              |      icmp|   0|  0|  20|          13|          13|
    |icmp_ln170_fu_152_p2              |      icmp|   0|  0|  33|          26|           1|
    |icmp_ln187_fu_191_p2              |      icmp|   0|  0|  39|          32|           9|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |inner_42_fu_217_p3                |    select|   0|  0|  32|           1|           1|
    |n1_29_fu_209_p3                   |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 220|         132|          37|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |cPipes_26_blk_n          |   9|          2|    1|          2|
    |cPipes_26_din_local      |  14|          3|  256|        768|
    |cPipes_27_blk_n          |   9|          2|    1|          2|
    |i_fu_68                  |   9|          2|   13|         26|
    |inner_fu_64              |   9|          2|   32|         64|
    |m1_fu_72                 |   9|          2|    6|         12|
    |n1_fu_60                 |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  95|         21|  316|        888|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |i_fu_68                  |  13|   0|   13|          0|
    |icmp_ln170_reg_272       |   1|   0|    1|          0|
    |inner_fu_64              |  32|   0|   32|          0|
    |m1_fu_72                 |   6|   0|    6|          0|
    |n1_fu_60                 |   4|   0|    4|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  60|   0|   60|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+--------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  ProcessingElement.27_Pipeline_WriteC_Flattened|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  ProcessingElement.27_Pipeline_WriteC_Flattened|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  ProcessingElement.27_Pipeline_WriteC_Flattened|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  ProcessingElement.27_Pipeline_WriteC_Flattened|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  ProcessingElement.27_Pipeline_WriteC_Flattened|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  ProcessingElement.27_Pipeline_WriteC_Flattened|  return value|
|cPipes_27_dout            |   in|  256|     ap_fifo|                                       cPipes_27|       pointer|
|cPipes_27_num_data_valid  |   in|    3|     ap_fifo|                                       cPipes_27|       pointer|
|cPipes_27_fifo_cap        |   in|    3|     ap_fifo|                                       cPipes_27|       pointer|
|cPipes_27_empty_n         |   in|    1|     ap_fifo|                                       cPipes_27|       pointer|
|cPipes_27_read            |  out|    1|     ap_fifo|                                       cPipes_27|       pointer|
|cPipes_26_din             |  out|  256|     ap_fifo|                                       cPipes_26|       pointer|
|cPipes_26_num_data_valid  |   in|    3|     ap_fifo|                                       cPipes_26|       pointer|
|cPipes_26_fifo_cap        |   in|    3|     ap_fifo|                                       cPipes_26|       pointer|
|cPipes_26_full_n          |   in|    1|     ap_fifo|                                       cPipes_26|       pointer|
|cPipes_26_write           |  out|    1|     ap_fifo|                                       cPipes_26|       pointer|
|cBuffer_address0          |  out|   10|   ap_memory|                                         cBuffer|         array|
|cBuffer_ce0               |  out|    1|   ap_memory|                                         cBuffer|         array|
|cBuffer_q0                |   in|  256|   ap_memory|                                         cBuffer|         array|
+--------------------------+-----+-----+------------+------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%n1 = alloca i32 1" [../kernel/Compute.cpp:161]   --->   Operation 5 'alloca' 'n1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%inner = alloca i32 1" [../kernel/Compute.cpp:166]   --->   Operation 6 'alloca' 'inner' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../kernel/Compute.cpp:168]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%m1 = alloca i32 1" [../kernel/Compute.cpp:165]   --->   Operation 8 'alloca' 'm1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cPipes_26, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %cPipes_27, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln165 = store i6 0, i6 %m1" [../kernel/Compute.cpp:165]   --->   Operation 11 'store' 'store_ln165' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln168 = store i13 0, i13 %i" [../kernel/Compute.cpp:168]   --->   Operation 12 'store' 'store_ln168' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln166 = store i32 0, i32 %inner" [../kernel/Compute.cpp:166]   --->   Operation 13 'store' 'store_ln166' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln161 = store i4 0, i4 %n1" [../kernel/Compute.cpp:161]   --->   Operation 14 'store' 'store_ln161' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln168 = br void %for.body187" [../kernel/Compute.cpp:168]   --->   Operation 15 'br' 'br_ln168' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.61>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%inner_40 = load i32 %inner" [../kernel/Compute.cpp:191]   --->   Operation 16 'load' 'inner_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_27 = load i13 %i" [../kernel/Compute.cpp:168]   --->   Operation 17 'load' 'i_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.75ns)   --->   "%icmp_ln168 = icmp_eq  i13 %i_27, i13 6144" [../kernel/Compute.cpp:168]   --->   Operation 18 'icmp' 'icmp_ln168' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6144, i64 6144, i64 6144"   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.75ns)   --->   "%i_28 = add i13 %i_27, i13 1" [../kernel/Compute.cpp:168]   --->   Operation 20 'add' 'i_28' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln168 = br i1 %icmp_ln168, void %for.body187.split, void %for.inc225.exitStub" [../kernel/Compute.cpp:168]   --->   Operation 21 'br' 'br_ln168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln169 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_24" [../kernel/Compute.cpp:169]   --->   Operation 22 'specpipeline' 'specpipeline_ln169' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln168 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../kernel/Compute.cpp:168]   --->   Operation 23 'specloopname' 'specloopname_ln168' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %inner_40, i32 6, i32 31" [../kernel/Compute.cpp:170]   --->   Operation 24 'partselect' 'tmp_17' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.84ns)   --->   "%icmp_ln170 = icmp_eq  i26 %tmp_17, i26 0" [../kernel/Compute.cpp:170]   --->   Operation 25 'icmp' 'icmp_ln170' <Predicate = (!icmp_ln168)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln170 = br i1 %icmp_ln170, void %if.then211, void %if.then190" [../kernel/Compute.cpp:170]   --->   Operation 26 'br' 'br_ln170' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%n1_load = load i4 %n1" [../kernel/Compute.cpp:171]   --->   Operation 27 'load' 'n1_load' <Predicate = (!icmp_ln168 & icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%m1_load = load i6 %m1" [../kernel/Compute.cpp:180]   --->   Operation 28 'load' 'm1_load' <Predicate = (!icmp_ln168 & icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %n1_load, i6 %m1_load" [../kernel/Compute.cpp:171]   --->   Operation 29 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln168 & icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i10 %tmp" [../kernel/Compute.cpp:171]   --->   Operation 30 'zext' 'zext_ln171' <Predicate = (!icmp_ln168 & icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%cBuffer_addr = getelementptr i256 %cBuffer, i64 0, i64 %zext_ln171" [../kernel/Compute.cpp:171]   --->   Operation 31 'getelementptr' 'cBuffer_addr' <Predicate = (!icmp_ln168 & icmp_ln170)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (1.20ns)   --->   "%cBuffer_load = load i10 %cBuffer_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Compute.cpp:171]   --->   Operation 32 'load' 'cBuffer_load' <Predicate = (!icmp_ln168 & icmp_ln170)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1024> <RAM>
ST_2 : Operation 33 [1/1] (0.70ns)   --->   "%m1_14 = add i6 %m1_load, i6 1" [../kernel/Compute.cpp:180]   --->   Operation 33 'add' 'm1_14' <Predicate = (!icmp_ln168 & icmp_ln170)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln165 = store i6 %m1_14, i6 %m1" [../kernel/Compute.cpp:165]   --->   Operation 34 'store' 'store_ln165' <Predicate = (!icmp_ln168 & icmp_ln170)> <Delay = 0.38>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%n1_load_12 = load i4 %n1" [../kernel/Compute.cpp:189]   --->   Operation 35 'load' 'n1_load_12' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.88ns)   --->   "%icmp_ln187 = icmp_eq  i32 %inner_40, i32 383" [../kernel/Compute.cpp:187]   --->   Operation 36 'icmp' 'icmp_ln187' <Predicate = (!icmp_ln168)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.70ns)   --->   "%n1_28 = add i4 %n1_load_12, i4 1" [../kernel/Compute.cpp:189]   --->   Operation 37 'add' 'n1_28' <Predicate = (!icmp_ln168)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.88ns)   --->   "%inner_41 = add i32 %inner_40, i32 1" [../kernel/Compute.cpp:191]   --->   Operation 38 'add' 'inner_41' <Predicate = (!icmp_ln168)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.35ns)   --->   "%n1_29 = select i1 %icmp_ln187, i4 %n1_28, i4 %n1_load_12" [../kernel/Compute.cpp:187]   --->   Operation 39 'select' 'n1_29' <Predicate = (!icmp_ln168)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.22ns)   --->   "%inner_42 = select i1 %icmp_ln187, i32 0, i32 %inner_41" [../kernel/Compute.cpp:187]   --->   Operation 40 'select' 'inner_42' <Predicate = (!icmp_ln168)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln168 = store i13 %i_28, i13 %i" [../kernel/Compute.cpp:168]   --->   Operation 41 'store' 'store_ln168' <Predicate = (!icmp_ln168)> <Delay = 0.38>
ST_2 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln166 = store i32 %inner_42, i32 %inner" [../kernel/Compute.cpp:166]   --->   Operation 42 'store' 'store_ln166' <Predicate = (!icmp_ln168)> <Delay = 0.38>
ST_2 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln161 = store i4 %n1_29, i4 %n1" [../kernel/Compute.cpp:161]   --->   Operation 43 'store' 'store_ln161' <Predicate = (!icmp_ln168)> <Delay = 0.38>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln168 = br void %for.body187" [../kernel/Compute.cpp:168]   --->   Operation 44 'br' 'br_ln168' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln168)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 45 [1/1] (0.98ns)   --->   "%cPipes_27_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %cPipes_27" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Compute.cpp:184]   --->   Operation 45 'read' 'cPipes_27_read' <Predicate = (!icmp_ln170)> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_3 : Operation 46 [1/1] (0.98ns)   --->   "%write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %cPipes_26, i256 %cPipes_27_read" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Compute.cpp:184]   --->   Operation 46 'write' 'write_ln406' <Predicate = (!icmp_ln170)> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end214"   --->   Operation 47 'br' 'br_ln0' <Predicate = (!icmp_ln170)> <Delay = 0.00>
ST_3 : Operation 48 [1/2] (1.20ns)   --->   "%cBuffer_load = load i10 %cBuffer_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Compute.cpp:171]   --->   Operation 48 'load' 'cBuffer_load' <Predicate = (icmp_ln170)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 1024> <RAM>
ST_3 : Operation 49 [1/1] (0.98ns)   --->   "%write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %cPipes_26, i256 %cBuffer_load" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Compute.cpp:171]   --->   Operation 49 'write' 'write_ln406' <Predicate = (icmp_ln170)> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln172 = br void %if.end214" [../kernel/Compute.cpp:172]   --->   Operation 50 'br' 'br_ln172' <Predicate = (icmp_ln170)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cBuffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cPipes_26]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cPipes_27]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n1                    (alloca           ) [ 0110]
inner                 (alloca           ) [ 0110]
i                     (alloca           ) [ 0110]
m1                    (alloca           ) [ 0110]
specinterface_ln0     (specinterface    ) [ 0000]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln165           (store            ) [ 0000]
store_ln168           (store            ) [ 0000]
store_ln166           (store            ) [ 0000]
store_ln161           (store            ) [ 0000]
br_ln168              (br               ) [ 0000]
inner_40              (load             ) [ 0000]
i_27                  (load             ) [ 0000]
icmp_ln168            (icmp             ) [ 0110]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
i_28                  (add              ) [ 0000]
br_ln168              (br               ) [ 0000]
specpipeline_ln169    (specpipeline     ) [ 0000]
specloopname_ln168    (specloopname     ) [ 0000]
tmp_17                (partselect       ) [ 0000]
icmp_ln170            (icmp             ) [ 0111]
br_ln170              (br               ) [ 0000]
n1_load               (load             ) [ 0000]
m1_load               (load             ) [ 0000]
tmp                   (bitconcatenate   ) [ 0000]
zext_ln171            (zext             ) [ 0000]
cBuffer_addr          (getelementptr    ) [ 0101]
m1_14                 (add              ) [ 0000]
store_ln165           (store            ) [ 0000]
n1_load_12            (load             ) [ 0000]
icmp_ln187            (icmp             ) [ 0000]
n1_28                 (add              ) [ 0000]
inner_41              (add              ) [ 0000]
n1_29                 (select           ) [ 0000]
inner_42              (select           ) [ 0000]
store_ln168           (store            ) [ 0000]
store_ln166           (store            ) [ 0000]
store_ln161           (store            ) [ 0000]
br_ln168              (br               ) [ 0000]
cPipes_27_read        (read             ) [ 0000]
write_ln406           (write            ) [ 0000]
br_ln0                (br               ) [ 0000]
cBuffer_load          (load             ) [ 0000]
write_ln406           (write            ) [ 0000]
br_ln172              (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cBuffer">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cBuffer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cPipes_26">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cPipes_26"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cPipes_27">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cPipes_27"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="n1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="inner_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inner/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="m1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="cPipes_27_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="256" slack="0"/>
<pin id="78" dir="0" index="1" bw="256" slack="0"/>
<pin id="79" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cPipes_27_read/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="256" slack="0"/>
<pin id="85" dir="0" index="2" bw="256" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln406/3 write_ln406/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="cBuffer_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="256" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="10" slack="0"/>
<pin id="94" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cBuffer_addr/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="10" slack="0"/>
<pin id="99" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cBuffer_load/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln165_store_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="6" slack="0"/>
<pin id="107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln165/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln168_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="13" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln166_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln166/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln161_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="4" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln161/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="inner_40_load_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="1"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inner_40/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="i_27_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="13" slack="1"/>
<pin id="129" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_27/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln168_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="13" slack="0"/>
<pin id="132" dir="0" index="1" bw="13" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln168/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="i_28_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="13" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_28/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_17_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="26" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="4" slack="0"/>
<pin id="146" dir="0" index="3" bw="6" slack="0"/>
<pin id="147" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln170_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="26" slack="0"/>
<pin id="154" dir="0" index="1" bw="26" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln170/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="n1_load_load_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="1"/>
<pin id="160" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n1_load/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="m1_load_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="6" slack="1"/>
<pin id="163" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m1_load/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="10" slack="0"/>
<pin id="166" dir="0" index="1" bw="4" slack="0"/>
<pin id="167" dir="0" index="2" bw="6" slack="0"/>
<pin id="168" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln171_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="10" slack="0"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln171/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="m1_14_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="6" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m1_14/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln165_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="6" slack="0"/>
<pin id="185" dir="0" index="1" bw="6" slack="1"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln165/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="n1_load_12_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="1"/>
<pin id="190" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n1_load_12/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln187_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln187/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="n1_28_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n1_28/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="inner_41_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inner_41/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="n1_29_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="4" slack="0"/>
<pin id="212" dir="0" index="2" bw="4" slack="0"/>
<pin id="213" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n1_29/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="inner_42_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="0" index="2" bw="32" slack="0"/>
<pin id="221" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="inner_42/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln168_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="13" slack="0"/>
<pin id="227" dir="0" index="1" bw="13" slack="1"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln166_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="1"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln166/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln161_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="0" index="1" bw="4" slack="1"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln161/2 "/>
</bind>
</comp>

<comp id="240" class="1005" name="n1_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="n1 "/>
</bind>
</comp>

<comp id="248" class="1005" name="inner_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="inner "/>
</bind>
</comp>

<comp id="255" class="1005" name="i_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="13" slack="0"/>
<pin id="257" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="262" class="1005" name="m1_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="6" slack="0"/>
<pin id="264" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="m1 "/>
</bind>
</comp>

<comp id="272" class="1005" name="icmp_ln170_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln170 "/>
</bind>
</comp>

<comp id="276" class="1005" name="cBuffer_addr_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="10" slack="1"/>
<pin id="278" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cBuffer_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="56" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="58" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="76" pin="2"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="48" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="97" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="103"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="134"><net_src comp="127" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="127" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="30" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="38" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="124" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="150"><net_src comp="40" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="151"><net_src comp="42" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="156"><net_src comp="142" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="44" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="169"><net_src comp="46" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="158" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="175"><net_src comp="164" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="181"><net_src comp="161" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="50" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="177" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="195"><net_src comp="124" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="52" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="188" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="54" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="124" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="6" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="191" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="197" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="188" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="222"><net_src comp="191" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="12" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="203" pin="2"/><net_sink comp="217" pin=2"/></net>

<net id="229"><net_src comp="136" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="217" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="209" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="60" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="246"><net_src comp="240" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="247"><net_src comp="240" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="251"><net_src comp="64" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="254"><net_src comp="248" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="258"><net_src comp="68" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="261"><net_src comp="255" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="265"><net_src comp="72" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="268"><net_src comp="262" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="275"><net_src comp="152" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="90" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="97" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cPipes_26 | {3 }
	Port: cPipes_27 | {}
 - Input state : 
	Port: ProcessingElement.27_Pipeline_WriteC_Flattened : cBuffer | {2 3 }
	Port: ProcessingElement.27_Pipeline_WriteC_Flattened : cPipes_26 | {}
	Port: ProcessingElement.27_Pipeline_WriteC_Flattened : cPipes_27 | {3 }
  - Chain level:
	State 1
		store_ln165 : 1
		store_ln168 : 1
		store_ln166 : 1
		store_ln161 : 1
	State 2
		icmp_ln168 : 1
		i_28 : 1
		br_ln168 : 2
		tmp_17 : 1
		icmp_ln170 : 2
		br_ln170 : 3
		tmp : 1
		zext_ln171 : 2
		cBuffer_addr : 3
		cBuffer_load : 4
		m1_14 : 1
		store_ln165 : 2
		icmp_ln187 : 1
		n1_28 : 1
		inner_41 : 1
		n1_29 : 2
		inner_42 : 2
		store_ln168 : 2
		store_ln166 : 3
		store_ln161 : 3
	State 3
		write_ln406 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |     icmp_ln168_fu_130     |    0    |    20   |
|   icmp   |     icmp_ln170_fu_152     |    0    |    33   |
|          |     icmp_ln187_fu_191     |    0    |    39   |
|----------|---------------------------|---------|---------|
|          |        i_28_fu_136        |    0    |    20   |
|    add   |        m1_14_fu_177       |    0    |    13   |
|          |        n1_28_fu_197       |    0    |    12   |
|          |      inner_41_fu_203      |    0    |    39   |
|----------|---------------------------|---------|---------|
|  select  |        n1_29_fu_209       |    0    |    4    |
|          |      inner_42_fu_217      |    0    |    32   |
|----------|---------------------------|---------|---------|
|   read   | cPipes_27_read_read_fu_76 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |      grp_write_fu_82      |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|       tmp_17_fu_142       |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|         tmp_fu_164        |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |     zext_ln171_fu_172     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   212   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|cBuffer_addr_reg_276|   10   |
|      i_reg_255     |   13   |
| icmp_ln170_reg_272 |    1   |
|    inner_reg_248   |   32   |
|     m1_reg_262     |    6   |
|     n1_reg_240     |    4   |
+--------------------+--------+
|        Total       |   66   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
|  grp_write_fu_82 |  p2  |   2  |  256 |   512  ||    0    ||    9    |
| grp_access_fu_97 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   532  ||  0.774  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   212  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |   18   |
|  Register |    -   |   66   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   66   |   230  |
+-----------+--------+--------+--------+
