Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : s35932
Version: M-2016.12-SP1
Date   : Wed Mar  1 10:41:08 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_546/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U5014/Y (INVX0_RVT)                      0.07       2.07 f
  U5015/Y (INVX0_RVT)                      0.08       2.15 r
  U3175/Y (NBUFFX2_RVT)                    0.10       2.25 r
  U5634/Y (INVX0_RVT)                      0.17       2.41 f
  U2981/Y (IBUFFX4_RVT)                    0.33       2.74 r
  U5038/Y (AND2X1_RVT)                     1.86       4.60 r
  DFF_546/d (dff_1181)                     0.00       4.60 r
  DFF_546/q_reg/D (DFFX1_RVT)              0.01       4.61 r
  data arrival time                                   4.61

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_546/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.61
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.31


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_739/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U5014/Y (INVX0_RVT)                      0.07       2.07 f
  U5015/Y (INVX0_RVT)                      0.08       2.15 r
  U3175/Y (NBUFFX2_RVT)                    0.10       2.25 r
  U5634/Y (INVX0_RVT)                      0.17       2.41 f
  U2981/Y (IBUFFX4_RVT)                    0.33       2.74 r
  U4499/Y (AND2X1_RVT)                     1.86       4.60 r
  DFF_739/d (dff_988)                      0.00       4.60 r
  DFF_739/q_reg/D (DFFX1_RVT)              0.01       4.61 r
  data arrival time                                   4.61

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_739/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.61
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.31


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_529/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U5014/Y (INVX0_RVT)                      0.07       2.07 f
  U5015/Y (INVX0_RVT)                      0.08       2.15 r
  U3175/Y (NBUFFX2_RVT)                    0.10       2.25 r
  U5634/Y (INVX0_RVT)                      0.17       2.41 f
  U2981/Y (IBUFFX4_RVT)                    0.33       2.74 r
  U5081/Y (AND2X1_RVT)                     1.86       4.60 r
  DFF_529/d (dff_1198)                     0.00       4.60 r
  DFF_529/q_reg/D (DFFX1_RVT)              0.01       4.61 r
  data arrival time                                   4.61

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_529/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.61
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.31


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_534/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U5014/Y (INVX0_RVT)                      0.07       2.07 f
  U5015/Y (INVX0_RVT)                      0.08       2.15 r
  U3175/Y (NBUFFX2_RVT)                    0.10       2.25 r
  U5634/Y (INVX0_RVT)                      0.17       2.41 f
  U2981/Y (IBUFFX4_RVT)                    0.33       2.74 r
  U5044/Y (AND2X1_RVT)                     1.86       4.60 r
  DFF_534/d (dff_1193)                     0.00       4.60 r
  DFF_534/q_reg/D (DFFX1_RVT)              0.01       4.61 r
  data arrival time                                   4.61

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_534/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.61
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.31


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_541/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U5014/Y (INVX0_RVT)                      0.07       2.07 f
  U5015/Y (INVX0_RVT)                      0.08       2.15 r
  U3175/Y (NBUFFX2_RVT)                    0.10       2.25 r
  U5634/Y (INVX0_RVT)                      0.17       2.41 f
  U2981/Y (IBUFFX4_RVT)                    0.33       2.74 r
  U5076/Y (AND2X1_RVT)                     1.86       4.60 r
  DFF_541/d (dff_1186)                     0.00       4.60 r
  DFF_541/q_reg/D (DFFX1_RVT)              0.01       4.61 r
  data arrival time                                   4.61

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_541/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.61
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.31


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_1048/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U5014/Y (INVX0_RVT)                      0.07       2.07 f
  U5015/Y (INVX0_RVT)                      0.08       2.15 r
  U3175/Y (NBUFFX2_RVT)                    0.10       2.25 r
  U5634/Y (INVX0_RVT)                      0.17       2.41 f
  U2981/Y (IBUFFX4_RVT)                    0.33       2.74 r
  U5356/Y (AND2X1_RVT)                     1.86       4.60 r
  DFF_1048/d (dff_679)                     0.00       4.60 r
  DFF_1048/q_reg/D (DFFX1_RVT)             0.01       4.61 r
  data arrival time                                   4.61

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_1048/q_reg/CLK (DFFX1_RVT)           0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.61
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.31


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_526/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U5014/Y (INVX0_RVT)                      0.07       2.07 f
  U5015/Y (INVX0_RVT)                      0.08       2.15 r
  U3175/Y (NBUFFX2_RVT)                    0.10       2.25 r
  U5634/Y (INVX0_RVT)                      0.17       2.41 f
  U2981/Y (IBUFFX4_RVT)                    0.33       2.74 r
  U5091/Y (AND2X1_RVT)                     1.86       4.60 r
  DFF_526/d (dff_1201)                     0.00       4.60 r
  DFF_526/q_reg/D (DFFX1_RVT)              0.01       4.61 r
  data arrival time                                   4.61

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_526/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.61
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.31


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_1158/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U5014/Y (INVX0_RVT)                      0.07       2.07 f
  U5015/Y (INVX0_RVT)                      0.08       2.15 r
  U3175/Y (NBUFFX2_RVT)                    0.10       2.25 r
  U5634/Y (INVX0_RVT)                      0.17       2.41 f
  U2981/Y (IBUFFX4_RVT)                    0.33       2.74 r
  U6438/Y (AND2X1_RVT)                     1.86       4.60 r
  DFF_1158/d (dff_569)                     0.00       4.60 r
  DFF_1158/q_reg/D (DFFX1_RVT)             0.01       4.61 r
  data arrival time                                   4.61

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_1158/q_reg/CLK (DFFX1_RVT)           0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.61
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.31


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_1552/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U5014/Y (INVX0_RVT)                      0.07       2.07 f
  U5015/Y (INVX0_RVT)                      0.08       2.15 r
  U3175/Y (NBUFFX2_RVT)                    0.10       2.25 r
  U5634/Y (INVX0_RVT)                      0.17       2.41 f
  U2981/Y (IBUFFX4_RVT)                    0.33       2.74 r
  U6206/Y (AND2X1_RVT)                     1.86       4.60 r
  DFF_1552/d (dff_175)                     0.00       4.60 r
  DFF_1552/q_reg/D (DFFX1_RVT)             0.01       4.61 r
  data arrival time                                   4.61

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_1552/q_reg/CLK (DFFX1_RVT)           0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.61
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.31


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_547/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U5014/Y (INVX0_RVT)                      0.07       2.07 f
  U5015/Y (INVX0_RVT)                      0.08       2.15 r
  U3175/Y (NBUFFX2_RVT)                    0.10       2.25 r
  U5634/Y (INVX0_RVT)                      0.17       2.41 f
  U5011/Y (NBUFFX2_RVT)                    0.30       2.71 f
  U2965/Y (IBUFFX4_RVT)                    0.46       3.18 r
  U5033/Y (AND2X1_RVT)                     1.38       4.56 r
  DFF_547/d (dff_1180)                     0.00       4.56 r
  DFF_547/q_reg/D (DFFX1_RVT)              0.01       4.57 r
  data arrival time                                   4.57

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_547/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.57
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.26


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_737/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U5014/Y (INVX0_RVT)                      0.07       2.07 f
  U5015/Y (INVX0_RVT)                      0.08       2.15 r
  U3175/Y (NBUFFX2_RVT)                    0.10       2.25 r
  U5634/Y (INVX0_RVT)                      0.17       2.41 f
  U5011/Y (NBUFFX2_RVT)                    0.30       2.71 f
  U2964/Y (IBUFFX4_RVT)                    0.46       3.18 r
  U4592/Y (AND2X1_RVT)                     1.38       4.56 r
  DFF_737/d (dff_990)                      0.00       4.56 r
  DFF_737/q_reg/D (DFFX1_RVT)              0.01       4.57 r
  data arrival time                                   4.57

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_737/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.57
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.26


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_744/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U5014/Y (INVX0_RVT)                      0.07       2.07 f
  U5015/Y (INVX0_RVT)                      0.08       2.15 r
  U3175/Y (NBUFFX2_RVT)                    0.10       2.25 r
  U5634/Y (INVX0_RVT)                      0.17       2.41 f
  U5011/Y (NBUFFX2_RVT)                    0.30       2.71 f
  U2965/Y (IBUFFX4_RVT)                    0.46       3.18 r
  U4538/Y (AND2X1_RVT)                     1.38       4.56 r
  DFF_744/d (dff_983)                      0.00       4.56 r
  DFF_744/q_reg/D (DFFX1_RVT)              0.01       4.57 r
  data arrival time                                   4.57

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_744/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.57
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.26


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_544/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U5014/Y (INVX0_RVT)                      0.07       2.07 f
  U5015/Y (INVX0_RVT)                      0.08       2.15 r
  U3175/Y (NBUFFX2_RVT)                    0.10       2.25 r
  U5634/Y (INVX0_RVT)                      0.17       2.41 f
  U5011/Y (NBUFFX2_RVT)                    0.30       2.71 f
  U2964/Y (IBUFFX4_RVT)                    0.46       3.18 r
  U5059/Y (AND2X1_RVT)                     1.38       4.56 r
  DFF_544/d (dff_1183)                     0.00       4.56 r
  DFF_544/q_reg/D (DFFX1_RVT)              0.01       4.57 r
  data arrival time                                   4.57

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_544/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.57
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.26


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_494/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U5014/Y (INVX0_RVT)                      0.07       2.07 f
  U5015/Y (INVX0_RVT)                      0.08       2.15 r
  U3175/Y (NBUFFX2_RVT)                    0.10       2.25 r
  U5634/Y (INVX0_RVT)                      0.17       2.41 f
  U5011/Y (NBUFFX2_RVT)                    0.30       2.71 f
  U2963/Y (IBUFFX4_RVT)                    0.46       3.18 r
  U5031/Y (AND2X1_RVT)                     1.38       4.56 r
  DFF_494/d (dff_1233)                     0.00       4.56 r
  DFF_494/q_reg/D (DFFX1_RVT)              0.01       4.57 r
  data arrival time                                   4.57

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_494/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.57
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.26


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_495/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U5014/Y (INVX0_RVT)                      0.07       2.07 f
  U5015/Y (INVX0_RVT)                      0.08       2.15 r
  U3175/Y (NBUFFX2_RVT)                    0.10       2.25 r
  U5634/Y (INVX0_RVT)                      0.17       2.41 f
  U5011/Y (NBUFFX2_RVT)                    0.30       2.71 f
  U2963/Y (IBUFFX4_RVT)                    0.46       3.18 r
  U5027/Y (AND2X1_RVT)                     1.38       4.56 r
  DFF_495/d (dff_1232)                     0.00       4.56 r
  DFF_495/q_reg/D (DFFX1_RVT)              0.01       4.57 r
  data arrival time                                   4.57

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_495/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.57
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.26


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_496/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U5014/Y (INVX0_RVT)                      0.07       2.07 f
  U5015/Y (INVX0_RVT)                      0.08       2.15 r
  U3175/Y (NBUFFX2_RVT)                    0.10       2.25 r
  U5634/Y (INVX0_RVT)                      0.17       2.41 f
  U5011/Y (NBUFFX2_RVT)                    0.30       2.71 f
  U2963/Y (IBUFFX4_RVT)                    0.46       3.18 r
  U5097/Y (AND2X1_RVT)                     1.38       4.56 r
  DFF_496/d (dff_1231)                     0.00       4.56 r
  DFF_496/q_reg/D (DFFX1_RVT)              0.01       4.57 r
  data arrival time                                   4.57

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_496/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.57
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.26


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_497/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U5014/Y (INVX0_RVT)                      0.07       2.07 f
  U5015/Y (INVX0_RVT)                      0.08       2.15 r
  U3175/Y (NBUFFX2_RVT)                    0.10       2.25 r
  U5634/Y (INVX0_RVT)                      0.17       2.41 f
  U5011/Y (NBUFFX2_RVT)                    0.30       2.71 f
  U2963/Y (IBUFFX4_RVT)                    0.46       3.18 r
  U5088/Y (AND2X1_RVT)                     1.38       4.56 r
  DFF_497/d (dff_1230)                     0.00       4.56 r
  DFF_497/q_reg/D (DFFX1_RVT)              0.01       4.57 r
  data arrival time                                   4.57

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_497/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.57
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.26


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_498/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U5014/Y (INVX0_RVT)                      0.07       2.07 f
  U5015/Y (INVX0_RVT)                      0.08       2.15 r
  U3175/Y (NBUFFX2_RVT)                    0.10       2.25 r
  U5634/Y (INVX0_RVT)                      0.17       2.41 f
  U5011/Y (NBUFFX2_RVT)                    0.30       2.71 f
  U2963/Y (IBUFFX4_RVT)                    0.46       3.18 r
  U5083/Y (AND2X1_RVT)                     1.38       4.56 r
  DFF_498/d (dff_1229)                     0.00       4.56 r
  DFF_498/q_reg/D (DFFX1_RVT)              0.01       4.57 r
  data arrival time                                   4.57

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_498/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.57
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.26


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_499/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U5014/Y (INVX0_RVT)                      0.07       2.07 f
  U5015/Y (INVX0_RVT)                      0.08       2.15 r
  U3175/Y (NBUFFX2_RVT)                    0.10       2.25 r
  U5634/Y (INVX0_RVT)                      0.17       2.41 f
  U5011/Y (NBUFFX2_RVT)                    0.30       2.71 f
  U2963/Y (IBUFFX4_RVT)                    0.46       3.18 r
  U5079/Y (AND2X1_RVT)                     1.38       4.56 r
  DFF_499/d (dff_1228)                     0.00       4.56 r
  DFF_499/q_reg/D (DFFX1_RVT)              0.01       4.57 r
  data arrival time                                   4.57

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_499/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.57
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.26


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_500/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U5014/Y (INVX0_RVT)                      0.07       2.07 f
  U5015/Y (INVX0_RVT)                      0.08       2.15 r
  U3175/Y (NBUFFX2_RVT)                    0.10       2.25 r
  U5634/Y (INVX0_RVT)                      0.17       2.41 f
  U5011/Y (NBUFFX2_RVT)                    0.30       2.71 f
  U2963/Y (IBUFFX4_RVT)                    0.46       3.18 r
  U5074/Y (AND2X1_RVT)                     1.38       4.56 r
  DFF_500/d (dff_1227)                     0.00       4.56 r
  DFF_500/q_reg/D (DFFX1_RVT)              0.01       4.57 r
  data arrival time                                   4.57

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_500/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -4.57
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.26


1
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : s35932
Version: M-2016.12-SP1
Date   : Wed Mar  1 10:41:08 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: DFF_1727/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1700/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1727/q_reg/CLK (DFFX1_RVT)           0.00 #     0.40 r
  DFF_1727/q_reg/Q (DFFX1_RVT)             0.21       0.61 f
  DFF_1727/q (dff_0)                       0.00       0.61 f
  U4613/Y (XNOR3X1_RVT)                    1.21       1.82 r
  U5545/Y (AND2X1_RVT)                     0.07       1.90 r
  DFF_1700/d (dff_27)                      0.00       1.90 r
  DFF_1700/q_reg/D (DFFX1_RVT)             0.01       1.91 r
  data arrival time                                   1.91

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_1700/q_reg/CLK (DFFX1_RVT)           0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: DFF_1727/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1707/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1727/q_reg/CLK (DFFX1_RVT)           0.00 #     0.40 r
  DFF_1727/q_reg/Q (DFFX1_RVT)             0.21       0.61 f
  DFF_1727/q (dff_0)                       0.00       0.61 f
  U4543/Y (XNOR3X1_RVT)                    1.21       1.82 r
  U4542/Y (AND2X1_RVT)                     0.07       1.90 r
  DFF_1707/d (dff_20)                      0.00       1.90 r
  DFF_1707/q_reg/D (DFFX1_RVT)             0.01       1.91 r
  data arrival time                                   1.91

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_1707/q_reg/CLK (DFFX1_RVT)           0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: DFF_1727/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1712/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1727/q_reg/CLK (DFFX1_RVT)           0.00 #     0.40 r
  DFF_1727/q_reg/Q (DFFX1_RVT)             0.21       0.61 f
  DFF_1727/q (dff_0)                       0.00       0.61 f
  U4612/Y (XNOR3X1_RVT)                    1.21       1.82 r
  U5544/Y (AND2X1_RVT)                     0.07       1.90 r
  DFF_1712/d (dff_15)                      0.00       1.90 r
  DFF_1712/q_reg/D (DFFX1_RVT)             0.01       1.91 r
  data arrival time                                   1.91

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_1712/q_reg/CLK (DFFX1_RVT)           0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: DFF_191/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_164/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_191/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_191/q_reg/Q (DFFX1_RVT)              0.21       0.61 f
  DFF_191/q (dff_1536)                     0.00       0.61 f
  U3758/Y (XNOR3X1_RVT)                    1.20       1.81 r
  U3757/Y (AND2X1_RVT)                     0.07       1.89 r
  DFF_164/d (dff_1563)                     0.00       1.89 r
  DFF_164/q_reg/D (DFFX1_RVT)              0.01       1.90 r
  data arrival time                                   1.90

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_164/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: DFF_191/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_171/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_191/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_191/q_reg/Q (DFFX1_RVT)              0.21       0.61 f
  DFF_191/q (dff_1536)                     0.00       0.61 f
  U4211/Y (XNOR3X1_RVT)                    1.20       1.81 r
  U4210/Y (AND2X1_RVT)                     0.07       1.89 r
  DFF_171/d (dff_1556)                     0.00       1.89 r
  DFF_171/q_reg/D (DFFX1_RVT)              0.01       1.90 r
  data arrival time                                   1.90

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_171/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: DFF_191/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_176/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_191/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_191/q_reg/Q (DFFX1_RVT)              0.21       0.61 f
  DFF_191/q (dff_1536)                     0.00       0.61 f
  U4235/Y (XNOR3X1_RVT)                    1.20       1.81 r
  U4234/Y (AND2X1_RVT)                     0.07       1.89 r
  DFF_176/d (dff_1551)                     0.00       1.89 r
  DFF_176/q_reg/D (DFFX1_RVT)              0.01       1.90 r
  data arrival time                                   1.90

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_176/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: DFF_383/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_356/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_383/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_383/q_reg/Q (DFFX1_RVT)              0.21       0.61 f
  DFF_383/q (dff_1344)                     0.00       0.61 f
  U4213/Y (XNOR3X1_RVT)                    1.20       1.81 r
  U4212/Y (AND2X1_RVT)                     0.07       1.89 r
  DFF_356/d (dff_1371)                     0.00       1.89 r
  DFF_356/q_reg/D (DFFX1_RVT)              0.01       1.90 r
  data arrival time                                   1.90

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_356/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: DFF_383/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_363/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_383/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_383/q_reg/Q (DFFX1_RVT)              0.21       0.61 f
  DFF_383/q (dff_1344)                     0.00       0.61 f
  U3784/Y (XNOR3X1_RVT)                    1.20       1.81 r
  U3783/Y (AND2X1_RVT)                     0.07       1.89 r
  DFF_363/d (dff_1364)                     0.00       1.89 r
  DFF_363/q_reg/D (DFFX1_RVT)              0.01       1.90 r
  data arrival time                                   1.90

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_363/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: DFF_383/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_368/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_383/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_383/q_reg/Q (DFFX1_RVT)              0.21       0.61 f
  DFF_383/q (dff_1344)                     0.00       0.61 f
  U4571/Y (XNOR3X1_RVT)                    1.20       1.81 r
  U4570/Y (AND2X1_RVT)                     0.07       1.89 r
  DFF_368/d (dff_1359)                     0.00       1.89 r
  DFF_368/q_reg/D (DFFX1_RVT)              0.01       1.90 r
  data arrival time                                   1.90

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_368/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: DFF_575/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_548/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_575/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_575/q_reg/Q (DFFX1_RVT)              0.21       0.61 f
  DFF_575/q (dff_1152)                     0.00       0.61 f
  U4615/Y (XNOR3X1_RVT)                    1.20       1.81 r
  U5092/Y (AND2X1_RVT)                     0.07       1.89 r
  DFF_548/d (dff_1179)                     0.00       1.89 r
  DFF_548/q_reg/D (DFFX1_RVT)              0.01       1.90 r
  data arrival time                                   1.90

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_548/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: DFF_575/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_555/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_575/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_575/q_reg/Q (DFFX1_RVT)              0.21       0.61 f
  DFF_575/q (dff_1152)                     0.00       0.61 f
  U3980/Y (XNOR3X1_RVT)                    1.20       1.81 r
  U5668/Y (AND2X1_RVT)                     0.07       1.89 r
  DFF_555/d (dff_1172)                     0.00       1.89 r
  DFF_555/q_reg/D (DFFX1_RVT)              0.01       1.90 r
  data arrival time                                   1.90

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_555/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: DFF_575/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_560/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_575/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_575/q_reg/Q (DFFX1_RVT)              0.21       0.61 f
  DFF_575/q (dff_1152)                     0.00       0.61 f
  U3821/Y (XNOR3X1_RVT)                    1.20       1.81 r
  U3820/Y (AND2X1_RVT)                     0.07       1.89 r
  DFF_560/d (dff_1167)                     0.00       1.89 r
  DFF_560/q_reg/D (DFFX1_RVT)              0.01       1.90 r
  data arrival time                                   1.90

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_560/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: DFF_767/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_740/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_767/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_767/q_reg/Q (DFFX1_RVT)              0.21       0.61 f
  DFF_767/q (dff_960)                      0.00       0.61 f
  U4702/Y (XNOR3X1_RVT)                    1.20       1.81 r
  U5063/Y (AND2X1_RVT)                     0.07       1.89 r
  DFF_740/d (dff_987)                      0.00       1.89 r
  DFF_740/q_reg/D (DFFX1_RVT)              0.01       1.90 r
  data arrival time                                   1.90

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_740/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: DFF_767/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_747/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_767/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_767/q_reg/Q (DFFX1_RVT)              0.21       0.61 f
  DFF_767/q (dff_960)                      0.00       0.61 f
  U3899/Y (XNOR3X1_RVT)                    1.20       1.81 r
  U3898/Y (AND2X1_RVT)                     0.07       1.89 r
  DFF_747/d (dff_980)                      0.00       1.89 r
  DFF_747/q_reg/D (DFFX1_RVT)              0.01       1.90 r
  data arrival time                                   1.90

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_747/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: DFF_767/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_752/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_767/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_767/q_reg/Q (DFFX1_RVT)              0.21       0.61 f
  DFF_767/q (dff_960)                      0.00       0.61 f
  U3905/Y (XNOR3X1_RVT)                    1.20       1.81 r
  U3904/Y (AND2X1_RVT)                     0.07       1.89 r
  DFF_752/d (dff_975)                      0.00       1.89 r
  DFF_752/q_reg/D (DFFX1_RVT)              0.01       1.90 r
  data arrival time                                   1.90

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_752/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: DFF_959/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_932/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_959/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_959/q_reg/Q (DFFX1_RVT)              0.21       0.61 f
  DFF_959/q (dff_768)                      0.00       0.61 f
  U4146/Y (XNOR3X1_RVT)                    1.20       1.81 r
  U4145/Y (AND2X1_RVT)                     0.07       1.89 r
  DFF_932/d (dff_795)                      0.00       1.89 r
  DFF_932/q_reg/D (DFFX1_RVT)              0.01       1.90 r
  data arrival time                                   1.90

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_932/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: DFF_959/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_939/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_959/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_959/q_reg/Q (DFFX1_RVT)              0.21       0.61 f
  DFF_959/q (dff_768)                      0.00       0.61 f
  U4148/Y (XNOR3X1_RVT)                    1.20       1.81 r
  U4147/Y (AND2X1_RVT)                     0.07       1.89 r
  DFF_939/d (dff_788)                      0.00       1.89 r
  DFF_939/q_reg/D (DFFX1_RVT)              0.01       1.90 r
  data arrival time                                   1.90

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_939/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: DFF_959/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_944/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_959/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_959/q_reg/Q (DFFX1_RVT)              0.21       0.61 f
  DFF_959/q (dff_768)                      0.00       0.61 f
  U4150/Y (XNOR3X1_RVT)                    1.20       1.81 r
  U4149/Y (AND2X1_RVT)                     0.07       1.89 r
  DFF_944/d (dff_783)                      0.00       1.89 r
  DFF_944/q_reg/D (DFFX1_RVT)              0.01       1.90 r
  data arrival time                                   1.90

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_944/q_reg/CLK (DFFX1_RVT)            0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: DFF_1151/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1124/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1151/q_reg/CLK (DFFX1_RVT)           0.00 #     0.40 r
  DFF_1151/q_reg/Q (DFFX1_RVT)             0.21       0.61 f
  DFF_1151/q (dff_576)                     0.00       0.61 f
  U3791/Y (XNOR3X1_RVT)                    1.20       1.81 r
  U3790/Y (AND2X1_RVT)                     0.07       1.89 r
  DFF_1124/d (dff_603)                     0.00       1.89 r
  DFF_1124/q_reg/D (DFFX1_RVT)             0.01       1.90 r
  data arrival time                                   1.90

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_1124/q_reg/CLK (DFFX1_RVT)           0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: DFF_1151/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1131/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1151/q_reg/CLK (DFFX1_RVT)           0.00 #     0.40 r
  DFF_1151/q_reg/Q (DFFX1_RVT)             0.21       0.61 f
  DFF_1151/q (dff_576)                     0.00       0.61 f
  U3854/Y (XNOR3X1_RVT)                    1.20       1.81 r
  U3853/Y (AND2X1_RVT)                     0.07       1.89 r
  DFF_1131/d (dff_596)                     0.00       1.89 r
  DFF_1131/q_reg/D (DFFX1_RVT)             0.01       1.90 r
  data arrival time                                   1.90

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_1131/q_reg/CLK (DFFX1_RVT)           0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.40


1
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : s35932
Version: M-2016.12-SP1
Date   : Wed Mar  1 10:41:09 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: DFF_1727/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_1_31
            (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1727/q_reg/CLK (DFFX1_RVT)           0.00 #     0.40 r
  DFF_1727/q_reg/Q (DFFX1_RVT)             0.21       0.61 f
  DFF_1727/q (dff_0)                       0.00       0.61 f
  CRC_OUT_1_31 (out)                       0.99       1.60 f
  data arrival time                                   1.60

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.65


  Startpoint: DFF_1535/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_2_31
            (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1535/q_reg/CLK (DFFX1_RVT)           0.00 #     0.40 r
  DFF_1535/q_reg/Q (DFFX1_RVT)             0.21       0.61 f
  DFF_1535/q (dff_192)                     0.00       0.61 f
  CRC_OUT_2_31 (out)                       0.98       1.59 f
  data arrival time                                   1.59

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.64


  Startpoint: DFF_1343/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_3_31
            (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1343/q_reg/CLK (DFFX1_RVT)           0.00 #     0.40 r
  DFF_1343/q_reg/Q (DFFX1_RVT)             0.21       0.61 f
  DFF_1343/q (dff_384)                     0.00       0.61 f
  CRC_OUT_3_31 (out)                       0.98       1.59 f
  data arrival time                                   1.59

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.64


  Startpoint: DFF_1151/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_4_31
            (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1151/q_reg/CLK (DFFX1_RVT)           0.00 #     0.40 r
  DFF_1151/q_reg/Q (DFFX1_RVT)             0.21       0.61 f
  DFF_1151/q (dff_576)                     0.00       0.61 f
  CRC_OUT_4_31 (out)                       0.98       1.59 f
  data arrival time                                   1.59

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.64


  Startpoint: DFF_959/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_5_31
            (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_959/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_959/q_reg/Q (DFFX1_RVT)              0.21       0.61 f
  DFF_959/q (dff_768)                      0.00       0.61 f
  CRC_OUT_5_31 (out)                       0.98       1.59 f
  data arrival time                                   1.59

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.64


  Startpoint: DFF_767/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_6_31
            (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_767/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_767/q_reg/Q (DFFX1_RVT)              0.21       0.61 f
  DFF_767/q (dff_960)                      0.00       0.61 f
  CRC_OUT_6_31 (out)                       0.98       1.59 f
  data arrival time                                   1.59

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.64


  Startpoint: DFF_575/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_7_31
            (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_575/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_575/q_reg/Q (DFFX1_RVT)              0.21       0.61 f
  DFF_575/q (dff_1152)                     0.00       0.61 f
  CRC_OUT_7_31 (out)                       0.98       1.59 f
  data arrival time                                   1.59

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.64


  Startpoint: DFF_383/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_8_31
            (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_383/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_383/q_reg/Q (DFFX1_RVT)              0.21       0.61 f
  DFF_383/q (dff_1344)                     0.00       0.61 f
  CRC_OUT_8_31 (out)                       0.98       1.59 f
  data arrival time                                   1.59

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.64


  Startpoint: DFF_191/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: CRC_OUT_9_31
            (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_191/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_191/q_reg/Q (DFFX1_RVT)              0.21       0.61 f
  DFF_191/q (dff_1536)                     0.00       0.61 f
  CRC_OUT_9_31 (out)                       0.98       1.59 f
  data arrival time                                   1.59

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.64


  Startpoint: DFF_159/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_0 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_159/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_159/q_reg/Q (DFFX1_RVT)              0.20       0.60 f
  DFF_159/q (dff_1568)                     0.00       0.60 f
  U4684/Y (XNOR2X2_RVT)                    0.23       0.83 r
  U5941/Y (XNOR3X1_RVT)                    0.13       0.96 r
  U6114/Y (NAND3X0_RVT)                    0.30       1.25 f
  U6115/Y (OA221X1_RVT)                    0.09       1.34 f
  DATA_9_0 (out)                           0.01       1.35 f
  data arrival time                                   1.35

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.35
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.40


  Startpoint: DFF_155/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_4 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_155/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_155/q_reg/Q (DFFX1_RVT)              0.20       0.60 f
  DFF_155/q (dff_1572)                     0.00       0.60 f
  U4693/Y (XNOR2X2_RVT)                    0.23       0.82 r
  U5953/Y (XNOR3X1_RVT)                    0.13       0.95 r
  U6068/Y (NAND3X0_RVT)                    0.30       1.25 f
  U6069/Y (OA221X1_RVT)                    0.09       1.34 f
  DATA_9_4 (out)                           0.01       1.35 f
  data arrival time                                   1.35

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.35
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.40


  Startpoint: DFF_149/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_10 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_149/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_149/q_reg/Q (DFFX1_RVT)              0.20       0.60 f
  DFF_149/q (dff_1578)                     0.00       0.60 f
  U4691/Y (XNOR2X2_RVT)                    0.22       0.82 r
  U5971/Y (XNOR3X1_RVT)                    0.13       0.95 r
  U6108/Y (NAND3X0_RVT)                    0.30       1.25 f
  U6109/Y (OA221X1_RVT)                    0.09       1.34 f
  DATA_9_10 (out)                          0.01       1.34 f
  data arrival time                                   1.34

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.39


  Startpoint: DFF_144/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_15 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_144/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_144/q_reg/Q (DFFX1_RVT)              0.20       0.60 f
  DFF_144/q (dff_1583)                     0.00       0.60 f
  U4695/Y (XNOR2X2_RVT)                    0.22       0.82 r
  U5988/Y (XNOR3X1_RVT)                    0.13       0.95 r
  U6093/Y (NAND3X0_RVT)                    0.30       1.25 f
  U6094/Y (OA221X1_RVT)                    0.09       1.34 f
  DATA_9_15 (out)                          0.01       1.34 f
  data arrival time                                   1.34

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.39


  Startpoint: DFF_157/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_2 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_157/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_157/q_reg/Q (DFFX1_RVT)              0.20       0.60 f
  DFF_157/q (dff_1570)                     0.00       0.60 f
  U4689/Y (XNOR2X2_RVT)                    0.22       0.82 r
  U5947/Y (XNOR3X1_RVT)                    0.13       0.95 r
  U6086/Y (NAND3X0_RVT)                    0.30       1.25 f
  U6087/Y (OA221X1_RVT)                    0.09       1.34 f
  DATA_9_2 (out)                           0.01       1.34 f
  data arrival time                                   1.34

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.39


  Startpoint: DFF_154/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_5 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_154/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_154/q_reg/Q (DFFX1_RVT)              0.20       0.60 f
  DFF_154/q (dff_1573)                     0.00       0.60 f
  U4687/Y (XNOR2X2_RVT)                    0.22       0.82 r
  U5956/Y (XNOR3X1_RVT)                    0.13       0.95 r
  U6065/Y (NAND3X0_RVT)                    0.30       1.25 f
  U6066/Y (OA221X1_RVT)                    0.09       1.34 f
  DATA_9_5 (out)                           0.01       1.34 f
  data arrival time                                   1.34

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.39


  Startpoint: DFF_153/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_6 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_153/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_153/q_reg/Q (DFFX1_RVT)              0.20       0.60 f
  DFF_153/q (dff_1574)                     0.00       0.60 f
  U4683/Y (XNOR2X2_RVT)                    0.22       0.82 r
  U5959/Y (XNOR3X1_RVT)                    0.13       0.95 r
  U3189/Y (NAND3X0_RVT)                    0.30       1.25 f
  U6063/Y (OA221X1_RVT)                    0.09       1.34 f
  DATA_9_6 (out)                           0.01       1.34 f
  data arrival time                                   1.34

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.39


  Startpoint: DFF_150/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_9 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_150/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_150/q_reg/Q (DFFX1_RVT)              0.20       0.60 f
  DFF_150/q (dff_1577)                     0.00       0.60 f
  U4682/Y (XNOR2X2_RVT)                    0.22       0.82 r
  U5968/Y (XNOR3X1_RVT)                    0.13       0.95 r
  U3191/Y (NAND3X0_RVT)                    0.29       1.24 f
  U6055/Y (OA221X1_RVT)                    0.09       1.33 f
  DATA_9_9 (out)                           0.01       1.34 f
  data arrival time                                   1.34

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.34
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.39


  Startpoint: DFF_146/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_13 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_146/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_146/q_reg/Q (DFFX1_RVT)              0.20       0.60 f
  DFF_146/q (dff_1581)                     0.00       0.60 f
  U5981/Y (XOR2X1_RVT)                     0.23       0.83 r
  U4665/Y (XOR3X2_RVT)                     0.19       1.02 f
  U3519/Y (INVX1_RVT)                      0.05       1.07 r
  U6099/Y (NAND3X0_RVT)                    0.17       1.24 f
  U6100/Y (OA221X1_RVT)                    0.08       1.32 f
  DATA_9_13 (out)                          0.01       1.33 f
  data arrival time                                   1.33

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.33
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.38


  Startpoint: DFF_148/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_11 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_148/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_148/q_reg/Q (DFFX1_RVT)              0.20       0.60 f
  DFF_148/q (dff_1579)                     0.00       0.60 f
  U4694/Y (XNOR2X2_RVT)                    0.23       0.83 r
  U4662/Y (XOR3X2_RVT)                     0.18       1.01 f
  U3520/Y (INVX1_RVT)                      0.05       1.07 r
  U6105/Y (NAND3X0_RVT)                    0.17       1.23 f
  U6106/Y (OA221X1_RVT)                    0.08       1.32 f
  DATA_9_11 (out)                          0.01       1.32 f
  data arrival time                                   1.32

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.32
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.37


  Startpoint: DFF_145/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_14 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_145/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_145/q_reg/Q (DFFX1_RVT)              0.20       0.60 f
  DFF_145/q (dff_1582)                     0.00       0.60 f
  U4696/Y (XNOR2X2_RVT)                    0.23       0.83 r
  U4666/Y (XOR3X2_RVT)                     0.18       1.01 f
  U5106/Y (INVX0_RVT)                      0.05       1.06 r
  U6096/Y (NAND3X0_RVT)                    0.17       1.23 f
  U6097/Y (OA221X1_RVT)                    0.09       1.32 f
  DATA_9_14 (out)                          0.01       1.32 f
  data arrival time                                   1.32

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.32
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.37


1
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : s35932
Version: M-2016.12-SP1
Date   : Wed Mar  1 10:41:09 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_26 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U5688/Y (INVX0_RVT)                      0.07       2.07 r
  U3313/Y (NBUFFX2_RVT)                    0.10       2.16 r
  U5084/Y (NBUFFX2_RVT)                    0.10       2.26 r
  U3409/Y (INVX0_RVT)                      0.08       2.34 f
  U3406/Y (NBUFFX2_RVT)                    0.18       2.52 f
  U3529/Y (XOR3X2_RVT)                     0.25       2.77 f
  DATA_9_26 (out)                          0.01       2.77 f
  data arrival time                                   2.77

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.77
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.82


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_31 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U5688/Y (INVX0_RVT)                      0.07       2.07 r
  U3313/Y (NBUFFX2_RVT)                    0.10       2.16 r
  U5084/Y (NBUFFX2_RVT)                    0.10       2.26 r
  U3409/Y (INVX0_RVT)                      0.08       2.34 f
  U3406/Y (NBUFFX2_RVT)                    0.18       2.52 f
  U3527/Y (XOR3X2_RVT)                     0.25       2.77 f
  DATA_9_31 (out)                          0.01       2.77 f
  data arrival time                                   2.77

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.77
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.82


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_19 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM1 (in)                                 0.00       2.00 r
  U5688/Y (INVX0_RVT)                      0.07       2.07 f
  U3313/Y (NBUFFX2_RVT)                    0.09       2.16 f
  U5084/Y (NBUFFX2_RVT)                    0.10       2.26 f
  U3318/Y (INVX0_RVT)                      0.08       2.34 r
  U3218/Y (NBUFFX2_RVT)                    0.10       2.43 r
  U3368/Y (NBUFFX2_RVT)                    0.10       2.54 r
  U3370/Y (XOR2X1_RVT)                     0.21       2.75 f
  DATA_9_19 (out)                          0.01       2.76 f
  data arrival time                                   2.76

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.76
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.81


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_14 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00       2.00 r
  U5606/Y (INVX0_RVT)                      0.07       2.07 f
  U3338/Y (NBUFFX2_RVT)                    0.09       2.16 f
  U3502/Y (INVX0_RVT)                      0.08       2.25 r
  U3245/Y (NBUFFX2_RVT)                    0.18       2.43 r
  U6097/Y (OA221X1_RVT)                    0.32       2.75 r
  DATA_9_14 (out)                          0.01       2.75 r
  data arrival time                                   2.75

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.75
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.80


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_22 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM1 (in)                                 0.00       2.00 r
  U3247/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U5633/Y (INVX0_RVT)                      0.08       2.17 f
  U3306/Y (INVX0_RVT)                      0.08       2.25 r
  U3206/Y (NBUFFX2_RVT)                    0.18       2.43 r
  U3537/Y (XOR3X2_RVT)                     0.30       2.73 f
  DATA_9_22 (out)                          0.01       2.74 f
  data arrival time                                   2.74

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.74
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.79


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_16 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U5688/Y (INVX0_RVT)                      0.07       2.07 r
  U3313/Y (NBUFFX2_RVT)                    0.10       2.16 r
  U4961/Y (INVX0_RVT)                      0.08       2.24 f
  U4958/Y (NBUFFX2_RVT)                    0.10       2.34 f
  U3535/Y (XOR3X2_RVT)                     0.38       2.73 f
  DATA_9_16 (out)                          0.01       2.73 f
  data arrival time                                   2.73

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.73
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.78


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_17 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U5688/Y (INVX0_RVT)                      0.07       2.07 r
  U3313/Y (NBUFFX2_RVT)                    0.10       2.16 r
  U4961/Y (INVX0_RVT)                      0.08       2.24 f
  U4958/Y (NBUFFX2_RVT)                    0.10       2.34 f
  U3555/Y (XOR3X2_RVT)                     0.38       2.73 f
  DATA_9_17 (out)                          0.01       2.73 f
  data arrival time                                   2.73

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.73
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.78


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_23 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  TM1 (in)                                 0.00       2.00 f
  U5688/Y (INVX0_RVT)                      0.07       2.07 r
  U3313/Y (NBUFFX2_RVT)                    0.10       2.16 r
  U4961/Y (INVX0_RVT)                      0.08       2.24 f
  U4958/Y (NBUFFX2_RVT)                    0.10       2.34 f
  U3553/Y (XOR3X2_RVT)                     0.38       2.73 f
  DATA_9_23 (out)                          0.01       2.73 f
  data arrival time                                   2.73

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.73
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.78


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_24 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00       2.00 r
  U3235/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U3207/Y (NBUFFX2_RVT)                    0.10       2.19 r
  U3366/Y (NBUFFX2_RVT)                    0.10       2.28 r
  U3433/Y (NBUFFX2_RVT)                    0.10       2.38 r
  U6080/Y (NAND2X0_RVT)                    0.16       2.54 f
  U3549/Y (XOR3X2_RVT)                     0.18       2.73 f
  DATA_9_24 (out)                          0.01       2.73 f
  data arrival time                                   2.73

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.73
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.78


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_29 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00       2.00 r
  U3235/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U3381/Y (NBUFFX2_RVT)                    0.10       2.19 r
  U3221/Y (NBUFFX2_RVT)                    0.10       2.29 r
  U3384/Y (NBUFFX2_RVT)                    0.17       2.46 r
  U6075/Y (NAND2X0_RVT)                    0.15       2.61 f
  U3531/Y (XOR3X2_RVT)                     0.10       2.71 r
  DATA_9_29 (out)                          0.01       2.71 r
  data arrival time                                   2.71

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.76


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_20 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00       2.00 r
  U5606/Y (INVX0_RVT)                      0.07       2.07 f
  U3338/Y (NBUFFX2_RVT)                    0.09       2.16 f
  U3503/Y (INVX0_RVT)                      0.08       2.24 r
  U3378/Y (NBUFFX2_RVT)                    0.10       2.34 r
  U3204/Y (NBUFFX2_RVT)                    0.10       2.44 r
  U6084/Y (NAND2X0_RVT)                    0.08       2.52 f
  U3551/Y (XOR3X2_RVT)                     0.18       2.70 f
  DATA_9_20 (out)                          0.01       2.71 f
  data arrival time                                   2.71

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.76


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_21 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM1 (in)                                 0.00       2.00 r
  U5688/Y (INVX0_RVT)                      0.07       2.07 f
  U3313/Y (NBUFFX2_RVT)                    0.09       2.16 f
  U5084/Y (NBUFFX2_RVT)                    0.10       2.26 f
  U3318/Y (INVX0_RVT)                      0.08       2.34 r
  U3218/Y (NBUFFX2_RVT)                    0.10       2.43 r
  U3368/Y (NBUFFX2_RVT)                    0.10       2.54 r
  U3547/Y (XOR3X2_RVT)                     0.16       2.70 f
  DATA_9_21 (out)                          0.01       2.71 f
  data arrival time                                   2.71

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.76


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_18 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM1 (in)                                 0.00       2.00 r
  U5688/Y (INVX0_RVT)                      0.07       2.07 f
  U3313/Y (NBUFFX2_RVT)                    0.09       2.16 f
  U5084/Y (NBUFFX2_RVT)                    0.10       2.26 f
  U3318/Y (INVX0_RVT)                      0.08       2.34 r
  U3218/Y (NBUFFX2_RVT)                    0.10       2.43 r
  U3220/Y (NBUFFX2_RVT)                    0.10       2.53 r
  U3539/Y (XOR3X2_RVT)                     0.16       2.69 f
  DATA_9_18 (out)                          0.01       2.70 f
  data arrival time                                   2.70

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.75


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_25 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM1 (in)                                 0.00       2.00 r
  U5688/Y (INVX0_RVT)                      0.07       2.07 f
  U3313/Y (NBUFFX2_RVT)                    0.09       2.16 f
  U5084/Y (NBUFFX2_RVT)                    0.10       2.26 f
  U3318/Y (INVX0_RVT)                      0.08       2.34 r
  U3277/Y (NBUFFX2_RVT)                    0.10       2.43 r
  U3317/Y (NBUFFX2_RVT)                    0.10       2.53 r
  U3541/Y (XOR3X2_RVT)                     0.16       2.69 f
  DATA_9_25 (out)                          0.01       2.70 f
  data arrival time                                   2.70

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.75


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_27 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM1 (in)                                 0.00       2.00 r
  U5688/Y (INVX0_RVT)                      0.07       2.07 f
  U3313/Y (NBUFFX2_RVT)                    0.09       2.16 f
  U5084/Y (NBUFFX2_RVT)                    0.10       2.26 f
  U3318/Y (INVX0_RVT)                      0.08       2.34 r
  U3277/Y (NBUFFX2_RVT)                    0.10       2.43 r
  U3276/Y (NBUFFX2_RVT)                    0.10       2.53 r
  U3545/Y (XOR3X2_RVT)                     0.16       2.69 f
  DATA_9_27 (out)                          0.01       2.70 f
  data arrival time                                   2.70

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.75


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_28 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM1 (in)                                 0.00       2.00 r
  U5688/Y (INVX0_RVT)                      0.07       2.07 f
  U3313/Y (NBUFFX2_RVT)                    0.09       2.16 f
  U5084/Y (NBUFFX2_RVT)                    0.10       2.26 f
  U3318/Y (INVX0_RVT)                      0.08       2.34 r
  U3277/Y (NBUFFX2_RVT)                    0.10       2.43 r
  U3317/Y (NBUFFX2_RVT)                    0.10       2.53 r
  U3543/Y (XOR3X2_RVT)                     0.16       2.69 f
  DATA_9_28 (out)                          0.01       2.70 f
  data arrival time                                   2.70

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.75


  Startpoint: TM1 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_30 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM1 (in)                                 0.00       2.00 r
  U3247/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U5633/Y (INVX0_RVT)                      0.08       2.17 f
  U3306/Y (INVX0_RVT)                      0.08       2.25 r
  U3413/Y (NBUFFX2_RVT)                    0.18       2.43 r
  U3533/Y (XOR3X2_RVT)                     0.24       2.67 f
  DATA_9_30 (out)                          0.01       2.68 f
  data arrival time                                   2.68

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.73


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_13 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00       2.00 r
  U5606/Y (INVX0_RVT)                      0.07       2.07 f
  U3501/Y (INVX0_RVT)                      0.08       2.15 r
  U3239/Y (NBUFFX2_RVT)                    0.18       2.33 r
  U3386/Y (NBUFFX2_RVT)                    0.17       2.50 r
  U6099/Y (NAND3X0_RVT)                    0.09       2.59 f
  U6100/Y (OA221X1_RVT)                    0.08       2.67 f
  DATA_9_13 (out)                          0.01       2.68 f
  data arrival time                                   2.68

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.73


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_12 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00       2.00 r
  U5606/Y (INVX0_RVT)                      0.07       2.07 f
  U3338/Y (NBUFFX2_RVT)                    0.09       2.16 f
  U3502/Y (INVX0_RVT)                      0.08       2.25 r
  U3383/Y (NBUFFX2_RVT)                    0.18       2.43 r
  U6102/Y (NAND3X0_RVT)                    0.15       2.58 f
  U6103/Y (OA221X1_RVT)                    0.08       2.67 f
  DATA_9_12 (out)                          0.01       2.67 f
  data arrival time                                   2.67

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.72


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_6 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00       2.00 r
  U3235/Y (NBUFFX2_RVT)                    0.09       2.09 r
  U3381/Y (NBUFFX2_RVT)                    0.10       2.19 r
  U3244/Y (NBUFFX2_RVT)                    0.10       2.28 r
  U3242/Y (NBUFFX2_RVT)                    0.10       2.38 r
  U2998/Y (NBUFFX2_RVT)                    0.09       2.47 r
  U3189/Y (NAND3X0_RVT)                    0.09       2.56 f
  U6063/Y (OA221X1_RVT)                    0.09       2.65 f
  DATA_9_6 (out)                           0.01       2.66 f
  data arrival time                                   2.66

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.00       2.00
  clock uncertainty                       -0.05       1.95
  output external delay                   -2.00      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -2.66
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.71


1
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : s35932
Version: M-2016.12-SP1
Date   : Wed Mar  1 10:41:09 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: DFF_1727/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1700/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1727/q_reg/CLK (DFFX1_RVT)           0.00 #     0.40 r
  DFF_1727/q_reg/Q (DFFX1_RVT)             0.21       0.61 f
  DFF_1727/q (dff_0)                       0.00       0.61 f
  U4613/Y (XNOR3X1_RVT)                    1.21       1.82 r
  U5545/Y (AND2X1_RVT)                     0.07       1.90 r
  DFF_1700/d (dff_27)                      0.00       1.90 r
  DFF_1700/q_reg/D (DFFX1_RVT)             0.01       1.91 r
  data arrival time                                   1.91

  clock ideal_clock1 (rise edge)           2.00       2.00
  clock network delay (ideal)              0.40       2.40
  clock uncertainty                       -0.05       2.35
  DFF_1700/q_reg/CLK (DFFX1_RVT)           0.00       2.35 r
  library setup time                      -0.05       2.30
  data required time                                  2.30
  -----------------------------------------------------------
  data required time                                  2.30
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                         0.40


1
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : s35932
Version: M-2016.12-SP1
Date   : Wed Mar  1 10:41:09 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: DFF_1538/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1537/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1538/q_reg/CLK (DFFX1_RVT)           0.00 #     0.40 r
  DFF_1538/q_reg/Q (DFFX1_RVT)             0.19       0.59 f
  DFF_1538/q (dff_189)                     0.00       0.59 f
  U6221/Y (AND2X1_RVT)                     0.09       0.67 f
  DFF_1537/d (dff_190)                     0.00       0.67 f
  DFF_1537/q_reg/D (DFFX1_RVT)             0.01       0.68 f
  data arrival time                                   0.68

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  clock uncertainty                        0.05       0.45
  DFF_1537/q_reg/CLK (DFFX1_RVT)           0.00       0.45 r
  library hold time                        0.01       0.46
  data required time                                  0.46
  -----------------------------------------------------------
  data required time                                  0.46
  data arrival time                                  -0.68
  -----------------------------------------------------------
  slack (MET)                                         0.22


1
