0.6
2019.2
Oct 24 2019
19:01:44
C:/VHDL_Spectrogram/VHDL_Spectrogram.sim/sim_1/behav/xsim/glbl.v,1573311201,verilog,,,,glbl,,,,,,,,
C:/VHDL_Spectrogram/VHDL_Spectrogram.srcs/sim_1/new/tb_audio_if.vhd,1574426686,vhdl,,,,tb_audio_if,,,,,,,,
C:/VHDL_Spectrogram/VHDL_Spectrogram.srcs/sim_1/new/tb_fft_controller.vhd,1574425727,vhdl,,,,tb_fft_controller,,,,,,,,
C:/VHDL_Spectrogram/VHDL_Spectrogram.srcs/sim_1/new/tb_fft_ip.vhd,1573311201,vhdl,,,,,,,,,,,,
C:/VHDL_Spectrogram/VHDL_Spectrogram.srcs/sources_1/ip/DUAL_PORT_RAM/sim/DUAL_PORT_RAM.v,1574083711,verilog,,C:/VHDL_Spectrogram/VHDL_Spectrogram.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v,,DUAL_PORT_RAM,,,../../../../VHDL_Spectrogram.srcs/sources_1/ip/clk_wiz_0;../../../../VHDL_Spectrogram.srcs/sources_1/ip/clk_wiz_1,,,,,
C:/VHDL_Spectrogram/VHDL_Spectrogram.srcs/sources_1/ip/FIFO/sim/FIFO.v,1574418987,verilog,,,,FIFO,,,../../../../VHDL_Spectrogram.srcs/sources_1/ip/clk_wiz_0;../../../../VHDL_Spectrogram.srcs/sources_1/ip/clk_wiz_1,,,,,
C:/VHDL_Spectrogram/VHDL_Spectrogram.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1574255237,verilog,,C:/VHDL_Spectrogram/VHDL_Spectrogram.srcs/sources_1/ip/DUAL_PORT_RAM/sim/DUAL_PORT_RAM.v,,clk_wiz_0,,,../../../../VHDL_Spectrogram.srcs/sources_1/ip/clk_wiz_0;../../../../VHDL_Spectrogram.srcs/sources_1/ip/clk_wiz_1,,,,,
C:/VHDL_Spectrogram/VHDL_Spectrogram.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1574255237,verilog,,C:/VHDL_Spectrogram/VHDL_Spectrogram.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../VHDL_Spectrogram.srcs/sources_1/ip/clk_wiz_0;../../../../VHDL_Spectrogram.srcs/sources_1/ip/clk_wiz_1,,,,,
C:/VHDL_Spectrogram/VHDL_Spectrogram.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v,1574086035,verilog,,C:/VHDL_Spectrogram/VHDL_Spectrogram.srcs/sources_1/ip/FIFO/sim/FIFO.v,,clk_wiz_1,,,../../../../VHDL_Spectrogram.srcs/sources_1/ip/clk_wiz_0;../../../../VHDL_Spectrogram.srcs/sources_1/ip/clk_wiz_1,,,,,
C:/VHDL_Spectrogram/VHDL_Spectrogram.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v,1574086035,verilog,,C:/VHDL_Spectrogram/VHDL_Spectrogram.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v,,clk_wiz_1_clk_wiz,,,../../../../VHDL_Spectrogram.srcs/sources_1/ip/clk_wiz_0;../../../../VHDL_Spectrogram.srcs/sources_1/ip/clk_wiz_1,,,,,
C:/VHDL_Spectrogram/VHDL_Spectrogram.srcs/sources_1/ip/fft_ip/demo_tb/tb_fft_ip.vhd,1574418987,vhdl,C:/VHDL_Spectrogram/VHDL_Spectrogram.srcs/sim_1/new/tb_fft_ip.vhd,,,tb_fft_ip,,,,,,,,
C:/VHDL_Spectrogram/VHDL_Spectrogram.srcs/sources_1/ip/fft_ip/sim/fft_ip.vhd,1574418988,vhdl,C:/VHDL_Spectrogram/VHDL_Spectrogram.srcs/sim_1/new/tb_fft_ip.vhd,,,fft_ip,,,,,,,,
C:/VHDL_Spectrogram/VHDL_Spectrogram.srcs/sources_1/new/Beeld.vhd,1574255237,vhdl,,,,beeld,,,,,,,,
C:/VHDL_Spectrogram/VHDL_Spectrogram.srcs/sources_1/new/VGA_driver.vhd,1574083711,vhdl,,,,vga_driver,,,,,,,,
C:/VHDL_Spectrogram/VHDL_Spectrogram.srcs/sources_1/new/adau1761_if.vhd,1573826535,vhdl,,,,adau1761_if,,,,,,,,
C:/VHDL_Spectrogram/VHDL_Spectrogram.srcs/sources_1/new/audio_if.vhd,1574416995,vhdl,,,,audio_if,,,,,,,,
C:/VHDL_Spectrogram/VHDL_Spectrogram.srcs/sources_1/new/fft_controller.vhd,1573311201,vhdl,,,,fft_controller,,,,,,,,
C:/VHDL_Spectrogram/VHDL_Spectrogram.srcs/sources_1/new/mem_interface_beeld.vhd,1574255237,vhdl,,,,mem_interface_beeld,,,,,,,,
C:/VHDL_Spectrogram/VHDL_Spectrogram.srcs/sources_1/new/top.vhd,1574425124,vhdl,,,,top,,,,,,,,
