/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [21:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[3] | in_data[95]);
  assign celloutsig_0_3z = ~(celloutsig_0_0z | _00_);
  assign celloutsig_0_4z = ~(celloutsig_0_3z | celloutsig_0_2z);
  assign celloutsig_0_5z = ~(_00_ | celloutsig_0_2z);
  assign celloutsig_1_0z = ~(in_data[123] | in_data[151]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z | celloutsig_1_0z);
  assign celloutsig_1_2z = ~(celloutsig_1_1z | in_data[155]);
  assign celloutsig_1_3z = ~(in_data[125] | celloutsig_1_1z);
  assign celloutsig_1_4z = ~(celloutsig_1_0z | celloutsig_1_2z);
  assign celloutsig_1_6z = ~(celloutsig_1_1z | celloutsig_1_2z);
  assign celloutsig_1_5z = ~(celloutsig_1_0z | celloutsig_1_4z);
  assign celloutsig_1_16z = ~(celloutsig_1_5z | celloutsig_1_3z);
  assign celloutsig_1_18z = ~(celloutsig_1_5z | celloutsig_1_1z);
  assign celloutsig_1_19z = ~(celloutsig_1_16z | celloutsig_1_6z);
  assign celloutsig_0_2z = ~(celloutsig_0_0z | celloutsig_0_0z);
  reg [21:0] _17_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _17_ <= 22'h000000;
    else _17_ <= { in_data[85:67], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _01_[21:4], _00_, _01_[2:0] } = _17_;
  assign _01_[3] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_4z, celloutsig_0_5z };
endmodule
