
*** Running vivado
    with args -log CheminDonnees.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CheminDonnees.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source CheminDonnees.tcl -notrace
Command: synth_design -top CheminDonnees -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 40859 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1255.273 ; gain = 83.828 ; free physical = 55525 ; free virtual = 68331
---------------------------------------------------------------------------------
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/CheminDonnees.vhd:182]
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/CheminDonnees.vhd:193]
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/CheminDonnees.vhd:200]
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/CheminDonnees.vhd:213]
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/CheminDonnees.vhd:224]
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/CheminDonnees.vhd:236]
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/CheminDonnees.vhd:247]
INFO: [Synth 8-638] synthesizing module 'CheminDonnees' [/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/CheminDonnees.vhd:45]
INFO: [Synth 8-3491] module 'memoire_instructions' declared at '/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/memoire_instructions.vhd:34' bound to instance 'mem_instru' of component 'memoire_instructions' [/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/CheminDonnees.vhd:139]
INFO: [Synth 8-638] synthesizing module 'memoire_instructions' [/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/memoire_instructions.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'memoire_instructions' (1#1) [/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/memoire_instructions.vhd:40]
INFO: [Synth 8-3491] module 'banc_registre' declared at '/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/banc_registre.vhd:34' bound to instance 'banc' of component 'banc_registre' [/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/CheminDonnees.vhd:146]
INFO: [Synth 8-638] synthesizing module 'banc_registre' [/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/banc_registre.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'banc_registre' (2#1) [/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/banc_registre.vhd:46]
INFO: [Synth 8-3491] module 'UAL' declared at '/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/UAL.vhd:37' bound to instance 'alu' of component 'UAL' [/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/CheminDonnees.vhd:159]
INFO: [Synth 8-638] synthesizing module 'UAL' [/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/UAL.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'UAL' (3#1) [/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/UAL.vhd:48]
INFO: [Synth 8-3491] module 'memoire_donnees' declared at '/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/memoire_donnees.vhd:34' bound to instance 'mem_donnees' of component 'memoire_donnees' [/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/CheminDonnees.vhd:166]
INFO: [Synth 8-638] synthesizing module 'memoire_donnees' [/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/memoire_donnees.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'memoire_donnees' (4#1) [/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/memoire_donnees.vhd:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'LI_DI_C_reg' and it is trimmed from '8' to '4' bits. [/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/CheminDonnees.vhd:148]
WARNING: [Synth 8-3936] Found unconnected internal register 'MEM_RE_A_reg' and it is trimmed from '8' to '4' bits. [/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/CheminDonnees.vhd:149]
INFO: [Synth 8-256] done synthesizing module 'CheminDonnees' (5#1) [/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/CheminDonnees.vhd:45]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1298.898 ; gain = 127.453 ; free physical = 55535 ; free virtual = 68342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1298.898 ; gain = 127.453 ; free physical = 55538 ; free virtual = 68345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1306.902 ; gain = 135.457 ; free physical = 55537 ; free virtual = 68343
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "memoire" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memoire_reg[15]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'S_aux_reg' [/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/UAL.vhd:60]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1322.918 ; gain = 151.473 ; free physical = 55517 ; free virtual = 68324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 34    
+---Muxes : 
	 257 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 36    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 52    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CheminDonnees 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module memoire_instructions 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	 257 Input     32 Bit        Muxes := 1     
Module banc_registre 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 32    
Module UAL 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module memoire_donnees 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 17    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "mem_donnees/memoire_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_donnees/memoire_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_donnees/memoire_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_donnees/memoire_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_donnees/memoire_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_donnees/memoire_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_donnees/memoire_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_donnees/memoire_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_donnees/memoire_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_donnees/memoire_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_donnees/memoire_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_donnees/memoire_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_donnees/memoire_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_donnees/memoire_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_donnees/memoire_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_donnees/memoire_reg[15]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (alu/S_aux_reg[15]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (alu/S_aux_reg[14]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (alu/S_aux_reg[13]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (alu/S_aux_reg[12]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (alu/S_aux_reg[11]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (alu/S_aux_reg[10]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (alu/S_aux_reg[9]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (alu/S_aux_reg[8]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (alu/S_aux_reg[7]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (alu/S_aux_reg[6]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (alu/S_aux_reg[5]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (alu/S_aux_reg[4]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (alu/S_aux_reg[3]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (alu/S_aux_reg[2]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (alu/S_aux_reg[1]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (alu/S_aux_reg[0]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_instru/output_reg[31]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_instru/output_reg[30]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_instru/output_reg[29]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_instru/output_reg[28]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_instru/output_reg[27]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_instru/output_reg[26]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_instru/output_reg[25]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_instru/output_reg[24]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_instru/output_reg[23]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_instru/output_reg[22]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_instru/output_reg[21]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_instru/output_reg[20]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_instru/output_reg[19]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_instru/output_reg[18]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_instru/output_reg[17]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_instru/output_reg[16]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_instru/output_reg[15]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_instru/output_reg[14]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_instru/output_reg[13]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_instru/output_reg[12]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_instru/output_reg[11]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_instru/output_reg[10]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_instru/output_reg[9]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_instru/output_reg[8]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_instru/output_reg[7]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_instru/output_reg[6]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_instru/output_reg[5]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_instru/output_reg[4]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_instru/output_reg[3]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_instru/output_reg[2]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_instru/output_reg[1]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_instru/output_reg[0]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[0][7]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[0][6]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[0][5]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[0][4]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[0][3]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[0][2]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[0][1]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[0][0]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[1][7]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[1][6]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[1][5]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[1][4]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[1][3]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[1][2]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[1][1]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[1][0]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[2][7]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[2][6]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[2][5]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[2][4]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[2][3]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[2][2]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[2][1]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[2][0]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[3][7]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[3][6]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[3][5]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[3][4]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[3][3]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[3][2]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[3][1]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[3][0]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[4][7]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[4][6]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[4][5]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[4][4]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[4][3]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[4][2]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[4][1]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[4][0]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[5][7]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[5][6]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[5][5]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[5][4]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[5][3]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[5][2]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[5][1]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[5][0]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[6][7]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[6][6]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[6][5]) is unused and will be removed from module CheminDonnees.
WARNING: [Synth 8-3332] Sequential element (mem_donnees/memoire_reg[6][4]) is unused and will be removed from module CheminDonnees.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1414.996 ; gain = 243.551 ; free physical = 55353 ; free virtual = 68162
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1414.996 ; gain = 243.551 ; free physical = 55357 ; free virtual = 68165
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1414.996 ; gain = 243.551 ; free physical = 55356 ; free virtual = 68165
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1414.996 ; gain = 243.551 ; free physical = 55357 ; free virtual = 68165
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1414.996 ; gain = 243.551 ; free physical = 55357 ; free virtual = 68165
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1414.996 ; gain = 243.551 ; free physical = 55357 ; free virtual = 68165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1414.996 ; gain = 243.551 ; free physical = 55357 ; free virtual = 68165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1414.996 ; gain = 243.551 ; free physical = 55356 ; free virtual = 68165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1414.996 ; gain = 243.551 ; free physical = 55356 ; free virtual = 68165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1414.996 ; gain = 243.551 ; free physical = 55356 ; free virtual = 68164
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 322 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1414.996 ; gain = 243.551 ; free physical = 55355 ; free virtual = 68164
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1415.004 ; gain = 243.551 ; free physical = 55370 ; free virtual = 68179
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1499.020 ; gain = 339.199 ; free physical = 55337 ; free virtual = 68146
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.runs/synth_1/CheminDonnees.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CheminDonnees_utilization_synth.rpt -pb CheminDonnees_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1523.031 ; gain = 0.000 ; free physical = 55336 ; free virtual = 68145
INFO: [Common 17-206] Exiting Vivado at Thu Jun  2 13:28:05 2022...
