Philip Brisk , Ajay K. Verma , Paolo Ienne, An optimal linear-time algorithm for interprocedural register allocation in high level synthesis using SSA form, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.7, p.1096-1109, July 2010
Rami Beidas , Jianwen Zhu, Scalable interprocedural register allocation for high level synthesis, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China
Philip Brisk , Ajay K. Verma , Paolo Ienne, Optimal polynomial-time interprocedural register allocation for high-level synthesis and ASIP design, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
