Fifo_Register.v,verilog,xil_defaultlib,../../../../ECAL_DIF.srcs/sources_1/ip/Fifo_Register/sim/Fifo_Register.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
