Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: Rtype.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Rtype.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Rtype"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Rtype
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "single_aluc.v" in library work
Compiling verilog file "single_alu.v" in library work
Compiling verilog include file "macro.vh"
Module <single_aluc> compiled
Compiling verilog file "RegFile.v" in library work
Module <single_alu> compiled
Compiling verilog file "Rtype.v" in library work
Module <RegFile> compiled
Module <Rtype> compiled
No errors in compilation
Analysis of file <"Rtype.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Rtype> in library <work>.

Analyzing hierarchy for module <RegFile> in library <work>.

Analyzing hierarchy for module <single_alu> in library <work>.

Analyzing hierarchy for module <single_aluc> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Rtype>.
Module <Rtype> is correct for synthesis.
 
Analyzing module <RegFile> in library <work>.
Module <RegFile> is correct for synthesis.
 
Analyzing module <single_alu> in library <work>.
WARNING:Xst:905 - "single_alu.v" line 13: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <o_alu>
Module <single_alu> is correct for synthesis.
 
Analyzing module <single_aluc> in library <work>.
Module <single_aluc> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <RegFile>.
    Related source file is "RegFile.v".
    Found 32-bit register for signal <Adat>.
    Found 32-bit register for signal <Bdat>.
    Found 32-bit 32-to-1 multiplexer for signal <Adat$mux0000> created at line 73.
    Found 32-bit 32-to-1 multiplexer for signal <Bdat$mux0000> created at line 108.
    Found 32-bit register for signal <Sa0>.
    Found 32-bit register for signal <Sa1>.
    Found 32-bit register for signal <Sat>.
    Found 32-bit register for signal <Sfp>.
    Found 32-bit register for signal <Sgp>.
    Found 32-bit register for signal <Sk0>.
    Found 32-bit register for signal <Sk1>.
    Found 32-bit register for signal <Sra>.
    Found 32-bit register for signal <Ss0>.
    Found 32-bit register for signal <Ss1>.
    Found 32-bit register for signal <Ss2>.
    Found 32-bit register for signal <Ss3>.
    Found 32-bit register for signal <Ss4>.
    Found 32-bit register for signal <Ss5>.
    Found 32-bit register for signal <Ss6>.
    Found 32-bit register for signal <Ss7>.
    Found 32-bit register for signal <Ssp>.
    Found 32-bit register for signal <St0>.
    Found 32-bit register for signal <St1>.
    Found 32-bit register for signal <St2>.
    Found 32-bit register for signal <St3>.
    Found 32-bit register for signal <St4>.
    Found 32-bit register for signal <St5>.
    Found 32-bit register for signal <St6>.
    Found 32-bit register for signal <St7>.
    Found 32-bit register for signal <St8>.
    Found 32-bit register for signal <St9>.
    Found 32-bit register for signal <Sv0>.
    Found 32-bit register for signal <Sv1>.
    Found 32-bit register for signal <Sv2>.
    Found 32-bit register for signal <Sv3>.
    Found 32-bit register for signal <Szero>.
    Summary:
	inferred 1088 D-type flip-flop(s).
	inferred  64 Multiplexer(s).
Unit <RegFile> synthesized.


Synthesizing Unit <single_alu>.
    Related source file is "single_alu.v".
WARNING:Xst:737 - Found 32-bit latch for signal <o_alu>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit addsub for signal <o_alu$addsub0000>.
    Found 32-bit comparator less for signal <o_alu$cmp_lt0000> created at line 20.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <single_alu> synthesized.


Synthesizing Unit <single_aluc>.
    Related source file is "single_aluc.v".
WARNING:Xst:737 - Found 3-bit latch for signal <aluc>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <single_aluc> synthesized.


Synthesizing Unit <Rtype>.
    Related source file is "Rtype.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <instru<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <instru<10:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <o_zf> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Rtype> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Registers                                            : 34
 32-bit register                                       : 34
# Latches                                              : 2
 3-bit latch                                           : 1
 32-bit latch                                          : 1
# Comparators                                          : 1
 32-bit comparator less                                : 1
# Multiplexers                                         : 2
 32-bit 32-to-1 multiplexer                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Registers                                            : 1088
 Flip-Flops                                            : 1088
# Latches                                              : 2
 3-bit latch                                           : 1
 32-bit latch                                          : 1
# Comparators                                          : 1
 32-bit comparator less                                : 1
# Multiplexers                                         : 64
 1-bit 32-to-1 multiplexer                             : 64

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Rtype> ...

Optimizing unit <RegFile> ...

Optimizing unit <single_alu> ...

Optimizing unit <single_aluc> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Rtype, actual ratio is 26.
Latch M1/o_alu_31 has been replicated 1 time(s) to handle iob=true attribute.
Latch M1/o_alu_30 has been replicated 1 time(s) to handle iob=true attribute.
Latch M1/o_alu_29 has been replicated 1 time(s) to handle iob=true attribute.
Latch M1/o_alu_28 has been replicated 1 time(s) to handle iob=true attribute.
Latch M1/o_alu_27 has been replicated 1 time(s) to handle iob=true attribute.
Latch M1/o_alu_26 has been replicated 1 time(s) to handle iob=true attribute.
Latch M1/o_alu_25 has been replicated 1 time(s) to handle iob=true attribute.
Latch M1/o_alu_24 has been replicated 1 time(s) to handle iob=true attribute.
Latch M1/o_alu_23 has been replicated 1 time(s) to handle iob=true attribute.
Latch M1/o_alu_22 has been replicated 1 time(s) to handle iob=true attribute.
Latch M1/o_alu_21 has been replicated 1 time(s) to handle iob=true attribute.
Latch M1/o_alu_20 has been replicated 1 time(s) to handle iob=true attribute.
Latch M1/o_alu_19 has been replicated 1 time(s) to handle iob=true attribute.
Latch M1/o_alu_18 has been replicated 1 time(s) to handle iob=true attribute.
Latch M1/o_alu_17 has been replicated 1 time(s) to handle iob=true attribute.
Latch M1/o_alu_16 has been replicated 1 time(s) to handle iob=true attribute.
Latch M1/o_alu_15 has been replicated 1 time(s) to handle iob=true attribute.
Latch M1/o_alu_14 has been replicated 1 time(s) to handle iob=true attribute.
Latch M1/o_alu_13 has been replicated 1 time(s) to handle iob=true attribute.
Latch M1/o_alu_12 has been replicated 1 time(s) to handle iob=true attribute.
Latch M1/o_alu_11 has been replicated 1 time(s) to handle iob=true attribute.
Latch M1/o_alu_10 has been replicated 1 time(s) to handle iob=true attribute.
Latch M1/o_alu_9 has been replicated 1 time(s) to handle iob=true attribute.
Latch M1/o_alu_8 has been replicated 1 time(s) to handle iob=true attribute.
Latch M1/o_alu_7 has been replicated 1 time(s) to handle iob=true attribute.
Latch M1/o_alu_6 has been replicated 1 time(s) to handle iob=true attribute.
Latch M1/o_alu_5 has been replicated 1 time(s) to handle iob=true attribute.
Latch M1/o_alu_4 has been replicated 1 time(s) to handle iob=true attribute.
Latch M1/o_alu_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch M1/o_alu_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch M1/o_alu_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch M1/o_alu_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1088
 Flip-Flops                                            : 1088

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Rtype.ngr
Top Level Output File Name         : Rtype
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 130

Cell Usage :
# BELS                             : 2378
#      BUF                         : 2
#      LUT2                        : 37
#      LUT3                        : 1121
#      LUT4                        : 99
#      MUXCY                       : 63
#      MUXF5                       : 575
#      MUXF6                       : 256
#      MUXF7                       : 128
#      MUXF8                       : 64
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 1155
#      FD                          : 64
#      FDE_1                       : 1024
#      LD                          : 67
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 115
#      IBUF                        : 19
#      OBUF                        : 96
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                     1262  out of   4656    27%  
 Number of Slice Flip Flops:           1123  out of   9312    12%  
 Number of 4 input LUTs:               1257  out of   9312    13%  
 Number of IOs:                         130
 Number of bonded IOBs:                 116  out of    232    50%  
    IOB Flip Flops:                      32
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------+------------------------+-------+
Clock Signal                        | Clock buffer(FF name)  | Load  |
------------------------------------+------------------------+-------+
clk                                 | BUFGP                  | 1088  |
M1/o_alu_or00001(M1/o_alu_or00001:O)| BUFG(*)(M1/o_alu_31)   | 64    |
M2/aluc_not0001(M2/aluc_not00012:O) | NONE(*)(M2/aluc_2)     | 3     |
------------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.026ns (Maximum Frequency: 124.595MHz)
   Minimum input arrival time before clock: 7.659ns
   Maximum output required time after clock: 4.496ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.026ns (frequency: 124.595MHz)
  Total number of paths / destination ports: 2048 / 64
-------------------------------------------------------------------------
Delay:               4.013ns (Levels of Logic = 5)
  Source:            M0/Szero_31 (FF)
  Destination:       M0/Bdat_31 (FF)
  Source Clock:      clk falling
  Destination Clock: clk rising

  Data Path: M0/Szero_31 to M0/Bdat_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            2   0.591   0.526  M0/Szero_31 (M0/Szero_31)
     LUT3:I1->O            1   0.704   0.000  M0/mux56_10 (M0/mux56_10)
     MUXF5:I0->O           1   0.321   0.000  M0/mux56_8_f5 (M0/mux56_8_f5)
     MUXF6:I0->O           1   0.521   0.000  M0/mux56_6_f6 (M0/mux56_6_f6)
     MUXF7:I0->O           1   0.521   0.000  M0/mux56_4_f7 (M0/mux56_4_f7)
     MUXF8:I0->O           1   0.521   0.000  M0/mux56_2_f8 (M0/Bdat_mux0000<31>)
     FD:D                      0.308          M0/Bdat_31
    ----------------------------------------
    Total                      4.013ns (3.487ns logic, 0.526ns route)
                                       (86.9% logic, 13.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 7104 / 1088
-------------------------------------------------------------------------
Offset:              7.659ns (Levels of Logic = 7)
  Source:            instru<16> (PAD)
  Destination:       M0/Bdat_31 (FF)
  Destination Clock: clk rising

  Data Path: instru<16> to M0/Bdat_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           256   1.218   1.333  instru_16_IBUF (instru_16_IBUF)
     BUF:I->O            257   0.704   1.508  instru_16_IBUF_1 (instru_16_IBUF_1)
     LUT3:I0->O            1   0.704   0.000  M0/mux63_93 (M0/mux63_93)
     MUXF5:I1->O           1   0.321   0.000  M0/mux63_8_f5 (M0/mux63_8_f5)
     MUXF6:I0->O           1   0.521   0.000  M0/mux63_6_f6 (M0/mux63_6_f6)
     MUXF7:I0->O           1   0.521   0.000  M0/mux63_4_f7 (M0/mux63_4_f7)
     MUXF8:I0->O           1   0.521   0.000  M0/mux63_2_f8 (M0/Bdat_mux0000<9>)
     FD:D                      0.308          M0/Bdat_9
    ----------------------------------------
    Total                      7.659ns (4.818ns logic, 2.841ns route)
                                       (62.9% logic, 37.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'M2/aluc_not0001'
  Total number of paths / destination ports: 11 / 3
-------------------------------------------------------------------------
Offset:              2.992ns (Levels of Logic = 2)
  Source:            instru<2> (PAD)
  Destination:       M2/aluc_2 (LATCH)
  Destination Clock: M2/aluc_not0001 falling

  Data Path: instru<2> to M2/aluc_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  instru_2_IBUF (instru_2_IBUF)
     LUT3:I0->O            1   0.704   0.000  M2/aluc_not000111 (M2/N01)
     LD:D                      0.308          M2/aluc_2
    ----------------------------------------
    Total                      2.992ns (2.230ns logic, 0.762ns route)
                                       (74.5% logic, 25.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              4.496ns (Levels of Logic = 1)
  Source:            M0/Adat_31 (FF)
  Destination:       Adat<31> (PAD)
  Source Clock:      clk rising

  Data Path: M0/Adat_31 to Adat<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.591   0.633  M0/Adat_31 (M0/Adat_31)
     OBUF:I->O                 3.272          Adat_31_OBUF (Adat<31>)
    ----------------------------------------
    Total                      4.496ns (3.863ns logic, 0.633ns route)
                                       (85.9% logic, 14.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'M1/o_alu_or00001'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            M1/o_alu_31_1 (LATCH)
  Destination:       result<31> (PAD)
  Source Clock:      M1/o_alu_or00001 falling

  Data Path: M1/o_alu_31_1 to result<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  M1/o_alu_31_1 (M1/o_alu_31_1)
     OBUF:I->O                 3.272          result_31_OBUF (result<31>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.27 secs
 
--> 

Total memory usage is 282652 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    4 (   0 filtered)

