{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1616261022025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1616261022027 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 20 14:23:41 2021 " "Processing started: Sat Mar 20 14:23:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1616261022027 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1616261022027 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Cont_Sinc_Decres -c Cont_Sinc_Decres --generate_functional_sim_netlist " "Command: quartus_map Cont_Sinc_Decres -c Cont_Sinc_Decres --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1616261022027 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1616261023330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont_sinc_decres.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont_sinc_decres.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cont_Sinc_Decres-behav " "Found design unit 1: Cont_Sinc_Decres-behav" {  } { { "Cont_Sinc_Decres.vhd" "" { Text "C:/Users/Positivo/Downloads/github/CD-lab/Lab-6/Projeto4/Cont_Sinc_Decres.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616261025843 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cont_Sinc_Decres " "Found entity 1: Cont_Sinc_Decres" {  } { { "Cont_Sinc_Decres.vhd" "" { Text "C:/Users/Positivo/Downloads/github/CD-lab/Lab-6/Projeto4/Cont_Sinc_Decres.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616261025843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616261025843 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Cont_Sinc_Decres " "Elaborating entity \"Cont_Sinc_Decres\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1616261025978 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x3 Cont_Sinc_Decres.vhd(16) " "Verilog HDL or VHDL warning at Cont_Sinc_Decres.vhd(16): object \"x3\" assigned a value but never read" {  } { { "Cont_Sinc_Decres.vhd" "" { Text "C:/Users/Positivo/Downloads/github/CD-lab/Lab-6/Projeto4/Cont_Sinc_Decres.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1616261025983 "|Cont_Sinc_Decres"}
{ "Warning" "WSGN_SEARCH_FILE" "flipflopjk.vhd 2 1 " "Using design file flipflopjk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipflopJK-behav " "Found design unit 1: FlipflopJK-behav" {  } { { "flipflopjk.vhd" "" { Text "C:/Users/Positivo/Downloads/github/CD-lab/Lab-6/Projeto4/flipflopjk.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616261026067 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipflopJK " "Found entity 1: FlipflopJK" {  } { { "flipflopjk.vhd" "" { Text "C:/Users/Positivo/Downloads/github/CD-lab/Lab-6/Projeto4/flipflopjk.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616261026067 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1616261026067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipflopJK FlipflopJK:u1 " "Elaborating entity \"FlipflopJK\" for hierarchy \"FlipflopJK:u1\"" {  } { { "Cont_Sinc_Decres.vhd" "u1" { Text "C:/Users/Positivo/Downloads/github/CD-lab/Lab-6/Projeto4/Cont_Sinc_Decres.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1616261026074 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1616261026684 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 20 14:23:46 2021 " "Processing ended: Sat Mar 20 14:23:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1616261026684 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1616261026684 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1616261026684 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1616261026684 ""}
