
MSC_STM32F411RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ec0  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000168  08009058  08009058  0000a058  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080091c0  080091c0  0000b024  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080091c0  080091c0  0000a1c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080091c8  080091c8  0000b024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080091c8  080091c8  0000a1c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080091cc  080091cc  0000a1cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000024  20000000  080091d0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004970  20000024  080091f4  0000b024  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004994  080091f4  0000b994  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b024  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001910d  00000000  00000000  0000b054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b43  00000000  00000000  00024161  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001008  00000000  00000000  00027ca8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d8b  00000000  00000000  00028cb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001afc3  00000000  00000000  00029a3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000155ed  00000000  00000000  000449fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a2a1f  00000000  00000000  00059feb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fca0a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004378  00000000  00000000  000fca50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  00100dc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000024 	.word	0x20000024
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08009040 	.word	0x08009040

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000028 	.word	0x20000028
 80001d4:	08009040 	.word	0x08009040

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b988 	b.w	8000500 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	468e      	mov	lr, r1
 8000210:	4604      	mov	r4, r0
 8000212:	4688      	mov	r8, r1
 8000214:	2b00      	cmp	r3, #0
 8000216:	d14a      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d962      	bls.n	80002e4 <__udivmoddi4+0xdc>
 800021e:	fab2 f682 	clz	r6, r2
 8000222:	b14e      	cbz	r6, 8000238 <__udivmoddi4+0x30>
 8000224:	f1c6 0320 	rsb	r3, r6, #32
 8000228:	fa01 f806 	lsl.w	r8, r1, r6
 800022c:	fa20 f303 	lsr.w	r3, r0, r3
 8000230:	40b7      	lsls	r7, r6
 8000232:	ea43 0808 	orr.w	r8, r3, r8
 8000236:	40b4      	lsls	r4, r6
 8000238:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800023c:	fa1f fc87 	uxth.w	ip, r7
 8000240:	fbb8 f1fe 	udiv	r1, r8, lr
 8000244:	0c23      	lsrs	r3, r4, #16
 8000246:	fb0e 8811 	mls	r8, lr, r1, r8
 800024a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024e:	fb01 f20c 	mul.w	r2, r1, ip
 8000252:	429a      	cmp	r2, r3
 8000254:	d909      	bls.n	800026a <__udivmoddi4+0x62>
 8000256:	18fb      	adds	r3, r7, r3
 8000258:	f101 30ff 	add.w	r0, r1, #4294967295
 800025c:	f080 80ea 	bcs.w	8000434 <__udivmoddi4+0x22c>
 8000260:	429a      	cmp	r2, r3
 8000262:	f240 80e7 	bls.w	8000434 <__udivmoddi4+0x22c>
 8000266:	3902      	subs	r1, #2
 8000268:	443b      	add	r3, r7
 800026a:	1a9a      	subs	r2, r3, r2
 800026c:	b2a3      	uxth	r3, r4
 800026e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000272:	fb0e 2210 	mls	r2, lr, r0, r2
 8000276:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800027a:	fb00 fc0c 	mul.w	ip, r0, ip
 800027e:	459c      	cmp	ip, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x8e>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f100 32ff 	add.w	r2, r0, #4294967295
 8000288:	f080 80d6 	bcs.w	8000438 <__udivmoddi4+0x230>
 800028c:	459c      	cmp	ip, r3
 800028e:	f240 80d3 	bls.w	8000438 <__udivmoddi4+0x230>
 8000292:	443b      	add	r3, r7
 8000294:	3802      	subs	r0, #2
 8000296:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029a:	eba3 030c 	sub.w	r3, r3, ip
 800029e:	2100      	movs	r1, #0
 80002a0:	b11d      	cbz	r5, 80002aa <__udivmoddi4+0xa2>
 80002a2:	40f3      	lsrs	r3, r6
 80002a4:	2200      	movs	r2, #0
 80002a6:	e9c5 3200 	strd	r3, r2, [r5]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d905      	bls.n	80002be <__udivmoddi4+0xb6>
 80002b2:	b10d      	cbz	r5, 80002b8 <__udivmoddi4+0xb0>
 80002b4:	e9c5 0100 	strd	r0, r1, [r5]
 80002b8:	2100      	movs	r1, #0
 80002ba:	4608      	mov	r0, r1
 80002bc:	e7f5      	b.n	80002aa <__udivmoddi4+0xa2>
 80002be:	fab3 f183 	clz	r1, r3
 80002c2:	2900      	cmp	r1, #0
 80002c4:	d146      	bne.n	8000354 <__udivmoddi4+0x14c>
 80002c6:	4573      	cmp	r3, lr
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xc8>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 8105 	bhi.w	80004da <__udivmoddi4+0x2d2>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	4690      	mov	r8, r2
 80002da:	2d00      	cmp	r5, #0
 80002dc:	d0e5      	beq.n	80002aa <__udivmoddi4+0xa2>
 80002de:	e9c5 4800 	strd	r4, r8, [r5]
 80002e2:	e7e2      	b.n	80002aa <__udivmoddi4+0xa2>
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f000 8090 	beq.w	800040a <__udivmoddi4+0x202>
 80002ea:	fab2 f682 	clz	r6, r2
 80002ee:	2e00      	cmp	r6, #0
 80002f0:	f040 80a4 	bne.w	800043c <__udivmoddi4+0x234>
 80002f4:	1a8a      	subs	r2, r1, r2
 80002f6:	0c03      	lsrs	r3, r0, #16
 80002f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002fc:	b280      	uxth	r0, r0
 80002fe:	b2bc      	uxth	r4, r7
 8000300:	2101      	movs	r1, #1
 8000302:	fbb2 fcfe 	udiv	ip, r2, lr
 8000306:	fb0e 221c 	mls	r2, lr, ip, r2
 800030a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030e:	fb04 f20c 	mul.w	r2, r4, ip
 8000312:	429a      	cmp	r2, r3
 8000314:	d907      	bls.n	8000326 <__udivmoddi4+0x11e>
 8000316:	18fb      	adds	r3, r7, r3
 8000318:	f10c 38ff 	add.w	r8, ip, #4294967295
 800031c:	d202      	bcs.n	8000324 <__udivmoddi4+0x11c>
 800031e:	429a      	cmp	r2, r3
 8000320:	f200 80e0 	bhi.w	80004e4 <__udivmoddi4+0x2dc>
 8000324:	46c4      	mov	ip, r8
 8000326:	1a9b      	subs	r3, r3, r2
 8000328:	fbb3 f2fe 	udiv	r2, r3, lr
 800032c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000330:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000334:	fb02 f404 	mul.w	r4, r2, r4
 8000338:	429c      	cmp	r4, r3
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x144>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x142>
 8000344:	429c      	cmp	r4, r3
 8000346:	f200 80ca 	bhi.w	80004de <__udivmoddi4+0x2d6>
 800034a:	4602      	mov	r2, r0
 800034c:	1b1b      	subs	r3, r3, r4
 800034e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000352:	e7a5      	b.n	80002a0 <__udivmoddi4+0x98>
 8000354:	f1c1 0620 	rsb	r6, r1, #32
 8000358:	408b      	lsls	r3, r1
 800035a:	fa22 f706 	lsr.w	r7, r2, r6
 800035e:	431f      	orrs	r7, r3
 8000360:	fa0e f401 	lsl.w	r4, lr, r1
 8000364:	fa20 f306 	lsr.w	r3, r0, r6
 8000368:	fa2e fe06 	lsr.w	lr, lr, r6
 800036c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000370:	4323      	orrs	r3, r4
 8000372:	fa00 f801 	lsl.w	r8, r0, r1
 8000376:	fa1f fc87 	uxth.w	ip, r7
 800037a:	fbbe f0f9 	udiv	r0, lr, r9
 800037e:	0c1c      	lsrs	r4, r3, #16
 8000380:	fb09 ee10 	mls	lr, r9, r0, lr
 8000384:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000388:	fb00 fe0c 	mul.w	lr, r0, ip
 800038c:	45a6      	cmp	lr, r4
 800038e:	fa02 f201 	lsl.w	r2, r2, r1
 8000392:	d909      	bls.n	80003a8 <__udivmoddi4+0x1a0>
 8000394:	193c      	adds	r4, r7, r4
 8000396:	f100 3aff 	add.w	sl, r0, #4294967295
 800039a:	f080 809c 	bcs.w	80004d6 <__udivmoddi4+0x2ce>
 800039e:	45a6      	cmp	lr, r4
 80003a0:	f240 8099 	bls.w	80004d6 <__udivmoddi4+0x2ce>
 80003a4:	3802      	subs	r0, #2
 80003a6:	443c      	add	r4, r7
 80003a8:	eba4 040e 	sub.w	r4, r4, lr
 80003ac:	fa1f fe83 	uxth.w	lr, r3
 80003b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b4:	fb09 4413 	mls	r4, r9, r3, r4
 80003b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c0:	45a4      	cmp	ip, r4
 80003c2:	d908      	bls.n	80003d6 <__udivmoddi4+0x1ce>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ca:	f080 8082 	bcs.w	80004d2 <__udivmoddi4+0x2ca>
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d97f      	bls.n	80004d2 <__udivmoddi4+0x2ca>
 80003d2:	3b02      	subs	r3, #2
 80003d4:	443c      	add	r4, r7
 80003d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003da:	eba4 040c 	sub.w	r4, r4, ip
 80003de:	fba0 ec02 	umull	lr, ip, r0, r2
 80003e2:	4564      	cmp	r4, ip
 80003e4:	4673      	mov	r3, lr
 80003e6:	46e1      	mov	r9, ip
 80003e8:	d362      	bcc.n	80004b0 <__udivmoddi4+0x2a8>
 80003ea:	d05f      	beq.n	80004ac <__udivmoddi4+0x2a4>
 80003ec:	b15d      	cbz	r5, 8000406 <__udivmoddi4+0x1fe>
 80003ee:	ebb8 0203 	subs.w	r2, r8, r3
 80003f2:	eb64 0409 	sbc.w	r4, r4, r9
 80003f6:	fa04 f606 	lsl.w	r6, r4, r6
 80003fa:	fa22 f301 	lsr.w	r3, r2, r1
 80003fe:	431e      	orrs	r6, r3
 8000400:	40cc      	lsrs	r4, r1
 8000402:	e9c5 6400 	strd	r6, r4, [r5]
 8000406:	2100      	movs	r1, #0
 8000408:	e74f      	b.n	80002aa <__udivmoddi4+0xa2>
 800040a:	fbb1 fcf2 	udiv	ip, r1, r2
 800040e:	0c01      	lsrs	r1, r0, #16
 8000410:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000414:	b280      	uxth	r0, r0
 8000416:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800041a:	463b      	mov	r3, r7
 800041c:	4638      	mov	r0, r7
 800041e:	463c      	mov	r4, r7
 8000420:	46b8      	mov	r8, r7
 8000422:	46be      	mov	lr, r7
 8000424:	2620      	movs	r6, #32
 8000426:	fbb1 f1f7 	udiv	r1, r1, r7
 800042a:	eba2 0208 	sub.w	r2, r2, r8
 800042e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000432:	e766      	b.n	8000302 <__udivmoddi4+0xfa>
 8000434:	4601      	mov	r1, r0
 8000436:	e718      	b.n	800026a <__udivmoddi4+0x62>
 8000438:	4610      	mov	r0, r2
 800043a:	e72c      	b.n	8000296 <__udivmoddi4+0x8e>
 800043c:	f1c6 0220 	rsb	r2, r6, #32
 8000440:	fa2e f302 	lsr.w	r3, lr, r2
 8000444:	40b7      	lsls	r7, r6
 8000446:	40b1      	lsls	r1, r6
 8000448:	fa20 f202 	lsr.w	r2, r0, r2
 800044c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000450:	430a      	orrs	r2, r1
 8000452:	fbb3 f8fe 	udiv	r8, r3, lr
 8000456:	b2bc      	uxth	r4, r7
 8000458:	fb0e 3318 	mls	r3, lr, r8, r3
 800045c:	0c11      	lsrs	r1, r2, #16
 800045e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000462:	fb08 f904 	mul.w	r9, r8, r4
 8000466:	40b0      	lsls	r0, r6
 8000468:	4589      	cmp	r9, r1
 800046a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046e:	b280      	uxth	r0, r0
 8000470:	d93e      	bls.n	80004f0 <__udivmoddi4+0x2e8>
 8000472:	1879      	adds	r1, r7, r1
 8000474:	f108 3cff 	add.w	ip, r8, #4294967295
 8000478:	d201      	bcs.n	800047e <__udivmoddi4+0x276>
 800047a:	4589      	cmp	r9, r1
 800047c:	d81f      	bhi.n	80004be <__udivmoddi4+0x2b6>
 800047e:	eba1 0109 	sub.w	r1, r1, r9
 8000482:	fbb1 f9fe 	udiv	r9, r1, lr
 8000486:	fb09 f804 	mul.w	r8, r9, r4
 800048a:	fb0e 1119 	mls	r1, lr, r9, r1
 800048e:	b292      	uxth	r2, r2
 8000490:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000494:	4542      	cmp	r2, r8
 8000496:	d229      	bcs.n	80004ec <__udivmoddi4+0x2e4>
 8000498:	18ba      	adds	r2, r7, r2
 800049a:	f109 31ff 	add.w	r1, r9, #4294967295
 800049e:	d2c4      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a0:	4542      	cmp	r2, r8
 80004a2:	d2c2      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a4:	f1a9 0102 	sub.w	r1, r9, #2
 80004a8:	443a      	add	r2, r7
 80004aa:	e7be      	b.n	800042a <__udivmoddi4+0x222>
 80004ac:	45f0      	cmp	r8, lr
 80004ae:	d29d      	bcs.n	80003ec <__udivmoddi4+0x1e4>
 80004b0:	ebbe 0302 	subs.w	r3, lr, r2
 80004b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b8:	3801      	subs	r0, #1
 80004ba:	46e1      	mov	r9, ip
 80004bc:	e796      	b.n	80003ec <__udivmoddi4+0x1e4>
 80004be:	eba7 0909 	sub.w	r9, r7, r9
 80004c2:	4449      	add	r1, r9
 80004c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004cc:	fb09 f804 	mul.w	r8, r9, r4
 80004d0:	e7db      	b.n	800048a <__udivmoddi4+0x282>
 80004d2:	4673      	mov	r3, lr
 80004d4:	e77f      	b.n	80003d6 <__udivmoddi4+0x1ce>
 80004d6:	4650      	mov	r0, sl
 80004d8:	e766      	b.n	80003a8 <__udivmoddi4+0x1a0>
 80004da:	4608      	mov	r0, r1
 80004dc:	e6fd      	b.n	80002da <__udivmoddi4+0xd2>
 80004de:	443b      	add	r3, r7
 80004e0:	3a02      	subs	r2, #2
 80004e2:	e733      	b.n	800034c <__udivmoddi4+0x144>
 80004e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e8:	443b      	add	r3, r7
 80004ea:	e71c      	b.n	8000326 <__udivmoddi4+0x11e>
 80004ec:	4649      	mov	r1, r9
 80004ee:	e79c      	b.n	800042a <__udivmoddi4+0x222>
 80004f0:	eba1 0109 	sub.w	r1, r1, r9
 80004f4:	46c4      	mov	ip, r8
 80004f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fa:	fb09 f804 	mul.w	r8, r9, r4
 80004fe:	e7c4      	b.n	800048a <__udivmoddi4+0x282>

08000500 <__aeabi_idiv0>:
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop

08000504 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000508:	f000 fc32 	bl	8000d70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800050c:	f000 f816 	bl	800053c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000510:	f000 f8d4 	bl	80006bc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000514:	f000 f87a 	bl	800060c <MX_USART2_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000518:	f000 f8a2 	bl	8000660 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */
  init_disk_data();
 800051c:	f000 f942 	bl	80007a4 <init_disk_data>
  tusb_init();
 8000520:	2100      	movs	r1, #0
 8000522:	2000      	movs	r0, #0
 8000524:	f008 fbde 	bl	8008ce4 <tusb_rhport_init>
void tud_task_ext(uint32_t timeout_ms, bool in_isr);

// Task function should be called in main/rtos loop
TU_ATTR_ALWAYS_INLINE static inline
void tud_task (void) {
  tud_task_ext(UINT32_MAX, false);
 8000528:	2100      	movs	r1, #0
 800052a:	f04f 30ff 	mov.w	r0, #4294967295
 800052e:	f004 fd2d 	bl	8004f8c <tud_task_ext>
}
 8000532:	bf00      	nop
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  tud_task();
	  check_usb_file_command();
 8000534:	f000 f9cc 	bl	80008d0 <check_usb_file_command>
	  tud_task();
 8000538:	bf00      	nop
 800053a:	e7f5      	b.n	8000528 <main+0x24>

0800053c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b094      	sub	sp, #80	@ 0x50
 8000540:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000542:	f107 0320 	add.w	r3, r7, #32
 8000546:	2230      	movs	r2, #48	@ 0x30
 8000548:	2100      	movs	r1, #0
 800054a:	4618      	mov	r0, r3
 800054c:	f008 fd27 	bl	8008f9e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000550:	f107 030c 	add.w	r3, r7, #12
 8000554:	2200      	movs	r2, #0
 8000556:	601a      	str	r2, [r3, #0]
 8000558:	605a      	str	r2, [r3, #4]
 800055a:	609a      	str	r2, [r3, #8]
 800055c:	60da      	str	r2, [r3, #12]
 800055e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000560:	2300      	movs	r3, #0
 8000562:	60bb      	str	r3, [r7, #8]
 8000564:	4b27      	ldr	r3, [pc, #156]	@ (8000604 <SystemClock_Config+0xc8>)
 8000566:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000568:	4a26      	ldr	r2, [pc, #152]	@ (8000604 <SystemClock_Config+0xc8>)
 800056a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800056e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000570:	4b24      	ldr	r3, [pc, #144]	@ (8000604 <SystemClock_Config+0xc8>)
 8000572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000574:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000578:	60bb      	str	r3, [r7, #8]
 800057a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800057c:	2300      	movs	r3, #0
 800057e:	607b      	str	r3, [r7, #4]
 8000580:	4b21      	ldr	r3, [pc, #132]	@ (8000608 <SystemClock_Config+0xcc>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	4a20      	ldr	r2, [pc, #128]	@ (8000608 <SystemClock_Config+0xcc>)
 8000586:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800058a:	6013      	str	r3, [r2, #0]
 800058c:	4b1e      	ldr	r3, [pc, #120]	@ (8000608 <SystemClock_Config+0xcc>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000594:	607b      	str	r3, [r7, #4]
 8000596:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000598:	2301      	movs	r3, #1
 800059a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800059c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80005a0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005a2:	2302      	movs	r3, #2
 80005a4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005a6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80005aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80005ac:	2304      	movs	r3, #4
 80005ae:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80005b0:	2348      	movs	r3, #72	@ 0x48
 80005b2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005b4:	2302      	movs	r3, #2
 80005b6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80005b8:	2303      	movs	r3, #3
 80005ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005bc:	f107 0320 	add.w	r3, r7, #32
 80005c0:	4618      	mov	r0, r3
 80005c2:	f001 f829 	bl	8001618 <HAL_RCC_OscConfig>
 80005c6:	4603      	mov	r3, r0
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d001      	beq.n	80005d0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80005cc:	f000 f8e4 	bl	8000798 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005d0:	230f      	movs	r3, #15
 80005d2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005d4:	2302      	movs	r3, #2
 80005d6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005d8:	2300      	movs	r3, #0
 80005da:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80005dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80005e0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005e2:	2300      	movs	r3, #0
 80005e4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80005e6:	f107 030c 	add.w	r3, r7, #12
 80005ea:	2102      	movs	r1, #2
 80005ec:	4618      	mov	r0, r3
 80005ee:	f001 fa8b 	bl	8001b08 <HAL_RCC_ClockConfig>
 80005f2:	4603      	mov	r3, r0
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d001      	beq.n	80005fc <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80005f8:	f000 f8ce 	bl	8000798 <Error_Handler>
  }
}
 80005fc:	bf00      	nop
 80005fe:	3750      	adds	r7, #80	@ 0x50
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}
 8000604:	40023800 	.word	0x40023800
 8000608:	40007000 	.word	0x40007000

0800060c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000610:	4b11      	ldr	r3, [pc, #68]	@ (8000658 <MX_USART2_UART_Init+0x4c>)
 8000612:	4a12      	ldr	r2, [pc, #72]	@ (800065c <MX_USART2_UART_Init+0x50>)
 8000614:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000616:	4b10      	ldr	r3, [pc, #64]	@ (8000658 <MX_USART2_UART_Init+0x4c>)
 8000618:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800061c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800061e:	4b0e      	ldr	r3, [pc, #56]	@ (8000658 <MX_USART2_UART_Init+0x4c>)
 8000620:	2200      	movs	r2, #0
 8000622:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000624:	4b0c      	ldr	r3, [pc, #48]	@ (8000658 <MX_USART2_UART_Init+0x4c>)
 8000626:	2200      	movs	r2, #0
 8000628:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800062a:	4b0b      	ldr	r3, [pc, #44]	@ (8000658 <MX_USART2_UART_Init+0x4c>)
 800062c:	2200      	movs	r2, #0
 800062e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000630:	4b09      	ldr	r3, [pc, #36]	@ (8000658 <MX_USART2_UART_Init+0x4c>)
 8000632:	220c      	movs	r2, #12
 8000634:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000636:	4b08      	ldr	r3, [pc, #32]	@ (8000658 <MX_USART2_UART_Init+0x4c>)
 8000638:	2200      	movs	r2, #0
 800063a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800063c:	4b06      	ldr	r3, [pc, #24]	@ (8000658 <MX_USART2_UART_Init+0x4c>)
 800063e:	2200      	movs	r2, #0
 8000640:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000642:	4805      	ldr	r0, [pc, #20]	@ (8000658 <MX_USART2_UART_Init+0x4c>)
 8000644:	f001 fc80 	bl	8001f48 <HAL_UART_Init>
 8000648:	4603      	mov	r3, r0
 800064a:	2b00      	cmp	r3, #0
 800064c:	d001      	beq.n	8000652 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800064e:	f000 f8a3 	bl	8000798 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000652:	bf00      	nop
 8000654:	bd80      	pop	{r7, pc}
 8000656:	bf00      	nop
 8000658:	20000040 	.word	0x20000040
 800065c:	40004400 	.word	0x40004400

08000660 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000664:	4b14      	ldr	r3, [pc, #80]	@ (80006b8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000666:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800066a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800066c:	4b12      	ldr	r3, [pc, #72]	@ (80006b8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800066e:	2204      	movs	r2, #4
 8000670:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000672:	4b11      	ldr	r3, [pc, #68]	@ (80006b8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000674:	2202      	movs	r2, #2
 8000676:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000678:	4b0f      	ldr	r3, [pc, #60]	@ (80006b8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800067a:	2200      	movs	r2, #0
 800067c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800067e:	4b0e      	ldr	r3, [pc, #56]	@ (80006b8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000680:	2202      	movs	r2, #2
 8000682:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000684:	4b0c      	ldr	r3, [pc, #48]	@ (80006b8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000686:	2200      	movs	r2, #0
 8000688:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800068a:	4b0b      	ldr	r3, [pc, #44]	@ (80006b8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800068c:	2200      	movs	r2, #0
 800068e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000690:	4b09      	ldr	r3, [pc, #36]	@ (80006b8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000692:	2200      	movs	r2, #0
 8000694:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8000696:	4b08      	ldr	r3, [pc, #32]	@ (80006b8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000698:	2200      	movs	r2, #0
 800069a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800069c:	4b06      	ldr	r3, [pc, #24]	@ (80006b8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800069e:	2200      	movs	r2, #0
 80006a0:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80006a2:	4805      	ldr	r0, [pc, #20]	@ (80006b8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80006a4:	f000 fea9 	bl	80013fa <HAL_PCD_Init>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80006ae:	f000 f873 	bl	8000798 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80006b2:	bf00      	nop
 80006b4:	bd80      	pop	{r7, pc}
 80006b6:	bf00      	nop
 80006b8:	20000088 	.word	0x20000088

080006bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b08a      	sub	sp, #40	@ 0x28
 80006c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006c2:	f107 0314 	add.w	r3, r7, #20
 80006c6:	2200      	movs	r2, #0
 80006c8:	601a      	str	r2, [r3, #0]
 80006ca:	605a      	str	r2, [r3, #4]
 80006cc:	609a      	str	r2, [r3, #8]
 80006ce:	60da      	str	r2, [r3, #12]
 80006d0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006d2:	2300      	movs	r3, #0
 80006d4:	613b      	str	r3, [r7, #16]
 80006d6:	4b2d      	ldr	r3, [pc, #180]	@ (800078c <MX_GPIO_Init+0xd0>)
 80006d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006da:	4a2c      	ldr	r2, [pc, #176]	@ (800078c <MX_GPIO_Init+0xd0>)
 80006dc:	f043 0304 	orr.w	r3, r3, #4
 80006e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006e2:	4b2a      	ldr	r3, [pc, #168]	@ (800078c <MX_GPIO_Init+0xd0>)
 80006e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006e6:	f003 0304 	and.w	r3, r3, #4
 80006ea:	613b      	str	r3, [r7, #16]
 80006ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006ee:	2300      	movs	r3, #0
 80006f0:	60fb      	str	r3, [r7, #12]
 80006f2:	4b26      	ldr	r3, [pc, #152]	@ (800078c <MX_GPIO_Init+0xd0>)
 80006f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f6:	4a25      	ldr	r2, [pc, #148]	@ (800078c <MX_GPIO_Init+0xd0>)
 80006f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80006fe:	4b23      	ldr	r3, [pc, #140]	@ (800078c <MX_GPIO_Init+0xd0>)
 8000700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000702:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000706:	60fb      	str	r3, [r7, #12]
 8000708:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800070a:	2300      	movs	r3, #0
 800070c:	60bb      	str	r3, [r7, #8]
 800070e:	4b1f      	ldr	r3, [pc, #124]	@ (800078c <MX_GPIO_Init+0xd0>)
 8000710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000712:	4a1e      	ldr	r2, [pc, #120]	@ (800078c <MX_GPIO_Init+0xd0>)
 8000714:	f043 0301 	orr.w	r3, r3, #1
 8000718:	6313      	str	r3, [r2, #48]	@ 0x30
 800071a:	4b1c      	ldr	r3, [pc, #112]	@ (800078c <MX_GPIO_Init+0xd0>)
 800071c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800071e:	f003 0301 	and.w	r3, r3, #1
 8000722:	60bb      	str	r3, [r7, #8]
 8000724:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000726:	2300      	movs	r3, #0
 8000728:	607b      	str	r3, [r7, #4]
 800072a:	4b18      	ldr	r3, [pc, #96]	@ (800078c <MX_GPIO_Init+0xd0>)
 800072c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800072e:	4a17      	ldr	r2, [pc, #92]	@ (800078c <MX_GPIO_Init+0xd0>)
 8000730:	f043 0302 	orr.w	r3, r3, #2
 8000734:	6313      	str	r3, [r2, #48]	@ 0x30
 8000736:	4b15      	ldr	r3, [pc, #84]	@ (800078c <MX_GPIO_Init+0xd0>)
 8000738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800073a:	f003 0302 	and.w	r3, r3, #2
 800073e:	607b      	str	r3, [r7, #4]
 8000740:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000742:	2200      	movs	r2, #0
 8000744:	2120      	movs	r1, #32
 8000746:	4812      	ldr	r0, [pc, #72]	@ (8000790 <MX_GPIO_Init+0xd4>)
 8000748:	f000 fe3e 	bl	80013c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800074c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000750:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000752:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000756:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000758:	2300      	movs	r3, #0
 800075a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800075c:	f107 0314 	add.w	r3, r7, #20
 8000760:	4619      	mov	r1, r3
 8000762:	480c      	ldr	r0, [pc, #48]	@ (8000794 <MX_GPIO_Init+0xd8>)
 8000764:	f000 fcac 	bl	80010c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000768:	2320      	movs	r3, #32
 800076a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800076c:	2301      	movs	r3, #1
 800076e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000770:	2300      	movs	r3, #0
 8000772:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000774:	2300      	movs	r3, #0
 8000776:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000778:	f107 0314 	add.w	r3, r7, #20
 800077c:	4619      	mov	r1, r3
 800077e:	4804      	ldr	r0, [pc, #16]	@ (8000790 <MX_GPIO_Init+0xd4>)
 8000780:	f000 fc9e 	bl	80010c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000784:	bf00      	nop
 8000786:	3728      	adds	r7, #40	@ 0x28
 8000788:	46bd      	mov	sp, r7
 800078a:	bd80      	pop	{r7, pc}
 800078c:	40023800 	.word	0x40023800
 8000790:	40020000 	.word	0x40020000
 8000794:	40020800 	.word	0x40020800

08000798 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000798:	b480      	push	{r7}
 800079a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800079c:	b672      	cpsid	i
}
 800079e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007a0:	bf00      	nop
 80007a2:	e7fd      	b.n	80007a0 <Error_Handler+0x8>

080007a4 <init_disk_data>:
uint8_t msc_disk[DISK_BLOCK_NUM][DISK_BLOCK_SIZE];

#define DEFAULT_FILE_CONTENT "MODE=TURBO\r\nSPEED=100"

void init_disk_data(void)
{
 80007a4:	b5b0      	push	{r4, r5, r7, lr}
 80007a6:	b0a2      	sub	sp, #136	@ 0x88
 80007a8:	af00      	add	r7, sp, #0
  // 1. 전체 초기화
  memset(msc_disk, 0, sizeof(msc_disk));
 80007aa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80007ae:	2100      	movs	r1, #0
 80007b0:	483f      	ldr	r0, [pc, #252]	@ (80008b0 <init_disk_data+0x10c>)
 80007b2:	f008 fbf4 	bl	8008f9e <memset>

  // 2. [LBA 0] 부트 섹터 (ID 변경된 버전 유지)
  uint8_t const boot_sector[] = {
 80007b6:	4b3f      	ldr	r3, [pc, #252]	@ (80008b4 <init_disk_data+0x110>)
 80007b8:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 80007bc:	461d      	mov	r5, r3
 80007be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007c6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007c8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007ca:	e895 0003 	ldmia.w	r5, {r0, r1}
 80007ce:	e884 0003 	stmia.w	r4, {r0, r1}
    0xF8, 0x01, 0x00, 0x01, 0x00, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00,
	0x30, 0x12, 0x34, 0x56, 0x78,
    'S', 'T', 'M', '3', '2', 'F', '4', '1', '1', 'R', 'E',
    'F', 'A', 'T', '1', '2', ' ', ' ', ' '
  };
  memcpy(msc_disk[0], boot_sector, sizeof(boot_sector));
 80007d2:	4b37      	ldr	r3, [pc, #220]	@ (80008b0 <init_disk_data+0x10c>)
 80007d4:	461d      	mov	r5, r3
 80007d6:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 80007da:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80007dc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80007de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80007e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80007e2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80007e4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80007e6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80007ea:	e885 0003 	stmia.w	r5, {r0, r1}
  msc_disk[0][510] = 0x55; msc_disk[0][511] = 0xAA;
 80007ee:	4b30      	ldr	r3, [pc, #192]	@ (80008b0 <init_disk_data+0x10c>)
 80007f0:	2255      	movs	r2, #85	@ 0x55
 80007f2:	f883 21fe 	strb.w	r2, [r3, #510]	@ 0x1fe
 80007f6:	4b2e      	ldr	r3, [pc, #184]	@ (80008b0 <init_disk_data+0x10c>)
 80007f8:	22aa      	movs	r2, #170	@ 0xaa
 80007fa:	f883 21ff 	strb.w	r2, [r3, #511]	@ 0x1ff

  // 3. [LBA 1, 2] FAT 테이블
  // Cluster 2(첫 번째 데이터)를 파일의 끝(EOF)으로 표시: FF 0F
  uint8_t fat_data[] = { 0xF0, 0xFF, 0xFF, 0xFF, 0x0F };
 80007fe:	4a2e      	ldr	r2, [pc, #184]	@ (80008b8 <init_disk_data+0x114>)
 8000800:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000804:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000808:	6018      	str	r0, [r3, #0]
 800080a:	3304      	adds	r3, #4
 800080c:	7019      	strb	r1, [r3, #0]
  memcpy(msc_disk[1], fat_data, sizeof(fat_data));
 800080e:	4b28      	ldr	r3, [pc, #160]	@ (80008b0 <init_disk_data+0x10c>)
 8000810:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000814:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8000818:	e892 0003 	ldmia.w	r2, {r0, r1}
 800081c:	6018      	str	r0, [r3, #0]
 800081e:	3304      	adds	r3, #4
 8000820:	7019      	strb	r1, [r3, #0]
  memcpy(msc_disk[2], fat_data, sizeof(fat_data));
 8000822:	4b23      	ldr	r3, [pc, #140]	@ (80008b0 <init_disk_data+0x10c>)
 8000824:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8000828:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 800082c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000830:	6018      	str	r0, [r3, #0]
 8000832:	3304      	adds	r3, #4
 8000834:	7019      	strb	r1, [r3, #0]

  // 4. [LBA 3] 루트 디렉토리 설정
  uint8_t* root_dir = msc_disk[3];
 8000836:	4b21      	ldr	r3, [pc, #132]	@ (80008bc <init_disk_data+0x118>)
 8000838:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

  // (1) 볼륨 레이블 (Entry 0: 0~31 byte)
  uint8_t const vol_entry[] = {
 800083c:	4b20      	ldr	r3, [pc, #128]	@ (80008c0 <init_disk_data+0x11c>)
 800083e:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8000842:	461d      	mov	r5, r3
 8000844:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000846:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000848:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800084c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	'S', 'T', 'M', '3', '2', 'F', '4', '1', '1', 'R', 'E',
    0x08, 0,0,0,0,0,0,0,0,0,0, 0,0,0,0, 0,0, 0,0,0,0
  };
  memcpy(root_dir, vol_entry, 32);
 8000850:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000854:	461d      	mov	r5, r3
 8000856:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 800085a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800085c:	6028      	str	r0, [r5, #0]
 800085e:	6069      	str	r1, [r5, #4]
 8000860:	60aa      	str	r2, [r5, #8]
 8000862:	60eb      	str	r3, [r5, #12]
 8000864:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000866:	6128      	str	r0, [r5, #16]
 8000868:	6169      	str	r1, [r5, #20]
 800086a:	61aa      	str	r2, [r5, #24]
 800086c:	61eb      	str	r3, [r5, #28]

  // (2) 파일 엔트리 "CONFIG.TXT" (Entry 1: 32~63 byte)
  uint8_t const file_entry[] = {
 800086e:	4b15      	ldr	r3, [pc, #84]	@ (80008c4 <init_disk_data+0x120>)
 8000870:	1d3c      	adds	r4, r7, #4
 8000872:	461d      	mov	r5, r3
 8000874:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000876:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000878:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800087c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    0,0,0,0,0,0,0,0,0,0,                                    // 예약
    0,0,0,0,                                                // 시간/날짜
    0x02, 0x00,                                             // 시작 클러스터 (2번)
    (uint8_t)strlen(DEFAULT_FILE_CONTENT), 0, 0, 0          // 파일 크기
  };
  memcpy(root_dir + 32, file_entry, 32);
 8000880:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000884:	3320      	adds	r3, #32
 8000886:	461d      	mov	r5, r3
 8000888:	1d3c      	adds	r4, r7, #4
 800088a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800088c:	6028      	str	r0, [r5, #0]
 800088e:	6069      	str	r1, [r5, #4]
 8000890:	60aa      	str	r2, [r5, #8]
 8000892:	60eb      	str	r3, [r5, #12]
 8000894:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000896:	6128      	str	r0, [r5, #16]
 8000898:	6169      	str	r1, [r5, #20]
 800089a:	61aa      	str	r2, [r5, #24]
 800089c:	61eb      	str	r3, [r5, #28]

  // 5. [LBA 4] 실제 데이터 영역 (Cluster 2)에 내용 쓰기
  // 여기가 파일의 실제 내용이 들어가는 곳입니다.
  memcpy(msc_disk[4], DEFAULT_FILE_CONTENT, strlen(DEFAULT_FILE_CONTENT));
 800089e:	2215      	movs	r2, #21
 80008a0:	4909      	ldr	r1, [pc, #36]	@ (80008c8 <init_disk_data+0x124>)
 80008a2:	480a      	ldr	r0, [pc, #40]	@ (80008cc <init_disk_data+0x128>)
 80008a4:	f008 fbbe 	bl	8009024 <memcpy>
}
 80008a8:	bf00      	nop
 80008aa:	3788      	adds	r7, #136	@ 0x88
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bdb0      	pop	{r4, r5, r7, pc}
 80008b0:	2000056c 	.word	0x2000056c
 80008b4:	08009070 	.word	0x08009070
 80008b8:	080090a8 	.word	0x080090a8
 80008bc:	20000b6c 	.word	0x20000b6c
 80008c0:	080090b0 	.word	0x080090b0
 80008c4:	080090d0 	.word	0x080090d0
 80008c8:	08009058 	.word	0x08009058
 80008cc:	20000d6c 	.word	0x20000d6c

080008d0 <check_usb_file_command>:

// LBA 4번(Cluster 2)이 CONFIG.TXT의 시작 위치임을 우리는 알고 있습니다.
// 복잡한 파일 시스템 파싱 없이, 그냥 배열 주소로 접근하면 됩니다.

void check_usb_file_command(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b082      	sub	sp, #8
 80008d4:	af00      	add	r7, sp, #0
  // 1. 데이터 영역 포인터 가져오기
  char* file_content = (char*)msc_disk[4];
 80008d6:	4b12      	ldr	r3, [pc, #72]	@ (8000920 <check_usb_file_command+0x50>)
 80008d8:	607b      	str	r3, [r7, #4]

  // 2. 내용 검색 (strstr 함수 사용)
  // 사용자가 메모장을 열고 "MODE=TURBO"라고 저장했는지 확인
  if (strstr(file_content, "MODE=TURBO") != NULL)
 80008da:	4912      	ldr	r1, [pc, #72]	@ (8000924 <check_usb_file_command+0x54>)
 80008dc:	6878      	ldr	r0, [r7, #4]
 80008de:	f008 fb66 	bl	8008fae <strstr>
 80008e2:	4603      	mov	r3, r0
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d005      	beq.n	80008f4 <check_usb_file_command+0x24>
  {
    // [터보 모드 동작]
    // 예: LED를 아주 빠르게 깜빡임
    // HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
    // HAL_Delay(100);
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80008e8:	2200      	movs	r2, #0
 80008ea:	2120      	movs	r1, #32
 80008ec:	480e      	ldr	r0, [pc, #56]	@ (8000928 <check_usb_file_command+0x58>)
 80008ee:	f000 fd6b 	bl	80013c8 <HAL_GPIO_WritePin>
  else
  {
    // 기본 동작
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
  }
}
 80008f2:	e011      	b.n	8000918 <check_usb_file_command+0x48>
  else if (strstr(file_content, "MODE=ECO") != NULL)
 80008f4:	490d      	ldr	r1, [pc, #52]	@ (800092c <check_usb_file_command+0x5c>)
 80008f6:	6878      	ldr	r0, [r7, #4]
 80008f8:	f008 fb59 	bl	8008fae <strstr>
 80008fc:	4603      	mov	r3, r0
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d005      	beq.n	800090e <check_usb_file_command+0x3e>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8000902:	2201      	movs	r2, #1
 8000904:	2120      	movs	r1, #32
 8000906:	4808      	ldr	r0, [pc, #32]	@ (8000928 <check_usb_file_command+0x58>)
 8000908:	f000 fd5e 	bl	80013c8 <HAL_GPIO_WritePin>
}
 800090c:	e004      	b.n	8000918 <check_usb_file_command+0x48>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800090e:	2200      	movs	r2, #0
 8000910:	2120      	movs	r1, #32
 8000912:	4805      	ldr	r0, [pc, #20]	@ (8000928 <check_usb_file_command+0x58>)
 8000914:	f000 fd58 	bl	80013c8 <HAL_GPIO_WritePin>
}
 8000918:	bf00      	nop
 800091a:	3708      	adds	r7, #8
 800091c:	46bd      	mov	sp, r7
 800091e:	bd80      	pop	{r7, pc}
 8000920:	20000d6c 	.word	0x20000d6c
 8000924:	080090f0 	.word	0x080090f0
 8000928:	40020000 	.word	0x40020000
 800092c:	080090fc 	.word	0x080090fc

08000930 <tud_msc_inquiry_cb>:
// TinyUSB Callbacks
// ---------------------------------------------------------

// Inquiry
void tud_msc_inquiry_cb(uint8_t lun, uint8_t vendor_id[8], uint8_t product_id[16], uint8_t product_rev[4])
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b084      	sub	sp, #16
 8000934:	af00      	add	r7, sp, #0
 8000936:	60b9      	str	r1, [r7, #8]
 8000938:	607a      	str	r2, [r7, #4]
 800093a:	603b      	str	r3, [r7, #0]
 800093c:	4603      	mov	r3, r0
 800093e:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  memcpy(vendor_id,  "STM32   ", 8);
 8000940:	2208      	movs	r2, #8
 8000942:	4909      	ldr	r1, [pc, #36]	@ (8000968 <tud_msc_inquiry_cb+0x38>)
 8000944:	68b8      	ldr	r0, [r7, #8]
 8000946:	f008 fb6d 	bl	8009024 <memcpy>
  memcpy(product_id, "RAM Disk        ", 16);
 800094a:	2210      	movs	r2, #16
 800094c:	4907      	ldr	r1, [pc, #28]	@ (800096c <tud_msc_inquiry_cb+0x3c>)
 800094e:	6878      	ldr	r0, [r7, #4]
 8000950:	f008 fb68 	bl	8009024 <memcpy>
  memcpy(product_rev, "1.0 ", 4);
 8000954:	2204      	movs	r2, #4
 8000956:	4906      	ldr	r1, [pc, #24]	@ (8000970 <tud_msc_inquiry_cb+0x40>)
 8000958:	6838      	ldr	r0, [r7, #0]
 800095a:	f008 fb63 	bl	8009024 <memcpy>
}
 800095e:	bf00      	nop
 8000960:	3710      	adds	r7, #16
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	08009108 	.word	0x08009108
 800096c:	08009114 	.word	0x08009114
 8000970:	08009128 	.word	0x08009128

08000974 <tud_msc_test_unit_ready_cb>:

// Ready Check
bool tud_msc_test_unit_ready_cb(uint8_t lun) { (void) lun; return true; }
 8000974:	b480      	push	{r7}
 8000976:	b083      	sub	sp, #12
 8000978:	af00      	add	r7, sp, #0
 800097a:	4603      	mov	r3, r0
 800097c:	71fb      	strb	r3, [r7, #7]
 800097e:	2301      	movs	r3, #1
 8000980:	4618      	mov	r0, r3
 8000982:	370c      	adds	r7, #12
 8000984:	46bd      	mov	sp, r7
 8000986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098a:	4770      	bx	lr

0800098c <tud_msc_capacity_cb>:

// Capacity
void tud_msc_capacity_cb(uint8_t lun, uint32_t* block_count, uint16_t* block_size)
{
 800098c:	b480      	push	{r7}
 800098e:	b085      	sub	sp, #20
 8000990:	af00      	add	r7, sp, #0
 8000992:	4603      	mov	r3, r0
 8000994:	60b9      	str	r1, [r7, #8]
 8000996:	607a      	str	r2, [r7, #4]
 8000998:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  *block_count = DISK_BLOCK_NUM;
 800099a:	68bb      	ldr	r3, [r7, #8]
 800099c:	2220      	movs	r2, #32
 800099e:	601a      	str	r2, [r3, #0]
  *block_size  = DISK_BLOCK_SIZE;
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80009a6:	801a      	strh	r2, [r3, #0]
}
 80009a8:	bf00      	nop
 80009aa:	3714      	adds	r7, #20
 80009ac:	46bd      	mov	sp, r7
 80009ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b2:	4770      	bx	lr

080009b4 <tud_msc_read10_cb>:

// READ (이제 배열에서 그냥 읽으면 됩니다!)
int32_t tud_msc_read10_cb(uint8_t lun, uint32_t lba, uint32_t offset, void* buffer, uint32_t bufsize)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b088      	sub	sp, #32
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	60b9      	str	r1, [r7, #8]
 80009bc:	607a      	str	r2, [r7, #4]
 80009be:	603b      	str	r3, [r7, #0]
 80009c0:	4603      	mov	r3, r0
 80009c2:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  uint8_t* ptr = (uint8_t*)buffer;
 80009c4:	683b      	ldr	r3, [r7, #0]
 80009c6:	61fb      	str	r3, [r7, #28]

  for (uint32_t i = 0; i < bufsize / 512; i++) {
 80009c8:	2300      	movs	r3, #0
 80009ca:	61bb      	str	r3, [r7, #24]
 80009cc:	e020      	b.n	8000a10 <tud_msc_read10_cb+0x5c>
    uint32_t current_lba = lba + i;
 80009ce:	68ba      	ldr	r2, [r7, #8]
 80009d0:	69bb      	ldr	r3, [r7, #24]
 80009d2:	4413      	add	r3, r2
 80009d4:	617b      	str	r3, [r7, #20]

    if (current_lba < DISK_BLOCK_NUM) {
 80009d6:	697b      	ldr	r3, [r7, #20]
 80009d8:	2b1f      	cmp	r3, #31
 80009da:	d80c      	bhi.n	80009f6 <tud_msc_read10_cb+0x42>
      memcpy(ptr, msc_disk[current_lba] + offset, 512);
 80009dc:	697b      	ldr	r3, [r7, #20]
 80009de:	025b      	lsls	r3, r3, #9
 80009e0:	4a10      	ldr	r2, [pc, #64]	@ (8000a24 <tud_msc_read10_cb+0x70>)
 80009e2:	441a      	add	r2, r3
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	4413      	add	r3, r2
 80009e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80009ec:	4619      	mov	r1, r3
 80009ee:	69f8      	ldr	r0, [r7, #28]
 80009f0:	f008 fb18 	bl	8009024 <memcpy>
 80009f4:	e005      	b.n	8000a02 <tud_msc_read10_cb+0x4e>
    } else {
      memset(ptr, 0, 512); // 범위 밖은 0 처리
 80009f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80009fa:	2100      	movs	r1, #0
 80009fc:	69f8      	ldr	r0, [r7, #28]
 80009fe:	f008 face 	bl	8008f9e <memset>
    }
    ptr += 512;
 8000a02:	69fb      	ldr	r3, [r7, #28]
 8000a04:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000a08:	61fb      	str	r3, [r7, #28]
  for (uint32_t i = 0; i < bufsize / 512; i++) {
 8000a0a:	69bb      	ldr	r3, [r7, #24]
 8000a0c:	3301      	adds	r3, #1
 8000a0e:	61bb      	str	r3, [r7, #24]
 8000a10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a12:	0a5b      	lsrs	r3, r3, #9
 8000a14:	69ba      	ldr	r2, [r7, #24]
 8000a16:	429a      	cmp	r2, r3
 8000a18:	d3d9      	bcc.n	80009ce <tud_msc_read10_cb+0x1a>
  }
  return bufsize;
 8000a1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	3720      	adds	r7, #32
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	2000056c 	.word	0x2000056c

08000a28 <tud_msc_write10_cb>:

// WRITE (이제 배열에 쓰면 됩니다!)
int32_t tud_msc_write10_cb(uint8_t lun, uint32_t lba, uint32_t offset, uint8_t* buffer, uint32_t bufsize)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b088      	sub	sp, #32
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	60b9      	str	r1, [r7, #8]
 8000a30:	607a      	str	r2, [r7, #4]
 8000a32:	603b      	str	r3, [r7, #0]
 8000a34:	4603      	mov	r3, r0
 8000a36:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  uint8_t* ptr = (uint8_t*)buffer;
 8000a38:	683b      	ldr	r3, [r7, #0]
 8000a3a:	61fb      	str	r3, [r7, #28]

  for (uint32_t i = 0; i < bufsize / 512; i++) {
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	61bb      	str	r3, [r7, #24]
 8000a40:	e019      	b.n	8000a76 <tud_msc_write10_cb+0x4e>
    uint32_t current_lba = lba + i;
 8000a42:	68ba      	ldr	r2, [r7, #8]
 8000a44:	69bb      	ldr	r3, [r7, #24]
 8000a46:	4413      	add	r3, r2
 8000a48:	617b      	str	r3, [r7, #20]

    if (current_lba < DISK_BLOCK_NUM) {
 8000a4a:	697b      	ldr	r3, [r7, #20]
 8000a4c:	2b1f      	cmp	r3, #31
 8000a4e:	d80b      	bhi.n	8000a68 <tud_msc_write10_cb+0x40>
      memcpy(msc_disk[current_lba] + offset, ptr, 512);
 8000a50:	697b      	ldr	r3, [r7, #20]
 8000a52:	025b      	lsls	r3, r3, #9
 8000a54:	4a0d      	ldr	r2, [pc, #52]	@ (8000a8c <tud_msc_write10_cb+0x64>)
 8000a56:	441a      	add	r2, r3
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	4413      	add	r3, r2
 8000a5c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a60:	69f9      	ldr	r1, [r7, #28]
 8000a62:	4618      	mov	r0, r3
 8000a64:	f008 fade 	bl	8009024 <memcpy>
    }
    ptr += 512;
 8000a68:	69fb      	ldr	r3, [r7, #28]
 8000a6a:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000a6e:	61fb      	str	r3, [r7, #28]
  for (uint32_t i = 0; i < bufsize / 512; i++) {
 8000a70:	69bb      	ldr	r3, [r7, #24]
 8000a72:	3301      	adds	r3, #1
 8000a74:	61bb      	str	r3, [r7, #24]
 8000a76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a78:	0a5b      	lsrs	r3, r3, #9
 8000a7a:	69ba      	ldr	r2, [r7, #24]
 8000a7c:	429a      	cmp	r2, r3
 8000a7e:	d3e0      	bcc.n	8000a42 <tud_msc_write10_cb+0x1a>
  }
  return bufsize;
 8000a80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 8000a82:	4618      	mov	r0, r3
 8000a84:	3720      	adds	r7, #32
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	2000056c 	.word	0x2000056c

08000a90 <tud_msc_scsi_cb>:

// SCSI
int32_t tud_msc_scsi_cb(uint8_t lun, uint8_t const scsi_cmd[16], void* buffer, uint16_t bufsize)
{
 8000a90:	b480      	push	{r7}
 8000a92:	b085      	sub	sp, #20
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	60b9      	str	r1, [r7, #8]
 8000a98:	607a      	str	r2, [r7, #4]
 8000a9a:	461a      	mov	r2, r3
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	73fb      	strb	r3, [r7, #15]
 8000aa0:	4613      	mov	r3, r2
 8000aa2:	81bb      	strh	r3, [r7, #12]
  (void) lun; (void) scsi_cmd; (void) buffer; (void) bufsize;
  return -1;
 8000aa4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	3714      	adds	r7, #20
 8000aac:	46bd      	mov	sp, r7
 8000aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab2:	4770      	bx	lr

08000ab4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b082      	sub	sp, #8
 8000ab8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aba:	2300      	movs	r3, #0
 8000abc:	607b      	str	r3, [r7, #4]
 8000abe:	4b10      	ldr	r3, [pc, #64]	@ (8000b00 <HAL_MspInit+0x4c>)
 8000ac0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ac2:	4a0f      	ldr	r2, [pc, #60]	@ (8000b00 <HAL_MspInit+0x4c>)
 8000ac4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ac8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000aca:	4b0d      	ldr	r3, [pc, #52]	@ (8000b00 <HAL_MspInit+0x4c>)
 8000acc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ace:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ad2:	607b      	str	r3, [r7, #4]
 8000ad4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	603b      	str	r3, [r7, #0]
 8000ada:	4b09      	ldr	r3, [pc, #36]	@ (8000b00 <HAL_MspInit+0x4c>)
 8000adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ade:	4a08      	ldr	r2, [pc, #32]	@ (8000b00 <HAL_MspInit+0x4c>)
 8000ae0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ae4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ae6:	4b06      	ldr	r3, [pc, #24]	@ (8000b00 <HAL_MspInit+0x4c>)
 8000ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000aee:	603b      	str	r3, [r7, #0]
 8000af0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000af2:	2007      	movs	r0, #7
 8000af4:	f000 faa2 	bl	800103c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000af8:	bf00      	nop
 8000afa:	3708      	adds	r7, #8
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	40023800 	.word	0x40023800

08000b04 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b08a      	sub	sp, #40	@ 0x28
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b0c:	f107 0314 	add.w	r3, r7, #20
 8000b10:	2200      	movs	r2, #0
 8000b12:	601a      	str	r2, [r3, #0]
 8000b14:	605a      	str	r2, [r3, #4]
 8000b16:	609a      	str	r2, [r3, #8]
 8000b18:	60da      	str	r2, [r3, #12]
 8000b1a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	4a19      	ldr	r2, [pc, #100]	@ (8000b88 <HAL_UART_MspInit+0x84>)
 8000b22:	4293      	cmp	r3, r2
 8000b24:	d12b      	bne.n	8000b7e <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b26:	2300      	movs	r3, #0
 8000b28:	613b      	str	r3, [r7, #16]
 8000b2a:	4b18      	ldr	r3, [pc, #96]	@ (8000b8c <HAL_UART_MspInit+0x88>)
 8000b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b2e:	4a17      	ldr	r2, [pc, #92]	@ (8000b8c <HAL_UART_MspInit+0x88>)
 8000b30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b34:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b36:	4b15      	ldr	r3, [pc, #84]	@ (8000b8c <HAL_UART_MspInit+0x88>)
 8000b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b3e:	613b      	str	r3, [r7, #16]
 8000b40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b42:	2300      	movs	r3, #0
 8000b44:	60fb      	str	r3, [r7, #12]
 8000b46:	4b11      	ldr	r3, [pc, #68]	@ (8000b8c <HAL_UART_MspInit+0x88>)
 8000b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b4a:	4a10      	ldr	r2, [pc, #64]	@ (8000b8c <HAL_UART_MspInit+0x88>)
 8000b4c:	f043 0301 	orr.w	r3, r3, #1
 8000b50:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b52:	4b0e      	ldr	r3, [pc, #56]	@ (8000b8c <HAL_UART_MspInit+0x88>)
 8000b54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b56:	f003 0301 	and.w	r3, r3, #1
 8000b5a:	60fb      	str	r3, [r7, #12]
 8000b5c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000b5e:	230c      	movs	r3, #12
 8000b60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b62:	2302      	movs	r3, #2
 8000b64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b66:	2300      	movs	r3, #0
 8000b68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b6a:	2303      	movs	r3, #3
 8000b6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b6e:	2307      	movs	r3, #7
 8000b70:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b72:	f107 0314 	add.w	r3, r7, #20
 8000b76:	4619      	mov	r1, r3
 8000b78:	4805      	ldr	r0, [pc, #20]	@ (8000b90 <HAL_UART_MspInit+0x8c>)
 8000b7a:	f000 faa1 	bl	80010c0 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000b7e:	bf00      	nop
 8000b80:	3728      	adds	r7, #40	@ 0x28
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	40004400 	.word	0x40004400
 8000b8c:	40023800 	.word	0x40023800
 8000b90:	40020000 	.word	0x40020000

08000b94 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b08a      	sub	sp, #40	@ 0x28
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b9c:	f107 0314 	add.w	r3, r7, #20
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	601a      	str	r2, [r3, #0]
 8000ba4:	605a      	str	r2, [r3, #4]
 8000ba6:	609a      	str	r2, [r3, #8]
 8000ba8:	60da      	str	r2, [r3, #12]
 8000baa:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000bb4:	d13a      	bne.n	8000c2c <HAL_PCD_MspInit+0x98>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	613b      	str	r3, [r7, #16]
 8000bba:	4b1e      	ldr	r3, [pc, #120]	@ (8000c34 <HAL_PCD_MspInit+0xa0>)
 8000bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bbe:	4a1d      	ldr	r2, [pc, #116]	@ (8000c34 <HAL_PCD_MspInit+0xa0>)
 8000bc0:	f043 0301 	orr.w	r3, r3, #1
 8000bc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bc6:	4b1b      	ldr	r3, [pc, #108]	@ (8000c34 <HAL_PCD_MspInit+0xa0>)
 8000bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bca:	f003 0301 	and.w	r3, r3, #1
 8000bce:	613b      	str	r3, [r7, #16]
 8000bd0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000bd2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000bd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bd8:	2302      	movs	r3, #2
 8000bda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000be0:	2303      	movs	r3, #3
 8000be2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000be4:	230a      	movs	r3, #10
 8000be6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000be8:	f107 0314 	add.w	r3, r7, #20
 8000bec:	4619      	mov	r1, r3
 8000bee:	4812      	ldr	r0, [pc, #72]	@ (8000c38 <HAL_PCD_MspInit+0xa4>)
 8000bf0:	f000 fa66 	bl	80010c0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000bf4:	4b0f      	ldr	r3, [pc, #60]	@ (8000c34 <HAL_PCD_MspInit+0xa0>)
 8000bf6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000bf8:	4a0e      	ldr	r2, [pc, #56]	@ (8000c34 <HAL_PCD_MspInit+0xa0>)
 8000bfa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000bfe:	6353      	str	r3, [r2, #52]	@ 0x34
 8000c00:	2300      	movs	r3, #0
 8000c02:	60fb      	str	r3, [r7, #12]
 8000c04:	4b0b      	ldr	r3, [pc, #44]	@ (8000c34 <HAL_PCD_MspInit+0xa0>)
 8000c06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c08:	4a0a      	ldr	r2, [pc, #40]	@ (8000c34 <HAL_PCD_MspInit+0xa0>)
 8000c0a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c0e:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c10:	4b08      	ldr	r3, [pc, #32]	@ (8000c34 <HAL_PCD_MspInit+0xa0>)
 8000c12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c14:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c18:	60fb      	str	r3, [r7, #12]
 8000c1a:	68fb      	ldr	r3, [r7, #12]
    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	2100      	movs	r1, #0
 8000c20:	2043      	movs	r0, #67	@ 0x43
 8000c22:	f000 fa16 	bl	8001052 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8000c26:	2043      	movs	r0, #67	@ 0x43
 8000c28:	f000 fa2f 	bl	800108a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8000c2c:	bf00      	nop
 8000c2e:	3728      	adds	r7, #40	@ 0x28
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}
 8000c34:	40023800 	.word	0x40023800
 8000c38:	40020000 	.word	0x40020000

08000c3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c40:	bf00      	nop
 8000c42:	e7fd      	b.n	8000c40 <NMI_Handler+0x4>

08000c44 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c44:	b480      	push	{r7}
 8000c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c48:	bf00      	nop
 8000c4a:	e7fd      	b.n	8000c48 <HardFault_Handler+0x4>

08000c4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c50:	bf00      	nop
 8000c52:	e7fd      	b.n	8000c50 <MemManage_Handler+0x4>

08000c54 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c58:	bf00      	nop
 8000c5a:	e7fd      	b.n	8000c58 <BusFault_Handler+0x4>

08000c5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c60:	bf00      	nop
 8000c62:	e7fd      	b.n	8000c60 <UsageFault_Handler+0x4>

08000c64 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c64:	b480      	push	{r7}
 8000c66:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c68:	bf00      	nop
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c70:	4770      	bx	lr

08000c72 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c72:	b480      	push	{r7}
 8000c74:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c76:	bf00      	nop
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7e:	4770      	bx	lr

08000c80 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c84:	bf00      	nop
 8000c86:	46bd      	mov	sp, r7
 8000c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8c:	4770      	bx	lr

08000c8e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c8e:	b580      	push	{r7, lr}
 8000c90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c92:	f000 f8bf 	bl	8000e14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c96:	bf00      	nop
 8000c98:	bd80      	pop	{r7, pc}

08000c9a <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000c9a:	b580      	push	{r7, lr}
 8000c9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */
	tud_int_handler(0);
 8000c9e:	2000      	movs	r0, #0
 8000ca0:	f007 fc02 	bl	80084a8 <dcd_int_handler>
	return;
 8000ca4:	bf00      	nop
  /* USER CODE END OTG_FS_IRQn 0 */
	HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000ca6:	bd80      	pop	{r7, pc}

08000ca8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cac:	4b06      	ldr	r3, [pc, #24]	@ (8000cc8 <SystemInit+0x20>)
 8000cae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000cb2:	4a05      	ldr	r2, [pc, #20]	@ (8000cc8 <SystemInit+0x20>)
 8000cb4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000cb8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cbc:	bf00      	nop
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop
 8000cc8:	e000ed00 	.word	0xe000ed00

08000ccc <tud_descriptor_device_cb>:
    .iSerialNumber      = 0x03,

    .bNumConfigurations = 0x01
};

uint8_t const * tud_descriptor_device_cb(void) { return (uint8_t const *) &desc_device; }
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
 8000cd0:	4b02      	ldr	r3, [pc, #8]	@ (8000cdc <tud_descriptor_device_cb+0x10>)
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cda:	4770      	bx	lr
 8000cdc:	08009148 	.word	0x08009148

08000ce0 <tud_descriptor_configuration_cb>:

  // MSC Interface
  TUD_MSC_DESCRIPTOR(ITF_NUM_MSC, 0, EPNUM_MSC_OUT, EPNUM_MSC_IN, 64),
};

uint8_t const * tud_descriptor_configuration_cb(uint8_t index) {
 8000ce0:	b480      	push	{r7}
 8000ce2:	b083      	sub	sp, #12
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	71fb      	strb	r3, [r7, #7]
  (void) index;
  return desc_configuration;
 8000cea:	4b03      	ldr	r3, [pc, #12]	@ (8000cf8 <tud_descriptor_configuration_cb+0x18>)
}
 8000cec:	4618      	mov	r0, r3
 8000cee:	370c      	adds	r7, #12
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf6:	4770      	bx	lr
 8000cf8:	0800915c 	.word	0x0800915c

08000cfc <tud_descriptor_string_cb>:

// 3. String Descriptor (생략하면 코드가 너무 길어지니 일단 NULL 처리하거나 기본만)
uint16_t const* tud_descriptor_string_cb(uint8_t index, uint16_t langid) {
 8000cfc:	b480      	push	{r7}
 8000cfe:	b083      	sub	sp, #12
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	4603      	mov	r3, r0
 8000d04:	460a      	mov	r2, r1
 8000d06:	71fb      	strb	r3, [r7, #7]
 8000d08:	4613      	mov	r3, r2
 8000d0a:	80bb      	strh	r3, [r7, #4]
  (void) index; (void) langid;
  return NULL; // 문자열 없어도 동작은 합니다.
 8000d0c:	2300      	movs	r3, #0
}
 8000d0e:	4618      	mov	r0, r3
 8000d10:	370c      	adds	r7, #12
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr
	...

08000d1c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d1c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d54 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000d20:	f7ff ffc2 	bl	8000ca8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d24:	480c      	ldr	r0, [pc, #48]	@ (8000d58 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d26:	490d      	ldr	r1, [pc, #52]	@ (8000d5c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d28:	4a0d      	ldr	r2, [pc, #52]	@ (8000d60 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d2c:	e002      	b.n	8000d34 <LoopCopyDataInit>

08000d2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d32:	3304      	adds	r3, #4

08000d34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d38:	d3f9      	bcc.n	8000d2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d3a:	4a0a      	ldr	r2, [pc, #40]	@ (8000d64 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d3c:	4c0a      	ldr	r4, [pc, #40]	@ (8000d68 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d40:	e001      	b.n	8000d46 <LoopFillZerobss>

08000d42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d44:	3204      	adds	r2, #4

08000d46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d48:	d3fb      	bcc.n	8000d42 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d4a:	f008 f947 	bl	8008fdc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d4e:	f7ff fbd9 	bl	8000504 <main>
  bx  lr    
 8000d52:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d54:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d5c:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 8000d60:	080091d0 	.word	0x080091d0
  ldr r2, =_sbss
 8000d64:	20000024 	.word	0x20000024
  ldr r4, =_ebss
 8000d68:	20004994 	.word	0x20004994

08000d6c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d6c:	e7fe      	b.n	8000d6c <ADC_IRQHandler>
	...

08000d70 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d74:	4b0e      	ldr	r3, [pc, #56]	@ (8000db0 <HAL_Init+0x40>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	4a0d      	ldr	r2, [pc, #52]	@ (8000db0 <HAL_Init+0x40>)
 8000d7a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d7e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d80:	4b0b      	ldr	r3, [pc, #44]	@ (8000db0 <HAL_Init+0x40>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	4a0a      	ldr	r2, [pc, #40]	@ (8000db0 <HAL_Init+0x40>)
 8000d86:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000d8a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d8c:	4b08      	ldr	r3, [pc, #32]	@ (8000db0 <HAL_Init+0x40>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	4a07      	ldr	r2, [pc, #28]	@ (8000db0 <HAL_Init+0x40>)
 8000d92:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d96:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d98:	2003      	movs	r0, #3
 8000d9a:	f000 f94f 	bl	800103c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d9e:	2000      	movs	r0, #0
 8000da0:	f000 f808 	bl	8000db4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000da4:	f7ff fe86 	bl	8000ab4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000da8:	2300      	movs	r3, #0
}
 8000daa:	4618      	mov	r0, r3
 8000dac:	bd80      	pop	{r7, pc}
 8000dae:	bf00      	nop
 8000db0:	40023c00 	.word	0x40023c00

08000db4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b082      	sub	sp, #8
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000dbc:	4b12      	ldr	r3, [pc, #72]	@ (8000e08 <HAL_InitTick+0x54>)
 8000dbe:	681a      	ldr	r2, [r3, #0]
 8000dc0:	4b12      	ldr	r3, [pc, #72]	@ (8000e0c <HAL_InitTick+0x58>)
 8000dc2:	781b      	ldrb	r3, [r3, #0]
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000dca:	fbb3 f3f1 	udiv	r3, r3, r1
 8000dce:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f000 f967 	bl	80010a6 <HAL_SYSTICK_Config>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d001      	beq.n	8000de2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000dde:	2301      	movs	r3, #1
 8000de0:	e00e      	b.n	8000e00 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	2b0f      	cmp	r3, #15
 8000de6:	d80a      	bhi.n	8000dfe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000de8:	2200      	movs	r2, #0
 8000dea:	6879      	ldr	r1, [r7, #4]
 8000dec:	f04f 30ff 	mov.w	r0, #4294967295
 8000df0:	f000 f92f 	bl	8001052 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000df4:	4a06      	ldr	r2, [pc, #24]	@ (8000e10 <HAL_InitTick+0x5c>)
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	e000      	b.n	8000e00 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000dfe:	2301      	movs	r3, #1
}
 8000e00:	4618      	mov	r0, r3
 8000e02:	3708      	adds	r7, #8
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	20000000 	.word	0x20000000
 8000e0c:	20000008 	.word	0x20000008
 8000e10:	20000004 	.word	0x20000004

08000e14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e14:	b480      	push	{r7}
 8000e16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e18:	4b06      	ldr	r3, [pc, #24]	@ (8000e34 <HAL_IncTick+0x20>)
 8000e1a:	781b      	ldrb	r3, [r3, #0]
 8000e1c:	461a      	mov	r2, r3
 8000e1e:	4b06      	ldr	r3, [pc, #24]	@ (8000e38 <HAL_IncTick+0x24>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	4413      	add	r3, r2
 8000e24:	4a04      	ldr	r2, [pc, #16]	@ (8000e38 <HAL_IncTick+0x24>)
 8000e26:	6013      	str	r3, [r2, #0]
}
 8000e28:	bf00      	nop
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e30:	4770      	bx	lr
 8000e32:	bf00      	nop
 8000e34:	20000008 	.word	0x20000008
 8000e38:	2000456c 	.word	0x2000456c

08000e3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
  return uwTick;
 8000e40:	4b03      	ldr	r3, [pc, #12]	@ (8000e50 <HAL_GetTick+0x14>)
 8000e42:	681b      	ldr	r3, [r3, #0]
}
 8000e44:	4618      	mov	r0, r3
 8000e46:	46bd      	mov	sp, r7
 8000e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop
 8000e50:	2000456c 	.word	0x2000456c

08000e54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b084      	sub	sp, #16
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e5c:	f7ff ffee 	bl	8000e3c <HAL_GetTick>
 8000e60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e66:	68fb      	ldr	r3, [r7, #12]
 8000e68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e6c:	d005      	beq.n	8000e7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e6e:	4b0a      	ldr	r3, [pc, #40]	@ (8000e98 <HAL_Delay+0x44>)
 8000e70:	781b      	ldrb	r3, [r3, #0]
 8000e72:	461a      	mov	r2, r3
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	4413      	add	r3, r2
 8000e78:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e7a:	bf00      	nop
 8000e7c:	f7ff ffde 	bl	8000e3c <HAL_GetTick>
 8000e80:	4602      	mov	r2, r0
 8000e82:	68bb      	ldr	r3, [r7, #8]
 8000e84:	1ad3      	subs	r3, r2, r3
 8000e86:	68fa      	ldr	r2, [r7, #12]
 8000e88:	429a      	cmp	r2, r3
 8000e8a:	d8f7      	bhi.n	8000e7c <HAL_Delay+0x28>
  {
  }
}
 8000e8c:	bf00      	nop
 8000e8e:	bf00      	nop
 8000e90:	3710      	adds	r7, #16
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	bf00      	nop
 8000e98:	20000008 	.word	0x20000008

08000e9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b085      	sub	sp, #20
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	f003 0307 	and.w	r3, r3, #7
 8000eaa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000eac:	4b0c      	ldr	r3, [pc, #48]	@ (8000ee0 <__NVIC_SetPriorityGrouping+0x44>)
 8000eae:	68db      	ldr	r3, [r3, #12]
 8000eb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000eb2:	68ba      	ldr	r2, [r7, #8]
 8000eb4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000eb8:	4013      	ands	r3, r2
 8000eba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ec0:	68bb      	ldr	r3, [r7, #8]
 8000ec2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ec4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ec8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ecc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ece:	4a04      	ldr	r2, [pc, #16]	@ (8000ee0 <__NVIC_SetPriorityGrouping+0x44>)
 8000ed0:	68bb      	ldr	r3, [r7, #8]
 8000ed2:	60d3      	str	r3, [r2, #12]
}
 8000ed4:	bf00      	nop
 8000ed6:	3714      	adds	r7, #20
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ede:	4770      	bx	lr
 8000ee0:	e000ed00 	.word	0xe000ed00

08000ee4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ee8:	4b04      	ldr	r3, [pc, #16]	@ (8000efc <__NVIC_GetPriorityGrouping+0x18>)
 8000eea:	68db      	ldr	r3, [r3, #12]
 8000eec:	0a1b      	lsrs	r3, r3, #8
 8000eee:	f003 0307 	and.w	r3, r3, #7
}
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efa:	4770      	bx	lr
 8000efc:	e000ed00 	.word	0xe000ed00

08000f00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b083      	sub	sp, #12
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	4603      	mov	r3, r0
 8000f08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	db0b      	blt.n	8000f2a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f12:	79fb      	ldrb	r3, [r7, #7]
 8000f14:	f003 021f 	and.w	r2, r3, #31
 8000f18:	4907      	ldr	r1, [pc, #28]	@ (8000f38 <__NVIC_EnableIRQ+0x38>)
 8000f1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f1e:	095b      	lsrs	r3, r3, #5
 8000f20:	2001      	movs	r0, #1
 8000f22:	fa00 f202 	lsl.w	r2, r0, r2
 8000f26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000f2a:	bf00      	nop
 8000f2c:	370c      	adds	r7, #12
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop
 8000f38:	e000e100 	.word	0xe000e100

08000f3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	b083      	sub	sp, #12
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	4603      	mov	r3, r0
 8000f44:	6039      	str	r1, [r7, #0]
 8000f46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	db0a      	blt.n	8000f66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	b2da      	uxtb	r2, r3
 8000f54:	490c      	ldr	r1, [pc, #48]	@ (8000f88 <__NVIC_SetPriority+0x4c>)
 8000f56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f5a:	0112      	lsls	r2, r2, #4
 8000f5c:	b2d2      	uxtb	r2, r2
 8000f5e:	440b      	add	r3, r1
 8000f60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f64:	e00a      	b.n	8000f7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	b2da      	uxtb	r2, r3
 8000f6a:	4908      	ldr	r1, [pc, #32]	@ (8000f8c <__NVIC_SetPriority+0x50>)
 8000f6c:	79fb      	ldrb	r3, [r7, #7]
 8000f6e:	f003 030f 	and.w	r3, r3, #15
 8000f72:	3b04      	subs	r3, #4
 8000f74:	0112      	lsls	r2, r2, #4
 8000f76:	b2d2      	uxtb	r2, r2
 8000f78:	440b      	add	r3, r1
 8000f7a:	761a      	strb	r2, [r3, #24]
}
 8000f7c:	bf00      	nop
 8000f7e:	370c      	adds	r7, #12
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr
 8000f88:	e000e100 	.word	0xe000e100
 8000f8c:	e000ed00 	.word	0xe000ed00

08000f90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f90:	b480      	push	{r7}
 8000f92:	b089      	sub	sp, #36	@ 0x24
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	60f8      	str	r0, [r7, #12]
 8000f98:	60b9      	str	r1, [r7, #8]
 8000f9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	f003 0307 	and.w	r3, r3, #7
 8000fa2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fa4:	69fb      	ldr	r3, [r7, #28]
 8000fa6:	f1c3 0307 	rsb	r3, r3, #7
 8000faa:	2b04      	cmp	r3, #4
 8000fac:	bf28      	it	cs
 8000fae:	2304      	movcs	r3, #4
 8000fb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fb2:	69fb      	ldr	r3, [r7, #28]
 8000fb4:	3304      	adds	r3, #4
 8000fb6:	2b06      	cmp	r3, #6
 8000fb8:	d902      	bls.n	8000fc0 <NVIC_EncodePriority+0x30>
 8000fba:	69fb      	ldr	r3, [r7, #28]
 8000fbc:	3b03      	subs	r3, #3
 8000fbe:	e000      	b.n	8000fc2 <NVIC_EncodePriority+0x32>
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fc4:	f04f 32ff 	mov.w	r2, #4294967295
 8000fc8:	69bb      	ldr	r3, [r7, #24]
 8000fca:	fa02 f303 	lsl.w	r3, r2, r3
 8000fce:	43da      	mvns	r2, r3
 8000fd0:	68bb      	ldr	r3, [r7, #8]
 8000fd2:	401a      	ands	r2, r3
 8000fd4:	697b      	ldr	r3, [r7, #20]
 8000fd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fd8:	f04f 31ff 	mov.w	r1, #4294967295
 8000fdc:	697b      	ldr	r3, [r7, #20]
 8000fde:	fa01 f303 	lsl.w	r3, r1, r3
 8000fe2:	43d9      	mvns	r1, r3
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fe8:	4313      	orrs	r3, r2
         );
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	3724      	adds	r7, #36	@ 0x24
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff4:	4770      	bx	lr
	...

08000ff8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	3b01      	subs	r3, #1
 8001004:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001008:	d301      	bcc.n	800100e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800100a:	2301      	movs	r3, #1
 800100c:	e00f      	b.n	800102e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800100e:	4a0a      	ldr	r2, [pc, #40]	@ (8001038 <SysTick_Config+0x40>)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	3b01      	subs	r3, #1
 8001014:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001016:	210f      	movs	r1, #15
 8001018:	f04f 30ff 	mov.w	r0, #4294967295
 800101c:	f7ff ff8e 	bl	8000f3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001020:	4b05      	ldr	r3, [pc, #20]	@ (8001038 <SysTick_Config+0x40>)
 8001022:	2200      	movs	r2, #0
 8001024:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001026:	4b04      	ldr	r3, [pc, #16]	@ (8001038 <SysTick_Config+0x40>)
 8001028:	2207      	movs	r2, #7
 800102a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800102c:	2300      	movs	r3, #0
}
 800102e:	4618      	mov	r0, r3
 8001030:	3708      	adds	r7, #8
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	e000e010 	.word	0xe000e010

0800103c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001044:	6878      	ldr	r0, [r7, #4]
 8001046:	f7ff ff29 	bl	8000e9c <__NVIC_SetPriorityGrouping>
}
 800104a:	bf00      	nop
 800104c:	3708      	adds	r7, #8
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}

08001052 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001052:	b580      	push	{r7, lr}
 8001054:	b086      	sub	sp, #24
 8001056:	af00      	add	r7, sp, #0
 8001058:	4603      	mov	r3, r0
 800105a:	60b9      	str	r1, [r7, #8]
 800105c:	607a      	str	r2, [r7, #4]
 800105e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001060:	2300      	movs	r3, #0
 8001062:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001064:	f7ff ff3e 	bl	8000ee4 <__NVIC_GetPriorityGrouping>
 8001068:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800106a:	687a      	ldr	r2, [r7, #4]
 800106c:	68b9      	ldr	r1, [r7, #8]
 800106e:	6978      	ldr	r0, [r7, #20]
 8001070:	f7ff ff8e 	bl	8000f90 <NVIC_EncodePriority>
 8001074:	4602      	mov	r2, r0
 8001076:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800107a:	4611      	mov	r1, r2
 800107c:	4618      	mov	r0, r3
 800107e:	f7ff ff5d 	bl	8000f3c <__NVIC_SetPriority>
}
 8001082:	bf00      	nop
 8001084:	3718      	adds	r7, #24
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}

0800108a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800108a:	b580      	push	{r7, lr}
 800108c:	b082      	sub	sp, #8
 800108e:	af00      	add	r7, sp, #0
 8001090:	4603      	mov	r3, r0
 8001092:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001094:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001098:	4618      	mov	r0, r3
 800109a:	f7ff ff31 	bl	8000f00 <__NVIC_EnableIRQ>
}
 800109e:	bf00      	nop
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}

080010a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010a6:	b580      	push	{r7, lr}
 80010a8:	b082      	sub	sp, #8
 80010aa:	af00      	add	r7, sp, #0
 80010ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010ae:	6878      	ldr	r0, [r7, #4]
 80010b0:	f7ff ffa2 	bl	8000ff8 <SysTick_Config>
 80010b4:	4603      	mov	r3, r0
}
 80010b6:	4618      	mov	r0, r3
 80010b8:	3708      	adds	r7, #8
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
	...

080010c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b089      	sub	sp, #36	@ 0x24
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80010ca:	2300      	movs	r3, #0
 80010cc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80010ce:	2300      	movs	r3, #0
 80010d0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80010d2:	2300      	movs	r3, #0
 80010d4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010d6:	2300      	movs	r3, #0
 80010d8:	61fb      	str	r3, [r7, #28]
 80010da:	e159      	b.n	8001390 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80010dc:	2201      	movs	r2, #1
 80010de:	69fb      	ldr	r3, [r7, #28]
 80010e0:	fa02 f303 	lsl.w	r3, r2, r3
 80010e4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	697a      	ldr	r2, [r7, #20]
 80010ec:	4013      	ands	r3, r2
 80010ee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80010f0:	693a      	ldr	r2, [r7, #16]
 80010f2:	697b      	ldr	r3, [r7, #20]
 80010f4:	429a      	cmp	r2, r3
 80010f6:	f040 8148 	bne.w	800138a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80010fa:	683b      	ldr	r3, [r7, #0]
 80010fc:	685b      	ldr	r3, [r3, #4]
 80010fe:	f003 0303 	and.w	r3, r3, #3
 8001102:	2b01      	cmp	r3, #1
 8001104:	d005      	beq.n	8001112 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800110e:	2b02      	cmp	r3, #2
 8001110:	d130      	bne.n	8001174 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	689b      	ldr	r3, [r3, #8]
 8001116:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001118:	69fb      	ldr	r3, [r7, #28]
 800111a:	005b      	lsls	r3, r3, #1
 800111c:	2203      	movs	r2, #3
 800111e:	fa02 f303 	lsl.w	r3, r2, r3
 8001122:	43db      	mvns	r3, r3
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	4013      	ands	r3, r2
 8001128:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	68da      	ldr	r2, [r3, #12]
 800112e:	69fb      	ldr	r3, [r7, #28]
 8001130:	005b      	lsls	r3, r3, #1
 8001132:	fa02 f303 	lsl.w	r3, r2, r3
 8001136:	69ba      	ldr	r2, [r7, #24]
 8001138:	4313      	orrs	r3, r2
 800113a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	69ba      	ldr	r2, [r7, #24]
 8001140:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	685b      	ldr	r3, [r3, #4]
 8001146:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001148:	2201      	movs	r2, #1
 800114a:	69fb      	ldr	r3, [r7, #28]
 800114c:	fa02 f303 	lsl.w	r3, r2, r3
 8001150:	43db      	mvns	r3, r3
 8001152:	69ba      	ldr	r2, [r7, #24]
 8001154:	4013      	ands	r3, r2
 8001156:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	091b      	lsrs	r3, r3, #4
 800115e:	f003 0201 	and.w	r2, r3, #1
 8001162:	69fb      	ldr	r3, [r7, #28]
 8001164:	fa02 f303 	lsl.w	r3, r2, r3
 8001168:	69ba      	ldr	r2, [r7, #24]
 800116a:	4313      	orrs	r3, r2
 800116c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	69ba      	ldr	r2, [r7, #24]
 8001172:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	685b      	ldr	r3, [r3, #4]
 8001178:	f003 0303 	and.w	r3, r3, #3
 800117c:	2b03      	cmp	r3, #3
 800117e:	d017      	beq.n	80011b0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	68db      	ldr	r3, [r3, #12]
 8001184:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001186:	69fb      	ldr	r3, [r7, #28]
 8001188:	005b      	lsls	r3, r3, #1
 800118a:	2203      	movs	r2, #3
 800118c:	fa02 f303 	lsl.w	r3, r2, r3
 8001190:	43db      	mvns	r3, r3
 8001192:	69ba      	ldr	r2, [r7, #24]
 8001194:	4013      	ands	r3, r2
 8001196:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	689a      	ldr	r2, [r3, #8]
 800119c:	69fb      	ldr	r3, [r7, #28]
 800119e:	005b      	lsls	r3, r3, #1
 80011a0:	fa02 f303 	lsl.w	r3, r2, r3
 80011a4:	69ba      	ldr	r2, [r7, #24]
 80011a6:	4313      	orrs	r3, r2
 80011a8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	69ba      	ldr	r2, [r7, #24]
 80011ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	f003 0303 	and.w	r3, r3, #3
 80011b8:	2b02      	cmp	r3, #2
 80011ba:	d123      	bne.n	8001204 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80011bc:	69fb      	ldr	r3, [r7, #28]
 80011be:	08da      	lsrs	r2, r3, #3
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	3208      	adds	r2, #8
 80011c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80011ca:	69fb      	ldr	r3, [r7, #28]
 80011cc:	f003 0307 	and.w	r3, r3, #7
 80011d0:	009b      	lsls	r3, r3, #2
 80011d2:	220f      	movs	r2, #15
 80011d4:	fa02 f303 	lsl.w	r3, r2, r3
 80011d8:	43db      	mvns	r3, r3
 80011da:	69ba      	ldr	r2, [r7, #24]
 80011dc:	4013      	ands	r3, r2
 80011de:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	691a      	ldr	r2, [r3, #16]
 80011e4:	69fb      	ldr	r3, [r7, #28]
 80011e6:	f003 0307 	and.w	r3, r3, #7
 80011ea:	009b      	lsls	r3, r3, #2
 80011ec:	fa02 f303 	lsl.w	r3, r2, r3
 80011f0:	69ba      	ldr	r2, [r7, #24]
 80011f2:	4313      	orrs	r3, r2
 80011f4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80011f6:	69fb      	ldr	r3, [r7, #28]
 80011f8:	08da      	lsrs	r2, r3, #3
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	3208      	adds	r2, #8
 80011fe:	69b9      	ldr	r1, [r7, #24]
 8001200:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800120a:	69fb      	ldr	r3, [r7, #28]
 800120c:	005b      	lsls	r3, r3, #1
 800120e:	2203      	movs	r2, #3
 8001210:	fa02 f303 	lsl.w	r3, r2, r3
 8001214:	43db      	mvns	r3, r3
 8001216:	69ba      	ldr	r2, [r7, #24]
 8001218:	4013      	ands	r3, r2
 800121a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	685b      	ldr	r3, [r3, #4]
 8001220:	f003 0203 	and.w	r2, r3, #3
 8001224:	69fb      	ldr	r3, [r7, #28]
 8001226:	005b      	lsls	r3, r3, #1
 8001228:	fa02 f303 	lsl.w	r3, r2, r3
 800122c:	69ba      	ldr	r2, [r7, #24]
 800122e:	4313      	orrs	r3, r2
 8001230:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	69ba      	ldr	r2, [r7, #24]
 8001236:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001240:	2b00      	cmp	r3, #0
 8001242:	f000 80a2 	beq.w	800138a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001246:	2300      	movs	r3, #0
 8001248:	60fb      	str	r3, [r7, #12]
 800124a:	4b57      	ldr	r3, [pc, #348]	@ (80013a8 <HAL_GPIO_Init+0x2e8>)
 800124c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800124e:	4a56      	ldr	r2, [pc, #344]	@ (80013a8 <HAL_GPIO_Init+0x2e8>)
 8001250:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001254:	6453      	str	r3, [r2, #68]	@ 0x44
 8001256:	4b54      	ldr	r3, [pc, #336]	@ (80013a8 <HAL_GPIO_Init+0x2e8>)
 8001258:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800125a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800125e:	60fb      	str	r3, [r7, #12]
 8001260:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001262:	4a52      	ldr	r2, [pc, #328]	@ (80013ac <HAL_GPIO_Init+0x2ec>)
 8001264:	69fb      	ldr	r3, [r7, #28]
 8001266:	089b      	lsrs	r3, r3, #2
 8001268:	3302      	adds	r3, #2
 800126a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800126e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001270:	69fb      	ldr	r3, [r7, #28]
 8001272:	f003 0303 	and.w	r3, r3, #3
 8001276:	009b      	lsls	r3, r3, #2
 8001278:	220f      	movs	r2, #15
 800127a:	fa02 f303 	lsl.w	r3, r2, r3
 800127e:	43db      	mvns	r3, r3
 8001280:	69ba      	ldr	r2, [r7, #24]
 8001282:	4013      	ands	r3, r2
 8001284:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	4a49      	ldr	r2, [pc, #292]	@ (80013b0 <HAL_GPIO_Init+0x2f0>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d019      	beq.n	80012c2 <HAL_GPIO_Init+0x202>
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	4a48      	ldr	r2, [pc, #288]	@ (80013b4 <HAL_GPIO_Init+0x2f4>)
 8001292:	4293      	cmp	r3, r2
 8001294:	d013      	beq.n	80012be <HAL_GPIO_Init+0x1fe>
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	4a47      	ldr	r2, [pc, #284]	@ (80013b8 <HAL_GPIO_Init+0x2f8>)
 800129a:	4293      	cmp	r3, r2
 800129c:	d00d      	beq.n	80012ba <HAL_GPIO_Init+0x1fa>
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	4a46      	ldr	r2, [pc, #280]	@ (80013bc <HAL_GPIO_Init+0x2fc>)
 80012a2:	4293      	cmp	r3, r2
 80012a4:	d007      	beq.n	80012b6 <HAL_GPIO_Init+0x1f6>
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	4a45      	ldr	r2, [pc, #276]	@ (80013c0 <HAL_GPIO_Init+0x300>)
 80012aa:	4293      	cmp	r3, r2
 80012ac:	d101      	bne.n	80012b2 <HAL_GPIO_Init+0x1f2>
 80012ae:	2304      	movs	r3, #4
 80012b0:	e008      	b.n	80012c4 <HAL_GPIO_Init+0x204>
 80012b2:	2307      	movs	r3, #7
 80012b4:	e006      	b.n	80012c4 <HAL_GPIO_Init+0x204>
 80012b6:	2303      	movs	r3, #3
 80012b8:	e004      	b.n	80012c4 <HAL_GPIO_Init+0x204>
 80012ba:	2302      	movs	r3, #2
 80012bc:	e002      	b.n	80012c4 <HAL_GPIO_Init+0x204>
 80012be:	2301      	movs	r3, #1
 80012c0:	e000      	b.n	80012c4 <HAL_GPIO_Init+0x204>
 80012c2:	2300      	movs	r3, #0
 80012c4:	69fa      	ldr	r2, [r7, #28]
 80012c6:	f002 0203 	and.w	r2, r2, #3
 80012ca:	0092      	lsls	r2, r2, #2
 80012cc:	4093      	lsls	r3, r2
 80012ce:	69ba      	ldr	r2, [r7, #24]
 80012d0:	4313      	orrs	r3, r2
 80012d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80012d4:	4935      	ldr	r1, [pc, #212]	@ (80013ac <HAL_GPIO_Init+0x2ec>)
 80012d6:	69fb      	ldr	r3, [r7, #28]
 80012d8:	089b      	lsrs	r3, r3, #2
 80012da:	3302      	adds	r3, #2
 80012dc:	69ba      	ldr	r2, [r7, #24]
 80012de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012e2:	4b38      	ldr	r3, [pc, #224]	@ (80013c4 <HAL_GPIO_Init+0x304>)
 80012e4:	689b      	ldr	r3, [r3, #8]
 80012e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012e8:	693b      	ldr	r3, [r7, #16]
 80012ea:	43db      	mvns	r3, r3
 80012ec:	69ba      	ldr	r2, [r7, #24]
 80012ee:	4013      	ands	r3, r2
 80012f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d003      	beq.n	8001306 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80012fe:	69ba      	ldr	r2, [r7, #24]
 8001300:	693b      	ldr	r3, [r7, #16]
 8001302:	4313      	orrs	r3, r2
 8001304:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001306:	4a2f      	ldr	r2, [pc, #188]	@ (80013c4 <HAL_GPIO_Init+0x304>)
 8001308:	69bb      	ldr	r3, [r7, #24]
 800130a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800130c:	4b2d      	ldr	r3, [pc, #180]	@ (80013c4 <HAL_GPIO_Init+0x304>)
 800130e:	68db      	ldr	r3, [r3, #12]
 8001310:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001312:	693b      	ldr	r3, [r7, #16]
 8001314:	43db      	mvns	r3, r3
 8001316:	69ba      	ldr	r2, [r7, #24]
 8001318:	4013      	ands	r3, r2
 800131a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	685b      	ldr	r3, [r3, #4]
 8001320:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001324:	2b00      	cmp	r3, #0
 8001326:	d003      	beq.n	8001330 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001328:	69ba      	ldr	r2, [r7, #24]
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	4313      	orrs	r3, r2
 800132e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001330:	4a24      	ldr	r2, [pc, #144]	@ (80013c4 <HAL_GPIO_Init+0x304>)
 8001332:	69bb      	ldr	r3, [r7, #24]
 8001334:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001336:	4b23      	ldr	r3, [pc, #140]	@ (80013c4 <HAL_GPIO_Init+0x304>)
 8001338:	685b      	ldr	r3, [r3, #4]
 800133a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800133c:	693b      	ldr	r3, [r7, #16]
 800133e:	43db      	mvns	r3, r3
 8001340:	69ba      	ldr	r2, [r7, #24]
 8001342:	4013      	ands	r3, r2
 8001344:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800134e:	2b00      	cmp	r3, #0
 8001350:	d003      	beq.n	800135a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001352:	69ba      	ldr	r2, [r7, #24]
 8001354:	693b      	ldr	r3, [r7, #16]
 8001356:	4313      	orrs	r3, r2
 8001358:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800135a:	4a1a      	ldr	r2, [pc, #104]	@ (80013c4 <HAL_GPIO_Init+0x304>)
 800135c:	69bb      	ldr	r3, [r7, #24]
 800135e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001360:	4b18      	ldr	r3, [pc, #96]	@ (80013c4 <HAL_GPIO_Init+0x304>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001366:	693b      	ldr	r3, [r7, #16]
 8001368:	43db      	mvns	r3, r3
 800136a:	69ba      	ldr	r2, [r7, #24]
 800136c:	4013      	ands	r3, r2
 800136e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001378:	2b00      	cmp	r3, #0
 800137a:	d003      	beq.n	8001384 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800137c:	69ba      	ldr	r2, [r7, #24]
 800137e:	693b      	ldr	r3, [r7, #16]
 8001380:	4313      	orrs	r3, r2
 8001382:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001384:	4a0f      	ldr	r2, [pc, #60]	@ (80013c4 <HAL_GPIO_Init+0x304>)
 8001386:	69bb      	ldr	r3, [r7, #24]
 8001388:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800138a:	69fb      	ldr	r3, [r7, #28]
 800138c:	3301      	adds	r3, #1
 800138e:	61fb      	str	r3, [r7, #28]
 8001390:	69fb      	ldr	r3, [r7, #28]
 8001392:	2b0f      	cmp	r3, #15
 8001394:	f67f aea2 	bls.w	80010dc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001398:	bf00      	nop
 800139a:	bf00      	nop
 800139c:	3724      	adds	r7, #36	@ 0x24
 800139e:	46bd      	mov	sp, r7
 80013a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a4:	4770      	bx	lr
 80013a6:	bf00      	nop
 80013a8:	40023800 	.word	0x40023800
 80013ac:	40013800 	.word	0x40013800
 80013b0:	40020000 	.word	0x40020000
 80013b4:	40020400 	.word	0x40020400
 80013b8:	40020800 	.word	0x40020800
 80013bc:	40020c00 	.word	0x40020c00
 80013c0:	40021000 	.word	0x40021000
 80013c4:	40013c00 	.word	0x40013c00

080013c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013c8:	b480      	push	{r7}
 80013ca:	b083      	sub	sp, #12
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
 80013d0:	460b      	mov	r3, r1
 80013d2:	807b      	strh	r3, [r7, #2]
 80013d4:	4613      	mov	r3, r2
 80013d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80013d8:	787b      	ldrb	r3, [r7, #1]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d003      	beq.n	80013e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80013de:	887a      	ldrh	r2, [r7, #2]
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80013e4:	e003      	b.n	80013ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80013e6:	887b      	ldrh	r3, [r7, #2]
 80013e8:	041a      	lsls	r2, r3, #16
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	619a      	str	r2, [r3, #24]
}
 80013ee:	bf00      	nop
 80013f0:	370c      	adds	r7, #12
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr

080013fa <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80013fa:	b580      	push	{r7, lr}
 80013fc:	b086      	sub	sp, #24
 80013fe:	af02      	add	r7, sp, #8
 8001400:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	2b00      	cmp	r3, #0
 8001406:	d101      	bne.n	800140c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001408:	2301      	movs	r3, #1
 800140a:	e101      	b.n	8001610 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001418:	b2db      	uxtb	r3, r3
 800141a:	2b00      	cmp	r3, #0
 800141c:	d106      	bne.n	800142c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	2200      	movs	r2, #0
 8001422:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001426:	6878      	ldr	r0, [r7, #4]
 8001428:	f7ff fbb4 	bl	8000b94 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	2203      	movs	r2, #3
 8001430:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001434:	68bb      	ldr	r3, [r7, #8]
 8001436:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800143a:	d102      	bne.n	8001442 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	2200      	movs	r2, #0
 8001440:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	4618      	mov	r0, r3
 8001448:	f001 f8a6 	bl	8002598 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	6818      	ldr	r0, [r3, #0]
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	7c1a      	ldrb	r2, [r3, #16]
 8001454:	f88d 2000 	strb.w	r2, [sp]
 8001458:	3304      	adds	r3, #4
 800145a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800145c:	f001 f838 	bl	80024d0 <USB_CoreInit>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d005      	beq.n	8001472 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	2202      	movs	r2, #2
 800146a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800146e:	2301      	movs	r3, #1
 8001470:	e0ce      	b.n	8001610 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	2100      	movs	r1, #0
 8001478:	4618      	mov	r0, r3
 800147a:	f001 f89e 	bl	80025ba <USB_SetCurrentMode>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d005      	beq.n	8001490 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	2202      	movs	r2, #2
 8001488:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800148c:	2301      	movs	r3, #1
 800148e:	e0bf      	b.n	8001610 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001490:	2300      	movs	r3, #0
 8001492:	73fb      	strb	r3, [r7, #15]
 8001494:	e04a      	b.n	800152c <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001496:	7bfa      	ldrb	r2, [r7, #15]
 8001498:	6879      	ldr	r1, [r7, #4]
 800149a:	4613      	mov	r3, r2
 800149c:	00db      	lsls	r3, r3, #3
 800149e:	4413      	add	r3, r2
 80014a0:	009b      	lsls	r3, r3, #2
 80014a2:	440b      	add	r3, r1
 80014a4:	3315      	adds	r3, #21
 80014a6:	2201      	movs	r2, #1
 80014a8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80014aa:	7bfa      	ldrb	r2, [r7, #15]
 80014ac:	6879      	ldr	r1, [r7, #4]
 80014ae:	4613      	mov	r3, r2
 80014b0:	00db      	lsls	r3, r3, #3
 80014b2:	4413      	add	r3, r2
 80014b4:	009b      	lsls	r3, r3, #2
 80014b6:	440b      	add	r3, r1
 80014b8:	3314      	adds	r3, #20
 80014ba:	7bfa      	ldrb	r2, [r7, #15]
 80014bc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80014be:	7bfa      	ldrb	r2, [r7, #15]
 80014c0:	7bfb      	ldrb	r3, [r7, #15]
 80014c2:	b298      	uxth	r0, r3
 80014c4:	6879      	ldr	r1, [r7, #4]
 80014c6:	4613      	mov	r3, r2
 80014c8:	00db      	lsls	r3, r3, #3
 80014ca:	4413      	add	r3, r2
 80014cc:	009b      	lsls	r3, r3, #2
 80014ce:	440b      	add	r3, r1
 80014d0:	332e      	adds	r3, #46	@ 0x2e
 80014d2:	4602      	mov	r2, r0
 80014d4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80014d6:	7bfa      	ldrb	r2, [r7, #15]
 80014d8:	6879      	ldr	r1, [r7, #4]
 80014da:	4613      	mov	r3, r2
 80014dc:	00db      	lsls	r3, r3, #3
 80014de:	4413      	add	r3, r2
 80014e0:	009b      	lsls	r3, r3, #2
 80014e2:	440b      	add	r3, r1
 80014e4:	3318      	adds	r3, #24
 80014e6:	2200      	movs	r2, #0
 80014e8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80014ea:	7bfa      	ldrb	r2, [r7, #15]
 80014ec:	6879      	ldr	r1, [r7, #4]
 80014ee:	4613      	mov	r3, r2
 80014f0:	00db      	lsls	r3, r3, #3
 80014f2:	4413      	add	r3, r2
 80014f4:	009b      	lsls	r3, r3, #2
 80014f6:	440b      	add	r3, r1
 80014f8:	331c      	adds	r3, #28
 80014fa:	2200      	movs	r2, #0
 80014fc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80014fe:	7bfa      	ldrb	r2, [r7, #15]
 8001500:	6879      	ldr	r1, [r7, #4]
 8001502:	4613      	mov	r3, r2
 8001504:	00db      	lsls	r3, r3, #3
 8001506:	4413      	add	r3, r2
 8001508:	009b      	lsls	r3, r3, #2
 800150a:	440b      	add	r3, r1
 800150c:	3320      	adds	r3, #32
 800150e:	2200      	movs	r2, #0
 8001510:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001512:	7bfa      	ldrb	r2, [r7, #15]
 8001514:	6879      	ldr	r1, [r7, #4]
 8001516:	4613      	mov	r3, r2
 8001518:	00db      	lsls	r3, r3, #3
 800151a:	4413      	add	r3, r2
 800151c:	009b      	lsls	r3, r3, #2
 800151e:	440b      	add	r3, r1
 8001520:	3324      	adds	r3, #36	@ 0x24
 8001522:	2200      	movs	r2, #0
 8001524:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001526:	7bfb      	ldrb	r3, [r7, #15]
 8001528:	3301      	adds	r3, #1
 800152a:	73fb      	strb	r3, [r7, #15]
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	791b      	ldrb	r3, [r3, #4]
 8001530:	7bfa      	ldrb	r2, [r7, #15]
 8001532:	429a      	cmp	r2, r3
 8001534:	d3af      	bcc.n	8001496 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001536:	2300      	movs	r3, #0
 8001538:	73fb      	strb	r3, [r7, #15]
 800153a:	e044      	b.n	80015c6 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800153c:	7bfa      	ldrb	r2, [r7, #15]
 800153e:	6879      	ldr	r1, [r7, #4]
 8001540:	4613      	mov	r3, r2
 8001542:	00db      	lsls	r3, r3, #3
 8001544:	4413      	add	r3, r2
 8001546:	009b      	lsls	r3, r3, #2
 8001548:	440b      	add	r3, r1
 800154a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800154e:	2200      	movs	r2, #0
 8001550:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001552:	7bfa      	ldrb	r2, [r7, #15]
 8001554:	6879      	ldr	r1, [r7, #4]
 8001556:	4613      	mov	r3, r2
 8001558:	00db      	lsls	r3, r3, #3
 800155a:	4413      	add	r3, r2
 800155c:	009b      	lsls	r3, r3, #2
 800155e:	440b      	add	r3, r1
 8001560:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001564:	7bfa      	ldrb	r2, [r7, #15]
 8001566:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001568:	7bfa      	ldrb	r2, [r7, #15]
 800156a:	6879      	ldr	r1, [r7, #4]
 800156c:	4613      	mov	r3, r2
 800156e:	00db      	lsls	r3, r3, #3
 8001570:	4413      	add	r3, r2
 8001572:	009b      	lsls	r3, r3, #2
 8001574:	440b      	add	r3, r1
 8001576:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800157a:	2200      	movs	r2, #0
 800157c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800157e:	7bfa      	ldrb	r2, [r7, #15]
 8001580:	6879      	ldr	r1, [r7, #4]
 8001582:	4613      	mov	r3, r2
 8001584:	00db      	lsls	r3, r3, #3
 8001586:	4413      	add	r3, r2
 8001588:	009b      	lsls	r3, r3, #2
 800158a:	440b      	add	r3, r1
 800158c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001590:	2200      	movs	r2, #0
 8001592:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001594:	7bfa      	ldrb	r2, [r7, #15]
 8001596:	6879      	ldr	r1, [r7, #4]
 8001598:	4613      	mov	r3, r2
 800159a:	00db      	lsls	r3, r3, #3
 800159c:	4413      	add	r3, r2
 800159e:	009b      	lsls	r3, r3, #2
 80015a0:	440b      	add	r3, r1
 80015a2:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80015a6:	2200      	movs	r2, #0
 80015a8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80015aa:	7bfa      	ldrb	r2, [r7, #15]
 80015ac:	6879      	ldr	r1, [r7, #4]
 80015ae:	4613      	mov	r3, r2
 80015b0:	00db      	lsls	r3, r3, #3
 80015b2:	4413      	add	r3, r2
 80015b4:	009b      	lsls	r3, r3, #2
 80015b6:	440b      	add	r3, r1
 80015b8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80015bc:	2200      	movs	r2, #0
 80015be:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80015c0:	7bfb      	ldrb	r3, [r7, #15]
 80015c2:	3301      	adds	r3, #1
 80015c4:	73fb      	strb	r3, [r7, #15]
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	791b      	ldrb	r3, [r3, #4]
 80015ca:	7bfa      	ldrb	r2, [r7, #15]
 80015cc:	429a      	cmp	r2, r3
 80015ce:	d3b5      	bcc.n	800153c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	6818      	ldr	r0, [r3, #0]
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	7c1a      	ldrb	r2, [r3, #16]
 80015d8:	f88d 2000 	strb.w	r2, [sp]
 80015dc:	3304      	adds	r3, #4
 80015de:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015e0:	f001 f838 	bl	8002654 <USB_DevInit>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d005      	beq.n	80015f6 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	2202      	movs	r2, #2
 80015ee:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80015f2:	2301      	movs	r3, #1
 80015f4:	e00c      	b.n	8001610 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2200      	movs	r2, #0
 80015fa:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	2201      	movs	r2, #1
 8001600:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	4618      	mov	r0, r3
 800160a:	f001 fa00 	bl	8002a0e <USB_DevDisconnect>

  return HAL_OK;
 800160e:	2300      	movs	r3, #0
}
 8001610:	4618      	mov	r0, r3
 8001612:	3710      	adds	r7, #16
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}

08001618 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b086      	sub	sp, #24
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d101      	bne.n	800162a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001626:	2301      	movs	r3, #1
 8001628:	e267      	b.n	8001afa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f003 0301 	and.w	r3, r3, #1
 8001632:	2b00      	cmp	r3, #0
 8001634:	d075      	beq.n	8001722 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001636:	4b88      	ldr	r3, [pc, #544]	@ (8001858 <HAL_RCC_OscConfig+0x240>)
 8001638:	689b      	ldr	r3, [r3, #8]
 800163a:	f003 030c 	and.w	r3, r3, #12
 800163e:	2b04      	cmp	r3, #4
 8001640:	d00c      	beq.n	800165c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001642:	4b85      	ldr	r3, [pc, #532]	@ (8001858 <HAL_RCC_OscConfig+0x240>)
 8001644:	689b      	ldr	r3, [r3, #8]
 8001646:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800164a:	2b08      	cmp	r3, #8
 800164c:	d112      	bne.n	8001674 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800164e:	4b82      	ldr	r3, [pc, #520]	@ (8001858 <HAL_RCC_OscConfig+0x240>)
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001656:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800165a:	d10b      	bne.n	8001674 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800165c:	4b7e      	ldr	r3, [pc, #504]	@ (8001858 <HAL_RCC_OscConfig+0x240>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001664:	2b00      	cmp	r3, #0
 8001666:	d05b      	beq.n	8001720 <HAL_RCC_OscConfig+0x108>
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	2b00      	cmp	r3, #0
 800166e:	d157      	bne.n	8001720 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001670:	2301      	movs	r3, #1
 8001672:	e242      	b.n	8001afa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800167c:	d106      	bne.n	800168c <HAL_RCC_OscConfig+0x74>
 800167e:	4b76      	ldr	r3, [pc, #472]	@ (8001858 <HAL_RCC_OscConfig+0x240>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4a75      	ldr	r2, [pc, #468]	@ (8001858 <HAL_RCC_OscConfig+0x240>)
 8001684:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001688:	6013      	str	r3, [r2, #0]
 800168a:	e01d      	b.n	80016c8 <HAL_RCC_OscConfig+0xb0>
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001694:	d10c      	bne.n	80016b0 <HAL_RCC_OscConfig+0x98>
 8001696:	4b70      	ldr	r3, [pc, #448]	@ (8001858 <HAL_RCC_OscConfig+0x240>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	4a6f      	ldr	r2, [pc, #444]	@ (8001858 <HAL_RCC_OscConfig+0x240>)
 800169c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80016a0:	6013      	str	r3, [r2, #0]
 80016a2:	4b6d      	ldr	r3, [pc, #436]	@ (8001858 <HAL_RCC_OscConfig+0x240>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	4a6c      	ldr	r2, [pc, #432]	@ (8001858 <HAL_RCC_OscConfig+0x240>)
 80016a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80016ac:	6013      	str	r3, [r2, #0]
 80016ae:	e00b      	b.n	80016c8 <HAL_RCC_OscConfig+0xb0>
 80016b0:	4b69      	ldr	r3, [pc, #420]	@ (8001858 <HAL_RCC_OscConfig+0x240>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4a68      	ldr	r2, [pc, #416]	@ (8001858 <HAL_RCC_OscConfig+0x240>)
 80016b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80016ba:	6013      	str	r3, [r2, #0]
 80016bc:	4b66      	ldr	r3, [pc, #408]	@ (8001858 <HAL_RCC_OscConfig+0x240>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	4a65      	ldr	r2, [pc, #404]	@ (8001858 <HAL_RCC_OscConfig+0x240>)
 80016c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80016c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d013      	beq.n	80016f8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016d0:	f7ff fbb4 	bl	8000e3c <HAL_GetTick>
 80016d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016d6:	e008      	b.n	80016ea <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016d8:	f7ff fbb0 	bl	8000e3c <HAL_GetTick>
 80016dc:	4602      	mov	r2, r0
 80016de:	693b      	ldr	r3, [r7, #16]
 80016e0:	1ad3      	subs	r3, r2, r3
 80016e2:	2b64      	cmp	r3, #100	@ 0x64
 80016e4:	d901      	bls.n	80016ea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80016e6:	2303      	movs	r3, #3
 80016e8:	e207      	b.n	8001afa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016ea:	4b5b      	ldr	r3, [pc, #364]	@ (8001858 <HAL_RCC_OscConfig+0x240>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d0f0      	beq.n	80016d8 <HAL_RCC_OscConfig+0xc0>
 80016f6:	e014      	b.n	8001722 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016f8:	f7ff fba0 	bl	8000e3c <HAL_GetTick>
 80016fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016fe:	e008      	b.n	8001712 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001700:	f7ff fb9c 	bl	8000e3c <HAL_GetTick>
 8001704:	4602      	mov	r2, r0
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	1ad3      	subs	r3, r2, r3
 800170a:	2b64      	cmp	r3, #100	@ 0x64
 800170c:	d901      	bls.n	8001712 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800170e:	2303      	movs	r3, #3
 8001710:	e1f3      	b.n	8001afa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001712:	4b51      	ldr	r3, [pc, #324]	@ (8001858 <HAL_RCC_OscConfig+0x240>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800171a:	2b00      	cmp	r3, #0
 800171c:	d1f0      	bne.n	8001700 <HAL_RCC_OscConfig+0xe8>
 800171e:	e000      	b.n	8001722 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001720:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f003 0302 	and.w	r3, r3, #2
 800172a:	2b00      	cmp	r3, #0
 800172c:	d063      	beq.n	80017f6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800172e:	4b4a      	ldr	r3, [pc, #296]	@ (8001858 <HAL_RCC_OscConfig+0x240>)
 8001730:	689b      	ldr	r3, [r3, #8]
 8001732:	f003 030c 	and.w	r3, r3, #12
 8001736:	2b00      	cmp	r3, #0
 8001738:	d00b      	beq.n	8001752 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800173a:	4b47      	ldr	r3, [pc, #284]	@ (8001858 <HAL_RCC_OscConfig+0x240>)
 800173c:	689b      	ldr	r3, [r3, #8]
 800173e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001742:	2b08      	cmp	r3, #8
 8001744:	d11c      	bne.n	8001780 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001746:	4b44      	ldr	r3, [pc, #272]	@ (8001858 <HAL_RCC_OscConfig+0x240>)
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800174e:	2b00      	cmp	r3, #0
 8001750:	d116      	bne.n	8001780 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001752:	4b41      	ldr	r3, [pc, #260]	@ (8001858 <HAL_RCC_OscConfig+0x240>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f003 0302 	and.w	r3, r3, #2
 800175a:	2b00      	cmp	r3, #0
 800175c:	d005      	beq.n	800176a <HAL_RCC_OscConfig+0x152>
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	68db      	ldr	r3, [r3, #12]
 8001762:	2b01      	cmp	r3, #1
 8001764:	d001      	beq.n	800176a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001766:	2301      	movs	r3, #1
 8001768:	e1c7      	b.n	8001afa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800176a:	4b3b      	ldr	r3, [pc, #236]	@ (8001858 <HAL_RCC_OscConfig+0x240>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	691b      	ldr	r3, [r3, #16]
 8001776:	00db      	lsls	r3, r3, #3
 8001778:	4937      	ldr	r1, [pc, #220]	@ (8001858 <HAL_RCC_OscConfig+0x240>)
 800177a:	4313      	orrs	r3, r2
 800177c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800177e:	e03a      	b.n	80017f6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	68db      	ldr	r3, [r3, #12]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d020      	beq.n	80017ca <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001788:	4b34      	ldr	r3, [pc, #208]	@ (800185c <HAL_RCC_OscConfig+0x244>)
 800178a:	2201      	movs	r2, #1
 800178c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800178e:	f7ff fb55 	bl	8000e3c <HAL_GetTick>
 8001792:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001794:	e008      	b.n	80017a8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001796:	f7ff fb51 	bl	8000e3c <HAL_GetTick>
 800179a:	4602      	mov	r2, r0
 800179c:	693b      	ldr	r3, [r7, #16]
 800179e:	1ad3      	subs	r3, r2, r3
 80017a0:	2b02      	cmp	r3, #2
 80017a2:	d901      	bls.n	80017a8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80017a4:	2303      	movs	r3, #3
 80017a6:	e1a8      	b.n	8001afa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017a8:	4b2b      	ldr	r3, [pc, #172]	@ (8001858 <HAL_RCC_OscConfig+0x240>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f003 0302 	and.w	r3, r3, #2
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d0f0      	beq.n	8001796 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017b4:	4b28      	ldr	r3, [pc, #160]	@ (8001858 <HAL_RCC_OscConfig+0x240>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	691b      	ldr	r3, [r3, #16]
 80017c0:	00db      	lsls	r3, r3, #3
 80017c2:	4925      	ldr	r1, [pc, #148]	@ (8001858 <HAL_RCC_OscConfig+0x240>)
 80017c4:	4313      	orrs	r3, r2
 80017c6:	600b      	str	r3, [r1, #0]
 80017c8:	e015      	b.n	80017f6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80017ca:	4b24      	ldr	r3, [pc, #144]	@ (800185c <HAL_RCC_OscConfig+0x244>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017d0:	f7ff fb34 	bl	8000e3c <HAL_GetTick>
 80017d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017d6:	e008      	b.n	80017ea <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017d8:	f7ff fb30 	bl	8000e3c <HAL_GetTick>
 80017dc:	4602      	mov	r2, r0
 80017de:	693b      	ldr	r3, [r7, #16]
 80017e0:	1ad3      	subs	r3, r2, r3
 80017e2:	2b02      	cmp	r3, #2
 80017e4:	d901      	bls.n	80017ea <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80017e6:	2303      	movs	r3, #3
 80017e8:	e187      	b.n	8001afa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017ea:	4b1b      	ldr	r3, [pc, #108]	@ (8001858 <HAL_RCC_OscConfig+0x240>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f003 0302 	and.w	r3, r3, #2
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d1f0      	bne.n	80017d8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f003 0308 	and.w	r3, r3, #8
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d036      	beq.n	8001870 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	695b      	ldr	r3, [r3, #20]
 8001806:	2b00      	cmp	r3, #0
 8001808:	d016      	beq.n	8001838 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800180a:	4b15      	ldr	r3, [pc, #84]	@ (8001860 <HAL_RCC_OscConfig+0x248>)
 800180c:	2201      	movs	r2, #1
 800180e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001810:	f7ff fb14 	bl	8000e3c <HAL_GetTick>
 8001814:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001816:	e008      	b.n	800182a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001818:	f7ff fb10 	bl	8000e3c <HAL_GetTick>
 800181c:	4602      	mov	r2, r0
 800181e:	693b      	ldr	r3, [r7, #16]
 8001820:	1ad3      	subs	r3, r2, r3
 8001822:	2b02      	cmp	r3, #2
 8001824:	d901      	bls.n	800182a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001826:	2303      	movs	r3, #3
 8001828:	e167      	b.n	8001afa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800182a:	4b0b      	ldr	r3, [pc, #44]	@ (8001858 <HAL_RCC_OscConfig+0x240>)
 800182c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800182e:	f003 0302 	and.w	r3, r3, #2
 8001832:	2b00      	cmp	r3, #0
 8001834:	d0f0      	beq.n	8001818 <HAL_RCC_OscConfig+0x200>
 8001836:	e01b      	b.n	8001870 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001838:	4b09      	ldr	r3, [pc, #36]	@ (8001860 <HAL_RCC_OscConfig+0x248>)
 800183a:	2200      	movs	r2, #0
 800183c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800183e:	f7ff fafd 	bl	8000e3c <HAL_GetTick>
 8001842:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001844:	e00e      	b.n	8001864 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001846:	f7ff faf9 	bl	8000e3c <HAL_GetTick>
 800184a:	4602      	mov	r2, r0
 800184c:	693b      	ldr	r3, [r7, #16]
 800184e:	1ad3      	subs	r3, r2, r3
 8001850:	2b02      	cmp	r3, #2
 8001852:	d907      	bls.n	8001864 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001854:	2303      	movs	r3, #3
 8001856:	e150      	b.n	8001afa <HAL_RCC_OscConfig+0x4e2>
 8001858:	40023800 	.word	0x40023800
 800185c:	42470000 	.word	0x42470000
 8001860:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001864:	4b88      	ldr	r3, [pc, #544]	@ (8001a88 <HAL_RCC_OscConfig+0x470>)
 8001866:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001868:	f003 0302 	and.w	r3, r3, #2
 800186c:	2b00      	cmp	r3, #0
 800186e:	d1ea      	bne.n	8001846 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f003 0304 	and.w	r3, r3, #4
 8001878:	2b00      	cmp	r3, #0
 800187a:	f000 8097 	beq.w	80019ac <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800187e:	2300      	movs	r3, #0
 8001880:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001882:	4b81      	ldr	r3, [pc, #516]	@ (8001a88 <HAL_RCC_OscConfig+0x470>)
 8001884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001886:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800188a:	2b00      	cmp	r3, #0
 800188c:	d10f      	bne.n	80018ae <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800188e:	2300      	movs	r3, #0
 8001890:	60bb      	str	r3, [r7, #8]
 8001892:	4b7d      	ldr	r3, [pc, #500]	@ (8001a88 <HAL_RCC_OscConfig+0x470>)
 8001894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001896:	4a7c      	ldr	r2, [pc, #496]	@ (8001a88 <HAL_RCC_OscConfig+0x470>)
 8001898:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800189c:	6413      	str	r3, [r2, #64]	@ 0x40
 800189e:	4b7a      	ldr	r3, [pc, #488]	@ (8001a88 <HAL_RCC_OscConfig+0x470>)
 80018a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018a6:	60bb      	str	r3, [r7, #8]
 80018a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80018aa:	2301      	movs	r3, #1
 80018ac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018ae:	4b77      	ldr	r3, [pc, #476]	@ (8001a8c <HAL_RCC_OscConfig+0x474>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d118      	bne.n	80018ec <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80018ba:	4b74      	ldr	r3, [pc, #464]	@ (8001a8c <HAL_RCC_OscConfig+0x474>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4a73      	ldr	r2, [pc, #460]	@ (8001a8c <HAL_RCC_OscConfig+0x474>)
 80018c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80018c6:	f7ff fab9 	bl	8000e3c <HAL_GetTick>
 80018ca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018cc:	e008      	b.n	80018e0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018ce:	f7ff fab5 	bl	8000e3c <HAL_GetTick>
 80018d2:	4602      	mov	r2, r0
 80018d4:	693b      	ldr	r3, [r7, #16]
 80018d6:	1ad3      	subs	r3, r2, r3
 80018d8:	2b02      	cmp	r3, #2
 80018da:	d901      	bls.n	80018e0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80018dc:	2303      	movs	r3, #3
 80018de:	e10c      	b.n	8001afa <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018e0:	4b6a      	ldr	r3, [pc, #424]	@ (8001a8c <HAL_RCC_OscConfig+0x474>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d0f0      	beq.n	80018ce <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	689b      	ldr	r3, [r3, #8]
 80018f0:	2b01      	cmp	r3, #1
 80018f2:	d106      	bne.n	8001902 <HAL_RCC_OscConfig+0x2ea>
 80018f4:	4b64      	ldr	r3, [pc, #400]	@ (8001a88 <HAL_RCC_OscConfig+0x470>)
 80018f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018f8:	4a63      	ldr	r2, [pc, #396]	@ (8001a88 <HAL_RCC_OscConfig+0x470>)
 80018fa:	f043 0301 	orr.w	r3, r3, #1
 80018fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8001900:	e01c      	b.n	800193c <HAL_RCC_OscConfig+0x324>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	689b      	ldr	r3, [r3, #8]
 8001906:	2b05      	cmp	r3, #5
 8001908:	d10c      	bne.n	8001924 <HAL_RCC_OscConfig+0x30c>
 800190a:	4b5f      	ldr	r3, [pc, #380]	@ (8001a88 <HAL_RCC_OscConfig+0x470>)
 800190c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800190e:	4a5e      	ldr	r2, [pc, #376]	@ (8001a88 <HAL_RCC_OscConfig+0x470>)
 8001910:	f043 0304 	orr.w	r3, r3, #4
 8001914:	6713      	str	r3, [r2, #112]	@ 0x70
 8001916:	4b5c      	ldr	r3, [pc, #368]	@ (8001a88 <HAL_RCC_OscConfig+0x470>)
 8001918:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800191a:	4a5b      	ldr	r2, [pc, #364]	@ (8001a88 <HAL_RCC_OscConfig+0x470>)
 800191c:	f043 0301 	orr.w	r3, r3, #1
 8001920:	6713      	str	r3, [r2, #112]	@ 0x70
 8001922:	e00b      	b.n	800193c <HAL_RCC_OscConfig+0x324>
 8001924:	4b58      	ldr	r3, [pc, #352]	@ (8001a88 <HAL_RCC_OscConfig+0x470>)
 8001926:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001928:	4a57      	ldr	r2, [pc, #348]	@ (8001a88 <HAL_RCC_OscConfig+0x470>)
 800192a:	f023 0301 	bic.w	r3, r3, #1
 800192e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001930:	4b55      	ldr	r3, [pc, #340]	@ (8001a88 <HAL_RCC_OscConfig+0x470>)
 8001932:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001934:	4a54      	ldr	r2, [pc, #336]	@ (8001a88 <HAL_RCC_OscConfig+0x470>)
 8001936:	f023 0304 	bic.w	r3, r3, #4
 800193a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	2b00      	cmp	r3, #0
 8001942:	d015      	beq.n	8001970 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001944:	f7ff fa7a 	bl	8000e3c <HAL_GetTick>
 8001948:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800194a:	e00a      	b.n	8001962 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800194c:	f7ff fa76 	bl	8000e3c <HAL_GetTick>
 8001950:	4602      	mov	r2, r0
 8001952:	693b      	ldr	r3, [r7, #16]
 8001954:	1ad3      	subs	r3, r2, r3
 8001956:	f241 3288 	movw	r2, #5000	@ 0x1388
 800195a:	4293      	cmp	r3, r2
 800195c:	d901      	bls.n	8001962 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800195e:	2303      	movs	r3, #3
 8001960:	e0cb      	b.n	8001afa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001962:	4b49      	ldr	r3, [pc, #292]	@ (8001a88 <HAL_RCC_OscConfig+0x470>)
 8001964:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001966:	f003 0302 	and.w	r3, r3, #2
 800196a:	2b00      	cmp	r3, #0
 800196c:	d0ee      	beq.n	800194c <HAL_RCC_OscConfig+0x334>
 800196e:	e014      	b.n	800199a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001970:	f7ff fa64 	bl	8000e3c <HAL_GetTick>
 8001974:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001976:	e00a      	b.n	800198e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001978:	f7ff fa60 	bl	8000e3c <HAL_GetTick>
 800197c:	4602      	mov	r2, r0
 800197e:	693b      	ldr	r3, [r7, #16]
 8001980:	1ad3      	subs	r3, r2, r3
 8001982:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001986:	4293      	cmp	r3, r2
 8001988:	d901      	bls.n	800198e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800198a:	2303      	movs	r3, #3
 800198c:	e0b5      	b.n	8001afa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800198e:	4b3e      	ldr	r3, [pc, #248]	@ (8001a88 <HAL_RCC_OscConfig+0x470>)
 8001990:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001992:	f003 0302 	and.w	r3, r3, #2
 8001996:	2b00      	cmp	r3, #0
 8001998:	d1ee      	bne.n	8001978 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800199a:	7dfb      	ldrb	r3, [r7, #23]
 800199c:	2b01      	cmp	r3, #1
 800199e:	d105      	bne.n	80019ac <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019a0:	4b39      	ldr	r3, [pc, #228]	@ (8001a88 <HAL_RCC_OscConfig+0x470>)
 80019a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019a4:	4a38      	ldr	r2, [pc, #224]	@ (8001a88 <HAL_RCC_OscConfig+0x470>)
 80019a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80019aa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	699b      	ldr	r3, [r3, #24]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	f000 80a1 	beq.w	8001af8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80019b6:	4b34      	ldr	r3, [pc, #208]	@ (8001a88 <HAL_RCC_OscConfig+0x470>)
 80019b8:	689b      	ldr	r3, [r3, #8]
 80019ba:	f003 030c 	and.w	r3, r3, #12
 80019be:	2b08      	cmp	r3, #8
 80019c0:	d05c      	beq.n	8001a7c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	699b      	ldr	r3, [r3, #24]
 80019c6:	2b02      	cmp	r3, #2
 80019c8:	d141      	bne.n	8001a4e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019ca:	4b31      	ldr	r3, [pc, #196]	@ (8001a90 <HAL_RCC_OscConfig+0x478>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019d0:	f7ff fa34 	bl	8000e3c <HAL_GetTick>
 80019d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019d6:	e008      	b.n	80019ea <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019d8:	f7ff fa30 	bl	8000e3c <HAL_GetTick>
 80019dc:	4602      	mov	r2, r0
 80019de:	693b      	ldr	r3, [r7, #16]
 80019e0:	1ad3      	subs	r3, r2, r3
 80019e2:	2b02      	cmp	r3, #2
 80019e4:	d901      	bls.n	80019ea <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80019e6:	2303      	movs	r3, #3
 80019e8:	e087      	b.n	8001afa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019ea:	4b27      	ldr	r3, [pc, #156]	@ (8001a88 <HAL_RCC_OscConfig+0x470>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d1f0      	bne.n	80019d8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	69da      	ldr	r2, [r3, #28]
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6a1b      	ldr	r3, [r3, #32]
 80019fe:	431a      	orrs	r2, r3
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a04:	019b      	lsls	r3, r3, #6
 8001a06:	431a      	orrs	r2, r3
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a0c:	085b      	lsrs	r3, r3, #1
 8001a0e:	3b01      	subs	r3, #1
 8001a10:	041b      	lsls	r3, r3, #16
 8001a12:	431a      	orrs	r2, r3
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a18:	061b      	lsls	r3, r3, #24
 8001a1a:	491b      	ldr	r1, [pc, #108]	@ (8001a88 <HAL_RCC_OscConfig+0x470>)
 8001a1c:	4313      	orrs	r3, r2
 8001a1e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a20:	4b1b      	ldr	r3, [pc, #108]	@ (8001a90 <HAL_RCC_OscConfig+0x478>)
 8001a22:	2201      	movs	r2, #1
 8001a24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a26:	f7ff fa09 	bl	8000e3c <HAL_GetTick>
 8001a2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a2c:	e008      	b.n	8001a40 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a2e:	f7ff fa05 	bl	8000e3c <HAL_GetTick>
 8001a32:	4602      	mov	r2, r0
 8001a34:	693b      	ldr	r3, [r7, #16]
 8001a36:	1ad3      	subs	r3, r2, r3
 8001a38:	2b02      	cmp	r3, #2
 8001a3a:	d901      	bls.n	8001a40 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001a3c:	2303      	movs	r3, #3
 8001a3e:	e05c      	b.n	8001afa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a40:	4b11      	ldr	r3, [pc, #68]	@ (8001a88 <HAL_RCC_OscConfig+0x470>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d0f0      	beq.n	8001a2e <HAL_RCC_OscConfig+0x416>
 8001a4c:	e054      	b.n	8001af8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a4e:	4b10      	ldr	r3, [pc, #64]	@ (8001a90 <HAL_RCC_OscConfig+0x478>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a54:	f7ff f9f2 	bl	8000e3c <HAL_GetTick>
 8001a58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a5a:	e008      	b.n	8001a6e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a5c:	f7ff f9ee 	bl	8000e3c <HAL_GetTick>
 8001a60:	4602      	mov	r2, r0
 8001a62:	693b      	ldr	r3, [r7, #16]
 8001a64:	1ad3      	subs	r3, r2, r3
 8001a66:	2b02      	cmp	r3, #2
 8001a68:	d901      	bls.n	8001a6e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001a6a:	2303      	movs	r3, #3
 8001a6c:	e045      	b.n	8001afa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a6e:	4b06      	ldr	r3, [pc, #24]	@ (8001a88 <HAL_RCC_OscConfig+0x470>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d1f0      	bne.n	8001a5c <HAL_RCC_OscConfig+0x444>
 8001a7a:	e03d      	b.n	8001af8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	699b      	ldr	r3, [r3, #24]
 8001a80:	2b01      	cmp	r3, #1
 8001a82:	d107      	bne.n	8001a94 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001a84:	2301      	movs	r3, #1
 8001a86:	e038      	b.n	8001afa <HAL_RCC_OscConfig+0x4e2>
 8001a88:	40023800 	.word	0x40023800
 8001a8c:	40007000 	.word	0x40007000
 8001a90:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001a94:	4b1b      	ldr	r3, [pc, #108]	@ (8001b04 <HAL_RCC_OscConfig+0x4ec>)
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	699b      	ldr	r3, [r3, #24]
 8001a9e:	2b01      	cmp	r3, #1
 8001aa0:	d028      	beq.n	8001af4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001aac:	429a      	cmp	r2, r3
 8001aae:	d121      	bne.n	8001af4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001aba:	429a      	cmp	r2, r3
 8001abc:	d11a      	bne.n	8001af4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001abe:	68fa      	ldr	r2, [r7, #12]
 8001ac0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	687a      	ldr	r2, [r7, #4]
 8001ac8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001aca:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d111      	bne.n	8001af4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ada:	085b      	lsrs	r3, r3, #1
 8001adc:	3b01      	subs	r3, #1
 8001ade:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001ae0:	429a      	cmp	r2, r3
 8001ae2:	d107      	bne.n	8001af4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001aee:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001af0:	429a      	cmp	r2, r3
 8001af2:	d001      	beq.n	8001af8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001af4:	2301      	movs	r3, #1
 8001af6:	e000      	b.n	8001afa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001af8:	2300      	movs	r3, #0
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	3718      	adds	r7, #24
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	40023800 	.word	0x40023800

08001b08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b084      	sub	sp, #16
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
 8001b10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d101      	bne.n	8001b1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b18:	2301      	movs	r3, #1
 8001b1a:	e0cc      	b.n	8001cb6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b1c:	4b68      	ldr	r3, [pc, #416]	@ (8001cc0 <HAL_RCC_ClockConfig+0x1b8>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f003 0307 	and.w	r3, r3, #7
 8001b24:	683a      	ldr	r2, [r7, #0]
 8001b26:	429a      	cmp	r2, r3
 8001b28:	d90c      	bls.n	8001b44 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b2a:	4b65      	ldr	r3, [pc, #404]	@ (8001cc0 <HAL_RCC_ClockConfig+0x1b8>)
 8001b2c:	683a      	ldr	r2, [r7, #0]
 8001b2e:	b2d2      	uxtb	r2, r2
 8001b30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b32:	4b63      	ldr	r3, [pc, #396]	@ (8001cc0 <HAL_RCC_ClockConfig+0x1b8>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f003 0307 	and.w	r3, r3, #7
 8001b3a:	683a      	ldr	r2, [r7, #0]
 8001b3c:	429a      	cmp	r2, r3
 8001b3e:	d001      	beq.n	8001b44 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001b40:	2301      	movs	r3, #1
 8001b42:	e0b8      	b.n	8001cb6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f003 0302 	and.w	r3, r3, #2
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d020      	beq.n	8001b92 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f003 0304 	and.w	r3, r3, #4
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d005      	beq.n	8001b68 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b5c:	4b59      	ldr	r3, [pc, #356]	@ (8001cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	4a58      	ldr	r2, [pc, #352]	@ (8001cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b62:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001b66:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f003 0308 	and.w	r3, r3, #8
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d005      	beq.n	8001b80 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b74:	4b53      	ldr	r3, [pc, #332]	@ (8001cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b76:	689b      	ldr	r3, [r3, #8]
 8001b78:	4a52      	ldr	r2, [pc, #328]	@ (8001cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b7a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001b7e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b80:	4b50      	ldr	r3, [pc, #320]	@ (8001cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b82:	689b      	ldr	r3, [r3, #8]
 8001b84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	689b      	ldr	r3, [r3, #8]
 8001b8c:	494d      	ldr	r1, [pc, #308]	@ (8001cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f003 0301 	and.w	r3, r3, #1
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d044      	beq.n	8001c28 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	2b01      	cmp	r3, #1
 8001ba4:	d107      	bne.n	8001bb6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ba6:	4b47      	ldr	r3, [pc, #284]	@ (8001cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d119      	bne.n	8001be6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	e07f      	b.n	8001cb6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	2b02      	cmp	r3, #2
 8001bbc:	d003      	beq.n	8001bc6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001bc2:	2b03      	cmp	r3, #3
 8001bc4:	d107      	bne.n	8001bd6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bc6:	4b3f      	ldr	r3, [pc, #252]	@ (8001cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d109      	bne.n	8001be6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	e06f      	b.n	8001cb6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bd6:	4b3b      	ldr	r3, [pc, #236]	@ (8001cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f003 0302 	and.w	r3, r3, #2
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d101      	bne.n	8001be6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001be2:	2301      	movs	r3, #1
 8001be4:	e067      	b.n	8001cb6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001be6:	4b37      	ldr	r3, [pc, #220]	@ (8001cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001be8:	689b      	ldr	r3, [r3, #8]
 8001bea:	f023 0203 	bic.w	r2, r3, #3
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	4934      	ldr	r1, [pc, #208]	@ (8001cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001bf4:	4313      	orrs	r3, r2
 8001bf6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001bf8:	f7ff f920 	bl	8000e3c <HAL_GetTick>
 8001bfc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bfe:	e00a      	b.n	8001c16 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c00:	f7ff f91c 	bl	8000e3c <HAL_GetTick>
 8001c04:	4602      	mov	r2, r0
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	1ad3      	subs	r3, r2, r3
 8001c0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d901      	bls.n	8001c16 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001c12:	2303      	movs	r3, #3
 8001c14:	e04f      	b.n	8001cb6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c16:	4b2b      	ldr	r3, [pc, #172]	@ (8001cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001c18:	689b      	ldr	r3, [r3, #8]
 8001c1a:	f003 020c 	and.w	r2, r3, #12
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	009b      	lsls	r3, r3, #2
 8001c24:	429a      	cmp	r2, r3
 8001c26:	d1eb      	bne.n	8001c00 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c28:	4b25      	ldr	r3, [pc, #148]	@ (8001cc0 <HAL_RCC_ClockConfig+0x1b8>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f003 0307 	and.w	r3, r3, #7
 8001c30:	683a      	ldr	r2, [r7, #0]
 8001c32:	429a      	cmp	r2, r3
 8001c34:	d20c      	bcs.n	8001c50 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c36:	4b22      	ldr	r3, [pc, #136]	@ (8001cc0 <HAL_RCC_ClockConfig+0x1b8>)
 8001c38:	683a      	ldr	r2, [r7, #0]
 8001c3a:	b2d2      	uxtb	r2, r2
 8001c3c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c3e:	4b20      	ldr	r3, [pc, #128]	@ (8001cc0 <HAL_RCC_ClockConfig+0x1b8>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f003 0307 	and.w	r3, r3, #7
 8001c46:	683a      	ldr	r2, [r7, #0]
 8001c48:	429a      	cmp	r2, r3
 8001c4a:	d001      	beq.n	8001c50 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	e032      	b.n	8001cb6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f003 0304 	and.w	r3, r3, #4
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d008      	beq.n	8001c6e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c5c:	4b19      	ldr	r3, [pc, #100]	@ (8001cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001c5e:	689b      	ldr	r3, [r3, #8]
 8001c60:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	68db      	ldr	r3, [r3, #12]
 8001c68:	4916      	ldr	r1, [pc, #88]	@ (8001cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001c6a:	4313      	orrs	r3, r2
 8001c6c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f003 0308 	and.w	r3, r3, #8
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d009      	beq.n	8001c8e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c7a:	4b12      	ldr	r3, [pc, #72]	@ (8001cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001c7c:	689b      	ldr	r3, [r3, #8]
 8001c7e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	691b      	ldr	r3, [r3, #16]
 8001c86:	00db      	lsls	r3, r3, #3
 8001c88:	490e      	ldr	r1, [pc, #56]	@ (8001cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001c8a:	4313      	orrs	r3, r2
 8001c8c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001c8e:	f000 f821 	bl	8001cd4 <HAL_RCC_GetSysClockFreq>
 8001c92:	4602      	mov	r2, r0
 8001c94:	4b0b      	ldr	r3, [pc, #44]	@ (8001cc4 <HAL_RCC_ClockConfig+0x1bc>)
 8001c96:	689b      	ldr	r3, [r3, #8]
 8001c98:	091b      	lsrs	r3, r3, #4
 8001c9a:	f003 030f 	and.w	r3, r3, #15
 8001c9e:	490a      	ldr	r1, [pc, #40]	@ (8001cc8 <HAL_RCC_ClockConfig+0x1c0>)
 8001ca0:	5ccb      	ldrb	r3, [r1, r3]
 8001ca2:	fa22 f303 	lsr.w	r3, r2, r3
 8001ca6:	4a09      	ldr	r2, [pc, #36]	@ (8001ccc <HAL_RCC_ClockConfig+0x1c4>)
 8001ca8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001caa:	4b09      	ldr	r3, [pc, #36]	@ (8001cd0 <HAL_RCC_ClockConfig+0x1c8>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f7ff f880 	bl	8000db4 <HAL_InitTick>

  return HAL_OK;
 8001cb4:	2300      	movs	r3, #0
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	3710      	adds	r7, #16
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	40023c00 	.word	0x40023c00
 8001cc4:	40023800 	.word	0x40023800
 8001cc8:	08009130 	.word	0x08009130
 8001ccc:	20000000 	.word	0x20000000
 8001cd0:	20000004 	.word	0x20000004

08001cd4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001cd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001cd8:	b094      	sub	sp, #80	@ 0x50
 8001cda:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001cec:	4b79      	ldr	r3, [pc, #484]	@ (8001ed4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001cee:	689b      	ldr	r3, [r3, #8]
 8001cf0:	f003 030c 	and.w	r3, r3, #12
 8001cf4:	2b08      	cmp	r3, #8
 8001cf6:	d00d      	beq.n	8001d14 <HAL_RCC_GetSysClockFreq+0x40>
 8001cf8:	2b08      	cmp	r3, #8
 8001cfa:	f200 80e1 	bhi.w	8001ec0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d002      	beq.n	8001d08 <HAL_RCC_GetSysClockFreq+0x34>
 8001d02:	2b04      	cmp	r3, #4
 8001d04:	d003      	beq.n	8001d0e <HAL_RCC_GetSysClockFreq+0x3a>
 8001d06:	e0db      	b.n	8001ec0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001d08:	4b73      	ldr	r3, [pc, #460]	@ (8001ed8 <HAL_RCC_GetSysClockFreq+0x204>)
 8001d0a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001d0c:	e0db      	b.n	8001ec6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001d0e:	4b73      	ldr	r3, [pc, #460]	@ (8001edc <HAL_RCC_GetSysClockFreq+0x208>)
 8001d10:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001d12:	e0d8      	b.n	8001ec6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d14:	4b6f      	ldr	r3, [pc, #444]	@ (8001ed4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001d1c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d1e:	4b6d      	ldr	r3, [pc, #436]	@ (8001ed4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d063      	beq.n	8001df2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d2a:	4b6a      	ldr	r3, [pc, #424]	@ (8001ed4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	099b      	lsrs	r3, r3, #6
 8001d30:	2200      	movs	r2, #0
 8001d32:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001d34:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001d36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001d38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001d3c:	633b      	str	r3, [r7, #48]	@ 0x30
 8001d3e:	2300      	movs	r3, #0
 8001d40:	637b      	str	r3, [r7, #52]	@ 0x34
 8001d42:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001d46:	4622      	mov	r2, r4
 8001d48:	462b      	mov	r3, r5
 8001d4a:	f04f 0000 	mov.w	r0, #0
 8001d4e:	f04f 0100 	mov.w	r1, #0
 8001d52:	0159      	lsls	r1, r3, #5
 8001d54:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d58:	0150      	lsls	r0, r2, #5
 8001d5a:	4602      	mov	r2, r0
 8001d5c:	460b      	mov	r3, r1
 8001d5e:	4621      	mov	r1, r4
 8001d60:	1a51      	subs	r1, r2, r1
 8001d62:	6139      	str	r1, [r7, #16]
 8001d64:	4629      	mov	r1, r5
 8001d66:	eb63 0301 	sbc.w	r3, r3, r1
 8001d6a:	617b      	str	r3, [r7, #20]
 8001d6c:	f04f 0200 	mov.w	r2, #0
 8001d70:	f04f 0300 	mov.w	r3, #0
 8001d74:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001d78:	4659      	mov	r1, fp
 8001d7a:	018b      	lsls	r3, r1, #6
 8001d7c:	4651      	mov	r1, sl
 8001d7e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001d82:	4651      	mov	r1, sl
 8001d84:	018a      	lsls	r2, r1, #6
 8001d86:	4651      	mov	r1, sl
 8001d88:	ebb2 0801 	subs.w	r8, r2, r1
 8001d8c:	4659      	mov	r1, fp
 8001d8e:	eb63 0901 	sbc.w	r9, r3, r1
 8001d92:	f04f 0200 	mov.w	r2, #0
 8001d96:	f04f 0300 	mov.w	r3, #0
 8001d9a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001d9e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001da2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001da6:	4690      	mov	r8, r2
 8001da8:	4699      	mov	r9, r3
 8001daa:	4623      	mov	r3, r4
 8001dac:	eb18 0303 	adds.w	r3, r8, r3
 8001db0:	60bb      	str	r3, [r7, #8]
 8001db2:	462b      	mov	r3, r5
 8001db4:	eb49 0303 	adc.w	r3, r9, r3
 8001db8:	60fb      	str	r3, [r7, #12]
 8001dba:	f04f 0200 	mov.w	r2, #0
 8001dbe:	f04f 0300 	mov.w	r3, #0
 8001dc2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001dc6:	4629      	mov	r1, r5
 8001dc8:	024b      	lsls	r3, r1, #9
 8001dca:	4621      	mov	r1, r4
 8001dcc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001dd0:	4621      	mov	r1, r4
 8001dd2:	024a      	lsls	r2, r1, #9
 8001dd4:	4610      	mov	r0, r2
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001dda:	2200      	movs	r2, #0
 8001ddc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001dde:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001de0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001de4:	f7fe f9f8 	bl	80001d8 <__aeabi_uldivmod>
 8001de8:	4602      	mov	r2, r0
 8001dea:	460b      	mov	r3, r1
 8001dec:	4613      	mov	r3, r2
 8001dee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001df0:	e058      	b.n	8001ea4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001df2:	4b38      	ldr	r3, [pc, #224]	@ (8001ed4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	099b      	lsrs	r3, r3, #6
 8001df8:	2200      	movs	r2, #0
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	4611      	mov	r1, r2
 8001dfe:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001e02:	623b      	str	r3, [r7, #32]
 8001e04:	2300      	movs	r3, #0
 8001e06:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e08:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001e0c:	4642      	mov	r2, r8
 8001e0e:	464b      	mov	r3, r9
 8001e10:	f04f 0000 	mov.w	r0, #0
 8001e14:	f04f 0100 	mov.w	r1, #0
 8001e18:	0159      	lsls	r1, r3, #5
 8001e1a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001e1e:	0150      	lsls	r0, r2, #5
 8001e20:	4602      	mov	r2, r0
 8001e22:	460b      	mov	r3, r1
 8001e24:	4641      	mov	r1, r8
 8001e26:	ebb2 0a01 	subs.w	sl, r2, r1
 8001e2a:	4649      	mov	r1, r9
 8001e2c:	eb63 0b01 	sbc.w	fp, r3, r1
 8001e30:	f04f 0200 	mov.w	r2, #0
 8001e34:	f04f 0300 	mov.w	r3, #0
 8001e38:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001e3c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001e40:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001e44:	ebb2 040a 	subs.w	r4, r2, sl
 8001e48:	eb63 050b 	sbc.w	r5, r3, fp
 8001e4c:	f04f 0200 	mov.w	r2, #0
 8001e50:	f04f 0300 	mov.w	r3, #0
 8001e54:	00eb      	lsls	r3, r5, #3
 8001e56:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001e5a:	00e2      	lsls	r2, r4, #3
 8001e5c:	4614      	mov	r4, r2
 8001e5e:	461d      	mov	r5, r3
 8001e60:	4643      	mov	r3, r8
 8001e62:	18e3      	adds	r3, r4, r3
 8001e64:	603b      	str	r3, [r7, #0]
 8001e66:	464b      	mov	r3, r9
 8001e68:	eb45 0303 	adc.w	r3, r5, r3
 8001e6c:	607b      	str	r3, [r7, #4]
 8001e6e:	f04f 0200 	mov.w	r2, #0
 8001e72:	f04f 0300 	mov.w	r3, #0
 8001e76:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001e7a:	4629      	mov	r1, r5
 8001e7c:	028b      	lsls	r3, r1, #10
 8001e7e:	4621      	mov	r1, r4
 8001e80:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001e84:	4621      	mov	r1, r4
 8001e86:	028a      	lsls	r2, r1, #10
 8001e88:	4610      	mov	r0, r2
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e8e:	2200      	movs	r2, #0
 8001e90:	61bb      	str	r3, [r7, #24]
 8001e92:	61fa      	str	r2, [r7, #28]
 8001e94:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001e98:	f7fe f99e 	bl	80001d8 <__aeabi_uldivmod>
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	460b      	mov	r3, r1
 8001ea0:	4613      	mov	r3, r2
 8001ea2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001ea4:	4b0b      	ldr	r3, [pc, #44]	@ (8001ed4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	0c1b      	lsrs	r3, r3, #16
 8001eaa:	f003 0303 	and.w	r3, r3, #3
 8001eae:	3301      	adds	r3, #1
 8001eb0:	005b      	lsls	r3, r3, #1
 8001eb2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001eb4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001eb6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001eb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ebc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001ebe:	e002      	b.n	8001ec6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001ec0:	4b05      	ldr	r3, [pc, #20]	@ (8001ed8 <HAL_RCC_GetSysClockFreq+0x204>)
 8001ec2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001ec4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ec6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	3750      	adds	r7, #80	@ 0x50
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001ed2:	bf00      	nop
 8001ed4:	40023800 	.word	0x40023800
 8001ed8:	00f42400 	.word	0x00f42400
 8001edc:	007a1200 	.word	0x007a1200

08001ee0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ee4:	4b03      	ldr	r3, [pc, #12]	@ (8001ef4 <HAL_RCC_GetHCLKFreq+0x14>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr
 8001ef2:	bf00      	nop
 8001ef4:	20000000 	.word	0x20000000

08001ef8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001efc:	f7ff fff0 	bl	8001ee0 <HAL_RCC_GetHCLKFreq>
 8001f00:	4602      	mov	r2, r0
 8001f02:	4b05      	ldr	r3, [pc, #20]	@ (8001f18 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001f04:	689b      	ldr	r3, [r3, #8]
 8001f06:	0a9b      	lsrs	r3, r3, #10
 8001f08:	f003 0307 	and.w	r3, r3, #7
 8001f0c:	4903      	ldr	r1, [pc, #12]	@ (8001f1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f0e:	5ccb      	ldrb	r3, [r1, r3]
 8001f10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	40023800 	.word	0x40023800
 8001f1c:	08009140 	.word	0x08009140

08001f20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f24:	f7ff ffdc 	bl	8001ee0 <HAL_RCC_GetHCLKFreq>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	4b05      	ldr	r3, [pc, #20]	@ (8001f40 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001f2c:	689b      	ldr	r3, [r3, #8]
 8001f2e:	0b5b      	lsrs	r3, r3, #13
 8001f30:	f003 0307 	and.w	r3, r3, #7
 8001f34:	4903      	ldr	r1, [pc, #12]	@ (8001f44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f36:	5ccb      	ldrb	r3, [r1, r3]
 8001f38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	40023800 	.word	0x40023800
 8001f44:	08009140 	.word	0x08009140

08001f48 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d101      	bne.n	8001f5a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001f56:	2301      	movs	r3, #1
 8001f58:	e042      	b.n	8001fe0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001f60:	b2db      	uxtb	r3, r3
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d106      	bne.n	8001f74 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	2200      	movs	r2, #0
 8001f6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001f6e:	6878      	ldr	r0, [r7, #4]
 8001f70:	f7fe fdc8 	bl	8000b04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2224      	movs	r2, #36	@ 0x24
 8001f78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	68da      	ldr	r2, [r3, #12]
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001f8a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001f8c:	6878      	ldr	r0, [r7, #4]
 8001f8e:	f000 f82b 	bl	8001fe8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	691a      	ldr	r2, [r3, #16]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001fa0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	695a      	ldr	r2, [r3, #20]
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001fb0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	68da      	ldr	r2, [r3, #12]
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001fc0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2220      	movs	r2, #32
 8001fcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2220      	movs	r2, #32
 8001fd4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2200      	movs	r2, #0
 8001fdc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001fde:	2300      	movs	r3, #0
}
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	3708      	adds	r7, #8
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}

08001fe8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001fe8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001fec:	b0c0      	sub	sp, #256	@ 0x100
 8001fee:	af00      	add	r7, sp, #0
 8001ff0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001ff4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	691b      	ldr	r3, [r3, #16]
 8001ffc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002000:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002004:	68d9      	ldr	r1, [r3, #12]
 8002006:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	ea40 0301 	orr.w	r3, r0, r1
 8002010:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002012:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002016:	689a      	ldr	r2, [r3, #8]
 8002018:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800201c:	691b      	ldr	r3, [r3, #16]
 800201e:	431a      	orrs	r2, r3
 8002020:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002024:	695b      	ldr	r3, [r3, #20]
 8002026:	431a      	orrs	r2, r3
 8002028:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800202c:	69db      	ldr	r3, [r3, #28]
 800202e:	4313      	orrs	r3, r2
 8002030:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002034:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	68db      	ldr	r3, [r3, #12]
 800203c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002040:	f021 010c 	bic.w	r1, r1, #12
 8002044:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002048:	681a      	ldr	r2, [r3, #0]
 800204a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800204e:	430b      	orrs	r3, r1
 8002050:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002052:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	695b      	ldr	r3, [r3, #20]
 800205a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800205e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002062:	6999      	ldr	r1, [r3, #24]
 8002064:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002068:	681a      	ldr	r2, [r3, #0]
 800206a:	ea40 0301 	orr.w	r3, r0, r1
 800206e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002070:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	4b8f      	ldr	r3, [pc, #572]	@ (80022b4 <UART_SetConfig+0x2cc>)
 8002078:	429a      	cmp	r2, r3
 800207a:	d005      	beq.n	8002088 <UART_SetConfig+0xa0>
 800207c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002080:	681a      	ldr	r2, [r3, #0]
 8002082:	4b8d      	ldr	r3, [pc, #564]	@ (80022b8 <UART_SetConfig+0x2d0>)
 8002084:	429a      	cmp	r2, r3
 8002086:	d104      	bne.n	8002092 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002088:	f7ff ff4a 	bl	8001f20 <HAL_RCC_GetPCLK2Freq>
 800208c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002090:	e003      	b.n	800209a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002092:	f7ff ff31 	bl	8001ef8 <HAL_RCC_GetPCLK1Freq>
 8002096:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800209a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800209e:	69db      	ldr	r3, [r3, #28]
 80020a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80020a4:	f040 810c 	bne.w	80022c0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80020a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80020ac:	2200      	movs	r2, #0
 80020ae:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80020b2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80020b6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80020ba:	4622      	mov	r2, r4
 80020bc:	462b      	mov	r3, r5
 80020be:	1891      	adds	r1, r2, r2
 80020c0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80020c2:	415b      	adcs	r3, r3
 80020c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80020c6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80020ca:	4621      	mov	r1, r4
 80020cc:	eb12 0801 	adds.w	r8, r2, r1
 80020d0:	4629      	mov	r1, r5
 80020d2:	eb43 0901 	adc.w	r9, r3, r1
 80020d6:	f04f 0200 	mov.w	r2, #0
 80020da:	f04f 0300 	mov.w	r3, #0
 80020de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80020e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80020e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80020ea:	4690      	mov	r8, r2
 80020ec:	4699      	mov	r9, r3
 80020ee:	4623      	mov	r3, r4
 80020f0:	eb18 0303 	adds.w	r3, r8, r3
 80020f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80020f8:	462b      	mov	r3, r5
 80020fa:	eb49 0303 	adc.w	r3, r9, r3
 80020fe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002102:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	2200      	movs	r2, #0
 800210a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800210e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002112:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002116:	460b      	mov	r3, r1
 8002118:	18db      	adds	r3, r3, r3
 800211a:	653b      	str	r3, [r7, #80]	@ 0x50
 800211c:	4613      	mov	r3, r2
 800211e:	eb42 0303 	adc.w	r3, r2, r3
 8002122:	657b      	str	r3, [r7, #84]	@ 0x54
 8002124:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002128:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800212c:	f7fe f854 	bl	80001d8 <__aeabi_uldivmod>
 8002130:	4602      	mov	r2, r0
 8002132:	460b      	mov	r3, r1
 8002134:	4b61      	ldr	r3, [pc, #388]	@ (80022bc <UART_SetConfig+0x2d4>)
 8002136:	fba3 2302 	umull	r2, r3, r3, r2
 800213a:	095b      	lsrs	r3, r3, #5
 800213c:	011c      	lsls	r4, r3, #4
 800213e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002142:	2200      	movs	r2, #0
 8002144:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002148:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800214c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002150:	4642      	mov	r2, r8
 8002152:	464b      	mov	r3, r9
 8002154:	1891      	adds	r1, r2, r2
 8002156:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002158:	415b      	adcs	r3, r3
 800215a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800215c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002160:	4641      	mov	r1, r8
 8002162:	eb12 0a01 	adds.w	sl, r2, r1
 8002166:	4649      	mov	r1, r9
 8002168:	eb43 0b01 	adc.w	fp, r3, r1
 800216c:	f04f 0200 	mov.w	r2, #0
 8002170:	f04f 0300 	mov.w	r3, #0
 8002174:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002178:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800217c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002180:	4692      	mov	sl, r2
 8002182:	469b      	mov	fp, r3
 8002184:	4643      	mov	r3, r8
 8002186:	eb1a 0303 	adds.w	r3, sl, r3
 800218a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800218e:	464b      	mov	r3, r9
 8002190:	eb4b 0303 	adc.w	r3, fp, r3
 8002194:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002198:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	2200      	movs	r2, #0
 80021a0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80021a4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80021a8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80021ac:	460b      	mov	r3, r1
 80021ae:	18db      	adds	r3, r3, r3
 80021b0:	643b      	str	r3, [r7, #64]	@ 0x40
 80021b2:	4613      	mov	r3, r2
 80021b4:	eb42 0303 	adc.w	r3, r2, r3
 80021b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80021ba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80021be:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80021c2:	f7fe f809 	bl	80001d8 <__aeabi_uldivmod>
 80021c6:	4602      	mov	r2, r0
 80021c8:	460b      	mov	r3, r1
 80021ca:	4611      	mov	r1, r2
 80021cc:	4b3b      	ldr	r3, [pc, #236]	@ (80022bc <UART_SetConfig+0x2d4>)
 80021ce:	fba3 2301 	umull	r2, r3, r3, r1
 80021d2:	095b      	lsrs	r3, r3, #5
 80021d4:	2264      	movs	r2, #100	@ 0x64
 80021d6:	fb02 f303 	mul.w	r3, r2, r3
 80021da:	1acb      	subs	r3, r1, r3
 80021dc:	00db      	lsls	r3, r3, #3
 80021de:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80021e2:	4b36      	ldr	r3, [pc, #216]	@ (80022bc <UART_SetConfig+0x2d4>)
 80021e4:	fba3 2302 	umull	r2, r3, r3, r2
 80021e8:	095b      	lsrs	r3, r3, #5
 80021ea:	005b      	lsls	r3, r3, #1
 80021ec:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80021f0:	441c      	add	r4, r3
 80021f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80021f6:	2200      	movs	r2, #0
 80021f8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80021fc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002200:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002204:	4642      	mov	r2, r8
 8002206:	464b      	mov	r3, r9
 8002208:	1891      	adds	r1, r2, r2
 800220a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800220c:	415b      	adcs	r3, r3
 800220e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002210:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002214:	4641      	mov	r1, r8
 8002216:	1851      	adds	r1, r2, r1
 8002218:	6339      	str	r1, [r7, #48]	@ 0x30
 800221a:	4649      	mov	r1, r9
 800221c:	414b      	adcs	r3, r1
 800221e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002220:	f04f 0200 	mov.w	r2, #0
 8002224:	f04f 0300 	mov.w	r3, #0
 8002228:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800222c:	4659      	mov	r1, fp
 800222e:	00cb      	lsls	r3, r1, #3
 8002230:	4651      	mov	r1, sl
 8002232:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002236:	4651      	mov	r1, sl
 8002238:	00ca      	lsls	r2, r1, #3
 800223a:	4610      	mov	r0, r2
 800223c:	4619      	mov	r1, r3
 800223e:	4603      	mov	r3, r0
 8002240:	4642      	mov	r2, r8
 8002242:	189b      	adds	r3, r3, r2
 8002244:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002248:	464b      	mov	r3, r9
 800224a:	460a      	mov	r2, r1
 800224c:	eb42 0303 	adc.w	r3, r2, r3
 8002250:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002254:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	2200      	movs	r2, #0
 800225c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002260:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002264:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002268:	460b      	mov	r3, r1
 800226a:	18db      	adds	r3, r3, r3
 800226c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800226e:	4613      	mov	r3, r2
 8002270:	eb42 0303 	adc.w	r3, r2, r3
 8002274:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002276:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800227a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800227e:	f7fd ffab 	bl	80001d8 <__aeabi_uldivmod>
 8002282:	4602      	mov	r2, r0
 8002284:	460b      	mov	r3, r1
 8002286:	4b0d      	ldr	r3, [pc, #52]	@ (80022bc <UART_SetConfig+0x2d4>)
 8002288:	fba3 1302 	umull	r1, r3, r3, r2
 800228c:	095b      	lsrs	r3, r3, #5
 800228e:	2164      	movs	r1, #100	@ 0x64
 8002290:	fb01 f303 	mul.w	r3, r1, r3
 8002294:	1ad3      	subs	r3, r2, r3
 8002296:	00db      	lsls	r3, r3, #3
 8002298:	3332      	adds	r3, #50	@ 0x32
 800229a:	4a08      	ldr	r2, [pc, #32]	@ (80022bc <UART_SetConfig+0x2d4>)
 800229c:	fba2 2303 	umull	r2, r3, r2, r3
 80022a0:	095b      	lsrs	r3, r3, #5
 80022a2:	f003 0207 	and.w	r2, r3, #7
 80022a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4422      	add	r2, r4
 80022ae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80022b0:	e106      	b.n	80024c0 <UART_SetConfig+0x4d8>
 80022b2:	bf00      	nop
 80022b4:	40011000 	.word	0x40011000
 80022b8:	40011400 	.word	0x40011400
 80022bc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80022c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80022c4:	2200      	movs	r2, #0
 80022c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80022ca:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80022ce:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80022d2:	4642      	mov	r2, r8
 80022d4:	464b      	mov	r3, r9
 80022d6:	1891      	adds	r1, r2, r2
 80022d8:	6239      	str	r1, [r7, #32]
 80022da:	415b      	adcs	r3, r3
 80022dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80022de:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80022e2:	4641      	mov	r1, r8
 80022e4:	1854      	adds	r4, r2, r1
 80022e6:	4649      	mov	r1, r9
 80022e8:	eb43 0501 	adc.w	r5, r3, r1
 80022ec:	f04f 0200 	mov.w	r2, #0
 80022f0:	f04f 0300 	mov.w	r3, #0
 80022f4:	00eb      	lsls	r3, r5, #3
 80022f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80022fa:	00e2      	lsls	r2, r4, #3
 80022fc:	4614      	mov	r4, r2
 80022fe:	461d      	mov	r5, r3
 8002300:	4643      	mov	r3, r8
 8002302:	18e3      	adds	r3, r4, r3
 8002304:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002308:	464b      	mov	r3, r9
 800230a:	eb45 0303 	adc.w	r3, r5, r3
 800230e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002312:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	2200      	movs	r2, #0
 800231a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800231e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002322:	f04f 0200 	mov.w	r2, #0
 8002326:	f04f 0300 	mov.w	r3, #0
 800232a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800232e:	4629      	mov	r1, r5
 8002330:	008b      	lsls	r3, r1, #2
 8002332:	4621      	mov	r1, r4
 8002334:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002338:	4621      	mov	r1, r4
 800233a:	008a      	lsls	r2, r1, #2
 800233c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002340:	f7fd ff4a 	bl	80001d8 <__aeabi_uldivmod>
 8002344:	4602      	mov	r2, r0
 8002346:	460b      	mov	r3, r1
 8002348:	4b60      	ldr	r3, [pc, #384]	@ (80024cc <UART_SetConfig+0x4e4>)
 800234a:	fba3 2302 	umull	r2, r3, r3, r2
 800234e:	095b      	lsrs	r3, r3, #5
 8002350:	011c      	lsls	r4, r3, #4
 8002352:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002356:	2200      	movs	r2, #0
 8002358:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800235c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002360:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002364:	4642      	mov	r2, r8
 8002366:	464b      	mov	r3, r9
 8002368:	1891      	adds	r1, r2, r2
 800236a:	61b9      	str	r1, [r7, #24]
 800236c:	415b      	adcs	r3, r3
 800236e:	61fb      	str	r3, [r7, #28]
 8002370:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002374:	4641      	mov	r1, r8
 8002376:	1851      	adds	r1, r2, r1
 8002378:	6139      	str	r1, [r7, #16]
 800237a:	4649      	mov	r1, r9
 800237c:	414b      	adcs	r3, r1
 800237e:	617b      	str	r3, [r7, #20]
 8002380:	f04f 0200 	mov.w	r2, #0
 8002384:	f04f 0300 	mov.w	r3, #0
 8002388:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800238c:	4659      	mov	r1, fp
 800238e:	00cb      	lsls	r3, r1, #3
 8002390:	4651      	mov	r1, sl
 8002392:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002396:	4651      	mov	r1, sl
 8002398:	00ca      	lsls	r2, r1, #3
 800239a:	4610      	mov	r0, r2
 800239c:	4619      	mov	r1, r3
 800239e:	4603      	mov	r3, r0
 80023a0:	4642      	mov	r2, r8
 80023a2:	189b      	adds	r3, r3, r2
 80023a4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80023a8:	464b      	mov	r3, r9
 80023aa:	460a      	mov	r2, r1
 80023ac:	eb42 0303 	adc.w	r3, r2, r3
 80023b0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80023b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	2200      	movs	r2, #0
 80023bc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80023be:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80023c0:	f04f 0200 	mov.w	r2, #0
 80023c4:	f04f 0300 	mov.w	r3, #0
 80023c8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80023cc:	4649      	mov	r1, r9
 80023ce:	008b      	lsls	r3, r1, #2
 80023d0:	4641      	mov	r1, r8
 80023d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80023d6:	4641      	mov	r1, r8
 80023d8:	008a      	lsls	r2, r1, #2
 80023da:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80023de:	f7fd fefb 	bl	80001d8 <__aeabi_uldivmod>
 80023e2:	4602      	mov	r2, r0
 80023e4:	460b      	mov	r3, r1
 80023e6:	4611      	mov	r1, r2
 80023e8:	4b38      	ldr	r3, [pc, #224]	@ (80024cc <UART_SetConfig+0x4e4>)
 80023ea:	fba3 2301 	umull	r2, r3, r3, r1
 80023ee:	095b      	lsrs	r3, r3, #5
 80023f0:	2264      	movs	r2, #100	@ 0x64
 80023f2:	fb02 f303 	mul.w	r3, r2, r3
 80023f6:	1acb      	subs	r3, r1, r3
 80023f8:	011b      	lsls	r3, r3, #4
 80023fa:	3332      	adds	r3, #50	@ 0x32
 80023fc:	4a33      	ldr	r2, [pc, #204]	@ (80024cc <UART_SetConfig+0x4e4>)
 80023fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002402:	095b      	lsrs	r3, r3, #5
 8002404:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002408:	441c      	add	r4, r3
 800240a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800240e:	2200      	movs	r2, #0
 8002410:	673b      	str	r3, [r7, #112]	@ 0x70
 8002412:	677a      	str	r2, [r7, #116]	@ 0x74
 8002414:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002418:	4642      	mov	r2, r8
 800241a:	464b      	mov	r3, r9
 800241c:	1891      	adds	r1, r2, r2
 800241e:	60b9      	str	r1, [r7, #8]
 8002420:	415b      	adcs	r3, r3
 8002422:	60fb      	str	r3, [r7, #12]
 8002424:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002428:	4641      	mov	r1, r8
 800242a:	1851      	adds	r1, r2, r1
 800242c:	6039      	str	r1, [r7, #0]
 800242e:	4649      	mov	r1, r9
 8002430:	414b      	adcs	r3, r1
 8002432:	607b      	str	r3, [r7, #4]
 8002434:	f04f 0200 	mov.w	r2, #0
 8002438:	f04f 0300 	mov.w	r3, #0
 800243c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002440:	4659      	mov	r1, fp
 8002442:	00cb      	lsls	r3, r1, #3
 8002444:	4651      	mov	r1, sl
 8002446:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800244a:	4651      	mov	r1, sl
 800244c:	00ca      	lsls	r2, r1, #3
 800244e:	4610      	mov	r0, r2
 8002450:	4619      	mov	r1, r3
 8002452:	4603      	mov	r3, r0
 8002454:	4642      	mov	r2, r8
 8002456:	189b      	adds	r3, r3, r2
 8002458:	66bb      	str	r3, [r7, #104]	@ 0x68
 800245a:	464b      	mov	r3, r9
 800245c:	460a      	mov	r2, r1
 800245e:	eb42 0303 	adc.w	r3, r2, r3
 8002462:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002464:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	2200      	movs	r2, #0
 800246c:	663b      	str	r3, [r7, #96]	@ 0x60
 800246e:	667a      	str	r2, [r7, #100]	@ 0x64
 8002470:	f04f 0200 	mov.w	r2, #0
 8002474:	f04f 0300 	mov.w	r3, #0
 8002478:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800247c:	4649      	mov	r1, r9
 800247e:	008b      	lsls	r3, r1, #2
 8002480:	4641      	mov	r1, r8
 8002482:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002486:	4641      	mov	r1, r8
 8002488:	008a      	lsls	r2, r1, #2
 800248a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800248e:	f7fd fea3 	bl	80001d8 <__aeabi_uldivmod>
 8002492:	4602      	mov	r2, r0
 8002494:	460b      	mov	r3, r1
 8002496:	4b0d      	ldr	r3, [pc, #52]	@ (80024cc <UART_SetConfig+0x4e4>)
 8002498:	fba3 1302 	umull	r1, r3, r3, r2
 800249c:	095b      	lsrs	r3, r3, #5
 800249e:	2164      	movs	r1, #100	@ 0x64
 80024a0:	fb01 f303 	mul.w	r3, r1, r3
 80024a4:	1ad3      	subs	r3, r2, r3
 80024a6:	011b      	lsls	r3, r3, #4
 80024a8:	3332      	adds	r3, #50	@ 0x32
 80024aa:	4a08      	ldr	r2, [pc, #32]	@ (80024cc <UART_SetConfig+0x4e4>)
 80024ac:	fba2 2303 	umull	r2, r3, r2, r3
 80024b0:	095b      	lsrs	r3, r3, #5
 80024b2:	f003 020f 	and.w	r2, r3, #15
 80024b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4422      	add	r2, r4
 80024be:	609a      	str	r2, [r3, #8]
}
 80024c0:	bf00      	nop
 80024c2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80024c6:	46bd      	mov	sp, r7
 80024c8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80024cc:	51eb851f 	.word	0x51eb851f

080024d0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80024d0:	b084      	sub	sp, #16
 80024d2:	b580      	push	{r7, lr}
 80024d4:	b084      	sub	sp, #16
 80024d6:	af00      	add	r7, sp, #0
 80024d8:	6078      	str	r0, [r7, #4]
 80024da:	f107 001c 	add.w	r0, r7, #28
 80024de:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80024e2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80024e6:	2b01      	cmp	r3, #1
 80024e8:	d123      	bne.n	8002532 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024ee:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	68db      	ldr	r3, [r3, #12]
 80024fa:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80024fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002502:	687a      	ldr	r2, [r7, #4]
 8002504:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	68db      	ldr	r3, [r3, #12]
 800250a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8002512:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002516:	2b01      	cmp	r3, #1
 8002518:	d105      	bne.n	8002526 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	68db      	ldr	r3, [r3, #12]
 800251e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8002526:	6878      	ldr	r0, [r7, #4]
 8002528:	f000 faa0 	bl	8002a6c <USB_CoreReset>
 800252c:	4603      	mov	r3, r0
 800252e:	73fb      	strb	r3, [r7, #15]
 8002530:	e01b      	b.n	800256a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	68db      	ldr	r3, [r3, #12]
 8002536:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800253e:	6878      	ldr	r0, [r7, #4]
 8002540:	f000 fa94 	bl	8002a6c <USB_CoreReset>
 8002544:	4603      	mov	r3, r0
 8002546:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8002548:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800254c:	2b00      	cmp	r3, #0
 800254e:	d106      	bne.n	800255e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002554:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	639a      	str	r2, [r3, #56]	@ 0x38
 800255c:	e005      	b.n	800256a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002562:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800256a:	7fbb      	ldrb	r3, [r7, #30]
 800256c:	2b01      	cmp	r3, #1
 800256e:	d10b      	bne.n	8002588 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	689b      	ldr	r3, [r3, #8]
 8002574:	f043 0206 	orr.w	r2, r3, #6
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	689b      	ldr	r3, [r3, #8]
 8002580:	f043 0220 	orr.w	r2, r3, #32
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8002588:	7bfb      	ldrb	r3, [r7, #15]
}
 800258a:	4618      	mov	r0, r3
 800258c:	3710      	adds	r7, #16
 800258e:	46bd      	mov	sp, r7
 8002590:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002594:	b004      	add	sp, #16
 8002596:	4770      	bx	lr

08002598 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8002598:	b480      	push	{r7}
 800259a:	b083      	sub	sp, #12
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	689b      	ldr	r3, [r3, #8]
 80025a4:	f023 0201 	bic.w	r2, r3, #1
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80025ac:	2300      	movs	r3, #0
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	370c      	adds	r7, #12
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr

080025ba <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80025ba:	b580      	push	{r7, lr}
 80025bc:	b084      	sub	sp, #16
 80025be:	af00      	add	r7, sp, #0
 80025c0:	6078      	str	r0, [r7, #4]
 80025c2:	460b      	mov	r3, r1
 80025c4:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80025c6:	2300      	movs	r3, #0
 80025c8:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	68db      	ldr	r3, [r3, #12]
 80025ce:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80025d6:	78fb      	ldrb	r3, [r7, #3]
 80025d8:	2b01      	cmp	r3, #1
 80025da:	d115      	bne.n	8002608 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	68db      	ldr	r3, [r3, #12]
 80025e0:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80025e8:	200a      	movs	r0, #10
 80025ea:	f7fe fc33 	bl	8000e54 <HAL_Delay>
      ms += 10U;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	330a      	adds	r3, #10
 80025f2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80025f4:	6878      	ldr	r0, [r7, #4]
 80025f6:	f000 fa2b 	bl	8002a50 <USB_GetMode>
 80025fa:	4603      	mov	r3, r0
 80025fc:	2b01      	cmp	r3, #1
 80025fe:	d01e      	beq.n	800263e <USB_SetCurrentMode+0x84>
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	2bc7      	cmp	r3, #199	@ 0xc7
 8002604:	d9f0      	bls.n	80025e8 <USB_SetCurrentMode+0x2e>
 8002606:	e01a      	b.n	800263e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8002608:	78fb      	ldrb	r3, [r7, #3]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d115      	bne.n	800263a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	68db      	ldr	r3, [r3, #12]
 8002612:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800261a:	200a      	movs	r0, #10
 800261c:	f7fe fc1a 	bl	8000e54 <HAL_Delay>
      ms += 10U;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	330a      	adds	r3, #10
 8002624:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8002626:	6878      	ldr	r0, [r7, #4]
 8002628:	f000 fa12 	bl	8002a50 <USB_GetMode>
 800262c:	4603      	mov	r3, r0
 800262e:	2b00      	cmp	r3, #0
 8002630:	d005      	beq.n	800263e <USB_SetCurrentMode+0x84>
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	2bc7      	cmp	r3, #199	@ 0xc7
 8002636:	d9f0      	bls.n	800261a <USB_SetCurrentMode+0x60>
 8002638:	e001      	b.n	800263e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800263a:	2301      	movs	r3, #1
 800263c:	e005      	b.n	800264a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	2bc8      	cmp	r3, #200	@ 0xc8
 8002642:	d101      	bne.n	8002648 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8002644:	2301      	movs	r3, #1
 8002646:	e000      	b.n	800264a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8002648:	2300      	movs	r3, #0
}
 800264a:	4618      	mov	r0, r3
 800264c:	3710      	adds	r7, #16
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}
	...

08002654 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8002654:	b084      	sub	sp, #16
 8002656:	b580      	push	{r7, lr}
 8002658:	b086      	sub	sp, #24
 800265a:	af00      	add	r7, sp, #0
 800265c:	6078      	str	r0, [r7, #4]
 800265e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8002662:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8002666:	2300      	movs	r3, #0
 8002668:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800266e:	2300      	movs	r3, #0
 8002670:	613b      	str	r3, [r7, #16]
 8002672:	e009      	b.n	8002688 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8002674:	687a      	ldr	r2, [r7, #4]
 8002676:	693b      	ldr	r3, [r7, #16]
 8002678:	3340      	adds	r3, #64	@ 0x40
 800267a:	009b      	lsls	r3, r3, #2
 800267c:	4413      	add	r3, r2
 800267e:	2200      	movs	r2, #0
 8002680:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8002682:	693b      	ldr	r3, [r7, #16]
 8002684:	3301      	adds	r3, #1
 8002686:	613b      	str	r3, [r7, #16]
 8002688:	693b      	ldr	r3, [r7, #16]
 800268a:	2b0e      	cmp	r3, #14
 800268c:	d9f2      	bls.n	8002674 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800268e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002692:	2b00      	cmp	r3, #0
 8002694:	d11c      	bne.n	80026d0 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	68fa      	ldr	r2, [r7, #12]
 80026a0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80026a4:	f043 0302 	orr.w	r3, r3, #2
 80026a8:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026ae:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026ba:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026c6:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	639a      	str	r2, [r3, #56]	@ 0x38
 80026ce:	e00b      	b.n	80026e8 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026d4:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026e0:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80026ee:	461a      	mov	r2, r3
 80026f0:	2300      	movs	r3, #0
 80026f2:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80026f4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80026f8:	2b01      	cmp	r3, #1
 80026fa:	d10d      	bne.n	8002718 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80026fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002700:	2b00      	cmp	r3, #0
 8002702:	d104      	bne.n	800270e <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8002704:	2100      	movs	r1, #0
 8002706:	6878      	ldr	r0, [r7, #4]
 8002708:	f000 f968 	bl	80029dc <USB_SetDevSpeed>
 800270c:	e008      	b.n	8002720 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800270e:	2101      	movs	r1, #1
 8002710:	6878      	ldr	r0, [r7, #4]
 8002712:	f000 f963 	bl	80029dc <USB_SetDevSpeed>
 8002716:	e003      	b.n	8002720 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8002718:	2103      	movs	r1, #3
 800271a:	6878      	ldr	r0, [r7, #4]
 800271c:	f000 f95e 	bl	80029dc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8002720:	2110      	movs	r1, #16
 8002722:	6878      	ldr	r0, [r7, #4]
 8002724:	f000 f8fa 	bl	800291c <USB_FlushTxFifo>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8002732:	6878      	ldr	r0, [r7, #4]
 8002734:	f000 f924 	bl	8002980 <USB_FlushRxFifo>
 8002738:	4603      	mov	r3, r0
 800273a:	2b00      	cmp	r3, #0
 800273c:	d001      	beq.n	8002742 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800273e:	2301      	movs	r3, #1
 8002740:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002748:	461a      	mov	r2, r3
 800274a:	2300      	movs	r3, #0
 800274c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002754:	461a      	mov	r2, r3
 8002756:	2300      	movs	r3, #0
 8002758:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002760:	461a      	mov	r2, r3
 8002762:	2300      	movs	r3, #0
 8002764:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8002766:	2300      	movs	r3, #0
 8002768:	613b      	str	r3, [r7, #16]
 800276a:	e043      	b.n	80027f4 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800276c:	693b      	ldr	r3, [r7, #16]
 800276e:	015a      	lsls	r2, r3, #5
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	4413      	add	r3, r2
 8002774:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800277e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002782:	d118      	bne.n	80027b6 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8002784:	693b      	ldr	r3, [r7, #16]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d10a      	bne.n	80027a0 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	015a      	lsls	r2, r3, #5
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	4413      	add	r3, r2
 8002792:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002796:	461a      	mov	r2, r3
 8002798:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800279c:	6013      	str	r3, [r2, #0]
 800279e:	e013      	b.n	80027c8 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80027a0:	693b      	ldr	r3, [r7, #16]
 80027a2:	015a      	lsls	r2, r3, #5
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	4413      	add	r3, r2
 80027a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80027ac:	461a      	mov	r2, r3
 80027ae:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80027b2:	6013      	str	r3, [r2, #0]
 80027b4:	e008      	b.n	80027c8 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80027b6:	693b      	ldr	r3, [r7, #16]
 80027b8:	015a      	lsls	r2, r3, #5
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	4413      	add	r3, r2
 80027be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80027c2:	461a      	mov	r2, r3
 80027c4:	2300      	movs	r3, #0
 80027c6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80027c8:	693b      	ldr	r3, [r7, #16]
 80027ca:	015a      	lsls	r2, r3, #5
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	4413      	add	r3, r2
 80027d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80027d4:	461a      	mov	r2, r3
 80027d6:	2300      	movs	r3, #0
 80027d8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80027da:	693b      	ldr	r3, [r7, #16]
 80027dc:	015a      	lsls	r2, r3, #5
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	4413      	add	r3, r2
 80027e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80027e6:	461a      	mov	r2, r3
 80027e8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80027ec:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80027ee:	693b      	ldr	r3, [r7, #16]
 80027f0:	3301      	adds	r3, #1
 80027f2:	613b      	str	r3, [r7, #16]
 80027f4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80027f8:	461a      	mov	r2, r3
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d3b5      	bcc.n	800276c <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8002800:	2300      	movs	r3, #0
 8002802:	613b      	str	r3, [r7, #16]
 8002804:	e043      	b.n	800288e <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	015a      	lsls	r2, r3, #5
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	4413      	add	r3, r2
 800280e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002818:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800281c:	d118      	bne.n	8002850 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800281e:	693b      	ldr	r3, [r7, #16]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d10a      	bne.n	800283a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8002824:	693b      	ldr	r3, [r7, #16]
 8002826:	015a      	lsls	r2, r3, #5
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	4413      	add	r3, r2
 800282c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002830:	461a      	mov	r2, r3
 8002832:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8002836:	6013      	str	r3, [r2, #0]
 8002838:	e013      	b.n	8002862 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800283a:	693b      	ldr	r3, [r7, #16]
 800283c:	015a      	lsls	r2, r3, #5
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	4413      	add	r3, r2
 8002842:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002846:	461a      	mov	r2, r3
 8002848:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800284c:	6013      	str	r3, [r2, #0]
 800284e:	e008      	b.n	8002862 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8002850:	693b      	ldr	r3, [r7, #16]
 8002852:	015a      	lsls	r2, r3, #5
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	4413      	add	r3, r2
 8002858:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800285c:	461a      	mov	r2, r3
 800285e:	2300      	movs	r3, #0
 8002860:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	015a      	lsls	r2, r3, #5
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	4413      	add	r3, r2
 800286a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800286e:	461a      	mov	r2, r3
 8002870:	2300      	movs	r3, #0
 8002872:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	015a      	lsls	r2, r3, #5
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	4413      	add	r3, r2
 800287c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002880:	461a      	mov	r2, r3
 8002882:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002886:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8002888:	693b      	ldr	r3, [r7, #16]
 800288a:	3301      	adds	r3, #1
 800288c:	613b      	str	r3, [r7, #16]
 800288e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002892:	461a      	mov	r2, r3
 8002894:	693b      	ldr	r3, [r7, #16]
 8002896:	4293      	cmp	r3, r2
 8002898:	d3b5      	bcc.n	8002806 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80028a0:	691b      	ldr	r3, [r3, #16]
 80028a2:	68fa      	ldr	r2, [r7, #12]
 80028a4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80028a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80028ac:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2200      	movs	r2, #0
 80028b2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80028ba:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80028bc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d105      	bne.n	80028d0 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	699b      	ldr	r3, [r3, #24]
 80028c8:	f043 0210 	orr.w	r2, r3, #16
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	699a      	ldr	r2, [r3, #24]
 80028d4:	4b10      	ldr	r3, [pc, #64]	@ (8002918 <USB_DevInit+0x2c4>)
 80028d6:	4313      	orrs	r3, r2
 80028d8:	687a      	ldr	r2, [r7, #4]
 80028da:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80028dc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d005      	beq.n	80028f0 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	699b      	ldr	r3, [r3, #24]
 80028e8:	f043 0208 	orr.w	r2, r3, #8
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80028f0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80028f4:	2b01      	cmp	r3, #1
 80028f6:	d107      	bne.n	8002908 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	699b      	ldr	r3, [r3, #24]
 80028fc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002900:	f043 0304 	orr.w	r3, r3, #4
 8002904:	687a      	ldr	r2, [r7, #4]
 8002906:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8002908:	7dfb      	ldrb	r3, [r7, #23]
}
 800290a:	4618      	mov	r0, r3
 800290c:	3718      	adds	r7, #24
 800290e:	46bd      	mov	sp, r7
 8002910:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002914:	b004      	add	sp, #16
 8002916:	4770      	bx	lr
 8002918:	803c3800 	.word	0x803c3800

0800291c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800291c:	b480      	push	{r7}
 800291e:	b085      	sub	sp, #20
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
 8002924:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8002926:	2300      	movs	r3, #0
 8002928:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	3301      	adds	r3, #1
 800292e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8002936:	d901      	bls.n	800293c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8002938:	2303      	movs	r3, #3
 800293a:	e01b      	b.n	8002974 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	691b      	ldr	r3, [r3, #16]
 8002940:	2b00      	cmp	r3, #0
 8002942:	daf2      	bge.n	800292a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8002944:	2300      	movs	r3, #0
 8002946:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	019b      	lsls	r3, r3, #6
 800294c:	f043 0220 	orr.w	r2, r3, #32
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	3301      	adds	r3, #1
 8002958:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8002960:	d901      	bls.n	8002966 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8002962:	2303      	movs	r3, #3
 8002964:	e006      	b.n	8002974 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	691b      	ldr	r3, [r3, #16]
 800296a:	f003 0320 	and.w	r3, r3, #32
 800296e:	2b20      	cmp	r3, #32
 8002970:	d0f0      	beq.n	8002954 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8002972:	2300      	movs	r3, #0
}
 8002974:	4618      	mov	r0, r3
 8002976:	3714      	adds	r7, #20
 8002978:	46bd      	mov	sp, r7
 800297a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297e:	4770      	bx	lr

08002980 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8002980:	b480      	push	{r7}
 8002982:	b085      	sub	sp, #20
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8002988:	2300      	movs	r3, #0
 800298a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	3301      	adds	r3, #1
 8002990:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8002998:	d901      	bls.n	800299e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800299a:	2303      	movs	r3, #3
 800299c:	e018      	b.n	80029d0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	691b      	ldr	r3, [r3, #16]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	daf2      	bge.n	800298c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80029a6:	2300      	movs	r3, #0
 80029a8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2210      	movs	r2, #16
 80029ae:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	3301      	adds	r3, #1
 80029b4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80029bc:	d901      	bls.n	80029c2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80029be:	2303      	movs	r3, #3
 80029c0:	e006      	b.n	80029d0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	691b      	ldr	r3, [r3, #16]
 80029c6:	f003 0310 	and.w	r3, r3, #16
 80029ca:	2b10      	cmp	r3, #16
 80029cc:	d0f0      	beq.n	80029b0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80029ce:	2300      	movs	r3, #0
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	3714      	adds	r7, #20
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr

080029dc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80029dc:	b480      	push	{r7}
 80029de:	b085      	sub	sp, #20
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
 80029e4:	460b      	mov	r3, r1
 80029e6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	78fb      	ldrb	r3, [r7, #3]
 80029f6:	68f9      	ldr	r1, [r7, #12]
 80029f8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80029fc:	4313      	orrs	r3, r2
 80029fe:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8002a00:	2300      	movs	r3, #0
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	3714      	adds	r7, #20
 8002a06:	46bd      	mov	sp, r7
 8002a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0c:	4770      	bx	lr

08002a0e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8002a0e:	b480      	push	{r7}
 8002a10:	b085      	sub	sp, #20
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	68fa      	ldr	r2, [r7, #12]
 8002a24:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8002a28:	f023 0303 	bic.w	r3, r3, #3
 8002a2c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	68fa      	ldr	r2, [r7, #12]
 8002a38:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002a3c:	f043 0302 	orr.w	r3, r3, #2
 8002a40:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8002a42:	2300      	movs	r3, #0
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	3714      	adds	r7, #20
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4e:	4770      	bx	lr

08002a50 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8002a50:	b480      	push	{r7}
 8002a52:	b083      	sub	sp, #12
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	695b      	ldr	r3, [r3, #20]
 8002a5c:	f003 0301 	and.w	r3, r3, #1
}
 8002a60:	4618      	mov	r0, r3
 8002a62:	370c      	adds	r7, #12
 8002a64:	46bd      	mov	sp, r7
 8002a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6a:	4770      	bx	lr

08002a6c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b085      	sub	sp, #20
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8002a74:	2300      	movs	r3, #0
 8002a76:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	3301      	adds	r3, #1
 8002a7c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8002a84:	d901      	bls.n	8002a8a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8002a86:	2303      	movs	r3, #3
 8002a88:	e022      	b.n	8002ad0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	691b      	ldr	r3, [r3, #16]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	daf2      	bge.n	8002a78 <USB_CoreReset+0xc>

  count = 10U;
 8002a92:	230a      	movs	r3, #10
 8002a94:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8002a96:	e002      	b.n	8002a9e <USB_CoreReset+0x32>
  {
    count--;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	3b01      	subs	r3, #1
 8002a9c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d1f9      	bne.n	8002a98 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	691b      	ldr	r3, [r3, #16]
 8002aa8:	f043 0201 	orr.w	r2, r3, #1
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	3301      	adds	r3, #1
 8002ab4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8002abc:	d901      	bls.n	8002ac2 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8002abe:	2303      	movs	r3, #3
 8002ac0:	e006      	b.n	8002ad0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	691b      	ldr	r3, [r3, #16]
 8002ac6:	f003 0301 	and.w	r3, r3, #1
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d0f0      	beq.n	8002ab0 <USB_CoreReset+0x44>

  return HAL_OK;
 8002ace:	2300      	movs	r3, #0
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	3714      	adds	r7, #20
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ada:	4770      	bx	lr

08002adc <tud_msc_inquiry2_cb>:
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_msc_inquiry_cb(uint8_t lun, uint8_t vendor_id[8], uint8_t product_id[16], uint8_t product_rev[4]) {
  (void) lun; (void) vendor_id; (void) product_id; (void) product_rev;
}
TU_ATTR_WEAK uint32_t tud_msc_inquiry2_cb(uint8_t lun, scsi_inquiry_resp_t *inquiry_resp, uint32_t bufsize) {
 8002adc:	b480      	push	{r7}
 8002ade:	b085      	sub	sp, #20
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	60b9      	str	r1, [r7, #8]
 8002ae6:	607a      	str	r2, [r7, #4]
 8002ae8:	73fb      	strb	r3, [r7, #15]
  (void) lun; (void) inquiry_resp; (void) bufsize;
  return 0;
 8002aea:	2300      	movs	r3, #0
}
 8002aec:	4618      	mov	r0, r3
 8002aee:	3714      	adds	r7, #20
 8002af0:	46bd      	mov	sp, r7
 8002af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af6:	4770      	bx	lr

08002af8 <fail_scsi_op>:
  uint8_t rhport = p_msc->rhport;
  p_msc->stage = MSC_STAGE_CMD;
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
}

static void fail_scsi_op(mscd_interface_t* p_msc, uint8_t status) {
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b088      	sub	sp, #32
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
 8002b00:	460b      	mov	r3, r1
 8002b02:	70fb      	strb	r3, [r7, #3]
  msc_cbw_t const * p_cbw = &p_msc->cbw;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	61fb      	str	r3, [r7, #28]
  msc_csw_t       * p_csw = &p_msc->csw;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	3320      	adds	r3, #32
 8002b0c:	61bb      	str	r3, [r7, #24]
  uint8_t rhport = p_msc->rhport;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	7fdb      	ldrb	r3, [r3, #31]
 8002b12:	75fb      	strb	r3, [r7, #23]

  p_csw->status       = status;
 8002b14:	69bb      	ldr	r3, [r7, #24]
 8002b16:	78fa      	ldrb	r2, [r7, #3]
 8002b18:	731a      	strb	r2, [r3, #12]
  p_csw->data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	689a      	ldr	r2, [r3, #8]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b22:	1ad2      	subs	r2, r2, r3
 8002b24:	69bb      	ldr	r3, [r7, #24]
 8002b26:	609a      	str	r2, [r3, #8]
  p_msc->stage        = MSC_STAGE_STATUS;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2202      	movs	r2, #2
 8002b2c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  // failed but sense key is not set: default to Illegal Request
  if (p_msc->sense_key == 0) {
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d106      	bne.n	8002b48 <fail_scsi_op+0x50>
    (void) tud_msc_set_sense(p_cbw->lun, SCSI_SENSE_ILLEGAL_REQUEST, 0x20, 0x00);
 8002b3a:	69fb      	ldr	r3, [r7, #28]
 8002b3c:	7b58      	ldrb	r0, [r3, #13]
 8002b3e:	2300      	movs	r3, #0
 8002b40:	2220      	movs	r2, #32
 8002b42:	2105      	movs	r1, #5
 8002b44:	f000 f984 	bl	8002e50 <tud_msc_set_sense>
  }

  // If there is data stage and not yet complete, stall it
  if (p_cbw->total_bytes && p_csw->data_residue) {
 8002b48:	69fb      	ldr	r3, [r7, #28]
 8002b4a:	689b      	ldr	r3, [r3, #8]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d028      	beq.n	8002ba2 <fail_scsi_op+0xaa>
 8002b50:	69bb      	ldr	r3, [r7, #24]
 8002b52:	689b      	ldr	r3, [r3, #8]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d024      	beq.n	8002ba2 <fail_scsi_op+0xaa>
    if (is_data_in(p_cbw->dir)) {
 8002b58:	69fb      	ldr	r3, [r7, #28]
 8002b5a:	7b1b      	ldrb	r3, [r3, #12]
 8002b5c:	75bb      	strb	r3, [r7, #22]
  return tu_bit_test(dir, 7);
 8002b5e:	7dbb      	ldrb	r3, [r7, #22]
 8002b60:	613b      	str	r3, [r7, #16]
 8002b62:	2307      	movs	r3, #7
 8002b64:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }

//------------- Bits -------------//
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_set  (uint32_t value, uint8_t pos) { return value | TU_BIT(pos); }
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_clear(uint32_t value, uint8_t pos) { return value & (~TU_BIT(pos)); }
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8002b66:	7bfb      	ldrb	r3, [r7, #15]
 8002b68:	693a      	ldr	r2, [r7, #16]
 8002b6a:	fa22 f303 	lsr.w	r3, r2, r3
 8002b6e:	f003 0301 	and.w	r3, r3, #1
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	bf14      	ite	ne
 8002b76:	2301      	movne	r3, #1
 8002b78:	2300      	moveq	r3, #0
 8002b7a:	b2db      	uxtb	r3, r3
    if (is_data_in(p_cbw->dir)) {
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d008      	beq.n	8002b92 <fail_scsi_op+0x9a>
      usbd_edpt_stall(rhport, p_msc->ep_in);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8002b86:	7dfb      	ldrb	r3, [r7, #23]
 8002b88:	4611      	mov	r1, r2
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f003 fd30 	bl	80065f0 <usbd_edpt_stall>
    } else {
      usbd_edpt_stall(rhport, p_msc->ep_out);
    }
  }
}
 8002b90:	e007      	b.n	8002ba2 <fail_scsi_op+0xaa>
      usbd_edpt_stall(rhport, p_msc->ep_out);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8002b98:	7dfb      	ldrb	r3, [r7, #23]
 8002b9a:	4611      	mov	r1, r2
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f003 fd27 	bl	80065f0 <usbd_edpt_stall>
}
 8002ba2:	bf00      	nop
 8002ba4:	3720      	adds	r7, #32
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}

08002baa <rdwr10_validate_cmd>:
    return 0; // invalid block count
  }
  return (uint16_t) (cbw->total_bytes / block_count);
}

static uint8_t rdwr10_validate_cmd(msc_cbw_t const* cbw) {
 8002baa:	b480      	push	{r7}
 8002bac:	b08b      	sub	sp, #44	@ 0x2c
 8002bae:	af00      	add	r7, sp, #0
 8002bb0:	6078      	str	r0, [r7, #4]
  uint8_t status = MSC_CSW_STATUS_PASSED;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	623b      	str	r3, [r7, #32]
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 8002bbc:	6a3b      	ldr	r3, [r7, #32]
 8002bbe:	330f      	adds	r3, #15
 8002bc0:	3307      	adds	r3, #7
 8002bc2:	61fb      	str	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_unaligned_read32(const void *mem) {
  return *((uint32_t const *) mem);
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_unaligned_read16(const void *mem) {
  return *((uint16_t const *) mem);
 8002bc4:	69fb      	ldr	r3, [r7, #28]
 8002bc6:	881b      	ldrh	r3, [r3, #0]
 8002bc8:	837b      	strh	r3, [r7, #26]
  return tu_ntohs(block_count);
 8002bca:	8b7b      	ldrh	r3, [r7, #26]
 8002bcc:	ba5b      	rev16	r3, r3
 8002bce:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 8002bd0:	84bb      	strh	r3, [r7, #36]	@ 0x24

  if (cbw->total_bytes == 0) {
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d106      	bne.n	8002be8 <rdwr10_validate_cmd+0x3e>
    if (block_count > 0) {
 8002bda:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d04d      	beq.n	8002c7c <rdwr10_validate_cmd+0xd2>
      TU_LOG_DRV("  SCSI case 2 (Hn < Di) or case 3 (Hn < Do) \r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 8002be0:	2302      	movs	r3, #2
 8002be2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002be6:	e049      	b.n	8002c7c <rdwr10_validate_cmd+0xd2>
    } else {
      // no data transfer, only exist in complaint test suite
    }
  } else {
    if (SCSI_CMD_READ_10 == cbw->command[0] && !is_data_in(cbw->dir)) {
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	7bdb      	ldrb	r3, [r3, #15]
 8002bec:	2b28      	cmp	r3, #40	@ 0x28
 8002bee:	d11a      	bne.n	8002c26 <rdwr10_validate_cmd+0x7c>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	7b1b      	ldrb	r3, [r3, #12]
 8002bf4:	767b      	strb	r3, [r7, #25]
  return tu_bit_test(dir, 7);
 8002bf6:	7e7b      	ldrb	r3, [r7, #25]
 8002bf8:	617b      	str	r3, [r7, #20]
 8002bfa:	2307      	movs	r3, #7
 8002bfc:	74fb      	strb	r3, [r7, #19]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8002bfe:	7cfb      	ldrb	r3, [r7, #19]
 8002c00:	697a      	ldr	r2, [r7, #20]
 8002c02:	fa22 f303 	lsr.w	r3, r2, r3
 8002c06:	f003 0301 	and.w	r3, r3, #1
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	bf14      	ite	ne
 8002c0e:	2301      	movne	r3, #1
 8002c10:	2300      	moveq	r3, #0
 8002c12:	b2db      	uxtb	r3, r3
    if (SCSI_CMD_READ_10 == cbw->command[0] && !is_data_in(cbw->dir)) {
 8002c14:	f083 0301 	eor.w	r3, r3, #1
 8002c18:	b2db      	uxtb	r3, r3
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d003      	beq.n	8002c26 <rdwr10_validate_cmd+0x7c>
      TU_LOG_DRV("  SCSI case 10 (Ho <> Di)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 8002c1e:	2302      	movs	r3, #2
 8002c20:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002c24:	e02a      	b.n	8002c7c <rdwr10_validate_cmd+0xd2>
    } else if (SCSI_CMD_WRITE_10 == cbw->command[0] && is_data_in(cbw->dir)) {
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	7bdb      	ldrb	r3, [r3, #15]
 8002c2a:	2b2a      	cmp	r3, #42	@ 0x2a
 8002c2c:	d117      	bne.n	8002c5e <rdwr10_validate_cmd+0xb4>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	7b1b      	ldrb	r3, [r3, #12]
 8002c32:	74bb      	strb	r3, [r7, #18]
  return tu_bit_test(dir, 7);
 8002c34:	7cbb      	ldrb	r3, [r7, #18]
 8002c36:	60fb      	str	r3, [r7, #12]
 8002c38:	2307      	movs	r3, #7
 8002c3a:	72fb      	strb	r3, [r7, #11]
 8002c3c:	7afb      	ldrb	r3, [r7, #11]
 8002c3e:	68fa      	ldr	r2, [r7, #12]
 8002c40:	fa22 f303 	lsr.w	r3, r2, r3
 8002c44:	f003 0301 	and.w	r3, r3, #1
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	bf14      	ite	ne
 8002c4c:	2301      	movne	r3, #1
 8002c4e:	2300      	moveq	r3, #0
 8002c50:	b2db      	uxtb	r3, r3
    } else if (SCSI_CMD_WRITE_10 == cbw->command[0] && is_data_in(cbw->dir)) {
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d003      	beq.n	8002c5e <rdwr10_validate_cmd+0xb4>
      TU_LOG_DRV("  SCSI case 8 (Hi <> Do)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 8002c56:	2302      	movs	r3, #2
 8002c58:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002c5c:	e00e      	b.n	8002c7c <rdwr10_validate_cmd+0xd2>
    } else if (0 == block_count) {
 8002c5e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d103      	bne.n	8002c6c <rdwr10_validate_cmd+0xc2>
      TU_LOG_DRV("  SCSI case 4 Hi > Dn (READ10) or case 9 Ho > Dn (WRITE10) \r\n");
      status = MSC_CSW_STATUS_FAILED;
 8002c64:	2301      	movs	r3, #1
 8002c66:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002c6a:	e007      	b.n	8002c7c <rdwr10_validate_cmd+0xd2>
    } else if (cbw->total_bytes / block_count == 0) {
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	689a      	ldr	r2, [r3, #8]
 8002c70:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002c72:	429a      	cmp	r2, r3
 8002c74:	d202      	bcs.n	8002c7c <rdwr10_validate_cmd+0xd2>
      TU_LOG_DRV(" Computed block size = 0. SCSI case 7 Hi < Di (READ10) or case 13 Ho < Do (WRIT10)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 8002c76:	2302      	movs	r3, #2
 8002c78:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    } else {
      // nothing to do
    }
  }

  return status;
 8002c7c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	372c      	adds	r7, #44	@ 0x2c
 8002c84:	46bd      	mov	sp, r7
 8002c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8a:	4770      	bx	lr

08002c8c <proc_stage_status>:

static bool proc_stage_status(mscd_interface_t *p_msc) {
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b08c      	sub	sp, #48	@ 0x30
 8002c90:	af02      	add	r7, sp, #8
 8002c92:	6078      	str	r0, [r7, #4]
  uint8_t rhport = p_msc->rhport;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	7fdb      	ldrb	r3, [r3, #31]
 8002c98:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  msc_cbw_t const *p_cbw = &p_msc->cbw;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	623b      	str	r3, [r7, #32]

  // skip status if epin is currently stalled, will do it when received Clear Stall request
  if (!usbd_edpt_stalled(rhport, p_msc->ep_in)) {
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8002ca6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002caa:	4611      	mov	r1, r2
 8002cac:	4618      	mov	r0, r3
 8002cae:	f003 fd1b 	bl	80066e8 <usbd_edpt_stalled>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	f083 0301 	eor.w	r3, r3, #1
 8002cb8:	b2db      	uxtb	r3, r3
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d055      	beq.n	8002d6a <proc_stage_status+0xde>
    if ((p_cbw->total_bytes > p_msc->xferred_len) && is_data_in(p_cbw->dir)) {
 8002cbe:	6a3b      	ldr	r3, [r7, #32]
 8002cc0:	689a      	ldr	r2, [r3, #8]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cc6:	429a      	cmp	r2, r3
 8002cc8:	d91d      	bls.n	8002d06 <proc_stage_status+0x7a>
 8002cca:	6a3b      	ldr	r3, [r7, #32]
 8002ccc:	7b1b      	ldrb	r3, [r3, #12]
 8002cce:	76fb      	strb	r3, [r7, #27]
  return tu_bit_test(dir, 7);
 8002cd0:	7efb      	ldrb	r3, [r7, #27]
 8002cd2:	617b      	str	r3, [r7, #20]
 8002cd4:	2307      	movs	r3, #7
 8002cd6:	74fb      	strb	r3, [r7, #19]
 8002cd8:	7cfb      	ldrb	r3, [r7, #19]
 8002cda:	697a      	ldr	r2, [r7, #20]
 8002cdc:	fa22 f303 	lsr.w	r3, r2, r3
 8002ce0:	f003 0301 	and.w	r3, r3, #1
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	bf14      	ite	ne
 8002ce8:	2301      	movne	r3, #1
 8002cea:	2300      	moveq	r3, #0
 8002cec:	b2db      	uxtb	r3, r3
    if ((p_cbw->total_bytes > p_msc->xferred_len) && is_data_in(p_cbw->dir)) {
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d009      	beq.n	8002d06 <proc_stage_status+0x7a>
      // 6.7 The 13 Cases: case 5 (Hi > Di): STALL before status
      // TU_LOG_DRV("  SCSI case 5 (Hi > Di): %lu > %lu\r\n", p_cbw->total_bytes, p_msc->xferred_len);
      usbd_edpt_stall(rhport, p_msc->ep_in);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8002cf8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002cfc:	4611      	mov	r1, r2
 8002cfe:	4618      	mov	r0, r3
 8002d00:	f003 fc76 	bl	80065f0 <usbd_edpt_stall>
 8002d04:	e031      	b.n	8002d6a <proc_stage_status+0xde>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	7fdb      	ldrb	r3, [r3, #31]
 8002d0e:	72fb      	strb	r3, [r7, #11]
  p_msc->csw.data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	689a      	ldr	r2, [r3, #8]
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d18:	1ad2      	subs	r2, r2, r3
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	629a      	str	r2, [r3, #40]	@ 0x28
  p_msc->stage = MSC_STAGE_STATUS_SENT;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	2203      	movs	r2, #3
 8002d22:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  memcpy(_mscd_epbuf.buf, &p_msc->csw, sizeof(msc_csw_t)); //-V1086
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	3320      	adds	r3, #32
 8002d2a:	220d      	movs	r2, #13
 8002d2c:	4619      	mov	r1, r3
 8002d2e:	4811      	ldr	r0, [pc, #68]	@ (8002d74 <proc_stage_status+0xe8>)
 8002d30:	f006 f978 	bl	8009024 <memcpy>
  return usbd_edpt_xfer(rhport, p_msc->ep_in , _mscd_epbuf.buf, sizeof(msc_csw_t), false);
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 8002d3a:	7af8      	ldrb	r0, [r7, #11]
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	9300      	str	r3, [sp, #0]
 8002d40:	230d      	movs	r3, #13
 8002d42:	4a0c      	ldr	r2, [pc, #48]	@ (8002d74 <proc_stage_status+0xe8>)
 8002d44:	f003 fbac 	bl	80064a0 <usbd_edpt_xfer>
 8002d48:	4603      	mov	r3, r0
    } else {
      TU_ASSERT(send_csw(p_msc));
 8002d4a:	f083 0301 	eor.w	r3, r3, #1
 8002d4e:	b2db      	uxtb	r3, r3
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d00a      	beq.n	8002d6a <proc_stage_status+0xde>
 8002d54:	4b08      	ldr	r3, [pc, #32]	@ (8002d78 <proc_stage_status+0xec>)
 8002d56:	61fb      	str	r3, [r7, #28]
 8002d58:	69fb      	ldr	r3, [r7, #28]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f003 0301 	and.w	r3, r3, #1
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d000      	beq.n	8002d66 <proc_stage_status+0xda>
 8002d64:	be00      	bkpt	0x0000
 8002d66:	2300      	movs	r3, #0
 8002d68:	e000      	b.n	8002d6c <proc_stage_status+0xe0>
  if (usbd_edpt_stalled(rhport, p_msc->ep_in)) {
    usbd_edpt_clear_stall(rhport, p_msc->ep_in);
    send_csw(p_msc);
  }
  #endif
  return true;
 8002d6a:	2301      	movs	r3, #1
}
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	3728      	adds	r7, #40	@ 0x28
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bd80      	pop	{r7, pc}
 8002d74:	200045b0 	.word	0x200045b0
 8002d78:	e000edf0 	.word	0xe000edf0

08002d7c <tud_msc_read10_complete_cb>:

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_msc_read10_complete_cb(uint8_t lun) {
 8002d7c:	b480      	push	{r7}
 8002d7e:	b083      	sub	sp, #12
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	4603      	mov	r3, r0
 8002d84:	71fb      	strb	r3, [r7, #7]
  (void) lun;
}
 8002d86:	bf00      	nop
 8002d88:	370c      	adds	r7, #12
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d90:	4770      	bx	lr

08002d92 <tud_msc_write10_complete_cb>:

TU_ATTR_WEAK void tud_msc_write10_complete_cb(uint8_t lun) {
 8002d92:	b480      	push	{r7}
 8002d94:	b083      	sub	sp, #12
 8002d96:	af00      	add	r7, sp, #0
 8002d98:	4603      	mov	r3, r0
 8002d9a:	71fb      	strb	r3, [r7, #7]
  (void) lun;
}
 8002d9c:	bf00      	nop
 8002d9e:	370c      	adds	r7, #12
 8002da0:	46bd      	mov	sp, r7
 8002da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da6:	4770      	bx	lr

08002da8 <tud_msc_scsi_complete_cb>:

TU_ATTR_WEAK void tud_msc_scsi_complete_cb(uint8_t lun, uint8_t const scsi_cmd[16]) {
 8002da8:	b480      	push	{r7}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	4603      	mov	r3, r0
 8002db0:	6039      	str	r1, [r7, #0]
 8002db2:	71fb      	strb	r3, [r7, #7]
  (void) lun;
  (void) scsi_cmd;
}
 8002db4:	bf00      	nop
 8002db6:	370c      	adds	r7, #12
 8002db8:	46bd      	mov	sp, r7
 8002dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbe:	4770      	bx	lr

08002dc0 <tud_msc_get_maxlun_cb>:

TU_ATTR_WEAK uint8_t tud_msc_get_maxlun_cb(void) {
 8002dc0:	b480      	push	{r7}
 8002dc2:	af00      	add	r7, sp, #0
  return 1;
 8002dc4:	2301      	movs	r3, #1
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dce:	4770      	bx	lr

08002dd0 <tud_msc_start_stop_cb>:

TU_ATTR_WEAK bool tud_msc_start_stop_cb(uint8_t lun, uint8_t power_condition, bool start, bool load_eject) {
 8002dd0:	b490      	push	{r4, r7}
 8002dd2:	b082      	sub	sp, #8
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	4604      	mov	r4, r0
 8002dd8:	4608      	mov	r0, r1
 8002dda:	4611      	mov	r1, r2
 8002ddc:	461a      	mov	r2, r3
 8002dde:	4623      	mov	r3, r4
 8002de0:	71fb      	strb	r3, [r7, #7]
 8002de2:	4603      	mov	r3, r0
 8002de4:	71bb      	strb	r3, [r7, #6]
 8002de6:	460b      	mov	r3, r1
 8002de8:	717b      	strb	r3, [r7, #5]
 8002dea:	4613      	mov	r3, r2
 8002dec:	713b      	strb	r3, [r7, #4]
  (void) lun;
  (void) power_condition;
  (void) start;
  (void) load_eject;
  return true;
 8002dee:	2301      	movs	r3, #1
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	3708      	adds	r7, #8
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bc90      	pop	{r4, r7}
 8002df8:	4770      	bx	lr

08002dfa <tud_msc_prevent_allow_medium_removal_cb>:

TU_ATTR_WEAK bool tud_msc_prevent_allow_medium_removal_cb(uint8_t lun, uint8_t prohibit_removal, uint8_t control) {
 8002dfa:	b480      	push	{r7}
 8002dfc:	b083      	sub	sp, #12
 8002dfe:	af00      	add	r7, sp, #0
 8002e00:	4603      	mov	r3, r0
 8002e02:	71fb      	strb	r3, [r7, #7]
 8002e04:	460b      	mov	r3, r1
 8002e06:	71bb      	strb	r3, [r7, #6]
 8002e08:	4613      	mov	r3, r2
 8002e0a:	717b      	strb	r3, [r7, #5]
  (void) lun;
  (void) prohibit_removal;
  (void) control;
  return true;
 8002e0c:	2301      	movs	r3, #1
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	370c      	adds	r7, #12
 8002e12:	46bd      	mov	sp, r7
 8002e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e18:	4770      	bx	lr

08002e1a <tud_msc_request_sense_cb>:

TU_ATTR_WEAK int32_t tud_msc_request_sense_cb(uint8_t lun, void* buffer, uint16_t bufsize) {
 8002e1a:	b480      	push	{r7}
 8002e1c:	b083      	sub	sp, #12
 8002e1e:	af00      	add	r7, sp, #0
 8002e20:	4603      	mov	r3, r0
 8002e22:	6039      	str	r1, [r7, #0]
 8002e24:	71fb      	strb	r3, [r7, #7]
 8002e26:	4613      	mov	r3, r2
 8002e28:	80bb      	strh	r3, [r7, #4]
  (void) lun;
  (void) buffer;
  (void) bufsize;
  return sizeof(scsi_sense_fixed_resp_t);
 8002e2a:	2312      	movs	r3, #18
}
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	370c      	adds	r7, #12
 8002e30:	46bd      	mov	sp, r7
 8002e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e36:	4770      	bx	lr

08002e38 <tud_msc_is_writable_cb>:

TU_ATTR_WEAK bool tud_msc_is_writable_cb(uint8_t lun) {
 8002e38:	b480      	push	{r7}
 8002e3a:	b083      	sub	sp, #12
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	4603      	mov	r3, r0
 8002e40:	71fb      	strb	r3, [r7, #7]
  (void) lun;
  return true;
 8002e42:	2301      	movs	r3, #1
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	370c      	adds	r7, #12
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4e:	4770      	bx	lr

08002e50 <tud_msc_set_sense>:
#endif

//--------------------------------------------------------------------+
// APPLICATION API
//--------------------------------------------------------------------+
bool tud_msc_set_sense(uint8_t lun, uint8_t sense_key, uint8_t add_sense_code, uint8_t add_sense_qualifier) {
 8002e50:	b490      	push	{r4, r7}
 8002e52:	b082      	sub	sp, #8
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	4604      	mov	r4, r0
 8002e58:	4608      	mov	r0, r1
 8002e5a:	4611      	mov	r1, r2
 8002e5c:	461a      	mov	r2, r3
 8002e5e:	4623      	mov	r3, r4
 8002e60:	71fb      	strb	r3, [r7, #7]
 8002e62:	4603      	mov	r3, r0
 8002e64:	71bb      	strb	r3, [r7, #6]
 8002e66:	460b      	mov	r3, r1
 8002e68:	717b      	strb	r3, [r7, #5]
 8002e6a:	4613      	mov	r3, r2
 8002e6c:	713b      	strb	r3, [r7, #4]
  (void) lun;
  _mscd_itf.sense_key           = sense_key;
 8002e6e:	4a09      	ldr	r2, [pc, #36]	@ (8002e94 <tud_msc_set_sense+0x44>)
 8002e70:	79bb      	ldrb	r3, [r7, #6]
 8002e72:	f882 3039 	strb.w	r3, [r2, #57]	@ 0x39
  _mscd_itf.add_sense_code      = add_sense_code;
 8002e76:	4a07      	ldr	r2, [pc, #28]	@ (8002e94 <tud_msc_set_sense+0x44>)
 8002e78:	797b      	ldrb	r3, [r7, #5]
 8002e7a:	f882 303a 	strb.w	r3, [r2, #58]	@ 0x3a
  _mscd_itf.add_sense_qualifier = add_sense_qualifier;
 8002e7e:	4a05      	ldr	r2, [pc, #20]	@ (8002e94 <tud_msc_set_sense+0x44>)
 8002e80:	793b      	ldrb	r3, [r7, #4]
 8002e82:	f882 303b 	strb.w	r3, [r2, #59]	@ 0x3b
  return true;
 8002e86:	2301      	movs	r3, #1
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	3708      	adds	r7, #8
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bc90      	pop	{r4, r7}
 8002e90:	4770      	bx	lr
 8002e92:	bf00      	nop
 8002e94:	20004570 	.word	0x20004570

08002e98 <mscd_init>:
}

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void mscd_init(void) {
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	af00      	add	r7, sp, #0
  TU_LOG_INT(CFG_TUD_MSC_LOG_LEVEL, sizeof(mscd_interface_t));
  tu_memclr(&_mscd_itf, sizeof(mscd_interface_t));
 8002e9c:	2240      	movs	r2, #64	@ 0x40
 8002e9e:	2100      	movs	r1, #0
 8002ea0:	4802      	ldr	r0, [pc, #8]	@ (8002eac <mscd_init+0x14>)
 8002ea2:	f006 f87c 	bl	8008f9e <memset>
}
 8002ea6:	bf00      	nop
 8002ea8:	bd80      	pop	{r7, pc}
 8002eaa:	bf00      	nop
 8002eac:	20004570 	.word	0x20004570

08002eb0 <mscd_reset>:

bool mscd_deinit(void) {
  return true; // nothing to do
}

void mscd_reset(uint8_t rhport) {
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b082      	sub	sp, #8
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  tu_memclr(&_mscd_itf, sizeof(mscd_interface_t));
 8002eba:	2240      	movs	r2, #64	@ 0x40
 8002ebc:	2100      	movs	r1, #0
 8002ebe:	4803      	ldr	r0, [pc, #12]	@ (8002ecc <mscd_reset+0x1c>)
 8002ec0:	f006 f86d 	bl	8008f9e <memset>
}
 8002ec4:	bf00      	nop
 8002ec6:	3708      	adds	r7, #8
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}
 8002ecc:	20004570 	.word	0x20004570

08002ed0 <mscd_open>:

uint16_t mscd_open(uint8_t rhport, tusb_desc_interface_t const * itf_desc, uint16_t max_len) {
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b08e      	sub	sp, #56	@ 0x38
 8002ed4:	af02      	add	r7, sp, #8
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	6039      	str	r1, [r7, #0]
 8002eda:	71fb      	strb	r3, [r7, #7]
 8002edc:	4613      	mov	r3, r2
 8002ede:	80bb      	strh	r3, [r7, #4]
  // only support SCSI's BOT protocol
  TU_VERIFY(TUSB_CLASS_MSC    == itf_desc->bInterfaceClass &&
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	795b      	ldrb	r3, [r3, #5]
 8002ee4:	2b08      	cmp	r3, #8
 8002ee6:	d107      	bne.n	8002ef8 <mscd_open+0x28>
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	799b      	ldrb	r3, [r3, #6]
 8002eec:	2b06      	cmp	r3, #6
 8002eee:	d103      	bne.n	8002ef8 <mscd_open+0x28>
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	79db      	ldrb	r3, [r3, #7]
 8002ef4:	2b50      	cmp	r3, #80	@ 0x50
 8002ef6:	d001      	beq.n	8002efc <mscd_open+0x2c>
 8002ef8:	2300      	movs	r3, #0
 8002efa:	e064      	b.n	8002fc6 <mscd_open+0xf6>
            MSC_SUBCLASS_SCSI == itf_desc->bInterfaceSubClass &&
            MSC_PROTOCOL_BOT  == itf_desc->bInterfaceProtocol, 0);
  uint16_t const drv_len = sizeof(tusb_desc_interface_t) + 2*sizeof(tusb_desc_endpoint_t);
 8002efc:	2317      	movs	r3, #23
 8002efe:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  TU_ASSERT(max_len >= drv_len, 0); // Max length must be at least 1 interface + 2 endpoints
 8002f00:	88ba      	ldrh	r2, [r7, #4]
 8002f02:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8002f04:	429a      	cmp	r2, r3
 8002f06:	d20a      	bcs.n	8002f1e <mscd_open+0x4e>
 8002f08:	4b31      	ldr	r3, [pc, #196]	@ (8002fd0 <mscd_open+0x100>)
 8002f0a:	61fb      	str	r3, [r7, #28]
 8002f0c:	69fb      	ldr	r3, [r7, #28]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f003 0301 	and.w	r3, r3, #1
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d000      	beq.n	8002f1a <mscd_open+0x4a>
 8002f18:	be00      	bkpt	0x0000
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	e053      	b.n	8002fc6 <mscd_open+0xf6>

  mscd_interface_t * p_msc = &_mscd_itf;
 8002f1e:	4b2d      	ldr	r3, [pc, #180]	@ (8002fd4 <mscd_open+0x104>)
 8002f20:	62bb      	str	r3, [r7, #40]	@ 0x28
  p_msc->itf_num = itf_desc->bInterfaceNumber;
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	789a      	ldrb	r2, [r3, #2]
 8002f26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f28:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  p_msc->rhport = rhport;
 8002f2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f2e:	79fa      	ldrb	r2, [r7, #7]
 8002f30:	77da      	strb	r2, [r3, #31]
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	61bb      	str	r3, [r7, #24]
// Descriptor helper
//--------------------------------------------------------------------+

// return next descriptor
TU_ATTR_ALWAYS_INLINE static inline uint8_t const * tu_desc_next(void const* desc) {
  uint8_t const* desc8 = (uint8_t const*) desc;
 8002f36:	69bb      	ldr	r3, [r7, #24]
 8002f38:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8002f3a:	697b      	ldr	r3, [r7, #20]
 8002f3c:	781b      	ldrb	r3, [r3, #0]
 8002f3e:	461a      	mov	r2, r3
 8002f40:	697b      	ldr	r3, [r7, #20]
 8002f42:	1899      	adds	r1, r3, r2

  // Open endpoint pair
  TU_ASSERT(usbd_open_edpt_pair(rhport, tu_desc_next(itf_desc), 2, TUSB_XFER_BULK, &p_msc->ep_out, &p_msc->ep_in), 0);
 8002f44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f46:	332f      	adds	r3, #47	@ 0x2f
 8002f48:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002f4a:	322e      	adds	r2, #46	@ 0x2e
 8002f4c:	79f8      	ldrb	r0, [r7, #7]
 8002f4e:	9201      	str	r2, [sp, #4]
 8002f50:	9300      	str	r3, [sp, #0]
 8002f52:	2302      	movs	r3, #2
 8002f54:	2202      	movs	r2, #2
 8002f56:	f003 f9f5 	bl	8006344 <usbd_open_edpt_pair>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	f083 0301 	eor.w	r3, r3, #1
 8002f60:	b2db      	uxtb	r3, r3
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d00a      	beq.n	8002f7c <mscd_open+0xac>
 8002f66:	4b1a      	ldr	r3, [pc, #104]	@ (8002fd0 <mscd_open+0x100>)
 8002f68:	623b      	str	r3, [r7, #32]
 8002f6a:	6a3b      	ldr	r3, [r7, #32]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f003 0301 	and.w	r3, r3, #1
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d000      	beq.n	8002f78 <mscd_open+0xa8>
 8002f76:	be00      	bkpt	0x0000
 8002f78:	2300      	movs	r3, #0
 8002f7a:	e024      	b.n	8002fc6 <mscd_open+0xf6>
 8002f7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f7e:	613b      	str	r3, [r7, #16]
  uint8_t rhport = p_msc->rhport;
 8002f80:	693b      	ldr	r3, [r7, #16]
 8002f82:	7fdb      	ldrb	r3, [r3, #31]
 8002f84:	73fb      	strb	r3, [r7, #15]
  p_msc->stage = MSC_STAGE_CMD;
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 8002f8e:	693b      	ldr	r3, [r7, #16]
 8002f90:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 8002f94:	7bf8      	ldrb	r0, [r7, #15]
 8002f96:	2300      	movs	r3, #0
 8002f98:	9300      	str	r3, [sp, #0]
 8002f9a:	231f      	movs	r3, #31
 8002f9c:	4a0e      	ldr	r2, [pc, #56]	@ (8002fd8 <mscd_open+0x108>)
 8002f9e:	f003 fa7f 	bl	80064a0 <usbd_edpt_xfer>
 8002fa2:	4603      	mov	r3, r0

  // Prepare for Command Block Wrapper
  TU_ASSERT(prepare_cbw(p_msc), drv_len);
 8002fa4:	f083 0301 	eor.w	r3, r3, #1
 8002fa8:	b2db      	uxtb	r3, r3
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d00a      	beq.n	8002fc4 <mscd_open+0xf4>
 8002fae:	4b08      	ldr	r3, [pc, #32]	@ (8002fd0 <mscd_open+0x100>)
 8002fb0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f003 0301 	and.w	r3, r3, #1
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d000      	beq.n	8002fc0 <mscd_open+0xf0>
 8002fbe:	be00      	bkpt	0x0000
 8002fc0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8002fc2:	e000      	b.n	8002fc6 <mscd_open+0xf6>

  return drv_len;
 8002fc4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	3730      	adds	r7, #48	@ 0x30
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}
 8002fce:	bf00      	nop
 8002fd0:	e000edf0 	.word	0xe000edf0
 8002fd4:	20004570 	.word	0x20004570
 8002fd8:	200045b0 	.word	0x200045b0

08002fdc <proc_bot_reset>:

static void proc_bot_reset(mscd_interface_t* p_msc) {
 8002fdc:	b480      	push	{r7}
 8002fde:	b083      	sub	sp, #12
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  p_msc->stage       = MSC_STAGE_CMD;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  p_msc->total_len   = 0;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	631a      	str	r2, [r3, #48]	@ 0x30
  p_msc->xferred_len = 0;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	635a      	str	r2, [r3, #52]	@ 0x34
  p_msc->sense_key           = 0;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  p_msc->add_sense_code      = 0;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2200      	movs	r2, #0
 8003004:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
  p_msc->add_sense_qualifier = 0;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2200      	movs	r2, #0
 800300c:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
}
 8003010:	bf00      	nop
 8003012:	370c      	adds	r7, #12
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr

0800301c <mscd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool mscd_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const * request) {
 800301c:	b580      	push	{r7, lr}
 800301e:	b08e      	sub	sp, #56	@ 0x38
 8003020:	af02      	add	r7, sp, #8
 8003022:	4603      	mov	r3, r0
 8003024:	603a      	str	r2, [r7, #0]
 8003026:	71fb      	strb	r3, [r7, #7]
 8003028:	460b      	mov	r3, r1
 800302a:	71bb      	strb	r3, [r7, #6]
  if (stage != CONTROL_STAGE_SETUP) {
 800302c:	79bb      	ldrb	r3, [r7, #6]
 800302e:	2b01      	cmp	r3, #1
 8003030:	d001      	beq.n	8003036 <mscd_control_xfer_cb+0x1a>
    return true; // nothing to do with DATA & ACK stage
 8003032:	2301      	movs	r3, #1
 8003034:	e115      	b.n	8003262 <mscd_control_xfer_cb+0x246>
  }

  mscd_interface_t* p_msc = &_mscd_itf;
 8003036:	4b8d      	ldr	r3, [pc, #564]	@ (800326c <mscd_control_xfer_cb+0x250>)
 8003038:	62fb      	str	r3, [r7, #44]	@ 0x2c

  // Clear Endpoint Feature (stall) for recovery
  if ( TUSB_REQ_TYPE_STANDARD     == request->bmRequestType_bit.type      &&
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	781b      	ldrb	r3, [r3, #0]
 800303e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8003042:	b2db      	uxtb	r3, r3
 8003044:	2b00      	cmp	r3, #0
 8003046:	f040 80c4 	bne.w	80031d2 <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_RCPT_ENDPOINT     == request->bmRequestType_bit.recipient &&
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	781b      	ldrb	r3, [r3, #0]
 800304e:	f003 031f 	and.w	r3, r3, #31
 8003052:	b2db      	uxtb	r3, r3
  if ( TUSB_REQ_TYPE_STANDARD     == request->bmRequestType_bit.type      &&
 8003054:	2b02      	cmp	r3, #2
 8003056:	f040 80bc 	bne.w	80031d2 <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_CLEAR_FEATURE     == request->bRequest                    &&
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	785b      	ldrb	r3, [r3, #1]
       TUSB_REQ_RCPT_ENDPOINT     == request->bmRequestType_bit.recipient &&
 800305e:	2b01      	cmp	r3, #1
 8003060:	f040 80b7 	bne.w	80031d2 <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_FEATURE_EDPT_HALT == request->wValue ) {
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	885b      	ldrh	r3, [r3, #2]
 8003068:	b29b      	uxth	r3, r3
       TUSB_REQ_CLEAR_FEATURE     == request->bRequest                    &&
 800306a:	2b00      	cmp	r3, #0
 800306c:	f040 80b1 	bne.w	80031d2 <mscd_control_xfer_cb+0x1b6>
    uint8_t const ep_addr = tu_u16_low(request->wIndex);
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	889b      	ldrh	r3, [r3, #4]
 8003074:	b29b      	uxth	r3, r3
 8003076:	83fb      	strh	r3, [r7, #30]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8003078:	8bfb      	ldrh	r3, [r7, #30]
 800307a:	b2db      	uxtb	r3, r3
 800307c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    if (p_msc->stage == MSC_STAGE_NEED_RESET) {
 8003080:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003082:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003086:	2b04      	cmp	r3, #4
 8003088:	d107      	bne.n	800309a <mscd_control_xfer_cb+0x7e>
      // reset recovery is required to recover from this stage
      // Clear Stall request cannot resolve this -> continue to stall endpoint
      usbd_edpt_stall(rhport, ep_addr);
 800308a:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800308e:	79fb      	ldrb	r3, [r7, #7]
 8003090:	4611      	mov	r1, r2
 8003092:	4618      	mov	r0, r3
 8003094:	f003 faac 	bl	80065f0 <usbd_edpt_stall>
 8003098:	e099      	b.n	80031ce <mscd_control_xfer_cb+0x1b2>
    } else {
      if (ep_addr == p_msc->ep_in) {
 800309a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800309c:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 80030a0:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80030a4:	429a      	cmp	r2, r3
 80030a6:	d137      	bne.n	8003118 <mscd_control_xfer_cb+0xfc>
        if (p_msc->stage == MSC_STAGE_STATUS) {
 80030a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030aa:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80030ae:	2b02      	cmp	r3, #2
 80030b0:	f040 808d 	bne.w	80031ce <mscd_control_xfer_cb+0x1b2>
 80030b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030b6:	61bb      	str	r3, [r7, #24]
  uint8_t rhport = p_msc->rhport;
 80030b8:	69bb      	ldr	r3, [r7, #24]
 80030ba:	7fdb      	ldrb	r3, [r3, #31]
 80030bc:	75fb      	strb	r3, [r7, #23]
  p_msc->csw.data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 80030be:	69bb      	ldr	r3, [r7, #24]
 80030c0:	689a      	ldr	r2, [r3, #8]
 80030c2:	69bb      	ldr	r3, [r7, #24]
 80030c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030c6:	1ad2      	subs	r2, r2, r3
 80030c8:	69bb      	ldr	r3, [r7, #24]
 80030ca:	629a      	str	r2, [r3, #40]	@ 0x28
  p_msc->stage = MSC_STAGE_STATUS_SENT;
 80030cc:	69bb      	ldr	r3, [r7, #24]
 80030ce:	2203      	movs	r2, #3
 80030d0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  memcpy(_mscd_epbuf.buf, &p_msc->csw, sizeof(msc_csw_t)); //-V1086
 80030d4:	69bb      	ldr	r3, [r7, #24]
 80030d6:	3320      	adds	r3, #32
 80030d8:	220d      	movs	r2, #13
 80030da:	4619      	mov	r1, r3
 80030dc:	4864      	ldr	r0, [pc, #400]	@ (8003270 <mscd_control_xfer_cb+0x254>)
 80030de:	f005 ffa1 	bl	8009024 <memcpy>
  return usbd_edpt_xfer(rhport, p_msc->ep_in , _mscd_epbuf.buf, sizeof(msc_csw_t), false);
 80030e2:	69bb      	ldr	r3, [r7, #24]
 80030e4:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 80030e8:	7df8      	ldrb	r0, [r7, #23]
 80030ea:	2300      	movs	r3, #0
 80030ec:	9300      	str	r3, [sp, #0]
 80030ee:	230d      	movs	r3, #13
 80030f0:	4a5f      	ldr	r2, [pc, #380]	@ (8003270 <mscd_control_xfer_cb+0x254>)
 80030f2:	f003 f9d5 	bl	80064a0 <usbd_edpt_xfer>
 80030f6:	4603      	mov	r3, r0
          // resume sending SCSI status if we are in this stage previously before stalled
          TU_ASSERT(send_csw(p_msc));
 80030f8:	f083 0301 	eor.w	r3, r3, #1
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d065      	beq.n	80031ce <mscd_control_xfer_cb+0x1b2>
 8003102:	4b5c      	ldr	r3, [pc, #368]	@ (8003274 <mscd_control_xfer_cb+0x258>)
 8003104:	623b      	str	r3, [r7, #32]
 8003106:	6a3b      	ldr	r3, [r7, #32]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f003 0301 	and.w	r3, r3, #1
 800310e:	2b00      	cmp	r3, #0
 8003110:	d000      	beq.n	8003114 <mscd_control_xfer_cb+0xf8>
 8003112:	be00      	bkpt	0x0000
 8003114:	2300      	movs	r3, #0
 8003116:	e0a4      	b.n	8003262 <mscd_control_xfer_cb+0x246>
        }
      } else if (ep_addr == p_msc->ep_out) {
 8003118:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800311a:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800311e:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8003122:	429a      	cmp	r2, r3
 8003124:	d153      	bne.n	80031ce <mscd_control_xfer_cb+0x1b2>
        if (p_msc->stage == MSC_STAGE_CMD) {
 8003126:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003128:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800312c:	2b00      	cmp	r3, #0
 800312e:	d14e      	bne.n	80031ce <mscd_control_xfer_cb+0x1b2>
          // part of reset recovery (probably due to invalid CBW) -> prepare for new command
          // Note: skip if already queued previously
          if (usbd_edpt_ready(rhport, p_msc->ep_out)) {
 8003130:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003132:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8003136:	79fb      	ldrb	r3, [r7, #7]
 8003138:	75bb      	strb	r3, [r7, #22]
 800313a:	4613      	mov	r3, r2
 800313c:	757b      	strb	r3, [r7, #21]
bool usbd_edpt_iso_activate(uint8_t rhport,  tusb_desc_endpoint_t const * p_endpoint_desc);

// Check if endpoint is ready (not busy and not stalled)
TU_ATTR_ALWAYS_INLINE static inline
bool usbd_edpt_ready(uint8_t rhport, uint8_t ep_addr) {
  const bool is_busy = usbd_edpt_busy(rhport, ep_addr);
 800313e:	7d7a      	ldrb	r2, [r7, #21]
 8003140:	7dbb      	ldrb	r3, [r7, #22]
 8003142:	4611      	mov	r1, r2
 8003144:	4618      	mov	r0, r3
 8003146:	f003 fa25 	bl	8006594 <usbd_edpt_busy>
 800314a:	4603      	mov	r3, r0
 800314c:	753b      	strb	r3, [r7, #20]
  const bool is_stalled = usbd_edpt_stalled(rhport, ep_addr);
 800314e:	7d7a      	ldrb	r2, [r7, #21]
 8003150:	7dbb      	ldrb	r3, [r7, #22]
 8003152:	4611      	mov	r1, r2
 8003154:	4618      	mov	r0, r3
 8003156:	f003 fac7 	bl	80066e8 <usbd_edpt_stalled>
 800315a:	4603      	mov	r3, r0
 800315c:	74fb      	strb	r3, [r7, #19]
  return !is_busy && !is_stalled;
 800315e:	7d3b      	ldrb	r3, [r7, #20]
 8003160:	f083 0301 	eor.w	r3, r3, #1
 8003164:	b2db      	uxtb	r3, r3
 8003166:	2b00      	cmp	r3, #0
 8003168:	d007      	beq.n	800317a <mscd_control_xfer_cb+0x15e>
 800316a:	7cfb      	ldrb	r3, [r7, #19]
 800316c:	f083 0301 	eor.w	r3, r3, #1
 8003170:	b2db      	uxtb	r3, r3
 8003172:	2b00      	cmp	r3, #0
 8003174:	d001      	beq.n	800317a <mscd_control_xfer_cb+0x15e>
 8003176:	2301      	movs	r3, #1
 8003178:	e000      	b.n	800317c <mscd_control_xfer_cb+0x160>
 800317a:	2300      	movs	r3, #0
 800317c:	f003 0301 	and.w	r3, r3, #1
 8003180:	b2db      	uxtb	r3, r3
 8003182:	2b00      	cmp	r3, #0
 8003184:	d023      	beq.n	80031ce <mscd_control_xfer_cb+0x1b2>
 8003186:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003188:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	7fdb      	ldrb	r3, [r3, #31]
 800318e:	72fb      	strb	r3, [r7, #11]
  p_msc->stage = MSC_STAGE_CMD;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	2200      	movs	r2, #0
 8003194:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 800319e:	7af8      	ldrb	r0, [r7, #11]
 80031a0:	2300      	movs	r3, #0
 80031a2:	9300      	str	r3, [sp, #0]
 80031a4:	231f      	movs	r3, #31
 80031a6:	4a32      	ldr	r2, [pc, #200]	@ (8003270 <mscd_control_xfer_cb+0x254>)
 80031a8:	f003 f97a 	bl	80064a0 <usbd_edpt_xfer>
 80031ac:	4603      	mov	r3, r0
            TU_ASSERT(prepare_cbw(p_msc));
 80031ae:	f083 0301 	eor.w	r3, r3, #1
 80031b2:	b2db      	uxtb	r3, r3
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d00a      	beq.n	80031ce <mscd_control_xfer_cb+0x1b2>
 80031b8:	4b2e      	ldr	r3, [pc, #184]	@ (8003274 <mscd_control_xfer_cb+0x258>)
 80031ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80031bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f003 0301 	and.w	r3, r3, #1
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d000      	beq.n	80031ca <mscd_control_xfer_cb+0x1ae>
 80031c8:	be00      	bkpt	0x0000
 80031ca:	2300      	movs	r3, #0
 80031cc:	e049      	b.n	8003262 <mscd_control_xfer_cb+0x246>
      } else {
        // nothing to do
      }
    }

    return true;
 80031ce:	2301      	movs	r3, #1
 80031d0:	e047      	b.n	8003262 <mscd_control_xfer_cb+0x246>
  }

  // From this point only handle class request only
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	781b      	ldrb	r3, [r3, #0]
 80031d6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80031da:	b2db      	uxtb	r3, r3
 80031dc:	2b20      	cmp	r3, #32
 80031de:	d001      	beq.n	80031e4 <mscd_control_xfer_cb+0x1c8>
 80031e0:	2300      	movs	r3, #0
 80031e2:	e03e      	b.n	8003262 <mscd_control_xfer_cb+0x246>

  switch ( request->bRequest ) {
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	785b      	ldrb	r3, [r3, #1]
 80031e8:	2bfe      	cmp	r3, #254	@ 0xfe
 80031ea:	d016      	beq.n	800321a <mscd_control_xfer_cb+0x1fe>
 80031ec:	2bff      	cmp	r3, #255	@ 0xff
 80031ee:	d135      	bne.n	800325c <mscd_control_xfer_cb+0x240>
    case MSC_REQ_RESET:
      TU_LOG_DRV("  MSC BOT Reset\r\n");
      TU_VERIFY(request->wValue == 0 && request->wLength == 0);
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	885b      	ldrh	r3, [r3, #2]
 80031f4:	b29b      	uxth	r3, r3
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d104      	bne.n	8003204 <mscd_control_xfer_cb+0x1e8>
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	88db      	ldrh	r3, [r3, #6]
 80031fe:	b29b      	uxth	r3, r3
 8003200:	2b00      	cmp	r3, #0
 8003202:	d001      	beq.n	8003208 <mscd_control_xfer_cb+0x1ec>
 8003204:	2300      	movs	r3, #0
 8003206:	e02c      	b.n	8003262 <mscd_control_xfer_cb+0x246>
      proc_bot_reset(p_msc); // driver state reset
 8003208:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800320a:	f7ff fee7 	bl	8002fdc <proc_bot_reset>
      tud_control_status(rhport, request);
 800320e:	79fb      	ldrb	r3, [r7, #7]
 8003210:	6839      	ldr	r1, [r7, #0]
 8003212:	4618      	mov	r0, r3
 8003214:	f003 fac0 	bl	8006798 <tud_control_status>
    break;
 8003218:	e022      	b.n	8003260 <mscd_control_xfer_cb+0x244>

    case MSC_REQ_GET_MAX_LUN: {
      TU_LOG_DRV("  MSC Get Max Lun\r\n");
      TU_VERIFY(request->wValue == 0 && request->wLength == 1);
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	885b      	ldrh	r3, [r3, #2]
 800321e:	b29b      	uxth	r3, r3
 8003220:	2b00      	cmp	r3, #0
 8003222:	d104      	bne.n	800322e <mscd_control_xfer_cb+0x212>
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	88db      	ldrh	r3, [r3, #6]
 8003228:	b29b      	uxth	r3, r3
 800322a:	2b01      	cmp	r3, #1
 800322c:	d001      	beq.n	8003232 <mscd_control_xfer_cb+0x216>
 800322e:	2300      	movs	r3, #0
 8003230:	e017      	b.n	8003262 <mscd_control_xfer_cb+0x246>

      uint8_t maxlun = tud_msc_get_maxlun_cb();
 8003232:	f7ff fdc5 	bl	8002dc0 <tud_msc_get_maxlun_cb>
 8003236:	4603      	mov	r3, r0
 8003238:	72bb      	strb	r3, [r7, #10]
      TU_VERIFY(maxlun != 0);
 800323a:	7abb      	ldrb	r3, [r7, #10]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d101      	bne.n	8003244 <mscd_control_xfer_cb+0x228>
 8003240:	2300      	movs	r3, #0
 8003242:	e00e      	b.n	8003262 <mscd_control_xfer_cb+0x246>
      maxlun--; // MAX LUN is minus 1 by specs
 8003244:	7abb      	ldrb	r3, [r7, #10]
 8003246:	3b01      	subs	r3, #1
 8003248:	b2db      	uxtb	r3, r3
 800324a:	72bb      	strb	r3, [r7, #10]
      tud_control_xfer(rhport, request, &maxlun, 1);
 800324c:	f107 020a 	add.w	r2, r7, #10
 8003250:	79f8      	ldrb	r0, [r7, #7]
 8003252:	2301      	movs	r3, #1
 8003254:	6839      	ldr	r1, [r7, #0]
 8003256:	f003 fb23 	bl	80068a0 <tud_control_xfer>
 800325a:	e001      	b.n	8003260 <mscd_control_xfer_cb+0x244>
      break;
    }

    default: return false; // stall unsupported request
 800325c:	2300      	movs	r3, #0
 800325e:	e000      	b.n	8003262 <mscd_control_xfer_cb+0x246>
  }

  return true;
 8003260:	2301      	movs	r3, #1
}
 8003262:	4618      	mov	r0, r3
 8003264:	3730      	adds	r7, #48	@ 0x30
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}
 800326a:	bf00      	nop
 800326c:	20004570 	.word	0x20004570
 8003270:	200045b0 	.word	0x200045b0
 8003274:	e000edf0 	.word	0xe000edf0

08003278 <mscd_xfer_cb>:

bool mscd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes) {
 8003278:	b580      	push	{r7, lr}
 800327a:	b09c      	sub	sp, #112	@ 0x70
 800327c:	af02      	add	r7, sp, #8
 800327e:	603b      	str	r3, [r7, #0]
 8003280:	4603      	mov	r3, r0
 8003282:	71fb      	strb	r3, [r7, #7]
 8003284:	460b      	mov	r3, r1
 8003286:	71bb      	strb	r3, [r7, #6]
 8003288:	4613      	mov	r3, r2
 800328a:	717b      	strb	r3, [r7, #5]
  (void) event;

  mscd_interface_t* p_msc = &_mscd_itf;
 800328c:	4b93      	ldr	r3, [pc, #588]	@ (80034dc <mscd_xfer_cb+0x264>)
 800328e:	663b      	str	r3, [r7, #96]	@ 0x60
  msc_cbw_t * p_cbw = &p_msc->cbw;
 8003290:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003292:	65fb      	str	r3, [r7, #92]	@ 0x5c
  msc_csw_t * p_csw = &p_msc->csw;
 8003294:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003296:	3320      	adds	r3, #32
 8003298:	65bb      	str	r3, [r7, #88]	@ 0x58

  switch (p_msc->stage) {
 800329a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800329c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80032a0:	2b03      	cmp	r3, #3
 80032a2:	f200 820e 	bhi.w	80036c2 <mscd_xfer_cb+0x44a>
 80032a6:	a201      	add	r2, pc, #4	@ (adr r2, 80032ac <mscd_xfer_cb+0x34>)
 80032a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032ac:	080032bd 	.word	0x080032bd
 80032b0:	08003545 	.word	0x08003545
 80032b4:	080036c3 	.word	0x080036c3
 80032b8:	08003631 	.word	0x08003631
    case MSC_STAGE_CMD: {
      //------------- new CBW received -------------//
      // Complete IN while waiting for CMD is usually Status of previous SCSI op, ignore it
      if (ep_addr != p_msc->ep_out) {
 80032bc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80032be:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80032c2:	79ba      	ldrb	r2, [r7, #6]
 80032c4:	429a      	cmp	r2, r3
 80032c6:	d001      	beq.n	80032cc <mscd_xfer_cb+0x54>
        return true;
 80032c8:	2301      	movs	r3, #1
 80032ca:	e21b      	b.n	8003704 <mscd_xfer_cb+0x48c>
 80032cc:	4b84      	ldr	r3, [pc, #528]	@ (80034e0 <mscd_xfer_cb+0x268>)
 80032ce:	633b      	str	r3, [r7, #48]	@ 0x30
  return *((uint32_t const *) mem);
 80032d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032d2:	681b      	ldr	r3, [r3, #0]
      }

      const uint32_t signature = tu_le32toh(tu_unaligned_read32(_mscd_epbuf.buf));
 80032d4:	647b      	str	r3, [r7, #68]	@ 0x44

      if (!(xferred_bytes == sizeof(msc_cbw_t) && signature == MSC_CBW_SIGNATURE)) {
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	2b1f      	cmp	r3, #31
 80032da:	d103      	bne.n	80032e4 <mscd_xfer_cb+0x6c>
 80032dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80032de:	4a81      	ldr	r2, [pc, #516]	@ (80034e4 <mscd_xfer_cb+0x26c>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d015      	beq.n	8003310 <mscd_xfer_cb+0x98>
        // BOT 6.6.1 If CBW is not valid stall both endpoints until reset recovery
        TU_LOG_DRV("  SCSI CBW is not valid\r\n");
        p_msc->stage = MSC_STAGE_NEED_RESET;
 80032e4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80032e6:	2204      	movs	r2, #4
 80032e8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        usbd_edpt_stall(rhport, p_msc->ep_in);
 80032ec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80032ee:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 80032f2:	79fb      	ldrb	r3, [r7, #7]
 80032f4:	4611      	mov	r1, r2
 80032f6:	4618      	mov	r0, r3
 80032f8:	f003 f97a 	bl	80065f0 <usbd_edpt_stall>
        usbd_edpt_stall(rhport, p_msc->ep_out);
 80032fc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80032fe:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8003302:	79fb      	ldrb	r3, [r7, #7]
 8003304:	4611      	mov	r1, r2
 8003306:	4618      	mov	r0, r3
 8003308:	f003 f972 	bl	80065f0 <usbd_edpt_stall>
        return false;
 800330c:	2300      	movs	r3, #0
 800330e:	e1f9      	b.n	8003704 <mscd_xfer_cb+0x48c>
      }

      memcpy(p_cbw, _mscd_epbuf.buf, sizeof(msc_cbw_t));
 8003310:	221f      	movs	r2, #31
 8003312:	4973      	ldr	r1, [pc, #460]	@ (80034e0 <mscd_xfer_cb+0x268>)
 8003314:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8003316:	f005 fe85 	bl	8009024 <memcpy>

      TU_LOG_DRV("  SCSI Command [Lun%u]: %s\r\n", p_cbw->lun, tu_lookup_find(&_msc_scsi_cmd_table, p_cbw->command[0]));
      // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, p_cbw, xferred_bytes, 2);

      p_csw->signature    = MSC_CSW_SIGNATURE;
 800331a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800331c:	2200      	movs	r2, #0
 800331e:	f042 0255 	orr.w	r2, r2, #85	@ 0x55
 8003322:	701a      	strb	r2, [r3, #0]
 8003324:	2200      	movs	r2, #0
 8003326:	f042 0253 	orr.w	r2, r2, #83	@ 0x53
 800332a:	705a      	strb	r2, [r3, #1]
 800332c:	2200      	movs	r2, #0
 800332e:	f042 0242 	orr.w	r2, r2, #66	@ 0x42
 8003332:	709a      	strb	r2, [r3, #2]
 8003334:	2200      	movs	r2, #0
 8003336:	f042 0253 	orr.w	r2, r2, #83	@ 0x53
 800333a:	70da      	strb	r2, [r3, #3]
      p_csw->tag          = p_cbw->tag;
 800333c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800333e:	685a      	ldr	r2, [r3, #4]
 8003340:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003342:	605a      	str	r2, [r3, #4]
      p_csw->data_residue = 0;
 8003344:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003346:	2200      	movs	r2, #0
 8003348:	721a      	strb	r2, [r3, #8]
 800334a:	2200      	movs	r2, #0
 800334c:	725a      	strb	r2, [r3, #9]
 800334e:	2200      	movs	r2, #0
 8003350:	729a      	strb	r2, [r3, #10]
 8003352:	2200      	movs	r2, #0
 8003354:	72da      	strb	r2, [r3, #11]
      p_csw->status       = MSC_CSW_STATUS_PASSED;
 8003356:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003358:	2200      	movs	r2, #0
 800335a:	731a      	strb	r2, [r3, #12]

      /*------------- Parse command and prepare DATA -------------*/
      p_msc->stage = MSC_STAGE_DATA;
 800335c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800335e:	2201      	movs	r2, #1
 8003360:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      p_msc->total_len = p_cbw->total_bytes;
 8003364:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003366:	689a      	ldr	r2, [r3, #8]
 8003368:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800336a:	631a      	str	r2, [r3, #48]	@ 0x30
      p_msc->xferred_len = 0;
 800336c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800336e:	2200      	movs	r2, #0
 8003370:	635a      	str	r2, [r3, #52]	@ 0x34

      // Read10 or Write10
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 8003372:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003374:	7bdb      	ldrb	r3, [r3, #15]
 8003376:	2b28      	cmp	r3, #40	@ 0x28
 8003378:	d003      	beq.n	8003382 <mscd_xfer_cb+0x10a>
 800337a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800337c:	7bdb      	ldrb	r3, [r3, #15]
 800337e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003380:	d125      	bne.n	80033ce <mscd_xfer_cb+0x156>
        uint8_t const status = rdwr10_validate_cmd(p_cbw);
 8003382:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8003384:	f7ff fc11 	bl	8002baa <rdwr10_validate_cmd>
 8003388:	4603      	mov	r3, r0
 800338a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

        if (status != MSC_CSW_STATUS_PASSED) {
 800338e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8003392:	2b00      	cmp	r3, #0
 8003394:	d006      	beq.n	80033a4 <mscd_xfer_cb+0x12c>
          fail_scsi_op(p_msc, status);
 8003396:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800339a:	4619      	mov	r1, r3
 800339c:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800339e:	f7ff fbab 	bl	8002af8 <fail_scsi_op>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 80033a2:	e0ce      	b.n	8003542 <mscd_xfer_cb+0x2ca>
        } else if (p_cbw->total_bytes > 0) {
 80033a4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80033a6:	689b      	ldr	r3, [r3, #8]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d00b      	beq.n	80033c4 <mscd_xfer_cb+0x14c>
          if (SCSI_CMD_READ_10 == p_cbw->command[0]) {
 80033ac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80033ae:	7bdb      	ldrb	r3, [r3, #15]
 80033b0:	2b28      	cmp	r3, #40	@ 0x28
 80033b2:	d103      	bne.n	80033bc <mscd_xfer_cb+0x144>
            proc_read10_cmd(p_msc);
 80033b4:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80033b6:	f000 fc99 	bl	8003cec <proc_read10_cmd>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 80033ba:	e0c2      	b.n	8003542 <mscd_xfer_cb+0x2ca>
          } else {
            proc_write10_cmd(p_msc);
 80033bc:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80033be:	f000 fd6b 	bl	8003e98 <proc_write10_cmd>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 80033c2:	e0be      	b.n	8003542 <mscd_xfer_cb+0x2ca>
          }
        } else {
          // no data transfer, only exist in complaint test suite
          p_msc->stage = MSC_STAGE_STATUS;
 80033c4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80033c6:	2202      	movs	r2, #2
 80033c8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 80033cc:	e0b9      	b.n	8003542 <mscd_xfer_cb+0x2ca>
        }
      } else {
        // For other SCSI commands
        // 1. OUT : queue transfer (invoke app callback after done)
        // 2. IN & Zero: Process if is built-in, else Invoke app callback. Skip DATA if zero length
        if ((p_cbw->total_bytes > 0) && !is_data_in(p_cbw->dir)) {
 80033ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80033d0:	689b      	ldr	r3, [r3, #8]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d041      	beq.n	800345a <mscd_xfer_cb+0x1e2>
 80033d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80033d8:	7b1b      	ldrb	r3, [r3, #12]
 80033da:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  return tu_bit_test(dir, 7);
 80033de:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80033e2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80033e4:	2307      	movs	r3, #7
 80033e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 80033ea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80033ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80033f0:	fa22 f303 	lsr.w	r3, r2, r3
 80033f4:	f003 0301 	and.w	r3, r3, #1
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	bf14      	ite	ne
 80033fc:	2301      	movne	r3, #1
 80033fe:	2300      	moveq	r3, #0
 8003400:	b2db      	uxtb	r3, r3
        if ((p_cbw->total_bytes > 0) && !is_data_in(p_cbw->dir)) {
 8003402:	f083 0301 	eor.w	r3, r3, #1
 8003406:	b2db      	uxtb	r3, r3
 8003408:	2b00      	cmp	r3, #0
 800340a:	d026      	beq.n	800345a <mscd_xfer_cb+0x1e2>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 800340c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800340e:	689b      	ldr	r3, [r3, #8]
 8003410:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003414:	d904      	bls.n	8003420 <mscd_xfer_cb+0x1a8>
            TU_LOG_DRV("  SCSI reject non READ10/WRITE10 with large data\r\n");
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8003416:	2101      	movs	r1, #1
 8003418:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800341a:	f7ff fb6d 	bl	8002af8 <fail_scsi_op>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 800341e:	e08f      	b.n	8003540 <mscd_xfer_cb+0x2c8>
          } else {
            // Didn't check for case 9 (Ho > Dn), which requires examining scsi command first
            // but it is OK to just receive data then responded with failed status
            TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_out, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
 8003420:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003422:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 8003426:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800342a:	b29b      	uxth	r3, r3
 800342c:	79f8      	ldrb	r0, [r7, #7]
 800342e:	2200      	movs	r2, #0
 8003430:	9200      	str	r2, [sp, #0]
 8003432:	4a2b      	ldr	r2, [pc, #172]	@ (80034e0 <mscd_xfer_cb+0x268>)
 8003434:	f003 f834 	bl	80064a0 <usbd_edpt_xfer>
 8003438:	4603      	mov	r3, r0
 800343a:	f083 0301 	eor.w	r3, r3, #1
 800343e:	b2db      	uxtb	r3, r3
 8003440:	2b00      	cmp	r3, #0
 8003442:	d07d      	beq.n	8003540 <mscd_xfer_cb+0x2c8>
 8003444:	4b28      	ldr	r3, [pc, #160]	@ (80034e8 <mscd_xfer_cb+0x270>)
 8003446:	643b      	str	r3, [r7, #64]	@ 0x40
 8003448:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f003 0301 	and.w	r3, r3, #1
 8003450:	2b00      	cmp	r3, #0
 8003452:	d000      	beq.n	8003456 <mscd_xfer_cb+0x1de>
 8003454:	be00      	bkpt	0x0000
 8003456:	2300      	movs	r3, #0
 8003458:	e154      	b.n	8003704 <mscd_xfer_cb+0x48c>
          }
        } else {
          // First process if it is a built-in commands
          int32_t resplen = proc_builtin_scsi(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, CFG_TUD_MSC_EP_BUFSIZE);
 800345a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800345c:	7b58      	ldrb	r0, [r3, #13]
 800345e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003460:	f103 010f 	add.w	r1, r3, #15
 8003464:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003468:	4a1d      	ldr	r2, [pc, #116]	@ (80034e0 <mscd_xfer_cb+0x268>)
 800346a:	f000 f953 	bl	8003714 <proc_builtin_scsi>
 800346e:	6678      	str	r0, [r7, #100]	@ 0x64

          // Invoke user callback if not built-in
          if ((resplen < 0) && (p_msc->sense_key == 0)) {
 8003470:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003472:	2b00      	cmp	r3, #0
 8003474:	da10      	bge.n	8003498 <mscd_xfer_cb+0x220>
 8003476:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003478:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800347c:	2b00      	cmp	r3, #0
 800347e:	d10b      	bne.n	8003498 <mscd_xfer_cb+0x220>
            resplen = tud_msc_scsi_cb(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, (uint16_t)p_msc->total_len);
 8003480:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003482:	7b58      	ldrb	r0, [r3, #13]
 8003484:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003486:	f103 010f 	add.w	r1, r3, #15
 800348a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800348c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800348e:	b29b      	uxth	r3, r3
 8003490:	4a13      	ldr	r2, [pc, #76]	@ (80034e0 <mscd_xfer_cb+0x268>)
 8003492:	f7fd fafd 	bl	8000a90 <tud_msc_scsi_cb>
 8003496:	6678      	str	r0, [r7, #100]	@ 0x64
          }

          if (resplen < 0) {
 8003498:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800349a:	2b00      	cmp	r3, #0
 800349c:	da04      	bge.n	80034a8 <mscd_xfer_cb+0x230>
            // unsupported command
            TU_LOG_DRV("  SCSI unsupported or failed command\r\n");
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800349e:	2101      	movs	r1, #1
 80034a0:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80034a2:	f7ff fb29 	bl	8002af8 <fail_scsi_op>
              TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
            }
          }
        }
      }
      break;
 80034a6:	e10e      	b.n	80036c6 <mscd_xfer_cb+0x44e>
          } else if (resplen == 0) {
 80034a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d10d      	bne.n	80034ca <mscd_xfer_cb+0x252>
            if (p_cbw->total_bytes > 0) {
 80034ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80034b0:	689b      	ldr	r3, [r3, #8]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d004      	beq.n	80034c0 <mscd_xfer_cb+0x248>
              fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 80034b6:	2101      	movs	r1, #1
 80034b8:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80034ba:	f7ff fb1d 	bl	8002af8 <fail_scsi_op>
      break;
 80034be:	e102      	b.n	80036c6 <mscd_xfer_cb+0x44e>
              p_msc->stage = MSC_STAGE_STATUS;
 80034c0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80034c2:	2202      	movs	r2, #2
 80034c4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      break;
 80034c8:	e0fd      	b.n	80036c6 <mscd_xfer_cb+0x44e>
            if (p_cbw->total_bytes == 0) {
 80034ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d10c      	bne.n	80034ec <mscd_xfer_cb+0x274>
              fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 80034d2:	2101      	movs	r1, #1
 80034d4:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80034d6:	f7ff fb0f 	bl	8002af8 <fail_scsi_op>
      break;
 80034da:	e0f4      	b.n	80036c6 <mscd_xfer_cb+0x44e>
 80034dc:	20004570 	.word	0x20004570
 80034e0:	200045b0 	.word	0x200045b0
 80034e4:	43425355 	.word	0x43425355
 80034e8:	e000edf0 	.word	0xe000edf0
              p_msc->total_len = tu_min32((uint32_t)resplen, p_cbw->total_bytes);
 80034ec:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80034ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80034f0:	689b      	ldr	r3, [r3, #8]
 80034f2:	623a      	str	r2, [r7, #32]
 80034f4:	61fb      	str	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 80034f6:	6a3a      	ldr	r2, [r7, #32]
 80034f8:	69fb      	ldr	r3, [r7, #28]
 80034fa:	429a      	cmp	r2, r3
 80034fc:	bf28      	it	cs
 80034fe:	461a      	movcs	r2, r3
 8003500:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003502:	631a      	str	r2, [r3, #48]	@ 0x30
              TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
 8003504:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003506:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 800350a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800350c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800350e:	b29b      	uxth	r3, r3
 8003510:	79f8      	ldrb	r0, [r7, #7]
 8003512:	2200      	movs	r2, #0
 8003514:	9200      	str	r2, [sp, #0]
 8003516:	4a7d      	ldr	r2, [pc, #500]	@ (800370c <mscd_xfer_cb+0x494>)
 8003518:	f002 ffc2 	bl	80064a0 <usbd_edpt_xfer>
 800351c:	4603      	mov	r3, r0
 800351e:	f083 0301 	eor.w	r3, r3, #1
 8003522:	b2db      	uxtb	r3, r3
 8003524:	2b00      	cmp	r3, #0
 8003526:	f000 80ce 	beq.w	80036c6 <mscd_xfer_cb+0x44e>
 800352a:	4b79      	ldr	r3, [pc, #484]	@ (8003710 <mscd_xfer_cb+0x498>)
 800352c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800352e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f003 0301 	and.w	r3, r3, #1
 8003536:	2b00      	cmp	r3, #0
 8003538:	d000      	beq.n	800353c <mscd_xfer_cb+0x2c4>
 800353a:	be00      	bkpt	0x0000
 800353c:	2300      	movs	r3, #0
 800353e:	e0e1      	b.n	8003704 <mscd_xfer_cb+0x48c>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 8003540:	bf00      	nop
      break;
 8003542:	e0c0      	b.n	80036c6 <mscd_xfer_cb+0x44e>
    }

    case MSC_STAGE_DATA:
      TU_LOG_DRV("  SCSI Data [Lun%u]\r\n", p_cbw->lun);
      TU_ASSERT(xferred_bytes <= CFG_TUD_MSC_EP_BUFSIZE); // sanity check to avoid buffer overflow
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800354a:	d90a      	bls.n	8003562 <mscd_xfer_cb+0x2ea>
 800354c:	4b70      	ldr	r3, [pc, #448]	@ (8003710 <mscd_xfer_cb+0x498>)
 800354e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003550:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f003 0301 	and.w	r3, r3, #1
 8003558:	2b00      	cmp	r3, #0
 800355a:	d000      	beq.n	800355e <mscd_xfer_cb+0x2e6>
 800355c:	be00      	bkpt	0x0000
 800355e:	2300      	movs	r3, #0
 8003560:	e0d0      	b.n	8003704 <mscd_xfer_cb+0x48c>
      // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, _mscd_epbuf.buf, xferred_bytes, 2);

      if (SCSI_CMD_READ_10 == p_cbw->command[0]) {
 8003562:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003564:	7bdb      	ldrb	r3, [r3, #15]
 8003566:	2b28      	cmp	r3, #40	@ 0x28
 8003568:	d114      	bne.n	8003594 <mscd_xfer_cb+0x31c>
        p_msc->xferred_len += xferred_bytes;
 800356a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800356c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	441a      	add	r2, r3
 8003572:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003574:	635a      	str	r2, [r3, #52]	@ 0x34

        if ( p_msc->xferred_len >= p_msc->total_len ) {
 8003576:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003578:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800357a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800357c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800357e:	429a      	cmp	r2, r3
 8003580:	d304      	bcc.n	800358c <mscd_xfer_cb+0x314>
          // Data Stage is complete
          p_msc->stage = MSC_STAGE_STATUS;
 8003582:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003584:	2202      	movs	r2, #2
 8003586:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        } else {
          // This scenario with command that take more than one transfer is already rejected at Command stage
          TU_BREAKPOINT();
        }
      }
    break;
 800358a:	e09e      	b.n	80036ca <mscd_xfer_cb+0x452>
          proc_read10_cmd(p_msc);
 800358c:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800358e:	f000 fbad 	bl	8003cec <proc_read10_cmd>
    break;
 8003592:	e09a      	b.n	80036ca <mscd_xfer_cb+0x452>
      } else if (SCSI_CMD_WRITE_10 == p_cbw->command[0]) {
 8003594:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003596:	7bdb      	ldrb	r3, [r3, #15]
 8003598:	2b2a      	cmp	r3, #42	@ 0x2a
 800359a:	d104      	bne.n	80035a6 <mscd_xfer_cb+0x32e>
        proc_write10_host_data(p_msc, xferred_bytes);
 800359c:	6839      	ldr	r1, [r7, #0]
 800359e:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80035a0:	f000 fcca 	bl	8003f38 <proc_write10_host_data>
    break;
 80035a4:	e091      	b.n	80036ca <mscd_xfer_cb+0x452>
        p_msc->xferred_len += xferred_bytes;
 80035a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80035a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	441a      	add	r2, r3
 80035ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80035b0:	635a      	str	r2, [r3, #52]	@ 0x34
        if ( !is_data_in(p_cbw->dir) ) {
 80035b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80035b4:	7b1b      	ldrb	r3, [r3, #12]
 80035b6:	76fb      	strb	r3, [r7, #27]
  return tu_bit_test(dir, 7);
 80035b8:	7efb      	ldrb	r3, [r7, #27]
 80035ba:	617b      	str	r3, [r7, #20]
 80035bc:	2307      	movs	r3, #7
 80035be:	74fb      	strb	r3, [r7, #19]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 80035c0:	7cfb      	ldrb	r3, [r7, #19]
 80035c2:	697a      	ldr	r2, [r7, #20]
 80035c4:	fa22 f303 	lsr.w	r3, r2, r3
 80035c8:	f003 0301 	and.w	r3, r3, #1
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	bf14      	ite	ne
 80035d0:	2301      	movne	r3, #1
 80035d2:	2300      	moveq	r3, #0
 80035d4:	b2db      	uxtb	r3, r3
        if ( !is_data_in(p_cbw->dir) ) {
 80035d6:	f083 0301 	eor.w	r3, r3, #1
 80035da:	b2db      	uxtb	r3, r3
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d012      	beq.n	8003606 <mscd_xfer_cb+0x38e>
          int32_t cb_result = tud_msc_scsi_cb(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, (uint16_t) p_msc->total_len);
 80035e0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80035e2:	7b58      	ldrb	r0, [r3, #13]
 80035e4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80035e6:	f103 010f 	add.w	r1, r3, #15
 80035ea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80035ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ee:	b29b      	uxth	r3, r3
 80035f0:	4a46      	ldr	r2, [pc, #280]	@ (800370c <mscd_xfer_cb+0x494>)
 80035f2:	f7fd fa4d 	bl	8000a90 <tud_msc_scsi_cb>
 80035f6:	6538      	str	r0, [r7, #80]	@ 0x50
          if ( cb_result < 0 ) {
 80035f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	da03      	bge.n	8003606 <mscd_xfer_cb+0x38e>
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 80035fe:	2101      	movs	r1, #1
 8003600:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8003602:	f7ff fa79 	bl	8002af8 <fail_scsi_op>
        if ( p_msc->xferred_len >= p_msc->total_len ) {
 8003606:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003608:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800360a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800360c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800360e:	429a      	cmp	r2, r3
 8003610:	d304      	bcc.n	800361c <mscd_xfer_cb+0x3a4>
          p_msc->stage = MSC_STAGE_STATUS;
 8003612:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003614:	2202      	movs	r2, #2
 8003616:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    break;
 800361a:	e056      	b.n	80036ca <mscd_xfer_cb+0x452>
          TU_BREAKPOINT();
 800361c:	4b3c      	ldr	r3, [pc, #240]	@ (8003710 <mscd_xfer_cb+0x498>)
 800361e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003620:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f003 0301 	and.w	r3, r3, #1
 8003628:	2b00      	cmp	r3, #0
 800362a:	d04e      	beq.n	80036ca <mscd_xfer_cb+0x452>
 800362c:	be00      	bkpt	0x0000
    break;
 800362e:	e04c      	b.n	80036ca <mscd_xfer_cb+0x452>
      // processed immediately after this switch, supposedly to be empty
    break;

    case MSC_STAGE_STATUS_SENT:
      // Status phase is complete
      if ((ep_addr == p_msc->ep_in) && (xferred_bytes == sizeof(msc_csw_t))) {
 8003630:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003632:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8003636:	79ba      	ldrb	r2, [r7, #6]
 8003638:	429a      	cmp	r2, r3
 800363a:	d148      	bne.n	80036ce <mscd_xfer_cb+0x456>
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	2b0d      	cmp	r3, #13
 8003640:	d145      	bne.n	80036ce <mscd_xfer_cb+0x456>
        // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, p_csw, xferred_bytes, 2);

        // Invoke complete callback if defined
        // Note: There is racing issue with samd51 + qspi flash testing with arduino
        // if complete_cb() is invoked after queuing the status.
        switch (p_cbw->command[0]) {
 8003642:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003644:	7bdb      	ldrb	r3, [r3, #15]
 8003646:	2b28      	cmp	r3, #40	@ 0x28
 8003648:	d002      	beq.n	8003650 <mscd_xfer_cb+0x3d8>
 800364a:	2b2a      	cmp	r3, #42	@ 0x2a
 800364c:	d006      	beq.n	800365c <mscd_xfer_cb+0x3e4>
 800364e:	e00b      	b.n	8003668 <mscd_xfer_cb+0x3f0>
          case SCSI_CMD_READ_10:
            tud_msc_read10_complete_cb(p_cbw->lun);
 8003650:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003652:	7b5b      	ldrb	r3, [r3, #13]
 8003654:	4618      	mov	r0, r3
 8003656:	f7ff fb91 	bl	8002d7c <tud_msc_read10_complete_cb>
            break;
 800365a:	e00e      	b.n	800367a <mscd_xfer_cb+0x402>

          case SCSI_CMD_WRITE_10:
            tud_msc_write10_complete_cb(p_cbw->lun);
 800365c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800365e:	7b5b      	ldrb	r3, [r3, #13]
 8003660:	4618      	mov	r0, r3
 8003662:	f7ff fb96 	bl	8002d92 <tud_msc_write10_complete_cb>
            break;
 8003666:	e008      	b.n	800367a <mscd_xfer_cb+0x402>

          default:
            tud_msc_scsi_complete_cb(p_cbw->lun, p_cbw->command);
 8003668:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800366a:	7b5a      	ldrb	r2, [r3, #13]
 800366c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800366e:	330f      	adds	r3, #15
 8003670:	4619      	mov	r1, r3
 8003672:	4610      	mov	r0, r2
 8003674:	f7ff fb98 	bl	8002da8 <tud_msc_scsi_complete_cb>
            break;
 8003678:	bf00      	nop
 800367a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800367c:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	7fdb      	ldrb	r3, [r3, #31]
 8003682:	72fb      	strb	r3, [r7, #11]
  p_msc->stage = MSC_STAGE_CMD;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	2200      	movs	r2, #0
 8003688:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 8003692:	7af8      	ldrb	r0, [r7, #11]
 8003694:	2300      	movs	r3, #0
 8003696:	9300      	str	r3, [sp, #0]
 8003698:	231f      	movs	r3, #31
 800369a:	4a1c      	ldr	r2, [pc, #112]	@ (800370c <mscd_xfer_cb+0x494>)
 800369c:	f002 ff00 	bl	80064a0 <usbd_edpt_xfer>
 80036a0:	4603      	mov	r3, r0
        }

        TU_ASSERT(prepare_cbw(p_msc));
 80036a2:	f083 0301 	eor.w	r3, r3, #1
 80036a6:	b2db      	uxtb	r3, r3
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d010      	beq.n	80036ce <mscd_xfer_cb+0x456>
 80036ac:	4b18      	ldr	r3, [pc, #96]	@ (8003710 <mscd_xfer_cb+0x498>)
 80036ae:	657b      	str	r3, [r7, #84]	@ 0x54
 80036b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f003 0301 	and.w	r3, r3, #1
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d000      	beq.n	80036be <mscd_xfer_cb+0x446>
 80036bc:	be00      	bkpt	0x0000
 80036be:	2300      	movs	r3, #0
 80036c0:	e020      	b.n	8003704 <mscd_xfer_cb+0x48c>
        // Any xfer ended here is considered unknown error, ignore it
        TU_LOG1("  Warning expect SCSI Status but received unknown data\r\n");
      }
      break;

    default: break; // nothing to do
 80036c2:	bf00      	nop
 80036c4:	e004      	b.n	80036d0 <mscd_xfer_cb+0x458>
      break;
 80036c6:	bf00      	nop
 80036c8:	e002      	b.n	80036d0 <mscd_xfer_cb+0x458>
    break;
 80036ca:	bf00      	nop
 80036cc:	e000      	b.n	80036d0 <mscd_xfer_cb+0x458>
      break;
 80036ce:	bf00      	nop
  }

  if (p_msc->stage == MSC_STAGE_STATUS) {
 80036d0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80036d2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80036d6:	2b02      	cmp	r3, #2
 80036d8:	d113      	bne.n	8003702 <mscd_xfer_cb+0x48a>
    TU_ASSERT(proc_stage_status(p_msc));
 80036da:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80036dc:	f7ff fad6 	bl	8002c8c <proc_stage_status>
 80036e0:	4603      	mov	r3, r0
 80036e2:	f083 0301 	eor.w	r3, r3, #1
 80036e6:	b2db      	uxtb	r3, r3
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d00a      	beq.n	8003702 <mscd_xfer_cb+0x48a>
 80036ec:	4b08      	ldr	r3, [pc, #32]	@ (8003710 <mscd_xfer_cb+0x498>)
 80036ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80036f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f003 0301 	and.w	r3, r3, #1
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d000      	beq.n	80036fe <mscd_xfer_cb+0x486>
 80036fc:	be00      	bkpt	0x0000
 80036fe:	2300      	movs	r3, #0
 8003700:	e000      	b.n	8003704 <mscd_xfer_cb+0x48c>
  }

  return true;
 8003702:	2301      	movs	r3, #1
}
 8003704:	4618      	mov	r0, r3
 8003706:	3768      	adds	r7, #104	@ 0x68
 8003708:	46bd      	mov	sp, r7
 800370a:	bd80      	pop	{r7, pc}
 800370c:	200045b0 	.word	0x200045b0
 8003710:	e000edf0 	.word	0xe000edf0

08003714 <proc_builtin_scsi>:
/* SCSI Command Process
 *------------------------------------------------------------------*/

// return response's length (copied to buffer). Negative if it is not an built-in command or indicate Failed status (CSW)
// In case of a failed status, sense key must be set for reason of failure
static int32_t proc_builtin_scsi(uint8_t lun, uint8_t const scsi_cmd[16], uint8_t* buffer, uint32_t bufsize) {
 8003714:	b580      	push	{r7, lr}
 8003716:	b0ac      	sub	sp, #176	@ 0xb0
 8003718:	af00      	add	r7, sp, #0
 800371a:	60b9      	str	r1, [r7, #8]
 800371c:	607a      	str	r2, [r7, #4]
 800371e:	603b      	str	r3, [r7, #0]
 8003720:	4603      	mov	r3, r0
 8003722:	73fb      	strb	r3, [r7, #15]
  (void)bufsize; // TODO refractor later
  int32_t resplen;

  mscd_interface_t* p_msc = &_mscd_itf;
 8003724:	4bc6      	ldr	r3, [pc, #792]	@ (8003a40 <proc_builtin_scsi+0x32c>)
 8003726:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  switch (scsi_cmd[0]) {
 800372a:	68bb      	ldr	r3, [r7, #8]
 800372c:	781b      	ldrb	r3, [r3, #0]
 800372e:	2b25      	cmp	r3, #37	@ 0x25
 8003730:	f200 82c3 	bhi.w	8003cba <proc_builtin_scsi+0x5a6>
 8003734:	a201      	add	r2, pc, #4	@ (adr r2, 800373c <proc_builtin_scsi+0x28>)
 8003736:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800373a:	bf00      	nop
 800373c:	080037d5 	.word	0x080037d5
 8003740:	08003cbb 	.word	0x08003cbb
 8003744:	08003cbb 	.word	0x08003cbb
 8003748:	08003bed 	.word	0x08003bed
 800374c:	08003cbb 	.word	0x08003cbb
 8003750:	08003cbb 	.word	0x08003cbb
 8003754:	08003cbb 	.word	0x08003cbb
 8003758:	08003cbb 	.word	0x08003cbb
 800375c:	08003cbb 	.word	0x08003cbb
 8003760:	08003cbb 	.word	0x08003cbb
 8003764:	08003cbb 	.word	0x08003cbb
 8003768:	08003cbb 	.word	0x08003cbb
 800376c:	08003cbb 	.word	0x08003cbb
 8003770:	08003cbb 	.word	0x08003cbb
 8003774:	08003cbb 	.word	0x08003cbb
 8003778:	08003cbb 	.word	0x08003cbb
 800377c:	08003cbb 	.word	0x08003cbb
 8003780:	08003cbb 	.word	0x08003cbb
 8003784:	08003ab3 	.word	0x08003ab3
 8003788:	08003cbb 	.word	0x08003cbb
 800378c:	08003cbb 	.word	0x08003cbb
 8003790:	08003cbb 	.word	0x08003cbb
 8003794:	08003cbb 	.word	0x08003cbb
 8003798:	08003cbb 	.word	0x08003cbb
 800379c:	08003cbb 	.word	0x08003cbb
 80037a0:	08003cbb 	.word	0x08003cbb
 80037a4:	08003b31 	.word	0x08003b31
 80037a8:	0800381f 	.word	0x0800381f
 80037ac:	08003cbb 	.word	0x08003cbb
 80037b0:	08003cbb 	.word	0x08003cbb
 80037b4:	080038a7 	.word	0x080038a7
 80037b8:	08003cbb 	.word	0x08003cbb
 80037bc:	08003cbb 	.word	0x08003cbb
 80037c0:	08003cbb 	.word	0x08003cbb
 80037c4:	08003cbb 	.word	0x08003cbb
 80037c8:	080039df 	.word	0x080039df
 80037cc:	08003cbb 	.word	0x08003cbb
 80037d0:	08003903 	.word	0x08003903
    case SCSI_CMD_TEST_UNIT_READY:
      resplen = 0;
 80037d4:	2300      	movs	r3, #0
 80037d6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (!tud_msc_test_unit_ready_cb(lun)) {
 80037da:	7bfb      	ldrb	r3, [r7, #15]
 80037dc:	4618      	mov	r0, r3
 80037de:	f7fd f8c9 	bl	8000974 <tud_msc_test_unit_ready_cb>
 80037e2:	4603      	mov	r3, r0
 80037e4:	f083 0301 	eor.w	r3, r3, #1
 80037e8:	b2db      	uxtb	r3, r3
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	f000 826a 	beq.w	8003cc4 <proc_builtin_scsi+0x5b0>
        // Failed status response
        resplen = -1;
 80037f0:	f04f 33ff 	mov.w	r3, #4294967295
 80037f4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 80037f8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80037fc:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8003800:	2b00      	cmp	r3, #0
 8003802:	f040 825f 	bne.w	8003cc4 <proc_builtin_scsi+0x5b0>
 8003806:	7bfb      	ldrb	r3, [r7, #15]
 8003808:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800380c:	f897 0093 	ldrb.w	r0, [r7, #147]	@ 0x93
 8003810:	2300      	movs	r3, #0
 8003812:	223a      	movs	r2, #58	@ 0x3a
 8003814:	2102      	movs	r1, #2
 8003816:	f7ff fb1b 	bl	8002e50 <tud_msc_set_sense>
}
 800381a:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 800381c:	e252      	b.n	8003cc4 <proc_builtin_scsi+0x5b0>

    case SCSI_CMD_START_STOP_UNIT: {
      resplen = 0;
 800381e:	2300      	movs	r3, #0
 8003820:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      scsi_start_stop_unit_t const* start_stop = (scsi_start_stop_unit_t const*)scsi_cmd;
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
      if (!tud_msc_start_stop_cb(lun, start_stop->power_condition, start_stop->start, start_stop->load_eject)) {
 800382a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800382e:	791b      	ldrb	r3, [r3, #4]
 8003830:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003834:	b2db      	uxtb	r3, r3
 8003836:	4619      	mov	r1, r3
 8003838:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800383c:	791b      	ldrb	r3, [r3, #4]
 800383e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003842:	b2db      	uxtb	r3, r3
 8003844:	2b00      	cmp	r3, #0
 8003846:	bf14      	ite	ne
 8003848:	2301      	movne	r3, #1
 800384a:	2300      	moveq	r3, #0
 800384c:	b2da      	uxtb	r2, r3
 800384e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003852:	791b      	ldrb	r3, [r3, #4]
 8003854:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8003858:	b2db      	uxtb	r3, r3
 800385a:	2b00      	cmp	r3, #0
 800385c:	bf14      	ite	ne
 800385e:	2301      	movne	r3, #1
 8003860:	2300      	moveq	r3, #0
 8003862:	b2db      	uxtb	r3, r3
 8003864:	7bf8      	ldrb	r0, [r7, #15]
 8003866:	f7ff fab3 	bl	8002dd0 <tud_msc_start_stop_cb>
 800386a:	4603      	mov	r3, r0
 800386c:	f083 0301 	eor.w	r3, r3, #1
 8003870:	b2db      	uxtb	r3, r3
 8003872:	2b00      	cmp	r3, #0
 8003874:	f000 8228 	beq.w	8003cc8 <proc_builtin_scsi+0x5b4>
        // Failed status response
        resplen = -1;
 8003878:	f04f 33ff 	mov.w	r3, #4294967295
 800387c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 8003880:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003884:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8003888:	2b00      	cmp	r3, #0
 800388a:	f040 821d 	bne.w	8003cc8 <proc_builtin_scsi+0x5b4>
 800388e:	7bfb      	ldrb	r3, [r7, #15]
 8003890:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 8003894:	f897 0092 	ldrb.w	r0, [r7, #146]	@ 0x92
 8003898:	2300      	movs	r3, #0
 800389a:	223a      	movs	r2, #58	@ 0x3a
 800389c:	2102      	movs	r1, #2
 800389e:	f7ff fad7 	bl	8002e50 <tud_msc_set_sense>
}
 80038a2:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 80038a4:	e210      	b.n	8003cc8 <proc_builtin_scsi+0x5b4>
    }

    case SCSI_CMD_PREVENT_ALLOW_MEDIUM_REMOVAL: {
      resplen = 0;
 80038a6:	2300      	movs	r3, #0
 80038a8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      scsi_prevent_allow_medium_removal_t const* prevent_allow = (scsi_prevent_allow_medium_removal_t const*)scsi_cmd;
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      if (!tud_msc_prevent_allow_medium_removal_cb(lun, prevent_allow->prohibit_removal, prevent_allow->control)) {
 80038b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80038b6:	7919      	ldrb	r1, [r3, #4]
 80038b8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80038bc:	795a      	ldrb	r2, [r3, #5]
 80038be:	7bfb      	ldrb	r3, [r7, #15]
 80038c0:	4618      	mov	r0, r3
 80038c2:	f7ff fa9a 	bl	8002dfa <tud_msc_prevent_allow_medium_removal_cb>
 80038c6:	4603      	mov	r3, r0
 80038c8:	f083 0301 	eor.w	r3, r3, #1
 80038cc:	b2db      	uxtb	r3, r3
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	f000 81fc 	beq.w	8003ccc <proc_builtin_scsi+0x5b8>
        // Failed status response
        resplen = -1;
 80038d4:	f04f 33ff 	mov.w	r3, #4294967295
 80038d8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 80038dc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80038e0:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	f040 81f1 	bne.w	8003ccc <proc_builtin_scsi+0x5b8>
 80038ea:	7bfb      	ldrb	r3, [r7, #15]
 80038ec:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 80038f0:	f897 0091 	ldrb.w	r0, [r7, #145]	@ 0x91
 80038f4:	2300      	movs	r3, #0
 80038f6:	223a      	movs	r2, #58	@ 0x3a
 80038f8:	2102      	movs	r1, #2
 80038fa:	f7ff faa9 	bl	8002e50 <tud_msc_set_sense>
}
 80038fe:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 8003900:	e1e4      	b.n	8003ccc <proc_builtin_scsi+0x5b8>
    case SCSI_CMD_READ_CAPACITY_10: {
      uint32_t block_count;
      uint32_t block_size;
      uint16_t block_size_u16;

      tud_msc_capacity_cb(lun, &block_count, &block_size_u16);
 8003902:	f107 0246 	add.w	r2, r7, #70	@ 0x46
 8003906:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 800390a:	7bfb      	ldrb	r3, [r7, #15]
 800390c:	4618      	mov	r0, r3
 800390e:	f7fd f83d 	bl	800098c <tud_msc_capacity_cb>
      block_size = (uint32_t)block_size_u16;
 8003912:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003916:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      // Invalid block size/count from callback, possibly unit is not ready
      // stall this request, set sense key to NOT READY
      if (block_count == 0 || block_size == 0) {
 800391a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800391c:	2b00      	cmp	r3, #0
 800391e:	d003      	beq.n	8003928 <proc_builtin_scsi+0x214>
 8003920:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003924:	2b00      	cmp	r3, #0
 8003926:	d116      	bne.n	8003956 <proc_builtin_scsi+0x242>
        resplen = -1;
 8003928:	f04f 33ff 	mov.w	r3, #4294967295
 800392c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 8003930:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003934:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8003938:	2b00      	cmp	r3, #0
 800393a:	f040 81d0 	bne.w	8003cde <proc_builtin_scsi+0x5ca>
 800393e:	7bfb      	ldrb	r3, [r7, #15]
 8003940:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 8003944:	f897 0090 	ldrb.w	r0, [r7, #144]	@ 0x90
 8003948:	2300      	movs	r3, #0
 800394a:	223a      	movs	r2, #58	@ 0x3a
 800394c:	2102      	movs	r1, #2
 800394e:	f7ff fa7f 	bl	8002e50 <tud_msc_set_sense>
}
 8003952:	bf00      	nop
        if (p_msc->sense_key == 0) {
 8003954:	e1c3      	b.n	8003cde <proc_builtin_scsi+0x5ca>
          set_sense_medium_not_present(lun);
        }
      } else {
        scsi_read_capacity10_resp_t read_capa10;

        read_capa10.last_lba = tu_htonl(block_count-1);
 8003956:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003958:	3b01      	subs	r3, #1
 800395a:	ba1b      	rev	r3, r3
 800395c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        read_capa10.block_size = tu_htonl(block_size);
 800395e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003962:	ba1b      	rev	r3, r3
 8003964:	643b      	str	r3, [r7, #64]	@ 0x40

        resplen = sizeof(read_capa10);
 8003966:	2308      	movs	r3, #8
 8003968:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &read_capa10, (size_t) resplen));
 800396c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003970:	687a      	ldr	r2, [r7, #4]
 8003972:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003976:	683a      	ldr	r2, [r7, #0]
 8003978:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 800397c:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8003980:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003984:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (dest == NULL) {
 8003988:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800398c:	2b00      	cmp	r3, #0
 800398e:	d102      	bne.n	8003996 <proc_builtin_scsi+0x282>
    return -1;
 8003990:	f04f 33ff 	mov.w	r3, #4294967295
 8003994:	e01e      	b.n	80039d4 <proc_builtin_scsi+0x2c0>
  if (count == 0u) {
 8003996:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800399a:	2b00      	cmp	r3, #0
 800399c:	d101      	bne.n	80039a2 <proc_builtin_scsi+0x28e>
    return 0;
 800399e:	2300      	movs	r3, #0
 80039a0:	e018      	b.n	80039d4 <proc_builtin_scsi+0x2c0>
  if (src == NULL) {
 80039a2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d102      	bne.n	80039b0 <proc_builtin_scsi+0x29c>
    return -1;
 80039aa:	f04f 33ff 	mov.w	r3, #4294967295
 80039ae:	e011      	b.n	80039d4 <proc_builtin_scsi+0x2c0>
  if (count > destsz) {
 80039b0:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80039b4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80039b8:	429a      	cmp	r2, r3
 80039ba:	d202      	bcs.n	80039c2 <proc_builtin_scsi+0x2ae>
    return -1;
 80039bc:	f04f 33ff 	mov.w	r3, #4294967295
 80039c0:	e008      	b.n	80039d4 <proc_builtin_scsi+0x2c0>
  (void) memcpy(dest, src, count);
 80039c2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80039c6:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 80039ca:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80039ce:	f005 fb29 	bl	8009024 <memcpy>
  return 0;
 80039d2:	2300      	movs	r3, #0
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	f000 817b 	beq.w	8003cd0 <proc_builtin_scsi+0x5bc>
 80039da:	2300      	movs	r3, #0
 80039dc:	e181      	b.n	8003ce2 <proc_builtin_scsi+0x5ce>
      }
      break;
    }

    case SCSI_CMD_READ_FORMAT_CAPACITY: {
      scsi_read_format_capacity_data_t read_fmt_capa = {
 80039de:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80039e2:	2200      	movs	r2, #0
 80039e4:	601a      	str	r2, [r3, #0]
 80039e6:	605a      	str	r2, [r3, #4]
 80039e8:	609a      	str	r2, [r3, #8]
 80039ea:	2308      	movs	r3, #8
 80039ec:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80039f0:	2302      	movs	r3, #2
 80039f2:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
      };

      uint32_t block_count;
      uint16_t block_size;

      tud_msc_capacity_cb(lun, &block_count, &block_size);
 80039f6:	f107 022a 	add.w	r2, r7, #42	@ 0x2a
 80039fa:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 80039fe:	7bfb      	ldrb	r3, [r7, #15]
 8003a00:	4618      	mov	r0, r3
 8003a02:	f7fc ffc3 	bl	800098c <tud_msc_capacity_cb>

      // Invalid block size/count from callback, possibly unit is not ready
      // stall this request, set sense key to NOT READY
      if (block_count == 0 || block_size == 0) {
 8003a06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d002      	beq.n	8003a12 <proc_builtin_scsi+0x2fe>
 8003a0c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d118      	bne.n	8003a44 <proc_builtin_scsi+0x330>
        resplen = -1;
 8003a12:	f04f 33ff 	mov.w	r3, #4294967295
 8003a16:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 8003a1a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003a1e:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	f040 815b 	bne.w	8003cde <proc_builtin_scsi+0x5ca>
 8003a28:	7bfb      	ldrb	r3, [r7, #15]
 8003a2a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 8003a2e:	f897 007f 	ldrb.w	r0, [r7, #127]	@ 0x7f
 8003a32:	2300      	movs	r3, #0
 8003a34:	223a      	movs	r2, #58	@ 0x3a
 8003a36:	2102      	movs	r1, #2
 8003a38:	f7ff fa0a 	bl	8002e50 <tud_msc_set_sense>
}
 8003a3c:	bf00      	nop
        if (p_msc->sense_key == 0) {
 8003a3e:	e14e      	b.n	8003cde <proc_builtin_scsi+0x5ca>
 8003a40:	20004570 	.word	0x20004570
          set_sense_medium_not_present(lun);
        }
      } else {
        read_fmt_capa.block_num = tu_htonl(block_count);
 8003a44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a46:	ba1b      	rev	r3, r3
 8003a48:	637b      	str	r3, [r7, #52]	@ 0x34
        read_fmt_capa.block_size_u16 = tu_htons(block_size);
 8003a4a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8003a4c:	ba5b      	rev16	r3, r3
 8003a4e:	b29b      	uxth	r3, r3
 8003a50:	877b      	strh	r3, [r7, #58]	@ 0x3a

        resplen = sizeof(read_fmt_capa);
 8003a52:	230c      	movs	r3, #12
 8003a54:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &read_fmt_capa, (size_t) resplen));
 8003a58:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003a5c:	687a      	ldr	r2, [r7, #4]
 8003a5e:	67ba      	str	r2, [r7, #120]	@ 0x78
 8003a60:	683a      	ldr	r2, [r7, #0]
 8003a62:	677a      	str	r2, [r7, #116]	@ 0x74
 8003a64:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8003a68:	673a      	str	r2, [r7, #112]	@ 0x70
 8003a6a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (dest == NULL) {
 8003a6c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d102      	bne.n	8003a78 <proc_builtin_scsi+0x364>
    return -1;
 8003a72:	f04f 33ff 	mov.w	r3, #4294967295
 8003a76:	e017      	b.n	8003aa8 <proc_builtin_scsi+0x394>
  if (count == 0u) {
 8003a78:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d101      	bne.n	8003a82 <proc_builtin_scsi+0x36e>
    return 0;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	e012      	b.n	8003aa8 <proc_builtin_scsi+0x394>
  if (src == NULL) {
 8003a82:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d102      	bne.n	8003a8e <proc_builtin_scsi+0x37a>
    return -1;
 8003a88:	f04f 33ff 	mov.w	r3, #4294967295
 8003a8c:	e00c      	b.n	8003aa8 <proc_builtin_scsi+0x394>
  if (count > destsz) {
 8003a8e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003a90:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a92:	429a      	cmp	r2, r3
 8003a94:	d202      	bcs.n	8003a9c <proc_builtin_scsi+0x388>
    return -1;
 8003a96:	f04f 33ff 	mov.w	r3, #4294967295
 8003a9a:	e005      	b.n	8003aa8 <proc_builtin_scsi+0x394>
  (void) memcpy(dest, src, count);
 8003a9c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003a9e:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 8003aa0:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 8003aa2:	f005 fabf 	bl	8009024 <memcpy>
  return 0;
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	f000 8113 	beq.w	8003cd4 <proc_builtin_scsi+0x5c0>
 8003aae:	2300      	movs	r3, #0
 8003ab0:	e117      	b.n	8003ce2 <proc_builtin_scsi+0x5ce>
      }
      break;
    }

    case SCSI_CMD_INQUIRY: {
      scsi_inquiry_resp_t *inquiry_rsp = (scsi_inquiry_resp_t *) buffer;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      tu_memclr(inquiry_rsp, sizeof(scsi_inquiry_resp_t));
 8003ab8:	2224      	movs	r2, #36	@ 0x24
 8003aba:	2100      	movs	r1, #0
 8003abc:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8003ac0:	f005 fa6d 	bl	8008f9e <memset>
      inquiry_rsp->is_removable = 1;
 8003ac4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003ac8:	7853      	ldrb	r3, [r2, #1]
 8003aca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ace:	7053      	strb	r3, [r2, #1]
      inquiry_rsp->version = 2;
 8003ad0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003ad4:	2202      	movs	r2, #2
 8003ad6:	709a      	strb	r2, [r3, #2]
      inquiry_rsp->response_data_format = 2;
 8003ad8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003adc:	78d3      	ldrb	r3, [r2, #3]
 8003ade:	2102      	movs	r1, #2
 8003ae0:	f361 0303 	bfi	r3, r1, #0, #4
 8003ae4:	70d3      	strb	r3, [r2, #3]
      inquiry_rsp->additional_length = sizeof(scsi_inquiry_resp_t) - 5;
 8003ae6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003aea:	221f      	movs	r2, #31
 8003aec:	711a      	strb	r2, [r3, #4]

      resplen = (int32_t) tud_msc_inquiry2_cb(lun, inquiry_rsp, bufsize);
 8003aee:	7bfb      	ldrb	r3, [r7, #15]
 8003af0:	683a      	ldr	r2, [r7, #0]
 8003af2:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 8003af6:	4618      	mov	r0, r3
 8003af8:	f7fe fff0 	bl	8002adc <tud_msc_inquiry2_cb>
 8003afc:	4603      	mov	r3, r0
 8003afe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (resplen == 0) {
 8003b02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	f040 80e6 	bne.w	8003cd8 <proc_builtin_scsi+0x5c4>
        // stub callback with no response, use v1 callback
        tud_msc_inquiry_cb(lun, inquiry_rsp->vendor_id, inquiry_rsp->product_id, inquiry_rsp->product_rev);
 8003b0c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b10:	f103 0108 	add.w	r1, r3, #8
 8003b14:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b18:	f103 0210 	add.w	r2, r3, #16
 8003b1c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003b20:	3320      	adds	r3, #32
 8003b22:	7bf8      	ldrb	r0, [r7, #15]
 8003b24:	f7fc ff04 	bl	8000930 <tud_msc_inquiry_cb>
        resplen = sizeof(scsi_inquiry_resp_t);
 8003b28:	2324      	movs	r3, #36	@ 0x24
 8003b2a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      }
      break;
 8003b2e:	e0d3      	b.n	8003cd8 <proc_builtin_scsi+0x5c4>
    }

    case SCSI_CMD_MODE_SENSE_6: {
      scsi_mode_sense6_resp_t mode_resp = {
 8003b30:	2303      	movs	r3, #3
 8003b32:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8003b36:	2300      	movs	r3, #0
 8003b38:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8003b3c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003b40:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8003b44:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8003b48:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003b4c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003b50:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8003b54:	2300      	movs	r3, #0
 8003b56:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        .write_protected = false,
        .reserved = 0,
        .block_descriptor_len = 0 // no block descriptor are included
      };

      bool writable = tud_msc_is_writable_cb(lun);
 8003b5a:	7bfb      	ldrb	r3, [r7, #15]
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	f7ff f96b 	bl	8002e38 <tud_msc_is_writable_cb>
 8003b62:	4603      	mov	r3, r0
 8003b64:	f887 309b 	strb.w	r3, [r7, #155]	@ 0x9b

      mode_resp.write_protected = !writable;
 8003b68:	f897 309b 	ldrb.w	r3, [r7, #155]	@ 0x9b
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	bf14      	ite	ne
 8003b70:	2301      	movne	r3, #1
 8003b72:	2300      	moveq	r3, #0
 8003b74:	b2db      	uxtb	r3, r3
 8003b76:	f083 0301 	eor.w	r3, r3, #1
 8003b7a:	b2db      	uxtb	r3, r3
 8003b7c:	f003 0301 	and.w	r3, r3, #1
 8003b80:	b2da      	uxtb	r2, r3
 8003b82:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003b86:	f362 13c7 	bfi	r3, r2, #7, #1
 8003b8a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

      resplen = sizeof(mode_resp);
 8003b8e:	2304      	movs	r3, #4
 8003b90:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &mode_resp, (size_t) resplen));
 8003b94:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003b98:	687a      	ldr	r2, [r7, #4]
 8003b9a:	66ba      	str	r2, [r7, #104]	@ 0x68
 8003b9c:	683a      	ldr	r2, [r7, #0]
 8003b9e:	667a      	str	r2, [r7, #100]	@ 0x64
 8003ba0:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8003ba4:	663a      	str	r2, [r7, #96]	@ 0x60
 8003ba6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (dest == NULL) {
 8003ba8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d102      	bne.n	8003bb4 <proc_builtin_scsi+0x4a0>
    return -1;
 8003bae:	f04f 33ff 	mov.w	r3, #4294967295
 8003bb2:	e017      	b.n	8003be4 <proc_builtin_scsi+0x4d0>
  if (count == 0u) {
 8003bb4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d101      	bne.n	8003bbe <proc_builtin_scsi+0x4aa>
    return 0;
 8003bba:	2300      	movs	r3, #0
 8003bbc:	e012      	b.n	8003be4 <proc_builtin_scsi+0x4d0>
  if (src == NULL) {
 8003bbe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d102      	bne.n	8003bca <proc_builtin_scsi+0x4b6>
    return -1;
 8003bc4:	f04f 33ff 	mov.w	r3, #4294967295
 8003bc8:	e00c      	b.n	8003be4 <proc_builtin_scsi+0x4d0>
  if (count > destsz) {
 8003bca:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003bcc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003bce:	429a      	cmp	r2, r3
 8003bd0:	d202      	bcs.n	8003bd8 <proc_builtin_scsi+0x4c4>
    return -1;
 8003bd2:	f04f 33ff 	mov.w	r3, #4294967295
 8003bd6:	e005      	b.n	8003be4 <proc_builtin_scsi+0x4d0>
  (void) memcpy(dest, src, count);
 8003bd8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003bda:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8003bdc:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8003bde:	f005 fa21 	bl	8009024 <memcpy>
  return 0;
 8003be2:	2300      	movs	r3, #0
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d079      	beq.n	8003cdc <proc_builtin_scsi+0x5c8>
 8003be8:	2300      	movs	r3, #0
 8003bea:	e07a      	b.n	8003ce2 <proc_builtin_scsi+0x5ce>
      break;
    }

    case SCSI_CMD_REQUEST_SENSE: {
      scsi_sense_fixed_resp_t sense_rsp = {
 8003bec:	f107 0310 	add.w	r3, r7, #16
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	601a      	str	r2, [r3, #0]
 8003bf4:	605a      	str	r2, [r3, #4]
 8003bf6:	609a      	str	r2, [r3, #8]
 8003bf8:	60da      	str	r2, [r3, #12]
 8003bfa:	821a      	strh	r2, [r3, #16]
 8003bfc:	7c3b      	ldrb	r3, [r7, #16]
 8003bfe:	2270      	movs	r2, #112	@ 0x70
 8003c00:	f362 0306 	bfi	r3, r2, #0, #7
 8003c04:	743b      	strb	r3, [r7, #16]
 8003c06:	7c3b      	ldrb	r3, [r7, #16]
 8003c08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c0c:	743b      	strb	r3, [r7, #16]
        .response_code = 0x70, // current, fixed format
        .valid = 1
      };

      sense_rsp.add_sense_len = sizeof(scsi_sense_fixed_resp_t) - 8;
 8003c0e:	230a      	movs	r3, #10
 8003c10:	75fb      	strb	r3, [r7, #23]
      sense_rsp.sense_key = (uint8_t)(p_msc->sense_key & 0x0F);
 8003c12:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003c16:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8003c1a:	f003 030f 	and.w	r3, r3, #15
 8003c1e:	b2da      	uxtb	r2, r3
 8003c20:	7cbb      	ldrb	r3, [r7, #18]
 8003c22:	f362 0303 	bfi	r3, r2, #0, #4
 8003c26:	74bb      	strb	r3, [r7, #18]
      sense_rsp.add_sense_code = p_msc->add_sense_code;
 8003c28:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003c2c:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8003c30:	773b      	strb	r3, [r7, #28]
      sense_rsp.add_sense_qualifier = p_msc->add_sense_qualifier;
 8003c32:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003c36:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 8003c3a:	777b      	strb	r3, [r7, #29]

      resplen = sizeof(sense_rsp);
 8003c3c:	2312      	movs	r3, #18
 8003c3e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &sense_rsp, (size_t) resplen));
 8003c42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003c46:	687a      	ldr	r2, [r7, #4]
 8003c48:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003c4a:	683a      	ldr	r2, [r7, #0]
 8003c4c:	657a      	str	r2, [r7, #84]	@ 0x54
 8003c4e:	f107 0210 	add.w	r2, r7, #16
 8003c52:	653a      	str	r2, [r7, #80]	@ 0x50
 8003c54:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (dest == NULL) {
 8003c56:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d102      	bne.n	8003c62 <proc_builtin_scsi+0x54e>
    return -1;
 8003c5c:	f04f 33ff 	mov.w	r3, #4294967295
 8003c60:	e017      	b.n	8003c92 <proc_builtin_scsi+0x57e>
  if (count == 0u) {
 8003c62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d101      	bne.n	8003c6c <proc_builtin_scsi+0x558>
    return 0;
 8003c68:	2300      	movs	r3, #0
 8003c6a:	e012      	b.n	8003c92 <proc_builtin_scsi+0x57e>
  if (src == NULL) {
 8003c6c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d102      	bne.n	8003c78 <proc_builtin_scsi+0x564>
    return -1;
 8003c72:	f04f 33ff 	mov.w	r3, #4294967295
 8003c76:	e00c      	b.n	8003c92 <proc_builtin_scsi+0x57e>
  if (count > destsz) {
 8003c78:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003c7a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003c7c:	429a      	cmp	r2, r3
 8003c7e:	d202      	bcs.n	8003c86 <proc_builtin_scsi+0x572>
    return -1;
 8003c80:	f04f 33ff 	mov.w	r3, #4294967295
 8003c84:	e005      	b.n	8003c92 <proc_builtin_scsi+0x57e>
  (void) memcpy(dest, src, count);
 8003c86:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003c88:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8003c8a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8003c8c:	f005 f9ca 	bl	8009024 <memcpy>
  return 0;
 8003c90:	2300      	movs	r3, #0
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d001      	beq.n	8003c9a <proc_builtin_scsi+0x586>
 8003c96:	2300      	movs	r3, #0
 8003c98:	e023      	b.n	8003ce2 <proc_builtin_scsi+0x5ce>

      // request sense callback could overwrite the sense data
      resplen = tud_msc_request_sense_cb(lun, buffer, (uint16_t)bufsize);
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	b29a      	uxth	r2, r3
 8003c9e:	7bfb      	ldrb	r3, [r7, #15]
 8003ca0:	6879      	ldr	r1, [r7, #4]
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	f7ff f8b9 	bl	8002e1a <tud_msc_request_sense_cb>
 8003ca8:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac

      // Clear sense data after copy
      (void) tud_msc_set_sense(lun, 0, 0, 0);
 8003cac:	7bf8      	ldrb	r0, [r7, #15]
 8003cae:	2300      	movs	r3, #0
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	2100      	movs	r1, #0
 8003cb4:	f7ff f8cc 	bl	8002e50 <tud_msc_set_sense>
 8003cb8:	e011      	b.n	8003cde <proc_builtin_scsi+0x5ca>
      break;
    }

    default: resplen = -1;
 8003cba:	f04f 33ff 	mov.w	r3, #4294967295
 8003cbe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      break;
 8003cc2:	e00c      	b.n	8003cde <proc_builtin_scsi+0x5ca>
      break;
 8003cc4:	bf00      	nop
 8003cc6:	e00a      	b.n	8003cde <proc_builtin_scsi+0x5ca>
      break;
 8003cc8:	bf00      	nop
 8003cca:	e008      	b.n	8003cde <proc_builtin_scsi+0x5ca>
      break;
 8003ccc:	bf00      	nop
 8003cce:	e006      	b.n	8003cde <proc_builtin_scsi+0x5ca>
      break;
 8003cd0:	bf00      	nop
 8003cd2:	e004      	b.n	8003cde <proc_builtin_scsi+0x5ca>
      break;
 8003cd4:	bf00      	nop
 8003cd6:	e002      	b.n	8003cde <proc_builtin_scsi+0x5ca>
      break;
 8003cd8:	bf00      	nop
 8003cda:	e000      	b.n	8003cde <proc_builtin_scsi+0x5ca>
      break;
 8003cdc:	bf00      	nop
  }

  return resplen;
 8003cde:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	37b0      	adds	r7, #176	@ 0xb0
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bd80      	pop	{r7, pc}
 8003cea:	bf00      	nop

08003cec <proc_read10_cmd>:

static void proc_read10_cmd(mscd_interface_t* p_msc) {
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b092      	sub	sp, #72	@ 0x48
 8003cf0:	af02      	add	r7, sp, #8
 8003cf2:	6078      	str	r0, [r7, #4]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003cf8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003cfa:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003cfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cfe:	627b      	str	r3, [r7, #36]	@ 0x24
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 8003d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d02:	330f      	adds	r3, #15
 8003d04:	3307      	adds	r3, #7
 8003d06:	623b      	str	r3, [r7, #32]
  return *((uint16_t const *) mem);
 8003d08:	6a3b      	ldr	r3, [r7, #32]
 8003d0a:	881b      	ldrh	r3, [r3, #0]
 8003d0c:	83fb      	strh	r3, [r7, #30]
  return tu_ntohs(block_count);
 8003d0e:	8bfb      	ldrh	r3, [r7, #30]
 8003d10:	ba5b      	rev16	r3, r3
 8003d12:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 8003d14:	83bb      	strh	r3, [r7, #28]
  if (block_count == 0) {
 8003d16:	8bbb      	ldrh	r3, [r7, #28]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d101      	bne.n	8003d20 <proc_read10_cmd+0x34>
    return 0; // invalid block count
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	e005      	b.n	8003d2c <proc_read10_cmd+0x40>
  return (uint16_t) (cbw->total_bytes / block_count);
 8003d20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d22:	689a      	ldr	r2, [r3, #8]
 8003d24:	8bbb      	ldrh	r3, [r7, #28]
 8003d26:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d2a:	b29b      	uxth	r3, r3
  uint16_t const block_sz = rdwr10_get_blocksize(p_cbw); // already verified non-zero
 8003d2c:	877b      	strh	r3, [r7, #58]	@ 0x3a
  TU_VERIFY(block_sz != 0, );
 8003d2e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d043      	beq.n	8003dbc <proc_read10_cmd+0xd0>
  // Adjust lba & offset with transferred bytes
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 8003d34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d36:	330f      	adds	r3, #15
 8003d38:	613b      	str	r3, [r7, #16]
  const uint32_t lba = tu_unaligned_read32(command + offsetof(scsi_write10_t, lba));
 8003d3a:	693b      	ldr	r3, [r7, #16]
 8003d3c:	3302      	adds	r3, #2
 8003d3e:	60fb      	str	r3, [r7, #12]
  return *((uint32_t const *) mem);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	60bb      	str	r3, [r7, #8]
  return tu_ntohl(lba); // lba is in Big Endian
 8003d46:	68bb      	ldr	r3, [r7, #8]
 8003d48:	ba1a      	rev	r2, r3
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003d4e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8003d50:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d54:	4413      	add	r3, r2
 8003d56:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t const offset = p_msc->xferred_len % block_sz;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d5c:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8003d5e:	fbb3 f1f2 	udiv	r1, r3, r2
 8003d62:	fb01 f202 	mul.w	r2, r1, r2
 8003d66:	1a9b      	subs	r3, r3, r2
 8003d68:	633b      	str	r3, [r7, #48]	@ 0x30

  // remaining bytes capped at class buffer
  int32_t nbytes = (int32_t)tu_min32(CFG_TUD_MSC_EP_BUFSIZE, p_cbw->total_bytes - p_msc->xferred_len);
 8003d6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d6c:	689a      	ldr	r2, [r3, #8]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d72:	1ad3      	subs	r3, r2, r3
 8003d74:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d78:	61ba      	str	r2, [r7, #24]
 8003d7a:	617b      	str	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 8003d7c:	69ba      	ldr	r2, [r7, #24]
 8003d7e:	697b      	ldr	r3, [r7, #20]
 8003d80:	4293      	cmp	r3, r2
 8003d82:	bf28      	it	cs
 8003d84:	4613      	movcs	r3, r2
 8003d86:	62fb      	str	r3, [r7, #44]	@ 0x2c

  p_msc->pending_io = true;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  nbytes = tud_msc_read10_cb(p_cbw->lun, lba, offset, _mscd_epbuf.buf, (uint32_t)nbytes);
 8003d90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d92:	7b58      	ldrb	r0, [r3, #13]
 8003d94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d96:	9300      	str	r3, [sp, #0]
 8003d98:	4b0a      	ldr	r3, [pc, #40]	@ (8003dc4 <proc_read10_cmd+0xd8>)
 8003d9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d9c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8003d9e:	f7fc fe09 	bl	80009b4 <tud_msc_read10_cb>
 8003da2:	62f8      	str	r0, [r7, #44]	@ 0x2c
  if (nbytes != TUD_MSC_RET_ASYNC) {
 8003da4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003da6:	f113 0f02 	cmn.w	r3, #2
 8003daa:	d007      	beq.n	8003dbc <proc_read10_cmd+0xd0>
    p_msc->pending_io = false;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2200      	movs	r2, #0
 8003db0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    proc_read_io_data(p_msc, nbytes);
 8003db4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003db6:	6878      	ldr	r0, [r7, #4]
 8003db8:	f000 f806 	bl	8003dc8 <proc_read_io_data>
  }
}
 8003dbc:	3740      	adds	r7, #64	@ 0x40
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	bd80      	pop	{r7, pc}
 8003dc2:	bf00      	nop
 8003dc4:	200045b0 	.word	0x200045b0

08003dc8 <proc_read_io_data>:

static void proc_read_io_data(mscd_interface_t* p_msc, int32_t nbytes) {
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b08c      	sub	sp, #48	@ 0x30
 8003dcc:	af02      	add	r7, sp, #8
 8003dce:	6078      	str	r0, [r7, #4]
 8003dd0:	6039      	str	r1, [r7, #0]
  const uint8_t rhport = p_msc->rhport;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	7fdb      	ldrb	r3, [r3, #31]
 8003dd6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (nbytes > 0) {
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	dd1b      	ble.n	8003e18 <proc_read_io_data+0x50>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) nbytes, false),);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	b29b      	uxth	r3, r3
 8003dea:	f897 0027 	ldrb.w	r0, [r7, #39]	@ 0x27
 8003dee:	2200      	movs	r2, #0
 8003df0:	9200      	str	r2, [sp, #0]
 8003df2:	4a27      	ldr	r2, [pc, #156]	@ (8003e90 <proc_read_io_data+0xc8>)
 8003df4:	f002 fb54 	bl	80064a0 <usbd_edpt_xfer>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	f083 0301 	eor.w	r3, r3, #1
 8003dfe:	b2db      	uxtb	r3, r3
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d042      	beq.n	8003e8a <proc_read_io_data+0xc2>
 8003e04:	4b23      	ldr	r3, [pc, #140]	@ (8003e94 <proc_read_io_data+0xcc>)
 8003e06:	623b      	str	r3, [r7, #32]
 8003e08:	6a3b      	ldr	r3, [r7, #32]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f003 0301 	and.w	r3, r3, #1
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d039      	beq.n	8003e88 <proc_read_io_data+0xc0>
 8003e14:	be00      	bkpt	0x0000
 8003e16:	e037      	b.n	8003e88 <proc_read_io_data+0xc0>
  } else {
    // nbytes is status
    switch (nbytes) {
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e1e:	d003      	beq.n	8003e28 <proc_read_io_data+0x60>
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d00f      	beq.n	8003e46 <proc_read_io_data+0x7e>
      case TUD_MSC_RET_BUSY:
        // not ready yet -> fake a transfer complete so that this driver callback will fire again
        dcd_event_xfer_complete(rhport, p_msc->ep_in, 0, XFER_RESULT_SUCCESS, false);
        break;

      default: break; // nothing to do
 8003e26:	e030      	b.n	8003e8a <proc_read_io_data+0xc2>
        set_sense_medium_not_present(p_msc->cbw.lun);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	7b5b      	ldrb	r3, [r3, #13]
 8003e2c:	77fb      	strb	r3, [r7, #31]
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 8003e2e:	7ff8      	ldrb	r0, [r7, #31]
 8003e30:	2300      	movs	r3, #0
 8003e32:	223a      	movs	r2, #58	@ 0x3a
 8003e34:	2102      	movs	r1, #2
 8003e36:	f7ff f80b 	bl	8002e50 <tud_msc_set_sense>
}
 8003e3a:	bf00      	nop
        fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8003e3c:	2101      	movs	r1, #1
 8003e3e:	6878      	ldr	r0, [r7, #4]
 8003e40:	f7fe fe5a 	bl	8002af8 <fail_scsi_op>
        break;
 8003e44:	e021      	b.n	8003e8a <proc_read_io_data+0xc2>
        dcd_event_xfer_complete(rhport, p_msc->ep_in, 0, XFER_RESULT_SUCCESS, false);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8003e4c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003e50:	77bb      	strb	r3, [r7, #30]
 8003e52:	4613      	mov	r3, r2
 8003e54:	777b      	strb	r3, [r7, #29]
 8003e56:	2300      	movs	r3, #0
 8003e58:	61bb      	str	r3, [r7, #24]
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	75fb      	strb	r3, [r7, #23]
 8003e5e:	2300      	movs	r3, #0
 8003e60:	75bb      	strb	r3, [r7, #22]
}

// helper to send transfer complete event
TU_ATTR_ALWAYS_INLINE static inline void dcd_event_xfer_complete (uint8_t rhport, uint8_t ep_addr, uint32_t xferred_bytes, uint8_t result, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 8003e62:	7fbb      	ldrb	r3, [r7, #30]
 8003e64:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 8003e66:	2307      	movs	r3, #7
 8003e68:	727b      	strb	r3, [r7, #9]
  event.xfer_complete.ep_addr = ep_addr;
 8003e6a:	7f7b      	ldrb	r3, [r7, #29]
 8003e6c:	733b      	strb	r3, [r7, #12]
  event.xfer_complete.len     = xferred_bytes;
 8003e6e:	69bb      	ldr	r3, [r7, #24]
 8003e70:	613b      	str	r3, [r7, #16]
  event.xfer_complete.result  = result;
 8003e72:	7dfb      	ldrb	r3, [r7, #23]
 8003e74:	737b      	strb	r3, [r7, #13]
  dcd_event_handler(&event, in_isr);
 8003e76:	7dba      	ldrb	r2, [r7, #22]
 8003e78:	f107 0308 	add.w	r3, r7, #8
 8003e7c:	4611      	mov	r1, r2
 8003e7e:	4618      	mov	r0, r3
 8003e80:	f001 ff44 	bl	8005d0c <dcd_event_handler>
}
 8003e84:	bf00      	nop
        break;
 8003e86:	e000      	b.n	8003e8a <proc_read_io_data+0xc2>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) nbytes, false),);
 8003e88:	bf00      	nop
    }
  }
}
 8003e8a:	3728      	adds	r7, #40	@ 0x28
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	bd80      	pop	{r7, pc}
 8003e90:	200045b0 	.word	0x200045b0
 8003e94:	e000edf0 	.word	0xe000edf0

08003e98 <proc_write10_cmd>:

static void proc_write10_cmd(mscd_interface_t* p_msc) {
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b08a      	sub	sp, #40	@ 0x28
 8003e9c:	af02      	add	r7, sp, #8
 8003e9e:	6078      	str	r0, [r7, #4]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	61fb      	str	r3, [r7, #28]
  const bool writable = tud_msc_is_writable_cb(p_cbw->lun);
 8003ea4:	69fb      	ldr	r3, [r7, #28]
 8003ea6:	7b5b      	ldrb	r3, [r3, #13]
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	f7fe ffc5 	bl	8002e38 <tud_msc_is_writable_cb>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	76fb      	strb	r3, [r7, #27]

  if (!writable) {
 8003eb2:	7efb      	ldrb	r3, [r7, #27]
 8003eb4:	f083 0301 	eor.w	r3, r3, #1
 8003eb8:	b2db      	uxtb	r3, r3
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d00b      	beq.n	8003ed6 <proc_write10_cmd+0x3e>
    // Not writable, complete this SCSI op with error
    // Sense = Write protected
    (void) tud_msc_set_sense(p_cbw->lun, SCSI_SENSE_DATA_PROTECT, 0x27, 0x00);
 8003ebe:	69fb      	ldr	r3, [r7, #28]
 8003ec0:	7b58      	ldrb	r0, [r3, #13]
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	2227      	movs	r2, #39	@ 0x27
 8003ec6:	2107      	movs	r1, #7
 8003ec8:	f7fe ffc2 	bl	8002e50 <tud_msc_set_sense>
    fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8003ecc:	2101      	movs	r1, #1
 8003ece:	6878      	ldr	r0, [r7, #4]
 8003ed0:	f7fe fe12 	bl	8002af8 <fail_scsi_op>
    return;
 8003ed4:	e029      	b.n	8003f2a <proc_write10_cmd+0x92>
  }

  // remaining bytes capped at class buffer
  uint16_t nbytes = (uint16_t)tu_min32(CFG_TUD_MSC_EP_BUFSIZE, p_cbw->total_bytes - p_msc->xferred_len);
 8003ed6:	69fb      	ldr	r3, [r7, #28]
 8003ed8:	689a      	ldr	r2, [r3, #8]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ede:	1ad3      	subs	r3, r2, r3
 8003ee0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ee4:	613a      	str	r2, [r7, #16]
 8003ee6:	60fb      	str	r3, [r7, #12]
 8003ee8:	693a      	ldr	r2, [r7, #16]
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	4293      	cmp	r3, r2
 8003eee:	bf28      	it	cs
 8003ef0:	4613      	movcs	r3, r2
 8003ef2:	833b      	strh	r3, [r7, #24]
  // Write10 callback will be called later when usb transfer complete
  TU_ASSERT(usbd_edpt_xfer(p_msc->rhport, p_msc->ep_out, _mscd_epbuf.buf, nbytes, false),);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	7fd8      	ldrb	r0, [r3, #31]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 8003efe:	8b3b      	ldrh	r3, [r7, #24]
 8003f00:	2200      	movs	r2, #0
 8003f02:	9200      	str	r2, [sp, #0]
 8003f04:	4a0a      	ldr	r2, [pc, #40]	@ (8003f30 <proc_write10_cmd+0x98>)
 8003f06:	f002 facb 	bl	80064a0 <usbd_edpt_xfer>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	f083 0301 	eor.w	r3, r3, #1
 8003f10:	b2db      	uxtb	r3, r3
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d009      	beq.n	8003f2a <proc_write10_cmd+0x92>
 8003f16:	4b07      	ldr	r3, [pc, #28]	@ (8003f34 <proc_write10_cmd+0x9c>)
 8003f18:	617b      	str	r3, [r7, #20]
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f003 0301 	and.w	r3, r3, #1
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d000      	beq.n	8003f28 <proc_write10_cmd+0x90>
 8003f26:	be00      	bkpt	0x0000
 8003f28:	bf00      	nop
}
 8003f2a:	3720      	adds	r7, #32
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	bd80      	pop	{r7, pc}
 8003f30:	200045b0 	.word	0x200045b0
 8003f34:	e000edf0 	.word	0xe000edf0

08003f38 <proc_write10_host_data>:

// process new data arrived from WRITE10
static void proc_write10_host_data(mscd_interface_t* p_msc, uint32_t xferred_bytes) {
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b090      	sub	sp, #64	@ 0x40
 8003f3c:	af02      	add	r7, sp, #8
 8003f3e:	6078      	str	r0, [r7, #4]
 8003f40:	6039      	str	r1, [r7, #0]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	637b      	str	r3, [r7, #52]	@ 0x34
 8003f46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f48:	623b      	str	r3, [r7, #32]
 8003f4a:	6a3b      	ldr	r3, [r7, #32]
 8003f4c:	61fb      	str	r3, [r7, #28]
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 8003f4e:	69fb      	ldr	r3, [r7, #28]
 8003f50:	330f      	adds	r3, #15
 8003f52:	3307      	adds	r3, #7
 8003f54:	61bb      	str	r3, [r7, #24]
  return *((uint16_t const *) mem);
 8003f56:	69bb      	ldr	r3, [r7, #24]
 8003f58:	881b      	ldrh	r3, [r3, #0]
 8003f5a:	82fb      	strh	r3, [r7, #22]
  return tu_ntohs(block_count);
 8003f5c:	8afb      	ldrh	r3, [r7, #22]
 8003f5e:	ba5b      	rev16	r3, r3
 8003f60:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 8003f62:	82bb      	strh	r3, [r7, #20]
  if (block_count == 0) {
 8003f64:	8abb      	ldrh	r3, [r7, #20]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d101      	bne.n	8003f6e <proc_write10_host_data+0x36>
    return 0; // invalid block count
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	e005      	b.n	8003f7a <proc_write10_host_data+0x42>
  return (uint16_t) (cbw->total_bytes / block_count);
 8003f6e:	6a3b      	ldr	r3, [r7, #32]
 8003f70:	689a      	ldr	r2, [r3, #8]
 8003f72:	8abb      	ldrh	r3, [r7, #20]
 8003f74:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f78:	b29b      	uxth	r3, r3
  uint16_t const block_sz = rdwr10_get_blocksize(p_cbw); // already verified non-zero
 8003f7a:	867b      	strh	r3, [r7, #50]	@ 0x32
  TU_VERIFY(block_sz != 0, );
 8003f7c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d035      	beq.n	8003fee <proc_write10_host_data+0xb6>

  // Adjust lba & offset with transferred bytes
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 8003f82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f84:	330f      	adds	r3, #15
 8003f86:	613b      	str	r3, [r7, #16]
  const uint32_t lba = tu_unaligned_read32(command + offsetof(scsi_write10_t, lba));
 8003f88:	693b      	ldr	r3, [r7, #16]
 8003f8a:	3302      	adds	r3, #2
 8003f8c:	60fb      	str	r3, [r7, #12]
  return *((uint32_t const *) mem);
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	60bb      	str	r3, [r7, #8]
  return tu_ntohl(lba); // lba is in Big Endian
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	ba1a      	rev	r2, r3
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003f9c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003f9e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003fa2:	4413      	add	r3, r2
 8003fa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t const offset = p_msc->xferred_len % block_sz;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003faa:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8003fac:	fbb3 f1f2 	udiv	r1, r3, r2
 8003fb0:	fb01 f202 	mul.w	r2, r1, r2
 8003fb4:	1a9b      	subs	r3, r3, r2
 8003fb6:	62bb      	str	r3, [r7, #40]	@ 0x28

  p_msc->pending_io = true;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2201      	movs	r2, #1
 8003fbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  int32_t nbytes =  tud_msc_write10_cb(p_cbw->lun, lba, offset, _mscd_epbuf.buf, xferred_bytes);
 8003fc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fc2:	7b58      	ldrb	r0, [r3, #13]
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	9300      	str	r3, [sp, #0]
 8003fc8:	4b0a      	ldr	r3, [pc, #40]	@ (8003ff4 <proc_write10_host_data+0xbc>)
 8003fca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003fcc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003fce:	f7fc fd2b 	bl	8000a28 <tud_msc_write10_cb>
 8003fd2:	6278      	str	r0, [r7, #36]	@ 0x24
  if (nbytes != TUD_MSC_RET_ASYNC) {
 8003fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fd6:	f113 0f02 	cmn.w	r3, #2
 8003fda:	d008      	beq.n	8003fee <proc_write10_host_data+0xb6>
    p_msc->pending_io = false;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2200      	movs	r2, #0
 8003fe0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    proc_write_io_data(p_msc, xferred_bytes, nbytes);
 8003fe4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fe6:	6839      	ldr	r1, [r7, #0]
 8003fe8:	6878      	ldr	r0, [r7, #4]
 8003fea:	f000 f805 	bl	8003ff8 <proc_write_io_data>
  }
}
 8003fee:	3738      	adds	r7, #56	@ 0x38
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	bd80      	pop	{r7, pc}
 8003ff4:	200045b0 	.word	0x200045b0

08003ff8 <proc_write_io_data>:

static void proc_write_io_data(mscd_interface_t* p_msc, uint32_t xferred_bytes, int32_t nbytes) {
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b08c      	sub	sp, #48	@ 0x30
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	60f8      	str	r0, [r7, #12]
 8004000:	60b9      	str	r1, [r7, #8]
 8004002:	607a      	str	r2, [r7, #4]
  if (nbytes < 0) {
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2b00      	cmp	r3, #0
 8004008:	da14      	bge.n	8004034 <proc_write_io_data+0x3c>
    // nbytes is status
    switch (nbytes) {
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004010:	d15f      	bne.n	80040d2 <proc_write_io_data+0xda>
      case TUD_MSC_RET_ERROR:
        // IO error -> failed this scsi op
        TU_LOG_DRV("  IO write() failed\r\n");
        set_sense_medium_not_present(p_msc->cbw.lun);
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	7b5b      	ldrb	r3, [r3, #13]
 8004016:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800401a:	f897 002b 	ldrb.w	r0, [r7, #43]	@ 0x2b
 800401e:	2300      	movs	r3, #0
 8004020:	223a      	movs	r2, #58	@ 0x3a
 8004022:	2102      	movs	r1, #2
 8004024:	f7fe ff14 	bl	8002e50 <tud_msc_set_sense>
}
 8004028:	bf00      	nop
        fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800402a:	2101      	movs	r1, #1
 800402c:	68f8      	ldr	r0, [r7, #12]
 800402e:	f7fe fd63 	bl	8002af8 <fail_scsi_op>
        break;
 8004032:	e04f      	b.n	80040d4 <proc_write_io_data+0xdc>

      default: break; // nothing to do
    }
  } else {
    if ((uint32_t)nbytes < xferred_bytes) {
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	68ba      	ldr	r2, [r7, #8]
 8004038:	429a      	cmp	r2, r3
 800403a:	d935      	bls.n	80040a8 <proc_write_io_data+0xb0>
      // Application consume less than what we got including TUD_MSC_RET_BUSY (0)
      const uint32_t left_over = xferred_bytes - (uint32_t)nbytes;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	68ba      	ldr	r2, [r7, #8]
 8004040:	1ad3      	subs	r3, r2, r3
 8004042:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (nbytes > 0) {
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2b00      	cmp	r3, #0
 8004048:	dd07      	ble.n	800405a <proc_write_io_data+0x62>
        memmove(_mscd_epbuf.buf, _mscd_epbuf.buf + nbytes, left_over);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	4a23      	ldr	r2, [pc, #140]	@ (80040dc <proc_write_io_data+0xe4>)
 800404e:	4413      	add	r3, r2
 8004050:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004052:	4619      	mov	r1, r3
 8004054:	4821      	ldr	r0, [pc, #132]	@ (80040dc <proc_write_io_data+0xe4>)
 8004056:	f004 ff88 	bl	8008f6a <memmove>
      }

      // fake a transfer complete with adjusted parameters --> callback will be invoked with adjusted parameters
      dcd_event_xfer_complete(p_msc->rhport, p_msc->ep_out, left_over, XFER_RESULT_SUCCESS, false);
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	7fda      	ldrb	r2, [r3, #31]
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8004064:	f887 202a 	strb.w	r2, [r7, #42]	@ 0x2a
 8004068:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800406c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800406e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004070:	2300      	movs	r3, #0
 8004072:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004076:	2300      	movs	r3, #0
 8004078:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 800407c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004080:	753b      	strb	r3, [r7, #20]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 8004082:	2307      	movs	r3, #7
 8004084:	757b      	strb	r3, [r7, #21]
  event.xfer_complete.ep_addr = ep_addr;
 8004086:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800408a:	763b      	strb	r3, [r7, #24]
  event.xfer_complete.len     = xferred_bytes;
 800408c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800408e:	61fb      	str	r3, [r7, #28]
  event.xfer_complete.result  = result;
 8004090:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004094:	767b      	strb	r3, [r7, #25]
  dcd_event_handler(&event, in_isr);
 8004096:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800409a:	f107 0314 	add.w	r3, r7, #20
 800409e:	4611      	mov	r1, r2
 80040a0:	4618      	mov	r0, r3
 80040a2:	f001 fe33 	bl	8005d0c <dcd_event_handler>
}
 80040a6:	e015      	b.n	80040d4 <proc_write_io_data+0xdc>
    } else {
      // Application consume all bytes in our buffer
      p_msc->xferred_len += xferred_bytes;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	441a      	add	r2, r3
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	635a      	str	r2, [r3, #52]	@ 0x34

      if (p_msc->xferred_len >= p_msc->total_len) {
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040bc:	429a      	cmp	r2, r3
 80040be:	d304      	bcc.n	80040ca <proc_write_io_data+0xd2>
        // Data Stage is complete
        p_msc->stage = MSC_STAGE_STATUS;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	2202      	movs	r2, #2
 80040c4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        // prepare to receive more data from host
        proc_write10_cmd(p_msc);
      }
    }
  }
}
 80040c8:	e004      	b.n	80040d4 <proc_write_io_data+0xdc>
        proc_write10_cmd(p_msc);
 80040ca:	68f8      	ldr	r0, [r7, #12]
 80040cc:	f7ff fee4 	bl	8003e98 <proc_write10_cmd>
}
 80040d0:	e000      	b.n	80040d4 <proc_write_io_data+0xdc>
      default: break; // nothing to do
 80040d2:	bf00      	nop
}
 80040d4:	bf00      	nop
 80040d6:	3730      	adds	r7, #48	@ 0x30
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd80      	pop	{r7, pc}
 80040dc:	200045b0 	.word	0x200045b0

080040e0 <tu_fifo_clear>:

  return true;
}

// clear fifo by resetting read and write indices
bool tu_fifo_clear(tu_fifo_t *f) {
 80040e0:	b480      	push	{r7}
 80040e2:	b083      	sub	sp, #12
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->rd_idx = 0;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2200      	movs	r2, #0
 80040ec:	815a      	strh	r2, [r3, #10]
  f->wr_idx = 0;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2200      	movs	r2, #0
 80040f2:	811a      	strh	r2, [r3, #8]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);
  return true;
 80040f4:	2301      	movs	r3, #1
}
 80040f6:	4618      	mov	r0, r3
 80040f8:	370c      	adds	r7, #12
 80040fa:	46bd      	mov	sp, r7
 80040fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004100:	4770      	bx	lr

08004102 <ff_push_fixed_addr_rw32>:
// Pull & Push
// copy data to/from fifo without updating read/write pointers
//--------------------------------------------------------------------+
#ifdef CFG_TUSB_FIFO_ACCESS_FIXED_ADDR_RW32
// Copy to fifo from fixed address buffer (usually a rx register) with TU_FIFO_FIXED_ADDR_RW32 mode
static void ff_push_fixed_addr_rw32(uint8_t *ff_buf, const volatile uint32_t *reg_rx, uint16_t len) {
 8004102:	b580      	push	{r7, lr}
 8004104:	b08a      	sub	sp, #40	@ 0x28
 8004106:	af00      	add	r7, sp, #0
 8004108:	60f8      	str	r0, [r7, #12]
 800410a:	60b9      	str	r1, [r7, #8]
 800410c:	4613      	mov	r3, r2
 800410e:	80fb      	strh	r3, [r7, #6]
  // Reading full available 32 bit words from const app address
  uint16_t full_words = len >> 2;
 8004110:	88fb      	ldrh	r3, [r7, #6]
 8004112:	089b      	lsrs	r3, r3, #2
 8004114:	84fb      	strh	r3, [r7, #38]	@ 0x26
  while (full_words--) {
 8004116:	e00d      	b.n	8004134 <ff_push_fixed_addr_rw32+0x32>
    const uint32_t tmp32 = *reg_rx;
 8004118:	68bb      	ldr	r3, [r7, #8]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	623b      	str	r3, [r7, #32]
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	61fb      	str	r3, [r7, #28]
 8004122:	6a3b      	ldr	r3, [r7, #32]
 8004124:	61bb      	str	r3, [r7, #24]
  *((uint32_t *) mem) = value;
 8004126:	69fb      	ldr	r3, [r7, #28]
 8004128:	69ba      	ldr	r2, [r7, #24]
 800412a:	601a      	str	r2, [r3, #0]
}
 800412c:	bf00      	nop
    tu_unaligned_write32(ff_buf, tmp32);
    ff_buf += 4;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	3304      	adds	r3, #4
 8004132:	60fb      	str	r3, [r7, #12]
  while (full_words--) {
 8004134:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8004136:	1e5a      	subs	r2, r3, #1
 8004138:	84fa      	strh	r2, [r7, #38]	@ 0x26
 800413a:	2b00      	cmp	r3, #0
 800413c:	d1ec      	bne.n	8004118 <ff_push_fixed_addr_rw32+0x16>
  }

  // Read the remaining 1-3 bytes from const app address
  const uint8_t bytes_rem = len & 0x03;
 800413e:	88fb      	ldrh	r3, [r7, #6]
 8004140:	b2db      	uxtb	r3, r3
 8004142:	f003 0303 	and.w	r3, r3, #3
 8004146:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  if (bytes_rem) {
 800414a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800414e:	2b00      	cmp	r3, #0
 8004150:	d00a      	beq.n	8004168 <ff_push_fixed_addr_rw32+0x66>
    const uint32_t tmp32 = *reg_rx;
 8004152:	68bb      	ldr	r3, [r7, #8]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	617b      	str	r3, [r7, #20]
    memcpy(ff_buf, &tmp32, bytes_rem);
 8004158:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800415c:	f107 0314 	add.w	r3, r7, #20
 8004160:	4619      	mov	r1, r3
 8004162:	68f8      	ldr	r0, [r7, #12]
 8004164:	f004 ff5e 	bl	8009024 <memcpy>
  }
}
 8004168:	bf00      	nop
 800416a:	3728      	adds	r7, #40	@ 0x28
 800416c:	46bd      	mov	sp, r7
 800416e:	bd80      	pop	{r7, pc}

08004170 <ff_pull_fixed_addr_rw32>:

// Copy from fifo to fixed address buffer (usually a tx register) with TU_FIFO_FIXED_ADDR_RW32 mode
static void ff_pull_fixed_addr_rw32(volatile uint32_t *reg_tx, const uint8_t *ff_buf, uint16_t len) {
 8004170:	b580      	push	{r7, lr}
 8004172:	b088      	sub	sp, #32
 8004174:	af00      	add	r7, sp, #0
 8004176:	60f8      	str	r0, [r7, #12]
 8004178:	60b9      	str	r1, [r7, #8]
 800417a:	4613      	mov	r3, r2
 800417c:	80fb      	strh	r3, [r7, #6]
  // Write full available 32 bit words to const address
  uint16_t full_words = len >> 2u;
 800417e:	88fb      	ldrh	r3, [r7, #6]
 8004180:	089b      	lsrs	r3, r3, #2
 8004182:	83fb      	strh	r3, [r7, #30]
  while (full_words--) {
 8004184:	e008      	b.n	8004198 <ff_pull_fixed_addr_rw32+0x28>
 8004186:	68bb      	ldr	r3, [r7, #8]
 8004188:	61bb      	str	r3, [r7, #24]
  return *((uint32_t const *) mem);
 800418a:	69bb      	ldr	r3, [r7, #24]
 800418c:	681a      	ldr	r2, [r3, #0]
    *reg_tx = tu_unaligned_read32(ff_buf);
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	601a      	str	r2, [r3, #0]
    ff_buf += 4u;
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	3304      	adds	r3, #4
 8004196:	60bb      	str	r3, [r7, #8]
  while (full_words--) {
 8004198:	8bfb      	ldrh	r3, [r7, #30]
 800419a:	1e5a      	subs	r2, r3, #1
 800419c:	83fa      	strh	r2, [r7, #30]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d1f1      	bne.n	8004186 <ff_pull_fixed_addr_rw32+0x16>
  }

  // Write the remaining 1-3 bytes
  const uint8_t bytes_rem = len & 0x03;
 80041a2:	88fb      	ldrh	r3, [r7, #6]
 80041a4:	b2db      	uxtb	r3, r3
 80041a6:	f003 0303 	and.w	r3, r3, #3
 80041aa:	777b      	strb	r3, [r7, #29]
  if (bytes_rem) {
 80041ac:	7f7b      	ldrb	r3, [r7, #29]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d00b      	beq.n	80041ca <ff_pull_fixed_addr_rw32+0x5a>
    uint32_t tmp32 = 0u;
 80041b2:	2300      	movs	r3, #0
 80041b4:	617b      	str	r3, [r7, #20]
    memcpy(&tmp32, ff_buf, bytes_rem);
 80041b6:	7f7a      	ldrb	r2, [r7, #29]
 80041b8:	f107 0314 	add.w	r3, r7, #20
 80041bc:	68b9      	ldr	r1, [r7, #8]
 80041be:	4618      	mov	r0, r3
 80041c0:	f004 ff30 	bl	8009024 <memcpy>
    *reg_tx = tmp32;
 80041c4:	697a      	ldr	r2, [r7, #20]
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	601a      	str	r2, [r3, #0]
  }
}
 80041ca:	bf00      	nop
 80041cc:	3720      	adds	r7, #32
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd80      	pop	{r7, pc}

080041d2 <ff_push_n>:
#endif

// send n items to fifo WITHOUT updating write pointer
static void ff_push_n(const tu_fifo_t *f, const void *app_buf, uint16_t n, uint16_t wr_ptr,
                      tu_fifo_access_mode_t copy_mode) {
 80041d2:	b580      	push	{r7, lr}
 80041d4:	b092      	sub	sp, #72	@ 0x48
 80041d6:	af00      	add	r7, sp, #0
 80041d8:	60f8      	str	r0, [r7, #12]
 80041da:	60b9      	str	r1, [r7, #8]
 80041dc:	4611      	mov	r1, r2
 80041de:	461a      	mov	r2, r3
 80041e0:	460b      	mov	r3, r1
 80041e2:	80fb      	strh	r3, [r7, #6]
 80041e4:	4613      	mov	r3, r2
 80041e6:	80bb      	strh	r3, [r7, #4]
  const uint16_t lin_count  = f->depth - wr_ptr;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	889a      	ldrh	r2, [r3, #4]
 80041ec:	88bb      	ldrh	r3, [r7, #4]
 80041ee:	1ad3      	subs	r3, r2, r3
 80041f0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  const uint16_t wrap_count = n - lin_count;
 80041f2:	88fa      	ldrh	r2, [r7, #6]
 80041f4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80041f6:	1ad3      	subs	r3, r2, r3
 80041f8:	87bb      	strh	r3, [r7, #60]	@ 0x3c

  uint16_t lin_bytes  = lin_count * f->item_size;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	88db      	ldrh	r3, [r3, #6]
 80041fe:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8004202:	b29b      	uxth	r3, r3
 8004204:	461a      	mov	r2, r3
 8004206:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8004208:	fb13 f302 	smulbb	r3, r3, r2
 800420c:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t wrap_bytes = wrap_count * f->item_size;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	88db      	ldrh	r3, [r3, #6]
 8004212:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8004216:	b29b      	uxth	r3, r3
 8004218:	461a      	mov	r2, r3
 800421a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800421c:	fb13 f302 	smulbb	r3, r3, r2
 8004220:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  // current buffer of fifo
  uint8_t *ff_buf = f->buffer + (wr_ptr * f->item_size);
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	88ba      	ldrh	r2, [r7, #4]
 800422a:	68f9      	ldr	r1, [r7, #12]
 800422c:	88c9      	ldrh	r1, [r1, #6]
 800422e:	f3c1 010e 	ubfx	r1, r1, #0, #15
 8004232:	b289      	uxth	r1, r1
 8004234:	fb01 f202 	mul.w	r2, r1, r2
 8004238:	4413      	add	r3, r2
 800423a:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (copy_mode) {
 800423c:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8004240:	2b00      	cmp	r3, #0
 8004242:	d002      	beq.n	800424a <ff_push_n+0x78>
 8004244:	2b01      	cmp	r3, #1
 8004246:	d023      	beq.n	8004290 <ff_push_n+0xbe>
      break;
    }
#endif

    default:
      break; // unknown mode
 8004248:	e0ba      	b.n	80043c0 <ff_push_n+0x1ee>
      if (n <= lin_count) {
 800424a:	88fa      	ldrh	r2, [r7, #6]
 800424c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800424e:	429a      	cmp	r2, r3
 8004250:	d80d      	bhi.n	800426e <ff_push_n+0x9c>
        memcpy(ff_buf, app_buf, n * f->item_size);
 8004252:	88fb      	ldrh	r3, [r7, #6]
 8004254:	68fa      	ldr	r2, [r7, #12]
 8004256:	88d2      	ldrh	r2, [r2, #6]
 8004258:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800425c:	b292      	uxth	r2, r2
 800425e:	fb02 f303 	mul.w	r3, r2, r3
 8004262:	461a      	mov	r2, r3
 8004264:	68b9      	ldr	r1, [r7, #8]
 8004266:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8004268:	f004 fedc 	bl	8009024 <memcpy>
      break;
 800426c:	e0a8      	b.n	80043c0 <ff_push_n+0x1ee>
        memcpy(ff_buf, app_buf, lin_bytes);                                    // linear part
 800426e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8004270:	461a      	mov	r2, r3
 8004272:	68b9      	ldr	r1, [r7, #8]
 8004274:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8004276:	f004 fed5 	bl	8009024 <memcpy>
        memcpy(f->buffer, ((const uint8_t *)app_buf) + lin_bytes, wrap_bytes); // wrapped part
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	6818      	ldr	r0, [r3, #0]
 800427e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8004280:	68ba      	ldr	r2, [r7, #8]
 8004282:	4413      	add	r3, r2
 8004284:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8004288:	4619      	mov	r1, r3
 800428a:	f004 fecb 	bl	8009024 <memcpy>
      break;
 800428e:	e097      	b.n	80043c0 <ff_push_n+0x1ee>
      const volatile uint32_t *reg_rx = (volatile const uint32_t *)app_buf;
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	637b      	str	r3, [r7, #52]	@ 0x34
      if (n <= lin_count) {
 8004294:	88fa      	ldrh	r2, [r7, #6]
 8004296:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8004298:	429a      	cmp	r2, r3
 800429a:	d80f      	bhi.n	80042bc <ff_push_n+0xea>
        ff_push_fixed_addr_rw32(ff_buf, reg_rx, n * f->item_size);
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	88db      	ldrh	r3, [r3, #6]
 80042a0:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80042a4:	b29b      	uxth	r3, r3
 80042a6:	461a      	mov	r2, r3
 80042a8:	88fb      	ldrh	r3, [r7, #6]
 80042aa:	fb13 f302 	smulbb	r3, r3, r2
 80042ae:	b29b      	uxth	r3, r3
 80042b0:	461a      	mov	r2, r3
 80042b2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80042b4:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80042b6:	f7ff ff24 	bl	8004102 <ff_push_fixed_addr_rw32>
      break;
 80042ba:	e080      	b.n	80043be <ff_push_n+0x1ec>
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 80042bc:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80042be:	f023 0303 	bic.w	r3, r3, #3
 80042c2:	867b      	strh	r3, [r7, #50]	@ 0x32
        ff_push_fixed_addr_rw32(ff_buf, reg_rx, lin_4n_bytes);
 80042c4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80042c6:	461a      	mov	r2, r3
 80042c8:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80042ca:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80042cc:	f7ff ff19 	bl	8004102 <ff_push_fixed_addr_rw32>
        ff_buf += lin_4n_bytes;
 80042d0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80042d2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80042d4:	4413      	add	r3, r2
 80042d6:	643b      	str	r3, [r7, #64]	@ 0x40
        const uint8_t rem = lin_bytes & 0x03;
 80042d8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80042da:	b2db      	uxtb	r3, r3
 80042dc:	f003 0303 	and.w	r3, r3, #3
 80042e0:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
        if (rem > 0) {
 80042e4:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d05a      	beq.n	80043a2 <ff_push_n+0x1d0>
          const uint8_t  remrem = (uint8_t)tu_min16(wrap_bytes, 4 - rem);
 80042ec:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80042f0:	b29b      	uxth	r3, r3
 80042f2:	f1c3 0304 	rsb	r3, r3, #4
 80042f6:	b29a      	uxth	r2, r3
 80042f8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80042fc:	82fb      	strh	r3, [r7, #22]
 80042fe:	4613      	mov	r3, r2
 8004300:	82bb      	strh	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8004302:	8afa      	ldrh	r2, [r7, #22]
 8004304:	8abb      	ldrh	r3, [r7, #20]
 8004306:	4293      	cmp	r3, r2
 8004308:	bf28      	it	cs
 800430a:	4613      	movcs	r3, r2
 800430c:	b29b      	uxth	r3, r3
 800430e:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
          const uint32_t tmp32  = *reg_rx;
 8004312:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	62fb      	str	r3, [r7, #44]	@ 0x2c
          tu_scatter_write32(tmp32, ff_buf, rem, f->buffer, remrem);
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800431e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004320:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004322:	627a      	str	r2, [r7, #36]	@ 0x24
 8004324:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 8004328:	f887 2023 	strb.w	r2, [r7, #35]	@ 0x23
 800432c:	61fb      	str	r3, [r7, #28]
 800432e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8004332:	76fb      	strb	r3, [r7, #27]
  for (uint8_t i = 0; i < len1; ++i) {
 8004334:	2300      	movs	r3, #0
 8004336:	76bb      	strb	r3, [r7, #26]
 8004338:	e00b      	b.n	8004352 <ff_push_n+0x180>
    buf1[i] = (uint8_t)(value & 0xFF);
 800433a:	7ebb      	ldrb	r3, [r7, #26]
 800433c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800433e:	4413      	add	r3, r2
 8004340:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004342:	b2d2      	uxtb	r2, r2
 8004344:	701a      	strb	r2, [r3, #0]
    value >>= 8;
 8004346:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004348:	0a1b      	lsrs	r3, r3, #8
 800434a:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (uint8_t i = 0; i < len1; ++i) {
 800434c:	7ebb      	ldrb	r3, [r7, #26]
 800434e:	3301      	adds	r3, #1
 8004350:	76bb      	strb	r3, [r7, #26]
 8004352:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8004356:	7ebb      	ldrb	r3, [r7, #26]
 8004358:	429a      	cmp	r2, r3
 800435a:	d8ee      	bhi.n	800433a <ff_push_n+0x168>
  for (uint8_t i = 0; i < len2; ++i) {
 800435c:	2300      	movs	r3, #0
 800435e:	767b      	strb	r3, [r7, #25]
 8004360:	e00b      	b.n	800437a <ff_push_n+0x1a8>
    buf2[i] = (uint8_t)(value & 0xFF);
 8004362:	7e7b      	ldrb	r3, [r7, #25]
 8004364:	69fa      	ldr	r2, [r7, #28]
 8004366:	4413      	add	r3, r2
 8004368:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800436a:	b2d2      	uxtb	r2, r2
 800436c:	701a      	strb	r2, [r3, #0]
    value >>= 8;
 800436e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004370:	0a1b      	lsrs	r3, r3, #8
 8004372:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (uint8_t i = 0; i < len2; ++i) {
 8004374:	7e7b      	ldrb	r3, [r7, #25]
 8004376:	3301      	adds	r3, #1
 8004378:	767b      	strb	r3, [r7, #25]
 800437a:	7efa      	ldrb	r2, [r7, #27]
 800437c:	7e7b      	ldrb	r3, [r7, #25]
 800437e:	429a      	cmp	r2, r3
 8004380:	d8ef      	bhi.n	8004362 <ff_push_n+0x190>
}
 8004382:	bf00      	nop
          wrap_bytes -= remrem;
 8004384:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8004388:	b29b      	uxth	r3, r3
 800438a:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800438e:	1ad3      	subs	r3, r2, r3
 8004390:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
          ff_buf = f->buffer + remrem; // wrap around
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681a      	ldr	r2, [r3, #0]
 8004398:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800439c:	4413      	add	r3, r2
 800439e:	643b      	str	r3, [r7, #64]	@ 0x40
 80043a0:	e002      	b.n	80043a8 <ff_push_n+0x1d6>
          ff_buf = f->buffer; // wrap around to beginning
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	643b      	str	r3, [r7, #64]	@ 0x40
        if (wrap_bytes > 0) {
 80043a8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d006      	beq.n	80043be <ff_push_n+0x1ec>
          ff_push_fixed_addr_rw32(ff_buf, reg_rx, wrap_bytes);
 80043b0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80043b4:	461a      	mov	r2, r3
 80043b6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80043b8:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80043ba:	f7ff fea2 	bl	8004102 <ff_push_fixed_addr_rw32>
      break;
 80043be:	bf00      	nop
  }
}
 80043c0:	bf00      	nop
 80043c2:	3748      	adds	r7, #72	@ 0x48
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bd80      	pop	{r7, pc}

080043c8 <ff_pull_n>:

// get n items from fifo WITHOUT updating read pointer
static void ff_pull_n(const tu_fifo_t *f, void *app_buf, uint16_t n, uint16_t rd_ptr, tu_fifo_access_mode_t copy_mode) {
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b092      	sub	sp, #72	@ 0x48
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	60f8      	str	r0, [r7, #12]
 80043d0:	60b9      	str	r1, [r7, #8]
 80043d2:	4611      	mov	r1, r2
 80043d4:	461a      	mov	r2, r3
 80043d6:	460b      	mov	r3, r1
 80043d8:	80fb      	strh	r3, [r7, #6]
 80043da:	4613      	mov	r3, r2
 80043dc:	80bb      	strh	r3, [r7, #4]
  const uint16_t lin_count  = f->depth - rd_ptr;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	889a      	ldrh	r2, [r3, #4]
 80043e2:	88bb      	ldrh	r3, [r7, #4]
 80043e4:	1ad3      	subs	r3, r2, r3
 80043e6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  const uint16_t wrap_count = n - lin_count; // only used if wrapped
 80043e8:	88fa      	ldrh	r2, [r7, #6]
 80043ea:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80043ec:	1ad3      	subs	r3, r2, r3
 80043ee:	87bb      	strh	r3, [r7, #60]	@ 0x3c

  uint16_t lin_bytes  = lin_count * f->item_size;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	88db      	ldrh	r3, [r3, #6]
 80043f4:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80043f8:	b29b      	uxth	r3, r3
 80043fa:	461a      	mov	r2, r3
 80043fc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80043fe:	fb13 f302 	smulbb	r3, r3, r2
 8004402:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t wrap_bytes = wrap_count * f->item_size;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	88db      	ldrh	r3, [r3, #6]
 8004408:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800440c:	b29b      	uxth	r3, r3
 800440e:	461a      	mov	r2, r3
 8004410:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8004412:	fb13 f302 	smulbb	r3, r3, r2
 8004416:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  // current buffer of fifo
  const uint8_t *ff_buf = f->buffer + (rd_ptr * f->item_size);
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	88ba      	ldrh	r2, [r7, #4]
 8004420:	68f9      	ldr	r1, [r7, #12]
 8004422:	88c9      	ldrh	r1, [r1, #6]
 8004424:	f3c1 010e 	ubfx	r1, r1, #0, #15
 8004428:	b289      	uxth	r1, r1
 800442a:	fb01 f202 	mul.w	r2, r1, r2
 800442e:	4413      	add	r3, r2
 8004430:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (copy_mode) {
 8004432:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8004436:	2b00      	cmp	r3, #0
 8004438:	d002      	beq.n	8004440 <ff_pull_n+0x78>
 800443a:	2b01      	cmp	r3, #1
 800443c:	d023      	beq.n	8004486 <ff_pull_n+0xbe>
      break;
    }
#endif

    default:
      break; // unknown mode
 800443e:	e0c7      	b.n	80045d0 <ff_pull_n+0x208>
      if (n <= lin_count) {
 8004440:	88fa      	ldrh	r2, [r7, #6]
 8004442:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8004444:	429a      	cmp	r2, r3
 8004446:	d80d      	bhi.n	8004464 <ff_pull_n+0x9c>
        memcpy(app_buf, ff_buf, n * f->item_size);
 8004448:	88fb      	ldrh	r3, [r7, #6]
 800444a:	68fa      	ldr	r2, [r7, #12]
 800444c:	88d2      	ldrh	r2, [r2, #6]
 800444e:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8004452:	b292      	uxth	r2, r2
 8004454:	fb02 f303 	mul.w	r3, r2, r3
 8004458:	461a      	mov	r2, r3
 800445a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800445c:	68b8      	ldr	r0, [r7, #8]
 800445e:	f004 fde1 	bl	8009024 <memcpy>
      break;
 8004462:	e0b5      	b.n	80045d0 <ff_pull_n+0x208>
        memcpy(app_buf, ff_buf, lin_bytes);                            // linear part
 8004464:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8004466:	461a      	mov	r2, r3
 8004468:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800446a:	68b8      	ldr	r0, [r7, #8]
 800446c:	f004 fdda 	bl	8009024 <memcpy>
        memcpy((uint8_t *)app_buf + lin_bytes, f->buffer, wrap_bytes); // wrapped part
 8004470:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8004472:	68ba      	ldr	r2, [r7, #8]
 8004474:	18d0      	adds	r0, r2, r3
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800447e:	4619      	mov	r1, r3
 8004480:	f004 fdd0 	bl	8009024 <memcpy>
      break;
 8004484:	e0a4      	b.n	80045d0 <ff_pull_n+0x208>
      volatile uint32_t *reg_tx = (volatile uint32_t *)app_buf;
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	637b      	str	r3, [r7, #52]	@ 0x34
      if (n <= lin_count) {
 800448a:	88fa      	ldrh	r2, [r7, #6]
 800448c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800448e:	429a      	cmp	r2, r3
 8004490:	d80f      	bhi.n	80044b2 <ff_pull_n+0xea>
        ff_pull_fixed_addr_rw32(reg_tx, ff_buf, n * f->item_size);
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	88db      	ldrh	r3, [r3, #6]
 8004496:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800449a:	b29b      	uxth	r3, r3
 800449c:	461a      	mov	r2, r3
 800449e:	88fb      	ldrh	r3, [r7, #6]
 80044a0:	fb13 f302 	smulbb	r3, r3, r2
 80044a4:	b29b      	uxth	r3, r3
 80044a6:	461a      	mov	r2, r3
 80044a8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80044aa:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80044ac:	f7ff fe60 	bl	8004170 <ff_pull_fixed_addr_rw32>
      break;
 80044b0:	e08d      	b.n	80045ce <ff_pull_n+0x206>
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 80044b2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80044b4:	f023 0303 	bic.w	r3, r3, #3
 80044b8:	867b      	strh	r3, [r7, #50]	@ 0x32
        ff_pull_fixed_addr_rw32(reg_tx, ff_buf, lin_4n_bytes);
 80044ba:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80044bc:	461a      	mov	r2, r3
 80044be:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80044c0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80044c2:	f7ff fe55 	bl	8004170 <ff_pull_fixed_addr_rw32>
        ff_buf += lin_4n_bytes;
 80044c6:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80044c8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80044ca:	4413      	add	r3, r2
 80044cc:	643b      	str	r3, [r7, #64]	@ 0x40
        const uint8_t rem = lin_bytes & 0x03;
 80044ce:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80044d0:	b2db      	uxtb	r3, r3
 80044d2:	f003 0303 	and.w	r3, r3, #3
 80044d6:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
        if (rem > 0) {
 80044da:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d067      	beq.n	80045b2 <ff_pull_n+0x1ea>
          const uint8_t  remrem    = (uint8_t)tu_min16(wrap_bytes, 4 - rem);
 80044e2:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80044e6:	b29b      	uxth	r3, r3
 80044e8:	f1c3 0304 	rsb	r3, r3, #4
 80044ec:	b29a      	uxth	r2, r3
 80044ee:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80044f2:	827b      	strh	r3, [r7, #18]
 80044f4:	4613      	mov	r3, r2
 80044f6:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 80044f8:	8a7a      	ldrh	r2, [r7, #18]
 80044fa:	8a3b      	ldrh	r3, [r7, #16]
 80044fc:	4293      	cmp	r3, r2
 80044fe:	bf28      	it	cs
 8004500:	4613      	movcs	r3, r2
 8004502:	b29b      	uxth	r3, r3
 8004504:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
          const uint32_t scatter32 = tu_scatter_read32(ff_buf, rem, f->buffer, remrem);
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800450e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004510:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 8004514:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 8004518:	623b      	str	r3, [r7, #32]
 800451a:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800451e:	77fb      	strb	r3, [r7, #31]
  uint32_t result = 0;
 8004520:	2300      	movs	r3, #0
 8004522:	61bb      	str	r3, [r7, #24]
  uint8_t  shift  = 0;
 8004524:	2300      	movs	r3, #0
 8004526:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len1; ++i) {
 8004528:	2300      	movs	r3, #0
 800452a:	75bb      	strb	r3, [r7, #22]
 800452c:	e010      	b.n	8004550 <ff_pull_n+0x188>
    result |= ((uint32_t)buf1[i]) << shift;
 800452e:	7dbb      	ldrb	r3, [r7, #22]
 8004530:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004532:	4413      	add	r3, r2
 8004534:	781b      	ldrb	r3, [r3, #0]
 8004536:	461a      	mov	r2, r3
 8004538:	7dfb      	ldrb	r3, [r7, #23]
 800453a:	fa02 f303 	lsl.w	r3, r2, r3
 800453e:	69ba      	ldr	r2, [r7, #24]
 8004540:	4313      	orrs	r3, r2
 8004542:	61bb      	str	r3, [r7, #24]
    shift += 8;
 8004544:	7dfb      	ldrb	r3, [r7, #23]
 8004546:	3308      	adds	r3, #8
 8004548:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len1; ++i) {
 800454a:	7dbb      	ldrb	r3, [r7, #22]
 800454c:	3301      	adds	r3, #1
 800454e:	75bb      	strb	r3, [r7, #22]
 8004550:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8004554:	7dbb      	ldrb	r3, [r7, #22]
 8004556:	429a      	cmp	r2, r3
 8004558:	d8e9      	bhi.n	800452e <ff_pull_n+0x166>
  for (uint8_t i = 0; i < len2; ++i) {
 800455a:	2300      	movs	r3, #0
 800455c:	757b      	strb	r3, [r7, #21]
 800455e:	e010      	b.n	8004582 <ff_pull_n+0x1ba>
    result |= ((uint32_t)buf2[i]) << shift;
 8004560:	7d7b      	ldrb	r3, [r7, #21]
 8004562:	6a3a      	ldr	r2, [r7, #32]
 8004564:	4413      	add	r3, r2
 8004566:	781b      	ldrb	r3, [r3, #0]
 8004568:	461a      	mov	r2, r3
 800456a:	7dfb      	ldrb	r3, [r7, #23]
 800456c:	fa02 f303 	lsl.w	r3, r2, r3
 8004570:	69ba      	ldr	r2, [r7, #24]
 8004572:	4313      	orrs	r3, r2
 8004574:	61bb      	str	r3, [r7, #24]
    shift += 8;
 8004576:	7dfb      	ldrb	r3, [r7, #23]
 8004578:	3308      	adds	r3, #8
 800457a:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len2; ++i) {
 800457c:	7d7b      	ldrb	r3, [r7, #21]
 800457e:	3301      	adds	r3, #1
 8004580:	757b      	strb	r3, [r7, #21]
 8004582:	7ffa      	ldrb	r2, [r7, #31]
 8004584:	7d7b      	ldrb	r3, [r7, #21]
 8004586:	429a      	cmp	r2, r3
 8004588:	d8ea      	bhi.n	8004560 <ff_pull_n+0x198>
  return result;
 800458a:	69bb      	ldr	r3, [r7, #24]
 800458c:	62fb      	str	r3, [r7, #44]	@ 0x2c
          *reg_tx = scatter32;
 800458e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004590:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004592:	601a      	str	r2, [r3, #0]
          wrap_bytes -= remrem;
 8004594:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8004598:	b29b      	uxth	r3, r3
 800459a:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800459e:	1ad3      	subs	r3, r2, r3
 80045a0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
          ff_buf = f->buffer + remrem; // wrap around
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681a      	ldr	r2, [r3, #0]
 80045a8:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80045ac:	4413      	add	r3, r2
 80045ae:	643b      	str	r3, [r7, #64]	@ 0x40
 80045b0:	e002      	b.n	80045b8 <ff_pull_n+0x1f0>
          ff_buf = f->buffer;          // wrap around to beginning
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	643b      	str	r3, [r7, #64]	@ 0x40
        if (wrap_bytes > 0) {
 80045b8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d006      	beq.n	80045ce <ff_pull_n+0x206>
          ff_pull_fixed_addr_rw32(reg_tx, ff_buf, wrap_bytes);
 80045c0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80045c4:	461a      	mov	r2, r3
 80045c6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80045c8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80045ca:	f7ff fdd1 	bl	8004170 <ff_pull_fixed_addr_rw32>
      break;
 80045ce:	bf00      	nop
  }
}
 80045d0:	bf00      	nop
 80045d2:	3748      	adds	r7, #72	@ 0x48
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bd80      	pop	{r7, pc}

080045d8 <tu_fifo_peek_n_access_mode>:
//--------------------------------------------------------------------+

// Works on local copies of w and r
// Must be protected by read mutex since in case of an overflow read pointer gets modified
uint16_t tu_fifo_peek_n_access_mode(tu_fifo_t *f, void *p_buffer, uint16_t n, uint16_t wr_idx, uint16_t rd_idx,
                                    tu_fifo_access_mode_t access_mode) {
 80045d8:	b580      	push	{r7, lr}
 80045da:	b08c      	sub	sp, #48	@ 0x30
 80045dc:	af02      	add	r7, sp, #8
 80045de:	60f8      	str	r0, [r7, #12]
 80045e0:	60b9      	str	r1, [r7, #8]
 80045e2:	4611      	mov	r1, r2
 80045e4:	461a      	mov	r2, r3
 80045e6:	460b      	mov	r3, r1
 80045e8:	80fb      	strh	r3, [r7, #6]
 80045ea:	4613      	mov	r3, r2
 80045ec:	80bb      	strh	r3, [r7, #4]
  uint16_t count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	889b      	ldrh	r3, [r3, #4]
 80045f2:	847b      	strh	r3, [r7, #34]	@ 0x22
 80045f4:	88bb      	ldrh	r3, [r7, #4]
 80045f6:	843b      	strh	r3, [r7, #32]
 80045f8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80045fa:	83fb      	strh	r3, [r7, #30]
// Internal Helper Local
// work on local copies of read/write indices in order to only access them once for re-entrancy
//--------------------------------------------------------------------+
// return overflowable count (index difference), which can be used to determine both fifo count and an overflow state
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_ff_overflow_count(uint16_t depth, uint16_t wr_idx, uint16_t rd_idx) {
  if (wr_idx >= rd_idx) {
 80045fc:	8c3a      	ldrh	r2, [r7, #32]
 80045fe:	8bfb      	ldrh	r3, [r7, #30]
 8004600:	429a      	cmp	r2, r3
 8004602:	d304      	bcc.n	800460e <tu_fifo_peek_n_access_mode+0x36>
    return (uint16_t)(wr_idx - rd_idx);
 8004604:	8c3a      	ldrh	r2, [r7, #32]
 8004606:	8bfb      	ldrh	r3, [r7, #30]
 8004608:	1ad3      	subs	r3, r2, r3
 800460a:	b29b      	uxth	r3, r3
 800460c:	e008      	b.n	8004620 <tu_fifo_peek_n_access_mode+0x48>
  } else {
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800460e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8004610:	005b      	lsls	r3, r3, #1
 8004612:	b29a      	uxth	r2, r3
 8004614:	8c39      	ldrh	r1, [r7, #32]
 8004616:	8bfb      	ldrh	r3, [r7, #30]
 8004618:	1acb      	subs	r3, r1, r3
 800461a:	b29b      	uxth	r3, r3
 800461c:	4413      	add	r3, r2
 800461e:	b29b      	uxth	r3, r3
 8004620:	84fb      	strh	r3, [r7, #38]	@ 0x26
  if (count == 0) {
 8004622:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8004624:	2b00      	cmp	r3, #0
 8004626:	d101      	bne.n	800462c <tu_fifo_peek_n_access_mode+0x54>
    return 0; // nothing to peek
 8004628:	2300      	movs	r3, #0
 800462a:	e041      	b.n	80046b0 <tu_fifo_peek_n_access_mode+0xd8>
  }

  // Check overflow and correct if required
  if (count > f->depth) {
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	889b      	ldrh	r3, [r3, #4]
 8004630:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8004632:	429a      	cmp	r2, r3
 8004634:	d91b      	bls.n	800466e <tu_fifo_peek_n_access_mode+0x96>
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	61bb      	str	r3, [r7, #24]
 800463a:	88bb      	ldrh	r3, [r7, #4]
 800463c:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= f->depth) {
 800463e:	69bb      	ldr	r3, [r7, #24]
 8004640:	889b      	ldrh	r3, [r3, #4]
 8004642:	8afa      	ldrh	r2, [r7, #22]
 8004644:	429a      	cmp	r2, r3
 8004646:	d305      	bcc.n	8004654 <tu_fifo_peek_n_access_mode+0x7c>
    rd_idx = wr_idx - f->depth;
 8004648:	69bb      	ldr	r3, [r7, #24]
 800464a:	889b      	ldrh	r3, [r3, #4]
 800464c:	8afa      	ldrh	r2, [r7, #22]
 800464e:	1ad3      	subs	r3, r2, r3
 8004650:	82bb      	strh	r3, [r7, #20]
 8004652:	e004      	b.n	800465e <tu_fifo_peek_n_access_mode+0x86>
    rd_idx = wr_idx + f->depth;
 8004654:	69bb      	ldr	r3, [r7, #24]
 8004656:	889a      	ldrh	r2, [r3, #4]
 8004658:	8afb      	ldrh	r3, [r7, #22]
 800465a:	4413      	add	r3, r2
 800465c:	82bb      	strh	r3, [r7, #20]
  f->rd_idx = rd_idx;
 800465e:	69bb      	ldr	r3, [r7, #24]
 8004660:	8aba      	ldrh	r2, [r7, #20]
 8004662:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 8004664:	8abb      	ldrh	r3, [r7, #20]
    rd_idx = correct_read_index(f, wr_idx);
 8004666:	863b      	strh	r3, [r7, #48]	@ 0x30
    count  = f->depth;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	889b      	ldrh	r3, [r3, #4]
 800466c:	84fb      	strh	r3, [r7, #38]	@ 0x26
  }

  if (count < n) {
 800466e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8004670:	88fb      	ldrh	r3, [r7, #6]
 8004672:	429a      	cmp	r2, r3
 8004674:	d201      	bcs.n	800467a <tu_fifo_peek_n_access_mode+0xa2>
    n = count; // limit to available count
 8004676:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8004678:	80fb      	strh	r3, [r7, #6]
  }

  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	889b      	ldrh	r3, [r3, #4]
 800467e:	827b      	strh	r3, [r7, #18]
 8004680:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8004682:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 8004684:	e003      	b.n	800468e <tu_fifo_peek_n_access_mode+0xb6>
    idx -= depth;
 8004686:	8a3a      	ldrh	r2, [r7, #16]
 8004688:	8a7b      	ldrh	r3, [r7, #18]
 800468a:	1ad3      	subs	r3, r2, r3
 800468c:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800468e:	8a7a      	ldrh	r2, [r7, #18]
 8004690:	8a3b      	ldrh	r3, [r7, #16]
 8004692:	429a      	cmp	r2, r3
 8004694:	d9f7      	bls.n	8004686 <tu_fifo_peek_n_access_mode+0xae>
  return idx;
 8004696:	8a3b      	ldrh	r3, [r7, #16]
  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 8004698:	84bb      	strh	r3, [r7, #36]	@ 0x24
  ff_pull_n(f, p_buffer, n, rd_ptr, access_mode);
 800469a:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 800469c:	88fa      	ldrh	r2, [r7, #6]
 800469e:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80046a2:	9300      	str	r3, [sp, #0]
 80046a4:	460b      	mov	r3, r1
 80046a6:	68b9      	ldr	r1, [r7, #8]
 80046a8:	68f8      	ldr	r0, [r7, #12]
 80046aa:	f7ff fe8d 	bl	80043c8 <ff_pull_n>

  return n;
 80046ae:	88fb      	ldrh	r3, [r7, #6]
}
 80046b0:	4618      	mov	r0, r3
 80046b2:	3728      	adds	r7, #40	@ 0x28
 80046b4:	46bd      	mov	sp, r7
 80046b6:	bd80      	pop	{r7, pc}

080046b8 <tu_fifo_read_n_access_mode>:
  ff_unlock(f->mutex_rd);
  return ret;
}

// Read n items from fifo with access mode
uint16_t tu_fifo_read_n_access_mode(tu_fifo_t *f, void *buffer, uint16_t n, tu_fifo_access_mode_t access_mode) {
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b08a      	sub	sp, #40	@ 0x28
 80046bc:	af02      	add	r7, sp, #8
 80046be:	60f8      	str	r0, [r7, #12]
 80046c0:	60b9      	str	r1, [r7, #8]
 80046c2:	4611      	mov	r1, r2
 80046c4:	461a      	mov	r2, r3
 80046c6:	460b      	mov	r3, r1
 80046c8:	80fb      	strh	r3, [r7, #6]
 80046ca:	4613      	mov	r3, r2
 80046cc:	717b      	strb	r3, [r7, #5]
  ff_lock(f->mutex_rd);

  // Peek the data: f->rd_idx might get modified in case of an overflow so we can not use a local variable
  n         = tu_fifo_peek_n_access_mode(f, buffer, n, f->wr_idx, f->rd_idx, access_mode);
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	891b      	ldrh	r3, [r3, #8]
 80046d2:	b298      	uxth	r0, r3
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	895b      	ldrh	r3, [r3, #10]
 80046d8:	b29b      	uxth	r3, r3
 80046da:	88f9      	ldrh	r1, [r7, #6]
 80046dc:	797a      	ldrb	r2, [r7, #5]
 80046de:	9201      	str	r2, [sp, #4]
 80046e0:	9300      	str	r3, [sp, #0]
 80046e2:	4603      	mov	r3, r0
 80046e4:	460a      	mov	r2, r1
 80046e6:	68b9      	ldr	r1, [r7, #8]
 80046e8:	68f8      	ldr	r0, [r7, #12]
 80046ea:	f7ff ff75 	bl	80045d8 <tu_fifo_peek_n_access_mode>
 80046ee:	4603      	mov	r3, r0
 80046f0:	80fb      	strh	r3, [r7, #6]
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	889a      	ldrh	r2, [r3, #4]
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	895b      	ldrh	r3, [r3, #10]
 80046fa:	b29b      	uxth	r3, r3
 80046fc:	83fa      	strh	r2, [r7, #30]
 80046fe:	83bb      	strh	r3, [r7, #28]
 8004700:	88fb      	ldrh	r3, [r7, #6]
 8004702:	837b      	strh	r3, [r7, #26]
  uint16_t new_idx = (uint16_t)(idx + offset);
 8004704:	8bba      	ldrh	r2, [r7, #28]
 8004706:	8b7b      	ldrh	r3, [r7, #26]
 8004708:	4413      	add	r3, r2
 800470a:	833b      	strh	r3, [r7, #24]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 800470c:	8bba      	ldrh	r2, [r7, #28]
 800470e:	8b3b      	ldrh	r3, [r7, #24]
 8004710:	429a      	cmp	r2, r3
 8004712:	d804      	bhi.n	800471e <tu_fifo_read_n_access_mode+0x66>
 8004714:	8b3a      	ldrh	r2, [r7, #24]
 8004716:	8bfb      	ldrh	r3, [r7, #30]
 8004718:	005b      	lsls	r3, r3, #1
 800471a:	429a      	cmp	r2, r3
 800471c:	db08      	blt.n	8004730 <tu_fifo_read_n_access_mode+0x78>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 800471e:	8bfb      	ldrh	r3, [r7, #30]
 8004720:	005b      	lsls	r3, r3, #1
 8004722:	b29b      	uxth	r3, r3
 8004724:	425b      	negs	r3, r3
 8004726:	82fb      	strh	r3, [r7, #22]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 8004728:	8b3a      	ldrh	r2, [r7, #24]
 800472a:	8afb      	ldrh	r3, [r7, #22]
 800472c:	4413      	add	r3, r2
 800472e:	833b      	strh	r3, [r7, #24]
  return new_idx;
 8004730:	8b3a      	ldrh	r2, [r7, #24]
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	815a      	strh	r2, [r3, #10]

  ff_unlock(f->mutex_rd);
  return n;
 8004736:	88fb      	ldrh	r3, [r7, #6]
}
 8004738:	4618      	mov	r0, r3
 800473a:	3720      	adds	r7, #32
 800473c:	46bd      	mov	sp, r7
 800473e:	bd80      	pop	{r7, pc}

08004740 <tu_fifo_write_n_access_mode>:

// Write n items to fifo with access mode
uint16_t tu_fifo_write_n_access_mode(tu_fifo_t *f, const void *data, uint16_t n, tu_fifo_access_mode_t access_mode) {
 8004740:	b580      	push	{r7, lr}
 8004742:	b096      	sub	sp, #88	@ 0x58
 8004744:	af02      	add	r7, sp, #8
 8004746:	60f8      	str	r0, [r7, #12]
 8004748:	60b9      	str	r1, [r7, #8]
 800474a:	4611      	mov	r1, r2
 800474c:	461a      	mov	r2, r3
 800474e:	460b      	mov	r3, r1
 8004750:	80fb      	strh	r3, [r7, #6]
 8004752:	4613      	mov	r3, r2
 8004754:	717b      	strb	r3, [r7, #5]
  if (n == 0) {
 8004756:	88fb      	ldrh	r3, [r7, #6]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d101      	bne.n	8004760 <tu_fifo_write_n_access_mode+0x20>
    return 0;
 800475c:	2300      	movs	r3, #0
 800475e:	e0fb      	b.n	8004958 <tu_fifo_write_n_access_mode+0x218>
  }

  ff_lock(f->mutex_wr);

  uint16_t wr_idx = f->wr_idx;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	891b      	ldrh	r3, [r3, #8]
 8004764:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
  uint16_t rd_idx = f->rd_idx;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	895b      	ldrh	r3, [r3, #10]
 800476c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  const uint8_t *buf8 = (const uint8_t *)data;
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	64bb      	str	r3, [r7, #72]	@ 0x48

  TU_LOG(TU_FIFO_DBG, "rd = %3u, wr = %3u, count = %3u, remain = %3u, n = %3u:  ", rd_idx, wr_idx,
         tu_ff_overflow_count(f->depth, wr_idx, rd_idx), tu_ff_remaining_local(f->depth, wr_idx, rd_idx), n);

  if (!f->overwritable) {
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	79db      	ldrb	r3, [r3, #7]
 8004778:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800477c:	b2db      	uxtb	r3, r3
 800477e:	f083 0301 	eor.w	r3, r3, #1
 8004782:	b2db      	uxtb	r3, r3
 8004784:	2b00      	cmp	r3, #0
 8004786:	d03a      	beq.n	80047fe <tu_fifo_write_n_access_mode+0xbe>
    // limit up to full
    const uint16_t remain = tu_ff_remaining_local(f->depth, wr_idx, rd_idx);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	889b      	ldrh	r3, [r3, #4]
 800478c:	877b      	strh	r3, [r7, #58]	@ 0x3a
 800478e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8004792:	873b      	strh	r3, [r7, #56]	@ 0x38
 8004794:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8004798:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800479a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800479c:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800479e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80047a0:	867b      	strh	r3, [r7, #50]	@ 0x32
 80047a2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80047a4:	863b      	strh	r3, [r7, #48]	@ 0x30
  if (wr_idx >= rd_idx) {
 80047a6:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80047a8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80047aa:	429a      	cmp	r2, r3
 80047ac:	d304      	bcc.n	80047b8 <tu_fifo_write_n_access_mode+0x78>
    return (uint16_t)(wr_idx - rd_idx);
 80047ae:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80047b0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80047b2:	1ad3      	subs	r3, r2, r3
 80047b4:	b29b      	uxth	r3, r3
 80047b6:	e008      	b.n	80047ca <tu_fifo_write_n_access_mode+0x8a>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 80047b8:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80047ba:	005b      	lsls	r3, r3, #1
 80047bc:	b29a      	uxth	r2, r3
 80047be:	8e79      	ldrh	r1, [r7, #50]	@ 0x32
 80047c0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80047c2:	1acb      	subs	r3, r1, r3
 80047c4:	b29b      	uxth	r3, r3
 80047c6:	4413      	add	r3, r2
 80047c8:	b29b      	uxth	r3, r3
  }
}

// return remaining slot in fifo
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_ff_remaining_local(uint16_t depth, uint16_t wr_idx, uint16_t rd_idx) {
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 80047ca:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 80047cc:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80047ce:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80047d0:	429a      	cmp	r2, r3
 80047d2:	d904      	bls.n	80047de <tu_fifo_write_n_access_mode+0x9e>
 80047d4:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80047d6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80047d8:	1ad3      	subs	r3, r2, r3
 80047da:	b29b      	uxth	r3, r3
 80047dc:	e000      	b.n	80047e0 <tu_fifo_write_n_access_mode+0xa0>
 80047de:	2300      	movs	r3, #0
 80047e0:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 80047e4:	88fb      	ldrh	r3, [r7, #6]
 80047e6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80047e8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80047ec:	87bb      	strh	r3, [r7, #60]	@ 0x3c
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 80047ee:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 80047f0:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80047f2:	4293      	cmp	r3, r2
 80047f4:	bf28      	it	cs
 80047f6:	4613      	movcs	r3, r2
 80047f8:	b29b      	uxth	r3, r3
    n                     = tu_min16(n, remain);
 80047fa:	80fb      	strh	r3, [r7, #6]
 80047fc:	e06b      	b.n	80048d6 <tu_fifo_write_n_access_mode+0x196>
  } else {
    // In over-writable mode, fifo_write() is allowed even when fifo is full. In such case,
    // oldest data in fifo i.e. at read pointer data will be overwritten
    // Note: we can modify read buffer contents however we must not modify the read index itself within a write
    // function! Since it would end up in a race condition with read functions!
    if (n >= f->depth) {
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	889b      	ldrh	r3, [r3, #4]
 8004802:	88fa      	ldrh	r2, [r7, #6]
 8004804:	429a      	cmp	r2, r3
 8004806:	d319      	bcc.n	800483c <tu_fifo_write_n_access_mode+0xfc>
      // Only copy last part
      if (access_mode == TU_FIFO_INC_ADDR_RW8) {
 8004808:	797b      	ldrb	r3, [r7, #5]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d10e      	bne.n	800482c <tu_fifo_write_n_access_mode+0xec>
        buf8 += (n - f->depth) * f->item_size;
 800480e:	88fb      	ldrh	r3, [r7, #6]
 8004810:	68fa      	ldr	r2, [r7, #12]
 8004812:	8892      	ldrh	r2, [r2, #4]
 8004814:	1a9b      	subs	r3, r3, r2
 8004816:	68fa      	ldr	r2, [r7, #12]
 8004818:	88d2      	ldrh	r2, [r2, #6]
 800481a:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800481e:	b292      	uxth	r2, r2
 8004820:	fb02 f303 	mul.w	r3, r2, r3
 8004824:	461a      	mov	r2, r3
 8004826:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004828:	4413      	add	r3, r2
 800482a:	64bb      	str	r3, [r7, #72]	@ 0x48
      } else {
        // TODO should read from hw fifo to discard data, however reading an odd number could
        // accidentally discard data.
      }

      n = f->depth;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	889b      	ldrh	r3, [r3, #4]
 8004830:	80fb      	strh	r3, [r7, #6]

      // We start writing at the read pointer's position since we fill the whole buffer
      wr_idx = rd_idx;
 8004832:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8004836:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800483a:	e04c      	b.n	80048d6 <tu_fifo_write_n_access_mode+0x196>
    } else {
      const uint16_t overflowable_count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	889b      	ldrh	r3, [r3, #4]
 8004840:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8004842:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8004846:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8004848:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800484c:	853b      	strh	r3, [r7, #40]	@ 0x28
  if (wr_idx >= rd_idx) {
 800484e:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8004850:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8004852:	429a      	cmp	r2, r3
 8004854:	d304      	bcc.n	8004860 <tu_fifo_write_n_access_mode+0x120>
    return (uint16_t)(wr_idx - rd_idx);
 8004856:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8004858:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800485a:	1ad3      	subs	r3, r2, r3
 800485c:	b29b      	uxth	r3, r3
 800485e:	e008      	b.n	8004872 <tu_fifo_write_n_access_mode+0x132>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8004860:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8004862:	005b      	lsls	r3, r3, #1
 8004864:	b29a      	uxth	r2, r3
 8004866:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8004868:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800486a:	1acb      	subs	r3, r1, r3
 800486c:	b29b      	uxth	r3, r3
 800486e:	4413      	add	r3, r2
 8004870:	b29b      	uxth	r3, r3
 8004872:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (overflowable_count + n >= 2 * f->depth) {
 8004876:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800487a:	88fb      	ldrh	r3, [r7, #6]
 800487c:	441a      	add	r2, r3
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	889b      	ldrh	r3, [r3, #4]
 8004882:	005b      	lsls	r3, r3, #1
 8004884:	429a      	cmp	r2, r3
 8004886:	db26      	blt.n	80048d6 <tu_fifo_write_n_access_mode+0x196>
        // Double overflowed
        // Index is bigger than the allowed range [0,2*depth)
        // re-position write index to have a full fifo after pushed
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	8899      	ldrh	r1, [r3, #4]
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	889a      	ldrh	r2, [r3, #4]
 8004890:	88fb      	ldrh	r3, [r7, #6]
 8004892:	1ad3      	subs	r3, r2, r3
 8004894:	b29a      	uxth	r2, r3
 8004896:	460b      	mov	r3, r1
 8004898:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800489a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800489e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80048a0:	4613      	mov	r3, r2
 80048a2:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t new_idx = (uint16_t)(idx + offset);
 80048a4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80048a6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80048a8:	4413      	add	r3, r2
 80048aa:	843b      	strh	r3, [r7, #32]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 80048ac:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80048ae:	8c3b      	ldrh	r3, [r7, #32]
 80048b0:	429a      	cmp	r2, r3
 80048b2:	d804      	bhi.n	80048be <tu_fifo_write_n_access_mode+0x17e>
 80048b4:	8c3a      	ldrh	r2, [r7, #32]
 80048b6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80048b8:	005b      	lsls	r3, r3, #1
 80048ba:	429a      	cmp	r2, r3
 80048bc:	db08      	blt.n	80048d0 <tu_fifo_write_n_access_mode+0x190>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 80048be:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80048c0:	005b      	lsls	r3, r3, #1
 80048c2:	b29b      	uxth	r3, r3
 80048c4:	425b      	negs	r3, r3
 80048c6:	83fb      	strh	r3, [r7, #30]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 80048c8:	8c3a      	ldrh	r2, [r7, #32]
 80048ca:	8bfb      	ldrh	r3, [r7, #30]
 80048cc:	4413      	add	r3, r2
 80048ce:	843b      	strh	r3, [r7, #32]
  return new_idx;
 80048d0:	8c3b      	ldrh	r3, [r7, #32]
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 80048d2:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
        // we will correct (re-position) read index later on in fifo_read() function
      }
    }
  }

  if (n) {
 80048d6:	88fb      	ldrh	r3, [r7, #6]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d03c      	beq.n	8004956 <tu_fifo_write_n_access_mode+0x216>
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	889b      	ldrh	r3, [r3, #4]
 80048e0:	827b      	strh	r3, [r7, #18]
 80048e2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80048e6:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 80048e8:	e003      	b.n	80048f2 <tu_fifo_write_n_access_mode+0x1b2>
    idx -= depth;
 80048ea:	8a3a      	ldrh	r2, [r7, #16]
 80048ec:	8a7b      	ldrh	r3, [r7, #18]
 80048ee:	1ad3      	subs	r3, r2, r3
 80048f0:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 80048f2:	8a7a      	ldrh	r2, [r7, #18]
 80048f4:	8a3b      	ldrh	r3, [r7, #16]
 80048f6:	429a      	cmp	r2, r3
 80048f8:	d9f7      	bls.n	80048ea <tu_fifo_write_n_access_mode+0x1aa>
  return idx;
 80048fa:	8a3b      	ldrh	r3, [r7, #16]
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 80048fc:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    TU_LOG(TU_FIFO_DBG, "actual_n = %u, wr_ptr = %u", n, wr_ptr);

    ff_push_n(f, buf8, n, wr_ptr, access_mode);
 8004900:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 8004904:	88fa      	ldrh	r2, [r7, #6]
 8004906:	797b      	ldrb	r3, [r7, #5]
 8004908:	9300      	str	r3, [sp, #0]
 800490a:	460b      	mov	r3, r1
 800490c:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800490e:	68f8      	ldr	r0, [r7, #12]
 8004910:	f7ff fc5f 	bl	80041d2 <ff_push_n>
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	889b      	ldrh	r3, [r3, #4]
 8004918:	83bb      	strh	r3, [r7, #28]
 800491a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800491e:	837b      	strh	r3, [r7, #26]
 8004920:	88fb      	ldrh	r3, [r7, #6]
 8004922:	833b      	strh	r3, [r7, #24]
  uint16_t new_idx = (uint16_t)(idx + offset);
 8004924:	8b7a      	ldrh	r2, [r7, #26]
 8004926:	8b3b      	ldrh	r3, [r7, #24]
 8004928:	4413      	add	r3, r2
 800492a:	82fb      	strh	r3, [r7, #22]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 800492c:	8b7a      	ldrh	r2, [r7, #26]
 800492e:	8afb      	ldrh	r3, [r7, #22]
 8004930:	429a      	cmp	r2, r3
 8004932:	d804      	bhi.n	800493e <tu_fifo_write_n_access_mode+0x1fe>
 8004934:	8afa      	ldrh	r2, [r7, #22]
 8004936:	8bbb      	ldrh	r3, [r7, #28]
 8004938:	005b      	lsls	r3, r3, #1
 800493a:	429a      	cmp	r2, r3
 800493c:	db08      	blt.n	8004950 <tu_fifo_write_n_access_mode+0x210>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 800493e:	8bbb      	ldrh	r3, [r7, #28]
 8004940:	005b      	lsls	r3, r3, #1
 8004942:	b29b      	uxth	r3, r3
 8004944:	425b      	negs	r3, r3
 8004946:	82bb      	strh	r3, [r7, #20]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 8004948:	8afa      	ldrh	r2, [r7, #22]
 800494a:	8abb      	ldrh	r3, [r7, #20]
 800494c:	4413      	add	r3, r2
 800494e:	82fb      	strh	r3, [r7, #22]
  return new_idx;
 8004950:	8afa      	ldrh	r2, [r7, #22]
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	811a      	strh	r2, [r3, #8]
    TU_LOG(TU_FIFO_DBG, "\tnew_wr = %u\r\n", f->wr_idx);
  }

  ff_unlock(f->mutex_wr);

  return n;
 8004956:	88fb      	ldrh	r3, [r7, #6]
}
 8004958:	4618      	mov	r0, r3
 800495a:	3750      	adds	r7, #80	@ 0x50
 800495c:	46bd      	mov	sp, r7
 800495e:	bd80      	pop	{r7, pc}

08004960 <ff_peek_local>:
// One API
//--------------------------------------------------------------------+

// peek() using local write/read index, correct read index if overflowed
// Be careful, caller must not lock mutex, since this Will also try to lock mutex
static bool ff_peek_local(tu_fifo_t *f, void *buf, uint16_t wr_idx, uint16_t rd_idx) {
 8004960:	b580      	push	{r7, lr}
 8004962:	b08a      	sub	sp, #40	@ 0x28
 8004964:	af00      	add	r7, sp, #0
 8004966:	60f8      	str	r0, [r7, #12]
 8004968:	60b9      	str	r1, [r7, #8]
 800496a:	4611      	mov	r1, r2
 800496c:	461a      	mov	r2, r3
 800496e:	460b      	mov	r3, r1
 8004970:	80fb      	strh	r3, [r7, #6]
 8004972:	4613      	mov	r3, r2
 8004974:	80bb      	strh	r3, [r7, #4]
  const uint16_t ovf_count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	889b      	ldrh	r3, [r3, #4]
 800497a:	847b      	strh	r3, [r7, #34]	@ 0x22
 800497c:	88fb      	ldrh	r3, [r7, #6]
 800497e:	843b      	strh	r3, [r7, #32]
 8004980:	88bb      	ldrh	r3, [r7, #4]
 8004982:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 8004984:	8c3a      	ldrh	r2, [r7, #32]
 8004986:	8bfb      	ldrh	r3, [r7, #30]
 8004988:	429a      	cmp	r2, r3
 800498a:	d304      	bcc.n	8004996 <ff_peek_local+0x36>
    return (uint16_t)(wr_idx - rd_idx);
 800498c:	8c3a      	ldrh	r2, [r7, #32]
 800498e:	8bfb      	ldrh	r3, [r7, #30]
 8004990:	1ad3      	subs	r3, r2, r3
 8004992:	b29b      	uxth	r3, r3
 8004994:	e008      	b.n	80049a8 <ff_peek_local+0x48>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8004996:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8004998:	005b      	lsls	r3, r3, #1
 800499a:	b29a      	uxth	r2, r3
 800499c:	8c39      	ldrh	r1, [r7, #32]
 800499e:	8bfb      	ldrh	r3, [r7, #30]
 80049a0:	1acb      	subs	r3, r1, r3
 80049a2:	b29b      	uxth	r3, r3
 80049a4:	4413      	add	r3, r2
 80049a6:	b29b      	uxth	r3, r3
 80049a8:	84fb      	strh	r3, [r7, #38]	@ 0x26
  if (ovf_count == 0) {
 80049aa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d101      	bne.n	80049b4 <ff_peek_local+0x54>
    return false; // nothing to peek
 80049b0:	2300      	movs	r3, #0
 80049b2:	e042      	b.n	8004a3a <ff_peek_local+0xda>
  }

  // Correct read index if overflow
  if (ovf_count > f->depth) {
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	889b      	ldrh	r3, [r3, #4]
 80049b8:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80049ba:	429a      	cmp	r2, r3
 80049bc:	d918      	bls.n	80049f0 <ff_peek_local+0x90>
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	61bb      	str	r3, [r7, #24]
 80049c2:	88fb      	ldrh	r3, [r7, #6]
 80049c4:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= f->depth) {
 80049c6:	69bb      	ldr	r3, [r7, #24]
 80049c8:	889b      	ldrh	r3, [r3, #4]
 80049ca:	8afa      	ldrh	r2, [r7, #22]
 80049cc:	429a      	cmp	r2, r3
 80049ce:	d305      	bcc.n	80049dc <ff_peek_local+0x7c>
    rd_idx = wr_idx - f->depth;
 80049d0:	69bb      	ldr	r3, [r7, #24]
 80049d2:	889b      	ldrh	r3, [r3, #4]
 80049d4:	8afa      	ldrh	r2, [r7, #22]
 80049d6:	1ad3      	subs	r3, r2, r3
 80049d8:	82bb      	strh	r3, [r7, #20]
 80049da:	e004      	b.n	80049e6 <ff_peek_local+0x86>
    rd_idx = wr_idx + f->depth;
 80049dc:	69bb      	ldr	r3, [r7, #24]
 80049de:	889a      	ldrh	r2, [r3, #4]
 80049e0:	8afb      	ldrh	r3, [r7, #22]
 80049e2:	4413      	add	r3, r2
 80049e4:	82bb      	strh	r3, [r7, #20]
  f->rd_idx = rd_idx;
 80049e6:	69bb      	ldr	r3, [r7, #24]
 80049e8:	8aba      	ldrh	r2, [r7, #20]
 80049ea:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 80049ec:	8abb      	ldrh	r3, [r7, #20]
    ff_lock(f->mutex_rd);
    rd_idx = correct_read_index(f, wr_idx);
 80049ee:	80bb      	strh	r3, [r7, #4]
    ff_unlock(f->mutex_rd);
  }

  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	889b      	ldrh	r3, [r3, #4]
 80049f4:	827b      	strh	r3, [r7, #18]
 80049f6:	88bb      	ldrh	r3, [r7, #4]
 80049f8:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 80049fa:	e003      	b.n	8004a04 <ff_peek_local+0xa4>
    idx -= depth;
 80049fc:	8a3a      	ldrh	r2, [r7, #16]
 80049fe:	8a7b      	ldrh	r3, [r7, #18]
 8004a00:	1ad3      	subs	r3, r2, r3
 8004a02:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 8004a04:	8a7a      	ldrh	r2, [r7, #18]
 8004a06:	8a3b      	ldrh	r3, [r7, #16]
 8004a08:	429a      	cmp	r2, r3
 8004a0a:	d9f7      	bls.n	80049fc <ff_peek_local+0x9c>
  return idx;
 8004a0c:	8a3b      	ldrh	r3, [r7, #16]
  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 8004a0e:	84bb      	strh	r3, [r7, #36]	@ 0x24
  memcpy(buf, f->buffer + (rd_ptr * f->item_size), f->item_size);
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004a16:	68f9      	ldr	r1, [r7, #12]
 8004a18:	88c9      	ldrh	r1, [r1, #6]
 8004a1a:	f3c1 010e 	ubfx	r1, r1, #0, #15
 8004a1e:	b289      	uxth	r1, r1
 8004a20:	fb01 f202 	mul.w	r2, r1, r2
 8004a24:	1899      	adds	r1, r3, r2
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	88db      	ldrh	r3, [r3, #6]
 8004a2a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8004a2e:	b29b      	uxth	r3, r3
 8004a30:	461a      	mov	r2, r3
 8004a32:	68b8      	ldr	r0, [r7, #8]
 8004a34:	f004 faf6 	bl	8009024 <memcpy>

  return true;
 8004a38:	2301      	movs	r3, #1
}
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	3728      	adds	r7, #40	@ 0x28
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bd80      	pop	{r7, pc}

08004a42 <tu_fifo_read>:

// Read one element out of the buffer, correct read index if overflowed
bool tu_fifo_read(tu_fifo_t *f, void *buffer) {
 8004a42:	b580      	push	{r7, lr}
 8004a44:	b086      	sub	sp, #24
 8004a46:	af00      	add	r7, sp, #0
 8004a48:	6078      	str	r0, [r7, #4]
 8004a4a:	6039      	str	r1, [r7, #0]
  // Peek the data
  // f->rd_idx might get modified in case of an overflow so we can not use a local variable
  const bool ret = ff_peek_local(f, buffer, f->wr_idx, f->rd_idx);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	891b      	ldrh	r3, [r3, #8]
 8004a50:	b29a      	uxth	r2, r3
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	895b      	ldrh	r3, [r3, #10]
 8004a56:	b29b      	uxth	r3, r3
 8004a58:	6839      	ldr	r1, [r7, #0]
 8004a5a:	6878      	ldr	r0, [r7, #4]
 8004a5c:	f7ff ff80 	bl	8004960 <ff_peek_local>
 8004a60:	4603      	mov	r3, r0
 8004a62:	75fb      	strb	r3, [r7, #23]
  if (ret) {
 8004a64:	7dfb      	ldrb	r3, [r7, #23]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d021      	beq.n	8004aae <tu_fifo_read+0x6c>
    ff_lock(f->mutex_rd);
    f->rd_idx = advance_index(f->depth, f->rd_idx, 1);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	889a      	ldrh	r2, [r3, #4]
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	895b      	ldrh	r3, [r3, #10]
 8004a72:	b29b      	uxth	r3, r3
 8004a74:	82ba      	strh	r2, [r7, #20]
 8004a76:	827b      	strh	r3, [r7, #18]
 8004a78:	2301      	movs	r3, #1
 8004a7a:	823b      	strh	r3, [r7, #16]
  uint16_t new_idx = (uint16_t)(idx + offset);
 8004a7c:	8a7a      	ldrh	r2, [r7, #18]
 8004a7e:	8a3b      	ldrh	r3, [r7, #16]
 8004a80:	4413      	add	r3, r2
 8004a82:	81fb      	strh	r3, [r7, #14]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 8004a84:	8a7a      	ldrh	r2, [r7, #18]
 8004a86:	89fb      	ldrh	r3, [r7, #14]
 8004a88:	429a      	cmp	r2, r3
 8004a8a:	d804      	bhi.n	8004a96 <tu_fifo_read+0x54>
 8004a8c:	89fa      	ldrh	r2, [r7, #14]
 8004a8e:	8abb      	ldrh	r3, [r7, #20]
 8004a90:	005b      	lsls	r3, r3, #1
 8004a92:	429a      	cmp	r2, r3
 8004a94:	db08      	blt.n	8004aa8 <tu_fifo_read+0x66>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 8004a96:	8abb      	ldrh	r3, [r7, #20]
 8004a98:	005b      	lsls	r3, r3, #1
 8004a9a:	b29b      	uxth	r3, r3
 8004a9c:	425b      	negs	r3, r3
 8004a9e:	81bb      	strh	r3, [r7, #12]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 8004aa0:	89fa      	ldrh	r2, [r7, #14]
 8004aa2:	89bb      	ldrh	r3, [r7, #12]
 8004aa4:	4413      	add	r3, r2
 8004aa6:	81fb      	strh	r3, [r7, #14]
  return new_idx;
 8004aa8:	89fa      	ldrh	r2, [r7, #14]
    f->rd_idx = advance_index(f->depth, f->rd_idx, 1);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	815a      	strh	r2, [r3, #10]
    ff_unlock(f->mutex_rd);
  }

  return ret;
 8004aae:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	3718      	adds	r7, #24
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	bd80      	pop	{r7, pc}

08004ab8 <tu_fifo_write>:
bool tu_fifo_peek(tu_fifo_t *f, void *p_buffer) {
  return ff_peek_local(f, p_buffer, f->wr_idx, f->rd_idx);
}

// Write one element into the buffer
bool tu_fifo_write(tu_fifo_t *f, const void *data) {
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b08a      	sub	sp, #40	@ 0x28
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
 8004ac0:	6039      	str	r1, [r7, #0]
  bool ret;
  ff_lock(f->mutex_wr);

  const uint16_t wr_idx = f->wr_idx;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	891b      	ldrh	r3, [r3, #8]
 8004ac6:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	61fb      	str	r3, [r7, #28]
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
}

// check if fifo is full
TU_ATTR_ALWAYS_INLINE static inline bool tu_fifo_full(const tu_fifo_t *f) {
  return tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 8004acc:	69fb      	ldr	r3, [r7, #28]
 8004ace:	8899      	ldrh	r1, [r3, #4]
 8004ad0:	69fb      	ldr	r3, [r7, #28]
 8004ad2:	891b      	ldrh	r3, [r3, #8]
 8004ad4:	b29a      	uxth	r2, r3
 8004ad6:	69fb      	ldr	r3, [r7, #28]
 8004ad8:	895b      	ldrh	r3, [r3, #10]
 8004ada:	b29b      	uxth	r3, r3
 8004adc:	8379      	strh	r1, [r7, #26]
 8004ade:	833a      	strh	r2, [r7, #24]
 8004ae0:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= rd_idx) {
 8004ae2:	8b3a      	ldrh	r2, [r7, #24]
 8004ae4:	8afb      	ldrh	r3, [r7, #22]
 8004ae6:	429a      	cmp	r2, r3
 8004ae8:	d304      	bcc.n	8004af4 <tu_fifo_write+0x3c>
    return (uint16_t)(wr_idx - rd_idx);
 8004aea:	8b3a      	ldrh	r2, [r7, #24]
 8004aec:	8afb      	ldrh	r3, [r7, #22]
 8004aee:	1ad3      	subs	r3, r2, r3
 8004af0:	b29b      	uxth	r3, r3
 8004af2:	e008      	b.n	8004b06 <tu_fifo_write+0x4e>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8004af4:	8b7b      	ldrh	r3, [r7, #26]
 8004af6:	005b      	lsls	r3, r3, #1
 8004af8:	b29a      	uxth	r2, r3
 8004afa:	8b39      	ldrh	r1, [r7, #24]
 8004afc:	8afb      	ldrh	r3, [r7, #22]
 8004afe:	1acb      	subs	r3, r1, r3
 8004b00:	b29b      	uxth	r3, r3
 8004b02:	4413      	add	r3, r2
 8004b04:	b29b      	uxth	r3, r3
  return tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 8004b06:	69fa      	ldr	r2, [r7, #28]
 8004b08:	8892      	ldrh	r2, [r2, #4]
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	bf2c      	ite	cs
 8004b0e:	2301      	movcs	r3, #1
 8004b10:	2300      	movcc	r3, #0
 8004b12:	b2db      	uxtb	r3, r3

  if (tu_fifo_full(f) && !f->overwritable) {
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d00d      	beq.n	8004b34 <tu_fifo_write+0x7c>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	79db      	ldrb	r3, [r3, #7]
 8004b1c:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8004b20:	b2db      	uxtb	r3, r3
 8004b22:	f083 0301 	eor.w	r3, r3, #1
 8004b26:	b2db      	uxtb	r3, r3
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d003      	beq.n	8004b34 <tu_fifo_write+0x7c>
    ret = false;
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004b32:	e046      	b.n	8004bc2 <tu_fifo_write+0x10a>
  } else {
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	889b      	ldrh	r3, [r3, #4]
 8004b38:	817b      	strh	r3, [r7, #10]
 8004b3a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004b3c:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 8004b3e:	e003      	b.n	8004b48 <tu_fifo_write+0x90>
    idx -= depth;
 8004b40:	893a      	ldrh	r2, [r7, #8]
 8004b42:	897b      	ldrh	r3, [r7, #10]
 8004b44:	1ad3      	subs	r3, r2, r3
 8004b46:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 8004b48:	897a      	ldrh	r2, [r7, #10]
 8004b4a:	893b      	ldrh	r3, [r7, #8]
 8004b4c:	429a      	cmp	r2, r3
 8004b4e:	d9f7      	bls.n	8004b40 <tu_fifo_write+0x88>
  return idx;
 8004b50:	893b      	ldrh	r3, [r7, #8]
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8004b52:	847b      	strh	r3, [r7, #34]	@ 0x22
    memcpy(f->buffer + (wr_ptr * f->item_size), data, f->item_size);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8004b5a:	6879      	ldr	r1, [r7, #4]
 8004b5c:	88c9      	ldrh	r1, [r1, #6]
 8004b5e:	f3c1 010e 	ubfx	r1, r1, #0, #15
 8004b62:	b289      	uxth	r1, r1
 8004b64:	fb01 f202 	mul.w	r2, r1, r2
 8004b68:	1898      	adds	r0, r3, r2
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	88db      	ldrh	r3, [r3, #6]
 8004b6e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8004b72:	b29b      	uxth	r3, r3
 8004b74:	461a      	mov	r2, r3
 8004b76:	6839      	ldr	r1, [r7, #0]
 8004b78:	f004 fa54 	bl	8009024 <memcpy>
    f->wr_idx = advance_index(f->depth, wr_idx, 1);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	889b      	ldrh	r3, [r3, #4]
 8004b80:	82bb      	strh	r3, [r7, #20]
 8004b82:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004b84:	827b      	strh	r3, [r7, #18]
 8004b86:	2301      	movs	r3, #1
 8004b88:	823b      	strh	r3, [r7, #16]
  uint16_t new_idx = (uint16_t)(idx + offset);
 8004b8a:	8a7a      	ldrh	r2, [r7, #18]
 8004b8c:	8a3b      	ldrh	r3, [r7, #16]
 8004b8e:	4413      	add	r3, r2
 8004b90:	81fb      	strh	r3, [r7, #14]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 8004b92:	8a7a      	ldrh	r2, [r7, #18]
 8004b94:	89fb      	ldrh	r3, [r7, #14]
 8004b96:	429a      	cmp	r2, r3
 8004b98:	d804      	bhi.n	8004ba4 <tu_fifo_write+0xec>
 8004b9a:	89fa      	ldrh	r2, [r7, #14]
 8004b9c:	8abb      	ldrh	r3, [r7, #20]
 8004b9e:	005b      	lsls	r3, r3, #1
 8004ba0:	429a      	cmp	r2, r3
 8004ba2:	db08      	blt.n	8004bb6 <tu_fifo_write+0xfe>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 8004ba4:	8abb      	ldrh	r3, [r7, #20]
 8004ba6:	005b      	lsls	r3, r3, #1
 8004ba8:	b29b      	uxth	r3, r3
 8004baa:	425b      	negs	r3, r3
 8004bac:	81bb      	strh	r3, [r7, #12]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 8004bae:	89fa      	ldrh	r2, [r7, #14]
 8004bb0:	89bb      	ldrh	r3, [r7, #12]
 8004bb2:	4413      	add	r3, r2
 8004bb4:	81fb      	strh	r3, [r7, #14]
  return new_idx;
 8004bb6:	89fa      	ldrh	r2, [r7, #14]
    f->wr_idx = advance_index(f->depth, wr_idx, 1);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	811a      	strh	r2, [r3, #8]
    ret       = true;
 8004bbc:	2301      	movs	r3, #1
 8004bbe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  ff_unlock(f->mutex_wr);

  return ret;
 8004bc2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	3728      	adds	r7, #40	@ 0x28
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bd80      	pop	{r7, pc}

08004bce <tud_event_hook_cb>:
#endif

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_event_hook_cb(uint8_t rhport, uint32_t eventid, bool in_isr) {
 8004bce:	b480      	push	{r7}
 8004bd0:	b083      	sub	sp, #12
 8004bd2:	af00      	add	r7, sp, #0
 8004bd4:	4603      	mov	r3, r0
 8004bd6:	6039      	str	r1, [r7, #0]
 8004bd8:	71fb      	strb	r3, [r7, #7]
 8004bda:	4613      	mov	r3, r2
 8004bdc:	71bb      	strb	r3, [r7, #6]
  (void) rhport; (void) eventid; (void) in_isr;
}
 8004bde:	bf00      	nop
 8004be0:	370c      	adds	r7, #12
 8004be2:	46bd      	mov	sp, r7
 8004be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be8:	4770      	bx	lr

08004bea <tud_sof_cb>:

TU_ATTR_WEAK void tud_sof_cb(uint32_t frame_count) {
 8004bea:	b480      	push	{r7}
 8004bec:	b083      	sub	sp, #12
 8004bee:	af00      	add	r7, sp, #0
 8004bf0:	6078      	str	r0, [r7, #4]
  (void) frame_count;
}
 8004bf2:	bf00      	nop
 8004bf4:	370c      	adds	r7, #12
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfc:	4770      	bx	lr

08004bfe <tud_descriptor_bos_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_bos_cb(void) {
 8004bfe:	b480      	push	{r7}
 8004c00:	af00      	add	r7, sp, #0
  return NULL;
 8004c02:	2300      	movs	r3, #0
}
 8004c04:	4618      	mov	r0, r3
 8004c06:	46bd      	mov	sp, r7
 8004c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0c:	4770      	bx	lr

08004c0e <tud_descriptor_device_qualifier_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_device_qualifier_cb(void) {
 8004c0e:	b480      	push	{r7}
 8004c10:	af00      	add	r7, sp, #0
  return NULL;
 8004c12:	2300      	movs	r3, #0
}
 8004c14:	4618      	mov	r0, r3
 8004c16:	46bd      	mov	sp, r7
 8004c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1c:	4770      	bx	lr

08004c1e <tud_descriptor_other_speed_configuration_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_other_speed_configuration_cb(uint8_t index) {
 8004c1e:	b480      	push	{r7}
 8004c20:	b083      	sub	sp, #12
 8004c22:	af00      	add	r7, sp, #0
 8004c24:	4603      	mov	r3, r0
 8004c26:	71fb      	strb	r3, [r7, #7]
  (void) index;
  return NULL;
 8004c28:	2300      	movs	r3, #0
}
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	370c      	adds	r7, #12
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c34:	4770      	bx	lr

08004c36 <tud_mount_cb>:

TU_ATTR_WEAK void tud_mount_cb(void) {
 8004c36:	b480      	push	{r7}
 8004c38:	af00      	add	r7, sp, #0
}
 8004c3a:	bf00      	nop
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c42:	4770      	bx	lr

08004c44 <tud_umount_cb>:

TU_ATTR_WEAK void tud_umount_cb(void) {
 8004c44:	b480      	push	{r7}
 8004c46:	af00      	add	r7, sp, #0
}
 8004c48:	bf00      	nop
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c50:	4770      	bx	lr

08004c52 <tud_suspend_cb>:

TU_ATTR_WEAK void tud_suspend_cb(bool remote_wakeup_en) {
 8004c52:	b480      	push	{r7}
 8004c54:	b083      	sub	sp, #12
 8004c56:	af00      	add	r7, sp, #0
 8004c58:	4603      	mov	r3, r0
 8004c5a:	71fb      	strb	r3, [r7, #7]
  (void) remote_wakeup_en;
}
 8004c5c:	bf00      	nop
 8004c5e:	370c      	adds	r7, #12
 8004c60:	46bd      	mov	sp, r7
 8004c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c66:	4770      	bx	lr

08004c68 <tud_resume_cb>:

TU_ATTR_WEAK void tud_resume_cb(void) {
 8004c68:	b480      	push	{r7}
 8004c6a:	af00      	add	r7, sp, #0
}
 8004c6c:	bf00      	nop
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c74:	4770      	bx	lr

08004c76 <tud_vendor_control_xfer_cb>:

TU_ATTR_WEAK bool tud_vendor_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const* request) {
 8004c76:	b480      	push	{r7}
 8004c78:	b083      	sub	sp, #12
 8004c7a:	af00      	add	r7, sp, #0
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	603a      	str	r2, [r7, #0]
 8004c80:	71fb      	strb	r3, [r7, #7]
 8004c82:	460b      	mov	r3, r1
 8004c84:	71bb      	strb	r3, [r7, #6]
  (void) rhport; (void) stage; (void) request;
  return false;
 8004c86:	2300      	movs	r3, #0
}
 8004c88:	4618      	mov	r0, r3
 8004c8a:	370c      	adds	r7, #12
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c92:	4770      	bx	lr

08004c94 <dcd_dcache_clean>:

TU_ATTR_WEAK void dcd_disconnect(uint8_t rhport) {
  (void) rhport;
}

TU_ATTR_WEAK bool dcd_dcache_clean(const void* addr, uint32_t data_size) {
 8004c94:	b480      	push	{r7}
 8004c96:	b083      	sub	sp, #12
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
 8004c9c:	6039      	str	r1, [r7, #0]
  (void) addr; (void) data_size;
  return true;
 8004c9e:	2301      	movs	r3, #1
}
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	370c      	adds	r7, #12
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004caa:	4770      	bx	lr

08004cac <usbd_app_driver_get_cb>:
bool usbd_control_xfer_cb (uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes);

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK usbd_class_driver_t const* usbd_app_driver_get_cb(uint8_t* driver_count) {
 8004cac:	b480      	push	{r7}
 8004cae:	b083      	sub	sp, #12
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
  *driver_count = 0;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	701a      	strb	r2, [r3, #0]
  return NULL;
 8004cba:	2300      	movs	r3, #0
}
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	370c      	adds	r7, #12
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc6:	4770      	bx	lr

08004cc8 <tud_inited>:
}

//--------------------------------------------------------------------+
// USBD Task
//--------------------------------------------------------------------+
bool tud_inited(void) {
 8004cc8:	b480      	push	{r7}
 8004cca:	af00      	add	r7, sp, #0
  return _usbd_rhport != RHPORT_INVALID;
 8004ccc:	4b05      	ldr	r3, [pc, #20]	@ (8004ce4 <tud_inited+0x1c>)
 8004cce:	781b      	ldrb	r3, [r3, #0]
 8004cd0:	2bff      	cmp	r3, #255	@ 0xff
 8004cd2:	bf14      	ite	ne
 8004cd4:	2301      	movne	r3, #1
 8004cd6:	2300      	moveq	r3, #0
 8004cd8:	b2db      	uxtb	r3, r3
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce2:	4770      	bx	lr
 8004ce4:	20000009 	.word	0x20000009

08004ce8 <tud_rhport_init>:

bool tud_rhport_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b08e      	sub	sp, #56	@ 0x38
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	4603      	mov	r3, r0
 8004cf0:	6039      	str	r1, [r7, #0]
 8004cf2:	71fb      	strb	r3, [r7, #7]
  if (tud_inited()) {
 8004cf4:	f7ff ffe8 	bl	8004cc8 <tud_inited>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d001      	beq.n	8004d02 <tud_rhport_init+0x1a>
    return true; // skip if already initialized
 8004cfe:	2301      	movs	r3, #1
 8004d00:	e0b0      	b.n	8004e64 <tud_rhport_init+0x17c>
  }
  TU_ASSERT(rh_init);
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d10a      	bne.n	8004d1e <tud_rhport_init+0x36>
 8004d08:	4b58      	ldr	r3, [pc, #352]	@ (8004e6c <tud_rhport_init+0x184>)
 8004d0a:	61fb      	str	r3, [r7, #28]
 8004d0c:	69fb      	ldr	r3, [r7, #28]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f003 0301 	and.w	r3, r3, #1
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d000      	beq.n	8004d1a <tud_rhport_init+0x32>
 8004d18:	be00      	bkpt	0x0000
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	e0a2      	b.n	8004e64 <tud_rhport_init+0x17c>
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(dcd_event_t));
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(tu_fifo_t));
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(tu_edpt_stream_t));
#endif

  tu_varclr(&_usbd_dev);
 8004d1e:	222c      	movs	r2, #44	@ 0x2c
 8004d20:	2100      	movs	r1, #0
 8004d22:	4853      	ldr	r0, [pc, #332]	@ (8004e70 <tud_rhport_init+0x188>)
 8004d24:	f004 f93b 	bl	8008f9e <memset>
  _usbd_queued_setup = 0;
 8004d28:	4b52      	ldr	r3, [pc, #328]	@ (8004e74 <tud_rhport_init+0x18c>)
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	701a      	strb	r2, [r3, #0]
 8004d2e:	4b52      	ldr	r3, [pc, #328]	@ (8004e78 <tud_rhport_init+0x190>)
 8004d30:	617b      	str	r3, [r7, #20]
#define OSAL_SPINLOCK_DEF(_name, _int_set) \
  osal_spinlock_t _name = { .interrupt_set = _int_set, .nested_count = 0 }

TU_ATTR_ALWAYS_INLINE static inline void osal_spin_init(osal_spinlock_t *ctx) {
  (void) ctx;
}
 8004d32:	bf00      	nop
 8004d34:	4b51      	ldr	r3, [pc, #324]	@ (8004e7c <tud_rhport_init+0x194>)
 8004d36:	61bb      	str	r3, [r7, #24]
    .interrupt_set = _int_set,                            \
    .ff = TU_FIFO_INIT(_name##_buf, _depth, _type, false) \
  }

TU_ATTR_ALWAYS_INLINE static inline osal_queue_t osal_queue_create(osal_queue_def_t* qdef) {
  (void) tu_fifo_clear(&qdef->ff);
 8004d38:	69bb      	ldr	r3, [r7, #24]
 8004d3a:	3304      	adds	r3, #4
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	f7ff f9cf 	bl	80040e0 <tu_fifo_clear>
  return (osal_queue_t) qdef;
 8004d42:	69bb      	ldr	r3, [r7, #24]
  _usbd_mutex = osal_mutex_create(&_ubsd_mutexdef);
  TU_ASSERT(_usbd_mutex);
#endif

  // Init device queue & task
  _usbd_q = osal_queue_create(&_usbd_qdef);
 8004d44:	4a4e      	ldr	r2, [pc, #312]	@ (8004e80 <tud_rhport_init+0x198>)
 8004d46:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_usbd_q);
 8004d48:	4b4d      	ldr	r3, [pc, #308]	@ (8004e80 <tud_rhport_init+0x198>)
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d10a      	bne.n	8004d66 <tud_rhport_init+0x7e>
 8004d50:	4b46      	ldr	r3, [pc, #280]	@ (8004e6c <tud_rhport_init+0x184>)
 8004d52:	623b      	str	r3, [r7, #32]
 8004d54:	6a3b      	ldr	r3, [r7, #32]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f003 0301 	and.w	r3, r3, #1
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d000      	beq.n	8004d62 <tud_rhport_init+0x7a>
 8004d60:	be00      	bkpt	0x0000
 8004d62:	2300      	movs	r3, #0
 8004d64:	e07e      	b.n	8004e64 <tud_rhport_init+0x17c>

  // Get application driver if available
  _app_driver = usbd_app_driver_get_cb(&_app_driver_count);
 8004d66:	4847      	ldr	r0, [pc, #284]	@ (8004e84 <tud_rhport_init+0x19c>)
 8004d68:	f7ff ffa0 	bl	8004cac <usbd_app_driver_get_cb>
 8004d6c:	4603      	mov	r3, r0
 8004d6e:	4a46      	ldr	r2, [pc, #280]	@ (8004e88 <tud_rhport_init+0x1a0>)
 8004d70:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_app_driver_count + BUILTIN_DRIVER_COUNT <= UINT8_MAX);
 8004d72:	4b44      	ldr	r3, [pc, #272]	@ (8004e84 <tud_rhport_init+0x19c>)
 8004d74:	781b      	ldrb	r3, [r3, #0]
 8004d76:	2bff      	cmp	r3, #255	@ 0xff
 8004d78:	d10a      	bne.n	8004d90 <tud_rhport_init+0xa8>
 8004d7a:	4b3c      	ldr	r3, [pc, #240]	@ (8004e6c <tud_rhport_init+0x184>)
 8004d7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f003 0301 	and.w	r3, r3, #1
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d000      	beq.n	8004d8c <tud_rhport_init+0xa4>
 8004d8a:	be00      	bkpt	0x0000
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	e069      	b.n	8004e64 <tud_rhport_init+0x17c>

  // Init class drivers
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8004d90:	2300      	movs	r3, #0
 8004d92:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8004d96:	e03f      	b.n	8004e18 <tud_rhport_init+0x130>
 8004d98:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8004d9c:	74fb      	strb	r3, [r7, #19]
  usbd_class_driver_t const *driver = NULL;
 8004d9e:	2300      	movs	r3, #0
 8004da0:	60fb      	str	r3, [r7, #12]
  if (drvid < _app_driver_count) {
 8004da2:	4b38      	ldr	r3, [pc, #224]	@ (8004e84 <tud_rhport_init+0x19c>)
 8004da4:	781b      	ldrb	r3, [r3, #0]
 8004da6:	7cfa      	ldrb	r2, [r7, #19]
 8004da8:	429a      	cmp	r2, r3
 8004daa:	d209      	bcs.n	8004dc0 <tud_rhport_init+0xd8>
    driver = &_app_driver[drvid];
 8004dac:	4b36      	ldr	r3, [pc, #216]	@ (8004e88 <tud_rhport_init+0x1a0>)
 8004dae:	6819      	ldr	r1, [r3, #0]
 8004db0:	7cfa      	ldrb	r2, [r7, #19]
 8004db2:	4613      	mov	r3, r2
 8004db4:	00db      	lsls	r3, r3, #3
 8004db6:	4413      	add	r3, r2
 8004db8:	009b      	lsls	r3, r3, #2
 8004dba:	440b      	add	r3, r1
 8004dbc:	60fb      	str	r3, [r7, #12]
 8004dbe:	e00f      	b.n	8004de0 <tud_rhport_init+0xf8>
    drvid -= _app_driver_count;
 8004dc0:	4b30      	ldr	r3, [pc, #192]	@ (8004e84 <tud_rhport_init+0x19c>)
 8004dc2:	781b      	ldrb	r3, [r3, #0]
 8004dc4:	7cfa      	ldrb	r2, [r7, #19]
 8004dc6:	1ad3      	subs	r3, r2, r3
 8004dc8:	74fb      	strb	r3, [r7, #19]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8004dca:	7cfb      	ldrb	r3, [r7, #19]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d107      	bne.n	8004de0 <tud_rhport_init+0xf8>
      driver = &_usbd_driver[drvid];
 8004dd0:	7cfa      	ldrb	r2, [r7, #19]
 8004dd2:	4613      	mov	r3, r2
 8004dd4:	00db      	lsls	r3, r3, #3
 8004dd6:	4413      	add	r3, r2
 8004dd8:	009b      	lsls	r3, r3, #2
 8004dda:	4a2c      	ldr	r2, [pc, #176]	@ (8004e8c <tud_rhport_init+0x1a4>)
 8004ddc:	4413      	add	r3, r2
 8004dde:	60fb      	str	r3, [r7, #12]
  return driver;
 8004de0:	68fb      	ldr	r3, [r7, #12]
    usbd_class_driver_t const* driver = get_driver(i);
 8004de2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TU_ASSERT(driver && driver->init);
 8004de4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d003      	beq.n	8004df2 <tud_rhport_init+0x10a>
 8004dea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d10a      	bne.n	8004e08 <tud_rhport_init+0x120>
 8004df2:	4b1e      	ldr	r3, [pc, #120]	@ (8004e6c <tud_rhport_init+0x184>)
 8004df4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004df6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f003 0301 	and.w	r3, r3, #1
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d000      	beq.n	8004e04 <tud_rhport_init+0x11c>
 8004e02:	be00      	bkpt	0x0000
 8004e04:	2300      	movs	r3, #0
 8004e06:	e02d      	b.n	8004e64 <tud_rhport_init+0x17c>
    TU_LOG_USBD("%s init\r\n", driver->name);
    driver->init();
 8004e08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8004e0e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8004e12:	3301      	adds	r3, #1
 8004e14:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8004e18:	4b1a      	ldr	r3, [pc, #104]	@ (8004e84 <tud_rhport_init+0x19c>)
 8004e1a:	781b      	ldrb	r3, [r3, #0]
 8004e1c:	3301      	adds	r3, #1
 8004e1e:	b2db      	uxtb	r3, r3
 8004e20:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8004e24:	429a      	cmp	r2, r3
 8004e26:	d3b7      	bcc.n	8004d98 <tud_rhport_init+0xb0>
  }

  _usbd_rhport = rhport;
 8004e28:	4a19      	ldr	r2, [pc, #100]	@ (8004e90 <tud_rhport_init+0x1a8>)
 8004e2a:	79fb      	ldrb	r3, [r7, #7]
 8004e2c:	7013      	strb	r3, [r2, #0]

  // Init device controller driver
  TU_ASSERT(dcd_init(rhport, rh_init));
 8004e2e:	79fb      	ldrb	r3, [r7, #7]
 8004e30:	6839      	ldr	r1, [r7, #0]
 8004e32:	4618      	mov	r0, r3
 8004e34:	f002 fb5c 	bl	80074f0 <dcd_init>
 8004e38:	4603      	mov	r3, r0
 8004e3a:	f083 0301 	eor.w	r3, r3, #1
 8004e3e:	b2db      	uxtb	r3, r3
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d00a      	beq.n	8004e5a <tud_rhport_init+0x172>
 8004e44:	4b09      	ldr	r3, [pc, #36]	@ (8004e6c <tud_rhport_init+0x184>)
 8004e46:	633b      	str	r3, [r7, #48]	@ 0x30
 8004e48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f003 0301 	and.w	r3, r3, #1
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d000      	beq.n	8004e56 <tud_rhport_init+0x16e>
 8004e54:	be00      	bkpt	0x0000
 8004e56:	2300      	movs	r3, #0
 8004e58:	e004      	b.n	8004e64 <tud_rhport_init+0x17c>
  dcd_int_enable(rhport);
 8004e5a:	79fb      	ldrb	r3, [r7, #7]
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	f002 fbe5 	bl	800762c <dcd_int_enable>

  return true;
 8004e62:	2301      	movs	r3, #1
}
 8004e64:	4618      	mov	r0, r3
 8004e66:	3738      	adds	r7, #56	@ 0x38
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bd80      	pop	{r7, pc}
 8004e6c:	e000edf0 	.word	0xe000edf0
 8004e70:	200047b0 	.word	0x200047b0
 8004e74:	200047dc 	.word	0x200047dc
 8004e78:	2000000c 	.word	0x2000000c
 8004e7c:	20000014 	.word	0x20000014
 8004e80:	200048a8 	.word	0x200048a8
 8004e84:	200047e4 	.word	0x200047e4
 8004e88:	200047e0 	.word	0x200047e0
 8004e8c:	0800917c 	.word	0x0800917c
 8004e90:	20000009 	.word	0x20000009

08004e94 <configuration_reset>:

  _usbd_rhport = RHPORT_INVALID;
  return true;
}

static void configuration_reset(uint8_t rhport) {
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b088      	sub	sp, #32
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	77fb      	strb	r3, [r7, #31]
 8004ea2:	e039      	b.n	8004f18 <configuration_reset+0x84>
 8004ea4:	7ffb      	ldrb	r3, [r7, #31]
 8004ea6:	74fb      	strb	r3, [r7, #19]
  usbd_class_driver_t const *driver = NULL;
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	60fb      	str	r3, [r7, #12]
  if (drvid < _app_driver_count) {
 8004eac:	4b28      	ldr	r3, [pc, #160]	@ (8004f50 <configuration_reset+0xbc>)
 8004eae:	781b      	ldrb	r3, [r3, #0]
 8004eb0:	7cfa      	ldrb	r2, [r7, #19]
 8004eb2:	429a      	cmp	r2, r3
 8004eb4:	d209      	bcs.n	8004eca <configuration_reset+0x36>
    driver = &_app_driver[drvid];
 8004eb6:	4b27      	ldr	r3, [pc, #156]	@ (8004f54 <configuration_reset+0xc0>)
 8004eb8:	6819      	ldr	r1, [r3, #0]
 8004eba:	7cfa      	ldrb	r2, [r7, #19]
 8004ebc:	4613      	mov	r3, r2
 8004ebe:	00db      	lsls	r3, r3, #3
 8004ec0:	4413      	add	r3, r2
 8004ec2:	009b      	lsls	r3, r3, #2
 8004ec4:	440b      	add	r3, r1
 8004ec6:	60fb      	str	r3, [r7, #12]
 8004ec8:	e00f      	b.n	8004eea <configuration_reset+0x56>
    drvid -= _app_driver_count;
 8004eca:	4b21      	ldr	r3, [pc, #132]	@ (8004f50 <configuration_reset+0xbc>)
 8004ecc:	781b      	ldrb	r3, [r3, #0]
 8004ece:	7cfa      	ldrb	r2, [r7, #19]
 8004ed0:	1ad3      	subs	r3, r2, r3
 8004ed2:	74fb      	strb	r3, [r7, #19]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8004ed4:	7cfb      	ldrb	r3, [r7, #19]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d107      	bne.n	8004eea <configuration_reset+0x56>
      driver = &_usbd_driver[drvid];
 8004eda:	7cfa      	ldrb	r2, [r7, #19]
 8004edc:	4613      	mov	r3, r2
 8004ede:	00db      	lsls	r3, r3, #3
 8004ee0:	4413      	add	r3, r2
 8004ee2:	009b      	lsls	r3, r3, #2
 8004ee4:	4a1c      	ldr	r2, [pc, #112]	@ (8004f58 <configuration_reset+0xc4>)
 8004ee6:	4413      	add	r3, r2
 8004ee8:	60fb      	str	r3, [r7, #12]
  return driver;
 8004eea:	68fb      	ldr	r3, [r7, #12]
    usbd_class_driver_t const* driver = get_driver(i);
 8004eec:	61bb      	str	r3, [r7, #24]
    TU_ASSERT(driver,);
 8004eee:	69bb      	ldr	r3, [r7, #24]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d109      	bne.n	8004f08 <configuration_reset+0x74>
 8004ef4:	4b19      	ldr	r3, [pc, #100]	@ (8004f5c <configuration_reset+0xc8>)
 8004ef6:	617b      	str	r3, [r7, #20]
 8004ef8:	697b      	ldr	r3, [r7, #20]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f003 0301 	and.w	r3, r3, #1
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d020      	beq.n	8004f46 <configuration_reset+0xb2>
 8004f04:	be00      	bkpt	0x0000
 8004f06:	e01e      	b.n	8004f46 <configuration_reset+0xb2>
    driver->reset(rhport);
 8004f08:	69bb      	ldr	r3, [r7, #24]
 8004f0a:	68db      	ldr	r3, [r3, #12]
 8004f0c:	79fa      	ldrb	r2, [r7, #7]
 8004f0e:	4610      	mov	r0, r2
 8004f10:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8004f12:	7ffb      	ldrb	r3, [r7, #31]
 8004f14:	3301      	adds	r3, #1
 8004f16:	77fb      	strb	r3, [r7, #31]
 8004f18:	4b0d      	ldr	r3, [pc, #52]	@ (8004f50 <configuration_reset+0xbc>)
 8004f1a:	781b      	ldrb	r3, [r3, #0]
 8004f1c:	3301      	adds	r3, #1
 8004f1e:	b2db      	uxtb	r3, r3
 8004f20:	7ffa      	ldrb	r2, [r7, #31]
 8004f22:	429a      	cmp	r2, r3
 8004f24:	d3be      	bcc.n	8004ea4 <configuration_reset+0x10>
  }

  tu_varclr(&_usbd_dev);
 8004f26:	222c      	movs	r2, #44	@ 0x2c
 8004f28:	2100      	movs	r1, #0
 8004f2a:	480d      	ldr	r0, [pc, #52]	@ (8004f60 <configuration_reset+0xcc>)
 8004f2c:	f004 f837 	bl	8008f9e <memset>
  (void) memset(_usbd_dev.itf2drv, DRVID_INVALID, sizeof(_usbd_dev.itf2drv)); // invalid mapping
 8004f30:	2210      	movs	r2, #16
 8004f32:	21ff      	movs	r1, #255	@ 0xff
 8004f34:	480b      	ldr	r0, [pc, #44]	@ (8004f64 <configuration_reset+0xd0>)
 8004f36:	f004 f832 	bl	8008f9e <memset>
  (void) memset(_usbd_dev.ep2drv, DRVID_INVALID, sizeof(_usbd_dev.ep2drv)); // invalid mapping
 8004f3a:	220c      	movs	r2, #12
 8004f3c:	21ff      	movs	r1, #255	@ 0xff
 8004f3e:	480a      	ldr	r0, [pc, #40]	@ (8004f68 <configuration_reset+0xd4>)
 8004f40:	f004 f82d 	bl	8008f9e <memset>
 8004f44:	e000      	b.n	8004f48 <configuration_reset+0xb4>
    TU_ASSERT(driver,);
 8004f46:	bf00      	nop
}
 8004f48:	3720      	adds	r7, #32
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bd80      	pop	{r7, pc}
 8004f4e:	bf00      	nop
 8004f50:	200047e4 	.word	0x200047e4
 8004f54:	200047e0 	.word	0x200047e0
 8004f58:	0800917c 	.word	0x0800917c
 8004f5c:	e000edf0 	.word	0xe000edf0
 8004f60:	200047b0 	.word	0x200047b0
 8004f64:	200047b4 	.word	0x200047b4
 8004f68:	200047c4 	.word	0x200047c4

08004f6c <usbd_reset>:

static void usbd_reset(uint8_t rhport) {
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b082      	sub	sp, #8
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	4603      	mov	r3, r0
 8004f74:	71fb      	strb	r3, [r7, #7]
  configuration_reset(rhport);
 8004f76:	79fb      	ldrb	r3, [r7, #7]
 8004f78:	4618      	mov	r0, r3
 8004f7a:	f7ff ff8b 	bl	8004e94 <configuration_reset>
  usbd_control_reset();
 8004f7e:	f001 fcff 	bl	8006980 <usbd_control_reset>
}
 8004f82:	bf00      	nop
 8004f84:	3708      	adds	r7, #8
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bd80      	pop	{r7, pc}
	...

08004f8c <tud_task_ext>:
        application_code();
        tud_task(); // tinyusb device task
      }
    }
 */
void tud_task_ext(uint32_t timeout_ms, bool in_isr) {
 8004f8c:	b590      	push	{r4, r7, lr}
 8004f8e:	b093      	sub	sp, #76	@ 0x4c
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
 8004f94:	460b      	mov	r3, r1
 8004f96:	70fb      	strb	r3, [r7, #3]
  (void) in_isr; // not implemented yet

  // Skip if stack is not initialized
  if (!tud_inited()) {
 8004f98:	f7ff fe96 	bl	8004cc8 <tud_inited>
 8004f9c:	4603      	mov	r3, r0
 8004f9e:	f083 0301 	eor.w	r3, r3, #1
 8004fa2:	b2db      	uxtb	r3, r3
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	f040 8191 	bne.w	80052cc <tud_task_ext+0x340>
  }

  // Loop until there is no more events in the queue
  while (1) {
    dcd_event_t event;
    if (!osal_queue_receive(_usbd_q, &event, timeout_ms)) {
 8004faa:	4bb5      	ldr	r3, [pc, #724]	@ (8005280 <tud_task_ext+0x2f4>)
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	633b      	str	r3, [r7, #48]	@ 0x30
 8004fb0:	f107 030c 	add.w	r3, r7, #12
 8004fb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	62bb      	str	r3, [r7, #40]	@ 0x28
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_receive(osal_queue_t qhdl, void* data, uint32_t msec) {
  (void) msec; // not used, always behave as msec = 0

  qhdl->interrupt_set(false);
 8004fba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	2000      	movs	r0, #0
 8004fc0:	4798      	blx	r3
  const bool success = tu_fifo_read(&qhdl->ff, data);
 8004fc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fc4:	3304      	adds	r3, #4
 8004fc6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004fc8:	4618      	mov	r0, r3
 8004fca:	f7ff fd3a 	bl	8004a42 <tu_fifo_read>
 8004fce:	4603      	mov	r3, r0
 8004fd0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  qhdl->interrupt_set(true);
 8004fd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	2001      	movs	r0, #1
 8004fda:	4798      	blx	r3

  return success;
 8004fdc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004fe0:	f083 0301 	eor.w	r3, r3, #1
 8004fe4:	b2db      	uxtb	r3, r3
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	f040 8172 	bne.w	80052d0 <tud_task_ext+0x344>
#if CFG_TUSB_DEBUG >= CFG_TUD_LOG_LEVEL
    if (event.event_id == DCD_EVENT_SETUP_RECEIVED) TU_LOG_USBD("\r\n"); // extra line for setup
    TU_LOG_USBD("USBD %s ", event.event_id < DCD_EVENT_COUNT ? _usbd_event_str[event.event_id] : "CORRUPTED");
#endif

    switch (event.event_id) {
 8004fec:	7b7b      	ldrb	r3, [r7, #13]
 8004fee:	3b01      	subs	r3, #1
 8004ff0:	2b07      	cmp	r3, #7
 8004ff2:	f200 8153 	bhi.w	800529c <tud_task_ext+0x310>
 8004ff6:	a201      	add	r2, pc, #4	@ (adr r2, 8004ffc <tud_task_ext+0x70>)
 8004ff8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ffc:	0800501d 	.word	0x0800501d
 8005000:	0800502d 	.word	0x0800502d
 8005004:	0800524f 	.word	0x0800524f
 8005008:	08005201 	.word	0x08005201
 800500c:	0800522b 	.word	0x0800522b
 8005010:	0800503b 	.word	0x0800503b
 8005014:	080050eb 	.word	0x080050eb
 8005018:	0800523f 	.word	0x0800523f
      case DCD_EVENT_BUS_RESET:
        TU_LOG_USBD(": %s Speed\r\n", tu_str_speed[event.bus_reset.speed]);
        usbd_reset(event.rhport);
 800501c:	7b3b      	ldrb	r3, [r7, #12]
 800501e:	4618      	mov	r0, r3
 8005020:	f7ff ffa4 	bl	8004f6c <usbd_reset>
        _usbd_dev.speed = event.bus_reset.speed;
 8005024:	7c3a      	ldrb	r2, [r7, #16]
 8005026:	4b97      	ldr	r3, [pc, #604]	@ (8005284 <tud_task_ext+0x2f8>)
 8005028:	709a      	strb	r2, [r3, #2]
        break;
 800502a:	e14e      	b.n	80052ca <tud_task_ext+0x33e>

      case DCD_EVENT_UNPLUGGED:
        TU_LOG_USBD("\r\n");
        usbd_reset(event.rhport);
 800502c:	7b3b      	ldrb	r3, [r7, #12]
 800502e:	4618      	mov	r0, r3
 8005030:	f7ff ff9c 	bl	8004f6c <usbd_reset>
        tud_umount_cb();
 8005034:	f7ff fe06 	bl	8004c44 <tud_umount_cb>
        break;
 8005038:	e147      	b.n	80052ca <tud_task_ext+0x33e>

      case DCD_EVENT_SETUP_RECEIVED:
        TU_ASSERT(_usbd_queued_setup > 0,);
 800503a:	4b93      	ldr	r3, [pc, #588]	@ (8005288 <tud_task_ext+0x2fc>)
 800503c:	781b      	ldrb	r3, [r3, #0]
 800503e:	b2db      	uxtb	r3, r3
 8005040:	2b00      	cmp	r3, #0
 8005042:	d10a      	bne.n	800505a <tud_task_ext+0xce>
 8005044:	4b91      	ldr	r3, [pc, #580]	@ (800528c <tud_task_ext+0x300>)
 8005046:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005048:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f003 0301 	and.w	r3, r3, #1
 8005050:	2b00      	cmp	r3, #0
 8005052:	f000 813f 	beq.w	80052d4 <tud_task_ext+0x348>
 8005056:	be00      	bkpt	0x0000
 8005058:	e13c      	b.n	80052d4 <tud_task_ext+0x348>
        _usbd_queued_setup--;
 800505a:	4b8b      	ldr	r3, [pc, #556]	@ (8005288 <tud_task_ext+0x2fc>)
 800505c:	781b      	ldrb	r3, [r3, #0]
 800505e:	b2db      	uxtb	r3, r3
 8005060:	3b01      	subs	r3, #1
 8005062:	b2da      	uxtb	r2, r3
 8005064:	4b88      	ldr	r3, [pc, #544]	@ (8005288 <tud_task_ext+0x2fc>)
 8005066:	701a      	strb	r2, [r3, #0]
        TU_LOG_BUF(CFG_TUD_LOG_LEVEL, &event.setup_received, 8);
        if (_usbd_queued_setup != 0) {
 8005068:	4b87      	ldr	r3, [pc, #540]	@ (8005288 <tud_task_ext+0x2fc>)
 800506a:	781b      	ldrb	r3, [r3, #0]
 800506c:	b2db      	uxtb	r3, r3
 800506e:	2b00      	cmp	r3, #0
 8005070:	f040 811e 	bne.w	80052b0 <tud_task_ext+0x324>
          break;
        }

        // Mark as connected after receiving 1st setup packet.
        // But it is easier to set it every time instead of wasting time to check then set
        _usbd_dev.connected = 1;
 8005074:	4a83      	ldr	r2, [pc, #524]	@ (8005284 <tud_task_ext+0x2f8>)
 8005076:	7813      	ldrb	r3, [r2, #0]
 8005078:	f043 0301 	orr.w	r3, r3, #1
 800507c:	7013      	strb	r3, [r2, #0]

        // mark both in & out control as free
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].busy = 0;
 800507e:	4a81      	ldr	r2, [pc, #516]	@ (8005284 <tud_task_ext+0x2f8>)
 8005080:	f892 3020 	ldrb.w	r3, [r2, #32]
 8005084:	f023 0301 	bic.w	r3, r3, #1
 8005088:	f882 3020 	strb.w	r3, [r2, #32]
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].claimed = 0;
 800508c:	4a7d      	ldr	r2, [pc, #500]	@ (8005284 <tud_task_ext+0x2f8>)
 800508e:	f892 3020 	ldrb.w	r3, [r2, #32]
 8005092:	f023 0304 	bic.w	r3, r3, #4
 8005096:	f882 3020 	strb.w	r3, [r2, #32]
        _usbd_dev.ep_status[0][TUSB_DIR_IN].busy = 0;
 800509a:	4a7a      	ldr	r2, [pc, #488]	@ (8005284 <tud_task_ext+0x2f8>)
 800509c:	f892 3021 	ldrb.w	r3, [r2, #33]	@ 0x21
 80050a0:	f023 0301 	bic.w	r3, r3, #1
 80050a4:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
        _usbd_dev.ep_status[0][TUSB_DIR_IN].claimed = 0;
 80050a8:	4a76      	ldr	r2, [pc, #472]	@ (8005284 <tud_task_ext+0x2f8>)
 80050aa:	f892 3021 	ldrb.w	r3, [r2, #33]	@ 0x21
 80050ae:	f023 0304 	bic.w	r3, r3, #4
 80050b2:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21

        // Process control request
        if (!process_control_request(event.rhport, &event.setup_received)) {
 80050b6:	7b3a      	ldrb	r2, [r7, #12]
 80050b8:	f107 030c 	add.w	r3, r7, #12
 80050bc:	3304      	adds	r3, #4
 80050be:	4619      	mov	r1, r3
 80050c0:	4610      	mov	r0, r2
 80050c2:	f000 f927 	bl	8005314 <process_control_request>
 80050c6:	4603      	mov	r3, r0
 80050c8:	f083 0301 	eor.w	r3, r3, #1
 80050cc:	b2db      	uxtb	r3, r3
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	f000 80f0 	beq.w	80052b4 <tud_task_ext+0x328>
          TU_LOG_USBD("  Stall EP0\r\n");
          // Failed -> stall both control endpoint IN and OUT
          dcd_edpt_stall(event.rhport, 0);
 80050d4:	7b3b      	ldrb	r3, [r7, #12]
 80050d6:	2100      	movs	r1, #0
 80050d8:	4618      	mov	r0, r3
 80050da:	f002 fccd 	bl	8007a78 <dcd_edpt_stall>
          dcd_edpt_stall(event.rhport, 0 | TUSB_DIR_IN_MASK);
 80050de:	7b3b      	ldrb	r3, [r7, #12]
 80050e0:	2180      	movs	r1, #128	@ 0x80
 80050e2:	4618      	mov	r0, r3
 80050e4:	f002 fcc8 	bl	8007a78 <dcd_edpt_stall>
        }
        break;
 80050e8:	e0e4      	b.n	80052b4 <tud_task_ext+0x328>

      case DCD_EVENT_XFER_COMPLETE: {
        // Invoke the class callback associated with the endpoint address
        uint8_t const ep_addr = event.xfer_complete.ep_addr;
 80050ea:	7c3b      	ldrb	r3, [r7, #16]
 80050ec:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80050f0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80050f4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
}

// Get Endpoint number from address
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_edpt_number(uint8_t addr) {
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80050f8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80050fc:	f003 030f 	and.w	r3, r3, #15
 8005100:	b2db      	uxtb	r3, r3
        uint8_t const epnum = tu_edpt_number(ep_addr);
 8005102:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8005106:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800510a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800510e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005112:	09db      	lsrs	r3, r3, #7
 8005114:	b2db      	uxtb	r3, r3
        uint8_t const ep_dir = tu_edpt_dir(ep_addr);
 8005116:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45

        TU_LOG_USBD("on EP %02X with %u bytes\r\n", ep_addr, (unsigned int) event.xfer_complete.len);

        _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 800511a:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800511e:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8005122:	4958      	ldr	r1, [pc, #352]	@ (8005284 <tud_task_ext+0x2f8>)
 8005124:	0052      	lsls	r2, r2, #1
 8005126:	440a      	add	r2, r1
 8005128:	4413      	add	r3, r2
 800512a:	f103 0220 	add.w	r2, r3, #32
 800512e:	7813      	ldrb	r3, [r2, #0]
 8005130:	f023 0301 	bic.w	r3, r3, #1
 8005134:	7013      	strb	r3, [r2, #0]
        _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 8005136:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800513a:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800513e:	4951      	ldr	r1, [pc, #324]	@ (8005284 <tud_task_ext+0x2f8>)
 8005140:	0052      	lsls	r2, r2, #1
 8005142:	440a      	add	r2, r1
 8005144:	4413      	add	r3, r2
 8005146:	f103 0220 	add.w	r2, r3, #32
 800514a:	7813      	ldrb	r3, [r2, #0]
 800514c:	f023 0304 	bic.w	r3, r3, #4
 8005150:	7013      	strb	r3, [r2, #0]

        if (0 == epnum) {
 8005152:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8005156:	2b00      	cmp	r3, #0
 8005158:	d107      	bne.n	800516a <tud_task_ext+0x1de>
          usbd_control_xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 800515a:	7b38      	ldrb	r0, [r7, #12]
 800515c:	7c7a      	ldrb	r2, [r7, #17]
 800515e:	697b      	ldr	r3, [r7, #20]
 8005160:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 8005164:	f001 fc42 	bl	80069ec <usbd_control_xfer_cb>
          TU_ASSERT(driver,);

          TU_LOG_USBD("  %s xfer callback\r\n", driver->name);
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
        }
        break;
 8005168:	e0af      	b.n	80052ca <tud_task_ext+0x33e>
          usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800516a:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800516e:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8005172:	4944      	ldr	r1, [pc, #272]	@ (8005284 <tud_task_ext+0x2f8>)
 8005174:	0052      	lsls	r2, r2, #1
 8005176:	440a      	add	r2, r1
 8005178:	4413      	add	r3, r2
 800517a:	3314      	adds	r3, #20
 800517c:	781b      	ldrb	r3, [r3, #0]
 800517e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  usbd_class_driver_t const *driver = NULL;
 8005182:	2300      	movs	r3, #0
 8005184:	623b      	str	r3, [r7, #32]
  if (drvid < _app_driver_count) {
 8005186:	4b42      	ldr	r3, [pc, #264]	@ (8005290 <tud_task_ext+0x304>)
 8005188:	781b      	ldrb	r3, [r3, #0]
 800518a:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800518e:	429a      	cmp	r2, r3
 8005190:	d20a      	bcs.n	80051a8 <tud_task_ext+0x21c>
    driver = &_app_driver[drvid];
 8005192:	4b40      	ldr	r3, [pc, #256]	@ (8005294 <tud_task_ext+0x308>)
 8005194:	6819      	ldr	r1, [r3, #0]
 8005196:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800519a:	4613      	mov	r3, r2
 800519c:	00db      	lsls	r3, r3, #3
 800519e:	4413      	add	r3, r2
 80051a0:	009b      	lsls	r3, r3, #2
 80051a2:	440b      	add	r3, r1
 80051a4:	623b      	str	r3, [r7, #32]
 80051a6:	e013      	b.n	80051d0 <tud_task_ext+0x244>
    drvid -= _app_driver_count;
 80051a8:	4b39      	ldr	r3, [pc, #228]	@ (8005290 <tud_task_ext+0x304>)
 80051aa:	781b      	ldrb	r3, [r3, #0]
 80051ac:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 80051b0:	1ad3      	subs	r3, r2, r3
 80051b2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    if (drvid < BUILTIN_DRIVER_COUNT) {
 80051b6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d108      	bne.n	80051d0 <tud_task_ext+0x244>
      driver = &_usbd_driver[drvid];
 80051be:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 80051c2:	4613      	mov	r3, r2
 80051c4:	00db      	lsls	r3, r3, #3
 80051c6:	4413      	add	r3, r2
 80051c8:	009b      	lsls	r3, r3, #2
 80051ca:	4a33      	ldr	r2, [pc, #204]	@ (8005298 <tud_task_ext+0x30c>)
 80051cc:	4413      	add	r3, r2
 80051ce:	623b      	str	r3, [r7, #32]
  return driver;
 80051d0:	6a3b      	ldr	r3, [r7, #32]
          usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 80051d2:	643b      	str	r3, [r7, #64]	@ 0x40
          TU_ASSERT(driver,);
 80051d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d109      	bne.n	80051ee <tud_task_ext+0x262>
 80051da:	4b2c      	ldr	r3, [pc, #176]	@ (800528c <tud_task_ext+0x300>)
 80051dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80051de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f003 0301 	and.w	r3, r3, #1
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d076      	beq.n	80052d8 <tud_task_ext+0x34c>
 80051ea:	be00      	bkpt	0x0000
 80051ec:	e074      	b.n	80052d8 <tud_task_ext+0x34c>
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 80051ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80051f0:	699c      	ldr	r4, [r3, #24]
 80051f2:	7b38      	ldrb	r0, [r7, #12]
 80051f4:	7c7a      	ldrb	r2, [r7, #17]
 80051f6:	697b      	ldr	r3, [r7, #20]
 80051f8:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 80051fc:	47a0      	blx	r4
        break;
 80051fe:	e064      	b.n	80052ca <tud_task_ext+0x33e>

      case DCD_EVENT_SUSPEND:
        // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
        // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ), which result in a series of event
        // e.g suspend -> resume -> unplug/plug. Skip suspend/resume if not connected
        if (_usbd_dev.connected) {
 8005200:	4b20      	ldr	r3, [pc, #128]	@ (8005284 <tud_task_ext+0x2f8>)
 8005202:	781b      	ldrb	r3, [r3, #0]
 8005204:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005208:	b2db      	uxtb	r3, r3
 800520a:	2b00      	cmp	r3, #0
 800520c:	d054      	beq.n	80052b8 <tud_task_ext+0x32c>
          TU_LOG_USBD(": Remote Wakeup = %u\r\n", _usbd_dev.remote_wakeup_en);
          tud_suspend_cb(_usbd_dev.remote_wakeup_en);
 800520e:	4b1d      	ldr	r3, [pc, #116]	@ (8005284 <tud_task_ext+0x2f8>)
 8005210:	781b      	ldrb	r3, [r3, #0]
 8005212:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8005216:	b2db      	uxtb	r3, r3
 8005218:	2b00      	cmp	r3, #0
 800521a:	bf14      	ite	ne
 800521c:	2301      	movne	r3, #1
 800521e:	2300      	moveq	r3, #0
 8005220:	b2db      	uxtb	r3, r3
 8005222:	4618      	mov	r0, r3
 8005224:	f7ff fd15 	bl	8004c52 <tud_suspend_cb>
        } else {
          TU_LOG_USBD(" Skipped\r\n");
        }
        break;
 8005228:	e046      	b.n	80052b8 <tud_task_ext+0x32c>

      case DCD_EVENT_RESUME:
        if (_usbd_dev.connected) {
 800522a:	4b16      	ldr	r3, [pc, #88]	@ (8005284 <tud_task_ext+0x2f8>)
 800522c:	781b      	ldrb	r3, [r3, #0]
 800522e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005232:	b2db      	uxtb	r3, r3
 8005234:	2b00      	cmp	r3, #0
 8005236:	d041      	beq.n	80052bc <tud_task_ext+0x330>
          TU_LOG_USBD("\r\n");
          tud_resume_cb();
 8005238:	f7ff fd16 	bl	8004c68 <tud_resume_cb>
        } else {
          TU_LOG_USBD(" Skipped\r\n");
        }
        break;
 800523c:	e03e      	b.n	80052bc <tud_task_ext+0x330>

      case USBD_EVENT_FUNC_CALL:
        TU_LOG_USBD("\r\n");
        if (event.func_call.func != NULL) {
 800523e:	693b      	ldr	r3, [r7, #16]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d03d      	beq.n	80052c0 <tud_task_ext+0x334>
          event.func_call.func(event.func_call.param);
 8005244:	693b      	ldr	r3, [r7, #16]
 8005246:	697a      	ldr	r2, [r7, #20]
 8005248:	4610      	mov	r0, r2
 800524a:	4798      	blx	r3
        }
        break;
 800524c:	e038      	b.n	80052c0 <tud_task_ext+0x334>

      case DCD_EVENT_SOF:
        if (tu_bit_test(_usbd_dev.sof_consumer, SOF_CONSUMER_USER)) {
 800524e:	4b0d      	ldr	r3, [pc, #52]	@ (8005284 <tud_task_ext+0x2f8>)
 8005250:	78db      	ldrb	r3, [r3, #3]
 8005252:	b2db      	uxtb	r3, r3
 8005254:	61fb      	str	r3, [r7, #28]
 8005256:	2300      	movs	r3, #0
 8005258:	76fb      	strb	r3, [r7, #27]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800525a:	7efb      	ldrb	r3, [r7, #27]
 800525c:	69fa      	ldr	r2, [r7, #28]
 800525e:	fa22 f303 	lsr.w	r3, r2, r3
 8005262:	f003 0301 	and.w	r3, r3, #1
 8005266:	2b00      	cmp	r3, #0
 8005268:	bf14      	ite	ne
 800526a:	2301      	movne	r3, #1
 800526c:	2300      	moveq	r3, #0
 800526e:	b2db      	uxtb	r3, r3
 8005270:	2b00      	cmp	r3, #0
 8005272:	d027      	beq.n	80052c4 <tud_task_ext+0x338>
          TU_LOG_USBD("\r\n");
          tud_sof_cb(event.sof.frame_count);
 8005274:	693b      	ldr	r3, [r7, #16]
 8005276:	4618      	mov	r0, r3
 8005278:	f7ff fcb7 	bl	8004bea <tud_sof_cb>
        }
      break;
 800527c:	e022      	b.n	80052c4 <tud_task_ext+0x338>
 800527e:	bf00      	nop
 8005280:	200048a8 	.word	0x200048a8
 8005284:	200047b0 	.word	0x200047b0
 8005288:	200047dc 	.word	0x200047dc
 800528c:	e000edf0 	.word	0xe000edf0
 8005290:	200047e4 	.word	0x200047e4
 8005294:	200047e0 	.word	0x200047e0
 8005298:	0800917c 	.word	0x0800917c

      default:
        TU_BREAKPOINT();
 800529c:	4b10      	ldr	r3, [pc, #64]	@ (80052e0 <tud_task_ext+0x354>)
 800529e:	637b      	str	r3, [r7, #52]	@ 0x34
 80052a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f003 0301 	and.w	r3, r3, #1
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d00d      	beq.n	80052c8 <tud_task_ext+0x33c>
 80052ac:	be00      	bkpt	0x0000
        break;
 80052ae:	e00b      	b.n	80052c8 <tud_task_ext+0x33c>
          break;
 80052b0:	bf00      	nop
 80052b2:	e67a      	b.n	8004faa <tud_task_ext+0x1e>
        break;
 80052b4:	bf00      	nop
 80052b6:	e678      	b.n	8004faa <tud_task_ext+0x1e>
        break;
 80052b8:	bf00      	nop
 80052ba:	e676      	b.n	8004faa <tud_task_ext+0x1e>
        break;
 80052bc:	bf00      	nop
 80052be:	e674      	b.n	8004faa <tud_task_ext+0x1e>
        break;
 80052c0:	bf00      	nop
 80052c2:	e672      	b.n	8004faa <tud_task_ext+0x1e>
      break;
 80052c4:	bf00      	nop
 80052c6:	e670      	b.n	8004faa <tud_task_ext+0x1e>
        break;
 80052c8:	bf00      	nop
  while (1) {
 80052ca:	e66e      	b.n	8004faa <tud_task_ext+0x1e>
    return;
 80052cc:	bf00      	nop
 80052ce:	e004      	b.n	80052da <tud_task_ext+0x34e>
      return;
 80052d0:	bf00      	nop
 80052d2:	e002      	b.n	80052da <tud_task_ext+0x34e>
        TU_ASSERT(_usbd_queued_setup > 0,);
 80052d4:	bf00      	nop
 80052d6:	e000      	b.n	80052da <tud_task_ext+0x34e>
          TU_ASSERT(driver,);
 80052d8:	bf00      	nop
#if CFG_TUSB_OS != OPT_OS_NONE && CFG_TUSB_OS != OPT_OS_PICO
    // return if there is no more events, for application to run other background
    if (osal_queue_empty(_usbd_q)) { return; }
#endif
  }
}
 80052da:	374c      	adds	r7, #76	@ 0x4c
 80052dc:	46bd      	mov	sp, r7
 80052de:	bd90      	pop	{r4, r7, pc}
 80052e0:	e000edf0 	.word	0xe000edf0

080052e4 <invoke_class_control>:
//--------------------------------------------------------------------+
// Control Request Parser & Handling
//--------------------------------------------------------------------+

// Helper to invoke class driver control request handler
static bool invoke_class_control(uint8_t rhport, usbd_class_driver_t const * driver, tusb_control_request_t const * request) {
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b084      	sub	sp, #16
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	4603      	mov	r3, r0
 80052ec:	60b9      	str	r1, [r7, #8]
 80052ee:	607a      	str	r2, [r7, #4]
 80052f0:	73fb      	strb	r3, [r7, #15]
  usbd_control_set_complete_callback(driver->control_xfer_cb);
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	695b      	ldr	r3, [r3, #20]
 80052f6:	4618      	mov	r0, r3
 80052f8:	f001 fb4e 	bl	8006998 <usbd_control_set_complete_callback>
  TU_LOG_USBD("  %s control request\r\n", driver->name);
  return driver->control_xfer_cb(rhport, CONTROL_STAGE_SETUP, request);
 80052fc:	68bb      	ldr	r3, [r7, #8]
 80052fe:	695b      	ldr	r3, [r3, #20]
 8005300:	7bf8      	ldrb	r0, [r7, #15]
 8005302:	687a      	ldr	r2, [r7, #4]
 8005304:	2101      	movs	r1, #1
 8005306:	4798      	blx	r3
 8005308:	4603      	mov	r3, r0
}
 800530a:	4618      	mov	r0, r3
 800530c:	3710      	adds	r7, #16
 800530e:	46bd      	mov	sp, r7
 8005310:	bd80      	pop	{r7, pc}
	...

08005314 <process_control_request>:

// This handles the actual request and its response.
// Returns false if unable to complete the request, causing caller to stall control endpoints.
static bool process_control_request(uint8_t rhport, tusb_control_request_t const * p_request) {
 8005314:	b580      	push	{r7, lr}
 8005316:	b09a      	sub	sp, #104	@ 0x68
 8005318:	af00      	add	r7, sp, #0
 800531a:	4603      	mov	r3, r0
 800531c:	6039      	str	r1, [r7, #0]
 800531e:	71fb      	strb	r3, [r7, #7]
  usbd_control_set_complete_callback(NULL);
 8005320:	2000      	movs	r0, #0
 8005322:	f001 fb39 	bl	8006998 <usbd_control_set_complete_callback>
  TU_ASSERT(p_request->bmRequestType_bit.type < TUSB_REQ_TYPE_INVALID);
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	781b      	ldrb	r3, [r3, #0]
 800532a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800532e:	b2db      	uxtb	r3, r3
 8005330:	2b60      	cmp	r3, #96	@ 0x60
 8005332:	d10a      	bne.n	800534a <process_control_request+0x36>
 8005334:	4ba8      	ldr	r3, [pc, #672]	@ (80055d8 <process_control_request+0x2c4>)
 8005336:	633b      	str	r3, [r7, #48]	@ 0x30
 8005338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f003 0301 	and.w	r3, r3, #1
 8005340:	2b00      	cmp	r3, #0
 8005342:	d000      	beq.n	8005346 <process_control_request+0x32>
 8005344:	be00      	bkpt	0x0000
 8005346:	2300      	movs	r3, #0
 8005348:	e2cf      	b.n	80058ea <process_control_request+0x5d6>

  // Vendor request
  if ( p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_VENDOR ) {
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	781b      	ldrb	r3, [r3, #0]
 800534e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8005352:	b2db      	uxtb	r3, r3
 8005354:	2b40      	cmp	r3, #64	@ 0x40
 8005356:	d10a      	bne.n	800536e <process_control_request+0x5a>
    usbd_control_set_complete_callback(tud_vendor_control_xfer_cb);
 8005358:	48a0      	ldr	r0, [pc, #640]	@ (80055dc <process_control_request+0x2c8>)
 800535a:	f001 fb1d 	bl	8006998 <usbd_control_set_complete_callback>
    return tud_vendor_control_xfer_cb(rhport, CONTROL_STAGE_SETUP, p_request);
 800535e:	79fb      	ldrb	r3, [r7, #7]
 8005360:	683a      	ldr	r2, [r7, #0]
 8005362:	2101      	movs	r1, #1
 8005364:	4618      	mov	r0, r3
 8005366:	f7ff fc86 	bl	8004c76 <tud_vendor_control_xfer_cb>
 800536a:	4603      	mov	r3, r0
 800536c:	e2bd      	b.n	80058ea <process_control_request+0x5d6>
    TU_LOG_USBD("  %s", tu_str_std_request[p_request->bRequest]);
    if (TUSB_REQ_GET_DESCRIPTOR != p_request->bRequest) TU_LOG_USBD("\r\n");
  }
#endif

  switch (p_request->bmRequestType_bit.recipient) { //-V2520
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	781b      	ldrb	r3, [r3, #0]
 8005372:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8005376:	b2db      	uxtb	r3, r3
 8005378:	2b02      	cmp	r3, #2
 800537a:	f000 81d5 	beq.w	8005728 <process_control_request+0x414>
 800537e:	2b02      	cmp	r3, #2
 8005380:	f300 82a6 	bgt.w	80058d0 <process_control_request+0x5bc>
 8005384:	2b00      	cmp	r3, #0
 8005386:	d003      	beq.n	8005390 <process_control_request+0x7c>
 8005388:	2b01      	cmp	r3, #1
 800538a:	f000 8157 	beq.w	800563c <process_control_request+0x328>
 800538e:	e29f      	b.n	80058d0 <process_control_request+0x5bc>
    //------------- Device Requests e.g in enumeration -------------//
    case TUSB_REQ_RCPT_DEVICE:
      if ( TUSB_REQ_TYPE_CLASS == p_request->bmRequestType_bit.type ) {
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	781b      	ldrb	r3, [r3, #0]
 8005394:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8005398:	b2db      	uxtb	r3, r3
 800539a:	2b20      	cmp	r3, #32
 800539c:	d14a      	bne.n	8005434 <process_control_request+0x120>
        uint8_t const itf = tu_u16_low(p_request->wIndex);
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	889b      	ldrh	r3, [r3, #4]
 80053a2:	b29b      	uxth	r3, r3
 80053a4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 80053a6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80053a8:	b2db      	uxtb	r3, r3
 80053aa:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 80053ae:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80053b2:	2b0f      	cmp	r3, #15
 80053b4:	d901      	bls.n	80053ba <process_control_request+0xa6>
 80053b6:	2300      	movs	r3, #0
 80053b8:	e297      	b.n	80058ea <process_control_request+0x5d6>

        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 80053ba:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80053be:	4a88      	ldr	r2, [pc, #544]	@ (80055e0 <process_control_request+0x2cc>)
 80053c0:	4413      	add	r3, r2
 80053c2:	791b      	ldrb	r3, [r3, #4]
 80053c4:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  usbd_class_driver_t const *driver = NULL;
 80053c8:	2300      	movs	r3, #0
 80053ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (drvid < _app_driver_count) {
 80053cc:	4b85      	ldr	r3, [pc, #532]	@ (80055e4 <process_control_request+0x2d0>)
 80053ce:	781b      	ldrb	r3, [r3, #0]
 80053d0:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 80053d4:	429a      	cmp	r2, r3
 80053d6:	d20a      	bcs.n	80053ee <process_control_request+0xda>
    driver = &_app_driver[drvid];
 80053d8:	4b83      	ldr	r3, [pc, #524]	@ (80055e8 <process_control_request+0x2d4>)
 80053da:	6819      	ldr	r1, [r3, #0]
 80053dc:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 80053e0:	4613      	mov	r3, r2
 80053e2:	00db      	lsls	r3, r3, #3
 80053e4:	4413      	add	r3, r2
 80053e6:	009b      	lsls	r3, r3, #2
 80053e8:	440b      	add	r3, r1
 80053ea:	62bb      	str	r3, [r7, #40]	@ 0x28
 80053ec:	e013      	b.n	8005416 <process_control_request+0x102>
    drvid -= _app_driver_count;
 80053ee:	4b7d      	ldr	r3, [pc, #500]	@ (80055e4 <process_control_request+0x2d0>)
 80053f0:	781b      	ldrb	r3, [r3, #0]
 80053f2:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 80053f6:	1ad3      	subs	r3, r2, r3
 80053f8:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    if (drvid < BUILTIN_DRIVER_COUNT) {
 80053fc:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8005400:	2b00      	cmp	r3, #0
 8005402:	d108      	bne.n	8005416 <process_control_request+0x102>
      driver = &_usbd_driver[drvid];
 8005404:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8005408:	4613      	mov	r3, r2
 800540a:	00db      	lsls	r3, r3, #3
 800540c:	4413      	add	r3, r2
 800540e:	009b      	lsls	r3, r3, #2
 8005410:	4a76      	ldr	r2, [pc, #472]	@ (80055ec <process_control_request+0x2d8>)
 8005412:	4413      	add	r3, r2
 8005414:	62bb      	str	r3, [r7, #40]	@ 0x28
  return driver;
 8005416:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 8005418:	63bb      	str	r3, [r7, #56]	@ 0x38
        TU_VERIFY(driver);
 800541a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800541c:	2b00      	cmp	r3, #0
 800541e:	d101      	bne.n	8005424 <process_control_request+0x110>
 8005420:	2300      	movs	r3, #0
 8005422:	e262      	b.n	80058ea <process_control_request+0x5d6>

        // forward to class driver: "non-STD request to Interface"
        return invoke_class_control(rhport, driver, p_request);
 8005424:	79fb      	ldrb	r3, [r7, #7]
 8005426:	683a      	ldr	r2, [r7, #0]
 8005428:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800542a:	4618      	mov	r0, r3
 800542c:	f7ff ff5a 	bl	80052e4 <invoke_class_control>
 8005430:	4603      	mov	r3, r0
 8005432:	e25a      	b.n	80058ea <process_control_request+0x5d6>
      }

      if (TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type) {
 8005434:	683b      	ldr	r3, [r7, #0]
 8005436:	781b      	ldrb	r3, [r3, #0]
 8005438:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800543c:	b2db      	uxtb	r3, r3
 800543e:	2b00      	cmp	r3, #0
 8005440:	d00a      	beq.n	8005458 <process_control_request+0x144>
        // Non-standard request is not supported
        TU_BREAKPOINT();
 8005442:	4b65      	ldr	r3, [pc, #404]	@ (80055d8 <process_control_request+0x2c4>)
 8005444:	643b      	str	r3, [r7, #64]	@ 0x40
 8005446:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f003 0301 	and.w	r3, r3, #1
 800544e:	2b00      	cmp	r3, #0
 8005450:	d000      	beq.n	8005454 <process_control_request+0x140>
 8005452:	be00      	bkpt	0x0000
        return false;
 8005454:	2300      	movs	r3, #0
 8005456:	e248      	b.n	80058ea <process_control_request+0x5d6>
      }

      switch (p_request->bRequest) { //-V2520
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	785b      	ldrb	r3, [r3, #1]
 800545c:	2b09      	cmp	r3, #9
 800545e:	f200 80e0 	bhi.w	8005622 <process_control_request+0x30e>
 8005462:	a201      	add	r2, pc, #4	@ (adr r2, 8005468 <process_control_request+0x154>)
 8005464:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005468:	080055f1 	.word	0x080055f1
 800546c:	080055b5 	.word	0x080055b5
 8005470:	08005623 	.word	0x08005623
 8005474:	0800558f 	.word	0x0800558f
 8005478:	08005623 	.word	0x08005623
 800547c:	08005491 	.word	0x08005491
 8005480:	08005575 	.word	0x08005575
 8005484:	08005623 	.word	0x08005623
 8005488:	080054b5 	.word	0x080054b5
 800548c:	080054cd 	.word	0x080054cd
        case TUSB_REQ_SET_ADDRESS:
          // Depending on mcu, status phase could be sent either before or after changing device address,
          // or even require stack to not response with status at all
          // Therefore DCD must take full responsibility to response and include zlp status packet if needed.
          usbd_control_set_request(p_request); // set request since DCD has no access to tud_control_status() API
 8005490:	6838      	ldr	r0, [r7, #0]
 8005492:	f001 fa91 	bl	80069b8 <usbd_control_set_request>
          dcd_set_address(rhport, (uint8_t) p_request->wValue);
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	885b      	ldrh	r3, [r3, #2]
 800549a:	b29b      	uxth	r3, r3
 800549c:	b2da      	uxtb	r2, r3
 800549e:	79fb      	ldrb	r3, [r7, #7]
 80054a0:	4611      	mov	r1, r2
 80054a2:	4618      	mov	r0, r3
 80054a4:	f002 f912 	bl	80076cc <dcd_set_address>
          // skip tud_control_status()
          _usbd_dev.addressed = 1;
 80054a8:	4a4d      	ldr	r2, [pc, #308]	@ (80055e0 <process_control_request+0x2cc>)
 80054aa:	7813      	ldrb	r3, [r2, #0]
 80054ac:	f043 0302 	orr.w	r3, r3, #2
 80054b0:	7013      	strb	r3, [r2, #0]
        break;
 80054b2:	e0c2      	b.n	800563a <process_control_request+0x326>

        case TUSB_REQ_GET_CONFIGURATION: {
          uint8_t cfg_num = _usbd_dev.cfg_num;
 80054b4:	4b4a      	ldr	r3, [pc, #296]	@ (80055e0 <process_control_request+0x2cc>)
 80054b6:	785b      	ldrb	r3, [r3, #1]
 80054b8:	b2db      	uxtb	r3, r3
 80054ba:	74fb      	strb	r3, [r7, #19]
          tud_control_xfer(rhport, p_request, &cfg_num, 1);
 80054bc:	f107 0213 	add.w	r2, r7, #19
 80054c0:	79f8      	ldrb	r0, [r7, #7]
 80054c2:	2301      	movs	r3, #1
 80054c4:	6839      	ldr	r1, [r7, #0]
 80054c6:	f001 f9eb 	bl	80068a0 <tud_control_xfer>
        }
        break;
 80054ca:	e0b6      	b.n	800563a <process_control_request+0x326>

        case TUSB_REQ_SET_CONFIGURATION: {
          uint8_t const cfg_num = (uint8_t) p_request->wValue;
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	885b      	ldrh	r3, [r3, #2]
 80054d0:	b29b      	uxth	r3, r3
 80054d2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

          // Only process if new configure is different
          if (_usbd_dev.cfg_num != cfg_num) {
 80054d6:	4b42      	ldr	r3, [pc, #264]	@ (80055e0 <process_control_request+0x2cc>)
 80054d8:	785b      	ldrb	r3, [r3, #1]
 80054da:	b2db      	uxtb	r3, r3
 80054dc:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 80054e0:	429a      	cmp	r2, r3
 80054e2:	d041      	beq.n	8005568 <process_control_request+0x254>
            if (_usbd_dev.cfg_num != 0) {
 80054e4:	4b3e      	ldr	r3, [pc, #248]	@ (80055e0 <process_control_request+0x2cc>)
 80054e6:	785b      	ldrb	r3, [r3, #1]
 80054e8:	b2db      	uxtb	r3, r3
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d014      	beq.n	8005518 <process_control_request+0x204>
              // already configured: need to clear all endpoints and driver first
              TU_LOG_USBD("  Clear current Configuration (%u) before switching\r\n", _usbd_dev.cfg_num);

              dcd_sof_enable(rhport, false);
 80054ee:	79fb      	ldrb	r3, [r7, #7]
 80054f0:	2100      	movs	r1, #0
 80054f2:	4618      	mov	r0, r3
 80054f4:	f002 f968 	bl	80077c8 <dcd_sof_enable>
              dcd_edpt_close_all(rhport);
 80054f8:	79fb      	ldrb	r3, [r7, #7]
 80054fa:	4618      	mov	r0, r3
 80054fc:	f002 f9cc 	bl	8007898 <dcd_edpt_close_all>

              // close all drivers and current configured state except bus speed
              const uint8_t speed = _usbd_dev.speed;
 8005500:	4b37      	ldr	r3, [pc, #220]	@ (80055e0 <process_control_request+0x2cc>)
 8005502:	789b      	ldrb	r3, [r3, #2]
 8005504:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
              configuration_reset(rhport);
 8005508:	79fb      	ldrb	r3, [r7, #7]
 800550a:	4618      	mov	r0, r3
 800550c:	f7ff fcc2 	bl	8004e94 <configuration_reset>

              _usbd_dev.speed = speed; // restore speed
 8005510:	4a33      	ldr	r2, [pc, #204]	@ (80055e0 <process_control_request+0x2cc>)
 8005512:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8005516:	7093      	strb	r3, [r2, #2]
            }

            _usbd_dev.cfg_num = cfg_num;
 8005518:	4a31      	ldr	r2, [pc, #196]	@ (80055e0 <process_control_request+0x2cc>)
 800551a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800551e:	7053      	strb	r3, [r2, #1]

            // Handle the new configuration
            if (cfg_num == 0) {
 8005520:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8005524:	2b00      	cmp	r3, #0
 8005526:	d102      	bne.n	800552e <process_control_request+0x21a>
              tud_umount_cb();
 8005528:	f7ff fb8c 	bl	8004c44 <tud_umount_cb>
 800552c:	e01c      	b.n	8005568 <process_control_request+0x254>
            } else {
              if (!process_set_config(rhport, cfg_num)) {
 800552e:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8005532:	79fb      	ldrb	r3, [r7, #7]
 8005534:	4611      	mov	r1, r2
 8005536:	4618      	mov	r0, r3
 8005538:	f000 f9e0 	bl	80058fc <process_set_config>
 800553c:	4603      	mov	r3, r0
 800553e:	f083 0301 	eor.w	r3, r3, #1
 8005542:	b2db      	uxtb	r3, r3
 8005544:	2b00      	cmp	r3, #0
 8005546:	d00d      	beq.n	8005564 <process_control_request+0x250>
                _usbd_dev.cfg_num = 0;
 8005548:	4b25      	ldr	r3, [pc, #148]	@ (80055e0 <process_control_request+0x2cc>)
 800554a:	2200      	movs	r2, #0
 800554c:	705a      	strb	r2, [r3, #1]
                TU_ASSERT(false);
 800554e:	4b22      	ldr	r3, [pc, #136]	@ (80055d8 <process_control_request+0x2c4>)
 8005550:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005552:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f003 0301 	and.w	r3, r3, #1
 800555a:	2b00      	cmp	r3, #0
 800555c:	d000      	beq.n	8005560 <process_control_request+0x24c>
 800555e:	be00      	bkpt	0x0000
 8005560:	2300      	movs	r3, #0
 8005562:	e1c2      	b.n	80058ea <process_control_request+0x5d6>
              }
              tud_mount_cb();
 8005564:	f7ff fb67 	bl	8004c36 <tud_mount_cb>
            }
          }

          tud_control_status(rhport, p_request);
 8005568:	79fb      	ldrb	r3, [r7, #7]
 800556a:	6839      	ldr	r1, [r7, #0]
 800556c:	4618      	mov	r0, r3
 800556e:	f001 f913 	bl	8006798 <tud_control_status>
        }
        break;
 8005572:	e062      	b.n	800563a <process_control_request+0x326>

        case TUSB_REQ_GET_DESCRIPTOR:
          TU_VERIFY(process_get_descriptor(rhport, p_request));
 8005574:	79fb      	ldrb	r3, [r7, #7]
 8005576:	6839      	ldr	r1, [r7, #0]
 8005578:	4618      	mov	r0, r3
 800557a:	f000 faed 	bl	8005b58 <process_get_descriptor>
 800557e:	4603      	mov	r3, r0
 8005580:	f083 0301 	eor.w	r3, r3, #1
 8005584:	b2db      	uxtb	r3, r3
 8005586:	2b00      	cmp	r3, #0
 8005588:	d056      	beq.n	8005638 <process_control_request+0x324>
 800558a:	2300      	movs	r3, #0
 800558c:	e1ad      	b.n	80058ea <process_control_request+0x5d6>
        break;

        case TUSB_REQ_SET_FEATURE:
          switch(p_request->wValue) { //-V2520
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	885b      	ldrh	r3, [r3, #2]
 8005592:	b29b      	uxth	r3, r3
 8005594:	2b01      	cmp	r3, #1
 8005596:	d10b      	bne.n	80055b0 <process_control_request+0x29c>
            case TUSB_REQ_FEATURE_REMOTE_WAKEUP:
              TU_LOG_USBD("    Enable Remote Wakeup\r\n");
              // Host may enable remote wake up before suspending especially HID device
              _usbd_dev.remote_wakeup_en = true;
 8005598:	4a11      	ldr	r2, [pc, #68]	@ (80055e0 <process_control_request+0x2cc>)
 800559a:	7813      	ldrb	r3, [r2, #0]
 800559c:	f043 0308 	orr.w	r3, r3, #8
 80055a0:	7013      	strb	r3, [r2, #0]
              tud_control_status(rhport, p_request);
 80055a2:	79fb      	ldrb	r3, [r7, #7]
 80055a4:	6839      	ldr	r1, [r7, #0]
 80055a6:	4618      	mov	r0, r3
 80055a8:	f001 f8f6 	bl	8006798 <tud_control_status>
              break;
 80055ac:	bf00      	nop
            #endif

            // Stall unsupported feature selector
            default: return false;
          }
        break;
 80055ae:	e044      	b.n	800563a <process_control_request+0x326>
            default: return false;
 80055b0:	2300      	movs	r3, #0
 80055b2:	e19a      	b.n	80058ea <process_control_request+0x5d6>

        case TUSB_REQ_CLEAR_FEATURE:
          // Only support remote wakeup for device feature
          TU_VERIFY(TUSB_REQ_FEATURE_REMOTE_WAKEUP == p_request->wValue);
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	885b      	ldrh	r3, [r3, #2]
 80055b8:	b29b      	uxth	r3, r3
 80055ba:	2b01      	cmp	r3, #1
 80055bc:	d001      	beq.n	80055c2 <process_control_request+0x2ae>
 80055be:	2300      	movs	r3, #0
 80055c0:	e193      	b.n	80058ea <process_control_request+0x5d6>
          TU_LOG_USBD("    Disable Remote Wakeup\r\n");

          // Host may disable remote wake up after resuming
          _usbd_dev.remote_wakeup_en = false;
 80055c2:	4a07      	ldr	r2, [pc, #28]	@ (80055e0 <process_control_request+0x2cc>)
 80055c4:	7813      	ldrb	r3, [r2, #0]
 80055c6:	f023 0308 	bic.w	r3, r3, #8
 80055ca:	7013      	strb	r3, [r2, #0]
          tud_control_status(rhport, p_request);
 80055cc:	79fb      	ldrb	r3, [r7, #7]
 80055ce:	6839      	ldr	r1, [r7, #0]
 80055d0:	4618      	mov	r0, r3
 80055d2:	f001 f8e1 	bl	8006798 <tud_control_status>
          break;
 80055d6:	e030      	b.n	800563a <process_control_request+0x326>
 80055d8:	e000edf0 	.word	0xe000edf0
 80055dc:	08004c77 	.word	0x08004c77
 80055e0:	200047b0 	.word	0x200047b0
 80055e4:	200047e4 	.word	0x200047e4
 80055e8:	200047e0 	.word	0x200047e0
 80055ec:	0800917c 	.word	0x0800917c

        case TUSB_REQ_GET_STATUS: {
          // Device status bit mask
          // - Bit 0: Self Powered
          // - Bit 1: Remote Wakeup enabled
          uint16_t status = (uint16_t) ((_usbd_dev.self_powered ? 1u : 0u) | (_usbd_dev.remote_wakeup_en ? 2u : 0u));
 80055f0:	4b9b      	ldr	r3, [pc, #620]	@ (8005860 <process_control_request+0x54c>)
 80055f2:	781b      	ldrb	r3, [r3, #0]
 80055f4:	095b      	lsrs	r3, r3, #5
 80055f6:	b2db      	uxtb	r3, r3
 80055f8:	f003 0301 	and.w	r3, r3, #1
 80055fc:	b29a      	uxth	r2, r3
 80055fe:	4b98      	ldr	r3, [pc, #608]	@ (8005860 <process_control_request+0x54c>)
 8005600:	781b      	ldrb	r3, [r3, #0]
 8005602:	089b      	lsrs	r3, r3, #2
 8005604:	b2db      	uxtb	r3, r3
 8005606:	f003 0302 	and.w	r3, r3, #2
 800560a:	b29b      	uxth	r3, r3
 800560c:	4313      	orrs	r3, r2
 800560e:	b29b      	uxth	r3, r3
 8005610:	823b      	strh	r3, [r7, #16]
          tud_control_xfer(rhport, p_request, &status, 2);
 8005612:	f107 0210 	add.w	r2, r7, #16
 8005616:	79f8      	ldrb	r0, [r7, #7]
 8005618:	2302      	movs	r3, #2
 800561a:	6839      	ldr	r1, [r7, #0]
 800561c:	f001 f940 	bl	80068a0 <tud_control_xfer>
          break;
 8005620:	e00b      	b.n	800563a <process_control_request+0x326>
        }

        // Unknown/Unsupported request
        default: TU_BREAKPOINT(); return false;
 8005622:	4b90      	ldr	r3, [pc, #576]	@ (8005864 <process_control_request+0x550>)
 8005624:	647b      	str	r3, [r7, #68]	@ 0x44
 8005626:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f003 0301 	and.w	r3, r3, #1
 800562e:	2b00      	cmp	r3, #0
 8005630:	d000      	beq.n	8005634 <process_control_request+0x320>
 8005632:	be00      	bkpt	0x0000
 8005634:	2300      	movs	r3, #0
 8005636:	e158      	b.n	80058ea <process_control_request+0x5d6>
        break;
 8005638:	bf00      	nop
      }
    break;
 800563a:	e155      	b.n	80058e8 <process_control_request+0x5d4>

    //------------- Class/Interface Specific Request -------------//
    case TUSB_REQ_RCPT_INTERFACE: {
      uint8_t const itf = tu_u16_low(p_request->wIndex);
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	889b      	ldrh	r3, [r3, #4]
 8005640:	b29b      	uxth	r3, r3
 8005642:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8005644:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005646:	b2db      	uxtb	r3, r3
 8005648:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 800564c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005650:	2b0f      	cmp	r3, #15
 8005652:	d901      	bls.n	8005658 <process_control_request+0x344>
 8005654:	2300      	movs	r3, #0
 8005656:	e148      	b.n	80058ea <process_control_request+0x5d6>

      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 8005658:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800565c:	4a80      	ldr	r2, [pc, #512]	@ (8005860 <process_control_request+0x54c>)
 800565e:	4413      	add	r3, r2
 8005660:	791b      	ldrb	r3, [r3, #4]
 8005662:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  usbd_class_driver_t const *driver = NULL;
 8005666:	2300      	movs	r3, #0
 8005668:	623b      	str	r3, [r7, #32]
  if (drvid < _app_driver_count) {
 800566a:	4b7f      	ldr	r3, [pc, #508]	@ (8005868 <process_control_request+0x554>)
 800566c:	781b      	ldrb	r3, [r3, #0]
 800566e:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8005672:	429a      	cmp	r2, r3
 8005674:	d20a      	bcs.n	800568c <process_control_request+0x378>
    driver = &_app_driver[drvid];
 8005676:	4b7d      	ldr	r3, [pc, #500]	@ (800586c <process_control_request+0x558>)
 8005678:	6819      	ldr	r1, [r3, #0]
 800567a:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800567e:	4613      	mov	r3, r2
 8005680:	00db      	lsls	r3, r3, #3
 8005682:	4413      	add	r3, r2
 8005684:	009b      	lsls	r3, r3, #2
 8005686:	440b      	add	r3, r1
 8005688:	623b      	str	r3, [r7, #32]
 800568a:	e013      	b.n	80056b4 <process_control_request+0x3a0>
    drvid -= _app_driver_count;
 800568c:	4b76      	ldr	r3, [pc, #472]	@ (8005868 <process_control_request+0x554>)
 800568e:	781b      	ldrb	r3, [r3, #0]
 8005690:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8005694:	1ad3      	subs	r3, r2, r3
 8005696:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800569a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d108      	bne.n	80056b4 <process_control_request+0x3a0>
      driver = &_usbd_driver[drvid];
 80056a2:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 80056a6:	4613      	mov	r3, r2
 80056a8:	00db      	lsls	r3, r3, #3
 80056aa:	4413      	add	r3, r2
 80056ac:	009b      	lsls	r3, r3, #2
 80056ae:	4a70      	ldr	r2, [pc, #448]	@ (8005870 <process_control_request+0x55c>)
 80056b0:	4413      	add	r3, r2
 80056b2:	623b      	str	r3, [r7, #32]
  return driver;
 80056b4:	6a3b      	ldr	r3, [r7, #32]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 80056b6:	653b      	str	r3, [r7, #80]	@ 0x50
      TU_VERIFY(driver);
 80056b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d101      	bne.n	80056c2 <process_control_request+0x3ae>
 80056be:	2300      	movs	r3, #0
 80056c0:	e113      	b.n	80058ea <process_control_request+0x5d6>

      // all requests to Interface (STD or Class) is forwarded to class driver.
      // notable requests are: GET HID REPORT DESCRIPTOR, SET_INTERFACE, GET_INTERFACE
      if (!invoke_class_control(rhport, driver, p_request)) {
 80056c2:	79fb      	ldrb	r3, [r7, #7]
 80056c4:	683a      	ldr	r2, [r7, #0]
 80056c6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80056c8:	4618      	mov	r0, r3
 80056ca:	f7ff fe0b 	bl	80052e4 <invoke_class_control>
 80056ce:	4603      	mov	r3, r0
 80056d0:	f083 0301 	eor.w	r3, r3, #1
 80056d4:	b2db      	uxtb	r3, r3
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	f000 8105 	beq.w	80058e6 <process_control_request+0x5d2>
        // For GET_INTERFACE and SET_INTERFACE, it is mandatory to respond even if the class
        // driver doesn't use alternate settings or implement this
        TU_VERIFY(TUSB_REQ_TYPE_STANDARD == p_request->bmRequestType_bit.type);
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	781b      	ldrb	r3, [r3, #0]
 80056e0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80056e4:	b2db      	uxtb	r3, r3
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d001      	beq.n	80056ee <process_control_request+0x3da>
 80056ea:	2300      	movs	r3, #0
 80056ec:	e0fd      	b.n	80058ea <process_control_request+0x5d6>

        // Clear complete callback if driver set since it can also stall the request.
        usbd_control_set_complete_callback(NULL);
 80056ee:	2000      	movs	r0, #0
 80056f0:	f001 f952 	bl	8006998 <usbd_control_set_complete_callback>

        switch (p_request->bRequest) { //-V2520
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	785b      	ldrb	r3, [r3, #1]
 80056f8:	2b0a      	cmp	r3, #10
 80056fa:	d002      	beq.n	8005702 <process_control_request+0x3ee>
 80056fc:	2b0b      	cmp	r3, #11
 80056fe:	d00a      	beq.n	8005716 <process_control_request+0x402>
 8005700:	e00f      	b.n	8005722 <process_control_request+0x40e>
          case TUSB_REQ_GET_INTERFACE: {
            uint8_t alternate = 0;
 8005702:	2300      	movs	r3, #0
 8005704:	73fb      	strb	r3, [r7, #15]
            tud_control_xfer(rhport, p_request, &alternate, 1);
 8005706:	f107 020f 	add.w	r2, r7, #15
 800570a:	79f8      	ldrb	r0, [r7, #7]
 800570c:	2301      	movs	r3, #1
 800570e:	6839      	ldr	r1, [r7, #0]
 8005710:	f001 f8c6 	bl	80068a0 <tud_control_xfer>
            break;
 8005714:	e007      	b.n	8005726 <process_control_request+0x412>
          }

          case TUSB_REQ_SET_INTERFACE:
            tud_control_status(rhport, p_request);
 8005716:	79fb      	ldrb	r3, [r7, #7]
 8005718:	6839      	ldr	r1, [r7, #0]
 800571a:	4618      	mov	r0, r3
 800571c:	f001 f83c 	bl	8006798 <tud_control_status>
            break;
 8005720:	e001      	b.n	8005726 <process_control_request+0x412>

          default: return false;
 8005722:	2300      	movs	r3, #0
 8005724:	e0e1      	b.n	80058ea <process_control_request+0x5d6>
        }
      }
      break;
 8005726:	e0de      	b.n	80058e6 <process_control_request+0x5d2>
    }

    //------------- Endpoint Request -------------//
    case TUSB_REQ_RCPT_ENDPOINT: {
      uint8_t const ep_addr = tu_u16_low(p_request->wIndex);
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	889b      	ldrh	r3, [r3, #4]
 800572c:	b29b      	uxth	r3, r3
 800572e:	83bb      	strh	r3, [r7, #28]
 8005730:	8bbb      	ldrh	r3, [r7, #28]
 8005732:	b2db      	uxtb	r3, r3
 8005734:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8005738:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800573c:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800573e:	7fbb      	ldrb	r3, [r7, #30]
 8005740:	f003 030f 	and.w	r3, r3, #15
 8005744:	b2db      	uxtb	r3, r3
      uint8_t const ep_num  = tu_edpt_number(ep_addr);
 8005746:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 800574a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800574e:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8005750:	7ffb      	ldrb	r3, [r7, #31]
 8005752:	09db      	lsrs	r3, r3, #7
 8005754:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir  = tu_edpt_dir(ep_addr);
 8005756:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65

      TU_ASSERT(ep_num < TU_ARRAY_SIZE(_usbd_dev.ep2drv) );
 800575a:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 800575e:	2b05      	cmp	r3, #5
 8005760:	d90a      	bls.n	8005778 <process_control_request+0x464>
 8005762:	4b40      	ldr	r3, [pc, #256]	@ (8005864 <process_control_request+0x550>)
 8005764:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005766:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f003 0301 	and.w	r3, r3, #1
 800576e:	2b00      	cmp	r3, #0
 8005770:	d000      	beq.n	8005774 <process_control_request+0x460>
 8005772:	be00      	bkpt	0x0000
 8005774:	2300      	movs	r3, #0
 8005776:	e0b8      	b.n	80058ea <process_control_request+0x5d6>
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 8005778:	f897 2066 	ldrb.w	r2, [r7, #102]	@ 0x66
 800577c:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 8005780:	4937      	ldr	r1, [pc, #220]	@ (8005860 <process_control_request+0x54c>)
 8005782:	0052      	lsls	r2, r2, #1
 8005784:	440a      	add	r2, r1
 8005786:	4413      	add	r3, r2
 8005788:	3314      	adds	r3, #20
 800578a:	781b      	ldrb	r3, [r3, #0]
 800578c:	76fb      	strb	r3, [r7, #27]
  usbd_class_driver_t const *driver = NULL;
 800578e:	2300      	movs	r3, #0
 8005790:	617b      	str	r3, [r7, #20]
  if (drvid < _app_driver_count) {
 8005792:	4b35      	ldr	r3, [pc, #212]	@ (8005868 <process_control_request+0x554>)
 8005794:	781b      	ldrb	r3, [r3, #0]
 8005796:	7efa      	ldrb	r2, [r7, #27]
 8005798:	429a      	cmp	r2, r3
 800579a:	d209      	bcs.n	80057b0 <process_control_request+0x49c>
    driver = &_app_driver[drvid];
 800579c:	4b33      	ldr	r3, [pc, #204]	@ (800586c <process_control_request+0x558>)
 800579e:	6819      	ldr	r1, [r3, #0]
 80057a0:	7efa      	ldrb	r2, [r7, #27]
 80057a2:	4613      	mov	r3, r2
 80057a4:	00db      	lsls	r3, r3, #3
 80057a6:	4413      	add	r3, r2
 80057a8:	009b      	lsls	r3, r3, #2
 80057aa:	440b      	add	r3, r1
 80057ac:	617b      	str	r3, [r7, #20]
 80057ae:	e00f      	b.n	80057d0 <process_control_request+0x4bc>
    drvid -= _app_driver_count;
 80057b0:	4b2d      	ldr	r3, [pc, #180]	@ (8005868 <process_control_request+0x554>)
 80057b2:	781b      	ldrb	r3, [r3, #0]
 80057b4:	7efa      	ldrb	r2, [r7, #27]
 80057b6:	1ad3      	subs	r3, r2, r3
 80057b8:	76fb      	strb	r3, [r7, #27]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 80057ba:	7efb      	ldrb	r3, [r7, #27]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d107      	bne.n	80057d0 <process_control_request+0x4bc>
      driver = &_usbd_driver[drvid];
 80057c0:	7efa      	ldrb	r2, [r7, #27]
 80057c2:	4613      	mov	r3, r2
 80057c4:	00db      	lsls	r3, r3, #3
 80057c6:	4413      	add	r3, r2
 80057c8:	009b      	lsls	r3, r3, #2
 80057ca:	4a29      	ldr	r2, [pc, #164]	@ (8005870 <process_control_request+0x55c>)
 80057cc:	4413      	add	r3, r2
 80057ce:	617b      	str	r3, [r7, #20]
  return driver;
 80057d0:	697b      	ldr	r3, [r7, #20]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 80057d2:	663b      	str	r3, [r7, #96]	@ 0x60

      if (TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type) {
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	781b      	ldrb	r3, [r3, #0]
 80057d8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80057dc:	b2db      	uxtb	r3, r3
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d00c      	beq.n	80057fc <process_control_request+0x4e8>
        // Forward class request to its driver
        TU_VERIFY(driver);
 80057e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d101      	bne.n	80057ec <process_control_request+0x4d8>
 80057e8:	2300      	movs	r3, #0
 80057ea:	e07e      	b.n	80058ea <process_control_request+0x5d6>
        return invoke_class_control(rhport, driver, p_request);
 80057ec:	79fb      	ldrb	r3, [r7, #7]
 80057ee:	683a      	ldr	r2, [r7, #0]
 80057f0:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80057f2:	4618      	mov	r0, r3
 80057f4:	f7ff fd76 	bl	80052e4 <invoke_class_control>
 80057f8:	4603      	mov	r3, r0
 80057fa:	e076      	b.n	80058ea <process_control_request+0x5d6>
      } else {
        // Handle STD request to endpoint
        switch (p_request->bRequest) { //-V2520
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	785b      	ldrb	r3, [r3, #1]
 8005800:	2b03      	cmp	r3, #3
 8005802:	d01c      	beq.n	800583e <process_control_request+0x52a>
 8005804:	2b03      	cmp	r3, #3
 8005806:	dc56      	bgt.n	80058b6 <process_control_request+0x5a2>
 8005808:	2b00      	cmp	r3, #0
 800580a:	d002      	beq.n	8005812 <process_control_request+0x4fe>
 800580c:	2b01      	cmp	r3, #1
 800580e:	d016      	beq.n	800583e <process_control_request+0x52a>
 8005810:	e051      	b.n	80058b6 <process_control_request+0x5a2>
          case TUSB_REQ_GET_STATUS: {
            uint16_t status = usbd_edpt_stalled(rhport, ep_addr) ? 0x0001u : 0x0000u;
 8005812:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8005816:	79fb      	ldrb	r3, [r7, #7]
 8005818:	4611      	mov	r1, r2
 800581a:	4618      	mov	r0, r3
 800581c:	f000 ff64 	bl	80066e8 <usbd_edpt_stalled>
 8005820:	4603      	mov	r3, r0
 8005822:	2b00      	cmp	r3, #0
 8005824:	d001      	beq.n	800582a <process_control_request+0x516>
 8005826:	2301      	movs	r3, #1
 8005828:	e000      	b.n	800582c <process_control_request+0x518>
 800582a:	2300      	movs	r3, #0
 800582c:	81bb      	strh	r3, [r7, #12]
            tud_control_xfer(rhport, p_request, &status, 2);
 800582e:	f107 020c 	add.w	r2, r7, #12
 8005832:	79f8      	ldrb	r0, [r7, #7]
 8005834:	2302      	movs	r3, #2
 8005836:	6839      	ldr	r1, [r7, #0]
 8005838:	f001 f832 	bl	80068a0 <tud_control_xfer>
          }
          break;
 800583c:	e047      	b.n	80058ce <process_control_request+0x5ba>

          case TUSB_REQ_CLEAR_FEATURE:
          case TUSB_REQ_SET_FEATURE: {
            if ( TUSB_REQ_FEATURE_EDPT_HALT == p_request->wValue ) {
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	885b      	ldrh	r3, [r3, #2]
 8005842:	b29b      	uxth	r3, r3
 8005844:	2b00      	cmp	r3, #0
 8005846:	d11c      	bne.n	8005882 <process_control_request+0x56e>
              if ( TUSB_REQ_CLEAR_FEATURE ==  p_request->bRequest ) {
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	785b      	ldrb	r3, [r3, #1]
 800584c:	2b01      	cmp	r3, #1
 800584e:	d111      	bne.n	8005874 <process_control_request+0x560>
                usbd_edpt_clear_stall(rhport, ep_addr);
 8005850:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8005854:	79fb      	ldrb	r3, [r7, #7]
 8005856:	4611      	mov	r1, r2
 8005858:	4618      	mov	r0, r3
 800585a:	f000 ff07 	bl	800666c <usbd_edpt_clear_stall>
 800585e:	e010      	b.n	8005882 <process_control_request+0x56e>
 8005860:	200047b0 	.word	0x200047b0
 8005864:	e000edf0 	.word	0xe000edf0
 8005868:	200047e4 	.word	0x200047e4
 800586c:	200047e0 	.word	0x200047e0
 8005870:	0800917c 	.word	0x0800917c
              }else {
                usbd_edpt_stall(rhport, ep_addr);
 8005874:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8005878:	79fb      	ldrb	r3, [r7, #7]
 800587a:	4611      	mov	r1, r2
 800587c:	4618      	mov	r0, r3
 800587e:	f000 feb7 	bl	80065f0 <usbd_edpt_stall>
              }
            }

            if (driver != NULL) {
 8005882:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005884:	2b00      	cmp	r3, #0
 8005886:	d021      	beq.n	80058cc <process_control_request+0x5b8>
              // Some classes such as USBTMC needs to clear/re-init its buffer when receiving CLEAR_FEATURE request
              // We will also forward std request targeted endpoint to class drivers as well

              // STD request must always be ACKed regardless of driver returned value
              // Also clear complete callback if driver set since it can also stall the request.
              (void) invoke_class_control(rhport, driver, p_request);
 8005888:	79fb      	ldrb	r3, [r7, #7]
 800588a:	683a      	ldr	r2, [r7, #0]
 800588c:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800588e:	4618      	mov	r0, r3
 8005890:	f7ff fd28 	bl	80052e4 <invoke_class_control>
              usbd_control_set_complete_callback(NULL);
 8005894:	2000      	movs	r0, #0
 8005896:	f001 f87f 	bl	8006998 <usbd_control_set_complete_callback>

              // skip ZLP status if driver already did that
              if (!_usbd_dev.ep_status[0][TUSB_DIR_IN].busy) {
 800589a:	4b16      	ldr	r3, [pc, #88]	@ (80058f4 <process_control_request+0x5e0>)
 800589c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80058a0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80058a4:	b2db      	uxtb	r3, r3
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d110      	bne.n	80058cc <process_control_request+0x5b8>
                tud_control_status(rhport, p_request);
 80058aa:	79fb      	ldrb	r3, [r7, #7]
 80058ac:	6839      	ldr	r1, [r7, #0]
 80058ae:	4618      	mov	r0, r3
 80058b0:	f000 ff72 	bl	8006798 <tud_control_status>
              }
            }
          }
          break;
 80058b4:	e00a      	b.n	80058cc <process_control_request+0x5b8>

          // Unknown/Unsupported request
          default:
            TU_BREAKPOINT();
 80058b6:	4b10      	ldr	r3, [pc, #64]	@ (80058f8 <process_control_request+0x5e4>)
 80058b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80058ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f003 0301 	and.w	r3, r3, #1
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d000      	beq.n	80058c8 <process_control_request+0x5b4>
 80058c6:	be00      	bkpt	0x0000
            return false;
 80058c8:	2300      	movs	r3, #0
 80058ca:	e00e      	b.n	80058ea <process_control_request+0x5d6>
          break;
 80058cc:	bf00      	nop
        }
      }
      break;
 80058ce:	e00b      	b.n	80058e8 <process_control_request+0x5d4>
    }

    // Unknown recipient
    default:
      TU_BREAKPOINT();
 80058d0:	4b09      	ldr	r3, [pc, #36]	@ (80058f8 <process_control_request+0x5e4>)
 80058d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80058d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f003 0301 	and.w	r3, r3, #1
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d000      	beq.n	80058e2 <process_control_request+0x5ce>
 80058e0:	be00      	bkpt	0x0000
      return false;
 80058e2:	2300      	movs	r3, #0
 80058e4:	e001      	b.n	80058ea <process_control_request+0x5d6>
      break;
 80058e6:	bf00      	nop
  }

  return true;
 80058e8:	2301      	movs	r3, #1
}
 80058ea:	4618      	mov	r0, r3
 80058ec:	3768      	adds	r7, #104	@ 0x68
 80058ee:	46bd      	mov	sp, r7
 80058f0:	bd80      	pop	{r7, pc}
 80058f2:	bf00      	nop
 80058f4:	200047b0 	.word	0x200047b0
 80058f8:	e000edf0 	.word	0xe000edf0

080058fc <process_set_config>:

// Process Set Configure Request
// This function parse configuration descriptor & open drivers accordingly
static bool process_set_config(uint8_t rhport, uint8_t cfg_num)
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b096      	sub	sp, #88	@ 0x58
 8005900:	af00      	add	r7, sp, #0
 8005902:	4603      	mov	r3, r0
 8005904:	460a      	mov	r2, r1
 8005906:	71fb      	strb	r3, [r7, #7]
 8005908:	4613      	mov	r3, r2
 800590a:	71bb      	strb	r3, [r7, #6]
  // index is cfg_num-1
  tusb_desc_configuration_t const * desc_cfg = (tusb_desc_configuration_t const *) tud_descriptor_configuration_cb(cfg_num-1);
 800590c:	79bb      	ldrb	r3, [r7, #6]
 800590e:	3b01      	subs	r3, #1
 8005910:	b2db      	uxtb	r3, r3
 8005912:	4618      	mov	r0, r3
 8005914:	f7fb f9e4 	bl	8000ce0 <tud_descriptor_configuration_cb>
 8005918:	64f8      	str	r0, [r7, #76]	@ 0x4c
  TU_ASSERT(desc_cfg != NULL && desc_cfg->bDescriptorType == TUSB_DESC_CONFIGURATION);
 800591a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800591c:	2b00      	cmp	r3, #0
 800591e:	d003      	beq.n	8005928 <process_set_config+0x2c>
 8005920:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005922:	785b      	ldrb	r3, [r3, #1]
 8005924:	2b02      	cmp	r3, #2
 8005926:	d00a      	beq.n	800593e <process_set_config+0x42>
 8005928:	4b85      	ldr	r3, [pc, #532]	@ (8005b40 <process_set_config+0x244>)
 800592a:	623b      	str	r3, [r7, #32]
 800592c:	6a3b      	ldr	r3, [r7, #32]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f003 0301 	and.w	r3, r3, #1
 8005934:	2b00      	cmp	r3, #0
 8005936:	d000      	beq.n	800593a <process_set_config+0x3e>
 8005938:	be00      	bkpt	0x0000
 800593a:	2300      	movs	r3, #0
 800593c:	e0fb      	b.n	8005b36 <process_set_config+0x23a>

  // Parse configuration descriptor
  _usbd_dev.remote_wakeup_support = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_REMOTE_WAKEUP) ? 1u : 0u;
 800593e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005940:	79db      	ldrb	r3, [r3, #7]
 8005942:	115b      	asrs	r3, r3, #5
 8005944:	f003 0301 	and.w	r3, r3, #1
 8005948:	b2d9      	uxtb	r1, r3
 800594a:	4a7e      	ldr	r2, [pc, #504]	@ (8005b44 <process_set_config+0x248>)
 800594c:	7813      	ldrb	r3, [r2, #0]
 800594e:	f361 1304 	bfi	r3, r1, #4, #1
 8005952:	7013      	strb	r3, [r2, #0]
  _usbd_dev.self_powered          = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_SELF_POWERED ) ? 1u : 0u;
 8005954:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005956:	79db      	ldrb	r3, [r3, #7]
 8005958:	119b      	asrs	r3, r3, #6
 800595a:	f003 0301 	and.w	r3, r3, #1
 800595e:	b2d9      	uxtb	r1, r3
 8005960:	4a78      	ldr	r2, [pc, #480]	@ (8005b44 <process_set_config+0x248>)
 8005962:	7813      	ldrb	r3, [r2, #0]
 8005964:	f361 1345 	bfi	r3, r1, #5, #1
 8005968:	7013      	strb	r3, [r2, #0]

  // Parse interface descriptor
  uint8_t const * p_desc   = ((uint8_t const*) desc_cfg) + sizeof(tusb_desc_configuration_t);
 800596a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800596c:	3309      	adds	r3, #9
 800596e:	657b      	str	r3, [r7, #84]	@ 0x54
  uint8_t const * desc_end = ((uint8_t const*) desc_cfg) + tu_le16toh(desc_cfg->wTotalLength);
 8005970:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005972:	885b      	ldrh	r3, [r3, #2]
 8005974:	b29b      	uxth	r3, r3
 8005976:	461a      	mov	r2, r3
 8005978:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800597a:	4413      	add	r3, r2
 800597c:	64bb      	str	r3, [r7, #72]	@ 0x48

  while( p_desc < desc_end )
 800597e:	e0d4      	b.n	8005b2a <process_set_config+0x22e>
  {
    uint8_t assoc_itf_count = 1;
 8005980:	2301      	movs	r3, #1
 8005982:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 8005986:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005988:	61fb      	str	r3, [r7, #28]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
}

// get descriptor type
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_type(void const* desc) {
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800598a:	69fb      	ldr	r3, [r7, #28]
 800598c:	3301      	adds	r3, #1
 800598e:	781b      	ldrb	r3, [r3, #0]

    // Class will always starts with Interface Association (if any) and then Interface descriptor
    if ( TUSB_DESC_INTERFACE_ASSOCIATION == tu_desc_type(p_desc) )
 8005990:	2b0b      	cmp	r3, #11
 8005992:	d10f      	bne.n	80059b4 <process_set_config+0xb8>
    {
      tusb_desc_interface_assoc_t const * desc_iad = (tusb_desc_interface_assoc_t const *) p_desc;
 8005994:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005996:	647b      	str	r3, [r7, #68]	@ 0x44
      assoc_itf_count = desc_iad->bInterfaceCount;
 8005998:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800599a:	78db      	ldrb	r3, [r3, #3]
 800599c:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 80059a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80059a2:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 80059a4:	69bb      	ldr	r3, [r7, #24]
 80059a6:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 80059a8:	697b      	ldr	r3, [r7, #20]
 80059aa:	781b      	ldrb	r3, [r3, #0]
 80059ac:	461a      	mov	r2, r3
 80059ae:	697b      	ldr	r3, [r7, #20]
 80059b0:	4413      	add	r3, r2

      p_desc = tu_desc_next(p_desc); // next to Interface
 80059b2:	657b      	str	r3, [r7, #84]	@ 0x54
 80059b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80059b6:	613b      	str	r3, [r7, #16]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 80059b8:	693b      	ldr	r3, [r7, #16]
 80059ba:	3301      	adds	r3, #1
 80059bc:	781b      	ldrb	r3, [r3, #0]
      // IAD's first interface number and class should match with opened interface
      //TU_ASSERT(desc_iad->bFirstInterface == desc_itf->bInterfaceNumber &&
      //          desc_iad->bFunctionClass  == desc_itf->bInterfaceClass);
    }

    TU_ASSERT( TUSB_DESC_INTERFACE == tu_desc_type(p_desc) );
 80059be:	2b04      	cmp	r3, #4
 80059c0:	d00a      	beq.n	80059d8 <process_set_config+0xdc>
 80059c2:	4b5f      	ldr	r3, [pc, #380]	@ (8005b40 <process_set_config+0x244>)
 80059c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80059c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f003 0301 	and.w	r3, r3, #1
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d000      	beq.n	80059d4 <process_set_config+0xd8>
 80059d2:	be00      	bkpt	0x0000
 80059d4:	2300      	movs	r3, #0
 80059d6:	e0ae      	b.n	8005b36 <process_set_config+0x23a>
    tusb_desc_interface_t const * desc_itf = (tusb_desc_interface_t const*) p_desc;
 80059d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80059da:	643b      	str	r3, [r7, #64]	@ 0x40

    // Find driver for this interface
    uint16_t const remaining_len = (uint16_t) (desc_end-p_desc);
 80059dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80059de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80059e0:	1ad3      	subs	r3, r2, r3
 80059e2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    uint8_t drv_id;
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 80059e4:	2300      	movs	r3, #0
 80059e6:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 80059ea:	e082      	b.n	8005af2 <process_set_config+0x1f6>
 80059ec:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 80059f0:	73fb      	strb	r3, [r7, #15]
  usbd_class_driver_t const *driver = NULL;
 80059f2:	2300      	movs	r3, #0
 80059f4:	60bb      	str	r3, [r7, #8]
  if (drvid < _app_driver_count) {
 80059f6:	4b54      	ldr	r3, [pc, #336]	@ (8005b48 <process_set_config+0x24c>)
 80059f8:	781b      	ldrb	r3, [r3, #0]
 80059fa:	7bfa      	ldrb	r2, [r7, #15]
 80059fc:	429a      	cmp	r2, r3
 80059fe:	d209      	bcs.n	8005a14 <process_set_config+0x118>
    driver = &_app_driver[drvid];
 8005a00:	4b52      	ldr	r3, [pc, #328]	@ (8005b4c <process_set_config+0x250>)
 8005a02:	6819      	ldr	r1, [r3, #0]
 8005a04:	7bfa      	ldrb	r2, [r7, #15]
 8005a06:	4613      	mov	r3, r2
 8005a08:	00db      	lsls	r3, r3, #3
 8005a0a:	4413      	add	r3, r2
 8005a0c:	009b      	lsls	r3, r3, #2
 8005a0e:	440b      	add	r3, r1
 8005a10:	60bb      	str	r3, [r7, #8]
 8005a12:	e00f      	b.n	8005a34 <process_set_config+0x138>
    drvid -= _app_driver_count;
 8005a14:	4b4c      	ldr	r3, [pc, #304]	@ (8005b48 <process_set_config+0x24c>)
 8005a16:	781b      	ldrb	r3, [r3, #0]
 8005a18:	7bfa      	ldrb	r2, [r7, #15]
 8005a1a:	1ad3      	subs	r3, r2, r3
 8005a1c:	73fb      	strb	r3, [r7, #15]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8005a1e:	7bfb      	ldrb	r3, [r7, #15]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d107      	bne.n	8005a34 <process_set_config+0x138>
      driver = &_usbd_driver[drvid];
 8005a24:	7bfa      	ldrb	r2, [r7, #15]
 8005a26:	4613      	mov	r3, r2
 8005a28:	00db      	lsls	r3, r3, #3
 8005a2a:	4413      	add	r3, r2
 8005a2c:	009b      	lsls	r3, r3, #2
 8005a2e:	4a48      	ldr	r2, [pc, #288]	@ (8005b50 <process_set_config+0x254>)
 8005a30:	4413      	add	r3, r2
 8005a32:	60bb      	str	r3, [r7, #8]
  return driver;
 8005a34:	68bb      	ldr	r3, [r7, #8]
    {
      usbd_class_driver_t const *driver = get_driver(drv_id);
 8005a36:	63bb      	str	r3, [r7, #56]	@ 0x38
      TU_ASSERT(driver);
 8005a38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d10a      	bne.n	8005a54 <process_set_config+0x158>
 8005a3e:	4b40      	ldr	r3, [pc, #256]	@ (8005b40 <process_set_config+0x244>)
 8005a40:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005a42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f003 0301 	and.w	r3, r3, #1
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d000      	beq.n	8005a50 <process_set_config+0x154>
 8005a4e:	be00      	bkpt	0x0000
 8005a50:	2300      	movs	r3, #0
 8005a52:	e070      	b.n	8005b36 <process_set_config+0x23a>
      uint16_t const drv_len = driver->open(rhport, desc_itf, remaining_len);
 8005a54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a56:	691b      	ldr	r3, [r3, #16]
 8005a58:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8005a5a:	79f8      	ldrb	r0, [r7, #7]
 8005a5c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005a5e:	4798      	blx	r3
 8005a60:	4603      	mov	r3, r0
 8005a62:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ( (sizeof(tusb_desc_interface_t) <= drv_len)  && (drv_len <= remaining_len) )
 8005a64:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005a66:	2b08      	cmp	r3, #8
 8005a68:	d93e      	bls.n	8005ae8 <process_set_config+0x1ec>
 8005a6a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8005a6c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8005a6e:	429a      	cmp	r2, r3
 8005a70:	d83a      	bhi.n	8005ae8 <process_set_config+0x1ec>
          }
          #endif
        }

        // bind (associated) interfaces to found driver
        for(uint8_t i=0; i<assoc_itf_count; i++)
 8005a72:	2300      	movs	r3, #0
 8005a74:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
 8005a78:	e024      	b.n	8005ac4 <process_set_config+0x1c8>
        {
          uint8_t const itf_num = desc_itf->bInterfaceNumber+i;
 8005a7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005a7c:	789a      	ldrb	r2, [r3, #2]
 8005a7e:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 8005a82:	4413      	add	r3, r2
 8005a84:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

          // Interface number must not be used already
          TU_ASSERT(DRVID_INVALID == _usbd_dev.itf2drv[itf_num]);
 8005a88:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8005a8c:	4a2d      	ldr	r2, [pc, #180]	@ (8005b44 <process_set_config+0x248>)
 8005a8e:	4413      	add	r3, r2
 8005a90:	791b      	ldrb	r3, [r3, #4]
 8005a92:	2bff      	cmp	r3, #255	@ 0xff
 8005a94:	d00a      	beq.n	8005aac <process_set_config+0x1b0>
 8005a96:	4b2a      	ldr	r3, [pc, #168]	@ (8005b40 <process_set_config+0x244>)
 8005a98:	633b      	str	r3, [r7, #48]	@ 0x30
 8005a9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f003 0301 	and.w	r3, r3, #1
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d000      	beq.n	8005aa8 <process_set_config+0x1ac>
 8005aa6:	be00      	bkpt	0x0000
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	e044      	b.n	8005b36 <process_set_config+0x23a>
          _usbd_dev.itf2drv[itf_num] = drv_id;
 8005aac:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8005ab0:	4a24      	ldr	r2, [pc, #144]	@ (8005b44 <process_set_config+0x248>)
 8005ab2:	4413      	add	r3, r2
 8005ab4:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 8005ab8:	711a      	strb	r2, [r3, #4]
        for(uint8_t i=0; i<assoc_itf_count; i++)
 8005aba:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 8005abe:	3301      	adds	r3, #1
 8005ac0:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
 8005ac4:	f897 2051 	ldrb.w	r2, [r7, #81]	@ 0x51
 8005ac8:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8005acc:	429a      	cmp	r2, r3
 8005ace:	d3d4      	bcc.n	8005a7a <process_set_config+0x17e>
        }

        // bind all endpoints to found driver
        tu_edpt_bind_driver(_usbd_dev.ep2drv, desc_itf, drv_len, drv_id);
 8005ad0:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8005ad4:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8005ad6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005ad8:	481e      	ldr	r0, [pc, #120]	@ (8005b54 <process_set_config+0x258>)
 8005ada:	f003 fa01 	bl	8008ee0 <tu_edpt_bind_driver>

        // next Interface
        p_desc += drv_len;
 8005ade:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005ae0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005ae2:	4413      	add	r3, r2
 8005ae4:	657b      	str	r3, [r7, #84]	@ 0x54

        break; // exit driver find loop
 8005ae6:	e00d      	b.n	8005b04 <process_set_config+0x208>
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 8005ae8:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8005aec:	3301      	adds	r3, #1
 8005aee:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 8005af2:	4b15      	ldr	r3, [pc, #84]	@ (8005b48 <process_set_config+0x24c>)
 8005af4:	781b      	ldrb	r3, [r3, #0]
 8005af6:	3301      	adds	r3, #1
 8005af8:	b2db      	uxtb	r3, r3
 8005afa:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 8005afe:	429a      	cmp	r2, r3
 8005b00:	f4ff af74 	bcc.w	80059ec <process_set_config+0xf0>
      }
    }

    // Failed if there is no supported drivers
    TU_ASSERT(drv_id < TOTAL_DRIVER_COUNT);
 8005b04:	4b10      	ldr	r3, [pc, #64]	@ (8005b48 <process_set_config+0x24c>)
 8005b06:	781b      	ldrb	r3, [r3, #0]
 8005b08:	3301      	adds	r3, #1
 8005b0a:	b2db      	uxtb	r3, r3
 8005b0c:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 8005b10:	429a      	cmp	r2, r3
 8005b12:	d30a      	bcc.n	8005b2a <process_set_config+0x22e>
 8005b14:	4b0a      	ldr	r3, [pc, #40]	@ (8005b40 <process_set_config+0x244>)
 8005b16:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005b18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f003 0301 	and.w	r3, r3, #1
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d000      	beq.n	8005b26 <process_set_config+0x22a>
 8005b24:	be00      	bkpt	0x0000
 8005b26:	2300      	movs	r3, #0
 8005b28:	e005      	b.n	8005b36 <process_set_config+0x23a>
  while( p_desc < desc_end )
 8005b2a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005b2c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b2e:	429a      	cmp	r2, r3
 8005b30:	f4ff af26 	bcc.w	8005980 <process_set_config+0x84>
  }

  return true;
 8005b34:	2301      	movs	r3, #1
}
 8005b36:	4618      	mov	r0, r3
 8005b38:	3758      	adds	r7, #88	@ 0x58
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	bd80      	pop	{r7, pc}
 8005b3e:	bf00      	nop
 8005b40:	e000edf0 	.word	0xe000edf0
 8005b44:	200047b0 	.word	0x200047b0
 8005b48:	200047e4 	.word	0x200047e4
 8005b4c:	200047e0 	.word	0x200047e0
 8005b50:	0800917c 	.word	0x0800917c
 8005b54:	200047c4 	.word	0x200047c4

08005b58 <process_get_descriptor>:

// return descriptor's buffer and update desc_len
static bool process_get_descriptor(uint8_t rhport, tusb_control_request_t const * p_request)
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	b094      	sub	sp, #80	@ 0x50
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	4603      	mov	r3, r0
 8005b60:	6039      	str	r1, [r7, #0]
 8005b62:	71fb      	strb	r3, [r7, #7]
  tusb_desc_type_t const desc_type = (tusb_desc_type_t) tu_u16_high(p_request->wValue);
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	885b      	ldrh	r3, [r3, #2]
 8005b68:	b29b      	uxth	r3, r3
 8005b6a:	84bb      	strh	r3, [r7, #36]	@ 0x24
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 8005b6c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005b6e:	0a1b      	lsrs	r3, r3, #8
 8005b70:	b29b      	uxth	r3, r3
 8005b72:	b2db      	uxtb	r3, r3
 8005b74:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  uint8_t const desc_index = tu_u16_low( p_request->wValue );
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	885b      	ldrh	r3, [r3, #2]
 8005b7c:	b29b      	uxth	r3, r3
 8005b7e:	84fb      	strh	r3, [r7, #38]	@ 0x26
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8005b80:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005b82:	b2db      	uxtb	r3, r3
 8005b84:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a

  switch(desc_type) { //-V2520
 8005b88:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8005b8c:	3b01      	subs	r3, #1
 8005b8e:	2b0e      	cmp	r3, #14
 8005b90:	f200 80b4 	bhi.w	8005cfc <process_get_descriptor+0x1a4>
 8005b94:	a201      	add	r2, pc, #4	@ (adr r2, 8005b9c <process_get_descriptor+0x44>)
 8005b96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b9a:	bf00      	nop
 8005b9c:	08005bd9 	.word	0x08005bd9
 8005ba0:	08005c3d 	.word	0x08005c3d
 8005ba4:	08005ca3 	.word	0x08005ca3
 8005ba8:	08005cfd 	.word	0x08005cfd
 8005bac:	08005cfd 	.word	0x08005cfd
 8005bb0:	08005cd7 	.word	0x08005cd7
 8005bb4:	08005c3d 	.word	0x08005c3d
 8005bb8:	08005cfd 	.word	0x08005cfd
 8005bbc:	08005cfd 	.word	0x08005cfd
 8005bc0:	08005cfd 	.word	0x08005cfd
 8005bc4:	08005cfd 	.word	0x08005cfd
 8005bc8:	08005cfd 	.word	0x08005cfd
 8005bcc:	08005cfd 	.word	0x08005cfd
 8005bd0:	08005cfd 	.word	0x08005cfd
 8005bd4:	08005c0b 	.word	0x08005c0b
    case TUSB_DESC_DEVICE: {
      TU_LOG_USBD(" Device\r\n");

      void* desc_device = (void*) (uintptr_t) tud_descriptor_device_cb();
 8005bd8:	f7fb f878 	bl	8000ccc <tud_descriptor_device_cb>
 8005bdc:	62f8      	str	r0, [r7, #44]	@ 0x2c
      TU_ASSERT(desc_device);
 8005bde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d10a      	bne.n	8005bfa <process_get_descriptor+0xa2>
 8005be4:	4b48      	ldr	r3, [pc, #288]	@ (8005d08 <process_get_descriptor+0x1b0>)
 8005be6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005be8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f003 0301 	and.w	r3, r3, #1
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d000      	beq.n	8005bf6 <process_get_descriptor+0x9e>
 8005bf4:	be00      	bkpt	0x0000
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	e081      	b.n	8005cfe <process_get_descriptor+0x1a6>
        tusb_control_request_t mod_request = *p_request;
        mod_request.wLength = CFG_TUD_ENDPOINT0_SIZE;

        return tud_control_xfer(rhport, &mod_request, desc_device, CFG_TUD_ENDPOINT0_SIZE);
      }else {
        return tud_control_xfer(rhport, p_request, desc_device, sizeof(tusb_desc_device_t));
 8005bfa:	79f8      	ldrb	r0, [r7, #7]
 8005bfc:	2312      	movs	r3, #18
 8005bfe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c00:	6839      	ldr	r1, [r7, #0]
 8005c02:	f000 fe4d 	bl	80068a0 <tud_control_xfer>
 8005c06:	4603      	mov	r3, r0
 8005c08:	e079      	b.n	8005cfe <process_get_descriptor+0x1a6>

    case TUSB_DESC_BOS: {
      TU_LOG_USBD(" BOS\r\n");

      // requested by host if USB > 2.0 ( i.e 2.1 or 3.x )
      uintptr_t desc_bos = (uintptr_t) tud_descriptor_bos_cb();
 8005c0a:	f7fe fff8 	bl	8004bfe <tud_descriptor_bos_cb>
 8005c0e:	4603      	mov	r3, r0
 8005c10:	647b      	str	r3, [r7, #68]	@ 0x44
      TU_VERIFY(desc_bos != 0);
 8005c12:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d101      	bne.n	8005c1c <process_get_descriptor+0xc4>
 8005c18:	2300      	movs	r3, #0
 8005c1a:	e070      	b.n	8005cfe <process_get_descriptor+0x1a6>

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_bos + offsetof(tusb_desc_bos_t, wTotalLength))) );
 8005c1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c1e:	3302      	adds	r3, #2
 8005c20:	623b      	str	r3, [r7, #32]
  return *((uint16_t const *) mem);
 8005c22:	6a3b      	ldr	r3, [r7, #32]
 8005c24:	881b      	ldrh	r3, [r3, #0]
 8005c26:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

      return tud_control_xfer(rhport, p_request, (void*) desc_bos, total_len);
 8005c2a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005c2c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8005c30:	79f8      	ldrb	r0, [r7, #7]
 8005c32:	6839      	ldr	r1, [r7, #0]
 8005c34:	f000 fe34 	bl	80068a0 <tud_control_xfer>
 8005c38:	4603      	mov	r3, r0
 8005c3a:	e060      	b.n	8005cfe <process_get_descriptor+0x1a6>

    case TUSB_DESC_CONFIGURATION:
    case TUSB_DESC_OTHER_SPEED_CONFIG: {
      uintptr_t desc_config;

      if ( desc_type == TUSB_DESC_CONFIGURATION ) {
 8005c3c:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8005c40:	2b02      	cmp	r3, #2
 8005c42:	d114      	bne.n	8005c6e <process_get_descriptor+0x116>
        TU_LOG_USBD(" Configuration[%u]\r\n", desc_index);
        desc_config = (uintptr_t) tud_descriptor_configuration_cb(desc_index);
 8005c44:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8005c48:	4618      	mov	r0, r3
 8005c4a:	f7fb f849 	bl	8000ce0 <tud_descriptor_configuration_cb>
 8005c4e:	4603      	mov	r3, r0
 8005c50:	64fb      	str	r3, [r7, #76]	@ 0x4c
        TU_ASSERT(desc_config != 0);
 8005c52:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d116      	bne.n	8005c86 <process_get_descriptor+0x12e>
 8005c58:	4b2b      	ldr	r3, [pc, #172]	@ (8005d08 <process_get_descriptor+0x1b0>)
 8005c5a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f003 0301 	and.w	r3, r3, #1
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d000      	beq.n	8005c6a <process_get_descriptor+0x112>
 8005c68:	be00      	bkpt	0x0000
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	e047      	b.n	8005cfe <process_get_descriptor+0x1a6>
      }else {
        // Host only request this after getting Device Qualifier descriptor
        TU_LOG_USBD(" Other Speed Configuration\r\n");
        desc_config = (uintptr_t) tud_descriptor_other_speed_configuration_cb(desc_index);
 8005c6e:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8005c72:	4618      	mov	r0, r3
 8005c74:	f7fe ffd3 	bl	8004c1e <tud_descriptor_other_speed_configuration_cb>
 8005c78:	4603      	mov	r3, r0
 8005c7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
        TU_VERIFY(desc_config != 0);
 8005c7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d101      	bne.n	8005c86 <process_get_descriptor+0x12e>
 8005c82:	2300      	movs	r3, #0
 8005c84:	e03b      	b.n	8005cfe <process_get_descriptor+0x1a6>
      }

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_config + offsetof(tusb_desc_configuration_t, wTotalLength))) );
 8005c86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c88:	3302      	adds	r3, #2
 8005c8a:	61fb      	str	r3, [r7, #28]
 8005c8c:	69fb      	ldr	r3, [r7, #28]
 8005c8e:	881b      	ldrh	r3, [r3, #0]
 8005c90:	867b      	strh	r3, [r7, #50]	@ 0x32

      return tud_control_xfer(rhport, p_request, (void*) desc_config, total_len);
 8005c92:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005c94:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8005c96:	79f8      	ldrb	r0, [r7, #7]
 8005c98:	6839      	ldr	r1, [r7, #0]
 8005c9a:	f000 fe01 	bl	80068a0 <tud_control_xfer>
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	e02d      	b.n	8005cfe <process_get_descriptor+0x1a6>

    case TUSB_DESC_STRING: {
      TU_LOG_USBD(" String[%u]\r\n", desc_index);

      // String Descriptor always uses the desc set from user
      uint8_t const* desc_str = (uint8_t const*) tud_descriptor_string_cb(desc_index, tu_le16toh(p_request->wIndex));
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	889b      	ldrh	r3, [r3, #4]
 8005ca6:	b29a      	uxth	r2, r3
 8005ca8:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8005cac:	4611      	mov	r1, r2
 8005cae:	4618      	mov	r0, r3
 8005cb0:	f7fb f824 	bl	8000cfc <tud_descriptor_string_cb>
 8005cb4:	63b8      	str	r0, [r7, #56]	@ 0x38
      TU_VERIFY(desc_str);
 8005cb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d101      	bne.n	8005cc0 <process_get_descriptor+0x168>
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	e01e      	b.n	8005cfe <process_get_descriptor+0x1a6>
 8005cc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cc2:	61bb      	str	r3, [r7, #24]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 8005cc4:	69bb      	ldr	r3, [r7, #24]
 8005cc6:	781b      	ldrb	r3, [r3, #0]

      // first byte of descriptor is its size
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_str, tu_desc_len(desc_str));
 8005cc8:	79f8      	ldrb	r0, [r7, #7]
 8005cca:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005ccc:	6839      	ldr	r1, [r7, #0]
 8005cce:	f000 fde7 	bl	80068a0 <tud_control_xfer>
 8005cd2:	4603      	mov	r3, r0
 8005cd4:	e013      	b.n	8005cfe <process_get_descriptor+0x1a6>
    }
    // break; // unreachable

    case TUSB_DESC_DEVICE_QUALIFIER: {
      TU_LOG_USBD(" Device Qualifier\r\n");
      uint8_t const* desc_qualifier = tud_descriptor_device_qualifier_cb();
 8005cd6:	f7fe ff9a 	bl	8004c0e <tud_descriptor_device_qualifier_cb>
 8005cda:	63f8      	str	r0, [r7, #60]	@ 0x3c
      TU_VERIFY(desc_qualifier);
 8005cdc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d101      	bne.n	8005ce6 <process_get_descriptor+0x18e>
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	e00b      	b.n	8005cfe <process_get_descriptor+0x1a6>
 8005ce6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ce8:	617b      	str	r3, [r7, #20]
 8005cea:	697b      	ldr	r3, [r7, #20]
 8005cec:	781b      	ldrb	r3, [r3, #0]
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_qualifier, tu_desc_len(desc_qualifier));
 8005cee:	79f8      	ldrb	r0, [r7, #7]
 8005cf0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005cf2:	6839      	ldr	r1, [r7, #0]
 8005cf4:	f000 fdd4 	bl	80068a0 <tud_control_xfer>
 8005cf8:	4603      	mov	r3, r0
 8005cfa:	e000      	b.n	8005cfe <process_get_descriptor+0x1a6>
    }
    // break; // unreachable

    default: return false;
 8005cfc:	2300      	movs	r3, #0
  }
}
 8005cfe:	4618      	mov	r0, r3
 8005d00:	3750      	adds	r7, #80	@ 0x50
 8005d02:	46bd      	mov	sp, r7
 8005d04:	bd80      	pop	{r7, pc}
 8005d06:	bf00      	nop
 8005d08:	e000edf0 	.word	0xe000edf0

08005d0c <dcd_event_handler>:

//--------------------------------------------------------------------+
// DCD Event Handler
//--------------------------------------------------------------------+
TU_ATTR_FAST_FUNC void dcd_event_handler(dcd_event_t const* event, bool in_isr) {
 8005d0c:	b590      	push	{r4, r7, lr}
 8005d0e:	b0a5      	sub	sp, #148	@ 0x94
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
 8005d14:	460b      	mov	r3, r1
 8005d16:	70fb      	strb	r3, [r7, #3]
  bool send = false;
 8005d18:	2300      	movs	r3, #0
 8005d1a:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  switch (event->event_id) {
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	785b      	ldrb	r3, [r3, #1]
 8005d22:	3b02      	subs	r3, #2
 8005d24:	2b05      	cmp	r3, #5
 8005d26:	f200 823c 	bhi.w	80061a2 <dcd_event_handler+0x496>
 8005d2a:	a201      	add	r2, pc, #4	@ (adr r2, 8005d30 <dcd_event_handler+0x24>)
 8005d2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d30:	08005d49 	.word	0x08005d49
 8005d34:	08005db9 	.word	0x08005db9
 8005d38:	08005d75 	.word	0x08005d75
 8005d3c:	08005d97 	.word	0x08005d97
 8005d40:	08006019 	.word	0x08006019
 8005d44:	0800602f 	.word	0x0800602f
    case DCD_EVENT_UNPLUGGED:
      _usbd_dev.connected = 0;
 8005d48:	4aad      	ldr	r2, [pc, #692]	@ (8006000 <dcd_event_handler+0x2f4>)
 8005d4a:	7813      	ldrb	r3, [r2, #0]
 8005d4c:	f023 0301 	bic.w	r3, r3, #1
 8005d50:	7013      	strb	r3, [r2, #0]
      _usbd_dev.addressed = 0;
 8005d52:	4aab      	ldr	r2, [pc, #684]	@ (8006000 <dcd_event_handler+0x2f4>)
 8005d54:	7813      	ldrb	r3, [r2, #0]
 8005d56:	f023 0302 	bic.w	r3, r3, #2
 8005d5a:	7013      	strb	r3, [r2, #0]
      _usbd_dev.cfg_num = 0;
 8005d5c:	4ba8      	ldr	r3, [pc, #672]	@ (8006000 <dcd_event_handler+0x2f4>)
 8005d5e:	2200      	movs	r2, #0
 8005d60:	705a      	strb	r2, [r3, #1]
      _usbd_dev.suspended = 0;
 8005d62:	4aa7      	ldr	r2, [pc, #668]	@ (8006000 <dcd_event_handler+0x2f4>)
 8005d64:	7813      	ldrb	r3, [r2, #0]
 8005d66:	f023 0304 	bic.w	r3, r3, #4
 8005d6a:	7013      	strb	r3, [r2, #0]
      send = true;
 8005d6c:	2301      	movs	r3, #1
 8005d6e:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 8005d72:	e221      	b.n	80061b8 <dcd_event_handler+0x4ac>
    case DCD_EVENT_SUSPEND:
      // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
      // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ).
      // In addition, some MCUs such as SAMD or boards that haven no VBUS detection cannot distinguish
      // suspended vs disconnected. We will skip handling SUSPEND/RESUME event if not currently connected
      if (_usbd_dev.connected) {
 8005d74:	4ba2      	ldr	r3, [pc, #648]	@ (8006000 <dcd_event_handler+0x2f4>)
 8005d76:	781b      	ldrb	r3, [r3, #0]
 8005d78:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005d7c:	b2db      	uxtb	r3, r3
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	f000 8213 	beq.w	80061aa <dcd_event_handler+0x49e>
        _usbd_dev.suspended = 1;
 8005d84:	4a9e      	ldr	r2, [pc, #632]	@ (8006000 <dcd_event_handler+0x2f4>)
 8005d86:	7813      	ldrb	r3, [r2, #0]
 8005d88:	f043 0304 	orr.w	r3, r3, #4
 8005d8c:	7013      	strb	r3, [r2, #0]
        send = true;
 8005d8e:	2301      	movs	r3, #1
 8005d90:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      }
      break;
 8005d94:	e209      	b.n	80061aa <dcd_event_handler+0x49e>

    case DCD_EVENT_RESUME:
      // skip event if not connected (especially required for SAMD)
      if (_usbd_dev.connected) {
 8005d96:	4b9a      	ldr	r3, [pc, #616]	@ (8006000 <dcd_event_handler+0x2f4>)
 8005d98:	781b      	ldrb	r3, [r3, #0]
 8005d9a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005d9e:	b2db      	uxtb	r3, r3
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	f000 8204 	beq.w	80061ae <dcd_event_handler+0x4a2>
        _usbd_dev.suspended = 0;
 8005da6:	4a96      	ldr	r2, [pc, #600]	@ (8006000 <dcd_event_handler+0x2f4>)
 8005da8:	7813      	ldrb	r3, [r2, #0]
 8005daa:	f023 0304 	bic.w	r3, r3, #4
 8005dae:	7013      	strb	r3, [r2, #0]
        send = true;
 8005db0:	2301      	movs	r3, #1
 8005db2:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      }
      break;
 8005db6:	e1fa      	b.n	80061ae <dcd_event_handler+0x4a2>

    case DCD_EVENT_SOF:
      // SOF driver handler in ISR context
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8005db8:	2300      	movs	r3, #0
 8005dba:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 8005dbe:	e044      	b.n	8005e4a <dcd_event_handler+0x13e>
 8005dc0:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 8005dc4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  usbd_class_driver_t const *driver = NULL;
 8005dc8:	2300      	movs	r3, #0
 8005dca:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (drvid < _app_driver_count) {
 8005dcc:	4b8d      	ldr	r3, [pc, #564]	@ (8006004 <dcd_event_handler+0x2f8>)
 8005dce:	781b      	ldrb	r3, [r3, #0]
 8005dd0:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 8005dd4:	429a      	cmp	r2, r3
 8005dd6:	d20a      	bcs.n	8005dee <dcd_event_handler+0xe2>
    driver = &_app_driver[drvid];
 8005dd8:	4b8b      	ldr	r3, [pc, #556]	@ (8006008 <dcd_event_handler+0x2fc>)
 8005dda:	6819      	ldr	r1, [r3, #0]
 8005ddc:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 8005de0:	4613      	mov	r3, r2
 8005de2:	00db      	lsls	r3, r3, #3
 8005de4:	4413      	add	r3, r2
 8005de6:	009b      	lsls	r3, r3, #2
 8005de8:	440b      	add	r3, r1
 8005dea:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005dec:	e013      	b.n	8005e16 <dcd_event_handler+0x10a>
    drvid -= _app_driver_count;
 8005dee:	4b85      	ldr	r3, [pc, #532]	@ (8006004 <dcd_event_handler+0x2f8>)
 8005df0:	781b      	ldrb	r3, [r3, #0]
 8005df2:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 8005df6:	1ad3      	subs	r3, r2, r3
 8005df8:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8005dfc:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d108      	bne.n	8005e16 <dcd_event_handler+0x10a>
      driver = &_usbd_driver[drvid];
 8005e04:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 8005e08:	4613      	mov	r3, r2
 8005e0a:	00db      	lsls	r3, r3, #3
 8005e0c:	4413      	add	r3, r2
 8005e0e:	009b      	lsls	r3, r3, #2
 8005e10:	4a7e      	ldr	r2, [pc, #504]	@ (800600c <dcd_event_handler+0x300>)
 8005e12:	4413      	add	r3, r2
 8005e14:	67bb      	str	r3, [r7, #120]	@ 0x78
  return driver;
 8005e16:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
        usbd_class_driver_t const* driver = get_driver(i);
 8005e18:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        if (driver && driver->sof) {
 8005e1c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d00d      	beq.n	8005e40 <dcd_event_handler+0x134>
 8005e24:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005e28:	6a1b      	ldr	r3, [r3, #32]
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d008      	beq.n	8005e40 <dcd_event_handler+0x134>
          driver->sof(event->rhport, event->sof.frame_count);
 8005e2e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005e32:	6a1b      	ldr	r3, [r3, #32]
 8005e34:	687a      	ldr	r2, [r7, #4]
 8005e36:	7810      	ldrb	r0, [r2, #0]
 8005e38:	687a      	ldr	r2, [r7, #4]
 8005e3a:	6852      	ldr	r2, [r2, #4]
 8005e3c:	4611      	mov	r1, r2
 8005e3e:	4798      	blx	r3
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8005e40:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 8005e44:	3301      	adds	r3, #1
 8005e46:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 8005e4a:	4b6e      	ldr	r3, [pc, #440]	@ (8006004 <dcd_event_handler+0x2f8>)
 8005e4c:	781b      	ldrb	r3, [r3, #0]
 8005e4e:	3301      	adds	r3, #1
 8005e50:	b2db      	uxtb	r3, r3
 8005e52:	f897 208e 	ldrb.w	r2, [r7, #142]	@ 0x8e
 8005e56:	429a      	cmp	r2, r3
 8005e58:	d3b2      	bcc.n	8005dc0 <dcd_event_handler+0xb4>
        }
      }

      // Some MCUs after running dcd_remote_wakeup() does not have way to detect the end of remote wakeup
      // which last 1-15 ms. DCD can use SOF as a clear indicator that bus is back to operational
      if (_usbd_dev.suspended) {
 8005e5a:	4b69      	ldr	r3, [pc, #420]	@ (8006000 <dcd_event_handler+0x2f4>)
 8005e5c:	781b      	ldrb	r3, [r3, #0]
 8005e5e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8005e62:	b2db      	uxtb	r3, r3
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d05a      	beq.n	8005f1e <dcd_event_handler+0x212>
        _usbd_dev.suspended = 0;
 8005e68:	4a65      	ldr	r2, [pc, #404]	@ (8006000 <dcd_event_handler+0x2f4>)
 8005e6a:	7813      	ldrb	r3, [r2, #0]
 8005e6c:	f023 0304 	bic.w	r3, r3, #4
 8005e70:	7013      	strb	r3, [r2, #0]

        dcd_event_t const event_resume = {.rhport = event->rhport, .event_id = DCD_EVENT_RESUME};
 8005e72:	f107 0314 	add.w	r3, r7, #20
 8005e76:	2200      	movs	r2, #0
 8005e78:	601a      	str	r2, [r3, #0]
 8005e7a:	605a      	str	r2, [r3, #4]
 8005e7c:	609a      	str	r2, [r3, #8]
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	781b      	ldrb	r3, [r3, #0]
 8005e82:	753b      	strb	r3, [r7, #20]
 8005e84:	2305      	movs	r3, #5
 8005e86:	757b      	strb	r3, [r7, #21]
 8005e88:	f107 0314 	add.w	r3, r7, #20
 8005e8c:	677b      	str	r3, [r7, #116]	@ 0x74
 8005e8e:	78fb      	ldrb	r3, [r7, #3]
 8005e90:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 8005e94:	4b5e      	ldr	r3, [pc, #376]	@ (8006010 <dcd_event_handler+0x304>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005e9a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005e9c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005e9e:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8005ea2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_send(osal_queue_t qhdl, void const* data, bool in_isr) {
  if (!in_isr) {
 8005ea6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8005eaa:	f083 0301 	eor.w	r3, r3, #1
 8005eae:	b2db      	uxtb	r3, r3
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d003      	beq.n	8005ebc <dcd_event_handler+0x1b0>
    qhdl->interrupt_set(false);
 8005eb4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	2000      	movs	r0, #0
 8005eba:	4798      	blx	r3
  }

  const bool success = tu_fifo_write(&qhdl->ff, data);
 8005ebc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005ebe:	3304      	adds	r3, #4
 8005ec0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	f7fe fdf8 	bl	8004ab8 <tu_fifo_write>
 8005ec8:	4603      	mov	r3, r0
 8005eca:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66

  if (!in_isr) {
 8005ece:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8005ed2:	f083 0301 	eor.w	r3, r3, #1
 8005ed6:	b2db      	uxtb	r3, r3
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d003      	beq.n	8005ee4 <dcd_event_handler+0x1d8>
    qhdl->interrupt_set(true);
 8005edc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	2001      	movs	r0, #1
 8005ee2:	4798      	blx	r3
  }

  return success;
 8005ee4:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8005ee8:	f083 0301 	eor.w	r3, r3, #1
 8005eec:	b2db      	uxtb	r3, r3
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d009      	beq.n	8005f06 <dcd_event_handler+0x1fa>
 8005ef2:	4b48      	ldr	r3, [pc, #288]	@ (8006014 <dcd_event_handler+0x308>)
 8005ef4:	663b      	str	r3, [r7, #96]	@ 0x60
 8005ef6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f003 0301 	and.w	r3, r3, #1
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d00c      	beq.n	8005f1c <dcd_event_handler+0x210>
 8005f02:	be00      	bkpt	0x0000
 8005f04:	e00a      	b.n	8005f1c <dcd_event_handler+0x210>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 8005f06:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005f08:	7818      	ldrb	r0, [r3, #0]
 8005f0a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005f0c:	785b      	ldrb	r3, [r3, #1]
 8005f0e:	4619      	mov	r1, r3
 8005f10:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8005f14:	461a      	mov	r2, r3
 8005f16:	f7fe fe5a 	bl	8004bce <tud_event_hook_cb>
  return true;
 8005f1a:	e000      	b.n	8005f1e <dcd_event_handler+0x212>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 8005f1c:	bf00      	nop
        queue_event(&event_resume, in_isr);
      }

      if (tu_bit_test(_usbd_dev.sof_consumer, SOF_CONSUMER_USER)) {
 8005f1e:	4b38      	ldr	r3, [pc, #224]	@ (8006000 <dcd_event_handler+0x2f4>)
 8005f20:	78db      	ldrb	r3, [r3, #3]
 8005f22:	b2db      	uxtb	r3, r3
 8005f24:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005f26:	2300      	movs	r3, #0
 8005f28:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8005f2c:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8005f30:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005f32:	fa22 f303 	lsr.w	r3, r2, r3
 8005f36:	f003 0301 	and.w	r3, r3, #1
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	bf14      	ite	ne
 8005f3e:	2301      	movne	r3, #1
 8005f40:	2300      	moveq	r3, #0
 8005f42:	b2db      	uxtb	r3, r3
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	f000 8134 	beq.w	80061b2 <dcd_event_handler+0x4a6>
        dcd_event_t const event_sof = {.rhport = event->rhport, .event_id = DCD_EVENT_SOF, .sof.frame_count = event->sof.frame_count};
 8005f4a:	f107 0308 	add.w	r3, r7, #8
 8005f4e:	2200      	movs	r2, #0
 8005f50:	601a      	str	r2, [r3, #0]
 8005f52:	605a      	str	r2, [r3, #4]
 8005f54:	609a      	str	r2, [r3, #8]
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	781b      	ldrb	r3, [r3, #0]
 8005f5a:	723b      	strb	r3, [r7, #8]
 8005f5c:	2303      	movs	r3, #3
 8005f5e:	727b      	strb	r3, [r7, #9]
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	685b      	ldr	r3, [r3, #4]
 8005f64:	60fb      	str	r3, [r7, #12]
 8005f66:	f107 0308 	add.w	r3, r7, #8
 8005f6a:	657b      	str	r3, [r7, #84]	@ 0x54
 8005f6c:	78fb      	ldrb	r3, [r7, #3]
 8005f6e:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 8005f72:	4b27      	ldr	r3, [pc, #156]	@ (8006010 <dcd_event_handler+0x304>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f78:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005f7a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005f7c:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8005f80:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  if (!in_isr) {
 8005f84:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005f88:	f083 0301 	eor.w	r3, r3, #1
 8005f8c:	b2db      	uxtb	r3, r3
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d003      	beq.n	8005f9a <dcd_event_handler+0x28e>
    qhdl->interrupt_set(false);
 8005f92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	2000      	movs	r0, #0
 8005f98:	4798      	blx	r3
  const bool success = tu_fifo_write(&qhdl->ff, data);
 8005f9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f9c:	3304      	adds	r3, #4
 8005f9e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	f7fe fd89 	bl	8004ab8 <tu_fifo_write>
 8005fa6:	4603      	mov	r3, r0
 8005fa8:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  if (!in_isr) {
 8005fac:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005fb0:	f083 0301 	eor.w	r3, r3, #1
 8005fb4:	b2db      	uxtb	r3, r3
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d003      	beq.n	8005fc2 <dcd_event_handler+0x2b6>
    qhdl->interrupt_set(true);
 8005fba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	2001      	movs	r0, #1
 8005fc0:	4798      	blx	r3
  return success;
 8005fc2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8005fc6:	f083 0301 	eor.w	r3, r3, #1
 8005fca:	b2db      	uxtb	r3, r3
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d009      	beq.n	8005fe4 <dcd_event_handler+0x2d8>
 8005fd0:	4b10      	ldr	r3, [pc, #64]	@ (8006014 <dcd_event_handler+0x308>)
 8005fd2:	643b      	str	r3, [r7, #64]	@ 0x40
 8005fd4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f003 0301 	and.w	r3, r3, #1
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d00c      	beq.n	8005ffa <dcd_event_handler+0x2ee>
 8005fe0:	be00      	bkpt	0x0000
 8005fe2:	e00a      	b.n	8005ffa <dcd_event_handler+0x2ee>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 8005fe4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005fe6:	7818      	ldrb	r0, [r3, #0]
 8005fe8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005fea:	785b      	ldrb	r3, [r3, #1]
 8005fec:	4619      	mov	r1, r3
 8005fee:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8005ff2:	461a      	mov	r2, r3
 8005ff4:	f7fe fdeb 	bl	8004bce <tud_event_hook_cb>
  return true;
 8005ff8:	e000      	b.n	8005ffc <dcd_event_handler+0x2f0>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 8005ffa:	bf00      	nop
        queue_event(&event_sof, in_isr);
      }
      break;
 8005ffc:	e0d9      	b.n	80061b2 <dcd_event_handler+0x4a6>
 8005ffe:	bf00      	nop
 8006000:	200047b0 	.word	0x200047b0
 8006004:	200047e4 	.word	0x200047e4
 8006008:	200047e0 	.word	0x200047e0
 800600c:	0800917c 	.word	0x0800917c
 8006010:	200048a8 	.word	0x200048a8
 8006014:	e000edf0 	.word	0xe000edf0

    case DCD_EVENT_SETUP_RECEIVED:
      _usbd_queued_setup++;
 8006018:	4b90      	ldr	r3, [pc, #576]	@ (800625c <dcd_event_handler+0x550>)
 800601a:	781b      	ldrb	r3, [r3, #0]
 800601c:	b2db      	uxtb	r3, r3
 800601e:	3301      	adds	r3, #1
 8006020:	b2da      	uxtb	r2, r3
 8006022:	4b8e      	ldr	r3, [pc, #568]	@ (800625c <dcd_event_handler+0x550>)
 8006024:	701a      	strb	r2, [r3, #0]
      send = true;
 8006026:	2301      	movs	r3, #1
 8006028:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 800602c:	e0c4      	b.n	80061b8 <dcd_event_handler+0x4ac>

    case DCD_EVENT_XFER_COMPLETE: {
      // Invoke the class callback associated with the endpoint address
      uint8_t const ep_addr = event->xfer_complete.ep_addr;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	791b      	ldrb	r3, [r3, #4]
 8006032:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
 8006036:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800603a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800603e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8006042:	f003 030f 	and.w	r3, r3, #15
 8006046:	b2db      	uxtb	r3, r3
      uint8_t const epnum = tu_edpt_number(ep_addr);
 8006048:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
 800604c:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 8006050:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8006054:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006058:	09db      	lsrs	r3, r3, #7
 800605a:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir = tu_edpt_dir(ep_addr);
 800605c:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b

      send = true;
 8006060:	2301      	movs	r3, #1
 8006062:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      if(epnum > 0) {
 8006066:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 800606a:	2b00      	cmp	r3, #0
 800606c:	f000 80a3 	beq.w	80061b6 <dcd_event_handler+0x4aa>
        usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 8006070:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 8006074:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8006078:	4979      	ldr	r1, [pc, #484]	@ (8006260 <dcd_event_handler+0x554>)
 800607a:	0052      	lsls	r2, r2, #1
 800607c:	440a      	add	r2, r1
 800607e:	4413      	add	r3, r2
 8006080:	3314      	adds	r3, #20
 8006082:	781b      	ldrb	r3, [r3, #0]
 8006084:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  usbd_class_driver_t const *driver = NULL;
 8006088:	2300      	movs	r3, #0
 800608a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (drvid < _app_driver_count) {
 800608c:	4b75      	ldr	r3, [pc, #468]	@ (8006264 <dcd_event_handler+0x558>)
 800608e:	781b      	ldrb	r3, [r3, #0]
 8006090:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8006094:	429a      	cmp	r2, r3
 8006096:	d20a      	bcs.n	80060ae <dcd_event_handler+0x3a2>
    driver = &_app_driver[drvid];
 8006098:	4b73      	ldr	r3, [pc, #460]	@ (8006268 <dcd_event_handler+0x55c>)
 800609a:	6819      	ldr	r1, [r3, #0]
 800609c:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80060a0:	4613      	mov	r3, r2
 80060a2:	00db      	lsls	r3, r3, #3
 80060a4:	4413      	add	r3, r2
 80060a6:	009b      	lsls	r3, r3, #2
 80060a8:	440b      	add	r3, r1
 80060aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80060ac:	e013      	b.n	80060d6 <dcd_event_handler+0x3ca>
    drvid -= _app_driver_count;
 80060ae:	4b6d      	ldr	r3, [pc, #436]	@ (8006264 <dcd_event_handler+0x558>)
 80060b0:	781b      	ldrb	r3, [r3, #0]
 80060b2:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80060b6:	1ad3      	subs	r3, r2, r3
 80060b8:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    if (drvid < BUILTIN_DRIVER_COUNT) {
 80060bc:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d108      	bne.n	80060d6 <dcd_event_handler+0x3ca>
      driver = &_usbd_driver[drvid];
 80060c4:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80060c8:	4613      	mov	r3, r2
 80060ca:	00db      	lsls	r3, r3, #3
 80060cc:	4413      	add	r3, r2
 80060ce:	009b      	lsls	r3, r3, #2
 80060d0:	4a66      	ldr	r2, [pc, #408]	@ (800626c <dcd_event_handler+0x560>)
 80060d2:	4413      	add	r3, r2
 80060d4:	63bb      	str	r3, [r7, #56]	@ 0x38
  return driver;
 80060d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
        usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 80060d8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

        if (driver && driver->xfer_isr) {
 80060dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d068      	beq.n	80061b6 <dcd_event_handler+0x4aa>
 80060e4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80060e8:	69db      	ldr	r3, [r3, #28]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d063      	beq.n	80061b6 <dcd_event_handler+0x4aa>
          _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 80060ee:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 80060f2:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 80060f6:	495a      	ldr	r1, [pc, #360]	@ (8006260 <dcd_event_handler+0x554>)
 80060f8:	0052      	lsls	r2, r2, #1
 80060fa:	440a      	add	r2, r1
 80060fc:	4413      	add	r3, r2
 80060fe:	f103 0220 	add.w	r2, r3, #32
 8006102:	7813      	ldrb	r3, [r2, #0]
 8006104:	f023 0301 	bic.w	r3, r3, #1
 8006108:	7013      	strb	r3, [r2, #0]
          _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 800610a:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800610e:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8006112:	4953      	ldr	r1, [pc, #332]	@ (8006260 <dcd_event_handler+0x554>)
 8006114:	0052      	lsls	r2, r2, #1
 8006116:	440a      	add	r2, r1
 8006118:	4413      	add	r3, r2
 800611a:	f103 0220 	add.w	r2, r3, #32
 800611e:	7813      	ldrb	r3, [r2, #0]
 8006120:	f023 0304 	bic.w	r3, r3, #4
 8006124:	7013      	strb	r3, [r2, #0]

          send = !driver->xfer_isr(event->rhport, ep_addr, (xfer_result_t) event->xfer_complete.result, event->xfer_complete.len);
 8006126:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800612a:	69dc      	ldr	r4, [r3, #28]
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	7818      	ldrb	r0, [r3, #0]
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	795a      	ldrb	r2, [r3, #5]
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	689b      	ldr	r3, [r3, #8]
 8006138:	f897 108d 	ldrb.w	r1, [r7, #141]	@ 0x8d
 800613c:	47a0      	blx	r4
 800613e:	4603      	mov	r3, r0
 8006140:	2b00      	cmp	r3, #0
 8006142:	bf14      	ite	ne
 8006144:	2301      	movne	r3, #1
 8006146:	2300      	moveq	r3, #0
 8006148:	b2db      	uxtb	r3, r3
 800614a:	f083 0301 	eor.w	r3, r3, #1
 800614e:	b2db      	uxtb	r3, r3
 8006150:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 8006154:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8006158:	f003 0301 	and.w	r3, r3, #1
 800615c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

          // xfer_isr() is deferred to xfer_cb(), revert busy/claimed status
          if (send) {
 8006160:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8006164:	2b00      	cmp	r3, #0
 8006166:	d026      	beq.n	80061b6 <dcd_event_handler+0x4aa>
            _usbd_dev.ep_status[epnum][ep_dir].busy = 1;
 8006168:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800616c:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8006170:	493b      	ldr	r1, [pc, #236]	@ (8006260 <dcd_event_handler+0x554>)
 8006172:	0052      	lsls	r2, r2, #1
 8006174:	440a      	add	r2, r1
 8006176:	4413      	add	r3, r2
 8006178:	f103 0220 	add.w	r2, r3, #32
 800617c:	7813      	ldrb	r3, [r2, #0]
 800617e:	f043 0301 	orr.w	r3, r3, #1
 8006182:	7013      	strb	r3, [r2, #0]
            _usbd_dev.ep_status[epnum][ep_dir].claimed = 1;
 8006184:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 8006188:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800618c:	4934      	ldr	r1, [pc, #208]	@ (8006260 <dcd_event_handler+0x554>)
 800618e:	0052      	lsls	r2, r2, #1
 8006190:	440a      	add	r2, r1
 8006192:	4413      	add	r3, r2
 8006194:	f103 0220 	add.w	r2, r3, #32
 8006198:	7813      	ldrb	r3, [r2, #0]
 800619a:	f043 0304 	orr.w	r3, r3, #4
 800619e:	7013      	strb	r3, [r2, #0]
          }
        }
      }
      break;
 80061a0:	e009      	b.n	80061b6 <dcd_event_handler+0x4aa>
    }

    default:
      send = true;
 80061a2:	2301      	movs	r3, #1
 80061a4:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 80061a8:	e006      	b.n	80061b8 <dcd_event_handler+0x4ac>
      break;
 80061aa:	bf00      	nop
 80061ac:	e004      	b.n	80061b8 <dcd_event_handler+0x4ac>
      break;
 80061ae:	bf00      	nop
 80061b0:	e002      	b.n	80061b8 <dcd_event_handler+0x4ac>
      break;
 80061b2:	bf00      	nop
 80061b4:	e000      	b.n	80061b8 <dcd_event_handler+0x4ac>
      break;
 80061b6:	bf00      	nop
  }

  if (send) {
 80061b8:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d049      	beq.n	8006254 <dcd_event_handler+0x548>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80061c4:	78fb      	ldrb	r3, [r7, #3]
 80061c6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 80061ca:	4b29      	ldr	r3, [pc, #164]	@ (8006270 <dcd_event_handler+0x564>)
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80061d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061d2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80061d4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80061d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (!in_isr) {
 80061dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80061e0:	f083 0301 	eor.w	r3, r3, #1
 80061e4:	b2db      	uxtb	r3, r3
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d003      	beq.n	80061f2 <dcd_event_handler+0x4e6>
    qhdl->interrupt_set(false);
 80061ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	2000      	movs	r0, #0
 80061f0:	4798      	blx	r3
  const bool success = tu_fifo_write(&qhdl->ff, data);
 80061f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061f4:	3304      	adds	r3, #4
 80061f6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80061f8:	4618      	mov	r0, r3
 80061fa:	f7fe fc5d 	bl	8004ab8 <tu_fifo_write>
 80061fe:	4603      	mov	r3, r0
 8006200:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  if (!in_isr) {
 8006204:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006208:	f083 0301 	eor.w	r3, r3, #1
 800620c:	b2db      	uxtb	r3, r3
 800620e:	2b00      	cmp	r3, #0
 8006210:	d003      	beq.n	800621a <dcd_event_handler+0x50e>
    qhdl->interrupt_set(true);
 8006212:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	2001      	movs	r0, #1
 8006218:	4798      	blx	r3
  return success;
 800621a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800621e:	f083 0301 	eor.w	r3, r3, #1
 8006222:	b2db      	uxtb	r3, r3
 8006224:	2b00      	cmp	r3, #0
 8006226:	d009      	beq.n	800623c <dcd_event_handler+0x530>
 8006228:	4b12      	ldr	r3, [pc, #72]	@ (8006274 <dcd_event_handler+0x568>)
 800622a:	623b      	str	r3, [r7, #32]
 800622c:	6a3b      	ldr	r3, [r7, #32]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f003 0301 	and.w	r3, r3, #1
 8006234:	2b00      	cmp	r3, #0
 8006236:	d00c      	beq.n	8006252 <dcd_event_handler+0x546>
 8006238:	be00      	bkpt	0x0000
 800623a:	e00a      	b.n	8006252 <dcd_event_handler+0x546>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 800623c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800623e:	7818      	ldrb	r0, [r3, #0]
 8006240:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006242:	785b      	ldrb	r3, [r3, #1]
 8006244:	4619      	mov	r1, r3
 8006246:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800624a:	461a      	mov	r2, r3
 800624c:	f7fe fcbf 	bl	8004bce <tud_event_hook_cb>
  return true;
 8006250:	e000      	b.n	8006254 <dcd_event_handler+0x548>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 8006252:	bf00      	nop
    queue_event(event, in_isr);
  }
}
 8006254:	bf00      	nop
 8006256:	3794      	adds	r7, #148	@ 0x94
 8006258:	46bd      	mov	sp, r7
 800625a:	bd90      	pop	{r4, r7, pc}
 800625c:	200047dc 	.word	0x200047dc
 8006260:	200047b0 	.word	0x200047b0
 8006264:	200047e4 	.word	0x200047e4
 8006268:	200047e0 	.word	0x200047e0
 800626c:	0800917c 	.word	0x0800917c
 8006270:	200048a8 	.word	0x200048a8
 8006274:	e000edf0 	.word	0xe000edf0

08006278 <usbd_int_set>:

//--------------------------------------------------------------------+
// USBD API For Class Driver
//--------------------------------------------------------------------+

void usbd_int_set(bool enabled) {
 8006278:	b580      	push	{r7, lr}
 800627a:	b082      	sub	sp, #8
 800627c:	af00      	add	r7, sp, #0
 800627e:	4603      	mov	r3, r0
 8006280:	71fb      	strb	r3, [r7, #7]
  if (enabled) {
 8006282:	79fb      	ldrb	r3, [r7, #7]
 8006284:	2b00      	cmp	r3, #0
 8006286:	d005      	beq.n	8006294 <usbd_int_set+0x1c>
    dcd_int_enable(_usbd_rhport);
 8006288:	4b07      	ldr	r3, [pc, #28]	@ (80062a8 <usbd_int_set+0x30>)
 800628a:	781b      	ldrb	r3, [r3, #0]
 800628c:	4618      	mov	r0, r3
 800628e:	f001 f9cd 	bl	800762c <dcd_int_enable>
  } else {
    dcd_int_disable(_usbd_rhport);
  }
}
 8006292:	e004      	b.n	800629e <usbd_int_set+0x26>
    dcd_int_disable(_usbd_rhport);
 8006294:	4b04      	ldr	r3, [pc, #16]	@ (80062a8 <usbd_int_set+0x30>)
 8006296:	781b      	ldrb	r3, [r3, #0]
 8006298:	4618      	mov	r0, r3
 800629a:	f001 f9ef 	bl	800767c <dcd_int_disable>
}
 800629e:	bf00      	nop
 80062a0:	3708      	adds	r7, #8
 80062a2:	46bd      	mov	sp, r7
 80062a4:	bd80      	pop	{r7, pc}
 80062a6:	bf00      	nop
 80062a8:	20000009 	.word	0x20000009

080062ac <usbd_spin_lock>:

void usbd_spin_lock(bool in_isr) {
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b084      	sub	sp, #16
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	4603      	mov	r3, r0
 80062b4:	71fb      	strb	r3, [r7, #7]
 80062b6:	4b0e      	ldr	r3, [pc, #56]	@ (80062f0 <usbd_spin_lock+0x44>)
 80062b8:	60fb      	str	r3, [r7, #12]
 80062ba:	79fb      	ldrb	r3, [r7, #7]
 80062bc:	72fb      	strb	r3, [r7, #11]
  if (!in_isr && ctx->nested_count == 0) {
 80062be:	7afb      	ldrb	r3, [r7, #11]
 80062c0:	f083 0301 	eor.w	r3, r3, #1
 80062c4:	b2db      	uxtb	r3, r3
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d007      	beq.n	80062da <usbd_spin_lock+0x2e>
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	685b      	ldr	r3, [r3, #4]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d103      	bne.n	80062da <usbd_spin_lock+0x2e>
    ctx->interrupt_set(false);
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	2000      	movs	r0, #0
 80062d8:	4798      	blx	r3
  ctx->nested_count++;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	685b      	ldr	r3, [r3, #4]
 80062de:	1c5a      	adds	r2, r3, #1
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	605a      	str	r2, [r3, #4]
}
 80062e4:	bf00      	nop
  osal_spin_lock(&_usbd_spin, in_isr);
}
 80062e6:	bf00      	nop
 80062e8:	3710      	adds	r7, #16
 80062ea:	46bd      	mov	sp, r7
 80062ec:	bd80      	pop	{r7, pc}
 80062ee:	bf00      	nop
 80062f0:	2000000c 	.word	0x2000000c

080062f4 <usbd_spin_unlock>:
void usbd_spin_unlock(bool in_isr) {
 80062f4:	b580      	push	{r7, lr}
 80062f6:	b084      	sub	sp, #16
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	4603      	mov	r3, r0
 80062fc:	71fb      	strb	r3, [r7, #7]
 80062fe:	4b10      	ldr	r3, [pc, #64]	@ (8006340 <usbd_spin_unlock+0x4c>)
 8006300:	60fb      	str	r3, [r7, #12]
 8006302:	79fb      	ldrb	r3, [r7, #7]
 8006304:	72fb      	strb	r3, [r7, #11]
  if (ctx->nested_count == 0) {
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	685b      	ldr	r3, [r3, #4]
 800630a:	2b00      	cmp	r3, #0
 800630c:	d013      	beq.n	8006336 <usbd_spin_unlock+0x42>
  ctx->nested_count--;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	685b      	ldr	r3, [r3, #4]
 8006312:	1e5a      	subs	r2, r3, #1
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	605a      	str	r2, [r3, #4]
  if (!in_isr && ctx->nested_count == 0) {
 8006318:	7afb      	ldrb	r3, [r7, #11]
 800631a:	f083 0301 	eor.w	r3, r3, #1
 800631e:	b2db      	uxtb	r3, r3
 8006320:	2b00      	cmp	r3, #0
 8006322:	d009      	beq.n	8006338 <usbd_spin_unlock+0x44>
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	685b      	ldr	r3, [r3, #4]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d105      	bne.n	8006338 <usbd_spin_unlock+0x44>
    ctx->interrupt_set(true);
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	2001      	movs	r0, #1
 8006332:	4798      	blx	r3
  osal_spin_unlock(&_usbd_spin, in_isr);
}
 8006334:	e000      	b.n	8006338 <usbd_spin_unlock+0x44>
    return; // spin is not locked to begin with
 8006336:	bf00      	nop
 8006338:	bf00      	nop
 800633a:	3710      	adds	r7, #16
 800633c:	46bd      	mov	sp, r7
 800633e:	bd80      	pop	{r7, pc}
 8006340:	2000000c 	.word	0x2000000c

08006344 <usbd_open_edpt_pair>:

// Parse consecutive endpoint descriptors (IN & OUT)
bool usbd_open_edpt_pair(uint8_t rhport, uint8_t const* p_desc, uint8_t ep_count, uint8_t xfer_type, uint8_t* ep_out, uint8_t* ep_in)
{
 8006344:	b580      	push	{r7, lr}
 8006346:	b08a      	sub	sp, #40	@ 0x28
 8006348:	af00      	add	r7, sp, #0
 800634a:	6039      	str	r1, [r7, #0]
 800634c:	4611      	mov	r1, r2
 800634e:	461a      	mov	r2, r3
 8006350:	4603      	mov	r3, r0
 8006352:	71fb      	strb	r3, [r7, #7]
 8006354:	460b      	mov	r3, r1
 8006356:	71bb      	strb	r3, [r7, #6]
 8006358:	4613      	mov	r3, r2
 800635a:	717b      	strb	r3, [r7, #5]
  for(int i=0; i<ep_count; i++)
 800635c:	2300      	movs	r3, #0
 800635e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006360:	e04d      	b.n	80063fe <usbd_open_edpt_pair+0xba>
  {
    tusb_desc_endpoint_t const * desc_ep = (tusb_desc_endpoint_t const *) p_desc;
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	623b      	str	r3, [r7, #32]

    TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && xfer_type == desc_ep->bmAttributes.xfer);
 8006366:	6a3b      	ldr	r3, [r7, #32]
 8006368:	785b      	ldrb	r3, [r3, #1]
 800636a:	2b05      	cmp	r3, #5
 800636c:	d108      	bne.n	8006380 <usbd_open_edpt_pair+0x3c>
 800636e:	6a3b      	ldr	r3, [r7, #32]
 8006370:	78db      	ldrb	r3, [r3, #3]
 8006372:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8006376:	b2db      	uxtb	r3, r3
 8006378:	461a      	mov	r2, r3
 800637a:	797b      	ldrb	r3, [r7, #5]
 800637c:	4293      	cmp	r3, r2
 800637e:	d00a      	beq.n	8006396 <usbd_open_edpt_pair+0x52>
 8006380:	4b23      	ldr	r3, [pc, #140]	@ (8006410 <usbd_open_edpt_pair+0xcc>)
 8006382:	61bb      	str	r3, [r7, #24]
 8006384:	69bb      	ldr	r3, [r7, #24]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f003 0301 	and.w	r3, r3, #1
 800638c:	2b00      	cmp	r3, #0
 800638e:	d000      	beq.n	8006392 <usbd_open_edpt_pair+0x4e>
 8006390:	be00      	bkpt	0x0000
 8006392:	2300      	movs	r3, #0
 8006394:	e038      	b.n	8006408 <usbd_open_edpt_pair+0xc4>
    TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 8006396:	79fb      	ldrb	r3, [r7, #7]
 8006398:	6a39      	ldr	r1, [r7, #32]
 800639a:	4618      	mov	r0, r3
 800639c:	f000 f83a 	bl	8006414 <usbd_edpt_open>
 80063a0:	4603      	mov	r3, r0
 80063a2:	f083 0301 	eor.w	r3, r3, #1
 80063a6:	b2db      	uxtb	r3, r3
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d00a      	beq.n	80063c2 <usbd_open_edpt_pair+0x7e>
 80063ac:	4b18      	ldr	r3, [pc, #96]	@ (8006410 <usbd_open_edpt_pair+0xcc>)
 80063ae:	61fb      	str	r3, [r7, #28]
 80063b0:	69fb      	ldr	r3, [r7, #28]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f003 0301 	and.w	r3, r3, #1
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d000      	beq.n	80063be <usbd_open_edpt_pair+0x7a>
 80063bc:	be00      	bkpt	0x0000
 80063be:	2300      	movs	r3, #0
 80063c0:	e022      	b.n	8006408 <usbd_open_edpt_pair+0xc4>

    if ( tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN )
 80063c2:	6a3b      	ldr	r3, [r7, #32]
 80063c4:	789b      	ldrb	r3, [r3, #2]
 80063c6:	75fb      	strb	r3, [r7, #23]
 80063c8:	7dfb      	ldrb	r3, [r7, #23]
 80063ca:	09db      	lsrs	r3, r3, #7
 80063cc:	b2db      	uxtb	r3, r3
 80063ce:	2b01      	cmp	r3, #1
 80063d0:	d104      	bne.n	80063dc <usbd_open_edpt_pair+0x98>
    {
      (*ep_in) = desc_ep->bEndpointAddress;
 80063d2:	6a3b      	ldr	r3, [r7, #32]
 80063d4:	789a      	ldrb	r2, [r3, #2]
 80063d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063d8:	701a      	strb	r2, [r3, #0]
 80063da:	e003      	b.n	80063e4 <usbd_open_edpt_pair+0xa0>
    }else
    {
      (*ep_out) = desc_ep->bEndpointAddress;
 80063dc:	6a3b      	ldr	r3, [r7, #32]
 80063de:	789a      	ldrb	r2, [r3, #2]
 80063e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063e2:	701a      	strb	r2, [r3, #0]
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 80063e8:	693b      	ldr	r3, [r7, #16]
 80063ea:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	781b      	ldrb	r3, [r3, #0]
 80063f0:	461a      	mov	r2, r3
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	4413      	add	r3, r2
    }

    p_desc = tu_desc_next(p_desc);
 80063f6:	603b      	str	r3, [r7, #0]
  for(int i=0; i<ep_count; i++)
 80063f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063fa:	3301      	adds	r3, #1
 80063fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80063fe:	79bb      	ldrb	r3, [r7, #6]
 8006400:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006402:	429a      	cmp	r2, r3
 8006404:	dbad      	blt.n	8006362 <usbd_open_edpt_pair+0x1e>
  }

  return true;
 8006406:	2301      	movs	r3, #1
}
 8006408:	4618      	mov	r0, r3
 800640a:	3728      	adds	r7, #40	@ 0x28
 800640c:	46bd      	mov	sp, r7
 800640e:	bd80      	pop	{r7, pc}
 8006410:	e000edf0 	.word	0xe000edf0

08006414 <usbd_edpt_open>:

//--------------------------------------------------------------------+
// USBD Endpoint API
//--------------------------------------------------------------------+

bool usbd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const* desc_ep) {
 8006414:	b580      	push	{r7, lr}
 8006416:	b086      	sub	sp, #24
 8006418:	af00      	add	r7, sp, #0
 800641a:	4603      	mov	r3, r0
 800641c:	6039      	str	r1, [r7, #0]
 800641e:	71fb      	strb	r3, [r7, #7]
  rhport = _usbd_rhport;
 8006420:	4b1c      	ldr	r3, [pc, #112]	@ (8006494 <usbd_edpt_open+0x80>)
 8006422:	781b      	ldrb	r3, [r3, #0]
 8006424:	71fb      	strb	r3, [r7, #7]

  TU_ASSERT(tu_edpt_number(desc_ep->bEndpointAddress) < CFG_TUD_ENDPPOINT_MAX);
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	789b      	ldrb	r3, [r3, #2]
 800642a:	73fb      	strb	r3, [r7, #15]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800642c:	7bfb      	ldrb	r3, [r7, #15]
 800642e:	f003 030f 	and.w	r3, r3, #15
 8006432:	b2db      	uxtb	r3, r3
 8006434:	2b05      	cmp	r3, #5
 8006436:	d90a      	bls.n	800644e <usbd_edpt_open+0x3a>
 8006438:	4b17      	ldr	r3, [pc, #92]	@ (8006498 <usbd_edpt_open+0x84>)
 800643a:	613b      	str	r3, [r7, #16]
 800643c:	693b      	ldr	r3, [r7, #16]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f003 0301 	and.w	r3, r3, #1
 8006444:	2b00      	cmp	r3, #0
 8006446:	d000      	beq.n	800644a <usbd_edpt_open+0x36>
 8006448:	be00      	bkpt	0x0000
 800644a:	2300      	movs	r3, #0
 800644c:	e01d      	b.n	800648a <usbd_edpt_open+0x76>
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed, false));
 800644e:	4b13      	ldr	r3, [pc, #76]	@ (800649c <usbd_edpt_open+0x88>)
 8006450:	789b      	ldrb	r3, [r3, #2]
 8006452:	2200      	movs	r2, #0
 8006454:	4619      	mov	r1, r3
 8006456:	6838      	ldr	r0, [r7, #0]
 8006458:	f002 fca8 	bl	8008dac <tu_edpt_validate>
 800645c:	4603      	mov	r3, r0
 800645e:	f083 0301 	eor.w	r3, r3, #1
 8006462:	b2db      	uxtb	r3, r3
 8006464:	2b00      	cmp	r3, #0
 8006466:	d00a      	beq.n	800647e <usbd_edpt_open+0x6a>
 8006468:	4b0b      	ldr	r3, [pc, #44]	@ (8006498 <usbd_edpt_open+0x84>)
 800646a:	617b      	str	r3, [r7, #20]
 800646c:	697b      	ldr	r3, [r7, #20]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f003 0301 	and.w	r3, r3, #1
 8006474:	2b00      	cmp	r3, #0
 8006476:	d000      	beq.n	800647a <usbd_edpt_open+0x66>
 8006478:	be00      	bkpt	0x0000
 800647a:	2300      	movs	r3, #0
 800647c:	e005      	b.n	800648a <usbd_edpt_open+0x76>

  return dcd_edpt_open(rhport, desc_ep);
 800647e:	79fb      	ldrb	r3, [r7, #7]
 8006480:	6839      	ldr	r1, [r7, #0]
 8006482:	4618      	mov	r0, r3
 8006484:	f001 f9d6 	bl	8007834 <dcd_edpt_open>
 8006488:	4603      	mov	r3, r0
}
 800648a:	4618      	mov	r0, r3
 800648c:	3718      	adds	r7, #24
 800648e:	46bd      	mov	sp, r7
 8006490:	bd80      	pop	{r7, pc}
 8006492:	bf00      	nop
 8006494:	20000009 	.word	0x20000009
 8006498:	e000edf0 	.word	0xe000edf0
 800649c:	200047b0 	.word	0x200047b0

080064a0 <usbd_edpt_xfer>:
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];

  return tu_edpt_release(ep_state, _usbd_mutex);
}

bool usbd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes, bool is_isr) {
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b088      	sub	sp, #32
 80064a4:	af02      	add	r7, sp, #8
 80064a6:	603a      	str	r2, [r7, #0]
 80064a8:	461a      	mov	r2, r3
 80064aa:	4603      	mov	r3, r0
 80064ac:	71fb      	strb	r3, [r7, #7]
 80064ae:	460b      	mov	r3, r1
 80064b0:	71bb      	strb	r3, [r7, #6]
 80064b2:	4613      	mov	r3, r2
 80064b4:	80bb      	strh	r3, [r7, #4]
  rhport = _usbd_rhport;
 80064b6:	4b34      	ldr	r3, [pc, #208]	@ (8006588 <usbd_edpt_xfer+0xe8>)
 80064b8:	781b      	ldrb	r3, [r3, #0]
 80064ba:	71fb      	strb	r3, [r7, #7]
 80064bc:	79bb      	ldrb	r3, [r7, #6]
 80064be:	72bb      	strb	r3, [r7, #10]
 80064c0:	7abb      	ldrb	r3, [r7, #10]
 80064c2:	f003 030f 	and.w	r3, r3, #15
 80064c6:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 80064c8:	75fb      	strb	r3, [r7, #23]
 80064ca:	79bb      	ldrb	r3, [r7, #6]
 80064cc:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80064ce:	7afb      	ldrb	r3, [r7, #11]
 80064d0:	09db      	lsrs	r3, r3, #7
 80064d2:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 80064d4:	75bb      	strb	r3, [r7, #22]
    TU_LOG_MEM(CFG_TUD_LOG_LEVEL, buffer, total_bytes, 2);
  }
#endif

  // Attempt to transfer on a busy endpoint, sound like an race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 80064d6:	7dfa      	ldrb	r2, [r7, #23]
 80064d8:	7dbb      	ldrb	r3, [r7, #22]
 80064da:	492c      	ldr	r1, [pc, #176]	@ (800658c <usbd_edpt_xfer+0xec>)
 80064dc:	0052      	lsls	r2, r2, #1
 80064de:	440a      	add	r2, r1
 80064e0:	4413      	add	r3, r2
 80064e2:	3320      	adds	r3, #32
 80064e4:	781b      	ldrb	r3, [r3, #0]
 80064e6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80064ea:	b2db      	uxtb	r3, r3
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d00a      	beq.n	8006506 <usbd_edpt_xfer+0x66>
 80064f0:	4b27      	ldr	r3, [pc, #156]	@ (8006590 <usbd_edpt_xfer+0xf0>)
 80064f2:	60fb      	str	r3, [r7, #12]
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f003 0301 	and.w	r3, r3, #1
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d000      	beq.n	8006502 <usbd_edpt_xfer+0x62>
 8006500:	be00      	bkpt	0x0000
 8006502:	2300      	movs	r3, #0
 8006504:	e03c      	b.n	8006580 <usbd_edpt_xfer+0xe0>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer()
  // could return and USBD task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 8006506:	7dfa      	ldrb	r2, [r7, #23]
 8006508:	7dbb      	ldrb	r3, [r7, #22]
 800650a:	4920      	ldr	r1, [pc, #128]	@ (800658c <usbd_edpt_xfer+0xec>)
 800650c:	0052      	lsls	r2, r2, #1
 800650e:	440a      	add	r2, r1
 8006510:	4413      	add	r3, r2
 8006512:	f103 0220 	add.w	r2, r3, #32
 8006516:	7813      	ldrb	r3, [r2, #0]
 8006518:	f043 0301 	orr.w	r3, r3, #1
 800651c:	7013      	strb	r3, [r2, #0]

  if (dcd_edpt_xfer(rhport, ep_addr, buffer, total_bytes, is_isr)) {
 800651e:	88ba      	ldrh	r2, [r7, #4]
 8006520:	79b9      	ldrb	r1, [r7, #6]
 8006522:	79f8      	ldrb	r0, [r7, #7]
 8006524:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006528:	9300      	str	r3, [sp, #0]
 800652a:	4613      	mov	r3, r2
 800652c:	683a      	ldr	r2, [r7, #0]
 800652e:	f001 fa4b 	bl	80079c8 <dcd_edpt_xfer>
 8006532:	4603      	mov	r3, r0
 8006534:	2b00      	cmp	r3, #0
 8006536:	d001      	beq.n	800653c <usbd_edpt_xfer+0x9c>
    return true;
 8006538:	2301      	movs	r3, #1
 800653a:	e021      	b.n	8006580 <usbd_edpt_xfer+0xe0>
  } else {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 800653c:	7dfa      	ldrb	r2, [r7, #23]
 800653e:	7dbb      	ldrb	r3, [r7, #22]
 8006540:	4912      	ldr	r1, [pc, #72]	@ (800658c <usbd_edpt_xfer+0xec>)
 8006542:	0052      	lsls	r2, r2, #1
 8006544:	440a      	add	r2, r1
 8006546:	4413      	add	r3, r2
 8006548:	f103 0220 	add.w	r2, r3, #32
 800654c:	7813      	ldrb	r3, [r2, #0]
 800654e:	f023 0301 	bic.w	r3, r3, #1
 8006552:	7013      	strb	r3, [r2, #0]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 8006554:	7dfa      	ldrb	r2, [r7, #23]
 8006556:	7dbb      	ldrb	r3, [r7, #22]
 8006558:	490c      	ldr	r1, [pc, #48]	@ (800658c <usbd_edpt_xfer+0xec>)
 800655a:	0052      	lsls	r2, r2, #1
 800655c:	440a      	add	r2, r1
 800655e:	4413      	add	r3, r2
 8006560:	f103 0220 	add.w	r2, r3, #32
 8006564:	7813      	ldrb	r3, [r2, #0]
 8006566:	f023 0304 	bic.w	r3, r3, #4
 800656a:	7013      	strb	r3, [r2, #0]
    TU_LOG_USBD("FAILED\r\n");
    TU_BREAKPOINT();
 800656c:	4b08      	ldr	r3, [pc, #32]	@ (8006590 <usbd_edpt_xfer+0xf0>)
 800656e:	613b      	str	r3, [r7, #16]
 8006570:	693b      	ldr	r3, [r7, #16]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f003 0301 	and.w	r3, r3, #1
 8006578:	2b00      	cmp	r3, #0
 800657a:	d000      	beq.n	800657e <usbd_edpt_xfer+0xde>
 800657c:	be00      	bkpt	0x0000
    return false;
 800657e:	2300      	movs	r3, #0
  }
}
 8006580:	4618      	mov	r0, r3
 8006582:	3718      	adds	r7, #24
 8006584:	46bd      	mov	sp, r7
 8006586:	bd80      	pop	{r7, pc}
 8006588:	20000009 	.word	0x20000009
 800658c:	200047b0 	.word	0x200047b0
 8006590:	e000edf0 	.word	0xe000edf0

08006594 <usbd_edpt_busy>:
  (void)is_isr;
  return false;
  #endif
}

bool usbd_edpt_busy(uint8_t rhport, uint8_t ep_addr) {
 8006594:	b480      	push	{r7}
 8006596:	b085      	sub	sp, #20
 8006598:	af00      	add	r7, sp, #0
 800659a:	4603      	mov	r3, r0
 800659c:	460a      	mov	r2, r1
 800659e:	71fb      	strb	r3, [r7, #7]
 80065a0:	4613      	mov	r3, r2
 80065a2:	71bb      	strb	r3, [r7, #6]
 80065a4:	79bb      	ldrb	r3, [r7, #6]
 80065a6:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80065a8:	7b3b      	ldrb	r3, [r7, #12]
 80065aa:	f003 030f 	and.w	r3, r3, #15
 80065ae:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 80065b0:	73fb      	strb	r3, [r7, #15]
 80065b2:	79bb      	ldrb	r3, [r7, #6]
 80065b4:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80065b6:	7b7b      	ldrb	r3, [r7, #13]
 80065b8:	09db      	lsrs	r3, r3, #7
 80065ba:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 80065bc:	73bb      	strb	r3, [r7, #14]

  return _usbd_dev.ep_status[epnum][dir].busy;
 80065be:	7bfa      	ldrb	r2, [r7, #15]
 80065c0:	7bbb      	ldrb	r3, [r7, #14]
 80065c2:	490a      	ldr	r1, [pc, #40]	@ (80065ec <usbd_edpt_busy+0x58>)
 80065c4:	0052      	lsls	r2, r2, #1
 80065c6:	440a      	add	r2, r1
 80065c8:	4413      	add	r3, r2
 80065ca:	3320      	adds	r3, #32
 80065cc:	781b      	ldrb	r3, [r3, #0]
 80065ce:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80065d2:	b2db      	uxtb	r3, r3
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	bf14      	ite	ne
 80065d8:	2301      	movne	r3, #1
 80065da:	2300      	moveq	r3, #0
 80065dc:	b2db      	uxtb	r3, r3
}
 80065de:	4618      	mov	r0, r3
 80065e0:	3714      	adds	r7, #20
 80065e2:	46bd      	mov	sp, r7
 80065e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e8:	4770      	bx	lr
 80065ea:	bf00      	nop
 80065ec:	200047b0 	.word	0x200047b0

080065f0 <usbd_edpt_stall>:

void usbd_edpt_stall(uint8_t rhport, uint8_t ep_addr) {
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b084      	sub	sp, #16
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	4603      	mov	r3, r0
 80065f8:	460a      	mov	r2, r1
 80065fa:	71fb      	strb	r3, [r7, #7]
 80065fc:	4613      	mov	r3, r2
 80065fe:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 8006600:	4b18      	ldr	r3, [pc, #96]	@ (8006664 <usbd_edpt_stall+0x74>)
 8006602:	781b      	ldrb	r3, [r3, #0]
 8006604:	71fb      	strb	r3, [r7, #7]
 8006606:	79bb      	ldrb	r3, [r7, #6]
 8006608:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800660a:	7b3b      	ldrb	r3, [r7, #12]
 800660c:	f003 030f 	and.w	r3, r3, #15
 8006610:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8006612:	73fb      	strb	r3, [r7, #15]
 8006614:	79bb      	ldrb	r3, [r7, #6]
 8006616:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8006618:	7b7b      	ldrb	r3, [r7, #13]
 800661a:	09db      	lsrs	r3, r3, #7
 800661c:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800661e:	73bb      	strb	r3, [r7, #14]

  // only stalled if currently cleared
  TU_LOG_USBD("    Stall EP %02X\r\n", ep_addr);
  dcd_edpt_stall(rhport, ep_addr);
 8006620:	79ba      	ldrb	r2, [r7, #6]
 8006622:	79fb      	ldrb	r3, [r7, #7]
 8006624:	4611      	mov	r1, r2
 8006626:	4618      	mov	r0, r3
 8006628:	f001 fa26 	bl	8007a78 <dcd_edpt_stall>
  _usbd_dev.ep_status[epnum][dir].stalled = 1;
 800662c:	7bfa      	ldrb	r2, [r7, #15]
 800662e:	7bbb      	ldrb	r3, [r7, #14]
 8006630:	490d      	ldr	r1, [pc, #52]	@ (8006668 <usbd_edpt_stall+0x78>)
 8006632:	0052      	lsls	r2, r2, #1
 8006634:	440a      	add	r2, r1
 8006636:	4413      	add	r3, r2
 8006638:	f103 0220 	add.w	r2, r3, #32
 800663c:	7813      	ldrb	r3, [r2, #0]
 800663e:	f043 0302 	orr.w	r3, r3, #2
 8006642:	7013      	strb	r3, [r2, #0]
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 8006644:	7bfa      	ldrb	r2, [r7, #15]
 8006646:	7bbb      	ldrb	r3, [r7, #14]
 8006648:	4907      	ldr	r1, [pc, #28]	@ (8006668 <usbd_edpt_stall+0x78>)
 800664a:	0052      	lsls	r2, r2, #1
 800664c:	440a      	add	r2, r1
 800664e:	4413      	add	r3, r2
 8006650:	f103 0220 	add.w	r2, r3, #32
 8006654:	7813      	ldrb	r3, [r2, #0]
 8006656:	f043 0301 	orr.w	r3, r3, #1
 800665a:	7013      	strb	r3, [r2, #0]
}
 800665c:	bf00      	nop
 800665e:	3710      	adds	r7, #16
 8006660:	46bd      	mov	sp, r7
 8006662:	bd80      	pop	{r7, pc}
 8006664:	20000009 	.word	0x20000009
 8006668:	200047b0 	.word	0x200047b0

0800666c <usbd_edpt_clear_stall>:

void usbd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr) {
 800666c:	b580      	push	{r7, lr}
 800666e:	b084      	sub	sp, #16
 8006670:	af00      	add	r7, sp, #0
 8006672:	4603      	mov	r3, r0
 8006674:	460a      	mov	r2, r1
 8006676:	71fb      	strb	r3, [r7, #7]
 8006678:	4613      	mov	r3, r2
 800667a:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 800667c:	4b18      	ldr	r3, [pc, #96]	@ (80066e0 <usbd_edpt_clear_stall+0x74>)
 800667e:	781b      	ldrb	r3, [r3, #0]
 8006680:	71fb      	strb	r3, [r7, #7]
 8006682:	79bb      	ldrb	r3, [r7, #6]
 8006684:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8006686:	7b3b      	ldrb	r3, [r7, #12]
 8006688:	f003 030f 	and.w	r3, r3, #15
 800668c:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800668e:	73fb      	strb	r3, [r7, #15]
 8006690:	79bb      	ldrb	r3, [r7, #6]
 8006692:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8006694:	7b7b      	ldrb	r3, [r7, #13]
 8006696:	09db      	lsrs	r3, r3, #7
 8006698:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800669a:	73bb      	strb	r3, [r7, #14]

  // only clear if currently stalled
  TU_LOG_USBD("    Clear Stall EP %02X\r\n", ep_addr);
  dcd_edpt_clear_stall(rhport, ep_addr);
 800669c:	79ba      	ldrb	r2, [r7, #6]
 800669e:	79fb      	ldrb	r3, [r7, #7]
 80066a0:	4611      	mov	r1, r2
 80066a2:	4618      	mov	r0, r3
 80066a4:	f001 fa1e 	bl	8007ae4 <dcd_edpt_clear_stall>
  _usbd_dev.ep_status[epnum][dir].stalled = 0;
 80066a8:	7bfa      	ldrb	r2, [r7, #15]
 80066aa:	7bbb      	ldrb	r3, [r7, #14]
 80066ac:	490d      	ldr	r1, [pc, #52]	@ (80066e4 <usbd_edpt_clear_stall+0x78>)
 80066ae:	0052      	lsls	r2, r2, #1
 80066b0:	440a      	add	r2, r1
 80066b2:	4413      	add	r3, r2
 80066b4:	f103 0220 	add.w	r2, r3, #32
 80066b8:	7813      	ldrb	r3, [r2, #0]
 80066ba:	f023 0302 	bic.w	r3, r3, #2
 80066be:	7013      	strb	r3, [r2, #0]
  _usbd_dev.ep_status[epnum][dir].busy = 0;
 80066c0:	7bfa      	ldrb	r2, [r7, #15]
 80066c2:	7bbb      	ldrb	r3, [r7, #14]
 80066c4:	4907      	ldr	r1, [pc, #28]	@ (80066e4 <usbd_edpt_clear_stall+0x78>)
 80066c6:	0052      	lsls	r2, r2, #1
 80066c8:	440a      	add	r2, r1
 80066ca:	4413      	add	r3, r2
 80066cc:	f103 0220 	add.w	r2, r3, #32
 80066d0:	7813      	ldrb	r3, [r2, #0]
 80066d2:	f023 0301 	bic.w	r3, r3, #1
 80066d6:	7013      	strb	r3, [r2, #0]
}
 80066d8:	bf00      	nop
 80066da:	3710      	adds	r7, #16
 80066dc:	46bd      	mov	sp, r7
 80066de:	bd80      	pop	{r7, pc}
 80066e0:	20000009 	.word	0x20000009
 80066e4:	200047b0 	.word	0x200047b0

080066e8 <usbd_edpt_stalled>:

bool usbd_edpt_stalled(uint8_t rhport, uint8_t ep_addr) {
 80066e8:	b480      	push	{r7}
 80066ea:	b085      	sub	sp, #20
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	4603      	mov	r3, r0
 80066f0:	460a      	mov	r2, r1
 80066f2:	71fb      	strb	r3, [r7, #7]
 80066f4:	4613      	mov	r3, r2
 80066f6:	71bb      	strb	r3, [r7, #6]
 80066f8:	79bb      	ldrb	r3, [r7, #6]
 80066fa:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80066fc:	7b3b      	ldrb	r3, [r7, #12]
 80066fe:	f003 030f 	and.w	r3, r3, #15
 8006702:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8006704:	73fb      	strb	r3, [r7, #15]
 8006706:	79bb      	ldrb	r3, [r7, #6]
 8006708:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800670a:	7b7b      	ldrb	r3, [r7, #13]
 800670c:	09db      	lsrs	r3, r3, #7
 800670e:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8006710:	73bb      	strb	r3, [r7, #14]

  return _usbd_dev.ep_status[epnum][dir].stalled;
 8006712:	7bfa      	ldrb	r2, [r7, #15]
 8006714:	7bbb      	ldrb	r3, [r7, #14]
 8006716:	490a      	ldr	r1, [pc, #40]	@ (8006740 <usbd_edpt_stalled+0x58>)
 8006718:	0052      	lsls	r2, r2, #1
 800671a:	440a      	add	r2, r1
 800671c:	4413      	add	r3, r2
 800671e:	3320      	adds	r3, #32
 8006720:	781b      	ldrb	r3, [r3, #0]
 8006722:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006726:	b2db      	uxtb	r3, r3
 8006728:	2b00      	cmp	r3, #0
 800672a:	bf14      	ite	ne
 800672c:	2301      	movne	r3, #1
 800672e:	2300      	moveq	r3, #0
 8006730:	b2db      	uxtb	r3, r3
}
 8006732:	4618      	mov	r0, r3
 8006734:	3714      	adds	r7, #20
 8006736:	46bd      	mov	sp, r7
 8006738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673c:	4770      	bx	lr
 800673e:	bf00      	nop
 8006740:	200047b0 	.word	0x200047b0

08006744 <dcd_edpt0_status_complete>:
#include "device/usbd_pvt.h"

//--------------------------------------------------------------------+
// Callback weak stubs (called if application does not provide)
//--------------------------------------------------------------------+
TU_ATTR_WEAK void dcd_edpt0_status_complete(uint8_t rhport, const tusb_control_request_t* request) {
 8006744:	b480      	push	{r7}
 8006746:	b083      	sub	sp, #12
 8006748:	af00      	add	r7, sp, #0
 800674a:	4603      	mov	r3, r0
 800674c:	6039      	str	r1, [r7, #0]
 800674e:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  (void) request;
}
 8006750:	bf00      	nop
 8006752:	370c      	adds	r7, #12
 8006754:	46bd      	mov	sp, r7
 8006756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675a:	4770      	bx	lr

0800675c <status_stage_xact>:
//--------------------------------------------------------------------+
// Application API
//--------------------------------------------------------------------+

// Queue ZLP status transaction
static inline bool status_stage_xact(uint8_t rhport, const tusb_control_request_t* request) {
 800675c:	b580      	push	{r7, lr}
 800675e:	b086      	sub	sp, #24
 8006760:	af02      	add	r7, sp, #8
 8006762:	4603      	mov	r3, r0
 8006764:	6039      	str	r1, [r7, #0]
 8006766:	71fb      	strb	r3, [r7, #7]
  // Opposite to endpoint in Data Phase
  const uint8_t ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	781b      	ldrb	r3, [r3, #0]
 800676c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8006770:	b2db      	uxtb	r3, r3
 8006772:	2b00      	cmp	r3, #0
 8006774:	d001      	beq.n	800677a <status_stage_xact+0x1e>
 8006776:	2300      	movs	r3, #0
 8006778:	e000      	b.n	800677c <status_stage_xact+0x20>
 800677a:	2380      	movs	r3, #128	@ 0x80
 800677c:	73fb      	strb	r3, [r7, #15]
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0, false);
 800677e:	7bf9      	ldrb	r1, [r7, #15]
 8006780:	79f8      	ldrb	r0, [r7, #7]
 8006782:	2300      	movs	r3, #0
 8006784:	9300      	str	r3, [sp, #0]
 8006786:	2300      	movs	r3, #0
 8006788:	2200      	movs	r2, #0
 800678a:	f7ff fe89 	bl	80064a0 <usbd_edpt_xfer>
 800678e:	4603      	mov	r3, r0
}
 8006790:	4618      	mov	r0, r3
 8006792:	3710      	adds	r7, #16
 8006794:	46bd      	mov	sp, r7
 8006796:	bd80      	pop	{r7, pc}

08006798 <tud_control_status>:

// Status phase
bool tud_control_status(uint8_t rhport, const tusb_control_request_t* request) {
 8006798:	b580      	push	{r7, lr}
 800679a:	b082      	sub	sp, #8
 800679c:	af00      	add	r7, sp, #0
 800679e:	4603      	mov	r3, r0
 80067a0:	6039      	str	r1, [r7, #0]
 80067a2:	71fb      	strb	r3, [r7, #7]
  _ctrl_xfer.request = (*request);
 80067a4:	4b0b      	ldr	r3, [pc, #44]	@ (80067d4 <tud_control_status+0x3c>)
 80067a6:	683a      	ldr	r2, [r7, #0]
 80067a8:	6810      	ldr	r0, [r2, #0]
 80067aa:	6851      	ldr	r1, [r2, #4]
 80067ac:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = NULL;
 80067ae:	4b09      	ldr	r3, [pc, #36]	@ (80067d4 <tud_control_status+0x3c>)
 80067b0:	2200      	movs	r2, #0
 80067b2:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 80067b4:	4b07      	ldr	r3, [pc, #28]	@ (80067d4 <tud_control_status+0x3c>)
 80067b6:	2200      	movs	r2, #0
 80067b8:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = 0;
 80067ba:	4b06      	ldr	r3, [pc, #24]	@ (80067d4 <tud_control_status+0x3c>)
 80067bc:	2200      	movs	r2, #0
 80067be:	819a      	strh	r2, [r3, #12]

  return status_stage_xact(rhport, request);
 80067c0:	79fb      	ldrb	r3, [r7, #7]
 80067c2:	6839      	ldr	r1, [r7, #0]
 80067c4:	4618      	mov	r0, r3
 80067c6:	f7ff ffc9 	bl	800675c <status_stage_xact>
 80067ca:	4603      	mov	r3, r0
}
 80067cc:	4618      	mov	r0, r3
 80067ce:	3708      	adds	r7, #8
 80067d0:	46bd      	mov	sp, r7
 80067d2:	bd80      	pop	{r7, pc}
 80067d4:	200048ac 	.word	0x200048ac

080067d8 <data_stage_xact>:

// Queue a transaction in Data Stage
// Each transaction has up to Endpoint0's max packet size.
// This function can also transfer an zero-length packet
static bool data_stage_xact(uint8_t rhport) {
 80067d8:	b590      	push	{r4, r7, lr}
 80067da:	b08b      	sub	sp, #44	@ 0x2c
 80067dc:	af02      	add	r7, sp, #8
 80067de:	4603      	mov	r3, r0
 80067e0:	71fb      	strb	r3, [r7, #7]
  const uint16_t xact_len = tu_min16(_ctrl_xfer.data_len - _ctrl_xfer.total_xferred, CFG_TUD_ENDPOINT0_BUFSIZE);
 80067e2:	4b2d      	ldr	r3, [pc, #180]	@ (8006898 <data_stage_xact+0xc0>)
 80067e4:	899a      	ldrh	r2, [r3, #12]
 80067e6:	4b2c      	ldr	r3, [pc, #176]	@ (8006898 <data_stage_xact+0xc0>)
 80067e8:	89db      	ldrh	r3, [r3, #14]
 80067ea:	1ad3      	subs	r3, r2, r3
 80067ec:	b29b      	uxth	r3, r3
 80067ee:	837b      	strh	r3, [r7, #26]
 80067f0:	2340      	movs	r3, #64	@ 0x40
 80067f2:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 80067f4:	8b7a      	ldrh	r2, [r7, #26]
 80067f6:	8b3b      	ldrh	r3, [r7, #24]
 80067f8:	4293      	cmp	r3, r2
 80067fa:	bf28      	it	cs
 80067fc:	4613      	movcs	r3, r2
 80067fe:	b29b      	uxth	r3, r3
 8006800:	83bb      	strh	r3, [r7, #28]
  uint8_t ep_addr = EDPT_CTRL_OUT;
 8006802:	2300      	movs	r3, #0
 8006804:	77fb      	strb	r3, [r7, #31]

  if (_ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_IN) {
 8006806:	4b24      	ldr	r3, [pc, #144]	@ (8006898 <data_stage_xact+0xc0>)
 8006808:	781b      	ldrb	r3, [r3, #0]
 800680a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800680e:	b2db      	uxtb	r3, r3
 8006810:	2b00      	cmp	r3, #0
 8006812:	d02f      	beq.n	8006874 <data_stage_xact+0x9c>
    ep_addr = EDPT_CTRL_IN;
 8006814:	2380      	movs	r3, #128	@ 0x80
 8006816:	77fb      	strb	r3, [r7, #31]
    if (0u != xact_len) {
 8006818:	8bbb      	ldrh	r3, [r7, #28]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d02a      	beq.n	8006874 <data_stage_xact+0x9c>
      TU_VERIFY(0 == tu_memcpy_s(_ctrl_epbuf.buf, CFG_TUD_ENDPOINT0_BUFSIZE, _ctrl_xfer.buffer, xact_len));
 800681e:	4b1e      	ldr	r3, [pc, #120]	@ (8006898 <data_stage_xact+0xc0>)
 8006820:	689a      	ldr	r2, [r3, #8]
 8006822:	8bbb      	ldrh	r3, [r7, #28]
 8006824:	491d      	ldr	r1, [pc, #116]	@ (800689c <data_stage_xact+0xc4>)
 8006826:	6179      	str	r1, [r7, #20]
 8006828:	2140      	movs	r1, #64	@ 0x40
 800682a:	6139      	str	r1, [r7, #16]
 800682c:	60fa      	str	r2, [r7, #12]
 800682e:	60bb      	str	r3, [r7, #8]
  if (dest == NULL) {
 8006830:	697b      	ldr	r3, [r7, #20]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d102      	bne.n	800683c <data_stage_xact+0x64>
    return -1;
 8006836:	f04f 33ff 	mov.w	r3, #4294967295
 800683a:	e017      	b.n	800686c <data_stage_xact+0x94>
  if (count == 0u) {
 800683c:	68bb      	ldr	r3, [r7, #8]
 800683e:	2b00      	cmp	r3, #0
 8006840:	d101      	bne.n	8006846 <data_stage_xact+0x6e>
    return 0;
 8006842:	2300      	movs	r3, #0
 8006844:	e012      	b.n	800686c <data_stage_xact+0x94>
  if (src == NULL) {
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d102      	bne.n	8006852 <data_stage_xact+0x7a>
    return -1;
 800684c:	f04f 33ff 	mov.w	r3, #4294967295
 8006850:	e00c      	b.n	800686c <data_stage_xact+0x94>
  if (count > destsz) {
 8006852:	693a      	ldr	r2, [r7, #16]
 8006854:	68bb      	ldr	r3, [r7, #8]
 8006856:	429a      	cmp	r2, r3
 8006858:	d202      	bcs.n	8006860 <data_stage_xact+0x88>
    return -1;
 800685a:	f04f 33ff 	mov.w	r3, #4294967295
 800685e:	e005      	b.n	800686c <data_stage_xact+0x94>
  (void) memcpy(dest, src, count);
 8006860:	68ba      	ldr	r2, [r7, #8]
 8006862:	68f9      	ldr	r1, [r7, #12]
 8006864:	6978      	ldr	r0, [r7, #20]
 8006866:	f002 fbdd 	bl	8009024 <memcpy>
  return 0;
 800686a:	2300      	movs	r3, #0
 800686c:	2b00      	cmp	r3, #0
 800686e:	d001      	beq.n	8006874 <data_stage_xact+0x9c>
 8006870:	2300      	movs	r3, #0
 8006872:	e00d      	b.n	8006890 <data_stage_xact+0xb8>
    }
  }

  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _ctrl_epbuf.buf : NULL, xact_len, false);
 8006874:	8bbb      	ldrh	r3, [r7, #28]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d001      	beq.n	800687e <data_stage_xact+0xa6>
 800687a:	4a08      	ldr	r2, [pc, #32]	@ (800689c <data_stage_xact+0xc4>)
 800687c:	e000      	b.n	8006880 <data_stage_xact+0xa8>
 800687e:	2200      	movs	r2, #0
 8006880:	8bbb      	ldrh	r3, [r7, #28]
 8006882:	7ff9      	ldrb	r1, [r7, #31]
 8006884:	79f8      	ldrb	r0, [r7, #7]
 8006886:	2400      	movs	r4, #0
 8006888:	9400      	str	r4, [sp, #0]
 800688a:	f7ff fe09 	bl	80064a0 <usbd_edpt_xfer>
 800688e:	4603      	mov	r3, r0
}
 8006890:	4618      	mov	r0, r3
 8006892:	3724      	adds	r7, #36	@ 0x24
 8006894:	46bd      	mov	sp, r7
 8006896:	bd90      	pop	{r4, r7, pc}
 8006898:	200048ac 	.word	0x200048ac
 800689c:	200048c0 	.word	0x200048c0

080068a0 <tud_control_xfer>:

// Transmit data to/from the control endpoint.
// If the request's wLength is zero, a status packet is sent instead.
bool tud_control_xfer(uint8_t rhport, const tusb_control_request_t* request, void* buffer, uint16_t len) {
 80068a0:	b580      	push	{r7, lr}
 80068a2:	b088      	sub	sp, #32
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	60b9      	str	r1, [r7, #8]
 80068a8:	607a      	str	r2, [r7, #4]
 80068aa:	461a      	mov	r2, r3
 80068ac:	4603      	mov	r3, r0
 80068ae:	73fb      	strb	r3, [r7, #15]
 80068b0:	4613      	mov	r3, r2
 80068b2:	81bb      	strh	r3, [r7, #12]
  _ctrl_xfer.request = (*request);
 80068b4:	4b30      	ldr	r3, [pc, #192]	@ (8006978 <tud_control_xfer+0xd8>)
 80068b6:	68ba      	ldr	r2, [r7, #8]
 80068b8:	6810      	ldr	r0, [r2, #0]
 80068ba:	6851      	ldr	r1, [r2, #4]
 80068bc:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = (uint8_t*) buffer;
 80068be:	4a2e      	ldr	r2, [pc, #184]	@ (8006978 <tud_control_xfer+0xd8>)
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	6093      	str	r3, [r2, #8]
  _ctrl_xfer.total_xferred = 0U;
 80068c4:	4b2c      	ldr	r3, [pc, #176]	@ (8006978 <tud_control_xfer+0xd8>)
 80068c6:	2200      	movs	r2, #0
 80068c8:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = tu_min16(len, request->wLength);
 80068ca:	68bb      	ldr	r3, [r7, #8]
 80068cc:	88db      	ldrh	r3, [r3, #6]
 80068ce:	b29a      	uxth	r2, r3
 80068d0:	89bb      	ldrh	r3, [r7, #12]
 80068d2:	827b      	strh	r3, [r7, #18]
 80068d4:	4613      	mov	r3, r2
 80068d6:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 80068d8:	8a7a      	ldrh	r2, [r7, #18]
 80068da:	8a3b      	ldrh	r3, [r7, #16]
 80068dc:	4293      	cmp	r3, r2
 80068de:	bf28      	it	cs
 80068e0:	4613      	movcs	r3, r2
 80068e2:	b29a      	uxth	r2, r3
 80068e4:	4b24      	ldr	r3, [pc, #144]	@ (8006978 <tud_control_xfer+0xd8>)
 80068e6:	819a      	strh	r2, [r3, #12]

  if (request->wLength > 0U) {
 80068e8:	68bb      	ldr	r3, [r7, #8]
 80068ea:	88db      	ldrh	r3, [r3, #6]
 80068ec:	b29b      	uxth	r3, r3
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d026      	beq.n	8006940 <tud_control_xfer+0xa0>
    if (_ctrl_xfer.data_len > 0U) {
 80068f2:	4b21      	ldr	r3, [pc, #132]	@ (8006978 <tud_control_xfer+0xd8>)
 80068f4:	899b      	ldrh	r3, [r3, #12]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d00d      	beq.n	8006916 <tud_control_xfer+0x76>
      TU_ASSERT(buffer);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d10a      	bne.n	8006916 <tud_control_xfer+0x76>
 8006900:	4b1e      	ldr	r3, [pc, #120]	@ (800697c <tud_control_xfer+0xdc>)
 8006902:	61bb      	str	r3, [r7, #24]
 8006904:	69bb      	ldr	r3, [r7, #24]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f003 0301 	and.w	r3, r3, #1
 800690c:	2b00      	cmp	r3, #0
 800690e:	d000      	beq.n	8006912 <tud_control_xfer+0x72>
 8006910:	be00      	bkpt	0x0000
 8006912:	2300      	movs	r3, #0
 8006914:	e02b      	b.n	800696e <tud_control_xfer+0xce>
    }
    TU_ASSERT(data_stage_xact(rhport));
 8006916:	7bfb      	ldrb	r3, [r7, #15]
 8006918:	4618      	mov	r0, r3
 800691a:	f7ff ff5d 	bl	80067d8 <data_stage_xact>
 800691e:	4603      	mov	r3, r0
 8006920:	f083 0301 	eor.w	r3, r3, #1
 8006924:	b2db      	uxtb	r3, r3
 8006926:	2b00      	cmp	r3, #0
 8006928:	d020      	beq.n	800696c <tud_control_xfer+0xcc>
 800692a:	4b14      	ldr	r3, [pc, #80]	@ (800697c <tud_control_xfer+0xdc>)
 800692c:	617b      	str	r3, [r7, #20]
 800692e:	697b      	ldr	r3, [r7, #20]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f003 0301 	and.w	r3, r3, #1
 8006936:	2b00      	cmp	r3, #0
 8006938:	d000      	beq.n	800693c <tud_control_xfer+0x9c>
 800693a:	be00      	bkpt	0x0000
 800693c:	2300      	movs	r3, #0
 800693e:	e016      	b.n	800696e <tud_control_xfer+0xce>
  } else {
    TU_ASSERT(status_stage_xact(rhport, request));
 8006940:	7bfb      	ldrb	r3, [r7, #15]
 8006942:	68b9      	ldr	r1, [r7, #8]
 8006944:	4618      	mov	r0, r3
 8006946:	f7ff ff09 	bl	800675c <status_stage_xact>
 800694a:	4603      	mov	r3, r0
 800694c:	f083 0301 	eor.w	r3, r3, #1
 8006950:	b2db      	uxtb	r3, r3
 8006952:	2b00      	cmp	r3, #0
 8006954:	d00a      	beq.n	800696c <tud_control_xfer+0xcc>
 8006956:	4b09      	ldr	r3, [pc, #36]	@ (800697c <tud_control_xfer+0xdc>)
 8006958:	61fb      	str	r3, [r7, #28]
 800695a:	69fb      	ldr	r3, [r7, #28]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f003 0301 	and.w	r3, r3, #1
 8006962:	2b00      	cmp	r3, #0
 8006964:	d000      	beq.n	8006968 <tud_control_xfer+0xc8>
 8006966:	be00      	bkpt	0x0000
 8006968:	2300      	movs	r3, #0
 800696a:	e000      	b.n	800696e <tud_control_xfer+0xce>
  }

  return true;
 800696c:	2301      	movs	r3, #1
}
 800696e:	4618      	mov	r0, r3
 8006970:	3720      	adds	r7, #32
 8006972:	46bd      	mov	sp, r7
 8006974:	bd80      	pop	{r7, pc}
 8006976:	bf00      	nop
 8006978:	200048ac 	.word	0x200048ac
 800697c:	e000edf0 	.word	0xe000edf0

08006980 <usbd_control_reset>:
void usbd_control_reset(void);
void usbd_control_set_request(const tusb_control_request_t* request);
void usbd_control_set_complete_callback(usbd_control_xfer_cb_t fp);
bool usbd_control_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes);

void usbd_control_reset(void) {
 8006980:	b580      	push	{r7, lr}
 8006982:	af00      	add	r7, sp, #0
  tu_varclr(&_ctrl_xfer);
 8006984:	2214      	movs	r2, #20
 8006986:	2100      	movs	r1, #0
 8006988:	4802      	ldr	r0, [pc, #8]	@ (8006994 <usbd_control_reset+0x14>)
 800698a:	f002 fb08 	bl	8008f9e <memset>
}
 800698e:	bf00      	nop
 8006990:	bd80      	pop	{r7, pc}
 8006992:	bf00      	nop
 8006994:	200048ac 	.word	0x200048ac

08006998 <usbd_control_set_complete_callback>:

// Set complete callback
void usbd_control_set_complete_callback(usbd_control_xfer_cb_t fp) {
 8006998:	b480      	push	{r7}
 800699a:	b083      	sub	sp, #12
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.complete_cb = fp;
 80069a0:	4a04      	ldr	r2, [pc, #16]	@ (80069b4 <usbd_control_set_complete_callback+0x1c>)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	6113      	str	r3, [r2, #16]
}
 80069a6:	bf00      	nop
 80069a8:	370c      	adds	r7, #12
 80069aa:	46bd      	mov	sp, r7
 80069ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b0:	4770      	bx	lr
 80069b2:	bf00      	nop
 80069b4:	200048ac 	.word	0x200048ac

080069b8 <usbd_control_set_request>:

// for dcd_set_address where DCD is responsible for status response
void usbd_control_set_request(const tusb_control_request_t* request) {
 80069b8:	b480      	push	{r7}
 80069ba:	b083      	sub	sp, #12
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.request = (*request);
 80069c0:	4b09      	ldr	r3, [pc, #36]	@ (80069e8 <usbd_control_set_request+0x30>)
 80069c2:	687a      	ldr	r2, [r7, #4]
 80069c4:	6810      	ldr	r0, [r2, #0]
 80069c6:	6851      	ldr	r1, [r2, #4]
 80069c8:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = NULL;
 80069ca:	4b07      	ldr	r3, [pc, #28]	@ (80069e8 <usbd_control_set_request+0x30>)
 80069cc:	2200      	movs	r2, #0
 80069ce:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 80069d0:	4b05      	ldr	r3, [pc, #20]	@ (80069e8 <usbd_control_set_request+0x30>)
 80069d2:	2200      	movs	r2, #0
 80069d4:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = 0;
 80069d6:	4b04      	ldr	r3, [pc, #16]	@ (80069e8 <usbd_control_set_request+0x30>)
 80069d8:	2200      	movs	r2, #0
 80069da:	819a      	strh	r2, [r3, #12]
}
 80069dc:	bf00      	nop
 80069de:	370c      	adds	r7, #12
 80069e0:	46bd      	mov	sp, r7
 80069e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e6:	4770      	bx	lr
 80069e8:	200048ac 	.word	0x200048ac

080069ec <usbd_control_xfer_cb>:

// callback when a transaction complete on
// - DATA stage of control endpoint or
// - Status stage
bool usbd_control_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 80069ec:	b580      	push	{r7, lr}
 80069ee:	b088      	sub	sp, #32
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	603b      	str	r3, [r7, #0]
 80069f4:	4603      	mov	r3, r0
 80069f6:	71fb      	strb	r3, [r7, #7]
 80069f8:	460b      	mov	r3, r1
 80069fa:	71bb      	strb	r3, [r7, #6]
 80069fc:	4613      	mov	r3, r2
 80069fe:	717b      	strb	r3, [r7, #5]
 8006a00:	79bb      	ldrb	r3, [r7, #6]
 8006a02:	73fb      	strb	r3, [r7, #15]
 8006a04:	7bfb      	ldrb	r3, [r7, #15]
 8006a06:	09db      	lsrs	r3, r3, #7
 8006a08:	b2db      	uxtb	r3, r3
  (void) result;

  // Endpoint Address is opposite to direction bit, this is Status Stage complete event
  if (tu_edpt_dir(ep_addr) != _ctrl_xfer.request.bmRequestType_bit.direction) {
 8006a0a:	4a4f      	ldr	r2, [pc, #316]	@ (8006b48 <usbd_control_xfer_cb+0x15c>)
 8006a0c:	7812      	ldrb	r2, [r2, #0]
 8006a0e:	f3c2 12c0 	ubfx	r2, r2, #7, #1
 8006a12:	b2d2      	uxtb	r2, r2
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d01e      	beq.n	8006a56 <usbd_control_xfer_cb+0x6a>
    TU_ASSERT(0 == xferred_bytes);
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d00a      	beq.n	8006a34 <usbd_control_xfer_cb+0x48>
 8006a1e:	4b4b      	ldr	r3, [pc, #300]	@ (8006b4c <usbd_control_xfer_cb+0x160>)
 8006a20:	613b      	str	r3, [r7, #16]
 8006a22:	693b      	ldr	r3, [r7, #16]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f003 0301 	and.w	r3, r3, #1
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d000      	beq.n	8006a30 <usbd_control_xfer_cb+0x44>
 8006a2e:	be00      	bkpt	0x0000
 8006a30:	2300      	movs	r3, #0
 8006a32:	e084      	b.n	8006b3e <usbd_control_xfer_cb+0x152>

    // invoke optional dcd hook if available
    dcd_edpt0_status_complete(rhport, &_ctrl_xfer.request);
 8006a34:	79fb      	ldrb	r3, [r7, #7]
 8006a36:	4944      	ldr	r1, [pc, #272]	@ (8006b48 <usbd_control_xfer_cb+0x15c>)
 8006a38:	4618      	mov	r0, r3
 8006a3a:	f7ff fe83 	bl	8006744 <dcd_edpt0_status_complete>

    if (NULL != _ctrl_xfer.complete_cb) {
 8006a3e:	4b42      	ldr	r3, [pc, #264]	@ (8006b48 <usbd_control_xfer_cb+0x15c>)
 8006a40:	691b      	ldr	r3, [r3, #16]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d005      	beq.n	8006a52 <usbd_control_xfer_cb+0x66>
      // TODO refactor with usbd_driver_print_control_complete_name
      _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_ACK, &_ctrl_xfer.request);
 8006a46:	4b40      	ldr	r3, [pc, #256]	@ (8006b48 <usbd_control_xfer_cb+0x15c>)
 8006a48:	691b      	ldr	r3, [r3, #16]
 8006a4a:	79f8      	ldrb	r0, [r7, #7]
 8006a4c:	4a3e      	ldr	r2, [pc, #248]	@ (8006b48 <usbd_control_xfer_cb+0x15c>)
 8006a4e:	2103      	movs	r1, #3
 8006a50:	4798      	blx	r3
    }

    return true;
 8006a52:	2301      	movs	r3, #1
 8006a54:	e073      	b.n	8006b3e <usbd_control_xfer_cb+0x152>
  }

  if (_ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_OUT) {
 8006a56:	4b3c      	ldr	r3, [pc, #240]	@ (8006b48 <usbd_control_xfer_cb+0x15c>)
 8006a58:	781b      	ldrb	r3, [r3, #0]
 8006a5a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8006a5e:	b2db      	uxtb	r3, r3
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d10c      	bne.n	8006a7e <usbd_control_xfer_cb+0x92>
    TU_VERIFY(_ctrl_xfer.buffer);
 8006a64:	4b38      	ldr	r3, [pc, #224]	@ (8006b48 <usbd_control_xfer_cb+0x15c>)
 8006a66:	689b      	ldr	r3, [r3, #8]
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d101      	bne.n	8006a70 <usbd_control_xfer_cb+0x84>
 8006a6c:	2300      	movs	r3, #0
 8006a6e:	e066      	b.n	8006b3e <usbd_control_xfer_cb+0x152>
    memcpy(_ctrl_xfer.buffer, _ctrl_epbuf.buf, xferred_bytes);
 8006a70:	4b35      	ldr	r3, [pc, #212]	@ (8006b48 <usbd_control_xfer_cb+0x15c>)
 8006a72:	689b      	ldr	r3, [r3, #8]
 8006a74:	683a      	ldr	r2, [r7, #0]
 8006a76:	4936      	ldr	r1, [pc, #216]	@ (8006b50 <usbd_control_xfer_cb+0x164>)
 8006a78:	4618      	mov	r0, r3
 8006a7a:	f002 fad3 	bl	8009024 <memcpy>
    TU_LOG_MEM(CFG_TUD_LOG_LEVEL, _ctrl_xfer.buffer, xferred_bytes, 2);
  }

  _ctrl_xfer.total_xferred += (uint16_t) xferred_bytes;
 8006a7e:	4b32      	ldr	r3, [pc, #200]	@ (8006b48 <usbd_control_xfer_cb+0x15c>)
 8006a80:	89da      	ldrh	r2, [r3, #14]
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	b29b      	uxth	r3, r3
 8006a86:	4413      	add	r3, r2
 8006a88:	b29a      	uxth	r2, r3
 8006a8a:	4b2f      	ldr	r3, [pc, #188]	@ (8006b48 <usbd_control_xfer_cb+0x15c>)
 8006a8c:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.buffer += xferred_bytes;
 8006a8e:	4b2e      	ldr	r3, [pc, #184]	@ (8006b48 <usbd_control_xfer_cb+0x15c>)
 8006a90:	689a      	ldr	r2, [r3, #8]
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	4413      	add	r3, r2
 8006a96:	4a2c      	ldr	r2, [pc, #176]	@ (8006b48 <usbd_control_xfer_cb+0x15c>)
 8006a98:	6093      	str	r3, [r2, #8]

  // Data Stage is complete when all request's length are transferred or
  // a short packet is sent including zero-length packet.
  if ((_ctrl_xfer.request.wLength == _ctrl_xfer.total_xferred) ||
 8006a9a:	4b2b      	ldr	r3, [pc, #172]	@ (8006b48 <usbd_control_xfer_cb+0x15c>)
 8006a9c:	88da      	ldrh	r2, [r3, #6]
 8006a9e:	4b2a      	ldr	r3, [pc, #168]	@ (8006b48 <usbd_control_xfer_cb+0x15c>)
 8006aa0:	89db      	ldrh	r3, [r3, #14]
 8006aa2:	429a      	cmp	r2, r3
 8006aa4:	d002      	beq.n	8006aac <usbd_control_xfer_cb+0xc0>
 8006aa6:	683b      	ldr	r3, [r7, #0]
 8006aa8:	2b3f      	cmp	r3, #63	@ 0x3f
 8006aaa:	d831      	bhi.n	8006b10 <usbd_control_xfer_cb+0x124>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
    // DATA stage is complete
    bool is_ok = true;
 8006aac:	2301      	movs	r3, #1
 8006aae:	77fb      	strb	r3, [r7, #31]

    // invoke complete callback if set
    // callback can still stall control in status phase e.g out data does not make sense
    if (NULL != _ctrl_xfer.complete_cb) {
 8006ab0:	4b25      	ldr	r3, [pc, #148]	@ (8006b48 <usbd_control_xfer_cb+0x15c>)
 8006ab2:	691b      	ldr	r3, [r3, #16]
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d007      	beq.n	8006ac8 <usbd_control_xfer_cb+0xdc>
      #if CFG_TUSB_DEBUG >= CFG_TUD_LOG_LEVEL
      usbd_driver_print_control_complete_name(_ctrl_xfer.complete_cb);
      #endif

      is_ok = _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_DATA, &_ctrl_xfer.request);
 8006ab8:	4b23      	ldr	r3, [pc, #140]	@ (8006b48 <usbd_control_xfer_cb+0x15c>)
 8006aba:	691b      	ldr	r3, [r3, #16]
 8006abc:	79f8      	ldrb	r0, [r7, #7]
 8006abe:	4a22      	ldr	r2, [pc, #136]	@ (8006b48 <usbd_control_xfer_cb+0x15c>)
 8006ac0:	2102      	movs	r1, #2
 8006ac2:	4798      	blx	r3
 8006ac4:	4603      	mov	r3, r0
 8006ac6:	77fb      	strb	r3, [r7, #31]
    }

    if (is_ok) {
 8006ac8:	7ffb      	ldrb	r3, [r7, #31]
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d015      	beq.n	8006afa <usbd_control_xfer_cb+0x10e>
      TU_ASSERT(status_stage_xact(rhport, &_ctrl_xfer.request));
 8006ace:	79fb      	ldrb	r3, [r7, #7]
 8006ad0:	491d      	ldr	r1, [pc, #116]	@ (8006b48 <usbd_control_xfer_cb+0x15c>)
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	f7ff fe42 	bl	800675c <status_stage_xact>
 8006ad8:	4603      	mov	r3, r0
 8006ada:	f083 0301 	eor.w	r3, r3, #1
 8006ade:	b2db      	uxtb	r3, r3
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d02a      	beq.n	8006b3a <usbd_control_xfer_cb+0x14e>
 8006ae4:	4b19      	ldr	r3, [pc, #100]	@ (8006b4c <usbd_control_xfer_cb+0x160>)
 8006ae6:	617b      	str	r3, [r7, #20]
 8006ae8:	697b      	ldr	r3, [r7, #20]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f003 0301 	and.w	r3, r3, #1
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d000      	beq.n	8006af6 <usbd_control_xfer_cb+0x10a>
 8006af4:	be00      	bkpt	0x0000
 8006af6:	2300      	movs	r3, #0
 8006af8:	e021      	b.n	8006b3e <usbd_control_xfer_cb+0x152>
    } else {
      // Stall both IN and OUT control endpoint
      dcd_edpt_stall(rhport, EDPT_CTRL_OUT);
 8006afa:	79fb      	ldrb	r3, [r7, #7]
 8006afc:	2100      	movs	r1, #0
 8006afe:	4618      	mov	r0, r3
 8006b00:	f000 ffba 	bl	8007a78 <dcd_edpt_stall>
      dcd_edpt_stall(rhport, EDPT_CTRL_IN);
 8006b04:	79fb      	ldrb	r3, [r7, #7]
 8006b06:	2180      	movs	r1, #128	@ 0x80
 8006b08:	4618      	mov	r0, r3
 8006b0a:	f000 ffb5 	bl	8007a78 <dcd_edpt_stall>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
 8006b0e:	e014      	b.n	8006b3a <usbd_control_xfer_cb+0x14e>
    }
  } else {
    // More data to transfer
    TU_ASSERT(data_stage_xact(rhport));
 8006b10:	79fb      	ldrb	r3, [r7, #7]
 8006b12:	4618      	mov	r0, r3
 8006b14:	f7ff fe60 	bl	80067d8 <data_stage_xact>
 8006b18:	4603      	mov	r3, r0
 8006b1a:	f083 0301 	eor.w	r3, r3, #1
 8006b1e:	b2db      	uxtb	r3, r3
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d00b      	beq.n	8006b3c <usbd_control_xfer_cb+0x150>
 8006b24:	4b09      	ldr	r3, [pc, #36]	@ (8006b4c <usbd_control_xfer_cb+0x160>)
 8006b26:	61bb      	str	r3, [r7, #24]
 8006b28:	69bb      	ldr	r3, [r7, #24]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f003 0301 	and.w	r3, r3, #1
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d000      	beq.n	8006b36 <usbd_control_xfer_cb+0x14a>
 8006b34:	be00      	bkpt	0x0000
 8006b36:	2300      	movs	r3, #0
 8006b38:	e001      	b.n	8006b3e <usbd_control_xfer_cb+0x152>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
 8006b3a:	bf00      	nop
  }

  return true;
 8006b3c:	2301      	movs	r3, #1
}
 8006b3e:	4618      	mov	r0, r3
 8006b40:	3720      	adds	r7, #32
 8006b42:	46bd      	mov	sp, r7
 8006b44:	bd80      	pop	{r7, pc}
 8006b46:	bf00      	nop
 8006b48:	200048ac 	.word	0x200048ac
 8006b4c:	e000edf0 	.word	0xe000edf0
 8006b50:	200048c0 	.word	0x200048c0

08006b54 <__NVIC_EnableIRQ>:
{
 8006b54:	b480      	push	{r7}
 8006b56:	b083      	sub	sp, #12
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	4603      	mov	r3, r0
 8006b5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006b5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	db0b      	blt.n	8006b7e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006b66:	79fb      	ldrb	r3, [r7, #7]
 8006b68:	f003 021f 	and.w	r2, r3, #31
 8006b6c:	4907      	ldr	r1, [pc, #28]	@ (8006b8c <__NVIC_EnableIRQ+0x38>)
 8006b6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b72:	095b      	lsrs	r3, r3, #5
 8006b74:	2001      	movs	r0, #1
 8006b76:	fa00 f202 	lsl.w	r2, r0, r2
 8006b7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006b7e:	bf00      	nop
 8006b80:	370c      	adds	r7, #12
 8006b82:	46bd      	mov	sp, r7
 8006b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b88:	4770      	bx	lr
 8006b8a:	bf00      	nop
 8006b8c:	e000e100 	.word	0xe000e100

08006b90 <__NVIC_DisableIRQ>:
{
 8006b90:	b480      	push	{r7}
 8006b92:	b083      	sub	sp, #12
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	4603      	mov	r3, r0
 8006b98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006b9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	db12      	blt.n	8006bc8 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006ba2:	79fb      	ldrb	r3, [r7, #7]
 8006ba4:	f003 021f 	and.w	r2, r3, #31
 8006ba8:	490a      	ldr	r1, [pc, #40]	@ (8006bd4 <__NVIC_DisableIRQ+0x44>)
 8006baa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006bae:	095b      	lsrs	r3, r3, #5
 8006bb0:	2001      	movs	r0, #1
 8006bb2:	fa00 f202 	lsl.w	r2, r0, r2
 8006bb6:	3320      	adds	r3, #32
 8006bb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8006bbc:	f3bf 8f4f 	dsb	sy
}
 8006bc0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006bc2:	f3bf 8f6f 	isb	sy
}
 8006bc6:	bf00      	nop
}
 8006bc8:	bf00      	nop
 8006bca:	370c      	adds	r7, #12
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd2:	4770      	bx	lr
 8006bd4:	e000e100 	.word	0xe000e100

08006bd8 <dma_setup_prepare>:
  // Internal DMA only
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
}

static void dma_setup_prepare(uint8_t rhport) {
 8006bd8:	b480      	push	{r7}
 8006bda:	b087      	sub	sp, #28
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	4603      	mov	r3, r0
 8006be0:	71fb      	strb	r3, [r7, #7]
 8006be2:	79fb      	ldrb	r3, [r7, #7]
 8006be4:	74fb      	strb	r3, [r7, #19]

//--------------------------------------------------------------------+
// Core/Controller
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline dwc2_regs_t* DWC2_REG(uint8_t rhport) {
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8006be6:	7cfb      	ldrb	r3, [r7, #19]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d001      	beq.n	8006bf0 <dma_setup_prepare+0x18>
    // user mis-configured, ignore and use first controller
    rhport = 0;
 8006bec:	2300      	movs	r3, #0
 8006bee:	74fb      	strb	r3, [r7, #19]
  }
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8006bf0:	7cfb      	ldrb	r3, [r7, #19]
 8006bf2:	4a15      	ldr	r2, [pc, #84]	@ (8006c48 <dma_setup_prepare+0x70>)
 8006bf4:	011b      	lsls	r3, r3, #4
 8006bf6:	4413      	add	r3, r2
 8006bf8:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8006bfa:	617b      	str	r3, [r7, #20]

  if (dwc2->gsnpsid >= DWC2_CORE_REV_3_00a) {
 8006bfc:	697b      	ldr	r3, [r7, #20]
 8006bfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c00:	4a12      	ldr	r2, [pc, #72]	@ (8006c4c <dma_setup_prepare+0x74>)
 8006c02:	4293      	cmp	r3, r2
 8006c04:	d909      	bls.n	8006c1a <dma_setup_prepare+0x42>
    if(edpt_is_enabled(&dwc2->epout[0])) {
 8006c06:	697b      	ldr	r3, [r7, #20]
 8006c08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c0c:	60fb      	str	r3, [r7, #12]
  return (dep->ctl & EPCTL_EPENA) != 0;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	0fdb      	lsrs	r3, r3, #31
 8006c14:	b2db      	uxtb	r3, r3
    if(edpt_is_enabled(&dwc2->epout[0])) {
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d110      	bne.n	8006c3c <dma_setup_prepare+0x64>
      return;
    }
  }

  // Receive only 1 packet
  dwc2->epout[0].doeptsiz = (1 << DOEPTSIZ_STUPCNT_Pos) | (1 << DOEPTSIZ_PKTCNT_Pos) | (8 << DOEPTSIZ_XFRSIZ_Pos);
 8006c1a:	697b      	ldr	r3, [r7, #20]
 8006c1c:	4a0c      	ldr	r2, [pc, #48]	@ (8006c50 <dma_setup_prepare+0x78>)
 8006c1e:	f8c3 2b10 	str.w	r2, [r3, #2832]	@ 0xb10
  dwc2->epout[0].doepdma = (uintptr_t) _dcd_usbbuf.setup_packet;
 8006c22:	4a0c      	ldr	r2, [pc, #48]	@ (8006c54 <dma_setup_prepare+0x7c>)
 8006c24:	697b      	ldr	r3, [r7, #20]
 8006c26:	f8c3 2b14 	str.w	r2, [r3, #2836]	@ 0xb14
  dwc2->epout[0].doepctl |= DOEPCTL_EPENA | DOEPCTL_USBAEP;
 8006c2a:	697b      	ldr	r3, [r7, #20]
 8006c2c:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 8006c30:	f043 2280 	orr.w	r2, r3, #2147516416	@ 0x80008000
 8006c34:	697b      	ldr	r3, [r7, #20]
 8006c36:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
 8006c3a:	e000      	b.n	8006c3e <dma_setup_prepare+0x66>
      return;
 8006c3c:	bf00      	nop
}
 8006c3e:	371c      	adds	r7, #28
 8006c40:	46bd      	mov	sp, r7
 8006c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c46:	4770      	bx	lr
 8006c48:	080091a0 	.word	0x080091a0
 8006c4c:	4f543009 	.word	0x4f543009
 8006c50:	20080008 	.word	0x20080008
 8006c54:	20004988 	.word	0x20004988

08006c58 <dfifo_alloc>:

TU_ATTR_ALWAYS_INLINE static inline uint16_t calc_device_grxfsiz(uint16_t largest_ep_size, uint8_t ep_count) {
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
}

static bool dfifo_alloc(uint8_t rhport, uint8_t ep_addr, uint16_t packet_size) {
 8006c58:	b480      	push	{r7}
 8006c5a:	b091      	sub	sp, #68	@ 0x44
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	4603      	mov	r3, r0
 8006c60:	71fb      	strb	r3, [r7, #7]
 8006c62:	460b      	mov	r3, r1
 8006c64:	71bb      	strb	r3, [r7, #6]
 8006c66:	4613      	mov	r3, r2
 8006c68:	80bb      	strh	r3, [r7, #4]
 8006c6a:	79fb      	ldrb	r3, [r7, #7]
 8006c6c:	767b      	strb	r3, [r7, #25]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8006c6e:	7e7b      	ldrb	r3, [r7, #25]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d001      	beq.n	8006c78 <dfifo_alloc+0x20>
    rhport = 0;
 8006c74:	2300      	movs	r3, #0
 8006c76:	767b      	strb	r3, [r7, #25]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8006c78:	7e7b      	ldrb	r3, [r7, #25]
 8006c7a:	4a64      	ldr	r2, [pc, #400]	@ (8006e0c <dfifo_alloc+0x1b4>)
 8006c7c:	011b      	lsls	r3, r3, #4
 8006c7e:	4413      	add	r3, r2
 8006c80:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8006c82:	63bb      	str	r3, [r7, #56]	@ 0x38
  const dwc2_controller_t* dwc2_controller = &_dwc2_controller[rhport];
 8006c84:	79fb      	ldrb	r3, [r7, #7]
 8006c86:	011b      	lsls	r3, r3, #4
 8006c88:	4a60      	ldr	r2, [pc, #384]	@ (8006e0c <dfifo_alloc+0x1b4>)
 8006c8a:	4413      	add	r3, r2
 8006c8c:	637b      	str	r3, [r7, #52]	@ 0x34
  const uint8_t ep_count = dwc2_controller->ep_count;
 8006c8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c90:	7a1b      	ldrb	r3, [r3, #8]
 8006c92:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8006c96:	79bb      	ldrb	r3, [r7, #6]
 8006c98:	76bb      	strb	r3, [r7, #26]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8006c9a:	7ebb      	ldrb	r3, [r7, #26]
 8006c9c:	f003 030f 	and.w	r3, r3, #15
 8006ca0:	b2db      	uxtb	r3, r3
  const uint8_t epnum = tu_edpt_number(ep_addr);
 8006ca2:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8006ca6:	79bb      	ldrb	r3, [r7, #6]
 8006ca8:	76fb      	strb	r3, [r7, #27]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8006caa:	7efb      	ldrb	r3, [r7, #27]
 8006cac:	09db      	lsrs	r3, r3, #7
 8006cae:	b2db      	uxtb	r3, r3
  const uint8_t dir = tu_edpt_dir(ep_addr);
 8006cb0:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31

  TU_ASSERT(epnum < ep_count);
 8006cb4:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 8006cb8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006cbc:	429a      	cmp	r2, r3
 8006cbe:	d30a      	bcc.n	8006cd6 <dfifo_alloc+0x7e>
 8006cc0:	4b53      	ldr	r3, [pc, #332]	@ (8006e10 <dfifo_alloc+0x1b8>)
 8006cc2:	61fb      	str	r3, [r7, #28]
 8006cc4:	69fb      	ldr	r3, [r7, #28]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f003 0301 	and.w	r3, r3, #1
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d000      	beq.n	8006cd2 <dfifo_alloc+0x7a>
 8006cd0:	be00      	bkpt	0x0000
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	e094      	b.n	8006e00 <dfifo_alloc+0x1a8>

  uint16_t fifo_size = tu_div_ceil(packet_size, 4);
 8006cd6:	88bb      	ldrh	r3, [r7, #4]
 8006cd8:	617b      	str	r3, [r7, #20]
 8006cda:	2304      	movs	r3, #4
 8006cdc:	613b      	str	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 8006cde:	697a      	ldr	r2, [r7, #20]
 8006ce0:	693b      	ldr	r3, [r7, #16]
 8006ce2:	4413      	add	r3, r2
 8006ce4:	1e5a      	subs	r2, r3, #1
 8006ce6:	693b      	ldr	r3, [r7, #16]
 8006ce8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cec:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  if (dir == TUSB_DIR_OUT) {
 8006cee:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d12a      	bne.n	8006d4c <dfifo_alloc+0xf4>
    // Calculate required size of RX FIFO
    const uint16_t new_sz = calc_device_grxfsiz(4 * fifo_size, ep_count);
 8006cf6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8006cf8:	009b      	lsls	r3, r3, #2
 8006cfa:	b29b      	uxth	r3, r3
 8006cfc:	81fb      	strh	r3, [r7, #14]
 8006cfe:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006d02:	737b      	strb	r3, [r7, #13]
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
 8006d04:	89fb      	ldrh	r3, [r7, #14]
 8006d06:	089b      	lsrs	r3, r3, #2
 8006d08:	b29b      	uxth	r3, r3
 8006d0a:	f103 0208 	add.w	r2, r3, #8
 8006d0e:	7b7b      	ldrb	r3, [r7, #13]
 8006d10:	4413      	add	r3, r2
 8006d12:	b29b      	uxth	r3, r3
 8006d14:	005b      	lsls	r3, r3, #1
 8006d16:	b29b      	uxth	r3, r3
    const uint16_t new_sz = calc_device_grxfsiz(4 * fifo_size, ep_count);
 8006d18:	84fb      	strh	r3, [r7, #38]	@ 0x26

    // If size_rx needs to be extended check if there is enough free space
    if (dwc2->grxfsiz < new_sz) {
 8006d1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d1c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006d1e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006d20:	429a      	cmp	r2, r3
 8006d22:	d26c      	bcs.n	8006dfe <dfifo_alloc+0x1a6>
      TU_ASSERT(new_sz <= _dcd_data.dfifo_top);
 8006d24:	4b3b      	ldr	r3, [pc, #236]	@ (8006e14 <dfifo_alloc+0x1bc>)
 8006d26:	889b      	ldrh	r3, [r3, #4]
 8006d28:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8006d2a:	429a      	cmp	r2, r3
 8006d2c:	d90a      	bls.n	8006d44 <dfifo_alloc+0xec>
 8006d2e:	4b38      	ldr	r3, [pc, #224]	@ (8006e10 <dfifo_alloc+0x1b8>)
 8006d30:	623b      	str	r3, [r7, #32]
 8006d32:	6a3b      	ldr	r3, [r7, #32]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f003 0301 	and.w	r3, r3, #1
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d000      	beq.n	8006d40 <dfifo_alloc+0xe8>
 8006d3e:	be00      	bkpt	0x0000
 8006d40:	2300      	movs	r3, #0
 8006d42:	e05d      	b.n	8006e00 <dfifo_alloc+0x1a8>
      dwc2->grxfsiz = new_sz; // Enlarge RX FIFO
 8006d44:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8006d46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d48:	625a      	str	r2, [r3, #36]	@ 0x24
 8006d4a:	e058      	b.n	8006dfe <dfifo_alloc+0x1a6>
    }
  } else {
    // Check IN endpoints concurrently active limit
    if(0 != dwc2_controller->ep_in_count) {
 8006d4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d4e:	7a5b      	ldrb	r3, [r3, #9]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d016      	beq.n	8006d82 <dfifo_alloc+0x12a>
      TU_ASSERT(_dcd_data.allocated_epin_count < dwc2_controller->ep_in_count);
 8006d54:	4b2f      	ldr	r3, [pc, #188]	@ (8006e14 <dfifo_alloc+0x1bc>)
 8006d56:	799a      	ldrb	r2, [r3, #6]
 8006d58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d5a:	7a5b      	ldrb	r3, [r3, #9]
 8006d5c:	429a      	cmp	r2, r3
 8006d5e:	d30a      	bcc.n	8006d76 <dfifo_alloc+0x11e>
 8006d60:	4b2b      	ldr	r3, [pc, #172]	@ (8006e10 <dfifo_alloc+0x1b8>)
 8006d62:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006d64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f003 0301 	and.w	r3, r3, #1
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d000      	beq.n	8006d72 <dfifo_alloc+0x11a>
 8006d70:	be00      	bkpt	0x0000
 8006d72:	2300      	movs	r3, #0
 8006d74:	e044      	b.n	8006e00 <dfifo_alloc+0x1a8>
      _dcd_data.allocated_epin_count++;
 8006d76:	4b27      	ldr	r3, [pc, #156]	@ (8006e14 <dfifo_alloc+0x1bc>)
 8006d78:	799b      	ldrb	r3, [r3, #6]
 8006d7a:	3301      	adds	r3, #1
 8006d7c:	b2da      	uxtb	r2, r3
 8006d7e:	4b25      	ldr	r3, [pc, #148]	@ (8006e14 <dfifo_alloc+0x1bc>)
 8006d80:	719a      	strb	r2, [r3, #6]
    }

    // If The TXFELVL is configured as half empty, the fifo must be twice the max_size.
    if ((dwc2->gahbcfg & GAHBCFG_TX_FIFO_EPMTY_LVL) == 0) {
 8006d82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d84:	689b      	ldr	r3, [r3, #8]
 8006d86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d102      	bne.n	8006d94 <dfifo_alloc+0x13c>
      fifo_size *= 2;
 8006d8e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8006d90:	005b      	lsls	r3, r3, #1
 8006d92:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    }

    // Check if free space is available
    TU_ASSERT(_dcd_data.dfifo_top >= fifo_size + dwc2->grxfsiz);
 8006d94:	4b1f      	ldr	r3, [pc, #124]	@ (8006e14 <dfifo_alloc+0x1bc>)
 8006d96:	889b      	ldrh	r3, [r3, #4]
 8006d98:	4619      	mov	r1, r3
 8006d9a:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8006d9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006da0:	4413      	add	r3, r2
 8006da2:	4299      	cmp	r1, r3
 8006da4:	d20a      	bcs.n	8006dbc <dfifo_alloc+0x164>
 8006da6:	4b1a      	ldr	r3, [pc, #104]	@ (8006e10 <dfifo_alloc+0x1b8>)
 8006da8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006daa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f003 0301 	and.w	r3, r3, #1
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d000      	beq.n	8006db8 <dfifo_alloc+0x160>
 8006db6:	be00      	bkpt	0x0000
 8006db8:	2300      	movs	r3, #0
 8006dba:	e021      	b.n	8006e00 <dfifo_alloc+0x1a8>
    _dcd_data.dfifo_top -= fifo_size;
 8006dbc:	4b15      	ldr	r3, [pc, #84]	@ (8006e14 <dfifo_alloc+0x1bc>)
 8006dbe:	889a      	ldrh	r2, [r3, #4]
 8006dc0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8006dc2:	1ad3      	subs	r3, r2, r3
 8006dc4:	b29a      	uxth	r2, r3
 8006dc6:	4b13      	ldr	r3, [pc, #76]	@ (8006e14 <dfifo_alloc+0x1bc>)
 8006dc8:	809a      	strh	r2, [r3, #4]
    // TU_LOG(DWC2_DEBUG, "    TX FIFO %u: allocated %u words at offset %u\r\n", epnum, fifo_size, dfifo_top);

    // Both TXFD and TXSA are in unit of 32-bit words.
    if (epnum == 0) {
 8006dca:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d107      	bne.n	8006de2 <dfifo_alloc+0x18a>
      dwc2->dieptxf0 = ((uint32_t) fifo_size << DIEPTXF0_TX0FD_Pos) | _dcd_data.dfifo_top;
 8006dd2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8006dd4:	041b      	lsls	r3, r3, #16
 8006dd6:	4a0f      	ldr	r2, [pc, #60]	@ (8006e14 <dfifo_alloc+0x1bc>)
 8006dd8:	8892      	ldrh	r2, [r2, #4]
 8006dda:	431a      	orrs	r2, r3
 8006ddc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dde:	629a      	str	r2, [r3, #40]	@ 0x28
 8006de0:	e00d      	b.n	8006dfe <dfifo_alloc+0x1a6>
    } else {
      // DIEPTXF starts at FIFO #1.
      dwc2->dieptxf[epnum - 1] = ((uint32_t) fifo_size << DIEPTXF_INEPTXFD_Pos) | _dcd_data.dfifo_top;
 8006de2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8006de4:	041a      	lsls	r2, r3, #16
 8006de6:	4b0b      	ldr	r3, [pc, #44]	@ (8006e14 <dfifo_alloc+0x1bc>)
 8006de8:	889b      	ldrh	r3, [r3, #4]
 8006dea:	4619      	mov	r1, r3
 8006dec:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8006df0:	3b01      	subs	r3, #1
 8006df2:	430a      	orrs	r2, r1
 8006df4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006df6:	3340      	adds	r3, #64	@ 0x40
 8006df8:	009b      	lsls	r3, r3, #2
 8006dfa:	440b      	add	r3, r1
 8006dfc:	605a      	str	r2, [r3, #4]
    }
  }

  return true;
 8006dfe:	2301      	movs	r3, #1
}
 8006e00:	4618      	mov	r0, r3
 8006e02:	3744      	adds	r7, #68	@ 0x44
 8006e04:	46bd      	mov	sp, r7
 8006e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0a:	4770      	bx	lr
 8006e0c:	080091a0 	.word	0x080091a0
 8006e10:	e000edf0 	.word	0xe000edf0
 8006e14:	20004980 	.word	0x20004980

08006e18 <dfifo_device_init>:

static void dfifo_device_init(uint8_t rhport) {
 8006e18:	b580      	push	{r7, lr}
 8006e1a:	b088      	sub	sp, #32
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	4603      	mov	r3, r0
 8006e20:	71fb      	strb	r3, [r7, #7]
  const dwc2_controller_t* dwc2_controller = &_dwc2_controller[rhport];
 8006e22:	79fb      	ldrb	r3, [r7, #7]
 8006e24:	011b      	lsls	r3, r3, #4
 8006e26:	4a27      	ldr	r2, [pc, #156]	@ (8006ec4 <dfifo_device_init+0xac>)
 8006e28:	4413      	add	r3, r2
 8006e2a:	61fb      	str	r3, [r7, #28]
 8006e2c:	79fb      	ldrb	r3, [r7, #7]
 8006e2e:	733b      	strb	r3, [r7, #12]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8006e30:	7b3b      	ldrb	r3, [r7, #12]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d001      	beq.n	8006e3a <dfifo_device_init+0x22>
    rhport = 0;
 8006e36:	2300      	movs	r3, #0
 8006e38:	733b      	strb	r3, [r7, #12]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8006e3a:	7b3b      	ldrb	r3, [r7, #12]
 8006e3c:	4a21      	ldr	r2, [pc, #132]	@ (8006ec4 <dfifo_device_init+0xac>)
 8006e3e:	011b      	lsls	r3, r3, #4
 8006e40:	4413      	add	r3, r2
 8006e42:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8006e44:	61bb      	str	r3, [r7, #24]
  dwc2->grxfsiz = calc_device_grxfsiz(CFG_TUD_ENDPOINT0_SIZE, dwc2_controller->ep_count);
 8006e46:	69fb      	ldr	r3, [r7, #28]
 8006e48:	7a1b      	ldrb	r3, [r3, #8]
 8006e4a:	2240      	movs	r2, #64	@ 0x40
 8006e4c:	81fa      	strh	r2, [r7, #14]
 8006e4e:	737b      	strb	r3, [r7, #13]
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
 8006e50:	89fb      	ldrh	r3, [r7, #14]
 8006e52:	089b      	lsrs	r3, r3, #2
 8006e54:	b29b      	uxth	r3, r3
 8006e56:	f103 0208 	add.w	r2, r3, #8
 8006e5a:	7b7b      	ldrb	r3, [r7, #13]
 8006e5c:	4413      	add	r3, r2
 8006e5e:	b29b      	uxth	r3, r3
 8006e60:	005b      	lsls	r3, r3, #1
 8006e62:	b29b      	uxth	r3, r3
  dwc2->grxfsiz = calc_device_grxfsiz(CFG_TUD_ENDPOINT0_SIZE, dwc2_controller->ep_count);
 8006e64:	461a      	mov	r2, r3
 8006e66:	69bb      	ldr	r3, [r7, #24]
 8006e68:	625a      	str	r2, [r3, #36]	@ 0x24
 8006e6a:	69bb      	ldr	r3, [r7, #24]
 8006e6c:	613b      	str	r3, [r7, #16]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8006e6e:	693b      	ldr	r3, [r7, #16]
 8006e70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006e72:	60bb      	str	r3, [r7, #8]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 8006e74:	2300      	movs	r3, #0

  // Scatter/Gather DMA mode is not yet supported. Buffer DMA only need 1 words per endpoint direction
  const bool is_dma = dma_device_enabled(dwc2);
 8006e76:	75fb      	strb	r3, [r7, #23]
  _dcd_data.dfifo_top = dwc2_controller->ep_fifo_size/4;
 8006e78:	69fb      	ldr	r3, [r7, #28]
 8006e7a:	68db      	ldr	r3, [r3, #12]
 8006e7c:	089b      	lsrs	r3, r3, #2
 8006e7e:	b29a      	uxth	r2, r3
 8006e80:	4b11      	ldr	r3, [pc, #68]	@ (8006ec8 <dfifo_device_init+0xb0>)
 8006e82:	809a      	strh	r2, [r3, #4]
  if (is_dma) {
 8006e84:	7dfb      	ldrb	r3, [r7, #23]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d009      	beq.n	8006e9e <dfifo_device_init+0x86>
    _dcd_data.dfifo_top -= 2 * dwc2_controller->ep_count;
 8006e8a:	4b0f      	ldr	r3, [pc, #60]	@ (8006ec8 <dfifo_device_init+0xb0>)
 8006e8c:	889a      	ldrh	r2, [r3, #4]
 8006e8e:	69fb      	ldr	r3, [r7, #28]
 8006e90:	7a1b      	ldrb	r3, [r3, #8]
 8006e92:	005b      	lsls	r3, r3, #1
 8006e94:	b29b      	uxth	r3, r3
 8006e96:	1ad3      	subs	r3, r2, r3
 8006e98:	b29a      	uxth	r2, r3
 8006e9a:	4b0b      	ldr	r3, [pc, #44]	@ (8006ec8 <dfifo_device_init+0xb0>)
 8006e9c:	809a      	strh	r2, [r3, #4]
  }
  dwc2->gdfifocfg = ((uint32_t) _dcd_data.dfifo_top << GDFIFOCFG_EPINFOBASE_SHIFT) | _dcd_data.dfifo_top;
 8006e9e:	4b0a      	ldr	r3, [pc, #40]	@ (8006ec8 <dfifo_device_init+0xb0>)
 8006ea0:	889b      	ldrh	r3, [r3, #4]
 8006ea2:	461a      	mov	r2, r3
 8006ea4:	4613      	mov	r3, r2
 8006ea6:	041b      	lsls	r3, r3, #16
 8006ea8:	441a      	add	r2, r3
 8006eaa:	69bb      	ldr	r3, [r7, #24]
 8006eac:	65da      	str	r2, [r3, #92]	@ 0x5c

  // Allocate FIFO for EP0 IN
  (void) dfifo_alloc(rhport, 0x80, CFG_TUD_ENDPOINT0_SIZE);
 8006eae:	79fb      	ldrb	r3, [r7, #7]
 8006eb0:	2240      	movs	r2, #64	@ 0x40
 8006eb2:	2180      	movs	r1, #128	@ 0x80
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	f7ff fecf 	bl	8006c58 <dfifo_alloc>
}
 8006eba:	bf00      	nop
 8006ebc:	3720      	adds	r7, #32
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	bd80      	pop	{r7, pc}
 8006ec2:	bf00      	nop
 8006ec4:	080091a0 	.word	0x080091a0
 8006ec8:	20004980 	.word	0x20004980

08006ecc <edpt_activate>:


//--------------------------------------------------------------------
// Endpoint
//--------------------------------------------------------------------
static void edpt_activate(uint8_t rhport, const tusb_desc_endpoint_t* p_endpoint_desc) {
 8006ecc:	b480      	push	{r7}
 8006ece:	b08b      	sub	sp, #44	@ 0x2c
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	4603      	mov	r3, r0
 8006ed4:	6039      	str	r1, [r7, #0]
 8006ed6:	71fb      	strb	r3, [r7, #7]
 8006ed8:	79fb      	ldrb	r3, [r7, #7]
 8006eda:	747b      	strb	r3, [r7, #17]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8006edc:	7c7b      	ldrb	r3, [r7, #17]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d001      	beq.n	8006ee6 <edpt_activate+0x1a>
    rhport = 0;
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	747b      	strb	r3, [r7, #17]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8006ee6:	7c7b      	ldrb	r3, [r7, #17]
 8006ee8:	4a4f      	ldr	r2, [pc, #316]	@ (8007028 <edpt_activate+0x15c>)
 8006eea:	011b      	lsls	r3, r3, #4
 8006eec:	4413      	add	r3, r2
 8006eee:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8006ef0:	627b      	str	r3, [r7, #36]	@ 0x24
  const uint8_t epnum = tu_edpt_number(p_endpoint_desc->bEndpointAddress);
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	789b      	ldrb	r3, [r3, #2]
 8006ef6:	74bb      	strb	r3, [r7, #18]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8006ef8:	7cbb      	ldrb	r3, [r7, #18]
 8006efa:	f003 030f 	and.w	r3, r3, #15
 8006efe:	b2db      	uxtb	r3, r3
 8006f00:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  const uint8_t dir = tu_edpt_dir(p_endpoint_desc->bEndpointAddress);
 8006f04:	683b      	ldr	r3, [r7, #0]
 8006f06:	789b      	ldrb	r3, [r3, #2]
 8006f08:	74fb      	strb	r3, [r7, #19]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8006f0a:	7cfb      	ldrb	r3, [r7, #19]
 8006f0c:	09db      	lsrs	r3, r3, #7
 8006f0e:	b2db      	uxtb	r3, r3
 8006f10:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 8006f14:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8006f18:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8006f1c:	0052      	lsls	r2, r2, #1
 8006f1e:	4413      	add	r3, r2
 8006f20:	011b      	lsls	r3, r3, #4
 8006f22:	4a42      	ldr	r2, [pc, #264]	@ (800702c <edpt_activate+0x160>)
 8006f24:	4413      	add	r3, r2
 8006f26:	61fb      	str	r3, [r7, #28]
 8006f28:	683b      	ldr	r3, [r7, #0]
 8006f2a:	617b      	str	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_edpt_addr(uint8_t num, uint8_t dir) {
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_edpt_packet_size(tusb_desc_endpoint_t const* desc_ep) {
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 8006f2c:	697b      	ldr	r3, [r7, #20]
 8006f2e:	889b      	ldrh	r3, [r3, #4]
 8006f30:	b29b      	uxth	r3, r3
 8006f32:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006f36:	b29a      	uxth	r2, r3
  xfer->max_size = tu_edpt_packet_size(p_endpoint_desc);
 8006f38:	69fb      	ldr	r3, [r7, #28]
 8006f3a:	815a      	strh	r2, [r3, #10]

  const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 8006f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f3e:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 8006f42:	60fb      	str	r3, [r7, #12]
  if (dsts.enum_speed == DCFG_SPEED_HIGH) {
 8006f44:	7b3b      	ldrb	r3, [r7, #12]
 8006f46:	f003 0306 	and.w	r3, r3, #6
 8006f4a:	b2db      	uxtb	r3, r3
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d109      	bne.n	8006f64 <edpt_activate+0x98>
    xfer->interval = 1 << (p_endpoint_desc->bInterval - 1);
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	799b      	ldrb	r3, [r3, #6]
 8006f54:	3b01      	subs	r3, #1
 8006f56:	2201      	movs	r2, #1
 8006f58:	fa02 f303 	lsl.w	r3, r2, r3
 8006f5c:	b2da      	uxtb	r2, r3
 8006f5e:	69fb      	ldr	r3, [r7, #28]
 8006f60:	731a      	strb	r2, [r3, #12]
 8006f62:	e003      	b.n	8006f6c <edpt_activate+0xa0>
  } else {
    xfer->interval =  p_endpoint_desc->bInterval;
 8006f64:	683b      	ldr	r3, [r7, #0]
 8006f66:	799a      	ldrb	r2, [r3, #6]
 8006f68:	69fb      	ldr	r3, [r7, #28]
 8006f6a:	731a      	strb	r2, [r3, #12]
  }

  // Endpoint control
  dwc2_depctl_t depctl = {.value = 0};
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	60bb      	str	r3, [r7, #8]
  depctl.mps = xfer->max_size;
 8006f70:	69fb      	ldr	r3, [r7, #28]
 8006f72:	895b      	ldrh	r3, [r3, #10]
 8006f74:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006f78:	b29a      	uxth	r2, r3
 8006f7a:	893b      	ldrh	r3, [r7, #8]
 8006f7c:	f362 030a 	bfi	r3, r2, #0, #11
 8006f80:	813b      	strh	r3, [r7, #8]
  depctl.active = 1;
 8006f82:	7a7b      	ldrb	r3, [r7, #9]
 8006f84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f88:	727b      	strb	r3, [r7, #9]
  depctl.type = p_endpoint_desc->bmAttributes.xfer;
 8006f8a:	683b      	ldr	r3, [r7, #0]
 8006f8c:	78db      	ldrb	r3, [r3, #3]
 8006f8e:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8006f92:	b2da      	uxtb	r2, r3
 8006f94:	7abb      	ldrb	r3, [r7, #10]
 8006f96:	f362 0383 	bfi	r3, r2, #2, #2
 8006f9a:	72bb      	strb	r3, [r7, #10]
  if (p_endpoint_desc->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS) {
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	78db      	ldrb	r3, [r3, #3]
 8006fa0:	f003 0303 	and.w	r3, r3, #3
 8006fa4:	b2db      	uxtb	r3, r3
 8006fa6:	2b01      	cmp	r3, #1
 8006fa8:	d003      	beq.n	8006fb2 <edpt_activate+0xe6>
    depctl.set_data0_iso_even = 1;
 8006faa:	7afb      	ldrb	r3, [r7, #11]
 8006fac:	f043 0310 	orr.w	r3, r3, #16
 8006fb0:	72fb      	strb	r3, [r7, #11]
  }
  if (dir == TUSB_DIR_IN) {
 8006fb2:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8006fb6:	2b01      	cmp	r3, #1
 8006fb8:	d108      	bne.n	8006fcc <edpt_activate+0x100>
    depctl.tx_fifo_num = epnum;
 8006fba:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006fbe:	f003 030f 	and.w	r3, r3, #15
 8006fc2:	b2da      	uxtb	r2, r3
 8006fc4:	897b      	ldrh	r3, [r7, #10]
 8006fc6:	f362 1389 	bfi	r3, r2, #6, #4
 8006fca:	817b      	strh	r3, [r7, #10]
  }

  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 8006fcc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8006fd0:	2b01      	cmp	r3, #1
 8006fd2:	bf14      	ite	ne
 8006fd4:	2301      	movne	r3, #1
 8006fd6:	2300      	moveq	r3, #0
 8006fd8:	b2db      	uxtb	r3, r3
 8006fda:	461a      	mov	r2, r3
 8006fdc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006fe0:	0112      	lsls	r2, r2, #4
 8006fe2:	4413      	add	r3, r2
 8006fe4:	3348      	adds	r3, #72	@ 0x48
 8006fe6:	015b      	lsls	r3, r3, #5
 8006fe8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006fea:	4413      	add	r3, r2
 8006fec:	61bb      	str	r3, [r7, #24]
  dep->ctl = depctl.value;
 8006fee:	68ba      	ldr	r2, [r7, #8]
 8006ff0:	69bb      	ldr	r3, [r7, #24]
 8006ff2:	601a      	str	r2, [r3, #0]
  dwc2->daintmsk |= TU_BIT(epnum + DAINT_SHIFT(dir));
 8006ff4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ff6:	f8d3 281c 	ldr.w	r2, [r3, #2076]	@ 0x81c
 8006ffa:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006ffe:	f897 1022 	ldrb.w	r1, [r7, #34]	@ 0x22
 8007002:	2901      	cmp	r1, #1
 8007004:	d101      	bne.n	800700a <edpt_activate+0x13e>
 8007006:	2100      	movs	r1, #0
 8007008:	e000      	b.n	800700c <edpt_activate+0x140>
 800700a:	2110      	movs	r1, #16
 800700c:	440b      	add	r3, r1
 800700e:	2101      	movs	r1, #1
 8007010:	fa01 f303 	lsl.w	r3, r1, r3
 8007014:	431a      	orrs	r2, r3
 8007016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007018:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
}
 800701c:	bf00      	nop
 800701e:	372c      	adds	r7, #44	@ 0x2c
 8007020:	46bd      	mov	sp, r7
 8007022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007026:	4770      	bx	lr
 8007028:	080091a0 	.word	0x080091a0
 800702c:	20004900 	.word	0x20004900

08007030 <edpt_disable>:

static void edpt_disable(uint8_t rhport, uint8_t ep_addr, bool stall) {
 8007030:	b480      	push	{r7}
 8007032:	b08d      	sub	sp, #52	@ 0x34
 8007034:	af00      	add	r7, sp, #0
 8007036:	4603      	mov	r3, r0
 8007038:	71fb      	strb	r3, [r7, #7]
 800703a:	460b      	mov	r3, r1
 800703c:	71bb      	strb	r3, [r7, #6]
 800703e:	4613      	mov	r3, r2
 8007040:	717b      	strb	r3, [r7, #5]
 8007042:	79fb      	ldrb	r3, [r7, #7]
 8007044:	777b      	strb	r3, [r7, #29]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8007046:	7f7b      	ldrb	r3, [r7, #29]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d001      	beq.n	8007050 <edpt_disable+0x20>
    rhport = 0;
 800704c:	2300      	movs	r3, #0
 800704e:	777b      	strb	r3, [r7, #29]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8007050:	7f7b      	ldrb	r3, [r7, #29]
 8007052:	4a5e      	ldr	r2, [pc, #376]	@ (80071cc <edpt_disable+0x19c>)
 8007054:	011b      	lsls	r3, r3, #4
 8007056:	4413      	add	r3, r2
 8007058:	681b      	ldr	r3, [r3, #0]
  (void) rhport;

  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800705a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800705c:	79bb      	ldrb	r3, [r7, #6]
 800705e:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8007060:	7fbb      	ldrb	r3, [r7, #30]
 8007062:	f003 030f 	and.w	r3, r3, #15
 8007066:	b2db      	uxtb	r3, r3
  const uint8_t epnum = tu_edpt_number(ep_addr);
 8007068:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800706c:	79bb      	ldrb	r3, [r7, #6]
 800706e:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8007070:	7ffb      	ldrb	r3, [r7, #31]
 8007072:	09db      	lsrs	r3, r3, #7
 8007074:	b2db      	uxtb	r3, r3
  const uint8_t dir = tu_edpt_dir(ep_addr);
 8007076:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800707a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800707e:	2b01      	cmp	r3, #1
 8007080:	bf14      	ite	ne
 8007082:	2301      	movne	r3, #1
 8007084:	2300      	moveq	r3, #0
 8007086:	b2db      	uxtb	r3, r3
 8007088:	461a      	mov	r2, r3
 800708a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800708e:	0112      	lsls	r2, r2, #4
 8007090:	4413      	add	r3, r2
 8007092:	3348      	adds	r3, #72	@ 0x48
 8007094:	015b      	lsls	r3, r3, #5
 8007096:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007098:	4413      	add	r3, r2
 800709a:	627b      	str	r3, [r7, #36]	@ 0x24

  const uint32_t stall_mask = (stall ? EPCTL_STALL : 0);
 800709c:	797b      	ldrb	r3, [r7, #5]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d002      	beq.n	80070a8 <edpt_disable+0x78>
 80070a2:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80070a6:	e000      	b.n	80070aa <edpt_disable+0x7a>
 80070a8:	2300      	movs	r3, #0
 80070aa:	623b      	str	r3, [r7, #32]

  if (dir == TUSB_DIR_IN) {
 80070ac:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80070b0:	2b01      	cmp	r3, #1
 80070b2:	d145      	bne.n	8007140 <edpt_disable+0x110>
 80070b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070b6:	61bb      	str	r3, [r7, #24]
  return (dep->ctl & EPCTL_EPENA) != 0;
 80070b8:	69bb      	ldr	r3, [r7, #24]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	0fdb      	lsrs	r3, r3, #31
 80070be:	b2db      	uxtb	r3, r3
    if (!edpt_is_enabled(dep)) {
 80070c0:	f083 0301 	eor.w	r3, r3, #1
 80070c4:	b2db      	uxtb	r3, r3
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d008      	beq.n	80070dc <edpt_disable+0xac>
      dep->diepctl |= DIEPCTL_SNAK | stall_mask;
 80070ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070cc:	681a      	ldr	r2, [r3, #0]
 80070ce:	6a3b      	ldr	r3, [r7, #32]
 80070d0:	4313      	orrs	r3, r2
 80070d2:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80070d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070d8:	601a      	str	r2, [r3, #0]
 80070da:	e01e      	b.n	800711a <edpt_disable+0xea>
    } else {
      // Stop transmitting packets and NAK IN xfers.
      dep->diepctl |= DIEPCTL_SNAK;
 80070dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80070e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070e6:	601a      	str	r2, [r3, #0]
      while ((dep->diepint & DIEPINT_INEPNE) == 0) {}
 80070e8:	bf00      	nop
 80070ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070ec:	689b      	ldr	r3, [r3, #8]
 80070ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d0f9      	beq.n	80070ea <edpt_disable+0xba>

      // Disable the endpoint.
      dep->diepctl |= DIEPCTL_EPDIS | stall_mask;
 80070f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070f8:	681a      	ldr	r2, [r3, #0]
 80070fa:	6a3b      	ldr	r3, [r7, #32]
 80070fc:	4313      	orrs	r3, r2
 80070fe:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007104:	601a      	str	r2, [r3, #0]
      while ((dep->diepint & DIEPINT_EPDISD_Msk) == 0) {}
 8007106:	bf00      	nop
 8007108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800710a:	689b      	ldr	r3, [r3, #8]
 800710c:	f003 0302 	and.w	r3, r3, #2
 8007110:	2b00      	cmp	r3, #0
 8007112:	d0f9      	beq.n	8007108 <edpt_disable+0xd8>

      dep->diepint = DIEPINT_EPDISD;
 8007114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007116:	2202      	movs	r2, #2
 8007118:	609a      	str	r2, [r3, #8]
 800711a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800711c:	617b      	str	r3, [r7, #20]
 800711e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007122:	74fb      	strb	r3, [r7, #19]
//--------------------------------------------------------------------+
// DFIFO
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline void dfifo_flush_tx(dwc2_regs_t* dwc2, uint8_t fnum) {
  // flush TX fifo and wait for it cleared
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 8007124:	7cfb      	ldrb	r3, [r7, #19]
 8007126:	019b      	lsls	r3, r3, #6
 8007128:	f043 0220 	orr.w	r2, r3, #32
 800712c:	697b      	ldr	r3, [r7, #20]
 800712e:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 8007130:	bf00      	nop
 8007132:	697b      	ldr	r3, [r7, #20]
 8007134:	691b      	ldr	r3, [r3, #16]
 8007136:	f003 0320 	and.w	r3, r3, #32
 800713a:	2b00      	cmp	r3, #0
 800713c:	d1f9      	bne.n	8007132 <edpt_disable+0x102>
}
 800713e:	e03f      	b.n	80071c0 <edpt_disable+0x190>
 8007140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007142:	60fb      	str	r3, [r7, #12]
  return (dep->ctl & EPCTL_EPENA) != 0;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	0fdb      	lsrs	r3, r3, #31
 800714a:	b2db      	uxtb	r3, r3
    }

    // Flush the FIFO, and wait until we have confirmed it cleared.
    dfifo_flush_tx(dwc2, epnum);
  } else {
    if (!edpt_is_enabled(dep) || epnum == 0) {
 800714c:	f083 0301 	eor.w	r3, r3, #1
 8007150:	b2db      	uxtb	r3, r3
 8007152:	2b00      	cmp	r3, #0
 8007154:	d103      	bne.n	800715e <edpt_disable+0x12e>
 8007156:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800715a:	2b00      	cmp	r3, #0
 800715c:	d106      	bne.n	800716c <edpt_disable+0x13c>
      // non-control not-enabled: stall if set
      // For EP0 Out, keep it enabled to receive SETUP packets
      dep->doepctl |= stall_mask;
 800715e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007160:	681a      	ldr	r2, [r3, #0]
 8007162:	6a3b      	ldr	r3, [r7, #32]
 8007164:	431a      	orrs	r2, r3
 8007166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007168:	601a      	str	r2, [r3, #0]
 800716a:	e029      	b.n	80071c0 <edpt_disable+0x190>
    } else {
      // Asserting GONAK is required to STALL an OUT endpoint.
      // Simpler to use polling here, we don't use the "B"OUTNAKEFF interrupt
      // anyway, and it can't be cleared by user code. If this while loop never
      // finishes, we have bigger problems than just the stack.
      dwc2->dctl |= DCTL_SGONAK;
 800716c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800716e:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 8007172:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8007176:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007178:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
      while ((dwc2->gintsts & GINTSTS_BOUTNAKEFF_Msk) == 0) {}
 800717c:	bf00      	nop
 800717e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007180:	695b      	ldr	r3, [r3, #20]
 8007182:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007186:	2b00      	cmp	r3, #0
 8007188:	d0f9      	beq.n	800717e <edpt_disable+0x14e>

      // Ditto here disable the endpoint.
      dep->doepctl |= DOEPCTL_EPDIS | stall_mask;
 800718a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800718c:	681a      	ldr	r2, [r3, #0]
 800718e:	6a3b      	ldr	r3, [r7, #32]
 8007190:	4313      	orrs	r3, r2
 8007192:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007198:	601a      	str	r2, [r3, #0]
      while ((dep->doepint & DOEPINT_EPDISD_Msk) == 0) {}
 800719a:	bf00      	nop
 800719c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800719e:	689b      	ldr	r3, [r3, #8]
 80071a0:	f003 0302 	and.w	r3, r3, #2
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d0f9      	beq.n	800719c <edpt_disable+0x16c>

      dep->doepint = DOEPINT_EPDISD;
 80071a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071aa:	2202      	movs	r2, #2
 80071ac:	609a      	str	r2, [r3, #8]

      // Allow other OUT endpoints to keep receiving.
      dwc2->dctl |= DCTL_CGONAK;
 80071ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071b0:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 80071b4:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80071b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071ba:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
    }
  }
}
 80071be:	bf00      	nop
 80071c0:	bf00      	nop
 80071c2:	3734      	adds	r7, #52	@ 0x34
 80071c4:	46bd      	mov	sp, r7
 80071c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ca:	4770      	bx	lr
 80071cc:	080091a0 	.word	0x080091a0

080071d0 <epin_write_tx_fifo>:

static uint16_t epin_write_tx_fifo(uint8_t rhport, uint8_t epnum) {
 80071d0:	b580      	push	{r7, lr}
 80071d2:	b08c      	sub	sp, #48	@ 0x30
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	4603      	mov	r3, r0
 80071d8:	460a      	mov	r2, r1
 80071da:	71fb      	strb	r3, [r7, #7]
 80071dc:	4613      	mov	r3, r2
 80071de:	71bb      	strb	r3, [r7, #6]
 80071e0:	79fb      	ldrb	r3, [r7, #7]
 80071e2:	74fb      	strb	r3, [r7, #19]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80071e4:	7cfb      	ldrb	r3, [r7, #19]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d001      	beq.n	80071ee <epin_write_tx_fifo+0x1e>
    rhport = 0;
 80071ea:	2300      	movs	r3, #0
 80071ec:	74fb      	strb	r3, [r7, #19]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80071ee:	7cfb      	ldrb	r3, [r7, #19]
 80071f0:	4a37      	ldr	r2, [pc, #220]	@ (80072d0 <epin_write_tx_fifo+0x100>)
 80071f2:	011b      	lsls	r3, r3, #4
 80071f4:	4413      	add	r3, r2
 80071f6:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80071f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  dwc2_dep_t* const epin = &dwc2->ep[0][epnum];
 80071fa:	79bb      	ldrb	r3, [r7, #6]
 80071fc:	3348      	adds	r3, #72	@ 0x48
 80071fe:	015b      	lsls	r3, r3, #5
 8007200:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007202:	4413      	add	r3, r2
 8007204:	627b      	str	r3, [r7, #36]	@ 0x24
  xfer_ctl_t* const xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 8007206:	79bb      	ldrb	r3, [r7, #6]
 8007208:	015b      	lsls	r3, r3, #5
 800720a:	3310      	adds	r3, #16
 800720c:	4a31      	ldr	r2, [pc, #196]	@ (80072d4 <epin_write_tx_fifo+0x104>)
 800720e:	4413      	add	r3, r2
 8007210:	623b      	str	r3, [r7, #32]

  dwc2_ep_tsize_t tsiz = {.value = epin->tsiz};
 8007212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007214:	691b      	ldr	r3, [r3, #16]
 8007216:	60bb      	str	r3, [r7, #8]
  const uint16_t remain_packets = tsiz.packet_count;
 8007218:	897b      	ldrh	r3, [r7, #10]
 800721a:	f3c3 03c9 	ubfx	r3, r3, #3, #10
 800721e:	b29b      	uxth	r3, r3
 8007220:	83fb      	strh	r3, [r7, #30]

  uint16_t total_bytes_written = 0;
 8007222:	2300      	movs	r3, #0
 8007224:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  // Process every single packet (only whole packets can be written to fifo)
  for (uint16_t i = 0; i < remain_packets; i++) {
 8007226:	2300      	movs	r3, #0
 8007228:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800722a:	e045      	b.n	80072b8 <epin_write_tx_fifo+0xe8>
    tsiz.value = epin->tsiz;
 800722c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800722e:	691b      	ldr	r3, [r3, #16]
 8007230:	60bb      	str	r3, [r7, #8]
    const uint16_t remain_bytes = (uint16_t) tsiz.xfer_size;
 8007232:	68bb      	ldr	r3, [r7, #8]
 8007234:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007238:	83bb      	strh	r3, [r7, #28]
    const uint16_t xact_bytes = tu_min16(remain_bytes, xfer->max_size);
 800723a:	6a3b      	ldr	r3, [r7, #32]
 800723c:	895a      	ldrh	r2, [r3, #10]
 800723e:	8bbb      	ldrh	r3, [r7, #28]
 8007240:	823b      	strh	r3, [r7, #16]
 8007242:	4613      	mov	r3, r2
 8007244:	81fb      	strh	r3, [r7, #14]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8007246:	8a3a      	ldrh	r2, [r7, #16]
 8007248:	89fb      	ldrh	r3, [r7, #14]
 800724a:	4293      	cmp	r3, r2
 800724c:	bf28      	it	cs
 800724e:	4613      	movcs	r3, r2
 8007250:	b29b      	uxth	r3, r3
 8007252:	837b      	strh	r3, [r7, #26]

    // Check if dtxfsts has enough space available
    if (xact_bytes > ((epin->dtxfsts & DTXFSTS_INEPTFSAV_Msk) << 2)) {
 8007254:	8b7a      	ldrh	r2, [r7, #26]
 8007256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007258:	699b      	ldr	r3, [r3, #24]
 800725a:	0099      	lsls	r1, r3, #2
 800725c:	4b1e      	ldr	r3, [pc, #120]	@ (80072d8 <epin_write_tx_fifo+0x108>)
 800725e:	400b      	ands	r3, r1
 8007260:	429a      	cmp	r2, r3
 8007262:	d82e      	bhi.n	80072c2 <epin_write_tx_fifo+0xf2>
      break;
    }

    // Push packet to Tx-FIFO
    if (xfer->ff) {
 8007264:	6a3b      	ldr	r3, [r7, #32]
 8007266:	685b      	ldr	r3, [r3, #4]
 8007268:	2b00      	cmp	r3, #0
 800726a:	d011      	beq.n	8007290 <epin_write_tx_fifo+0xc0>
      volatile uint32_t* tx_fifo = dwc2->fifo[epnum];
 800726c:	79bb      	ldrb	r3, [r7, #6]
 800726e:	3301      	adds	r3, #1
 8007270:	031b      	lsls	r3, r3, #12
 8007272:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007274:	4413      	add	r3, r2
 8007276:	617b      	str	r3, [r7, #20]
      tu_fifo_read_n_access_mode(xfer->ff, (void *)(uintptr_t)tx_fifo, xact_bytes, TU_FIFO_FIXED_ADDR_RW32);
 8007278:	6a3b      	ldr	r3, [r7, #32]
 800727a:	6858      	ldr	r0, [r3, #4]
 800727c:	8b7a      	ldrh	r2, [r7, #26]
 800727e:	2301      	movs	r3, #1
 8007280:	6979      	ldr	r1, [r7, #20]
 8007282:	f7fd fa19 	bl	80046b8 <tu_fifo_read_n_access_mode>
      total_bytes_written += xact_bytes;
 8007286:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8007288:	8b7b      	ldrh	r3, [r7, #26]
 800728a:	4413      	add	r3, r2
 800728c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800728e:	e010      	b.n	80072b2 <epin_write_tx_fifo+0xe2>
    } else {
      dfifo_write_packet(dwc2, epnum, xfer->buffer, xact_bytes);
 8007290:	6a3b      	ldr	r3, [r7, #32]
 8007292:	681a      	ldr	r2, [r3, #0]
 8007294:	8b7b      	ldrh	r3, [r7, #26]
 8007296:	79b9      	ldrb	r1, [r7, #6]
 8007298:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800729a:	f001 fcd8 	bl	8008c4e <dfifo_write_packet>
      xfer->buffer += xact_bytes;
 800729e:	6a3b      	ldr	r3, [r7, #32]
 80072a0:	681a      	ldr	r2, [r3, #0]
 80072a2:	8b7b      	ldrh	r3, [r7, #26]
 80072a4:	441a      	add	r2, r3
 80072a6:	6a3b      	ldr	r3, [r7, #32]
 80072a8:	601a      	str	r2, [r3, #0]
      total_bytes_written += xact_bytes;
 80072aa:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80072ac:	8b7b      	ldrh	r3, [r7, #26]
 80072ae:	4413      	add	r3, r2
 80072b0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  for (uint16_t i = 0; i < remain_packets; i++) {
 80072b2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80072b4:	3301      	adds	r3, #1
 80072b6:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 80072b8:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80072ba:	8bfb      	ldrh	r3, [r7, #30]
 80072bc:	429a      	cmp	r2, r3
 80072be:	d3b5      	bcc.n	800722c <epin_write_tx_fifo+0x5c>
 80072c0:	e000      	b.n	80072c4 <epin_write_tx_fifo+0xf4>
      break;
 80072c2:	bf00      	nop
    }
  }
  return total_bytes_written;
 80072c4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 80072c6:	4618      	mov	r0, r3
 80072c8:	3730      	adds	r7, #48	@ 0x30
 80072ca:	46bd      	mov	sp, r7
 80072cc:	bd80      	pop	{r7, pc}
 80072ce:	bf00      	nop
 80072d0:	080091a0 	.word	0x080091a0
 80072d4:	20004900 	.word	0x20004900
 80072d8:	0003fffc 	.word	0x0003fffc

080072dc <edpt_schedule_packets>:

// Since this function returns void, it is not possible to return a boolean success message
// We must make sure that this function is not called when the EP is disabled
// Must be called from critical section
static void edpt_schedule_packets(uint8_t rhport, const uint8_t epnum, const uint8_t dir) {
 80072dc:	b580      	push	{r7, lr}
 80072de:	b092      	sub	sp, #72	@ 0x48
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	4603      	mov	r3, r0
 80072e4:	71fb      	strb	r3, [r7, #7]
 80072e6:	460b      	mov	r3, r1
 80072e8:	71bb      	strb	r3, [r7, #6]
 80072ea:	4613      	mov	r3, r2
 80072ec:	717b      	strb	r3, [r7, #5]
 80072ee:	79fb      	ldrb	r3, [r7, #7]
 80072f0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80072f4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d002      	beq.n	8007302 <edpt_schedule_packets+0x26>
    rhport = 0;
 80072fc:	2300      	movs	r3, #0
 80072fe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8007302:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007306:	4a77      	ldr	r2, [pc, #476]	@ (80074e4 <edpt_schedule_packets+0x208>)
 8007308:	011b      	lsls	r3, r3, #4
 800730a:	4413      	add	r3, r2
 800730c:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800730e:	643b      	str	r3, [r7, #64]	@ 0x40
  xfer_ctl_t* const xfer = XFER_CTL_BASE(epnum, dir);
 8007310:	79ba      	ldrb	r2, [r7, #6]
 8007312:	797b      	ldrb	r3, [r7, #5]
 8007314:	0052      	lsls	r2, r2, #1
 8007316:	4413      	add	r3, r2
 8007318:	011b      	lsls	r3, r3, #4
 800731a:	4a73      	ldr	r2, [pc, #460]	@ (80074e8 <edpt_schedule_packets+0x20c>)
 800731c:	4413      	add	r3, r2
 800731e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 8007320:	797b      	ldrb	r3, [r7, #5]
 8007322:	2b01      	cmp	r3, #1
 8007324:	bf14      	ite	ne
 8007326:	2301      	movne	r3, #1
 8007328:	2300      	moveq	r3, #0
 800732a:	b2db      	uxtb	r3, r3
 800732c:	461a      	mov	r2, r3
 800732e:	79bb      	ldrb	r3, [r7, #6]
 8007330:	0112      	lsls	r2, r2, #4
 8007332:	4413      	add	r3, r2
 8007334:	3348      	adds	r3, #72	@ 0x48
 8007336:	015b      	lsls	r3, r3, #5
 8007338:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800733a:	4413      	add	r3, r2
 800733c:	63bb      	str	r3, [r7, #56]	@ 0x38

  uint16_t num_packets;
  uint16_t total_bytes;

  // EP0 is limited to one packet per xfer
  if (epnum == 0) {
 800733e:	79bb      	ldrb	r3, [r7, #6]
 8007340:	2b00      	cmp	r3, #0
 8007342:	d11e      	bne.n	8007382 <edpt_schedule_packets+0xa6>
    total_bytes = tu_min16(_dcd_data.ep0_pending[dir], CFG_TUD_ENDPOINT0_SIZE);
 8007344:	797b      	ldrb	r3, [r7, #5]
 8007346:	4a69      	ldr	r2, [pc, #420]	@ (80074ec <edpt_schedule_packets+0x210>)
 8007348:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800734c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800734e:	2340      	movs	r3, #64	@ 0x40
 8007350:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8007352:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8007354:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8007356:	4293      	cmp	r3, r2
 8007358:	bf28      	it	cs
 800735a:	4613      	movcs	r3, r2
 800735c:	b29b      	uxth	r3, r3
 800735e:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    _dcd_data.ep0_pending[dir] -= total_bytes;
 8007362:	797b      	ldrb	r3, [r7, #5]
 8007364:	4a61      	ldr	r2, [pc, #388]	@ (80074ec <edpt_schedule_packets+0x210>)
 8007366:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800736a:	797b      	ldrb	r3, [r7, #5]
 800736c:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8007370:	1a8a      	subs	r2, r1, r2
 8007372:	b291      	uxth	r1, r2
 8007374:	4a5d      	ldr	r2, [pc, #372]	@ (80074ec <edpt_schedule_packets+0x210>)
 8007376:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    num_packets = 1;
 800737a:	2301      	movs	r3, #1
 800737c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8007380:	e019      	b.n	80073b6 <edpt_schedule_packets+0xda>
  } else {
    total_bytes = xfer->total_len;
 8007382:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007384:	891b      	ldrh	r3, [r3, #8]
 8007386:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    num_packets = tu_div_ceil(total_bytes, xfer->max_size);
 800738a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800738e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007390:	8952      	ldrh	r2, [r2, #10]
 8007392:	627b      	str	r3, [r7, #36]	@ 0x24
 8007394:	623a      	str	r2, [r7, #32]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 8007396:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007398:	6a3b      	ldr	r3, [r7, #32]
 800739a:	4413      	add	r3, r2
 800739c:	1e5a      	subs	r2, r3, #1
 800739e:	6a3b      	ldr	r3, [r7, #32]
 80073a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80073a4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    if (num_packets == 0) {
 80073a8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d102      	bne.n	80073b6 <edpt_schedule_packets+0xda>
      num_packets = 1; // zero length packet still count as 1
 80073b0:	2301      	movs	r3, #1
 80073b2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    }
  }

  // transfer size: A full OUT transfer (multiple packets, possibly) triggers XFRC.
  dwc2_ep_tsize_t deptsiz = {.value = 0};
 80073b6:	2300      	movs	r3, #0
 80073b8:	61bb      	str	r3, [r7, #24]
  deptsiz.xfer_size = total_bytes;
 80073ba:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 80073be:	f3c2 0212 	ubfx	r2, r2, #0, #19
 80073c2:	69bb      	ldr	r3, [r7, #24]
 80073c4:	f362 0312 	bfi	r3, r2, #0, #19
 80073c8:	61bb      	str	r3, [r7, #24]
  deptsiz.packet_count = num_packets;
 80073ca:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80073ce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80073d2:	b29a      	uxth	r2, r3
 80073d4:	8b7b      	ldrh	r3, [r7, #26]
 80073d6:	f362 03cc 	bfi	r3, r2, #3, #10
 80073da:	837b      	strh	r3, [r7, #26]
  dep->tsiz = deptsiz.value;
 80073dc:	69ba      	ldr	r2, [r7, #24]
 80073de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073e0:	611a      	str	r2, [r3, #16]

  // control
  dwc2_depctl_t depctl = {.value = dep->ctl};
 80073e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	617b      	str	r3, [r7, #20]
  depctl.clear_nak = 1;
 80073e8:	7dfb      	ldrb	r3, [r7, #23]
 80073ea:	f043 0304 	orr.w	r3, r3, #4
 80073ee:	75fb      	strb	r3, [r7, #23]
  depctl.enable = 1;
 80073f0:	7dfb      	ldrb	r3, [r7, #23]
 80073f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073f6:	75fb      	strb	r3, [r7, #23]
  if (depctl.type == DEPCTL_EPTYPE_ISOCHRONOUS) {
 80073f8:	7dbb      	ldrb	r3, [r7, #22]
 80073fa:	f003 030c 	and.w	r3, r3, #12
 80073fe:	b2db      	uxtb	r3, r3
 8007400:	2b04      	cmp	r3, #4
 8007402:	d116      	bne.n	8007432 <edpt_schedule_packets+0x156>
    const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 8007404:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007406:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800740a:	60fb      	str	r3, [r7, #12]
    const uint32_t odd_now = dsts.frame_number & 1u;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	f3c3 230d 	ubfx	r3, r3, #8, #14
 8007412:	b29b      	uxth	r3, r3
 8007414:	f003 0301 	and.w	r3, r3, #1
 8007418:	637b      	str	r3, [r7, #52]	@ 0x34
    if (odd_now != 0) {
 800741a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800741c:	2b00      	cmp	r3, #0
 800741e:	d004      	beq.n	800742a <edpt_schedule_packets+0x14e>
      depctl.set_data0_iso_even = 1;
 8007420:	7dfb      	ldrb	r3, [r7, #23]
 8007422:	f043 0310 	orr.w	r3, r3, #16
 8007426:	75fb      	strb	r3, [r7, #23]
 8007428:	e003      	b.n	8007432 <edpt_schedule_packets+0x156>
    } else {
      depctl.set_data1_iso_odd = 1;
 800742a:	7dfb      	ldrb	r3, [r7, #23]
 800742c:	f043 0320 	orr.w	r3, r3, #32
 8007430:	75fb      	strb	r3, [r7, #23]
 8007432:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007434:	61fb      	str	r3, [r7, #28]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8007436:	69fb      	ldr	r3, [r7, #28]
 8007438:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800743a:	613b      	str	r3, [r7, #16]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800743c:	2300      	movs	r3, #0
    }
  }

  const bool is_dma = dma_device_enabled(dwc2);
 800743e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if(is_dma) {
 8007442:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007446:	2b00      	cmp	r3, #0
 8007448:	d021      	beq.n	800748e <edpt_schedule_packets+0x1b2>
    if (dir == TUSB_DIR_IN && total_bytes != 0) {
 800744a:	797b      	ldrb	r3, [r7, #5]
 800744c:	2b01      	cmp	r3, #1
 800744e:	d10b      	bne.n	8007468 <edpt_schedule_packets+0x18c>
 8007450:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8007454:	2b00      	cmp	r3, #0
 8007456:	d007      	beq.n	8007468 <edpt_schedule_packets+0x18c>
      dcd_dcache_clean(xfer->buffer, total_bytes);
 8007458:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8007460:	4611      	mov	r1, r2
 8007462:	4618      	mov	r0, r3
 8007464:	f7fd fc16 	bl	8004c94 <dcd_dcache_clean>
    }
    dep->diepdma = (uintptr_t) xfer->buffer;
 8007468:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	461a      	mov	r2, r3
 800746e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007470:	615a      	str	r2, [r3, #20]
    dep->diepctl = depctl.value; // enable endpoint
 8007472:	697a      	ldr	r2, [r7, #20]
 8007474:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007476:	601a      	str	r2, [r3, #0]
    // Advance buffer pointer for EP0
    if (epnum == 0) {
 8007478:	79bb      	ldrb	r3, [r7, #6]
 800747a:	2b00      	cmp	r3, #0
 800747c:	d12e      	bne.n	80074dc <edpt_schedule_packets+0x200>
      xfer->buffer += total_bytes;
 800747e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007480:	681a      	ldr	r2, [r3, #0]
 8007482:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8007486:	441a      	add	r2, r3
 8007488:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800748a:	601a      	str	r2, [r3, #0]
      if ((epnum != 0) && (xfer->total_len - xferred_bytes > 0)) {
         dwc2->diepempmsk |= (1u << epnum);
      }
    }
  }
}
 800748c:	e026      	b.n	80074dc <edpt_schedule_packets+0x200>
    dep->diepctl = depctl.value; // enable endpoint
 800748e:	697a      	ldr	r2, [r7, #20]
 8007490:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007492:	601a      	str	r2, [r3, #0]
    if (dir == TUSB_DIR_IN && total_bytes != 0) {
 8007494:	797b      	ldrb	r3, [r7, #5]
 8007496:	2b01      	cmp	r3, #1
 8007498:	d120      	bne.n	80074dc <edpt_schedule_packets+0x200>
 800749a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d01c      	beq.n	80074dc <edpt_schedule_packets+0x200>
      const uint16_t xferred_bytes = epin_write_tx_fifo(rhport, epnum);
 80074a2:	79ba      	ldrb	r2, [r7, #6]
 80074a4:	79fb      	ldrb	r3, [r7, #7]
 80074a6:	4611      	mov	r1, r2
 80074a8:	4618      	mov	r0, r3
 80074aa:	f7ff fe91 	bl	80071d0 <epin_write_tx_fifo>
 80074ae:	4603      	mov	r3, r0
 80074b0:	863b      	strh	r3, [r7, #48]	@ 0x30
      if ((epnum != 0) && (xfer->total_len - xferred_bytes > 0)) {
 80074b2:	79bb      	ldrb	r3, [r7, #6]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d011      	beq.n	80074dc <edpt_schedule_packets+0x200>
 80074b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80074ba:	891b      	ldrh	r3, [r3, #8]
 80074bc:	461a      	mov	r2, r3
 80074be:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80074c0:	1ad3      	subs	r3, r2, r3
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	dd0a      	ble.n	80074dc <edpt_schedule_packets+0x200>
         dwc2->diepempmsk |= (1u << epnum);
 80074c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80074c8:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
 80074cc:	79bb      	ldrb	r3, [r7, #6]
 80074ce:	2101      	movs	r1, #1
 80074d0:	fa01 f303 	lsl.w	r3, r1, r3
 80074d4:	431a      	orrs	r2, r3
 80074d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80074d8:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
}
 80074dc:	bf00      	nop
 80074de:	3748      	adds	r7, #72	@ 0x48
 80074e0:	46bd      	mov	sp, r7
 80074e2:	bd80      	pop	{r7, pc}
 80074e4:	080091a0 	.word	0x080091a0
 80074e8:	20004900 	.word	0x20004900
 80074ec:	20004980 	.word	0x20004980

080074f0 <dcd_init>:

//--------------------------------------------------------------------
// Controller API
//--------------------------------------------------------------------
bool dcd_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 80074f0:	b580      	push	{r7, lr}
 80074f2:	b08c      	sub	sp, #48	@ 0x30
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	4603      	mov	r3, r0
 80074f8:	6039      	str	r1, [r7, #0]
 80074fa:	71fb      	strb	r3, [r7, #7]
 80074fc:	79fb      	ldrb	r3, [r7, #7]
 80074fe:	75fb      	strb	r3, [r7, #23]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8007500:	7dfb      	ldrb	r3, [r7, #23]
 8007502:	2b00      	cmp	r3, #0
 8007504:	d001      	beq.n	800750a <dcd_init+0x1a>
    rhport = 0;
 8007506:	2300      	movs	r3, #0
 8007508:	75fb      	strb	r3, [r7, #23]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800750a:	7dfb      	ldrb	r3, [r7, #23]
 800750c:	4a43      	ldr	r2, [pc, #268]	@ (800761c <dcd_init+0x12c>)
 800750e:	011b      	lsls	r3, r3, #4
 8007510:	4413      	add	r3, r2
 8007512:	681b      	ldr	r3, [r3, #0]
  (void) rh_init;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8007514:	62bb      	str	r3, [r7, #40]	@ 0x28

  tu_memclr(&_dcd_data, sizeof(_dcd_data));
 8007516:	2208      	movs	r2, #8
 8007518:	2100      	movs	r1, #0
 800751a:	4841      	ldr	r0, [pc, #260]	@ (8007620 <dcd_init+0x130>)
 800751c:	f001 fd3f 	bl	8008f9e <memset>

  // Core Initialization
  const bool is_highspeed = dwc2_core_is_highspeed(dwc2, TUSB_ROLE_DEVICE);
 8007520:	2101      	movs	r1, #1
 8007522:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007524:	f001 fa98 	bl	8008a58 <dwc2_core_is_highspeed>
 8007528:	4603      	mov	r3, r0
 800752a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800752e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007530:	61bb      	str	r3, [r7, #24]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8007532:	69bb      	ldr	r3, [r7, #24]
 8007534:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007536:	613b      	str	r3, [r7, #16]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 8007538:	2300      	movs	r3, #0
  const bool is_dma = dma_device_enabled(dwc2);
 800753a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  TU_ASSERT(dwc2_core_init(rhport, is_highspeed, is_dma));
 800753e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8007542:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 8007546:	79fb      	ldrb	r3, [r7, #7]
 8007548:	4618      	mov	r0, r3
 800754a:	f001 faa3 	bl	8008a94 <dwc2_core_init>
 800754e:	4603      	mov	r3, r0
 8007550:	f083 0301 	eor.w	r3, r3, #1
 8007554:	b2db      	uxtb	r3, r3
 8007556:	2b00      	cmp	r3, #0
 8007558:	d00a      	beq.n	8007570 <dcd_init+0x80>
 800755a:	4b32      	ldr	r3, [pc, #200]	@ (8007624 <dcd_init+0x134>)
 800755c:	61fb      	str	r3, [r7, #28]
 800755e:	69fb      	ldr	r3, [r7, #28]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	f003 0301 	and.w	r3, r3, #1
 8007566:	2b00      	cmp	r3, #0
 8007568:	d000      	beq.n	800756c <dcd_init+0x7c>
 800756a:	be00      	bkpt	0x0000
 800756c:	2300      	movs	r3, #0
 800756e:	e050      	b.n	8007612 <dcd_init+0x122>

  //------------- 7.1 Device Initialization -------------//
  // Set device max speed
  uint32_t dcfg = dwc2->dcfg & ~DCFG_DSPD_Msk;
 8007570:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007572:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 8007576:	f023 0303 	bic.w	r3, r3, #3
 800757a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (is_highspeed) {
 800757c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007580:	2b00      	cmp	r3, #0
 8007582:	d00d      	beq.n	80075a0 <dcd_init+0xb0>
    // dcfg Highspeed's mask is 0

    // XCVRDLY: transceiver delay between xcvr_sel and txvalid during device chirp is required
    // when using with some PHYs such as USB334x (USB3341, USB3343, USB3346, USB3347)
    const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8007584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007586:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007588:	60fb      	str	r3, [r7, #12]
    if (ghwcfg2.hs_phy_type == GHWCFG2_HSPHY_ULPI) {
 800758a:	7b3b      	ldrb	r3, [r7, #12]
 800758c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007590:	b2db      	uxtb	r3, r3
 8007592:	2b80      	cmp	r3, #128	@ 0x80
 8007594:	d108      	bne.n	80075a8 <dcd_init+0xb8>
      dcfg |= DCFG_XCVRDLY;
 8007596:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007598:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800759c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800759e:	e003      	b.n	80075a8 <dcd_init+0xb8>
    }
  } else {
    dcfg |= DCFG_DSPD_FS << DCFG_DSPD_Pos;
 80075a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075a2:	f043 0303 	orr.w	r3, r3, #3
 80075a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  dcfg |= DCFG_NZLSOHSK; // send STALL back and discard if host send non-zlp during control status
 80075a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075aa:	f043 0304 	orr.w	r3, r3, #4
 80075ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  dwc2->dcfg = dcfg;
 80075b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80075b4:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  dcd_disconnect(rhport);
 80075b8:	79fb      	ldrb	r3, [r7, #7]
 80075ba:	4618      	mov	r0, r3
 80075bc:	f000 f8e2 	bl	8007784 <dcd_disconnect>

  // Force device mode
  dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_FHMOD) | GUSBCFG_FDMOD;
 80075c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075c2:	68db      	ldr	r3, [r3, #12]
 80075c4:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80075c8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80075cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075ce:	60da      	str	r2, [r3, #12]

  // Clear A override, force B Valid
  dwc2->gotgctl = (dwc2->gotgctl & ~GOTGCTL_AVALOEN) | GOTGCTL_BVALOEN | GOTGCTL_BVALOVAL;
 80075d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	f023 03d0 	bic.w	r3, r3, #208	@ 0xd0
 80075d8:	f043 02c0 	orr.w	r2, r3, #192	@ 0xc0
 80075dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075de:	601a      	str	r2, [r3, #0]
  // No hardware detection of Vbus B-session is available on the STM32N6
  dwc2->stm32_gccfg |= STM32_GCCFG_VBVALOVAL;
#endif

  // Enable required interrupts
  dwc2->gintmsk |= GINTMSK_OTGINT | GINTMSK_USBRST | GINTMSK_ENUMDNEM | GINTMSK_WUIM;
 80075e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075e2:	699a      	ldr	r2, [r3, #24]
 80075e4:	4b10      	ldr	r3, [pc, #64]	@ (8007628 <dcd_init+0x138>)
 80075e6:	4313      	orrs	r3, r2
 80075e8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80075ea:	6193      	str	r3, [r2, #24]

  // TX FIFO empty level for interrupt is complete empty
  uint32_t gahbcfg = dwc2->gahbcfg;
 80075ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075ee:	689b      	ldr	r3, [r3, #8]
 80075f0:	623b      	str	r3, [r7, #32]
  gahbcfg |= GAHBCFG_TX_FIFO_EPMTY_LVL;
 80075f2:	6a3b      	ldr	r3, [r7, #32]
 80075f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80075f8:	623b      	str	r3, [r7, #32]
  gahbcfg |= GAHBCFG_GINT; // Enable global interrupt
 80075fa:	6a3b      	ldr	r3, [r7, #32]
 80075fc:	f043 0301 	orr.w	r3, r3, #1
 8007600:	623b      	str	r3, [r7, #32]
  dwc2->gahbcfg = gahbcfg;
 8007602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007604:	6a3a      	ldr	r2, [r7, #32]
 8007606:	609a      	str	r2, [r3, #8]

  dcd_connect(rhport);
 8007608:	79fb      	ldrb	r3, [r7, #7]
 800760a:	4618      	mov	r0, r3
 800760c:	f000 f898 	bl	8007740 <dcd_connect>
  return true;
 8007610:	2301      	movs	r3, #1
}
 8007612:	4618      	mov	r0, r3
 8007614:	3730      	adds	r7, #48	@ 0x30
 8007616:	46bd      	mov	sp, r7
 8007618:	bd80      	pop	{r7, pc}
 800761a:	bf00      	nop
 800761c:	080091a0 	.word	0x080091a0
 8007620:	20004980 	.word	0x20004980
 8007624:	e000edf0 	.word	0xe000edf0
 8007628:	80003004 	.word	0x80003004

0800762c <dcd_int_enable>:

void dcd_int_enable(uint8_t rhport) {
 800762c:	b580      	push	{r7, lr}
 800762e:	b084      	sub	sp, #16
 8007630:	af00      	add	r7, sp, #0
 8007632:	4603      	mov	r3, r0
 8007634:	71fb      	strb	r3, [r7, #7]
 8007636:	79fb      	ldrb	r3, [r7, #7]
 8007638:	73fb      	strb	r3, [r7, #15]
 800763a:	2301      	movs	r3, #1
 800763c:	73bb      	strb	r3, [r7, #14]
 800763e:	2301      	movs	r3, #1
 8007640:	737b      	strb	r3, [r7, #13]
// SystemCoreClock is already included by family header
// extern uint32_t SystemCoreClock;

TU_ATTR_ALWAYS_INLINE static inline void dwc2_int_set(uint8_t rhport, tusb_role_t role, bool enabled) {
  (void) role;
  const IRQn_Type irqn = (IRQn_Type) _dwc2_controller[rhport].irqnum;
 8007642:	7bfb      	ldrb	r3, [r7, #15]
 8007644:	4a0c      	ldr	r2, [pc, #48]	@ (8007678 <dcd_int_enable+0x4c>)
 8007646:	011b      	lsls	r3, r3, #4
 8007648:	4413      	add	r3, r2
 800764a:	3304      	adds	r3, #4
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	733b      	strb	r3, [r7, #12]
  if (enabled) {
 8007650:	7b7b      	ldrb	r3, [r7, #13]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d005      	beq.n	8007662 <dcd_int_enable+0x36>
    NVIC_EnableIRQ(irqn);
 8007656:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800765a:	4618      	mov	r0, r3
 800765c:	f7ff fa7a 	bl	8006b54 <__NVIC_EnableIRQ>
  } else {
    NVIC_DisableIRQ(irqn);
  }
}
 8007660:	e004      	b.n	800766c <dcd_int_enable+0x40>
    NVIC_DisableIRQ(irqn);
 8007662:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8007666:	4618      	mov	r0, r3
 8007668:	f7ff fa92 	bl	8006b90 <__NVIC_DisableIRQ>
}
 800766c:	bf00      	nop
  dwc2_dcd_int_enable(rhport);
}
 800766e:	bf00      	nop
 8007670:	3710      	adds	r7, #16
 8007672:	46bd      	mov	sp, r7
 8007674:	bd80      	pop	{r7, pc}
 8007676:	bf00      	nop
 8007678:	080091a0 	.word	0x080091a0

0800767c <dcd_int_disable>:

void dcd_int_disable(uint8_t rhport) {
 800767c:	b580      	push	{r7, lr}
 800767e:	b084      	sub	sp, #16
 8007680:	af00      	add	r7, sp, #0
 8007682:	4603      	mov	r3, r0
 8007684:	71fb      	strb	r3, [r7, #7]
 8007686:	79fb      	ldrb	r3, [r7, #7]
 8007688:	73fb      	strb	r3, [r7, #15]
 800768a:	2301      	movs	r3, #1
 800768c:	73bb      	strb	r3, [r7, #14]
 800768e:	2300      	movs	r3, #0
 8007690:	737b      	strb	r3, [r7, #13]
  const IRQn_Type irqn = (IRQn_Type) _dwc2_controller[rhport].irqnum;
 8007692:	7bfb      	ldrb	r3, [r7, #15]
 8007694:	4a0c      	ldr	r2, [pc, #48]	@ (80076c8 <dcd_int_disable+0x4c>)
 8007696:	011b      	lsls	r3, r3, #4
 8007698:	4413      	add	r3, r2
 800769a:	3304      	adds	r3, #4
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	733b      	strb	r3, [r7, #12]
  if (enabled) {
 80076a0:	7b7b      	ldrb	r3, [r7, #13]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d005      	beq.n	80076b2 <dcd_int_disable+0x36>
    NVIC_EnableIRQ(irqn);
 80076a6:	f997 300c 	ldrsb.w	r3, [r7, #12]
 80076aa:	4618      	mov	r0, r3
 80076ac:	f7ff fa52 	bl	8006b54 <__NVIC_EnableIRQ>
}
 80076b0:	e004      	b.n	80076bc <dcd_int_disable+0x40>
    NVIC_DisableIRQ(irqn);
 80076b2:	f997 300c 	ldrsb.w	r3, [r7, #12]
 80076b6:	4618      	mov	r0, r3
 80076b8:	f7ff fa6a 	bl	8006b90 <__NVIC_DisableIRQ>
}
 80076bc:	bf00      	nop
  dwc2_dcd_int_disable(rhport);
}
 80076be:	bf00      	nop
 80076c0:	3710      	adds	r7, #16
 80076c2:	46bd      	mov	sp, r7
 80076c4:	bd80      	pop	{r7, pc}
 80076c6:	bf00      	nop
 80076c8:	080091a0 	.word	0x080091a0

080076cc <dcd_set_address>:

void dcd_set_address(uint8_t rhport, uint8_t dev_addr) {
 80076cc:	b580      	push	{r7, lr}
 80076ce:	b086      	sub	sp, #24
 80076d0:	af02      	add	r7, sp, #8
 80076d2:	4603      	mov	r3, r0
 80076d4:	460a      	mov	r2, r1
 80076d6:	71fb      	strb	r3, [r7, #7]
 80076d8:	4613      	mov	r3, r2
 80076da:	71bb      	strb	r3, [r7, #6]
 80076dc:	79fb      	ldrb	r3, [r7, #7]
 80076de:	727b      	strb	r3, [r7, #9]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80076e0:	7a7b      	ldrb	r3, [r7, #9]
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d001      	beq.n	80076ea <dcd_set_address+0x1e>
    rhport = 0;
 80076e6:	2300      	movs	r3, #0
 80076e8:	727b      	strb	r3, [r7, #9]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80076ea:	7a7b      	ldrb	r3, [r7, #9]
 80076ec:	4a13      	ldr	r2, [pc, #76]	@ (800773c <dcd_set_address+0x70>)
 80076ee:	011b      	lsls	r3, r3, #4
 80076f0:	4413      	add	r3, r2
 80076f2:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80076f4:	60fb      	str	r3, [r7, #12]
  dwc2->dcfg = (dwc2->dcfg & ~DCFG_DAD_Msk) | (dev_addr << DCFG_DAD_Pos);
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 80076fc:	f423 62fe 	bic.w	r2, r3, #2032	@ 0x7f0
 8007700:	79bb      	ldrb	r3, [r7, #6]
 8007702:	011b      	lsls	r3, r3, #4
 8007704:	431a      	orrs	r2, r3
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
 800770c:	2300      	movs	r3, #0
 800770e:	72fb      	strb	r3, [r7, #11]
 8007710:	2301      	movs	r3, #1
 8007712:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
 8007714:	7abb      	ldrb	r3, [r7, #10]
 8007716:	2b01      	cmp	r3, #1
 8007718:	d101      	bne.n	800771e <dcd_set_address+0x52>
 800771a:	2280      	movs	r2, #128	@ 0x80
 800771c:	e000      	b.n	8007720 <dcd_set_address+0x54>
 800771e:	2200      	movs	r2, #0
 8007720:	7afb      	ldrb	r3, [r7, #11]
 8007722:	4313      	orrs	r3, r2
 8007724:	b2d9      	uxtb	r1, r3

  // Response with status after changing device address
  dcd_edpt_xfer(rhport, tu_edpt_addr(0, TUSB_DIR_IN), NULL, 0, false);
 8007726:	79f8      	ldrb	r0, [r7, #7]
 8007728:	2300      	movs	r3, #0
 800772a:	9300      	str	r3, [sp, #0]
 800772c:	2300      	movs	r3, #0
 800772e:	2200      	movs	r2, #0
 8007730:	f000 f94a 	bl	80079c8 <dcd_edpt_xfer>
}
 8007734:	bf00      	nop
 8007736:	3710      	adds	r7, #16
 8007738:	46bd      	mov	sp, r7
 800773a:	bd80      	pop	{r7, pc}
 800773c:	080091a0 	.word	0x080091a0

08007740 <dcd_connect>:
  dwc2_remote_wakeup_delay();

  dwc2->dctl &= ~DCTL_RWUSIG;
}

void dcd_connect(uint8_t rhport) {
 8007740:	b480      	push	{r7}
 8007742:	b085      	sub	sp, #20
 8007744:	af00      	add	r7, sp, #0
 8007746:	4603      	mov	r3, r0
 8007748:	71fb      	strb	r3, [r7, #7]
 800774a:	79fb      	ldrb	r3, [r7, #7]
 800774c:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800774e:	7afb      	ldrb	r3, [r7, #11]
 8007750:	2b00      	cmp	r3, #0
 8007752:	d001      	beq.n	8007758 <dcd_connect+0x18>
    rhport = 0;
 8007754:	2300      	movs	r3, #0
 8007756:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8007758:	7afb      	ldrb	r3, [r7, #11]
 800775a:	4a09      	ldr	r2, [pc, #36]	@ (8007780 <dcd_connect+0x40>)
 800775c:	011b      	lsls	r3, r3, #4
 800775e:	4413      	add	r3, r2
 8007760:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8007762:	60fb      	str	r3, [r7, #12]
  conf.dm_pullup = 0;
  conf.dm_pulldown = 0;
  USB_WRAP.otg_conf = conf;
#endif

  dwc2->dctl &= ~DCTL_SDIS;
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800776a:	f023 0202 	bic.w	r2, r3, #2
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 8007774:	bf00      	nop
 8007776:	3714      	adds	r7, #20
 8007778:	46bd      	mov	sp, r7
 800777a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777e:	4770      	bx	lr
 8007780:	080091a0 	.word	0x080091a0

08007784 <dcd_disconnect>:

void dcd_disconnect(uint8_t rhport) {
 8007784:	b480      	push	{r7}
 8007786:	b085      	sub	sp, #20
 8007788:	af00      	add	r7, sp, #0
 800778a:	4603      	mov	r3, r0
 800778c:	71fb      	strb	r3, [r7, #7]
 800778e:	79fb      	ldrb	r3, [r7, #7]
 8007790:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8007792:	7afb      	ldrb	r3, [r7, #11]
 8007794:	2b00      	cmp	r3, #0
 8007796:	d001      	beq.n	800779c <dcd_disconnect+0x18>
    rhport = 0;
 8007798:	2300      	movs	r3, #0
 800779a:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800779c:	7afb      	ldrb	r3, [r7, #11]
 800779e:	4a09      	ldr	r2, [pc, #36]	@ (80077c4 <dcd_disconnect+0x40>)
 80077a0:	011b      	lsls	r3, r3, #4
 80077a2:	4413      	add	r3, r2
 80077a4:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80077a6:	60fb      	str	r3, [r7, #12]
  conf.dm_pullup = 0;
  conf.dm_pulldown = 1;
  USB_WRAP.otg_conf = conf;
#endif

  dwc2->dctl |= DCTL_SDIS;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 80077ae:	f043 0202 	orr.w	r2, r3, #2
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 80077b8:	bf00      	nop
 80077ba:	3714      	adds	r7, #20
 80077bc:	46bd      	mov	sp, r7
 80077be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c2:	4770      	bx	lr
 80077c4:	080091a0 	.word	0x080091a0

080077c8 <dcd_sof_enable>:

// Be advised: audio, video and possibly other iso-ep classes use dcd_sof_enable() to enable/disable its corresponding ISR on purpose!
void dcd_sof_enable(uint8_t rhport, bool en) {
 80077c8:	b480      	push	{r7}
 80077ca:	b085      	sub	sp, #20
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	4603      	mov	r3, r0
 80077d0:	460a      	mov	r2, r1
 80077d2:	71fb      	strb	r3, [r7, #7]
 80077d4:	4613      	mov	r3, r2
 80077d6:	71bb      	strb	r3, [r7, #6]
 80077d8:	79fb      	ldrb	r3, [r7, #7]
 80077da:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80077dc:	7afb      	ldrb	r3, [r7, #11]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d001      	beq.n	80077e6 <dcd_sof_enable+0x1e>
    rhport = 0;
 80077e2:	2300      	movs	r3, #0
 80077e4:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80077e6:	7afb      	ldrb	r3, [r7, #11]
 80077e8:	4a10      	ldr	r2, [pc, #64]	@ (800782c <dcd_sof_enable+0x64>)
 80077ea:	011b      	lsls	r3, r3, #4
 80077ec:	4413      	add	r3, r2
 80077ee:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80077f0:	60fb      	str	r3, [r7, #12]

  _dcd_data.sof_en = en;
 80077f2:	4a0f      	ldr	r2, [pc, #60]	@ (8007830 <dcd_sof_enable+0x68>)
 80077f4:	79bb      	ldrb	r3, [r7, #6]
 80077f6:	71d3      	strb	r3, [r2, #7]

  if (en) {
 80077f8:	79bb      	ldrb	r3, [r7, #6]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d009      	beq.n	8007812 <dcd_sof_enable+0x4a>
    dwc2->gintsts = GINTSTS_SOF;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	2208      	movs	r2, #8
 8007802:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_SOFM;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	699b      	ldr	r3, [r3, #24]
 8007808:	f043 0208 	orr.w	r2, r3, #8
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	619a      	str	r2, [r3, #24]
  } else {
    dwc2->gintmsk &= ~GINTMSK_SOFM;
  }
}
 8007810:	e005      	b.n	800781e <dcd_sof_enable+0x56>
    dwc2->gintmsk &= ~GINTMSK_SOFM;
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	699b      	ldr	r3, [r3, #24]
 8007816:	f023 0208 	bic.w	r2, r3, #8
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	619a      	str	r2, [r3, #24]
}
 800781e:	bf00      	nop
 8007820:	3714      	adds	r7, #20
 8007822:	46bd      	mov	sp, r7
 8007824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007828:	4770      	bx	lr
 800782a:	bf00      	nop
 800782c:	080091a0 	.word	0x080091a0
 8007830:	20004980 	.word	0x20004980

08007834 <dcd_edpt_open>:

/*------------------------------------------------------------------*/
/* DCD Endpoint port
 *------------------------------------------------------------------*/

bool dcd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const* desc_edpt) {
 8007834:	b580      	push	{r7, lr}
 8007836:	b084      	sub	sp, #16
 8007838:	af00      	add	r7, sp, #0
 800783a:	4603      	mov	r3, r0
 800783c:	6039      	str	r1, [r7, #0]
 800783e:	71fb      	strb	r3, [r7, #7]
  TU_ASSERT(dfifo_alloc(rhport, desc_edpt->bEndpointAddress, tu_edpt_packet_size(desc_edpt)));
 8007840:	683b      	ldr	r3, [r7, #0]
 8007842:	7899      	ldrb	r1, [r3, #2]
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	60bb      	str	r3, [r7, #8]
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 8007848:	68bb      	ldr	r3, [r7, #8]
 800784a:	889b      	ldrh	r3, [r3, #4]
 800784c:	b29b      	uxth	r3, r3
 800784e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007852:	b29a      	uxth	r2, r3
 8007854:	79fb      	ldrb	r3, [r7, #7]
 8007856:	4618      	mov	r0, r3
 8007858:	f7ff f9fe 	bl	8006c58 <dfifo_alloc>
 800785c:	4603      	mov	r3, r0
 800785e:	f083 0301 	eor.w	r3, r3, #1
 8007862:	b2db      	uxtb	r3, r3
 8007864:	2b00      	cmp	r3, #0
 8007866:	d00a      	beq.n	800787e <dcd_edpt_open+0x4a>
 8007868:	4b0a      	ldr	r3, [pc, #40]	@ (8007894 <dcd_edpt_open+0x60>)
 800786a:	60fb      	str	r3, [r7, #12]
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	f003 0301 	and.w	r3, r3, #1
 8007874:	2b00      	cmp	r3, #0
 8007876:	d000      	beq.n	800787a <dcd_edpt_open+0x46>
 8007878:	be00      	bkpt	0x0000
 800787a:	2300      	movs	r3, #0
 800787c:	e005      	b.n	800788a <dcd_edpt_open+0x56>
  edpt_activate(rhport, desc_edpt);
 800787e:	79fb      	ldrb	r3, [r7, #7]
 8007880:	6839      	ldr	r1, [r7, #0]
 8007882:	4618      	mov	r0, r3
 8007884:	f7ff fb22 	bl	8006ecc <edpt_activate>
  return true;
 8007888:	2301      	movs	r3, #1
}
 800788a:	4618      	mov	r0, r3
 800788c:	3710      	adds	r7, #16
 800788e:	46bd      	mov	sp, r7
 8007890:	bd80      	pop	{r7, pc}
 8007892:	bf00      	nop
 8007894:	e000edf0 	.word	0xe000edf0

08007898 <dcd_edpt_close_all>:

// Close all non-control endpoints, cancel all pending transfers if any.
void dcd_edpt_close_all(uint8_t rhport) {
 8007898:	b580      	push	{r7, lr}
 800789a:	b08c      	sub	sp, #48	@ 0x30
 800789c:	af00      	add	r7, sp, #0
 800789e:	4603      	mov	r3, r0
 80078a0:	71fb      	strb	r3, [r7, #7]
 80078a2:	79fb      	ldrb	r3, [r7, #7]
 80078a4:	77fb      	strb	r3, [r7, #31]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80078a6:	7ffb      	ldrb	r3, [r7, #31]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d001      	beq.n	80078b0 <dcd_edpt_close_all+0x18>
    rhport = 0;
 80078ac:	2300      	movs	r3, #0
 80078ae:	77fb      	strb	r3, [r7, #31]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80078b0:	7ffb      	ldrb	r3, [r7, #31]
 80078b2:	4a42      	ldr	r2, [pc, #264]	@ (80079bc <dcd_edpt_close_all+0x124>)
 80078b4:	011b      	lsls	r3, r3, #4
 80078b6:	4413      	add	r3, r2
 80078b8:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80078ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint8_t const ep_count = _dwc2_controller[rhport].ep_count;
 80078bc:	79fb      	ldrb	r3, [r7, #7]
 80078be:	4a3f      	ldr	r2, [pc, #252]	@ (80079bc <dcd_edpt_close_all+0x124>)
 80078c0:	011b      	lsls	r3, r3, #4
 80078c2:	4413      	add	r3, r2
 80078c4:	3308      	adds	r3, #8
 80078c6:	781b      	ldrb	r3, [r3, #0]
 80078c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  usbd_spin_lock(false);
 80078cc:	2000      	movs	r0, #0
 80078ce:	f7fe fced 	bl	80062ac <usbd_spin_lock>

  _dcd_data.allocated_epin_count = 0;
 80078d2:	4b3b      	ldr	r3, [pc, #236]	@ (80079c0 <dcd_edpt_close_all+0x128>)
 80078d4:	2200      	movs	r2, #0
 80078d6:	719a      	strb	r2, [r3, #6]

  // Disable non-control interrupt
  dwc2->daintmsk = (1 << DAINTMSK_OEPM_Pos) | (1 << DAINTMSK_IEPM_Pos);
 80078d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078da:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 80078de:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c

  for (uint8_t n = 1; n < ep_count; n++) {
 80078e2:	2301      	movs	r3, #1
 80078e4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80078e8:	e038      	b.n	800795c <dcd_edpt_close_all+0xc4>
    for (uint8_t d = 0; d < 2; d++) {
 80078ea:	2300      	movs	r3, #0
 80078ec:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80078f0:	e02b      	b.n	800794a <dcd_edpt_close_all+0xb2>
      dwc2_dep_t* dep = &dwc2->ep[d][n];
 80078f2:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 80078f6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80078fa:	0112      	lsls	r2, r2, #4
 80078fc:	4413      	add	r3, r2
 80078fe:	3348      	adds	r3, #72	@ 0x48
 8007900:	015b      	lsls	r3, r3, #5
 8007902:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007904:	4413      	add	r3, r2
 8007906:	623b      	str	r3, [r7, #32]
 8007908:	6a3b      	ldr	r3, [r7, #32]
 800790a:	61bb      	str	r3, [r7, #24]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800790c:	69bb      	ldr	r3, [r7, #24]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	0fdb      	lsrs	r3, r3, #31
 8007912:	b2db      	uxtb	r3, r3
      if (edpt_is_enabled(dep)) {
 8007914:	2b00      	cmp	r3, #0
 8007916:	d005      	beq.n	8007924 <dcd_edpt_close_all+0x8c>
        dep->ctl |= EPCTL_SNAK | EPCTL_EPDIS;
 8007918:	6a3b      	ldr	r3, [r7, #32]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	f043 4290 	orr.w	r2, r3, #1207959552	@ 0x48000000
 8007920:	6a3b      	ldr	r3, [r7, #32]
 8007922:	601a      	str	r2, [r3, #0]
      }
      xfer_status[n][1-d].max_size = 0;
 8007924:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8007928:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800792c:	f1c3 0301 	rsb	r3, r3, #1
 8007930:	4924      	ldr	r1, [pc, #144]	@ (80079c4 <dcd_edpt_close_all+0x12c>)
 8007932:	0052      	lsls	r2, r2, #1
 8007934:	4413      	add	r3, r2
 8007936:	011b      	lsls	r3, r3, #4
 8007938:	440b      	add	r3, r1
 800793a:	330a      	adds	r3, #10
 800793c:	2200      	movs	r2, #0
 800793e:	801a      	strh	r2, [r3, #0]
    for (uint8_t d = 0; d < 2; d++) {
 8007940:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007944:	3301      	adds	r3, #1
 8007946:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800794a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800794e:	2b01      	cmp	r3, #1
 8007950:	d9cf      	bls.n	80078f2 <dcd_edpt_close_all+0x5a>
  for (uint8_t n = 1; n < ep_count; n++) {
 8007952:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007956:	3301      	adds	r3, #1
 8007958:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800795c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8007960:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007964:	429a      	cmp	r2, r3
 8007966:	d3c0      	bcc.n	80078ea <dcd_edpt_close_all+0x52>
 8007968:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800796a:	613b      	str	r3, [r7, #16]
 800796c:	2310      	movs	r3, #16
 800796e:	73fb      	strb	r3, [r7, #15]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 8007970:	7bfb      	ldrb	r3, [r7, #15]
 8007972:	019b      	lsls	r3, r3, #6
 8007974:	f043 0220 	orr.w	r2, r3, #32
 8007978:	693b      	ldr	r3, [r7, #16]
 800797a:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 800797c:	bf00      	nop
 800797e:	693b      	ldr	r3, [r7, #16]
 8007980:	691b      	ldr	r3, [r3, #16]
 8007982:	f003 0320 	and.w	r3, r3, #32
 8007986:	2b00      	cmp	r3, #0
 8007988:	d1f9      	bne.n	800797e <dcd_edpt_close_all+0xe6>
}
 800798a:	bf00      	nop
 800798c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800798e:	617b      	str	r3, [r7, #20]

TU_ATTR_ALWAYS_INLINE static inline void dfifo_flush_rx(dwc2_regs_t* dwc2) {
  // flush RX fifo and wait for it cleared
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 8007990:	697b      	ldr	r3, [r7, #20]
 8007992:	2210      	movs	r2, #16
 8007994:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 8007996:	bf00      	nop
 8007998:	697b      	ldr	r3, [r7, #20]
 800799a:	691b      	ldr	r3, [r3, #16]
 800799c:	f003 0310 	and.w	r3, r3, #16
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d1f9      	bne.n	8007998 <dcd_edpt_close_all+0x100>
}
 80079a4:	bf00      	nop
    }
  }

  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);
  dfifo_device_init(rhport); // re-init dfifo
 80079a6:	79fb      	ldrb	r3, [r7, #7]
 80079a8:	4618      	mov	r0, r3
 80079aa:	f7ff fa35 	bl	8006e18 <dfifo_device_init>

  usbd_spin_unlock(false);
 80079ae:	2000      	movs	r0, #0
 80079b0:	f7fe fca0 	bl	80062f4 <usbd_spin_unlock>
}
 80079b4:	bf00      	nop
 80079b6:	3730      	adds	r7, #48	@ 0x30
 80079b8:	46bd      	mov	sp, r7
 80079ba:	bd80      	pop	{r7, pc}
 80079bc:	080091a0 	.word	0x080091a0
 80079c0:	20004980 	.word	0x20004980
 80079c4:	20004900 	.word	0x20004900

080079c8 <dcd_edpt_xfer>:
  edpt_disable(rhport, p_endpoint_desc->bEndpointAddress, false);
  edpt_activate(rhport, p_endpoint_desc);
  return true;
}

bool dcd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes, bool is_isr) {
 80079c8:	b580      	push	{r7, lr}
 80079ca:	b086      	sub	sp, #24
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	603a      	str	r2, [r7, #0]
 80079d0:	461a      	mov	r2, r3
 80079d2:	4603      	mov	r3, r0
 80079d4:	71fb      	strb	r3, [r7, #7]
 80079d6:	460b      	mov	r3, r1
 80079d8:	71bb      	strb	r3, [r7, #6]
 80079da:	4613      	mov	r3, r2
 80079dc:	80bb      	strh	r3, [r7, #4]
 80079de:	79bb      	ldrb	r3, [r7, #6]
 80079e0:	73bb      	strb	r3, [r7, #14]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80079e2:	7bbb      	ldrb	r3, [r7, #14]
 80079e4:	f003 030f 	and.w	r3, r3, #15
 80079e8:	b2db      	uxtb	r3, r3
  (void) is_isr;
  uint8_t const epnum = tu_edpt_number(ep_addr);
 80079ea:	75bb      	strb	r3, [r7, #22]
 80079ec:	79bb      	ldrb	r3, [r7, #6]
 80079ee:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80079f0:	7bfb      	ldrb	r3, [r7, #15]
 80079f2:	09db      	lsrs	r3, r3, #7
 80079f4:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 80079f6:	757b      	strb	r3, [r7, #21]
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 80079f8:	7dba      	ldrb	r2, [r7, #22]
 80079fa:	7d7b      	ldrb	r3, [r7, #21]
 80079fc:	0052      	lsls	r2, r2, #1
 80079fe:	4413      	add	r3, r2
 8007a00:	011b      	lsls	r3, r3, #4
 8007a02:	4a1b      	ldr	r2, [pc, #108]	@ (8007a70 <dcd_edpt_xfer+0xa8>)
 8007a04:	4413      	add	r3, r2
 8007a06:	613b      	str	r3, [r7, #16]
  bool ret;

  usbd_spin_lock(is_isr);
 8007a08:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007a0c:	4618      	mov	r0, r3
 8007a0e:	f7fe fc4d 	bl	80062ac <usbd_spin_lock>

  if (xfer->max_size == 0) {
 8007a12:	693b      	ldr	r3, [r7, #16]
 8007a14:	895b      	ldrh	r3, [r3, #10]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d102      	bne.n	8007a20 <dcd_edpt_xfer+0x58>
    ret = false;  // Endpoint is closed
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	75fb      	strb	r3, [r7, #23]
 8007a1e:	e01c      	b.n	8007a5a <dcd_edpt_xfer+0x92>
  } else {
    xfer->buffer = buffer;
 8007a20:	693b      	ldr	r3, [r7, #16]
 8007a22:	683a      	ldr	r2, [r7, #0]
 8007a24:	601a      	str	r2, [r3, #0]
    xfer->ff = NULL;
 8007a26:	693b      	ldr	r3, [r7, #16]
 8007a28:	2200      	movs	r2, #0
 8007a2a:	605a      	str	r2, [r3, #4]
    xfer->total_len = total_bytes;
 8007a2c:	693b      	ldr	r3, [r7, #16]
 8007a2e:	88ba      	ldrh	r2, [r7, #4]
 8007a30:	811a      	strh	r2, [r3, #8]
    xfer->iso_retry = xfer->interval; // Reset ISO retry counter to interval value
 8007a32:	693b      	ldr	r3, [r7, #16]
 8007a34:	7b1a      	ldrb	r2, [r3, #12]
 8007a36:	693b      	ldr	r3, [r7, #16]
 8007a38:	735a      	strb	r2, [r3, #13]

    // EP0 can only handle one packet
    if (epnum == 0) {
 8007a3a:	7dbb      	ldrb	r3, [r7, #22]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d104      	bne.n	8007a4a <dcd_edpt_xfer+0x82>
      _dcd_data.ep0_pending[dir] = total_bytes;
 8007a40:	7d7b      	ldrb	r3, [r7, #21]
 8007a42:	490c      	ldr	r1, [pc, #48]	@ (8007a74 <dcd_edpt_xfer+0xac>)
 8007a44:	88ba      	ldrh	r2, [r7, #4]
 8007a46:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    }

    // Schedule packets to be sent within interrupt
    edpt_schedule_packets(rhport, epnum, dir);
 8007a4a:	7d7a      	ldrb	r2, [r7, #21]
 8007a4c:	7db9      	ldrb	r1, [r7, #22]
 8007a4e:	79fb      	ldrb	r3, [r7, #7]
 8007a50:	4618      	mov	r0, r3
 8007a52:	f7ff fc43 	bl	80072dc <edpt_schedule_packets>
    ret = true;
 8007a56:	2301      	movs	r3, #1
 8007a58:	75fb      	strb	r3, [r7, #23]
  }

  usbd_spin_unlock(is_isr);
 8007a5a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007a5e:	4618      	mov	r0, r3
 8007a60:	f7fe fc48 	bl	80062f4 <usbd_spin_unlock>

  return ret;
 8007a64:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a66:	4618      	mov	r0, r3
 8007a68:	3718      	adds	r7, #24
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	bd80      	pop	{r7, pc}
 8007a6e:	bf00      	nop
 8007a70:	20004900 	.word	0x20004900
 8007a74:	20004980 	.word	0x20004980

08007a78 <dcd_edpt_stall>:
  usbd_spin_unlock(is_isr);

  return ret;
}

void dcd_edpt_stall(uint8_t rhport, uint8_t ep_addr) {
 8007a78:	b580      	push	{r7, lr}
 8007a7a:	b086      	sub	sp, #24
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	4603      	mov	r3, r0
 8007a80:	460a      	mov	r2, r1
 8007a82:	71fb      	strb	r3, [r7, #7]
 8007a84:	4613      	mov	r3, r2
 8007a86:	71bb      	strb	r3, [r7, #6]
 8007a88:	79fb      	ldrb	r3, [r7, #7]
 8007a8a:	74bb      	strb	r3, [r7, #18]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8007a8c:	7cbb      	ldrb	r3, [r7, #18]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d001      	beq.n	8007a96 <dcd_edpt_stall+0x1e>
    rhport = 0;
 8007a92:	2300      	movs	r3, #0
 8007a94:	74bb      	strb	r3, [r7, #18]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8007a96:	7cbb      	ldrb	r3, [r7, #18]
 8007a98:	4a11      	ldr	r2, [pc, #68]	@ (8007ae0 <dcd_edpt_stall+0x68>)
 8007a9a:	011b      	lsls	r3, r3, #4
 8007a9c:	4413      	add	r3, r2
 8007a9e:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8007aa0:	617b      	str	r3, [r7, #20]
  edpt_disable(rhport, ep_addr, true);
 8007aa2:	79b9      	ldrb	r1, [r7, #6]
 8007aa4:	79fb      	ldrb	r3, [r7, #7]
 8007aa6:	2201      	movs	r2, #1
 8007aa8:	4618      	mov	r0, r3
 8007aaa:	f7ff fac1 	bl	8007030 <edpt_disable>
 8007aae:	79bb      	ldrb	r3, [r7, #6]
 8007ab0:	74fb      	strb	r3, [r7, #19]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8007ab2:	7cfb      	ldrb	r3, [r7, #19]
 8007ab4:	f003 030f 	and.w	r3, r3, #15
 8007ab8:	b2db      	uxtb	r3, r3

  // For control endpoint, prepare to receive SETUP packet
  if (tu_edpt_number(ep_addr) == 0) {
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d10b      	bne.n	8007ad6 <dcd_edpt_stall+0x5e>
 8007abe:	697b      	ldr	r3, [r7, #20]
 8007ac0:	60fb      	str	r3, [r7, #12]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007ac6:	60bb      	str	r3, [r7, #8]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 8007ac8:	2300      	movs	r3, #0
    if (dma_device_enabled(dwc2)) {
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d003      	beq.n	8007ad6 <dcd_edpt_stall+0x5e>
      dma_setup_prepare(rhport);
 8007ace:	79fb      	ldrb	r3, [r7, #7]
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	f7ff f881 	bl	8006bd8 <dma_setup_prepare>
    }
  }
}
 8007ad6:	bf00      	nop
 8007ad8:	3718      	adds	r7, #24
 8007ada:	46bd      	mov	sp, r7
 8007adc:	bd80      	pop	{r7, pc}
 8007ade:	bf00      	nop
 8007ae0:	080091a0 	.word	0x080091a0

08007ae4 <dcd_edpt_clear_stall>:

void dcd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr) {
 8007ae4:	b480      	push	{r7}
 8007ae6:	b087      	sub	sp, #28
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	4603      	mov	r3, r0
 8007aec:	460a      	mov	r2, r1
 8007aee:	71fb      	strb	r3, [r7, #7]
 8007af0:	4613      	mov	r3, r2
 8007af2:	71bb      	strb	r3, [r7, #6]
 8007af4:	79fb      	ldrb	r3, [r7, #7]
 8007af6:	727b      	strb	r3, [r7, #9]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8007af8:	7a7b      	ldrb	r3, [r7, #9]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d001      	beq.n	8007b02 <dcd_edpt_clear_stall+0x1e>
    rhport = 0;
 8007afe:	2300      	movs	r3, #0
 8007b00:	727b      	strb	r3, [r7, #9]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8007b02:	7a7b      	ldrb	r3, [r7, #9]
 8007b04:	4a19      	ldr	r2, [pc, #100]	@ (8007b6c <dcd_edpt_clear_stall+0x88>)
 8007b06:	011b      	lsls	r3, r3, #4
 8007b08:	4413      	add	r3, r2
 8007b0a:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8007b0c:	617b      	str	r3, [r7, #20]
 8007b0e:	79bb      	ldrb	r3, [r7, #6]
 8007b10:	72bb      	strb	r3, [r7, #10]
 8007b12:	7abb      	ldrb	r3, [r7, #10]
 8007b14:	f003 030f 	and.w	r3, r3, #15
 8007b18:	b2db      	uxtb	r3, r3
  uint8_t const epnum = tu_edpt_number(ep_addr);
 8007b1a:	74fb      	strb	r3, [r7, #19]
 8007b1c:	79bb      	ldrb	r3, [r7, #6]
 8007b1e:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8007b20:	7afb      	ldrb	r3, [r7, #11]
 8007b22:	09db      	lsrs	r3, r3, #7
 8007b24:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8007b26:	74bb      	strb	r3, [r7, #18]
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 8007b28:	7cbb      	ldrb	r3, [r7, #18]
 8007b2a:	2b01      	cmp	r3, #1
 8007b2c:	bf14      	ite	ne
 8007b2e:	2301      	movne	r3, #1
 8007b30:	2300      	moveq	r3, #0
 8007b32:	b2db      	uxtb	r3, r3
 8007b34:	461a      	mov	r2, r3
 8007b36:	7cfb      	ldrb	r3, [r7, #19]
 8007b38:	0112      	lsls	r2, r2, #4
 8007b3a:	4413      	add	r3, r2
 8007b3c:	3348      	adds	r3, #72	@ 0x48
 8007b3e:	015b      	lsls	r3, r3, #5
 8007b40:	697a      	ldr	r2, [r7, #20]
 8007b42:	4413      	add	r3, r2
 8007b44:	60fb      	str	r3, [r7, #12]

  // Clear stall and reset data toggle
  dep->ctl &= ~EPCTL_STALL;;
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	601a      	str	r2, [r3, #0]
  dep->ctl |= EPCTL_SD0PID_SEVNFRM;
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	601a      	str	r2, [r3, #0]
}
 8007b5e:	bf00      	nop
 8007b60:	371c      	adds	r7, #28
 8007b62:	46bd      	mov	sp, r7
 8007b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b68:	4770      	bx	lr
 8007b6a:	bf00      	nop
 8007b6c:	080091a0 	.word	0x080091a0

08007b70 <handle_bus_reset>:
// Interrupt Handler
//--------------------------------------------------------------------

// 7.4.1 Initialization on USB Reset
// Must be called from critical section
static void handle_bus_reset(uint8_t rhport) {
 8007b70:	b580      	push	{r7, lr}
 8007b72:	b090      	sub	sp, #64	@ 0x40
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	4603      	mov	r3, r0
 8007b78:	71fb      	strb	r3, [r7, #7]
 8007b7a:	79fb      	ldrb	r3, [r7, #7]
 8007b7c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8007b80:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d002      	beq.n	8007b8e <handle_bus_reset+0x1e>
    rhport = 0;
 8007b88:	2300      	movs	r3, #0
 8007b8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8007b8e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007b92:	4a75      	ldr	r2, [pc, #468]	@ (8007d68 <handle_bus_reset+0x1f8>)
 8007b94:	011b      	lsls	r3, r3, #4
 8007b96:	4413      	add	r3, r2
 8007b98:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 8007b9a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007b9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8007ba0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ba2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007ba4:	60bb      	str	r3, [r7, #8]
  return ghwcfg2.num_dev_ep + 1;
 8007ba6:	7a7b      	ldrb	r3, [r7, #9]
 8007ba8:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8007bac:	b2db      	uxtb	r3, r3
 8007bae:	3301      	adds	r3, #1
 8007bb0:	b2db      	uxtb	r3, r3
  const uint8_t ep_count =  dwc2_ep_count(dwc2);
 8007bb2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  tu_memclr(xfer_status, sizeof(xfer_status));
 8007bb6:	2280      	movs	r2, #128	@ 0x80
 8007bb8:	2100      	movs	r1, #0
 8007bba:	486c      	ldr	r0, [pc, #432]	@ (8007d6c <handle_bus_reset+0x1fc>)
 8007bbc:	f001 f9ef 	bl	8008f9e <memset>

  _dcd_data.sof_en = false;
 8007bc0:	4b6b      	ldr	r3, [pc, #428]	@ (8007d70 <handle_bus_reset+0x200>)
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	71da      	strb	r2, [r3, #7]
  _dcd_data.allocated_epin_count = 0;
 8007bc6:	4b6a      	ldr	r3, [pc, #424]	@ (8007d70 <handle_bus_reset+0x200>)
 8007bc8:	2200      	movs	r2, #0
 8007bca:	719a      	strb	r2, [r3, #6]

  // 1. NAK for all OUT endpoints
  for (uint8_t n = 0; n < ep_count; n++) {
 8007bcc:	2300      	movs	r3, #0
 8007bce:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8007bd2:	e014      	b.n	8007bfe <handle_bus_reset+0x8e>
    dwc2->epout[n].doepctl |= DOEPCTL_SNAK;
 8007bd4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8007bd8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007bda:	3358      	adds	r3, #88	@ 0x58
 8007bdc:	015b      	lsls	r3, r3, #5
 8007bde:	4413      	add	r3, r2
 8007be0:	681a      	ldr	r2, [r3, #0]
 8007be2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8007be6:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 8007bea:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007bec:	3358      	adds	r3, #88	@ 0x58
 8007bee:	015b      	lsls	r3, r3, #5
 8007bf0:	440b      	add	r3, r1
 8007bf2:	601a      	str	r2, [r3, #0]
  for (uint8_t n = 0; n < ep_count; n++) {
 8007bf4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8007bf8:	3301      	adds	r3, #1
 8007bfa:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8007bfe:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8007c02:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007c06:	429a      	cmp	r2, r3
 8007c08:	d3e4      	bcc.n	8007bd4 <handle_bus_reset+0x64>
  }

  // Disable all IN endpoints
  for (uint8_t n = 0; n < ep_count; n++) {
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8007c10:	e019      	b.n	8007c46 <handle_bus_reset+0xd6>
    dwc2_dep_t* dep = &dwc2->epin[n];
 8007c12:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8007c16:	3348      	adds	r3, #72	@ 0x48
 8007c18:	015b      	lsls	r3, r3, #5
 8007c1a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007c1c:	4413      	add	r3, r2
 8007c1e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007c20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c22:	627b      	str	r3, [r7, #36]	@ 0x24
  return (dep->ctl & EPCTL_EPENA) != 0;
 8007c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	0fdb      	lsrs	r3, r3, #31
 8007c2a:	b2db      	uxtb	r3, r3
    if (edpt_is_enabled(dep)) {
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d005      	beq.n	8007c3c <handle_bus_reset+0xcc>
      dep->diepctl |= DIEPCTL_SNAK | DIEPCTL_EPDIS;
 8007c30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f043 4290 	orr.w	r2, r3, #1207959552	@ 0x48000000
 8007c38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c3a:	601a      	str	r2, [r3, #0]
  for (uint8_t n = 0; n < ep_count; n++) {
 8007c3c:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8007c40:	3301      	adds	r3, #1
 8007c42:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8007c46:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 8007c4a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8007c4e:	429a      	cmp	r2, r3
 8007c50:	d3df      	bcc.n	8007c12 <handle_bus_reset+0xa2>
    }
  }

  // 2. Set up interrupt mask for EP0
  dwc2->daintmsk = TU_BIT(DAINTMSK_OEPM_Pos) | TU_BIT(DAINTMSK_IEPM_Pos);
 8007c52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c54:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 8007c58:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
  dwc2->doepmsk = DOEPMSK_STUPM | DOEPMSK_XFRCM;
 8007c5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c5e:	2209      	movs	r2, #9
 8007c60:	f8c3 2814 	str.w	r2, [r3, #2068]	@ 0x814
  dwc2->diepmsk = DIEPMSK_TOM | DIEPMSK_XFRCM;
 8007c64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c66:	2209      	movs	r2, #9
 8007c68:	f8c3 2810 	str.w	r2, [r3, #2064]	@ 0x810
 8007c6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c6e:	61fb      	str	r3, [r7, #28]
 8007c70:	2310      	movs	r3, #16
 8007c72:	76fb      	strb	r3, [r7, #27]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 8007c74:	7efb      	ldrb	r3, [r7, #27]
 8007c76:	019b      	lsls	r3, r3, #6
 8007c78:	f043 0220 	orr.w	r2, r3, #32
 8007c7c:	69fb      	ldr	r3, [r7, #28]
 8007c7e:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 8007c80:	bf00      	nop
 8007c82:	69fb      	ldr	r3, [r7, #28]
 8007c84:	691b      	ldr	r3, [r3, #16]
 8007c86:	f003 0320 	and.w	r3, r3, #32
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d1f9      	bne.n	8007c82 <handle_bus_reset+0x112>
}
 8007c8e:	bf00      	nop
 8007c90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c92:	623b      	str	r3, [r7, #32]
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 8007c94:	6a3b      	ldr	r3, [r7, #32]
 8007c96:	2210      	movs	r2, #16
 8007c98:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 8007c9a:	bf00      	nop
 8007c9c:	6a3b      	ldr	r3, [r7, #32]
 8007c9e:	691b      	ldr	r3, [r3, #16]
 8007ca0:	f003 0310 	and.w	r3, r3, #16
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d1f9      	bne.n	8007c9c <handle_bus_reset+0x12c>
}
 8007ca8:	bf00      	nop

  // 4. Set up DFIFO
  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);
  dfifo_device_init(rhport);
 8007caa:	79fb      	ldrb	r3, [r7, #7]
 8007cac:	4618      	mov	r0, r3
 8007cae:	f7ff f8b3 	bl	8006e18 <dfifo_device_init>

  // 5. Reset device address
  dwc2_dcfg_t dcfg = {.value = dwc2->dcfg};
 8007cb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cb4:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 8007cb8:	613b      	str	r3, [r7, #16]
  dcfg.address = 0;
 8007cba:	8a3b      	ldrh	r3, [r7, #16]
 8007cbc:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8007cc0:	823b      	strh	r3, [r7, #16]
  dwc2->dcfg = dcfg.value;
 8007cc2:	693a      	ldr	r2, [r7, #16]
 8007cc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cc6:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  // 6. Configure maximum packet size for EP0
  uint8_t mps = 0;
 8007cca:	2300      	movs	r3, #0
 8007ccc:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  switch (CFG_TUD_ENDPOINT0_SIZE) {
    case 8: mps = 3; break;
    case 16: mps = 2; break;
    case 32: mps = 1; break;
    case 64: mps = 0; break;
 8007cd0:	2300      	movs	r3, #0
 8007cd2:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8007cd6:	bf00      	nop
    default: mps = 0; break;
  }

  dwc2->epin[0].ctl &= ~DIEPCTL0_MPSIZ_Msk;
 8007cd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cda:	f8d3 3900 	ldr.w	r3, [r3, #2304]	@ 0x900
 8007cde:	f023 0203 	bic.w	r2, r3, #3
 8007ce2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ce4:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  dwc2->epout[0].ctl &= ~DOEPCTL0_MPSIZ_Msk;
 8007ce8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cea:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 8007cee:	f023 0203 	bic.w	r2, r3, #3
 8007cf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cf4:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
  dwc2->epin[0].ctl |= mps << DIEPCTL0_MPSIZ_Pos;
 8007cf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cfa:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 8007cfe:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8007d02:	431a      	orrs	r2, r3
 8007d04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d06:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  dwc2->epout[0].ctl |= mps << DOEPCTL0_MPSIZ_Pos;
 8007d0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d0c:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8007d10:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8007d14:	431a      	orrs	r2, r3
 8007d16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d18:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00

  xfer_status[0][TUSB_DIR_OUT].max_size = CFG_TUD_ENDPOINT0_SIZE;
 8007d1c:	4b13      	ldr	r3, [pc, #76]	@ (8007d6c <handle_bus_reset+0x1fc>)
 8007d1e:	2240      	movs	r2, #64	@ 0x40
 8007d20:	815a      	strh	r2, [r3, #10]
  xfer_status[0][TUSB_DIR_IN].max_size = CFG_TUD_ENDPOINT0_SIZE;
 8007d22:	4b12      	ldr	r3, [pc, #72]	@ (8007d6c <handle_bus_reset+0x1fc>)
 8007d24:	2240      	movs	r2, #64	@ 0x40
 8007d26:	835a      	strh	r2, [r3, #26]
 8007d28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d2a:	617b      	str	r3, [r7, #20]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8007d2c:	697b      	ldr	r3, [r7, #20]
 8007d2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007d30:	60fb      	str	r3, [r7, #12]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 8007d32:	2300      	movs	r3, #0

  if(dma_device_enabled(dwc2)) {
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d004      	beq.n	8007d42 <handle_bus_reset+0x1d2>
    dma_setup_prepare(rhport);
 8007d38:	79fb      	ldrb	r3, [r7, #7]
 8007d3a:	4618      	mov	r0, r3
 8007d3c:	f7fe ff4c 	bl	8006bd8 <dma_setup_prepare>
 8007d40:	e007      	b.n	8007d52 <handle_bus_reset+0x1e2>
  } else {
    dwc2->epout[0].doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 8007d42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d44:	f8d3 3b10 	ldr.w	r3, [r3, #2832]	@ 0xb10
 8007d48:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 8007d4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d4e:	f8c3 2b10 	str.w	r2, [r3, #2832]	@ 0xb10
  }

  dwc2->gintmsk |= GINTMSK_OEPINT | GINTMSK_IEPINT | GINTMSK_IISOIXFRM;
 8007d52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d54:	699b      	ldr	r3, [r3, #24]
 8007d56:	f443 12e0 	orr.w	r2, r3, #1835008	@ 0x1c0000
 8007d5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d5c:	619a      	str	r2, [r3, #24]
}
 8007d5e:	bf00      	nop
 8007d60:	3740      	adds	r7, #64	@ 0x40
 8007d62:	46bd      	mov	sp, r7
 8007d64:	bd80      	pop	{r7, pc}
 8007d66:	bf00      	nop
 8007d68:	080091a0 	.word	0x080091a0
 8007d6c:	20004900 	.word	0x20004900
 8007d70:	20004980 	.word	0x20004980

08007d74 <handle_enum_done>:

static void handle_enum_done(uint8_t rhport) {
 8007d74:	b580      	push	{r7, lr}
 8007d76:	b08a      	sub	sp, #40	@ 0x28
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	4603      	mov	r3, r0
 8007d7c:	71fb      	strb	r3, [r7, #7]
 8007d7e:	79fb      	ldrb	r3, [r7, #7]
 8007d80:	77fb      	strb	r3, [r7, #31]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8007d82:	7ffb      	ldrb	r3, [r7, #31]
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d001      	beq.n	8007d8c <handle_enum_done+0x18>
    rhport = 0;
 8007d88:	2300      	movs	r3, #0
 8007d8a:	77fb      	strb	r3, [r7, #31]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8007d8c:	7ffb      	ldrb	r3, [r7, #31]
 8007d8e:	4a1b      	ldr	r2, [pc, #108]	@ (8007dfc <handle_enum_done+0x88>)
 8007d90:	011b      	lsls	r3, r3, #4
 8007d92:	4413      	add	r3, r2
 8007d94:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 8007d96:	623b      	str	r3, [r7, #32]
  const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 8007d98:	6a3b      	ldr	r3, [r7, #32]
 8007d9a:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 8007d9e:	61bb      	str	r3, [r7, #24]
  tusb_speed_t speed;
  switch (dsts.enum_speed) {
 8007da0:	7e3b      	ldrb	r3, [r7, #24]
 8007da2:	f3c3 0341 	ubfx	r3, r3, #1, #2
 8007da6:	b2db      	uxtb	r3, r3
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d002      	beq.n	8007db2 <handle_enum_done+0x3e>
 8007dac:	2b02      	cmp	r3, #2
 8007dae:	d004      	beq.n	8007dba <handle_enum_done+0x46>
 8007db0:	e007      	b.n	8007dc2 <handle_enum_done+0x4e>
    case DCFG_SPEED_HIGH:
      speed = TUSB_SPEED_HIGH;
 8007db2:	2302      	movs	r3, #2
 8007db4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 8007db8:	e007      	b.n	8007dca <handle_enum_done+0x56>

    case DCFG_SPEED_LOW:
      speed = TUSB_SPEED_LOW;
 8007dba:	2301      	movs	r3, #1
 8007dbc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 8007dc0:	e003      	b.n	8007dca <handle_enum_done+0x56>

    case DCFG_SPEED_FULL_30_60MHZ:
    case DCFG_SPEED_FULL_48MHZ:
    default:
      speed = TUSB_SPEED_FULL;
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 8007dc8:	bf00      	nop
 8007dca:	79fb      	ldrb	r3, [r7, #7]
 8007dcc:	77bb      	strb	r3, [r7, #30]
 8007dce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007dd2:	777b      	strb	r3, [r7, #29]
 8007dd4:	2301      	movs	r3, #1
 8007dd6:	773b      	strb	r3, [r7, #28]
  event.rhport = rhport;
 8007dd8:	7fbb      	ldrb	r3, [r7, #30]
 8007dda:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_BUS_RESET;
 8007ddc:	2301      	movs	r3, #1
 8007dde:	737b      	strb	r3, [r7, #13]
  event.bus_reset.speed = speed;
 8007de0:	7f7b      	ldrb	r3, [r7, #29]
 8007de2:	743b      	strb	r3, [r7, #16]
  dcd_event_handler(&event, in_isr);
 8007de4:	7f3a      	ldrb	r2, [r7, #28]
 8007de6:	f107 030c 	add.w	r3, r7, #12
 8007dea:	4611      	mov	r1, r2
 8007dec:	4618      	mov	r0, r3
 8007dee:	f7fd ff8d 	bl	8005d0c <dcd_event_handler>
}
 8007df2:	bf00      	nop
  }

  // TODO must update GUSBCFG_TRDT according to link speed
  dcd_event_bus_reset(rhport, speed, true);
}
 8007df4:	bf00      	nop
 8007df6:	3728      	adds	r7, #40	@ 0x28
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	bd80      	pop	{r7, pc}
 8007dfc:	080091a0 	.word	0x080091a0

08007e00 <handle_rxflvl_irq>:
}
#endif

#if CFG_TUD_DWC2_SLAVE_ENABLE
// Process shared receive FIFO, this interrupt is only used in Slave mode
static void handle_rxflvl_irq(uint8_t rhport) {
 8007e00:	b580      	push	{r7, lr}
 8007e02:	b08c      	sub	sp, #48	@ 0x30
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	4603      	mov	r3, r0
 8007e08:	71fb      	strb	r3, [r7, #7]
 8007e0a:	79fb      	ldrb	r3, [r7, #7]
 8007e0c:	74fb      	strb	r3, [r7, #19]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8007e0e:	7cfb      	ldrb	r3, [r7, #19]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d001      	beq.n	8007e18 <handle_rxflvl_irq+0x18>
    rhport = 0;
 8007e14:	2300      	movs	r3, #0
 8007e16:	74fb      	strb	r3, [r7, #19]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8007e18:	7cfb      	ldrb	r3, [r7, #19]
 8007e1a:	4a45      	ldr	r2, [pc, #276]	@ (8007f30 <handle_rxflvl_irq+0x130>)
 8007e1c:	011b      	lsls	r3, r3, #4
 8007e1e:	4413      	add	r3, r2
 8007e20:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8007e22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const volatile uint32_t* rx_fifo = dwc2->fifo[0];
 8007e24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e26:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007e2a:	62bb      	str	r3, [r7, #40]	@ 0x28

  // Pop control word off FIFO
  const dwc2_grxstsp_t grxstsp = {.value = dwc2->grxstsp};
 8007e2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e2e:	6a1b      	ldr	r3, [r3, #32]
 8007e30:	60fb      	str	r3, [r7, #12]
  const uint8_t epnum = grxstsp.ep_ch_num;
 8007e32:	7b3b      	ldrb	r3, [r7, #12]
 8007e34:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8007e38:	b2db      	uxtb	r3, r3
 8007e3a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  dwc2_dep_t* epout = &dwc2->epout[epnum];
 8007e3e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007e42:	3358      	adds	r3, #88	@ 0x58
 8007e44:	015b      	lsls	r3, r3, #5
 8007e46:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007e48:	4413      	add	r3, r2
 8007e4a:	623b      	str	r3, [r7, #32]

  switch (grxstsp.packet_status) {
 8007e4c:	7bbb      	ldrb	r3, [r7, #14]
 8007e4e:	f3c3 0343 	ubfx	r3, r3, #1, #4
 8007e52:	b2db      	uxtb	r3, r3
 8007e54:	3b01      	subs	r3, #1
 8007e56:	2b05      	cmp	r3, #5
 8007e58:	d862      	bhi.n	8007f20 <handle_rxflvl_irq+0x120>
 8007e5a:	a201      	add	r2, pc, #4	@ (adr r2, 8007e60 <handle_rxflvl_irq+0x60>)
 8007e5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e60:	08007f21 	.word	0x08007f21
 8007e64:	08007e9f 	.word	0x08007e9f
 8007e68:	08007f21 	.word	0x08007f21
 8007e6c:	08007e91 	.word	0x08007e91
 8007e70:	08007f21 	.word	0x08007f21
 8007e74:	08007e79 	.word	0x08007e79
      // Global OUT NAK: do nothing
      break;

    case GRXSTS_PKTSTS_SETUP_RX: {
      // Setup packet received
      uint32_t* setup = (uint32_t*)(uintptr_t) _dcd_usbbuf.setup_packet;
 8007e78:	4b2e      	ldr	r3, [pc, #184]	@ (8007f34 <handle_rxflvl_irq+0x134>)
 8007e7a:	61fb      	str	r3, [r7, #28]
      // We can receive up to three setup packets in succession, but only the last one is valid.
      setup[0] = (*rx_fifo);
 8007e7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e7e:	681a      	ldr	r2, [r3, #0]
 8007e80:	69fb      	ldr	r3, [r7, #28]
 8007e82:	601a      	str	r2, [r3, #0]
      setup[1] = (*rx_fifo);
 8007e84:	69fb      	ldr	r3, [r7, #28]
 8007e86:	3304      	adds	r3, #4
 8007e88:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007e8a:	6812      	ldr	r2, [r2, #0]
 8007e8c:	601a      	str	r2, [r3, #0]
      break;
 8007e8e:	e04a      	b.n	8007f26 <handle_rxflvl_irq+0x126>
    }

    case GRXSTS_PKTSTS_SETUP_DONE:
      // Setup packet done:
      // After popping this out, dwc2 asserts a DOEPINT_SETUP interrupt which is handled by handle_epout_irq()
      epout->doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 8007e90:	6a3b      	ldr	r3, [r7, #32]
 8007e92:	691b      	ldr	r3, [r3, #16]
 8007e94:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 8007e98:	6a3b      	ldr	r3, [r7, #32]
 8007e9a:	611a      	str	r2, [r3, #16]
      break;
 8007e9c:	e043      	b.n	8007f26 <handle_rxflvl_irq+0x126>

    case GRXSTS_PKTSTS_RX_DATA: {
      // Out packet received
      const uint16_t byte_count = grxstsp.byte_count;
 8007e9e:	89bb      	ldrh	r3, [r7, #12]
 8007ea0:	f3c3 130a 	ubfx	r3, r3, #4, #11
 8007ea4:	b29b      	uxth	r3, r3
 8007ea6:	837b      	strh	r3, [r7, #26]
      xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 8007ea8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007eac:	015b      	lsls	r3, r3, #5
 8007eae:	4a22      	ldr	r2, [pc, #136]	@ (8007f38 <handle_rxflvl_irq+0x138>)
 8007eb0:	4413      	add	r3, r2
 8007eb2:	617b      	str	r3, [r7, #20]

      if (byte_count != 0) {
 8007eb4:	8b7b      	ldrh	r3, [r7, #26]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d018      	beq.n	8007eec <handle_rxflvl_irq+0xec>
        // Read packet off RxFIFO
        if (xfer->ff != NULL) {
 8007eba:	697b      	ldr	r3, [r7, #20]
 8007ebc:	685b      	ldr	r3, [r3, #4]
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d007      	beq.n	8007ed2 <handle_rxflvl_irq+0xd2>
          tu_fifo_write_n_access_mode(xfer->ff, (const void *)(uintptr_t)rx_fifo, byte_count, TU_FIFO_FIXED_ADDR_RW32);
 8007ec2:	697b      	ldr	r3, [r7, #20]
 8007ec4:	6858      	ldr	r0, [r3, #4]
 8007ec6:	8b7a      	ldrh	r2, [r7, #26]
 8007ec8:	2301      	movs	r3, #1
 8007eca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007ecc:	f7fc fc38 	bl	8004740 <tu_fifo_write_n_access_mode>
 8007ed0:	e00c      	b.n	8007eec <handle_rxflvl_irq+0xec>
        } else {
          dfifo_read_packet(dwc2, xfer->buffer, byte_count);
 8007ed2:	697b      	ldr	r3, [r7, #20]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	8b7a      	ldrh	r2, [r7, #26]
 8007ed8:	4619      	mov	r1, r3
 8007eda:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007edc:	f000 fe66 	bl	8008bac <dfifo_read_packet>
          xfer->buffer += byte_count;
 8007ee0:	697b      	ldr	r3, [r7, #20]
 8007ee2:	681a      	ldr	r2, [r3, #0]
 8007ee4:	8b7b      	ldrh	r3, [r7, #26]
 8007ee6:	441a      	add	r2, r3
 8007ee8:	697b      	ldr	r3, [r7, #20]
 8007eea:	601a      	str	r2, [r3, #0]
        }
      }

      // short packet (including ZLP when byte_count == 0), minus remaining bytes (xfer_size)
      if (byte_count < xfer->max_size) {
 8007eec:	697b      	ldr	r3, [r7, #20]
 8007eee:	895b      	ldrh	r3, [r3, #10]
 8007ef0:	8b7a      	ldrh	r2, [r7, #26]
 8007ef2:	429a      	cmp	r2, r3
 8007ef4:	d216      	bcs.n	8007f24 <handle_rxflvl_irq+0x124>
        const dwc2_ep_tsize_t tsiz = {.value = epout->tsiz};
 8007ef6:	6a3b      	ldr	r3, [r7, #32]
 8007ef8:	691b      	ldr	r3, [r3, #16]
 8007efa:	60bb      	str	r3, [r7, #8]
        xfer->total_len -= tsiz.xfer_size;
 8007efc:	697b      	ldr	r3, [r7, #20]
 8007efe:	891a      	ldrh	r2, [r3, #8]
 8007f00:	68bb      	ldr	r3, [r7, #8]
 8007f02:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007f06:	b29b      	uxth	r3, r3
 8007f08:	1ad3      	subs	r3, r2, r3
 8007f0a:	b29a      	uxth	r2, r3
 8007f0c:	697b      	ldr	r3, [r7, #20]
 8007f0e:	811a      	strh	r2, [r3, #8]
        if (epnum == 0) {
 8007f10:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d105      	bne.n	8007f24 <handle_rxflvl_irq+0x124>
          _dcd_data.ep0_pending[TUSB_DIR_OUT] = 0;
 8007f18:	4b08      	ldr	r3, [pc, #32]	@ (8007f3c <handle_rxflvl_irq+0x13c>)
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	801a      	strh	r2, [r3, #0]
        }
      }
      break;
 8007f1e:	e001      	b.n	8007f24 <handle_rxflvl_irq+0x124>
      // Out packet done
      // After this entry is popped from the receive FIFO, dwc2 asserts a Transfer Completed interrupt on
      // the specified OUT endpoint which will be handled by handle_epout_irq()
      break;

    default: break; // nothing to do
 8007f20:	bf00      	nop
 8007f22:	e000      	b.n	8007f26 <handle_rxflvl_irq+0x126>
      break;
 8007f24:	bf00      	nop
  }
}
 8007f26:	bf00      	nop
 8007f28:	3730      	adds	r7, #48	@ 0x30
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	bd80      	pop	{r7, pc}
 8007f2e:	bf00      	nop
 8007f30:	080091a0 	.word	0x080091a0
 8007f34:	20004988 	.word	0x20004988
 8007f38:	20004900 	.word	0x20004900
 8007f3c:	20004980 	.word	0x20004980

08007f40 <handle_epout_slave>:

static void handle_epout_slave(uint8_t rhport, uint8_t epnum, dwc2_doepint_t doepint_bm) {
 8007f40:	b580      	push	{r7, lr}
 8007f42:	b090      	sub	sp, #64	@ 0x40
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	4603      	mov	r3, r0
 8007f48:	603a      	str	r2, [r7, #0]
 8007f4a:	71fb      	strb	r3, [r7, #7]
 8007f4c:	460b      	mov	r3, r1
 8007f4e:	71bb      	strb	r3, [r7, #6]
  if (doepint_bm.setup_phase_done) {
 8007f50:	783b      	ldrb	r3, [r7, #0]
 8007f52:	f003 0308 	and.w	r3, r3, #8
 8007f56:	b2db      	uxtb	r3, r3
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d03d      	beq.n	8007fd8 <handle_epout_slave+0x98>
 8007f5c:	79fb      	ldrb	r3, [r7, #7]
 8007f5e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8007f62:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d002      	beq.n	8007f70 <handle_epout_slave+0x30>
    rhport = 0;
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8007f70:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007f74:	4a3f      	ldr	r2, [pc, #252]	@ (8008074 <handle_epout_slave+0x134>)
 8007f76:	011b      	lsls	r3, r3, #4
 8007f78:	4413      	add	r3, r2
 8007f7a:	681b      	ldr	r3, [r3, #0]
    // Cleanup previous pending EP0 IN transfer if any
    dwc2_dep_t* epin0 = &DWC2_REG(rhport)->epin[0];
 8007f7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f80:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007f82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f84:	637b      	str	r3, [r7, #52]	@ 0x34
  return (dep->ctl & EPCTL_EPENA) != 0;
 8007f86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	0fdb      	lsrs	r3, r3, #31
 8007f8c:	b2db      	uxtb	r3, r3
    if (edpt_is_enabled(epin0)) {
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d005      	beq.n	8007f9e <handle_epout_slave+0x5e>
      edpt_disable(rhport, 0x80, false);
 8007f92:	79fb      	ldrb	r3, [r7, #7]
 8007f94:	2200      	movs	r2, #0
 8007f96:	2180      	movs	r1, #128	@ 0x80
 8007f98:	4618      	mov	r0, r3
 8007f9a:	f7ff f849 	bl	8007030 <edpt_disable>
 8007f9e:	79fb      	ldrb	r3, [r7, #7]
 8007fa0:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8007fa4:	4b34      	ldr	r3, [pc, #208]	@ (8008078 <handle_epout_slave+0x138>)
 8007fa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007fa8:	2301      	movs	r3, #1
 8007faa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  event.rhport = rhport;
 8007fae:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8007fb2:	753b      	strb	r3, [r7, #20]
  event.event_id = DCD_EVENT_SETUP_RECEIVED;
 8007fb4:	2306      	movs	r3, #6
 8007fb6:	757b      	strb	r3, [r7, #21]
  (void) memcpy(&event.setup_received, setup, sizeof(tusb_control_request_t));
 8007fb8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007fba:	f107 0318 	add.w	r3, r7, #24
 8007fbe:	6810      	ldr	r0, [r2, #0]
 8007fc0:	6851      	ldr	r1, [r2, #4]
 8007fc2:	c303      	stmia	r3!, {r0, r1}
  dcd_event_handler(&event, in_isr);
 8007fc4:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8007fc8:	f107 0314 	add.w	r3, r7, #20
 8007fcc:	4611      	mov	r1, r2
 8007fce:	4618      	mov	r0, r3
 8007fd0:	f7fd fe9c 	bl	8005d0c <dcd_event_handler>
}
 8007fd4:	bf00      	nop
    }
    dcd_event_setup_received(rhport, _dcd_usbbuf.setup_packet, true);
    return;
 8007fd6:	e04a      	b.n	800806e <handle_epout_slave+0x12e>
  }

  // Normal OUT transfer complete
  if (doepint_bm.xfer_complete) {
 8007fd8:	783b      	ldrb	r3, [r7, #0]
 8007fda:	f003 0301 	and.w	r3, r3, #1
 8007fde:	b2db      	uxtb	r3, r3
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d044      	beq.n	800806e <handle_epout_slave+0x12e>
    // only handle data skip if it is setup or status related
    // Note: even though (xfer_complete + status_phase_rx) is for buffered DMA only, for STM32L47x (dwc2 v3.00a) they
    // can is set when GRXSTS_PKTSTS_SETUP_RX is popped therefore they can bet set before/together with setup_phase_done
    if (!doepint_bm.status_phase_rx && !doepint_bm.setup_packet_rx) {
 8007fe4:	783b      	ldrb	r3, [r7, #0]
 8007fe6:	f003 0320 	and.w	r3, r3, #32
 8007fea:	b2db      	uxtb	r3, r3
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d13e      	bne.n	800806e <handle_epout_slave+0x12e>
 8007ff0:	787b      	ldrb	r3, [r7, #1]
 8007ff2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007ff6:	b2db      	uxtb	r3, r3
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d138      	bne.n	800806e <handle_epout_slave+0x12e>
      xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 8007ffc:	79bb      	ldrb	r3, [r7, #6]
 8007ffe:	015b      	lsls	r3, r3, #5
 8008000:	4a1e      	ldr	r2, [pc, #120]	@ (800807c <handle_epout_slave+0x13c>)
 8008002:	4413      	add	r3, r2
 8008004:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((epnum == 0) && _dcd_data.ep0_pending[TUSB_DIR_OUT]) {
 8008006:	79bb      	ldrb	r3, [r7, #6]
 8008008:	2b00      	cmp	r3, #0
 800800a:	d10a      	bne.n	8008022 <handle_epout_slave+0xe2>
 800800c:	4b1c      	ldr	r3, [pc, #112]	@ (8008080 <handle_epout_slave+0x140>)
 800800e:	881b      	ldrh	r3, [r3, #0]
 8008010:	2b00      	cmp	r3, #0
 8008012:	d006      	beq.n	8008022 <handle_epout_slave+0xe2>
        // EP0 can only handle one packet, Schedule another packet to be received.
        edpt_schedule_packets(rhport, epnum, TUSB_DIR_OUT);
 8008014:	79b9      	ldrb	r1, [r7, #6]
 8008016:	79fb      	ldrb	r3, [r7, #7]
 8008018:	2200      	movs	r2, #0
 800801a:	4618      	mov	r0, r3
 800801c:	f7ff f95e 	bl	80072dc <edpt_schedule_packets>
 8008020:	e025      	b.n	800806e <handle_epout_slave+0x12e>
      } else {
        dcd_event_xfer_complete(rhport, epnum, xfer->total_len, XFER_RESULT_SUCCESS, true);
 8008022:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008024:	891b      	ldrh	r3, [r3, #8]
 8008026:	461a      	mov	r2, r3
 8008028:	79fb      	ldrb	r3, [r7, #7]
 800802a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800802e:	79bb      	ldrb	r3, [r7, #6]
 8008030:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8008034:	627a      	str	r2, [r7, #36]	@ 0x24
 8008036:	2300      	movs	r3, #0
 8008038:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800803c:	2301      	movs	r3, #1
 800803e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 8008042:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008046:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 8008048:	2307      	movs	r3, #7
 800804a:	727b      	strb	r3, [r7, #9]
  event.xfer_complete.ep_addr = ep_addr;
 800804c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8008050:	733b      	strb	r3, [r7, #12]
  event.xfer_complete.len     = xferred_bytes;
 8008052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008054:	613b      	str	r3, [r7, #16]
  event.xfer_complete.result  = result;
 8008056:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800805a:	737b      	strb	r3, [r7, #13]
  dcd_event_handler(&event, in_isr);
 800805c:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8008060:	f107 0308 	add.w	r3, r7, #8
 8008064:	4611      	mov	r1, r2
 8008066:	4618      	mov	r0, r3
 8008068:	f7fd fe50 	bl	8005d0c <dcd_event_handler>
}
 800806c:	bf00      	nop
      }
    }
  }
}
 800806e:	3740      	adds	r7, #64	@ 0x40
 8008070:	46bd      	mov	sp, r7
 8008072:	bd80      	pop	{r7, pc}
 8008074:	080091a0 	.word	0x080091a0
 8008078:	20004988 	.word	0x20004988
 800807c:	20004900 	.word	0x20004900
 8008080:	20004980 	.word	0x20004980

08008084 <handle_epin_slave>:

static void handle_epin_slave(uint8_t rhport, uint8_t epnum, dwc2_diepint_t diepint_bm) {
 8008084:	b580      	push	{r7, lr}
 8008086:	b08e      	sub	sp, #56	@ 0x38
 8008088:	af00      	add	r7, sp, #0
 800808a:	4603      	mov	r3, r0
 800808c:	603a      	str	r2, [r7, #0]
 800808e:	71fb      	strb	r3, [r7, #7]
 8008090:	460b      	mov	r3, r1
 8008092:	71bb      	strb	r3, [r7, #6]
 8008094:	79fb      	ldrb	r3, [r7, #7]
 8008096:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800809a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d002      	beq.n	80080a8 <handle_epin_slave+0x24>
    rhport = 0;
 80080a2:	2300      	movs	r3, #0
 80080a4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80080a8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80080ac:	4a42      	ldr	r2, [pc, #264]	@ (80081b8 <handle_epin_slave+0x134>)
 80080ae:	011b      	lsls	r3, r3, #4
 80080b0:	4413      	add	r3, r2
 80080b2:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80080b4:	637b      	str	r3, [r7, #52]	@ 0x34
  dwc2_dep_t* epin = &dwc2->epin[epnum];
 80080b6:	79bb      	ldrb	r3, [r7, #6]
 80080b8:	3348      	adds	r3, #72	@ 0x48
 80080ba:	015b      	lsls	r3, r3, #5
 80080bc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80080be:	4413      	add	r3, r2
 80080c0:	633b      	str	r3, [r7, #48]	@ 0x30
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 80080c2:	79bb      	ldrb	r3, [r7, #6]
 80080c4:	015b      	lsls	r3, r3, #5
 80080c6:	3310      	adds	r3, #16
 80080c8:	4a3c      	ldr	r2, [pc, #240]	@ (80081bc <handle_epin_slave+0x138>)
 80080ca:	4413      	add	r3, r2
 80080cc:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (diepint_bm.xfer_complete) {
 80080ce:	783b      	ldrb	r3, [r7, #0]
 80080d0:	f003 0301 	and.w	r3, r3, #1
 80080d4:	b2db      	uxtb	r3, r3
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d037      	beq.n	800814a <handle_epin_slave+0xc6>
    if ((epnum == 0) && (0 != _dcd_data.ep0_pending[TUSB_DIR_IN])) {
 80080da:	79bb      	ldrb	r3, [r7, #6]
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d10a      	bne.n	80080f6 <handle_epin_slave+0x72>
 80080e0:	4b37      	ldr	r3, [pc, #220]	@ (80081c0 <handle_epin_slave+0x13c>)
 80080e2:	885b      	ldrh	r3, [r3, #2]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d006      	beq.n	80080f6 <handle_epin_slave+0x72>
      // EP0 can only handle one packet. Schedule another packet to be transmitted.
      edpt_schedule_packets(rhport, epnum, TUSB_DIR_IN);
 80080e8:	79b9      	ldrb	r1, [r7, #6]
 80080ea:	79fb      	ldrb	r3, [r7, #7]
 80080ec:	2201      	movs	r2, #1
 80080ee:	4618      	mov	r0, r3
 80080f0:	f7ff f8f4 	bl	80072dc <edpt_schedule_packets>
 80080f4:	e029      	b.n	800814a <handle_epin_slave+0xc6>
    } else {
      dcd_event_xfer_complete(rhport, epnum | TUSB_DIR_IN_MASK, xfer->total_len, XFER_RESULT_SUCCESS, true);
 80080f6:	79bb      	ldrb	r3, [r7, #6]
 80080f8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80080fc:	b2d9      	uxtb	r1, r3
 80080fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008100:	891b      	ldrh	r3, [r3, #8]
 8008102:	461a      	mov	r2, r3
 8008104:	79fb      	ldrb	r3, [r7, #7]
 8008106:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800810a:	460b      	mov	r3, r1
 800810c:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8008110:	627a      	str	r2, [r7, #36]	@ 0x24
 8008112:	2300      	movs	r3, #0
 8008114:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008118:	2301      	movs	r3, #1
 800811a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 800811e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008122:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 8008124:	2307      	movs	r3, #7
 8008126:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 8008128:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800812c:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 800812e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008130:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 8008132:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008136:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 8008138:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800813c:	f107 030c 	add.w	r3, r7, #12
 8008140:	4611      	mov	r1, r2
 8008142:	4618      	mov	r0, r3
 8008144:	f7fd fde2 	bl	8005d0c <dcd_event_handler>
}
 8008148:	bf00      	nop
  }

  // TX FIFO empty bit is read-only. It will only be cleared by hardware when written bytes is more than
  // - 64 bytes or
  // - Half/Empty of TX FIFO size (configured by GAHBCFG.TXFELVL)
  if (diepint_bm.txfifo_empty && tu_bit_test(dwc2->diepempmsk, epnum)) {
 800814a:	783b      	ldrb	r3, [r7, #0]
 800814c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008150:	b2db      	uxtb	r3, r3
 8008152:	2b00      	cmp	r3, #0
 8008154:	d02c      	beq.n	80081b0 <handle_epin_slave+0x12c>
 8008156:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008158:	f8d3 3834 	ldr.w	r3, [r3, #2100]	@ 0x834
 800815c:	61fb      	str	r3, [r7, #28]
 800815e:	79bb      	ldrb	r3, [r7, #6]
 8008160:	76fb      	strb	r3, [r7, #27]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8008162:	7efb      	ldrb	r3, [r7, #27]
 8008164:	69fa      	ldr	r2, [r7, #28]
 8008166:	fa22 f303 	lsr.w	r3, r2, r3
 800816a:	f003 0301 	and.w	r3, r3, #1
 800816e:	2b00      	cmp	r3, #0
 8008170:	bf14      	ite	ne
 8008172:	2301      	movne	r3, #1
 8008174:	2300      	moveq	r3, #0
 8008176:	b2db      	uxtb	r3, r3
 8008178:	2b00      	cmp	r3, #0
 800817a:	d019      	beq.n	80081b0 <handle_epin_slave+0x12c>
    epin_write_tx_fifo(rhport, epnum);
 800817c:	79ba      	ldrb	r2, [r7, #6]
 800817e:	79fb      	ldrb	r3, [r7, #7]
 8008180:	4611      	mov	r1, r2
 8008182:	4618      	mov	r0, r3
 8008184:	f7ff f824 	bl	80071d0 <epin_write_tx_fifo>

    // Turn off TXFE if all bytes are written.
    dwc2_ep_tsize_t tsiz = {.value = epin->tsiz};
 8008188:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800818a:	691b      	ldr	r3, [r3, #16]
 800818c:	60bb      	str	r3, [r7, #8]
    if (tsiz.xfer_size == 0) {
 800818e:	68bb      	ldr	r3, [r7, #8]
 8008190:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008194:	2b00      	cmp	r3, #0
 8008196:	d10b      	bne.n	80081b0 <handle_epin_slave+0x12c>
      dwc2->diepempmsk &= ~(1u << epnum);
 8008198:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800819a:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
 800819e:	79bb      	ldrb	r3, [r7, #6]
 80081a0:	2101      	movs	r1, #1
 80081a2:	fa01 f303 	lsl.w	r3, r1, r3
 80081a6:	43db      	mvns	r3, r3
 80081a8:	401a      	ands	r2, r3
 80081aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081ac:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
    }
  }
}
 80081b0:	bf00      	nop
 80081b2:	3738      	adds	r7, #56	@ 0x38
 80081b4:	46bd      	mov	sp, r7
 80081b6:	bd80      	pop	{r7, pc}
 80081b8:	080091a0 	.word	0x080091a0
 80081bc:	20004900 	.word	0x20004900
 80081c0:	20004980 	.word	0x20004980

080081c4 <handle_ep_irq>:
    }
  }
}
#endif

static void handle_ep_irq(uint8_t rhport, uint8_t dir) {
 80081c4:	b580      	push	{r7, lr}
 80081c6:	b090      	sub	sp, #64	@ 0x40
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	4603      	mov	r3, r0
 80081cc:	460a      	mov	r2, r1
 80081ce:	71fb      	strb	r3, [r7, #7]
 80081d0:	4613      	mov	r3, r2
 80081d2:	71bb      	strb	r3, [r7, #6]
 80081d4:	79fb      	ldrb	r3, [r7, #7]
 80081d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80081da:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d002      	beq.n	80081e8 <handle_ep_irq+0x24>
    rhport = 0;
 80081e2:	2300      	movs	r3, #0
 80081e4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80081e8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80081ec:	4a3e      	ldr	r2, [pc, #248]	@ (80082e8 <handle_ep_irq+0x124>)
 80081ee:	011b      	lsls	r3, r3, #4
 80081f0:	4413      	add	r3, r2
 80081f2:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80081f4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80081f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081f8:	627b      	str	r3, [r7, #36]	@ 0x24
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 80081fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80081fe:	617b      	str	r3, [r7, #20]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 8008200:	2300      	movs	r3, #0
  const bool is_dma = dma_device_enabled(dwc2);
 8008202:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8008206:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008208:	62bb      	str	r3, [r7, #40]	@ 0x28
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800820a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800820c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800820e:	613b      	str	r3, [r7, #16]
  return ghwcfg2.num_dev_ep + 1;
 8008210:	7c7b      	ldrb	r3, [r7, #17]
 8008212:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8008216:	b2db      	uxtb	r3, r3
 8008218:	3301      	adds	r3, #1
 800821a:	b2db      	uxtb	r3, r3
  const uint8_t ep_count = dwc2_ep_count(dwc2);
 800821c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  const uint8_t daint_offset = (dir == TUSB_DIR_IN) ? DAINT_IEPINT_Pos : DAINT_OEPINT_Pos;
 8008220:	79bb      	ldrb	r3, [r7, #6]
 8008222:	2b01      	cmp	r3, #1
 8008224:	d101      	bne.n	800822a <handle_ep_irq+0x66>
 8008226:	2300      	movs	r3, #0
 8008228:	e000      	b.n	800822c <handle_ep_irq+0x68>
 800822a:	2310      	movs	r3, #16
 800822c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  dwc2_dep_t* ep_base = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][0];
 8008230:	79bb      	ldrb	r3, [r7, #6]
 8008232:	2b01      	cmp	r3, #1
 8008234:	bf14      	ite	ne
 8008236:	2301      	movne	r3, #1
 8008238:	2300      	moveq	r3, #0
 800823a:	b2db      	uxtb	r3, r3
 800823c:	025b      	lsls	r3, r3, #9
 800823e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008242:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008244:	4413      	add	r3, r2
 8008246:	633b      	str	r3, [r7, #48]	@ 0x30

  // DAINT for a given EP clears when DEPINTx is cleared.
  // EPINT will be cleared when DAINT bits are cleared.
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 8008248:	2300      	movs	r3, #0
 800824a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800824e:	e03f      	b.n	80082d0 <handle_ep_irq+0x10c>
    if (tu_bit_test(dwc2->daint,daint_offset + epnum)) {
 8008250:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008252:	f8d3 3818 	ldr.w	r3, [r3, #2072]	@ 0x818
 8008256:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 800825a:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800825e:	440a      	add	r2, r1
 8008260:	b2d2      	uxtb	r2, r2
 8008262:	61fb      	str	r3, [r7, #28]
 8008264:	4613      	mov	r3, r2
 8008266:	76fb      	strb	r3, [r7, #27]
 8008268:	7efb      	ldrb	r3, [r7, #27]
 800826a:	69fa      	ldr	r2, [r7, #28]
 800826c:	fa22 f303 	lsr.w	r3, r2, r3
 8008270:	f003 0301 	and.w	r3, r3, #1
 8008274:	2b00      	cmp	r3, #0
 8008276:	bf14      	ite	ne
 8008278:	2301      	movne	r3, #1
 800827a:	2300      	moveq	r3, #0
 800827c:	b2db      	uxtb	r3, r3
 800827e:	2b00      	cmp	r3, #0
 8008280:	d021      	beq.n	80082c6 <handle_ep_irq+0x102>
      dwc2_dep_t* epout = &ep_base[epnum];
 8008282:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008286:	015b      	lsls	r3, r3, #5
 8008288:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800828a:	4413      	add	r3, r2
 800828c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      union {
        uint32_t value;
        dwc2_diepint_t diepint_bm;
        dwc2_doepint_t doepint_bm;
      } intr;
      intr.value = epout->intr;
 800828e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008290:	689b      	ldr	r3, [r3, #8]
 8008292:	60fb      	str	r3, [r7, #12]

      epout->intr = intr.value; // Clear interrupt //-V::2584::{otg_int}
 8008294:	68fa      	ldr	r2, [r7, #12]
 8008296:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008298:	609a      	str	r2, [r3, #8]

      if (is_dma) {
 800829a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d111      	bne.n	80082c6 <handle_ep_irq+0x102>
          handle_epout_dma(rhport, epnum, intr.doepint_bm);
        }
        #endif
      } else {
        #if CFG_TUD_DWC2_SLAVE_ENABLE
        if (dir == TUSB_DIR_IN) {
 80082a2:	79bb      	ldrb	r3, [r7, #6]
 80082a4:	2b01      	cmp	r3, #1
 80082a6:	d107      	bne.n	80082b8 <handle_ep_irq+0xf4>
          handle_epin_slave(rhport, epnum, intr.diepint_bm);
 80082a8:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 80082ac:	79fb      	ldrb	r3, [r7, #7]
 80082ae:	68fa      	ldr	r2, [r7, #12]
 80082b0:	4618      	mov	r0, r3
 80082b2:	f7ff fee7 	bl	8008084 <handle_epin_slave>
 80082b6:	e006      	b.n	80082c6 <handle_ep_irq+0x102>
        } else {
          handle_epout_slave(rhport, epnum, intr.doepint_bm);
 80082b8:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 80082bc:	79fb      	ldrb	r3, [r7, #7]
 80082be:	68fa      	ldr	r2, [r7, #12]
 80082c0:	4618      	mov	r0, r3
 80082c2:	f7ff fe3d 	bl	8007f40 <handle_epout_slave>
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 80082c6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80082ca:	3301      	adds	r3, #1
 80082cc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80082d0:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80082d4:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80082d8:	429a      	cmp	r2, r3
 80082da:	d3b9      	bcc.n	8008250 <handle_ep_irq+0x8c>
        }
        #endif
      }
    }
  }
}
 80082dc:	bf00      	nop
 80082de:	bf00      	nop
 80082e0:	3740      	adds	r7, #64	@ 0x40
 80082e2:	46bd      	mov	sp, r7
 80082e4:	bd80      	pop	{r7, pc}
 80082e6:	bf00      	nop
 80082e8:	080091a0 	.word	0x080091a0

080082ec <handle_incomplete_iso_in>:

static void handle_incomplete_iso_in(uint8_t rhport) {
 80082ec:	b580      	push	{r7, lr}
 80082ee:	b096      	sub	sp, #88	@ 0x58
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	4603      	mov	r3, r0
 80082f4:	71fb      	strb	r3, [r7, #7]
 80082f6:	79fb      	ldrb	r3, [r7, #7]
 80082f8:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80082fc:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8008300:	2b00      	cmp	r3, #0
 8008302:	d002      	beq.n	800830a <handle_incomplete_iso_in+0x1e>
    rhport = 0;
 8008304:	2300      	movs	r3, #0
 8008306:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800830a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800830e:	4a64      	ldr	r2, [pc, #400]	@ (80084a0 <handle_incomplete_iso_in+0x1b4>)
 8008310:	011b      	lsls	r3, r3, #4
 8008312:	4413      	add	r3, r2
 8008314:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t      *dwc2    = DWC2_REG(rhport);
 8008316:	653b      	str	r3, [r7, #80]	@ 0x50
  const dwc2_dsts_t dsts    = {.value = dwc2->dsts};
 8008318:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800831a:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800831e:	623b      	str	r3, [r7, #32]
  const uint32_t    odd_now = dsts.frame_number & 1u;
 8008320:	6a3b      	ldr	r3, [r7, #32]
 8008322:	f3c3 230d 	ubfx	r3, r3, #8, #14
 8008326:	b29b      	uxth	r3, r3
 8008328:	f003 0301 	and.w	r3, r3, #1
 800832c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800832e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008330:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8008332:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008334:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008336:	61fb      	str	r3, [r7, #28]
  return ghwcfg2.num_dev_ep + 1;
 8008338:	7f7b      	ldrb	r3, [r7, #29]
 800833a:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800833e:	b2db      	uxtb	r3, r3
 8008340:	3301      	adds	r3, #1
 8008342:	b2db      	uxtb	r3, r3

  // Loop over all IN endpoints
  const uint8_t ep_count = dwc2_ep_count(dwc2);
 8008344:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 8008348:	2300      	movs	r3, #0
 800834a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 800834e:	e09a      	b.n	8008486 <handle_incomplete_iso_in+0x19a>
    dwc2_dep_t   *epin   = &dwc2->epin[epnum];
 8008350:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008354:	3348      	adds	r3, #72	@ 0x48
 8008356:	015b      	lsls	r3, r3, #5
 8008358:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800835a:	4413      	add	r3, r2
 800835c:	647b      	str	r3, [r7, #68]	@ 0x44
    dwc2_depctl_t depctl = {.value = epin->diepctl};
 800835e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	61bb      	str	r3, [r7, #24]
    // Read DSTS and DIEPCTLn for all isochronous endpoints. If the current EP is enabled and the read value of
    // DSTS.SOFFN is the targeted uframe number for this EP, then this EP has an incomplete transfer.
    if (depctl.enable && depctl.type == DEPCTL_EPTYPE_ISOCHRONOUS && depctl.dpid_iso_odd == odd_now) {
 8008364:	7efb      	ldrb	r3, [r7, #27]
 8008366:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800836a:	b2db      	uxtb	r3, r3
 800836c:	2b00      	cmp	r3, #0
 800836e:	f000 8085 	beq.w	800847c <handle_incomplete_iso_in+0x190>
 8008372:	7ebb      	ldrb	r3, [r7, #26]
 8008374:	f003 030c 	and.w	r3, r3, #12
 8008378:	b2db      	uxtb	r3, r3
 800837a:	2b04      	cmp	r3, #4
 800837c:	d17e      	bne.n	800847c <handle_incomplete_iso_in+0x190>
 800837e:	7ebb      	ldrb	r3, [r7, #26]
 8008380:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8008384:	b2db      	uxtb	r3, r3
 8008386:	461a      	mov	r2, r3
 8008388:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800838a:	4293      	cmp	r3, r2
 800838c:	d176      	bne.n	800847c <handle_incomplete_iso_in+0x190>
      xfer_ctl_t *xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 800838e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008392:	015b      	lsls	r3, r3, #5
 8008394:	3310      	adds	r3, #16
 8008396:	4a43      	ldr	r2, [pc, #268]	@ (80084a4 <handle_incomplete_iso_in+0x1b8>)
 8008398:	4413      	add	r3, r2
 800839a:	643b      	str	r3, [r7, #64]	@ 0x40
      if (xfer->iso_retry > 0) {
 800839c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800839e:	7b5b      	ldrb	r3, [r3, #13]
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d038      	beq.n	8008416 <handle_incomplete_iso_in+0x12a>
        xfer->iso_retry--;
 80083a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80083a6:	7b5b      	ldrb	r3, [r3, #13]
 80083a8:	3b01      	subs	r3, #1
 80083aa:	b2da      	uxtb	r2, r3
 80083ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80083ae:	735a      	strb	r2, [r3, #13]
        // Restart ISO transfe: re-write TSIZ and CTL
        dwc2_ep_tsize_t deptsiz = {.value = 0};
 80083b0:	2300      	movs	r3, #0
 80083b2:	60bb      	str	r3, [r7, #8]
        deptsiz.xfer_size       = xfer->total_len;
 80083b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80083b6:	891b      	ldrh	r3, [r3, #8]
 80083b8:	461a      	mov	r2, r3
 80083ba:	f3c2 0212 	ubfx	r2, r2, #0, #19
 80083be:	68bb      	ldr	r3, [r7, #8]
 80083c0:	f362 0312 	bfi	r3, r2, #0, #19
 80083c4:	60bb      	str	r3, [r7, #8]
        deptsiz.packet_count    = tu_div_ceil(xfer->total_len, xfer->max_size);
 80083c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80083c8:	891b      	ldrh	r3, [r3, #8]
 80083ca:	461a      	mov	r2, r3
 80083cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80083ce:	895b      	ldrh	r3, [r3, #10]
 80083d0:	637a      	str	r2, [r7, #52]	@ 0x34
 80083d2:	633b      	str	r3, [r7, #48]	@ 0x30
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 80083d4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80083d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083d8:	4413      	add	r3, r2
 80083da:	1e5a      	subs	r2, r3, #1
 80083dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083de:	fbb2 f3f3 	udiv	r3, r2, r3
 80083e2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80083e6:	b29a      	uxth	r2, r3
 80083e8:	897b      	ldrh	r3, [r7, #10]
 80083ea:	f362 03cc 	bfi	r3, r2, #3, #10
 80083ee:	817b      	strh	r3, [r7, #10]
        epin->tsiz              = deptsiz.value;
 80083f0:	68ba      	ldr	r2, [r7, #8]
 80083f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80083f4:	611a      	str	r2, [r3, #16]

        if (odd_now) {
 80083f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d004      	beq.n	8008406 <handle_incomplete_iso_in+0x11a>
          depctl.set_data0_iso_even = 1;
 80083fc:	7efb      	ldrb	r3, [r7, #27]
 80083fe:	f043 0310 	orr.w	r3, r3, #16
 8008402:	76fb      	strb	r3, [r7, #27]
 8008404:	e003      	b.n	800840e <handle_incomplete_iso_in+0x122>
        } else {
          depctl.set_data1_iso_odd = 1;
 8008406:	7efb      	ldrb	r3, [r7, #27]
 8008408:	f043 0320 	orr.w	r3, r3, #32
 800840c:	76fb      	strb	r3, [r7, #27]
        }
        epin->diepctl = depctl.value;
 800840e:	69ba      	ldr	r2, [r7, #24]
 8008410:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008412:	601a      	str	r2, [r3, #0]
 8008414:	e032      	b.n	800847c <handle_incomplete_iso_in+0x190>
      } else {
        // too many retries, give up
        edpt_disable(rhport, epnum | TUSB_DIR_IN_MASK, false);
 8008416:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800841a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800841e:	b2d9      	uxtb	r1, r3
 8008420:	79fb      	ldrb	r3, [r7, #7]
 8008422:	2200      	movs	r2, #0
 8008424:	4618      	mov	r0, r3
 8008426:	f7fe fe03 	bl	8007030 <edpt_disable>
        dcd_event_xfer_complete(rhport, epnum | TUSB_DIR_IN_MASK, 0, XFER_RESULT_FAILED, true);
 800842a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800842e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008432:	b2da      	uxtb	r2, r3
 8008434:	79fb      	ldrb	r3, [r7, #7]
 8008436:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800843a:	4613      	mov	r3, r2
 800843c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8008440:	2300      	movs	r3, #0
 8008442:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008444:	2301      	movs	r3, #1
 8008446:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800844a:	2301      	movs	r3, #1
 800844c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  event.rhport = rhport;
 8008450:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008454:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 8008456:	2307      	movs	r3, #7
 8008458:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 800845a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800845e:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 8008460:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008462:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 8008464:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008468:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 800846a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800846e:	f107 030c 	add.w	r3, r7, #12
 8008472:	4611      	mov	r1, r2
 8008474:	4618      	mov	r0, r3
 8008476:	f7fd fc49 	bl	8005d0c <dcd_event_handler>
}
 800847a:	bf00      	nop
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 800847c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008480:	3301      	adds	r3, #1
 8008482:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 8008486:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800848a:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800848e:	429a      	cmp	r2, r3
 8008490:	f4ff af5e 	bcc.w	8008350 <handle_incomplete_iso_in+0x64>
      }
    }
  }
}
 8008494:	bf00      	nop
 8008496:	bf00      	nop
 8008498:	3758      	adds	r7, #88	@ 0x58
 800849a:	46bd      	mov	sp, r7
 800849c:	bd80      	pop	{r7, pc}
 800849e:	bf00      	nop
 80084a0:	080091a0 	.word	0x080091a0
 80084a4:	20004900 	.word	0x20004900

080084a8 <dcd_int_handler>:
     GINTSTS:    OEPInt    IEPInt | USBReset | EnumDone | USBSusp | WkUpInt | OTGInt | SOF | RXFLVL

  Note: when OTG_MULTI_PROC_INTRPT = 1, Device Each endpoint interrupt deachint/deachmsk/diepeachmsk/doepeachmsk
  are combined to generate dedicated interrupt line for each endpoint.
 */
void dcd_int_handler(uint8_t rhport) {
 80084a8:	b580      	push	{r7, lr}
 80084aa:	b098      	sub	sp, #96	@ 0x60
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	4603      	mov	r3, r0
 80084b0:	71fb      	strb	r3, [r7, #7]
 80084b2:	79fb      	ldrb	r3, [r7, #7]
 80084b4:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80084b8:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d002      	beq.n	80084c6 <dcd_int_handler+0x1e>
    rhport = 0;
 80084c0:	2300      	movs	r3, #0
 80084c2:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80084c6:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80084ca:	4a94      	ldr	r2, [pc, #592]	@ (800871c <dcd_int_handler+0x274>)
 80084cc:	011b      	lsls	r3, r3, #4
 80084ce:	4413      	add	r3, r2
 80084d0:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80084d2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  const uint32_t gintmask = dwc2->gintmsk;
 80084d4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80084d6:	699b      	ldr	r3, [r3, #24]
 80084d8:	65bb      	str	r3, [r7, #88]	@ 0x58
  const uint32_t gintsts = dwc2->gintsts & gintmask;
 80084da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80084dc:	695b      	ldr	r3, [r3, #20]
 80084de:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80084e0:	4013      	ands	r3, r2
 80084e2:	657b      	str	r3, [r7, #84]	@ 0x54

  if (gintsts & GINTSTS_USBRST) {
 80084e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80084e6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d00d      	beq.n	800850a <dcd_int_handler+0x62>
    // USBRST is start of reset.
    dwc2->gintsts = GINTSTS_USBRST;
 80084ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80084f0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80084f4:	615a      	str	r2, [r3, #20]

    usbd_spin_lock(true);
 80084f6:	2001      	movs	r0, #1
 80084f8:	f7fd fed8 	bl	80062ac <usbd_spin_lock>
    handle_bus_reset(rhport);
 80084fc:	79fb      	ldrb	r3, [r7, #7]
 80084fe:	4618      	mov	r0, r3
 8008500:	f7ff fb36 	bl	8007b70 <handle_bus_reset>
    usbd_spin_unlock(true);
 8008504:	2001      	movs	r0, #1
 8008506:	f7fd fef5 	bl	80062f4 <usbd_spin_unlock>
  }

  if (gintsts & GINTSTS_ENUMDNE) {
 800850a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800850c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008510:	2b00      	cmp	r3, #0
 8008512:	d011      	beq.n	8008538 <dcd_int_handler+0x90>
    // ENUMDNE is the end of reset where speed of the link is detected
    dwc2->gintsts = GINTSTS_ENUMDNE;
 8008514:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008516:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800851a:	615a      	str	r2, [r3, #20]
    // There may be a pending suspend event, so we clear it first
    dwc2->gintsts = GINTSTS_USBSUSP;
 800851c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800851e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008522:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 8008524:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008526:	699b      	ldr	r3, [r3, #24]
 8008528:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800852c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800852e:	619a      	str	r2, [r3, #24]
    handle_enum_done(rhport);
 8008530:	79fb      	ldrb	r3, [r7, #7]
 8008532:	4618      	mov	r0, r3
 8008534:	f7ff fc1e 	bl	8007d74 <handle_enum_done>
  }

  if (gintsts & GINTSTS_USBSUSP) {
 8008538:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800853a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800853e:	2b00      	cmp	r3, #0
 8008540:	d023      	beq.n	800858a <dcd_int_handler+0xe2>
    dwc2->gintsts = GINTSTS_USBSUSP;
 8008542:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008544:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008548:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk &= ~GINTMSK_USBSUSPM;
 800854a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800854c:	699b      	ldr	r3, [r3, #24]
 800854e:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8008552:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008554:	619a      	str	r2, [r3, #24]
 8008556:	79fb      	ldrb	r3, [r7, #7]
 8008558:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 800855c:	2304      	movs	r3, #4
 800855e:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
 8008562:	2301      	movs	r3, #1
 8008564:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  event.rhport = rhport;
 8008568:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800856c:	f887 3020 	strb.w	r3, [r7, #32]
  event.event_id = eid;
 8008570:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8008574:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  dcd_event_handler(&event, in_isr);
 8008578:	f897 2048 	ldrb.w	r2, [r7, #72]	@ 0x48
 800857c:	f107 0320 	add.w	r3, r7, #32
 8008580:	4611      	mov	r1, r2
 8008582:	4618      	mov	r0, r3
 8008584:	f7fd fbc2 	bl	8005d0c <dcd_event_handler>
}
 8008588:	bf00      	nop
    dcd_event_bus_signal(rhport, DCD_EVENT_SUSPEND, true);
  }

  if (gintsts & GINTSTS_WKUINT) {
 800858a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800858c:	2b00      	cmp	r3, #0
 800858e:	da23      	bge.n	80085d8 <dcd_int_handler+0x130>
    dwc2->gintsts = GINTSTS_WKUINT;
 8008590:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008592:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008596:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 8008598:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800859a:	699b      	ldr	r3, [r3, #24]
 800859c:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80085a0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80085a2:	619a      	str	r2, [r3, #24]
 80085a4:	79fb      	ldrb	r3, [r7, #7]
 80085a6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80085aa:	2305      	movs	r3, #5
 80085ac:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 80085b0:	2301      	movs	r3, #1
 80085b2:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  event.rhport = rhport;
 80085b6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80085ba:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  event.event_id = eid;
 80085be:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80085c2:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dcd_event_handler(&event, in_isr);
 80085c6:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80085ca:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80085ce:	4611      	mov	r1, r2
 80085d0:	4618      	mov	r0, r3
 80085d2:	f7fd fb9b 	bl	8005d0c <dcd_event_handler>
}
 80085d6:	bf00      	nop
  }

  // TODO check GINTSTS_DISCINT for disconnect detection
  // if(int_status & GINTSTS_DISCINT)

  if (gintsts & GINTSTS_OTGINT) {
 80085d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80085da:	f003 0304 	and.w	r3, r3, #4
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d022      	beq.n	8008628 <dcd_int_handler+0x180>
    // OTG INT bit is read-only
    const uint32_t otg_int = dwc2->gotgint;
 80085e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80085e4:	685b      	ldr	r3, [r3, #4]
 80085e6:	653b      	str	r3, [r7, #80]	@ 0x50

    if (otg_int & GOTGINT_SEDET) {
 80085e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80085ea:	f003 0304 	and.w	r3, r3, #4
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d017      	beq.n	8008622 <dcd_int_handler+0x17a>
 80085f2:	79fb      	ldrb	r3, [r7, #7]
 80085f4:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
 80085f8:	2302      	movs	r3, #2
 80085fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80085fe:	2301      	movs	r3, #1
 8008600:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  event.rhport = rhport;
 8008604:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8008608:	753b      	strb	r3, [r7, #20]
  event.event_id = eid;
 800860a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800860e:	757b      	strb	r3, [r7, #21]
  dcd_event_handler(&event, in_isr);
 8008610:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 8008614:	f107 0314 	add.w	r3, r7, #20
 8008618:	4611      	mov	r1, r2
 800861a:	4618      	mov	r0, r3
 800861c:	f7fd fb76 	bl	8005d0c <dcd_event_handler>
}
 8008620:	bf00      	nop
      dcd_event_bus_signal(rhport, DCD_EVENT_UNPLUGGED, true);
    }

    dwc2->gotgint = otg_int;
 8008622:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008624:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008626:	605a      	str	r2, [r3, #4]
  }

  if(gintsts & GINTSTS_SOF) {
 8008628:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800862a:	f003 0308 	and.w	r3, r3, #8
 800862e:	2b00      	cmp	r3, #0
 8008630:	d034      	beq.n	800869c <dcd_int_handler+0x1f4>
    dwc2->gintsts = GINTSTS_SOF;
 8008632:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008634:	2208      	movs	r2, #8
 8008636:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 8008638:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800863a:	699b      	ldr	r3, [r3, #24]
 800863c:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8008640:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008642:	619a      	str	r2, [r3, #24]
    const uint32_t frame = (dwc2->dsts & DSTS_FNSOF) >> DSTS_FNSOF_Pos;
 8008644:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008646:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800864a:	0a1b      	lsrs	r3, r3, #8
 800864c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8008650:	64fb      	str	r3, [r7, #76]	@ 0x4c

    // Disable SOF interrupt if SOF was not explicitly enabled since SOF was used for remote wakeup detection
    if (!_dcd_data.sof_en) {
 8008652:	4b33      	ldr	r3, [pc, #204]	@ (8008720 <dcd_int_handler+0x278>)
 8008654:	79db      	ldrb	r3, [r3, #7]
 8008656:	f083 0301 	eor.w	r3, r3, #1
 800865a:	b2db      	uxtb	r3, r3
 800865c:	2b00      	cmp	r3, #0
 800865e:	d005      	beq.n	800866c <dcd_int_handler+0x1c4>
      dwc2->gintmsk &= ~GINTMSK_SOFM;
 8008660:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008662:	699b      	ldr	r3, [r3, #24]
 8008664:	f023 0208 	bic.w	r2, r3, #8
 8008668:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800866a:	619a      	str	r2, [r3, #24]
 800866c:	79fb      	ldrb	r3, [r7, #7]
 800866e:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
 8008672:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008674:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008676:	2301      	movs	r3, #1
 8008678:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

TU_ATTR_ALWAYS_INLINE static inline void dcd_event_sof(uint8_t rhport, uint32_t frame_count, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 800867c:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8008680:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_SOF;
 8008682:	2303      	movs	r3, #3
 8008684:	727b      	strb	r3, [r7, #9]
  event.sof.frame_count = frame_count;
 8008686:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008688:	60fb      	str	r3, [r7, #12]
  dcd_event_handler(&event, in_isr);
 800868a:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800868e:	f107 0308 	add.w	r3, r7, #8
 8008692:	4611      	mov	r1, r2
 8008694:	4618      	mov	r0, r3
 8008696:	f7fd fb39 	bl	8005d0c <dcd_event_handler>
}
 800869a:	bf00      	nop
    dcd_event_sof(rhport, frame, true);
  }

#if CFG_TUD_DWC2_SLAVE_ENABLE
  // RxFIFO non-empty interrupt handling.
  if (gintsts & GINTSTS_RXFLVL) {
 800869c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800869e:	f003 0310 	and.w	r3, r3, #16
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d015      	beq.n	80086d2 <dcd_int_handler+0x22a>
    // RXFLVL bit is read-only
    dwc2->gintmsk &= ~GINTMSK_RXFLVLM; // disable RXFLVL interrupt while reading
 80086a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80086a8:	699b      	ldr	r3, [r3, #24]
 80086aa:	f023 0210 	bic.w	r2, r3, #16
 80086ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80086b0:	619a      	str	r2, [r3, #24]

    do {
      handle_rxflvl_irq(rhport); // read all packets
 80086b2:	79fb      	ldrb	r3, [r7, #7]
 80086b4:	4618      	mov	r0, r3
 80086b6:	f7ff fba3 	bl	8007e00 <handle_rxflvl_irq>
    } while(dwc2->gintsts & GINTSTS_RXFLVL);
 80086ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80086bc:	695b      	ldr	r3, [r3, #20]
 80086be:	f003 0310 	and.w	r3, r3, #16
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d1f5      	bne.n	80086b2 <dcd_int_handler+0x20a>

    dwc2->gintmsk |= GINTMSK_RXFLVLM;
 80086c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80086c8:	699b      	ldr	r3, [r3, #24]
 80086ca:	f043 0210 	orr.w	r2, r3, #16
 80086ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80086d0:	619a      	str	r2, [r3, #24]
  }
#endif

  // OUT endpoint interrupt handling.
  if (gintsts & GINTSTS_OEPINT) {
 80086d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80086d4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d004      	beq.n	80086e6 <dcd_int_handler+0x23e>
    // OEPINT is read-only, clear using DOEPINTn
    handle_ep_irq(rhport, TUSB_DIR_OUT);
 80086dc:	79fb      	ldrb	r3, [r7, #7]
 80086de:	2100      	movs	r1, #0
 80086e0:	4618      	mov	r0, r3
 80086e2:	f7ff fd6f 	bl	80081c4 <handle_ep_irq>
  }

  // IN endpoint interrupt handling.
  if (gintsts & GINTSTS_IEPINT) {
 80086e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80086e8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d004      	beq.n	80086fa <dcd_int_handler+0x252>
    // IEPINT bit read-only, clear using DIEPINTn
    handle_ep_irq(rhport, TUSB_DIR_IN);
 80086f0:	79fb      	ldrb	r3, [r7, #7]
 80086f2:	2101      	movs	r1, #1
 80086f4:	4618      	mov	r0, r3
 80086f6:	f7ff fd65 	bl	80081c4 <handle_ep_irq>
  }

  // Incomplete isochronous IN transfer interrupt handling.
  if (gintsts & GINTSTS_IISOIXFR) {
 80086fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80086fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008700:	2b00      	cmp	r3, #0
 8008702:	d007      	beq.n	8008714 <dcd_int_handler+0x26c>
    dwc2->gintsts = GINTSTS_IISOIXFR;
 8008704:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008706:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800870a:	615a      	str	r2, [r3, #20]
    handle_incomplete_iso_in(rhport);
 800870c:	79fb      	ldrb	r3, [r7, #7]
 800870e:	4618      	mov	r0, r3
 8008710:	f7ff fdec 	bl	80082ec <handle_incomplete_iso_in>
  }
}
 8008714:	bf00      	nop
 8008716:	3760      	adds	r7, #96	@ 0x60
 8008718:	46bd      	mov	sp, r7
 800871a:	bd80      	pop	{r7, pc}
 800871c:	080091a0 	.word	0x080091a0
 8008720:	20004980 	.word	0x20004980

08008724 <dwc2_phy_init>:

// MCU specific PHY init, called BEFORE core reset
// - dwc2 3.30a (H5) use USB_HS_PHYC
// - dwc2 4.11a (U5) use femtoPHY
// - dwc2 x.xxx (WBA) use USB_OTG_HS
static inline void dwc2_phy_init(dwc2_regs_t* dwc2, uint8_t hs_phy_type) {
 8008724:	b480      	push	{r7}
 8008726:	b083      	sub	sp, #12
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
 800872c:	460b      	mov	r3, r1
 800872e:	70fb      	strb	r3, [r7, #3]
  if (hs_phy_type == GHWCFG2_HSPHY_NOT_SUPPORTED) {
 8008730:	78fb      	ldrb	r3, [r7, #3]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d106      	bne.n	8008744 <dwc2_phy_init+0x20>
    // Enable on-chip FS PHY
    dwc2->stm32_gccfg |= STM32_GCCFG_PWRDWN;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800873a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	639a      	str	r2, [r3, #56]	@ 0x38
      #else

      #endif
    }
  }
}
 8008742:	e005      	b.n	8008750 <dwc2_phy_init+0x2c>
    dwc2->stm32_gccfg &= ~STM32_GCCFG_PWRDWN;
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008748:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8008750:	bf00      	nop
 8008752:	370c      	adds	r7, #12
 8008754:	46bd      	mov	sp, r7
 8008756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800875a:	4770      	bx	lr

0800875c <dwc2_phy_update>:

// MCU specific PHY update, it is called AFTER init() and core reset
static inline void dwc2_phy_update(dwc2_regs_t* dwc2, uint8_t hs_phy_type) {
 800875c:	b480      	push	{r7}
 800875e:	b085      	sub	sp, #20
 8008760:	af00      	add	r7, sp, #0
 8008762:	6078      	str	r0, [r7, #4]
 8008764:	460b      	mov	r3, r1
 8008766:	70fb      	strb	r3, [r7, #3]
  // used to set turnaround time for fullspeed, nothing to do in highspeed mode
  if (hs_phy_type == GHWCFG2_HSPHY_NOT_SUPPORTED) {
 8008768:	78fb      	ldrb	r3, [r7, #3]
 800876a:	2b00      	cmp	r3, #0
 800876c:	d152      	bne.n	8008814 <dwc2_phy_update+0xb8>
    // Turnaround timeout depends on the AHB clock dictated by STM32 Reference Manual
    uint32_t turnaround;

    if (SystemCoreClock >= 32000000u) {
 800876e:	4b2c      	ldr	r3, [pc, #176]	@ (8008820 <dwc2_phy_update+0xc4>)
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	4a2c      	ldr	r2, [pc, #176]	@ (8008824 <dwc2_phy_update+0xc8>)
 8008774:	4293      	cmp	r3, r2
 8008776:	d302      	bcc.n	800877e <dwc2_phy_update+0x22>
      turnaround = 0x6u;
 8008778:	2306      	movs	r3, #6
 800877a:	60fb      	str	r3, [r7, #12]
 800877c:	e041      	b.n	8008802 <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 27500000u) {
 800877e:	4b28      	ldr	r3, [pc, #160]	@ (8008820 <dwc2_phy_update+0xc4>)
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	4a29      	ldr	r2, [pc, #164]	@ (8008828 <dwc2_phy_update+0xcc>)
 8008784:	4293      	cmp	r3, r2
 8008786:	d902      	bls.n	800878e <dwc2_phy_update+0x32>
      turnaround = 0x7u;
 8008788:	2307      	movs	r3, #7
 800878a:	60fb      	str	r3, [r7, #12]
 800878c:	e039      	b.n	8008802 <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 24000000u) {
 800878e:	4b24      	ldr	r3, [pc, #144]	@ (8008820 <dwc2_phy_update+0xc4>)
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	4a26      	ldr	r2, [pc, #152]	@ (800882c <dwc2_phy_update+0xd0>)
 8008794:	4293      	cmp	r3, r2
 8008796:	d302      	bcc.n	800879e <dwc2_phy_update+0x42>
      turnaround = 0x8u;
 8008798:	2308      	movs	r3, #8
 800879a:	60fb      	str	r3, [r7, #12]
 800879c:	e031      	b.n	8008802 <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 21800000u) {
 800879e:	4b20      	ldr	r3, [pc, #128]	@ (8008820 <dwc2_phy_update+0xc4>)
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	4a23      	ldr	r2, [pc, #140]	@ (8008830 <dwc2_phy_update+0xd4>)
 80087a4:	4293      	cmp	r3, r2
 80087a6:	d902      	bls.n	80087ae <dwc2_phy_update+0x52>
      turnaround = 0x9u;
 80087a8:	2309      	movs	r3, #9
 80087aa:	60fb      	str	r3, [r7, #12]
 80087ac:	e029      	b.n	8008802 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 20000000u) {
 80087ae:	4b1c      	ldr	r3, [pc, #112]	@ (8008820 <dwc2_phy_update+0xc4>)
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	4a20      	ldr	r2, [pc, #128]	@ (8008834 <dwc2_phy_update+0xd8>)
 80087b4:	4293      	cmp	r3, r2
 80087b6:	d902      	bls.n	80087be <dwc2_phy_update+0x62>
      turnaround = 0xAu;
 80087b8:	230a      	movs	r3, #10
 80087ba:	60fb      	str	r3, [r7, #12]
 80087bc:	e021      	b.n	8008802 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 18500000u) {
 80087be:	4b18      	ldr	r3, [pc, #96]	@ (8008820 <dwc2_phy_update+0xc4>)
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	4a1d      	ldr	r2, [pc, #116]	@ (8008838 <dwc2_phy_update+0xdc>)
 80087c4:	4293      	cmp	r3, r2
 80087c6:	d902      	bls.n	80087ce <dwc2_phy_update+0x72>
      turnaround = 0xBu;
 80087c8:	230b      	movs	r3, #11
 80087ca:	60fb      	str	r3, [r7, #12]
 80087cc:	e019      	b.n	8008802 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 17200000u) {
 80087ce:	4b14      	ldr	r3, [pc, #80]	@ (8008820 <dwc2_phy_update+0xc4>)
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	4a1a      	ldr	r2, [pc, #104]	@ (800883c <dwc2_phy_update+0xe0>)
 80087d4:	4293      	cmp	r3, r2
 80087d6:	d302      	bcc.n	80087de <dwc2_phy_update+0x82>
      turnaround = 0xCu;
 80087d8:	230c      	movs	r3, #12
 80087da:	60fb      	str	r3, [r7, #12]
 80087dc:	e011      	b.n	8008802 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 16000000u) {
 80087de:	4b10      	ldr	r3, [pc, #64]	@ (8008820 <dwc2_phy_update+0xc4>)
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	4a17      	ldr	r2, [pc, #92]	@ (8008840 <dwc2_phy_update+0xe4>)
 80087e4:	4293      	cmp	r3, r2
 80087e6:	d302      	bcc.n	80087ee <dwc2_phy_update+0x92>
      turnaround = 0xDu;
 80087e8:	230d      	movs	r3, #13
 80087ea:	60fb      	str	r3, [r7, #12]
 80087ec:	e009      	b.n	8008802 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 15000000u) {
 80087ee:	4b0c      	ldr	r3, [pc, #48]	@ (8008820 <dwc2_phy_update+0xc4>)
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	4a14      	ldr	r2, [pc, #80]	@ (8008844 <dwc2_phy_update+0xe8>)
 80087f4:	4293      	cmp	r3, r2
 80087f6:	d302      	bcc.n	80087fe <dwc2_phy_update+0xa2>
      turnaround = 0xEu;
 80087f8:	230e      	movs	r3, #14
 80087fa:	60fb      	str	r3, [r7, #12]
 80087fc:	e001      	b.n	8008802 <dwc2_phy_update+0xa6>
    }
    else {
      turnaround = 0xFu;
 80087fe:	230f      	movs	r3, #15
 8008800:	60fb      	str	r3, [r7, #12]
    }

    dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_TRDT_Msk) | (turnaround << GUSBCFG_TRDT_Pos);
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	68db      	ldr	r3, [r3, #12]
 8008806:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	029b      	lsls	r3, r3, #10
 800880e:	431a      	orrs	r2, r3
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	60da      	str	r2, [r3, #12]
  }
}
 8008814:	bf00      	nop
 8008816:	3714      	adds	r7, #20
 8008818:	46bd      	mov	sp, r7
 800881a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881e:	4770      	bx	lr
 8008820:	20000000 	.word	0x20000000
 8008824:	01e84800 	.word	0x01e84800
 8008828:	01a39ddf 	.word	0x01a39ddf
 800882c:	016e3600 	.word	0x016e3600
 8008830:	014ca43f 	.word	0x014ca43f
 8008834:	01312cff 	.word	0x01312cff
 8008838:	011a499f 	.word	0x011a499f
 800883c:	01067380 	.word	0x01067380
 8008840:	00f42400 	.word	0x00f42400
 8008844:	00e4e1c0 	.word	0x00e4e1c0

08008848 <reset_core>:
#include "dwc2_common.h"

//--------------------------------------------------------------------
//
//--------------------------------------------------------------------
static void reset_core(dwc2_regs_t* dwc2) {
 8008848:	b480      	push	{r7}
 800884a:	b085      	sub	sp, #20
 800884c:	af00      	add	r7, sp, #0
 800884e:	6078      	str	r0, [r7, #4]
  // The software must check that bit 31 in this register is set to 1 (AHB Master is Idle) before starting any operation
  while (!(dwc2->grstctl & GRSTCTL_AHBIDL)) {
 8008850:	bf00      	nop
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	691b      	ldr	r3, [r3, #16]
 8008856:	2b00      	cmp	r3, #0
 8008858:	dafb      	bge.n	8008852 <reset_core+0xa>
  }

  // load gsnpsid (it is not readable after reset is asserted)
  const uint32_t gsnpsid = dwc2->gsnpsid;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800885e:	60fb      	str	r3, [r7, #12]

  // reset core
  dwc2->grstctl |= GRSTCTL_CSRST;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	691b      	ldr	r3, [r3, #16]
 8008864:	f043 0201 	orr.w	r2, r3, #1
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	611a      	str	r2, [r3, #16]

  if ((gsnpsid & DWC2_CORE_REV_MASK) < (DWC2_CORE_REV_4_20a & DWC2_CORE_REV_MASK)) {
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	b29b      	uxth	r3, r3
 8008870:	f244 2209 	movw	r2, #16905	@ 0x4209
 8008874:	4293      	cmp	r3, r2
 8008876:	d807      	bhi.n	8008888 <reset_core+0x40>
    // prior v4.20a: CSRST is self-clearing and the core clears this bit after all the necessary logic is reset in
    // the core, which can take several clocks, depending on the current state of the core. Once this bit has been
    // cleared, the software must wait at least 3 PHY clocks before accessing the PHY domain (synchronization delay).
    while (dwc2->grstctl & GRSTCTL_CSRST) {}
 8008878:	bf00      	nop
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	691b      	ldr	r3, [r3, #16]
 800887e:	f003 0301 	and.w	r3, r3, #1
 8008882:	2b00      	cmp	r3, #0
 8008884:	d1f9      	bne.n	800887a <reset_core+0x32>
 8008886:	e010      	b.n	80088aa <reset_core+0x62>
  } else {
    // From v4.20a: CSRST bit is write only. The application must clear this bit after checking the bit 29 of this
    // register i.e Core Soft Reset Done CSRT_DONE (w1c)
    while (!(dwc2->grstctl & GRSTCTL_CSRST_DONE)) {}
 8008888:	bf00      	nop
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	691b      	ldr	r3, [r3, #16]
 800888e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008892:	2b00      	cmp	r3, #0
 8008894:	d0f9      	beq.n	800888a <reset_core+0x42>
    dwc2->grstctl = (dwc2->grstctl & ~GRSTCTL_CSRST) | GRSTCTL_CSRST_DONE;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	691b      	ldr	r3, [r3, #16]
 800889a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800889e:	f023 0301 	bic.w	r3, r3, #1
 80088a2:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	611a      	str	r2, [r3, #16]
  }

  while (!(dwc2->grstctl & GRSTCTL_AHBIDL)) {} // wait for AHB master IDLE
 80088aa:	bf00      	nop
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	691b      	ldr	r3, [r3, #16]
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	dafb      	bge.n	80088ac <reset_core+0x64>
}
 80088b4:	bf00      	nop
 80088b6:	bf00      	nop
 80088b8:	3714      	adds	r7, #20
 80088ba:	46bd      	mov	sp, r7
 80088bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c0:	4770      	bx	lr

080088c2 <phy_fs_init>:

static void phy_fs_init(dwc2_regs_t* dwc2) {
 80088c2:	b580      	push	{r7, lr}
 80088c4:	b084      	sub	sp, #16
 80088c6:	af00      	add	r7, sp, #0
 80088c8:	6078      	str	r0, [r7, #4]
  TU_LOG(DWC2_COMMON_DEBUG, "Fullspeed PHY init\r\n");

  uint32_t gusbcfg = dwc2->gusbcfg;
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	68db      	ldr	r3, [r3, #12]
 80088ce:	60fb      	str	r3, [r7, #12]

  // Select FS PHY
  gusbcfg |= GUSBCFG_PHYSEL;
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80088d6:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	68fa      	ldr	r2, [r7, #12]
 80088dc:	60da      	str	r2, [r3, #12]

  // MCU specific PHY init before reset
  dwc2_phy_init(dwc2, GHWCFG2_HSPHY_NOT_SUPPORTED);
 80088de:	2100      	movs	r1, #0
 80088e0:	6878      	ldr	r0, [r7, #4]
 80088e2:	f7ff ff1f 	bl	8008724 <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 80088e6:	6878      	ldr	r0, [r7, #4]
 80088e8:	f7ff ffae 	bl	8008848 <reset_core>

  // USB turnaround time is critical for certification where long cables and 5-Hubs are used.
  // So if you need the AHB to run at less than 30 MHz, and if USB turnaround time is not critical,
  // these bits can be programmed to a larger value. Default is 5
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 80088f2:	60fb      	str	r3, [r7, #12]
  gusbcfg |= 5u << GUSBCFG_TRDT_Pos;
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 80088fa:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	68fa      	ldr	r2, [r7, #12]
 8008900:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, GHWCFG2_HSPHY_NOT_SUPPORTED);
 8008902:	2100      	movs	r1, #0
 8008904:	6878      	ldr	r0, [r7, #4]
 8008906:	f7ff ff29 	bl	800875c <dwc2_phy_update>
}
 800890a:	bf00      	nop
 800890c:	3710      	adds	r7, #16
 800890e:	46bd      	mov	sp, r7
 8008910:	bd80      	pop	{r7, pc}

08008912 <phy_hs_init>:

static void phy_hs_init(dwc2_regs_t* dwc2) {
 8008912:	b580      	push	{r7, lr}
 8008914:	b086      	sub	sp, #24
 8008916:	af00      	add	r7, sp, #0
 8008918:	6078      	str	r0, [r7, #4]
  uint32_t gusbcfg = dwc2->gusbcfg;
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	68db      	ldr	r3, [r3, #12]
 800891e:	617b      	str	r3, [r7, #20]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008924:	60fb      	str	r3, [r7, #12]
  const dwc2_ghwcfg4_t ghwcfg4 = {.value = dwc2->ghwcfg4};
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800892a:	60bb      	str	r3, [r7, #8]

  uint8_t phy_width;
  if (CFG_TUSB_MCU != OPT_MCU_AT32F402_405 && // at32f402_405 does not support 16-bit
 800892c:	7a7b      	ldrb	r3, [r7, #9]
 800892e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008932:	b2db      	uxtb	r3, r3
 8008934:	2b00      	cmp	r3, #0
 8008936:	d002      	beq.n	800893e <phy_hs_init+0x2c>
      ghwcfg4.phy_data_width) {
    phy_width = 16; // 16-bit PHY interface if supported
 8008938:	2310      	movs	r3, #16
 800893a:	74fb      	strb	r3, [r7, #19]
 800893c:	e001      	b.n	8008942 <phy_hs_init+0x30>
  } else {
    phy_width = 8; // 8-bit PHY interface
 800893e:	2308      	movs	r3, #8
 8008940:	74fb      	strb	r3, [r7, #19]
  }

  // De-select FS PHY
  gusbcfg &= ~GUSBCFG_PHYSEL;
 8008942:	697b      	ldr	r3, [r7, #20]
 8008944:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008948:	617b      	str	r3, [r7, #20]

  if (ghwcfg2.hs_phy_type == GHWCFG2_HSPHY_ULPI) {
 800894a:	7b3b      	ldrb	r3, [r7, #12]
 800894c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008950:	b2db      	uxtb	r3, r3
 8008952:	2b80      	cmp	r3, #128	@ 0x80
 8008954:	d114      	bne.n	8008980 <phy_hs_init+0x6e>
    TU_LOG(DWC2_COMMON_DEBUG, "Highspeed ULPI PHY init\r\n");

    // Select ULPI PHY (external)
    gusbcfg |= GUSBCFG_ULPI_UTMI_SEL;
 8008956:	697b      	ldr	r3, [r7, #20]
 8008958:	f043 0310 	orr.w	r3, r3, #16
 800895c:	617b      	str	r3, [r7, #20]

    // ULPI is always 8-bit interface
    gusbcfg &= ~GUSBCFG_PHYIF16;
 800895e:	697b      	ldr	r3, [r7, #20]
 8008960:	f023 0308 	bic.w	r3, r3, #8
 8008964:	617b      	str	r3, [r7, #20]

    // ULPI select single data rate
    gusbcfg &= ~GUSBCFG_DDRSEL;
 8008966:	697b      	ldr	r3, [r7, #20]
 8008968:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800896c:	617b      	str	r3, [r7, #20]

    // default internal VBUS Indicator and Drive
    gusbcfg &= ~(GUSBCFG_ULPIEVBUSD | GUSBCFG_ULPIEVBUSI);
 800896e:	697b      	ldr	r3, [r7, #20]
 8008970:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8008974:	617b      	str	r3, [r7, #20]

    // Disable FS/LS ULPI
    gusbcfg &= ~(GUSBCFG_ULPIFSLS | GUSBCFG_ULPICSM);
 8008976:	697b      	ldr	r3, [r7, #20]
 8008978:	f423 2320 	bic.w	r3, r3, #655360	@ 0xa0000
 800897c:	617b      	str	r3, [r7, #20]
 800897e:	e00f      	b.n	80089a0 <phy_hs_init+0x8e>
  } else {
    TU_LOG(DWC2_COMMON_DEBUG, "Highspeed UTMI+ PHY init\r\n");

    // Select UTMI+ PHY (internal)
    gusbcfg &= ~GUSBCFG_ULPI_UTMI_SEL;
 8008980:	697b      	ldr	r3, [r7, #20]
 8008982:	f023 0310 	bic.w	r3, r3, #16
 8008986:	617b      	str	r3, [r7, #20]

    // Set 16-bit interface if supported
    if (phy_width == 16) {
 8008988:	7cfb      	ldrb	r3, [r7, #19]
 800898a:	2b10      	cmp	r3, #16
 800898c:	d104      	bne.n	8008998 <phy_hs_init+0x86>
      gusbcfg |= GUSBCFG_PHYIF16;
 800898e:	697b      	ldr	r3, [r7, #20]
 8008990:	f043 0308 	orr.w	r3, r3, #8
 8008994:	617b      	str	r3, [r7, #20]
 8008996:	e003      	b.n	80089a0 <phy_hs_init+0x8e>
    } else {
      gusbcfg &= ~GUSBCFG_PHYIF16;
 8008998:	697b      	ldr	r3, [r7, #20]
 800899a:	f023 0308 	bic.w	r3, r3, #8
 800899e:	617b      	str	r3, [r7, #20]
    }
  }

  // Apply config
  dwc2->gusbcfg = gusbcfg;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	697a      	ldr	r2, [r7, #20]
 80089a4:	60da      	str	r2, [r3, #12]

  // mcu specific phy init
  dwc2_phy_init(dwc2, ghwcfg2.hs_phy_type);
 80089a6:	7b3b      	ldrb	r3, [r7, #12]
 80089a8:	f3c3 1381 	ubfx	r3, r3, #6, #2
 80089ac:	b2db      	uxtb	r3, r3
 80089ae:	4619      	mov	r1, r3
 80089b0:	6878      	ldr	r0, [r7, #4]
 80089b2:	f7ff feb7 	bl	8008724 <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 80089b6:	6878      	ldr	r0, [r7, #4]
 80089b8:	f7ff ff46 	bl	8008848 <reset_core>

  // Set turn-around, must after core reset otherwise it will be clear
  // - 9 if using 8-bit PHY interface
  // - 5 if using 16-bit PHY interface
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 80089bc:	697b      	ldr	r3, [r7, #20]
 80089be:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 80089c2:	617b      	str	r3, [r7, #20]
  gusbcfg |= (phy_width == 16 ? 5u : 9u) << GUSBCFG_TRDT_Pos;
 80089c4:	7cfb      	ldrb	r3, [r7, #19]
 80089c6:	2b10      	cmp	r3, #16
 80089c8:	d102      	bne.n	80089d0 <phy_hs_init+0xbe>
 80089ca:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80089ce:	e001      	b.n	80089d4 <phy_hs_init+0xc2>
 80089d0:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 80089d4:	697a      	ldr	r2, [r7, #20]
 80089d6:	4313      	orrs	r3, r2
 80089d8:	617b      	str	r3, [r7, #20]
  dwc2->gusbcfg = gusbcfg;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	697a      	ldr	r2, [r7, #20]
 80089de:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, ghwcfg2.hs_phy_type);
 80089e0:	7b3b      	ldrb	r3, [r7, #12]
 80089e2:	f3c3 1381 	ubfx	r3, r3, #6, #2
 80089e6:	b2db      	uxtb	r3, r3
 80089e8:	4619      	mov	r1, r3
 80089ea:	6878      	ldr	r0, [r7, #4]
 80089ec:	f7ff feb6 	bl	800875c <dwc2_phy_update>
}
 80089f0:	bf00      	nop
 80089f2:	3718      	adds	r7, #24
 80089f4:	46bd      	mov	sp, r7
 80089f6:	bd80      	pop	{r7, pc}

080089f8 <check_dwc2>:

static bool check_dwc2(dwc2_regs_t* dwc2) {
 80089f8:	b480      	push	{r7}
 80089fa:	b085      	sub	sp, #20
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	6078      	str	r0, [r7, #4]

  // For some reason: GD32VF103 gsnpsid and all hwcfg register are always zero (skip it)
  (void)dwc2;
#if !TU_CHECK_MCU(OPT_MCU_GD32VF103)
  enum { GSNPSID_ID_MASK = TU_GENMASK(31, 16) };
  const uint32_t gsnpsid = dwc2->gsnpsid & GSNPSID_ID_MASK;
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a04:	0c1b      	lsrs	r3, r3, #16
 8008a06:	041b      	lsls	r3, r3, #16
 8008a08:	60fb      	str	r3, [r7, #12]
  TU_ASSERT(gsnpsid == DWC2_OTG_ID || gsnpsid == DWC2_FS_IOT_ID || gsnpsid == DWC2_HS_IOT_ID);
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	4a0e      	ldr	r2, [pc, #56]	@ (8008a48 <check_dwc2+0x50>)
 8008a0e:	4293      	cmp	r3, r2
 8008a10:	d012      	beq.n	8008a38 <check_dwc2+0x40>
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	4a0d      	ldr	r2, [pc, #52]	@ (8008a4c <check_dwc2+0x54>)
 8008a16:	4293      	cmp	r3, r2
 8008a18:	d00e      	beq.n	8008a38 <check_dwc2+0x40>
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	4a0c      	ldr	r2, [pc, #48]	@ (8008a50 <check_dwc2+0x58>)
 8008a1e:	4293      	cmp	r3, r2
 8008a20:	d00a      	beq.n	8008a38 <check_dwc2+0x40>
 8008a22:	4b0c      	ldr	r3, [pc, #48]	@ (8008a54 <check_dwc2+0x5c>)
 8008a24:	60bb      	str	r3, [r7, #8]
 8008a26:	68bb      	ldr	r3, [r7, #8]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	f003 0301 	and.w	r3, r3, #1
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d000      	beq.n	8008a34 <check_dwc2+0x3c>
 8008a32:	be00      	bkpt	0x0000
 8008a34:	2300      	movs	r3, #0
 8008a36:	e000      	b.n	8008a3a <check_dwc2+0x42>
#endif

  return true;
 8008a38:	2301      	movs	r3, #1
}
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	3714      	adds	r7, #20
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a44:	4770      	bx	lr
 8008a46:	bf00      	nop
 8008a48:	4f540000 	.word	0x4f540000
 8008a4c:	55310000 	.word	0x55310000
 8008a50:	55320000 	.word	0x55320000
 8008a54:	e000edf0 	.word	0xe000edf0

08008a58 <dwc2_core_is_highspeed>:

//--------------------------------------------------------------------
//
//--------------------------------------------------------------------
bool dwc2_core_is_highspeed(dwc2_regs_t* dwc2, tusb_role_t role) {
 8008a58:	b480      	push	{r7}
 8008a5a:	b085      	sub	sp, #20
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
 8008a60:	460b      	mov	r3, r1
 8008a62:	70fb      	strb	r3, [r7, #3]
  (void)dwc2;
#if CFG_TUD_ENABLED
  if (role == TUSB_ROLE_DEVICE && !TUD_OPT_HIGH_SPEED) {
 8008a64:	78fb      	ldrb	r3, [r7, #3]
 8008a66:	2b01      	cmp	r3, #1
 8008a68:	d101      	bne.n	8008a6e <dwc2_core_is_highspeed+0x16>
    return false;
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	e00b      	b.n	8008a86 <dwc2_core_is_highspeed+0x2e>
  if (role == TUSB_ROLE_HOST && !TUH_OPT_HIGH_SPEED) {
    return false;
  }
#endif

  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008a72:	60fb      	str	r3, [r7, #12]
  return ghwcfg2.hs_phy_type != GHWCFG2_HSPHY_NOT_SUPPORTED;
 8008a74:	7b3b      	ldrb	r3, [r7, #12]
 8008a76:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008a7a:	b2db      	uxtb	r3, r3
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	bf14      	ite	ne
 8008a80:	2301      	movne	r3, #1
 8008a82:	2300      	moveq	r3, #0
 8008a84:	b2db      	uxtb	r3, r3
}
 8008a86:	4618      	mov	r0, r3
 8008a88:	3714      	adds	r7, #20
 8008a8a:	46bd      	mov	sp, r7
 8008a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a90:	4770      	bx	lr
	...

08008a94 <dwc2_core_init>:
 * - Dedicated FS PHY is internal with clock 48Mhz.
 *
 * In addition, UTMI+/ULPI can be shared to run at fullspeed mode with 48Mhz
 *
*/
bool dwc2_core_init(uint8_t rhport, bool is_highspeed, bool is_dma) {
 8008a94:	b580      	push	{r7, lr}
 8008a96:	b088      	sub	sp, #32
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	4603      	mov	r3, r0
 8008a9c:	71fb      	strb	r3, [r7, #7]
 8008a9e:	460b      	mov	r3, r1
 8008aa0:	71bb      	strb	r3, [r7, #6]
 8008aa2:	4613      	mov	r3, r2
 8008aa4:	717b      	strb	r3, [r7, #5]
 8008aa6:	79fb      	ldrb	r3, [r7, #7]
 8008aa8:	75fb      	strb	r3, [r7, #23]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008aaa:	7dfb      	ldrb	r3, [r7, #23]
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d001      	beq.n	8008ab4 <dwc2_core_init+0x20>
    rhport = 0;
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	75fb      	strb	r3, [r7, #23]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008ab4:	7dfb      	ldrb	r3, [r7, #23]
 8008ab6:	4a3b      	ldr	r2, [pc, #236]	@ (8008ba4 <dwc2_core_init+0x110>)
 8008ab8:	011b      	lsls	r3, r3, #4
 8008aba:	4413      	add	r3, r2
 8008abc:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8008abe:	61fb      	str	r3, [r7, #28]

  // Check Synopsys ID register, failed if controller clock/power is not enabled
  TU_ASSERT(check_dwc2(dwc2));
 8008ac0:	69f8      	ldr	r0, [r7, #28]
 8008ac2:	f7ff ff99 	bl	80089f8 <check_dwc2>
 8008ac6:	4603      	mov	r3, r0
 8008ac8:	f083 0301 	eor.w	r3, r3, #1
 8008acc:	b2db      	uxtb	r3, r3
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d00a      	beq.n	8008ae8 <dwc2_core_init+0x54>
 8008ad2:	4b35      	ldr	r3, [pc, #212]	@ (8008ba8 <dwc2_core_init+0x114>)
 8008ad4:	61bb      	str	r3, [r7, #24]
 8008ad6:	69bb      	ldr	r3, [r7, #24]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	f003 0301 	and.w	r3, r3, #1
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d000      	beq.n	8008ae4 <dwc2_core_init+0x50>
 8008ae2:	be00      	bkpt	0x0000
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	e058      	b.n	8008b9a <dwc2_core_init+0x106>

  // disable global interrupt
  dwc2->gahbcfg &= ~GAHBCFG_GINT;
 8008ae8:	69fb      	ldr	r3, [r7, #28]
 8008aea:	689b      	ldr	r3, [r3, #8]
 8008aec:	f023 0201 	bic.w	r2, r3, #1
 8008af0:	69fb      	ldr	r3, [r7, #28]
 8008af2:	609a      	str	r2, [r3, #8]

  if (is_highspeed) {
 8008af4:	79bb      	ldrb	r3, [r7, #6]
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d003      	beq.n	8008b02 <dwc2_core_init+0x6e>
    phy_hs_init(dwc2);
 8008afa:	69f8      	ldr	r0, [r7, #28]
 8008afc:	f7ff ff09 	bl	8008912 <phy_hs_init>
 8008b00:	e002      	b.n	8008b08 <dwc2_core_init+0x74>
  } else {
    phy_fs_init(dwc2);
 8008b02:	69f8      	ldr	r0, [r7, #28]
 8008b04:	f7ff fedd 	bl	80088c2 <phy_fs_init>
   * this field is added to the high/full speed interpacket timeout
   * duration in the core to account for any additional delays
   * introduced by the PHY. This can be required, because the delay
   * introduced by the PHY in generating the linestate condition
   * can vary from one PHY to another. */
  dwc2->gusbcfg |= (7ul << GUSBCFG_TOCAL_Pos);
 8008b08:	69fb      	ldr	r3, [r7, #28]
 8008b0a:	68db      	ldr	r3, [r3, #12]
 8008b0c:	f043 0207 	orr.w	r2, r3, #7
 8008b10:	69fb      	ldr	r3, [r7, #28]
 8008b12:	60da      	str	r2, [r3, #12]

  // Enable PHY clock TODO stop/gate clock when suspended mode
  dwc2->pcgcctl &= ~(PCGCCTL_STOPPCLK | PCGCCTL_GATEHCLK | PCGCCTL_PWRCLMP | PCGCCTL_RSTPDWNMODULE);
 8008b14:	69fb      	ldr	r3, [r7, #28]
 8008b16:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8008b1a:	f023 020f 	bic.w	r2, r3, #15
 8008b1e:	69fb      	ldr	r3, [r7, #28]
 8008b20:	f8c3 2e00 	str.w	r2, [r3, #3584]	@ 0xe00
 8008b24:	69fb      	ldr	r3, [r7, #28]
 8008b26:	60fb      	str	r3, [r7, #12]
 8008b28:	2310      	movs	r3, #16
 8008b2a:	72fb      	strb	r3, [r7, #11]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 8008b2c:	7afb      	ldrb	r3, [r7, #11]
 8008b2e:	019b      	lsls	r3, r3, #6
 8008b30:	f043 0220 	orr.w	r2, r3, #32
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 8008b38:	bf00      	nop
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	691b      	ldr	r3, [r3, #16]
 8008b3e:	f003 0320 	and.w	r3, r3, #32
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d1f9      	bne.n	8008b3a <dwc2_core_init+0xa6>
}
 8008b46:	bf00      	nop
 8008b48:	69fb      	ldr	r3, [r7, #28]
 8008b4a:	613b      	str	r3, [r7, #16]
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 8008b4c:	693b      	ldr	r3, [r7, #16]
 8008b4e:	2210      	movs	r2, #16
 8008b50:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 8008b52:	bf00      	nop
 8008b54:	693b      	ldr	r3, [r7, #16]
 8008b56:	691b      	ldr	r3, [r3, #16]
 8008b58:	f003 0310 	and.w	r3, r3, #16
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d1f9      	bne.n	8008b54 <dwc2_core_init+0xc0>
}
 8008b60:	bf00      	nop

  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);

  // Clear pending and disable all interrupts
  dwc2->gintsts = 0xFFFFFFFFU;
 8008b62:	69fb      	ldr	r3, [r7, #28]
 8008b64:	f04f 32ff 	mov.w	r2, #4294967295
 8008b68:	615a      	str	r2, [r3, #20]
  dwc2->gotgint = 0xFFFFFFFFU;
 8008b6a:	69fb      	ldr	r3, [r7, #28]
 8008b6c:	f04f 32ff 	mov.w	r2, #4294967295
 8008b70:	605a      	str	r2, [r3, #4]
  dwc2->gintmsk = 0;
 8008b72:	69fb      	ldr	r3, [r7, #28]
 8008b74:	2200      	movs	r2, #0
 8008b76:	619a      	str	r2, [r3, #24]

  TU_LOG(DWC2_COMMON_DEBUG, "DMA = %u\r\n", is_dma);

  if (is_dma) {
 8008b78:	797b      	ldrb	r3, [r7, #5]
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d006      	beq.n	8008b8c <dwc2_core_init+0xf8>
    // DMA seems to be only settable after a core reset, and not possible to switch on-the-fly
    dwc2->gahbcfg |= GAHBCFG_DMAEN | GAHBCFG_HBSTLEN_2;
 8008b7e:	69fb      	ldr	r3, [r7, #28]
 8008b80:	689b      	ldr	r3, [r3, #8]
 8008b82:	f043 0226 	orr.w	r2, r3, #38	@ 0x26
 8008b86:	69fb      	ldr	r3, [r7, #28]
 8008b88:	609a      	str	r2, [r3, #8]
 8008b8a:	e005      	b.n	8008b98 <dwc2_core_init+0x104>
  } else {
    dwc2->gintmsk |= GINTSTS_RXFLVL;
 8008b8c:	69fb      	ldr	r3, [r7, #28]
 8008b8e:	699b      	ldr	r3, [r3, #24]
 8008b90:	f043 0210 	orr.w	r2, r3, #16
 8008b94:	69fb      	ldr	r3, [r7, #28]
 8008b96:	619a      	str	r2, [r3, #24]
  }

  return true;
 8008b98:	2301      	movs	r3, #1
}
 8008b9a:	4618      	mov	r0, r3
 8008b9c:	3720      	adds	r7, #32
 8008b9e:	46bd      	mov	sp, r7
 8008ba0:	bd80      	pop	{r7, pc}
 8008ba2:	bf00      	nop
 8008ba4:	080091b0 	.word	0x080091b0
 8008ba8:	e000edf0 	.word	0xe000edf0

08008bac <dfifo_read_packet>:

//--------------------------------------------------------------------
// DFIFO
//--------------------------------------------------------------------
// Read a single data packet from receive DFIFO
void dfifo_read_packet(dwc2_regs_t* dwc2, uint8_t* dst, uint16_t len) {
 8008bac:	b480      	push	{r7}
 8008bae:	b08f      	sub	sp, #60	@ 0x3c
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	60f8      	str	r0, [r7, #12]
 8008bb4:	60b9      	str	r1, [r7, #8]
 8008bb6:	4613      	mov	r3, r2
 8008bb8:	80fb      	strh	r3, [r7, #6]
  const volatile uint32_t* rx_fifo = dwc2->fifo[0];
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008bc0:	633b      	str	r3, [r7, #48]	@ 0x30

  // Reading full available 32 bit words from fifo
  uint16_t word_count = len >> 2;
 8008bc2:	88fb      	ldrh	r3, [r7, #6]
 8008bc4:	089b      	lsrs	r3, r3, #2
 8008bc6:	86fb      	strh	r3, [r7, #54]	@ 0x36
  while (word_count--) {
 8008bc8:	e00b      	b.n	8008be2 <dfifo_read_packet+0x36>
    tu_unaligned_write32(dst, *rx_fifo);
 8008bca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	68ba      	ldr	r2, [r7, #8]
 8008bd0:	627a      	str	r2, [r7, #36]	@ 0x24
 8008bd2:	623b      	str	r3, [r7, #32]
  *((uint32_t *) mem) = value;
 8008bd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bd6:	6a3a      	ldr	r2, [r7, #32]
 8008bd8:	601a      	str	r2, [r3, #0]
}
 8008bda:	bf00      	nop
    dst += 4;
 8008bdc:	68bb      	ldr	r3, [r7, #8]
 8008bde:	3304      	adds	r3, #4
 8008be0:	60bb      	str	r3, [r7, #8]
  while (word_count--) {
 8008be2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008be4:	1e5a      	subs	r2, r3, #1
 8008be6:	86fa      	strh	r2, [r7, #54]	@ 0x36
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d1ee      	bne.n	8008bca <dfifo_read_packet+0x1e>
  }

  // Read the remaining 1-3 bytes from fifo
  const uint8_t bytes_rem = len & 0x03;
 8008bec:	88fb      	ldrh	r3, [r7, #6]
 8008bee:	b2db      	uxtb	r3, r3
 8008bf0:	f003 0303 	and.w	r3, r3, #3
 8008bf4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (bytes_rem != 0) {
 8008bf8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d020      	beq.n	8008c42 <dfifo_read_packet+0x96>
    const uint32_t tmp = *rx_fifo;
 8008c00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008c06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c08:	61fb      	str	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte0(uint32_t ui32) { return TU_U32_BYTE0(ui32); }
 8008c0a:	69fb      	ldr	r3, [r7, #28]
 8008c0c:	b2da      	uxtb	r2, r3
    dst[0] = tu_u32_byte0(tmp);
 8008c0e:	68bb      	ldr	r3, [r7, #8]
 8008c10:	701a      	strb	r2, [r3, #0]
    if (bytes_rem > 1) {
 8008c12:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008c16:	2b01      	cmp	r3, #1
 8008c18:	d907      	bls.n	8008c2a <dfifo_read_packet+0x7e>
      dst[1] = tu_u32_byte1(tmp);
 8008c1a:	68bb      	ldr	r3, [r7, #8]
 8008c1c:	3301      	adds	r3, #1
 8008c1e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008c20:	61ba      	str	r2, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte1(uint32_t ui32) { return TU_U32_BYTE1(ui32); }
 8008c22:	69ba      	ldr	r2, [r7, #24]
 8008c24:	0a12      	lsrs	r2, r2, #8
 8008c26:	b2d2      	uxtb	r2, r2
 8008c28:	701a      	strb	r2, [r3, #0]
    }
    if (bytes_rem > 2) {
 8008c2a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008c2e:	2b02      	cmp	r3, #2
 8008c30:	d907      	bls.n	8008c42 <dfifo_read_packet+0x96>
      dst[2] = tu_u32_byte2(tmp);
 8008c32:	68bb      	ldr	r3, [r7, #8]
 8008c34:	3302      	adds	r3, #2
 8008c36:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008c38:	617a      	str	r2, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte2(uint32_t ui32) { return TU_U32_BYTE2(ui32); }
 8008c3a:	697a      	ldr	r2, [r7, #20]
 8008c3c:	0c12      	lsrs	r2, r2, #16
 8008c3e:	b2d2      	uxtb	r2, r2
 8008c40:	701a      	strb	r2, [r3, #0]
    }
  }
}
 8008c42:	bf00      	nop
 8008c44:	373c      	adds	r7, #60	@ 0x3c
 8008c46:	46bd      	mov	sp, r7
 8008c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4c:	4770      	bx	lr

08008c4e <dfifo_write_packet>:

// Write a single data packet to DFIFO
void dfifo_write_packet(dwc2_regs_t* dwc2, uint8_t fifo_num, const uint8_t* src, uint16_t len) {
 8008c4e:	b480      	push	{r7}
 8008c50:	b08b      	sub	sp, #44	@ 0x2c
 8008c52:	af00      	add	r7, sp, #0
 8008c54:	60f8      	str	r0, [r7, #12]
 8008c56:	607a      	str	r2, [r7, #4]
 8008c58:	461a      	mov	r2, r3
 8008c5a:	460b      	mov	r3, r1
 8008c5c:	72fb      	strb	r3, [r7, #11]
 8008c5e:	4613      	mov	r3, r2
 8008c60:	813b      	strh	r3, [r7, #8]
  volatile uint32_t* tx_fifo = dwc2->fifo[fifo_num];
 8008c62:	7afb      	ldrb	r3, [r7, #11]
 8008c64:	3301      	adds	r3, #1
 8008c66:	031b      	lsls	r3, r3, #12
 8008c68:	68fa      	ldr	r2, [r7, #12]
 8008c6a:	4413      	add	r3, r2
 8008c6c:	61fb      	str	r3, [r7, #28]

  // Pushing full available 32 bit words to fifo
  uint16_t word_count = len >> 2;
 8008c6e:	893b      	ldrh	r3, [r7, #8]
 8008c70:	089b      	lsrs	r3, r3, #2
 8008c72:	84fb      	strh	r3, [r7, #38]	@ 0x26
  while (word_count--) {
 8008c74:	e008      	b.n	8008c88 <dfifo_write_packet+0x3a>
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	617b      	str	r3, [r7, #20]
  return *((uint32_t const *) mem);
 8008c7a:	697b      	ldr	r3, [r7, #20]
 8008c7c:	681a      	ldr	r2, [r3, #0]
    *tx_fifo = tu_unaligned_read32(src);
 8008c7e:	69fb      	ldr	r3, [r7, #28]
 8008c80:	601a      	str	r2, [r3, #0]
    src += 4;
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	3304      	adds	r3, #4
 8008c86:	607b      	str	r3, [r7, #4]
  while (word_count--) {
 8008c88:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008c8a:	1e5a      	subs	r2, r3, #1
 8008c8c:	84fa      	strh	r2, [r7, #38]	@ 0x26
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d1f1      	bne.n	8008c76 <dfifo_write_packet+0x28>
  }

  // Write the remaining 1-3 bytes into fifo
  const uint8_t bytes_rem = len & 0x03;
 8008c92:	893b      	ldrh	r3, [r7, #8]
 8008c94:	b2db      	uxtb	r3, r3
 8008c96:	f003 0303 	and.w	r3, r3, #3
 8008c9a:	76fb      	strb	r3, [r7, #27]
  if (bytes_rem) {
 8008c9c:	7efb      	ldrb	r3, [r7, #27]
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d019      	beq.n	8008cd6 <dfifo_write_packet+0x88>
    uint32_t tmp_word = src[0];
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	781b      	ldrb	r3, [r3, #0]
 8008ca6:	623b      	str	r3, [r7, #32]
    if (bytes_rem > 1) {
 8008ca8:	7efb      	ldrb	r3, [r7, #27]
 8008caa:	2b01      	cmp	r3, #1
 8008cac:	d906      	bls.n	8008cbc <dfifo_write_packet+0x6e>
      tmp_word |= (src[1] << 8);
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	3301      	adds	r3, #1
 8008cb2:	781b      	ldrb	r3, [r3, #0]
 8008cb4:	021b      	lsls	r3, r3, #8
 8008cb6:	6a3a      	ldr	r2, [r7, #32]
 8008cb8:	4313      	orrs	r3, r2
 8008cba:	623b      	str	r3, [r7, #32]
    }
    if (bytes_rem > 2) {
 8008cbc:	7efb      	ldrb	r3, [r7, #27]
 8008cbe:	2b02      	cmp	r3, #2
 8008cc0:	d906      	bls.n	8008cd0 <dfifo_write_packet+0x82>
      tmp_word |= (src[2] << 16);
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	3302      	adds	r3, #2
 8008cc6:	781b      	ldrb	r3, [r3, #0]
 8008cc8:	041b      	lsls	r3, r3, #16
 8008cca:	6a3a      	ldr	r2, [r7, #32]
 8008ccc:	4313      	orrs	r3, r2
 8008cce:	623b      	str	r3, [r7, #32]
    }

    *tx_fifo = tmp_word;
 8008cd0:	69fb      	ldr	r3, [r7, #28]
 8008cd2:	6a3a      	ldr	r2, [r7, #32]
 8008cd4:	601a      	str	r2, [r3, #0]
  }
}
 8008cd6:	bf00      	nop
 8008cd8:	372c      	adds	r7, #44	@ 0x2c
 8008cda:	46bd      	mov	sp, r7
 8008cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce0:	4770      	bx	lr
	...

08008ce4 <tusb_rhport_init>:
}

//--------------------------------------------------------------------+
// Public API
//--------------------------------------------------------------------+
bool tusb_rhport_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 8008ce4:	b580      	push	{r7, lr}
 8008ce6:	b086      	sub	sp, #24
 8008ce8:	af00      	add	r7, sp, #0
 8008cea:	4603      	mov	r3, r0
 8008cec:	6039      	str	r1, [r7, #0]
 8008cee:	71fb      	strb	r3, [r7, #7]
  //  backward compatible called with tusb_init(void)
  #if defined(TUD_OPT_RHPORT) || defined(TUH_OPT_RHPORT)
  if (rh_init == NULL) {
 8008cf0:	683b      	ldr	r3, [r7, #0]
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d11f      	bne.n	8008d36 <tusb_rhport_init+0x52>
    #if CFG_TUD_ENABLED && defined(TUD_OPT_RHPORT)
    // init device stack CFG_TUSB_RHPORTx_MODE must be defined
    const tusb_rhport_init_t dev_init = {
 8008cf6:	2301      	movs	r3, #1
 8008cf8:	723b      	strb	r3, [r7, #8]
 8008cfa:	2300      	movs	r3, #0
 8008cfc:	727b      	strb	r3, [r7, #9]
      .role = TUSB_ROLE_DEVICE,
      .speed = TUD_OPT_HIGH_SPEED ? TUSB_SPEED_HIGH : TUSB_SPEED_FULL
    };
    TU_ASSERT ( tud_rhport_init(TUD_OPT_RHPORT, &dev_init) );
 8008cfe:	f107 0308 	add.w	r3, r7, #8
 8008d02:	4619      	mov	r1, r3
 8008d04:	2000      	movs	r0, #0
 8008d06:	f7fb ffef 	bl	8004ce8 <tud_rhport_init>
 8008d0a:	4603      	mov	r3, r0
 8008d0c:	f083 0301 	eor.w	r3, r3, #1
 8008d10:	b2db      	uxtb	r3, r3
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d00a      	beq.n	8008d2c <tusb_rhport_init+0x48>
 8008d16:	4b23      	ldr	r3, [pc, #140]	@ (8008da4 <tusb_rhport_init+0xc0>)
 8008d18:	60fb      	str	r3, [r7, #12]
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	f003 0301 	and.w	r3, r3, #1
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d000      	beq.n	8008d28 <tusb_rhport_init+0x44>
 8008d26:	be00      	bkpt	0x0000
 8008d28:	2300      	movs	r3, #0
 8008d2a:	e036      	b.n	8008d9a <tusb_rhport_init+0xb6>
    _tusb_rhport_role[TUD_OPT_RHPORT] = TUSB_ROLE_DEVICE;
 8008d2c:	4b1e      	ldr	r3, [pc, #120]	@ (8008da8 <tusb_rhport_init+0xc4>)
 8008d2e:	2201      	movs	r2, #1
 8008d30:	701a      	strb	r2, [r3, #0]
    };
    TU_ASSERT( tuh_rhport_init(TUH_OPT_RHPORT, &host_init) );
    _tusb_rhport_role[TUH_OPT_RHPORT] = TUSB_ROLE_HOST;
    #endif

    return true;
 8008d32:	2301      	movs	r3, #1
 8008d34:	e031      	b.n	8008d9a <tusb_rhport_init+0xb6>
  }
  #endif

  // new API with explicit rhport and role
  TU_ASSERT(rhport < TUP_USBIP_CONTROLLER_NUM && rh_init->role != TUSB_ROLE_INVALID);
 8008d36:	79fb      	ldrb	r3, [r7, #7]
 8008d38:	2b01      	cmp	r3, #1
 8008d3a:	d803      	bhi.n	8008d44 <tusb_rhport_init+0x60>
 8008d3c:	683b      	ldr	r3, [r7, #0]
 8008d3e:	781b      	ldrb	r3, [r3, #0]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d10a      	bne.n	8008d5a <tusb_rhport_init+0x76>
 8008d44:	4b17      	ldr	r3, [pc, #92]	@ (8008da4 <tusb_rhport_init+0xc0>)
 8008d46:	613b      	str	r3, [r7, #16]
 8008d48:	693b      	ldr	r3, [r7, #16]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	f003 0301 	and.w	r3, r3, #1
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d000      	beq.n	8008d56 <tusb_rhport_init+0x72>
 8008d54:	be00      	bkpt	0x0000
 8008d56:	2300      	movs	r3, #0
 8008d58:	e01f      	b.n	8008d9a <tusb_rhport_init+0xb6>
  _tusb_rhport_role[rhport] = rh_init->role;
 8008d5a:	79fb      	ldrb	r3, [r7, #7]
 8008d5c:	683a      	ldr	r2, [r7, #0]
 8008d5e:	7811      	ldrb	r1, [r2, #0]
 8008d60:	4a11      	ldr	r2, [pc, #68]	@ (8008da8 <tusb_rhport_init+0xc4>)
 8008d62:	54d1      	strb	r1, [r2, r3]

  #if CFG_TUD_ENABLED
  if (rh_init->role == TUSB_ROLE_DEVICE) {
 8008d64:	683b      	ldr	r3, [r7, #0]
 8008d66:	781b      	ldrb	r3, [r3, #0]
 8008d68:	2b01      	cmp	r3, #1
 8008d6a:	d115      	bne.n	8008d98 <tusb_rhport_init+0xb4>
    TU_ASSERT(tud_rhport_init(rhport, rh_init));
 8008d6c:	79fb      	ldrb	r3, [r7, #7]
 8008d6e:	6839      	ldr	r1, [r7, #0]
 8008d70:	4618      	mov	r0, r3
 8008d72:	f7fb ffb9 	bl	8004ce8 <tud_rhport_init>
 8008d76:	4603      	mov	r3, r0
 8008d78:	f083 0301 	eor.w	r3, r3, #1
 8008d7c:	b2db      	uxtb	r3, r3
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d00a      	beq.n	8008d98 <tusb_rhport_init+0xb4>
 8008d82:	4b08      	ldr	r3, [pc, #32]	@ (8008da4 <tusb_rhport_init+0xc0>)
 8008d84:	617b      	str	r3, [r7, #20]
 8008d86:	697b      	ldr	r3, [r7, #20]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	f003 0301 	and.w	r3, r3, #1
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d000      	beq.n	8008d94 <tusb_rhport_init+0xb0>
 8008d92:	be00      	bkpt	0x0000
 8008d94:	2300      	movs	r3, #0
 8008d96:	e000      	b.n	8008d9a <tusb_rhport_init+0xb6>
  if (rh_init->role == TUSB_ROLE_HOST) {
    TU_ASSERT(tuh_rhport_init(rhport, rh_init));
  }
  #endif

  return true;
 8008d98:	2301      	movs	r3, #1
}
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	3718      	adds	r7, #24
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	bd80      	pop	{r7, pc}
 8008da2:	bf00      	nop
 8008da4:	e000edf0 	.word	0xe000edf0
 8008da8:	20004990 	.word	0x20004990

08008dac <tu_edpt_validate>:

  (void) osal_mutex_unlock(mutex);
  return ret;
}

bool tu_edpt_validate(tusb_desc_endpoint_t const* desc_ep, tusb_speed_t speed, bool is_host) {
 8008dac:	b480      	push	{r7}
 8008dae:	b08b      	sub	sp, #44	@ 0x2c
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	6078      	str	r0, [r7, #4]
 8008db4:	460b      	mov	r3, r1
 8008db6:	70fb      	strb	r3, [r7, #3]
 8008db8:	4613      	mov	r3, r2
 8008dba:	70bb      	strb	r3, [r7, #2]
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	60bb      	str	r3, [r7, #8]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_edpt_addr(uint8_t num, uint8_t dir) {
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_edpt_packet_size(tusb_desc_endpoint_t const* desc_ep) {
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 8008dc0:	68bb      	ldr	r3, [r7, #8]
 8008dc2:	889b      	ldrh	r3, [r3, #4]
 8008dc4:	b29b      	uxth	r3, r3
 8008dc6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008dca:	b29b      	uxth	r3, r3
  uint16_t const max_packet_size = tu_edpt_packet_size(desc_ep);
 8008dcc:	84fb      	strh	r3, [r7, #38]	@ 0x26
  TU_LOG2("  Open EP %02X with Size = %u\r\n", desc_ep->bEndpointAddress, max_packet_size);

  switch (desc_ep->bmAttributes.xfer) {
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	78db      	ldrb	r3, [r3, #3]
 8008dd2:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8008dd6:	b2db      	uxtb	r3, r3
 8008dd8:	2b03      	cmp	r3, #3
 8008dda:	d059      	beq.n	8008e90 <tu_edpt_validate+0xe4>
 8008ddc:	2b03      	cmp	r3, #3
 8008dde:	dc6e      	bgt.n	8008ebe <tu_edpt_validate+0x112>
 8008de0:	2b01      	cmp	r3, #1
 8008de2:	d002      	beq.n	8008dea <tu_edpt_validate+0x3e>
 8008de4:	2b02      	cmp	r3, #2
 8008de6:	d018      	beq.n	8008e1a <tu_edpt_validate+0x6e>
 8008de8:	e069      	b.n	8008ebe <tu_edpt_validate+0x112>
    case TUSB_XFER_ISOCHRONOUS: {
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 1023);
 8008dea:	78fb      	ldrb	r3, [r7, #3]
 8008dec:	2b02      	cmp	r3, #2
 8008dee:	d102      	bne.n	8008df6 <tu_edpt_validate+0x4a>
 8008df0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008df4:	e001      	b.n	8008dfa <tu_edpt_validate+0x4e>
 8008df6:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 8008dfa:	827b      	strh	r3, [r7, #18]
      TU_ASSERT(max_packet_size <= spec_size);
 8008dfc:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8008dfe:	8a7b      	ldrh	r3, [r7, #18]
 8008e00:	429a      	cmp	r2, r3
 8008e02:	d95e      	bls.n	8008ec2 <tu_edpt_validate+0x116>
 8008e04:	4b35      	ldr	r3, [pc, #212]	@ (8008edc <tu_edpt_validate+0x130>)
 8008e06:	60fb      	str	r3, [r7, #12]
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	f003 0301 	and.w	r3, r3, #1
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d000      	beq.n	8008e16 <tu_edpt_validate+0x6a>
 8008e14:	be00      	bkpt	0x0000
 8008e16:	2300      	movs	r3, #0
 8008e18:	e059      	b.n	8008ece <tu_edpt_validate+0x122>
      break;
    }

    case TUSB_XFER_BULK:
      if (speed == TUSB_SPEED_HIGH) {
 8008e1a:	78fb      	ldrb	r3, [r7, #3]
 8008e1c:	2b02      	cmp	r3, #2
 8008e1e:	d10e      	bne.n	8008e3e <tu_edpt_validate+0x92>
        // Bulk highspeed must be EXACTLY 512
        TU_ASSERT(max_packet_size == 512);
 8008e20:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008e22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e26:	d04e      	beq.n	8008ec6 <tu_edpt_validate+0x11a>
 8008e28:	4b2c      	ldr	r3, [pc, #176]	@ (8008edc <tu_edpt_validate+0x130>)
 8008e2a:	617b      	str	r3, [r7, #20]
 8008e2c:	697b      	ldr	r3, [r7, #20]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	f003 0301 	and.w	r3, r3, #1
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d000      	beq.n	8008e3a <tu_edpt_validate+0x8e>
 8008e38:	be00      	bkpt	0x0000
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	e047      	b.n	8008ece <tu_edpt_validate+0x122>
      } else {
        // Bulk fullspeed can only be 8, 16, 32, 64
        if (is_host && max_packet_size == 512) {
 8008e3e:	78bb      	ldrb	r3, [r7, #2]
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d00e      	beq.n	8008e62 <tu_edpt_validate+0xb6>
 8008e44:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008e46:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e4a:	d10a      	bne.n	8008e62 <tu_edpt_validate+0xb6>
          // HACK: while in host mode, some device incorrectly always report 512 regardless of link speed
          // overwrite descriptor to force 64
          TU_LOG1("  WARN: EP max packet size is 512 in fullspeed, force to 64\r\n");
          tusb_desc_endpoint_t* hacked_ep = (tusb_desc_endpoint_t*) (uintptr_t) desc_ep;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	61fb      	str	r3, [r7, #28]
          hacked_ep->wMaxPacketSize = tu_htole16(64);
 8008e50:	69fb      	ldr	r3, [r7, #28]
 8008e52:	2200      	movs	r2, #0
 8008e54:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008e58:	711a      	strb	r2, [r3, #4]
 8008e5a:	2200      	movs	r2, #0
 8008e5c:	715a      	strb	r2, [r3, #5]
        if (is_host && max_packet_size == 512) {
 8008e5e:	bf00      	nop
        } else {
          TU_ASSERT(max_packet_size == 8  || max_packet_size == 16 ||
                    max_packet_size == 32 || max_packet_size == 64);
        }
      }
      break;
 8008e60:	e031      	b.n	8008ec6 <tu_edpt_validate+0x11a>
          TU_ASSERT(max_packet_size == 8  || max_packet_size == 16 ||
 8008e62:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008e64:	2b08      	cmp	r3, #8
 8008e66:	d02e      	beq.n	8008ec6 <tu_edpt_validate+0x11a>
 8008e68:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008e6a:	2b10      	cmp	r3, #16
 8008e6c:	d02b      	beq.n	8008ec6 <tu_edpt_validate+0x11a>
 8008e6e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008e70:	2b20      	cmp	r3, #32
 8008e72:	d028      	beq.n	8008ec6 <tu_edpt_validate+0x11a>
 8008e74:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008e76:	2b40      	cmp	r3, #64	@ 0x40
 8008e78:	d025      	beq.n	8008ec6 <tu_edpt_validate+0x11a>
 8008e7a:	4b18      	ldr	r3, [pc, #96]	@ (8008edc <tu_edpt_validate+0x130>)
 8008e7c:	61bb      	str	r3, [r7, #24]
 8008e7e:	69bb      	ldr	r3, [r7, #24]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	f003 0301 	and.w	r3, r3, #1
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d000      	beq.n	8008e8c <tu_edpt_validate+0xe0>
 8008e8a:	be00      	bkpt	0x0000
 8008e8c:	2300      	movs	r3, #0
 8008e8e:	e01e      	b.n	8008ece <tu_edpt_validate+0x122>

    case TUSB_XFER_INTERRUPT: {
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 64);
 8008e90:	78fb      	ldrb	r3, [r7, #3]
 8008e92:	2b02      	cmp	r3, #2
 8008e94:	d102      	bne.n	8008e9c <tu_edpt_validate+0xf0>
 8008e96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008e9a:	e000      	b.n	8008e9e <tu_edpt_validate+0xf2>
 8008e9c:	2340      	movs	r3, #64	@ 0x40
 8008e9e:	84bb      	strh	r3, [r7, #36]	@ 0x24
      TU_ASSERT(max_packet_size <= spec_size);
 8008ea0:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8008ea2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008ea4:	429a      	cmp	r2, r3
 8008ea6:	d910      	bls.n	8008eca <tu_edpt_validate+0x11e>
 8008ea8:	4b0c      	ldr	r3, [pc, #48]	@ (8008edc <tu_edpt_validate+0x130>)
 8008eaa:	623b      	str	r3, [r7, #32]
 8008eac:	6a3b      	ldr	r3, [r7, #32]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	f003 0301 	and.w	r3, r3, #1
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d000      	beq.n	8008eba <tu_edpt_validate+0x10e>
 8008eb8:	be00      	bkpt	0x0000
 8008eba:	2300      	movs	r3, #0
 8008ebc:	e007      	b.n	8008ece <tu_edpt_validate+0x122>
      break;
    }

    default:
      return false;
 8008ebe:	2300      	movs	r3, #0
 8008ec0:	e005      	b.n	8008ece <tu_edpt_validate+0x122>
      break;
 8008ec2:	bf00      	nop
 8008ec4:	e002      	b.n	8008ecc <tu_edpt_validate+0x120>
      break;
 8008ec6:	bf00      	nop
 8008ec8:	e000      	b.n	8008ecc <tu_edpt_validate+0x120>
      break;
 8008eca:	bf00      	nop
  }

  return true;
 8008ecc:	2301      	movs	r3, #1
}
 8008ece:	4618      	mov	r0, r3
 8008ed0:	372c      	adds	r7, #44	@ 0x2c
 8008ed2:	46bd      	mov	sp, r7
 8008ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed8:	4770      	bx	lr
 8008eda:	bf00      	nop
 8008edc:	e000edf0 	.word	0xe000edf0

08008ee0 <tu_edpt_bind_driver>:

void tu_edpt_bind_driver(uint8_t ep2drv[][2], tusb_desc_interface_t const* desc_itf, uint16_t desc_len,
                         uint8_t driver_id) {
 8008ee0:	b480      	push	{r7}
 8008ee2:	b08d      	sub	sp, #52	@ 0x34
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	60f8      	str	r0, [r7, #12]
 8008ee8:	60b9      	str	r1, [r7, #8]
 8008eea:	4611      	mov	r1, r2
 8008eec:	461a      	mov	r2, r3
 8008eee:	460b      	mov	r3, r1
 8008ef0:	80fb      	strh	r3, [r7, #6]
 8008ef2:	4613      	mov	r3, r2
 8008ef4:	717b      	strb	r3, [r7, #5]
  uint8_t const* p_desc = (uint8_t const*) desc_itf;
 8008ef6:	68bb      	ldr	r3, [r7, #8]
 8008ef8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint8_t const* desc_end = p_desc + desc_len;
 8008efa:	88fb      	ldrh	r3, [r7, #6]
 8008efc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008efe:	4413      	add	r3, r2
 8008f00:	62bb      	str	r3, [r7, #40]	@ 0x28

  while (p_desc < desc_end) {
 8008f02:	e027      	b.n	8008f54 <tu_edpt_bind_driver+0x74>
 8008f04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f06:	623b      	str	r3, [r7, #32]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
}

// get descriptor type
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_type(void const* desc) {
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8008f08:	6a3b      	ldr	r3, [r7, #32]
 8008f0a:	3301      	adds	r3, #1
 8008f0c:	781b      	ldrb	r3, [r3, #0]
    if (TUSB_DESC_ENDPOINT == tu_desc_type(p_desc)) {
 8008f0e:	2b05      	cmp	r3, #5
 8008f10:	d116      	bne.n	8008f40 <tu_edpt_bind_driver+0x60>
      uint8_t const ep_addr = ((tusb_desc_endpoint_t const*) p_desc)->bEndpointAddress;
 8008f12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f14:	789b      	ldrb	r3, [r3, #2]
 8008f16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8008f1a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008f1e:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8008f20:	7fbb      	ldrb	r3, [r7, #30]
 8008f22:	f003 030f 	and.w	r3, r3, #15
 8008f26:	b2db      	uxtb	r3, r3
      TU_LOG(2, "  Bind EP %02x to driver id %u\r\n", ep_addr, driver_id);
      ep2drv[tu_edpt_number(ep_addr)][tu_edpt_dir(ep_addr)] = driver_id;
 8008f28:	005b      	lsls	r3, r3, #1
 8008f2a:	68fa      	ldr	r2, [r7, #12]
 8008f2c:	4413      	add	r3, r2
 8008f2e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8008f32:	77fa      	strb	r2, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8008f34:	7ffa      	ldrb	r2, [r7, #31]
 8008f36:	09d2      	lsrs	r2, r2, #7
 8008f38:	b2d2      	uxtb	r2, r2
 8008f3a:	4611      	mov	r1, r2
 8008f3c:	797a      	ldrb	r2, [r7, #5]
 8008f3e:	545a      	strb	r2, [r3, r1]
 8008f40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f42:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8008f44:	69bb      	ldr	r3, [r7, #24]
 8008f46:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8008f48:	697b      	ldr	r3, [r7, #20]
 8008f4a:	781b      	ldrb	r3, [r3, #0]
 8008f4c:	461a      	mov	r2, r3
 8008f4e:	697b      	ldr	r3, [r7, #20]
 8008f50:	4413      	add	r3, r2
    }
    p_desc = tu_desc_next(p_desc);
 8008f52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (p_desc < desc_end) {
 8008f54:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008f56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f58:	429a      	cmp	r2, r3
 8008f5a:	d3d3      	bcc.n	8008f04 <tu_edpt_bind_driver+0x24>
  }
}
 8008f5c:	bf00      	nop
 8008f5e:	bf00      	nop
 8008f60:	3734      	adds	r7, #52	@ 0x34
 8008f62:	46bd      	mov	sp, r7
 8008f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f68:	4770      	bx	lr

08008f6a <memmove>:
 8008f6a:	4288      	cmp	r0, r1
 8008f6c:	b510      	push	{r4, lr}
 8008f6e:	eb01 0402 	add.w	r4, r1, r2
 8008f72:	d902      	bls.n	8008f7a <memmove+0x10>
 8008f74:	4284      	cmp	r4, r0
 8008f76:	4623      	mov	r3, r4
 8008f78:	d807      	bhi.n	8008f8a <memmove+0x20>
 8008f7a:	1e43      	subs	r3, r0, #1
 8008f7c:	42a1      	cmp	r1, r4
 8008f7e:	d008      	beq.n	8008f92 <memmove+0x28>
 8008f80:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008f84:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008f88:	e7f8      	b.n	8008f7c <memmove+0x12>
 8008f8a:	4402      	add	r2, r0
 8008f8c:	4601      	mov	r1, r0
 8008f8e:	428a      	cmp	r2, r1
 8008f90:	d100      	bne.n	8008f94 <memmove+0x2a>
 8008f92:	bd10      	pop	{r4, pc}
 8008f94:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008f98:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008f9c:	e7f7      	b.n	8008f8e <memmove+0x24>

08008f9e <memset>:
 8008f9e:	4402      	add	r2, r0
 8008fa0:	4603      	mov	r3, r0
 8008fa2:	4293      	cmp	r3, r2
 8008fa4:	d100      	bne.n	8008fa8 <memset+0xa>
 8008fa6:	4770      	bx	lr
 8008fa8:	f803 1b01 	strb.w	r1, [r3], #1
 8008fac:	e7f9      	b.n	8008fa2 <memset+0x4>

08008fae <strstr>:
 8008fae:	780a      	ldrb	r2, [r1, #0]
 8008fb0:	b570      	push	{r4, r5, r6, lr}
 8008fb2:	b96a      	cbnz	r2, 8008fd0 <strstr+0x22>
 8008fb4:	bd70      	pop	{r4, r5, r6, pc}
 8008fb6:	429a      	cmp	r2, r3
 8008fb8:	d109      	bne.n	8008fce <strstr+0x20>
 8008fba:	460c      	mov	r4, r1
 8008fbc:	4605      	mov	r5, r0
 8008fbe:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d0f6      	beq.n	8008fb4 <strstr+0x6>
 8008fc6:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8008fca:	429e      	cmp	r6, r3
 8008fcc:	d0f7      	beq.n	8008fbe <strstr+0x10>
 8008fce:	3001      	adds	r0, #1
 8008fd0:	7803      	ldrb	r3, [r0, #0]
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d1ef      	bne.n	8008fb6 <strstr+0x8>
 8008fd6:	4618      	mov	r0, r3
 8008fd8:	e7ec      	b.n	8008fb4 <strstr+0x6>
	...

08008fdc <__libc_init_array>:
 8008fdc:	b570      	push	{r4, r5, r6, lr}
 8008fde:	4d0d      	ldr	r5, [pc, #52]	@ (8009014 <__libc_init_array+0x38>)
 8008fe0:	4c0d      	ldr	r4, [pc, #52]	@ (8009018 <__libc_init_array+0x3c>)
 8008fe2:	1b64      	subs	r4, r4, r5
 8008fe4:	10a4      	asrs	r4, r4, #2
 8008fe6:	2600      	movs	r6, #0
 8008fe8:	42a6      	cmp	r6, r4
 8008fea:	d109      	bne.n	8009000 <__libc_init_array+0x24>
 8008fec:	4d0b      	ldr	r5, [pc, #44]	@ (800901c <__libc_init_array+0x40>)
 8008fee:	4c0c      	ldr	r4, [pc, #48]	@ (8009020 <__libc_init_array+0x44>)
 8008ff0:	f000 f826 	bl	8009040 <_init>
 8008ff4:	1b64      	subs	r4, r4, r5
 8008ff6:	10a4      	asrs	r4, r4, #2
 8008ff8:	2600      	movs	r6, #0
 8008ffa:	42a6      	cmp	r6, r4
 8008ffc:	d105      	bne.n	800900a <__libc_init_array+0x2e>
 8008ffe:	bd70      	pop	{r4, r5, r6, pc}
 8009000:	f855 3b04 	ldr.w	r3, [r5], #4
 8009004:	4798      	blx	r3
 8009006:	3601      	adds	r6, #1
 8009008:	e7ee      	b.n	8008fe8 <__libc_init_array+0xc>
 800900a:	f855 3b04 	ldr.w	r3, [r5], #4
 800900e:	4798      	blx	r3
 8009010:	3601      	adds	r6, #1
 8009012:	e7f2      	b.n	8008ffa <__libc_init_array+0x1e>
 8009014:	080091c8 	.word	0x080091c8
 8009018:	080091c8 	.word	0x080091c8
 800901c:	080091c8 	.word	0x080091c8
 8009020:	080091cc 	.word	0x080091cc

08009024 <memcpy>:
 8009024:	440a      	add	r2, r1
 8009026:	4291      	cmp	r1, r2
 8009028:	f100 33ff 	add.w	r3, r0, #4294967295
 800902c:	d100      	bne.n	8009030 <memcpy+0xc>
 800902e:	4770      	bx	lr
 8009030:	b510      	push	{r4, lr}
 8009032:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009036:	f803 4f01 	strb.w	r4, [r3, #1]!
 800903a:	4291      	cmp	r1, r2
 800903c:	d1f9      	bne.n	8009032 <memcpy+0xe>
 800903e:	bd10      	pop	{r4, pc}

08009040 <_init>:
 8009040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009042:	bf00      	nop
 8009044:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009046:	bc08      	pop	{r3}
 8009048:	469e      	mov	lr, r3
 800904a:	4770      	bx	lr

0800904c <_fini>:
 800904c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800904e:	bf00      	nop
 8009050:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009052:	bc08      	pop	{r3}
 8009054:	469e      	mov	lr, r3
 8009056:	4770      	bx	lr
