# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../GP.srcs/sources_1/new/CLOCK_DIVIDER.vhd" \
"../../../../GP.srcs/sources_1/new/Matrix_Control.vhd" \
"../../../../GP.srcs/sources_1/new/UART.vhd" \
"../../../../GP.srcs/sim_1/new/Matrix_Controler_TB.vhd" \

# Do not sort compile order
nosort
