{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654038267001 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654038267008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 01 00:04:26 2022 " "Processing started: Wed Jun 01 00:04:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654038267008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038267008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_D8M_VIP -c DE10_LITE_D8M_VIP " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_D8M_VIP -c DE10_LITE_D8M_VIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038267008 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654038268064 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654038268064 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "Qsys.qsys " "Elaborating Platform Designer system entity \"Qsys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654038277654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:41 Progress: Loading DE10_LITE_D8M_VIP_16/Qsys.qsys " "2022.06.01.00:04:41 Progress: Loading DE10_LITE_D8M_VIP_16/Qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038281822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:42 Progress: Reading input file " "2022.06.01.00:04:42 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038282569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:42 Progress: Adding EEE_IMGPROC_0 \[EEE_IMGPROC 1.0\] " "2022.06.01.00:04:42 Progress: Adding EEE_IMGPROC_0 \[EEE_IMGPROC 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038282666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:44 Progress: Parameterizing module EEE_IMGPROC_0 " "2022.06.01.00:04:44 Progress: Parameterizing module EEE_IMGPROC_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038284090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:44 Progress: Adding TERASIC_AUTO_FOCUS_0 \[TERASIC_AUTO_FOCUS 1.0\] " "2022.06.01.00:04:44 Progress: Adding TERASIC_AUTO_FOCUS_0 \[TERASIC_AUTO_FOCUS 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038284092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:44 Progress: Parameterizing module TERASIC_AUTO_FOCUS_0 " "2022.06.01.00:04:44 Progress: Parameterizing module TERASIC_AUTO_FOCUS_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038284139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:44 Progress: Adding TERASIC_CAMERA_0 \[TERASIC_CAMERA 1.0\] " "2022.06.01.00:04:44 Progress: Adding TERASIC_CAMERA_0 \[TERASIC_CAMERA 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038284139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:45 Progress: Parameterizing module TERASIC_CAMERA_0 " "2022.06.01.00:04:45 Progress: Parameterizing module TERASIC_CAMERA_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038285985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:45 Progress: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\] " "2022.06.01.00:04:45 Progress: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038285986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:46 Progress: Parameterizing module alt_vip_itc_0 " "2022.06.01.00:04:46 Progress: Parameterizing module alt_vip_itc_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038286049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:46 Progress: Adding alt_vip_vfb_0 \[alt_vip_vfb 13.1\] " "2022.06.01.00:04:46 Progress: Adding alt_vip_vfb_0 \[alt_vip_vfb 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038286052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:47 Progress: Parameterizing module alt_vip_vfb_0 " "2022.06.01.00:04:47 Progress: Parameterizing module alt_vip_vfb_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038287471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:47 Progress: Adding altpll_0 \[altpll 18.1\] " "2022.06.01.00:04:47 Progress: Adding altpll_0 \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038287525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:47 Progress: Parameterizing module altpll_0 " "2022.06.01.00:04:47 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038287546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:47 Progress: Adding clk_50 \[clock_source 18.1\] " "2022.06.01.00:04:47 Progress: Adding clk_50 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038287547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:47 Progress: Parameterizing module clk_50 " "2022.06.01.00:04:47 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038287646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:47 Progress: Adding i2c_opencores_camera \[i2c_opencores 12.0\] " "2022.06.01.00:04:47 Progress: Adding i2c_opencores_camera \[i2c_opencores 12.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038287646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:47 Progress: Parameterizing module i2c_opencores_camera " "2022.06.01.00:04:47 Progress: Parameterizing module i2c_opencores_camera" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038287678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:47 Progress: Adding i2c_opencores_mipi \[i2c_opencores 12.0\] " "2022.06.01.00:04:47 Progress: Adding i2c_opencores_mipi \[i2c_opencores 12.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038287678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:47 Progress: Parameterizing module i2c_opencores_mipi " "2022.06.01.00:04:47 Progress: Parameterizing module i2c_opencores_mipi" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038287678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:47 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2022.06.01.00:04:47 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038287679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:47 Progress: Parameterizing module jtag_uart " "2022.06.01.00:04:47 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038287687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:47 Progress: Adding key \[altera_avalon_pio 18.1\] " "2022.06.01.00:04:47 Progress: Adding key \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038287688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:47 Progress: Parameterizing module key " "2022.06.01.00:04:47 Progress: Parameterizing module key" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038287697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:47 Progress: Adding led \[altera_avalon_pio 18.1\] " "2022.06.01.00:04:47 Progress: Adding led \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038287697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:47 Progress: Parameterizing module led " "2022.06.01.00:04:47 Progress: Parameterizing module led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038287698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:47 Progress: Adding mipi_pwdn_n \[altera_avalon_pio 18.1\] " "2022.06.01.00:04:47 Progress: Adding mipi_pwdn_n \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038287698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:47 Progress: Parameterizing module mipi_pwdn_n " "2022.06.01.00:04:47 Progress: Parameterizing module mipi_pwdn_n" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038287698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:47 Progress: Adding mipi_reset_n \[altera_avalon_pio 18.1\] " "2022.06.01.00:04:47 Progress: Adding mipi_reset_n \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038287698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:47 Progress: Parameterizing module mipi_reset_n " "2022.06.01.00:04:47 Progress: Parameterizing module mipi_reset_n" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038287699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:47 Progress: Adding nios2_gen2 \[altera_nios2_gen2 18.1\] " "2022.06.01.00:04:47 Progress: Adding nios2_gen2 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038287699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:47 Progress: Parameterizing module nios2_gen2 " "2022.06.01.00:04:47 Progress: Parameterizing module nios2_gen2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038287810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:47 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2022.06.01.00:04:47 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038287812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:47 Progress: Parameterizing module onchip_memory2_0 " "2022.06.01.00:04:47 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038287821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:47 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\] " "2022.06.01.00:04:47 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038287822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:47 Progress: Parameterizing module sdram " "2022.06.01.00:04:47 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038287834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:47 Progress: Adding sw \[altera_avalon_pio 18.1\] " "2022.06.01.00:04:47 Progress: Adding sw \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038287834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:47 Progress: Parameterizing module sw " "2022.06.01.00:04:47 Progress: Parameterizing module sw" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038287834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:47 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\] " "2022.06.01.00:04:47 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038287835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:47 Progress: Parameterizing module sysid_qsys " "2022.06.01.00:04:47 Progress: Parameterizing module sysid_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038287845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:47 Progress: Adding timer \[altera_avalon_timer 18.1\] " "2022.06.01.00:04:47 Progress: Adding timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038287845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:47 Progress: Parameterizing module timer " "2022.06.01.00:04:47 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038287884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:47 Progress: Adding uart_0 \[altera_avalon_uart 18.1\] " "2022.06.01.00:04:47 Progress: Adding uart_0 \[altera_avalon_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038287884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:47 Progress: Parameterizing module uart_0 " "2022.06.01.00:04:47 Progress: Parameterizing module uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038287892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:47 Progress: Building connections " "2022.06.01.00:04:47 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038287893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:47 Progress: Parameterizing connections " "2022.06.01.00:04:47 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038287922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:47 Progress: Validating " "2022.06.01.00:04:47 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038287924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.01.00:04:48 Progress: Done reading input file " "2022.06.01.00:04:48 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038288880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.alt_vip_vfb_0: The Frame Buffer will no longer be available after 16.1, please upgrade to Frame Buffer II. " "Qsys.alt_vip_vfb_0: The Frame Buffer will no longer be available after 16.1, please upgrade to Frame Buffer II." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038290286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038290286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038290286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038290287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038290287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038290287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated. " "Qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038290287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys: Generating Qsys \"Qsys\" for QUARTUS_SYNTH " "Qsys: Generating Qsys \"Qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038291037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0 " "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038294201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src14 and cmd_mux_014.sink0 " "Inserting clock-crossing logic between cmd_demux.src14 and cmd_mux_014.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038294213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5 " "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038294217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_014.src0 and rsp_mux.sink14 " "Inserting clock-crossing logic between rsp_demux_014.src0 and rsp_mux.sink14" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038294221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "EEE_IMGPROC_0: \"Qsys\" instantiated EEE_IMGPROC \"EEE_IMGPROC_0\" " "EEE_IMGPROC_0: \"Qsys\" instantiated EEE_IMGPROC \"EEE_IMGPROC_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038301308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TERASIC_AUTO_FOCUS_0: \"Qsys\" instantiated TERASIC_AUTO_FOCUS \"TERASIC_AUTO_FOCUS_0\" " "TERASIC_AUTO_FOCUS_0: \"Qsys\" instantiated TERASIC_AUTO_FOCUS \"TERASIC_AUTO_FOCUS_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038301311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "TERASIC_CAMERA_0: \"Qsys\" instantiated TERASIC_CAMERA \"TERASIC_CAMERA_0\" " "TERASIC_CAMERA_0: \"Qsys\" instantiated TERASIC_CAMERA \"TERASIC_CAMERA_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038303203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_vip_itc_0: \"Qsys\" instantiated alt_vip_itc \"alt_vip_itc_0\" " "Alt_vip_itc_0: \"Qsys\" instantiated alt_vip_itc \"alt_vip_itc_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038306934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_vip_vfb_0: \"Qsys\" instantiated alt_vip_vfb \"alt_vip_vfb_0\" " "Alt_vip_vfb_0: \"Qsys\" instantiated alt_vip_vfb \"alt_vip_vfb_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038311388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"Qsys\" instantiated altpll \"altpll_0\" " "Altpll_0: \"Qsys\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038312738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I2c_opencores_camera: \"Qsys\" instantiated i2c_opencores \"i2c_opencores_camera\" " "I2c_opencores_camera: \"Qsys\" instantiated i2c_opencores \"i2c_opencores_camera\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038312742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'Qsys_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'Qsys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038312751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec D:/quartus18/quartus/bin64/perl/bin/perl.exe -I D:/quartus18/quartus/bin64/perl/lib -I D:/quartus18/quartus/sopc_builder/bin/europa -I D:/quartus18/quartus/sopc_builder/bin/perl_lib -I D:/quartus18/quartus/sopc_builder/bin -I D:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_jtag_uart --dir=C:/Users/ALIENW~1/AppData/Local/Temp/alt9143_330571891908900285.dir/0011_jtag_uart_gen/ --quartus_dir=D:/quartus18/quartus --verilog --config=C:/Users/ALIENW~1/AppData/Local/Temp/alt9143_330571891908900285.dir/0011_jtag_uart_gen//Qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec D:/quartus18/quartus/bin64/perl/bin/perl.exe -I D:/quartus18/quartus/bin64/perl/lib -I D:/quartus18/quartus/sopc_builder/bin/europa -I D:/quartus18/quartus/sopc_builder/bin/perl_lib -I D:/quartus18/quartus/sopc_builder/bin -I D:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_jtag_uart --dir=C:/Users/ALIENW~1/AppData/Local/Temp/alt9143_330571891908900285.dir/0011_jtag_uart_gen/ --quartus_dir=D:/quartus18/quartus --verilog --config=C:/Users/ALIENW~1/AppData/Local/Temp/alt9143_330571891908900285.dir/0011_jtag_uart_gen//Qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038312751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'Qsys_jtag_uart' " "Jtag_uart: Done RTL generation for module 'Qsys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038313059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"Qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"Qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038313064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Starting RTL generation for module 'Qsys_key' " "Key: Starting RTL generation for module 'Qsys_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038313070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key:   Generation command is \[exec D:/quartus18/quartus/bin64/perl/bin/perl.exe -I D:/quartus18/quartus/bin64/perl/lib -I D:/quartus18/quartus/sopc_builder/bin/europa -I D:/quartus18/quartus/sopc_builder/bin/perl_lib -I D:/quartus18/quartus/sopc_builder/bin -I D:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_key --dir=C:/Users/ALIENW~1/AppData/Local/Temp/alt9143_330571891908900285.dir/0012_key_gen/ --quartus_dir=D:/quartus18/quartus --verilog --config=C:/Users/ALIENW~1/AppData/Local/Temp/alt9143_330571891908900285.dir/0012_key_gen//Qsys_key_component_configuration.pl  --do_build_sim=0  \] " "Key:   Generation command is \[exec D:/quartus18/quartus/bin64/perl/bin/perl.exe -I D:/quartus18/quartus/bin64/perl/lib -I D:/quartus18/quartus/sopc_builder/bin/europa -I D:/quartus18/quartus/sopc_builder/bin/perl_lib -I D:/quartus18/quartus/sopc_builder/bin -I D:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_key --dir=C:/Users/ALIENW~1/AppData/Local/Temp/alt9143_330571891908900285.dir/0012_key_gen/ --quartus_dir=D:/quartus18/quartus --verilog --config=C:/Users/ALIENW~1/AppData/Local/Temp/alt9143_330571891908900285.dir/0012_key_gen//Qsys_key_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038313070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Done RTL generation for module 'Qsys_key' " "Key: Done RTL generation for module 'Qsys_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038313312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: \"Qsys\" instantiated altera_avalon_pio \"key\" " "Key: \"Qsys\" instantiated altera_avalon_pio \"key\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038313315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Starting RTL generation for module 'Qsys_led' " "Led: Starting RTL generation for module 'Qsys_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038313322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led:   Generation command is \[exec D:/quartus18/quartus/bin64/perl/bin/perl.exe -I D:/quartus18/quartus/bin64/perl/lib -I D:/quartus18/quartus/sopc_builder/bin/europa -I D:/quartus18/quartus/sopc_builder/bin/perl_lib -I D:/quartus18/quartus/sopc_builder/bin -I D:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_led --dir=C:/Users/ALIENW~1/AppData/Local/Temp/alt9143_330571891908900285.dir/0013_led_gen/ --quartus_dir=D:/quartus18/quartus --verilog --config=C:/Users/ALIENW~1/AppData/Local/Temp/alt9143_330571891908900285.dir/0013_led_gen//Qsys_led_component_configuration.pl  --do_build_sim=0  \] " "Led:   Generation command is \[exec D:/quartus18/quartus/bin64/perl/bin/perl.exe -I D:/quartus18/quartus/bin64/perl/lib -I D:/quartus18/quartus/sopc_builder/bin/europa -I D:/quartus18/quartus/sopc_builder/bin/perl_lib -I D:/quartus18/quartus/sopc_builder/bin -I D:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_led --dir=C:/Users/ALIENW~1/AppData/Local/Temp/alt9143_330571891908900285.dir/0013_led_gen/ --quartus_dir=D:/quartus18/quartus --verilog --config=C:/Users/ALIENW~1/AppData/Local/Temp/alt9143_330571891908900285.dir/0013_led_gen//Qsys_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038313322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Done RTL generation for module 'Qsys_led' " "Led: Done RTL generation for module 'Qsys_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038313565 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: \"Qsys\" instantiated altera_avalon_pio \"led\" " "Led: \"Qsys\" instantiated altera_avalon_pio \"led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038313568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mipi_pwdn_n: Starting RTL generation for module 'Qsys_mipi_pwdn_n' " "Mipi_pwdn_n: Starting RTL generation for module 'Qsys_mipi_pwdn_n'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038313574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mipi_pwdn_n:   Generation command is \[exec D:/quartus18/quartus/bin64/perl/bin/perl.exe -I D:/quartus18/quartus/bin64/perl/lib -I D:/quartus18/quartus/sopc_builder/bin/europa -I D:/quartus18/quartus/sopc_builder/bin/perl_lib -I D:/quartus18/quartus/sopc_builder/bin -I D:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_mipi_pwdn_n --dir=C:/Users/ALIENW~1/AppData/Local/Temp/alt9143_330571891908900285.dir/0014_mipi_pwdn_n_gen/ --quartus_dir=D:/quartus18/quartus --verilog --config=C:/Users/ALIENW~1/AppData/Local/Temp/alt9143_330571891908900285.dir/0014_mipi_pwdn_n_gen//Qsys_mipi_pwdn_n_component_configuration.pl  --do_build_sim=0  \] " "Mipi_pwdn_n:   Generation command is \[exec D:/quartus18/quartus/bin64/perl/bin/perl.exe -I D:/quartus18/quartus/bin64/perl/lib -I D:/quartus18/quartus/sopc_builder/bin/europa -I D:/quartus18/quartus/sopc_builder/bin/perl_lib -I D:/quartus18/quartus/sopc_builder/bin -I D:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_mipi_pwdn_n --dir=C:/Users/ALIENW~1/AppData/Local/Temp/alt9143_330571891908900285.dir/0014_mipi_pwdn_n_gen/ --quartus_dir=D:/quartus18/quartus --verilog --config=C:/Users/ALIENW~1/AppData/Local/Temp/alt9143_330571891908900285.dir/0014_mipi_pwdn_n_gen//Qsys_mipi_pwdn_n_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038313574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mipi_pwdn_n: Done RTL generation for module 'Qsys_mipi_pwdn_n' " "Mipi_pwdn_n: Done RTL generation for module 'Qsys_mipi_pwdn_n'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038313793 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mipi_pwdn_n: \"Qsys\" instantiated altera_avalon_pio \"mipi_pwdn_n\" " "Mipi_pwdn_n: \"Qsys\" instantiated altera_avalon_pio \"mipi_pwdn_n\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038313796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2: \"Qsys\" instantiated altera_nios2_gen2 \"nios2_gen2\" " "Nios2_gen2: \"Qsys\" instantiated altera_nios2_gen2 \"nios2_gen2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038314797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'Qsys_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'Qsys_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038314804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec D:/quartus18/quartus/bin64/perl/bin/perl.exe -I D:/quartus18/quartus/bin64/perl/lib -I D:/quartus18/quartus/sopc_builder/bin/europa -I D:/quartus18/quartus/sopc_builder/bin/perl_lib -I D:/quartus18/quartus/sopc_builder/bin -I D:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_onchip_memory2_0 --dir=C:/Users/ALIENW~1/AppData/Local/Temp/alt9143_330571891908900285.dir/0015_onchip_memory2_0_gen/ --quartus_dir=D:/quartus18/quartus --verilog --config=C:/Users/ALIENW~1/AppData/Local/Temp/alt9143_330571891908900285.dir/0015_onchip_memory2_0_gen//Qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec D:/quartus18/quartus/bin64/perl/bin/perl.exe -I D:/quartus18/quartus/bin64/perl/lib -I D:/quartus18/quartus/sopc_builder/bin/europa -I D:/quartus18/quartus/sopc_builder/bin/perl_lib -I D:/quartus18/quartus/sopc_builder/bin -I D:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_onchip_memory2_0 --dir=C:/Users/ALIENW~1/AppData/Local/Temp/alt9143_330571891908900285.dir/0015_onchip_memory2_0_gen/ --quartus_dir=D:/quartus18/quartus --verilog --config=C:/Users/ALIENW~1/AppData/Local/Temp/alt9143_330571891908900285.dir/0015_onchip_memory2_0_gen//Qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038314804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'Qsys_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'Qsys_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038315045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"Qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"Qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038315049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'Qsys_sdram' " "Sdram: Starting RTL generation for module 'Qsys_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038315056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec D:/quartus18/quartus/bin64/perl/bin/perl.exe -I D:/quartus18/quartus/bin64/perl/lib -I D:/quartus18/quartus/sopc_builder/bin/europa -I D:/quartus18/quartus/sopc_builder/bin/perl_lib -I D:/quartus18/quartus/sopc_builder/bin -I D:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Qsys_sdram --dir=C:/Users/ALIENW~1/AppData/Local/Temp/alt9143_330571891908900285.dir/0016_sdram_gen/ --quartus_dir=D:/quartus18/quartus --verilog --config=C:/Users/ALIENW~1/AppData/Local/Temp/alt9143_330571891908900285.dir/0016_sdram_gen//Qsys_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec D:/quartus18/quartus/bin64/perl/bin/perl.exe -I D:/quartus18/quartus/bin64/perl/lib -I D:/quartus18/quartus/sopc_builder/bin/europa -I D:/quartus18/quartus/sopc_builder/bin/perl_lib -I D:/quartus18/quartus/sopc_builder/bin -I D:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Qsys_sdram --dir=C:/Users/ALIENW~1/AppData/Local/Temp/alt9143_330571891908900285.dir/0016_sdram_gen/ --quartus_dir=D:/quartus18/quartus --verilog --config=C:/Users/ALIENW~1/AppData/Local/Temp/alt9143_330571891908900285.dir/0016_sdram_gen//Qsys_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038315056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'Qsys_sdram' " "Sdram: Done RTL generation for module 'Qsys_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038315489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"Qsys\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"Qsys\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038315493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: Starting RTL generation for module 'Qsys_sw' " "Sw: Starting RTL generation for module 'Qsys_sw'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038315500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw:   Generation command is \[exec D:/quartus18/quartus/bin64/perl/bin/perl.exe -I D:/quartus18/quartus/bin64/perl/lib -I D:/quartus18/quartus/sopc_builder/bin/europa -I D:/quartus18/quartus/sopc_builder/bin/perl_lib -I D:/quartus18/quartus/sopc_builder/bin -I D:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_sw --dir=C:/Users/ALIENW~1/AppData/Local/Temp/alt9143_330571891908900285.dir/0017_sw_gen/ --quartus_dir=D:/quartus18/quartus --verilog --config=C:/Users/ALIENW~1/AppData/Local/Temp/alt9143_330571891908900285.dir/0017_sw_gen//Qsys_sw_component_configuration.pl  --do_build_sim=0  \] " "Sw:   Generation command is \[exec D:/quartus18/quartus/bin64/perl/bin/perl.exe -I D:/quartus18/quartus/bin64/perl/lib -I D:/quartus18/quartus/sopc_builder/bin/europa -I D:/quartus18/quartus/sopc_builder/bin/perl_lib -I D:/quartus18/quartus/sopc_builder/bin -I D:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_sw --dir=C:/Users/ALIENW~1/AppData/Local/Temp/alt9143_330571891908900285.dir/0017_sw_gen/ --quartus_dir=D:/quartus18/quartus --verilog --config=C:/Users/ALIENW~1/AppData/Local/Temp/alt9143_330571891908900285.dir/0017_sw_gen//Qsys_sw_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038315500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: Done RTL generation for module 'Qsys_sw' " "Sw: Done RTL generation for module 'Qsys_sw'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038315725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: \"Qsys\" instantiated altera_avalon_pio \"sw\" " "Sw: \"Qsys\" instantiated altera_avalon_pio \"sw\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038315734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys: \"Qsys\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\" " "Sysid_qsys: \"Qsys\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038315740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Starting RTL generation for module 'Qsys_timer' " "Timer: Starting RTL generation for module 'Qsys_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038315744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer:   Generation command is \[exec D:/Quartus18/quartus/bin64//perl/bin/perl.exe -I D:/Quartus18/quartus/bin64//perl/lib -I D:/quartus18/quartus/sopc_builder/bin/europa -I D:/quartus18/quartus/sopc_builder/bin/perl_lib -I D:/quartus18/quartus/sopc_builder/bin -I D:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Qsys_timer --dir=C:/Users/ALIENW~1/AppData/Local/Temp/alt9143_330571891908900285.dir/0019_timer_gen/ --quartus_dir=D:/quartus18/quartus --verilog --config=C:/Users/ALIENW~1/AppData/Local/Temp/alt9143_330571891908900285.dir/0019_timer_gen//Qsys_timer_component_configuration.pl  --do_build_sim=0  \] " "Timer:   Generation command is \[exec D:/Quartus18/quartus/bin64//perl/bin/perl.exe -I D:/Quartus18/quartus/bin64//perl/lib -I D:/quartus18/quartus/sopc_builder/bin/europa -I D:/quartus18/quartus/sopc_builder/bin/perl_lib -I D:/quartus18/quartus/sopc_builder/bin -I D:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Qsys_timer --dir=C:/Users/ALIENW~1/AppData/Local/Temp/alt9143_330571891908900285.dir/0019_timer_gen/ --quartus_dir=D:/quartus18/quartus --verilog --config=C:/Users/ALIENW~1/AppData/Local/Temp/alt9143_330571891908900285.dir/0019_timer_gen//Qsys_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038315744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Done RTL generation for module 'Qsys_timer' " "Timer: Done RTL generation for module 'Qsys_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038316023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: \"Qsys\" instantiated altera_avalon_timer \"timer\" " "Timer: \"Qsys\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038316027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Starting RTL generation for module 'Qsys_uart_0' " "Uart_0: Starting RTL generation for module 'Qsys_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038316033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0:   Generation command is \[exec D:/quartus18/quartus/bin64/perl/bin/perl.exe -I D:/quartus18/quartus/bin64/perl/lib -I D:/quartus18/quartus/sopc_builder/bin/europa -I D:/quartus18/quartus/sopc_builder/bin/perl_lib -I D:/quartus18/quartus/sopc_builder/bin -I D:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=Qsys_uart_0 --dir=C:/Users/ALIENW~1/AppData/Local/Temp/alt9143_330571891908900285.dir/0020_uart_0_gen/ --quartus_dir=D:/quartus18/quartus --verilog --config=C:/Users/ALIENW~1/AppData/Local/Temp/alt9143_330571891908900285.dir/0020_uart_0_gen//Qsys_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Uart_0:   Generation command is \[exec D:/quartus18/quartus/bin64/perl/bin/perl.exe -I D:/quartus18/quartus/bin64/perl/lib -I D:/quartus18/quartus/sopc_builder/bin/europa -I D:/quartus18/quartus/sopc_builder/bin/perl_lib -I D:/quartus18/quartus/sopc_builder/bin -I D:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=Qsys_uart_0 --dir=C:/Users/ALIENW~1/AppData/Local/Temp/alt9143_330571891908900285.dir/0020_uart_0_gen/ --quartus_dir=D:/quartus18/quartus --verilog --config=C:/Users/ALIENW~1/AppData/Local/Temp/alt9143_330571891908900285.dir/0020_uart_0_gen//Qsys_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038316033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Done RTL generation for module 'Qsys_uart_0' " "Uart_0: Done RTL generation for module 'Qsys_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038316442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: \"Qsys\" instantiated altera_avalon_uart \"uart_0\" " "Uart_0: \"Qsys\" instantiated altera_avalon_uart \"uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038316446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038326946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038327462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038327968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038328474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038328992 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038329502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038330007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038330521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038331031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038331543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038332049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038332559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038333062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038333582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038334090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038334603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"Qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"Qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038343475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038346016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"Qsys\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"Qsys\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038347078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"Qsys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"Qsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038347082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"Qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"Qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038347087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vfb_writer_packet_write_address_au_l_muxinst: \"alt_vip_vfb_0\" instantiated alt_cusp_muxbin2 \"vfb_writer_packet_write_address_au_l_muxinst\" " "Vfb_writer_packet_write_address_au_l_muxinst: \"alt_vip_vfb_0\" instantiated alt_cusp_muxbin2 \"vfb_writer_packet_write_address_au_l_muxinst\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038347090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vfb_writer_packet_write_address_au: \"alt_vip_vfb_0\" instantiated alt_au \"vfb_writer_packet_write_address_au\" " "Vfb_writer_packet_write_address_au: \"alt_vip_vfb_0\" instantiated alt_au \"vfb_writer_packet_write_address_au\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038347092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vfb_writer_overflow_flag_reg: \"alt_vip_vfb_0\" instantiated alt_reg \"vfb_writer_overflow_flag_reg\" " "Vfb_writer_overflow_flag_reg: \"alt_vip_vfb_0\" instantiated alt_reg \"vfb_writer_overflow_flag_reg\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038347095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd " "Reusing file D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038347097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vfb_writer_length_counter_au_enable_muxinst: \"alt_vip_vfb_0\" instantiated alt_cusp_muxhot16 \"vfb_writer_length_counter_au_enable_muxinst\" " "Vfb_writer_length_counter_au_enable_muxinst: \"alt_vip_vfb_0\" instantiated alt_cusp_muxhot16 \"vfb_writer_length_counter_au_enable_muxinst\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038347098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Din: \"alt_vip_vfb_0\" instantiated alt_avalon_st_input \"din\" " "Din: \"alt_vip_vfb_0\" instantiated alt_avalon_st_input \"din\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038347100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd " "Reusing file D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038347101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dout: \"alt_vip_vfb_0\" instantiated alt_avalon_st_output \"dout\" " "Dout: \"alt_vip_vfb_0\" instantiated alt_avalon_st_output \"dout\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038347103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd " "Reusing file D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038347104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Read_master: \"alt_vip_vfb_0\" instantiated alt_avalon_mm_bursting_master_fifo \"read_master\" " "Read_master: \"alt_vip_vfb_0\" instantiated alt_avalon_mm_bursting_master_fifo \"read_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038347108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd " "Reusing file D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038347109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Read_master_pull: \"alt_vip_vfb_0\" instantiated alt_cusp_pulling_width_adapter \"read_master_pull\" " "Read_master_pull: \"alt_vip_vfb_0\" instantiated alt_cusp_pulling_width_adapter \"read_master_pull\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038347115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd " "Reusing file D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038347115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Write_master_push: \"alt_vip_vfb_0\" instantiated alt_cusp_pushing_width_adapter \"write_master_push\" " "Write_master_push: \"alt_vip_vfb_0\" instantiated alt_cusp_pushing_width_adapter \"write_master_push\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038347117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd " "Reusing file D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038347117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pc0: \"alt_vip_vfb_0\" instantiated alt_pc \"pc0\" " "Pc0: \"alt_vip_vfb_0\" instantiated alt_pc \"pc0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038347120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd " "Reusing file D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038347120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fu_id_4494_line325_93: \"alt_vip_vfb_0\" instantiated alt_cmp \"fu_id_4494_line325_93\" " "Fu_id_4494_line325_93: \"alt_vip_vfb_0\" instantiated alt_cmp \"fu_id_4494_line325_93\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038347122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd " "Reusing file D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038347123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clocksource: \"alt_vip_vfb_0\" instantiated alt_cusp_testbench_clock \"clocksource\" " "Clocksource: \"alt_vip_vfb_0\" instantiated alt_cusp_testbench_clock \"clocksource\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038347125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd " "Reusing file D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_cusp181_package.vhd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038347141 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'Qsys_nios2_gen2_cpu' " "Cpu: Starting RTL generation for module 'Qsys_nios2_gen2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038347159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec D:/Quartus18/quartus/bin64//eperlcmd.exe -I D:/Quartus18/quartus/bin64//perl/lib -I D:/quartus18/quartus/sopc_builder/bin/europa -I D:/quartus18/quartus/sopc_builder/bin/perl_lib -I D:/quartus18/quartus/sopc_builder/bin -I D:/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Qsys_nios2_gen2_cpu --dir=C:/Users/ALIENW~1/AppData/Local/Temp/alt9143_330571891908900285.dir/0023_cpu_gen/ --quartus_bindir=D:/Quartus18/quartus/bin64/ --verilog --config=C:/Users/ALIENW~1/AppData/Local/Temp/alt9143_330571891908900285.dir/0023_cpu_gen//Qsys_nios2_gen2_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec D:/Quartus18/quartus/bin64//eperlcmd.exe -I D:/Quartus18/quartus/bin64//perl/lib -I D:/quartus18/quartus/sopc_builder/bin/europa -I D:/quartus18/quartus/sopc_builder/bin/perl_lib -I D:/quartus18/quartus/sopc_builder/bin -I D:/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/quartus18/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Qsys_nios2_gen2_cpu --dir=C:/Users/ALIENW~1/AppData/Local/Temp/alt9143_330571891908900285.dir/0023_cpu_gen/ --quartus_bindir=D:/Quartus18/quartus/bin64/ --verilog --config=C:/Users/ALIENW~1/AppData/Local/Temp/alt9143_330571891908900285.dir/0023_cpu_gen//Qsys_nios2_gen2_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038347159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 00:05:47 (*) Starting Nios II generation " "Cpu: # 2022.06.01 00:05:47 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 00:05:47 (*)   Checking for plaintext license. " "Cpu: # 2022.06.01 00:05:47 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 00:05:48 (*)   Couldn't query license setup in Quartus directory D:/Quartus18/quartus/bin64/ " "Cpu: # 2022.06.01 00:05:48 (*)   Couldn't query license setup in Quartus directory D:/Quartus18/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 00:05:48 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.06.01 00:05:48 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 00:05:48 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2022.06.01 00:05:48 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 00:05:48 (*)   Plaintext license not found. " "Cpu: # 2022.06.01 00:05:48 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 00:05:48 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2022.06.01 00:05:48 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 00:05:49 (*)   Couldn't query license setup in Quartus directory D:/Quartus18/quartus/bin64/ " "Cpu: # 2022.06.01 00:05:49 (*)   Couldn't query license setup in Quartus directory D:/Quartus18/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 00:05:49 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.06.01 00:05:49 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 00:05:49 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2022.06.01 00:05:49 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 00:05:49 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2022.06.01 00:05:49 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 00:05:49 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.06.01 00:05:49 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 00:05:49 (*)   Creating all objects for CPU " "Cpu: # 2022.06.01 00:05:49 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 00:05:49 (*)     Testbench " "Cpu: # 2022.06.01 00:05:49 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 00:05:49 (*)     Instruction decoding " "Cpu: # 2022.06.01 00:05:49 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 00:05:49 (*)       Instruction fields " "Cpu: # 2022.06.01 00:05:49 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 00:05:49 (*)       Instruction decodes " "Cpu: # 2022.06.01 00:05:49 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 00:05:49 (*)       Signals for RTL simulation waveforms " "Cpu: # 2022.06.01 00:05:49 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 00:05:49 (*)       Instruction controls " "Cpu: # 2022.06.01 00:05:49 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 00:05:49 (*)     Pipeline frontend " "Cpu: # 2022.06.01 00:05:49 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 00:05:49 (*)     Pipeline backend " "Cpu: # 2022.06.01 00:05:49 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 00:05:51 (*)   Generating RTL from CPU objects " "Cpu: # 2022.06.01 00:05:51 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 00:05:53 (*)   Creating encrypted RTL " "Cpu: # 2022.06.01 00:05:53 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.06.01 00:05:54 (*) Done Nios II generation " "Cpu: # 2022.06.01 00:05:54 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'Qsys_nios2_gen2_cpu' " "Cpu: Done RTL generation for module 'Qsys_nios2_gen2_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_data_master_translator\" " "Nios2_gen2_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_data_master_agent\" " "Nios2_gen2_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_data_master_limiter\" " "Nios2_gen2_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\" " "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\" " "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\" " "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038354229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038355249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038355260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038355271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_1\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_1\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038355279 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038355284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038355287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038355297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038355298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038355302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038355312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038355314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_1\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_1\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038355318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038355319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038355320 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038356318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038356324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038356329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Qsys: Done \"Qsys\" with 68 modules, 143 files " "Qsys: Done \"Qsys\" with 68 modules, 143 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038356330 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "Qsys.qsys " "Finished elaborating Platform Designer system entity \"Qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654038357596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/eee_imgproc/distance_cal.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/eee_imgproc/distance_cal.v" { { "Info" "ISGN_ENTITY_NAME" "1 distance_cal " "Found entity 1: distance_cal" {  } { { "ip/EEE_IMGPROC/distance_cal.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/distance_cal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038358411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038358411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpsmonitor.v 1 1 " "Found 1 design units, including 1 entities, in source file fpsmonitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 FpsMonitor " "Found entity 1: FpsMonitor" {  } { { "FpsMonitor.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/FpsMonitor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038358422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038358422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/eee_imgproc/stream_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/eee_imgproc/stream_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 STREAM_REG " "Found entity 1: STREAM_REG" {  } { { "ip/EEE_IMGPROC/STREAM_REG.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/STREAM_REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038358435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038358435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_d8m_vip.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_d8m_vip.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_D8M_VIP " "Found entity 1: DE10_LITE_D8M_VIP" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038358446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038358446 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "STREAM_REG_TEST.v(14) " "Verilog HDL information at STREAM_REG_TEST.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "ip/EEE_IMGPROC/STREAM_REG_TEST.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/STREAM_REG_TEST.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654038358452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/eee_imgproc/stream_reg_test.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/eee_imgproc/stream_reg_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 STREAM_REG_TEST " "Found entity 1: STREAM_REG_TEST" {  } { { "ip/EEE_IMGPROC/STREAM_REG_TEST.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/STREAM_REG_TEST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038358458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038358458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/eee_imgproc/msg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/eee_imgproc/msg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSG_FIFO " "Found entity 1: MSG_FIFO" {  } { { "ip/EEE_IMGPROC/MSG_FIFO.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/MSG_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038358470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038358470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/eee_imgproc/eee_imgproc.v 4 4 " "Found 4 design units, including 4 entities, in source file ip/eee_imgproc/eee_imgproc.v" { { "Info" "ISGN_ENTITY_NAME" "1 EEE_IMGPROC " "Found entity 1: EEE_IMGPROC" {  } { { "ip/EEE_IMGPROC/EEE_IMGPROC.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/EEE_IMGPROC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038358501 ""} { "Info" "ISGN_ENTITY_NAME" "2 L_abs " "Found entity 2: L_abs" {  } { { "ip/EEE_IMGPROC/EEE_IMGPROC.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/EEE_IMGPROC.v" 1110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038358501 ""} { "Info" "ISGN_ENTITY_NAME" "3 comparator " "Found entity 3: comparator" {  } { { "ip/EEE_IMGPROC/EEE_IMGPROC.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/EEE_IMGPROC.v" 1124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038358501 ""} { "Info" "ISGN_ENTITY_NAME" "4 Median " "Found entity 4: Median" {  } { { "ip/EEE_IMGPROC/EEE_IMGPROC.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/EEE_IMGPROC.v" 1143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038358501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038358501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys " "Found entity 1: Qsys" {  } { { "db/ip/qsys/qsys.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038358508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038358508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/bayer2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/bayer2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bayer2RGB " "Found entity 1: Bayer2RGB" {  } { { "db/ip/qsys/submodules/bayer2rgb.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/bayer2rgb.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038358513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038358513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/bayer_linebuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/bayer_linebuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bayer_LineBuffer " "Found entity 1: Bayer_LineBuffer" {  } { { "db/ip/qsys/submodules/bayer_linebuffer.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/bayer_linebuffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038358518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038358518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/camera_bayer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/camera_bayer.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAMERA_Bayer " "Found entity 1: CAMERA_Bayer" {  } { { "db/ip/qsys/submodules/camera_bayer.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/camera_bayer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038358524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038358524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/camera_rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/camera_rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAMERA_RGB " "Found entity 1: CAMERA_RGB" {  } { { "db/ip/qsys/submodules/camera_rgb.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/camera_rgb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038358530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038358530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/eee_imgproc.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/qsys/submodules/eee_imgproc.v" { { "Info" "ISGN_ENTITY_NAME" "1 EEE_IMGPROC " "Found entity 1: EEE_IMGPROC" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038358544 ""} { "Info" "ISGN_ENTITY_NAME" "2 L_abs " "Found entity 2: L_abs" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 1110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038358544 ""} { "Info" "ISGN_ENTITY_NAME" "3 comparator " "Found entity 3: comparator" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 1124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038358544 ""} { "Info" "ISGN_ENTITY_NAME" "4 Median " "Found entity 4: Median" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 1143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038358544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038358544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/f_vcm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/f_vcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 F_VCM " "Found entity 1: F_VCM" {  } { { "db/ip/qsys/submodules/f_vcm.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/f_vcm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038358550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038358550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/i2c_vcm_config.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/i2c_vcm_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_VCM_Config " "Found entity 1: I2C_VCM_Config" {  } { { "db/ip/qsys/submodules/i2c_vcm_config.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_vcm_config.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038358555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038358555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/i2c_vcm_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/i2c_vcm_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_VCM_Controller " "Found entity 1: I2C_VCM_Controller" {  } { { "db/ip/qsys/submodules/i2c_vcm_controller.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_vcm_controller.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038358560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038358560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qsys_alt_vip_vfb_0-rtl " "Found design unit 1: Qsys_alt_vip_vfb_0-rtl" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359567 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qsys_alt_vip_vfb_0 " "Found entity 1: Qsys_alt_vip_vfb_0" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038359567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_alt_vip_vfb_0_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_alt_vip_vfb_0_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qsys_alt_vip_vfb_0_tb-rtl " "Found design unit 1: Qsys_alt_vip_vfb_0_tb-rtl" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0_tb.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359571 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qsys_alt_vip_vfb_0_tb " "Found entity 1: Qsys_alt_vip_vfb_0_tb" {  } { { "db/ip/qsys/submodules/qsys_alt_vip_vfb_0_tb.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_alt_vip_vfb_0_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038359571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/qsys/submodules/qsys_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_altpll_0_dffpipe_l2c " "Found entity 1: Qsys_altpll_0_dffpipe_l2c" {  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359580 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_altpll_0_stdsync_sv6 " "Found entity 2: Qsys_altpll_0_stdsync_sv6" {  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359580 ""} { "Info" "ISGN_ENTITY_NAME" "3 Qsys_altpll_0_altpll_u3t2 " "Found entity 3: Qsys_altpll_0_altpll_u3t2" {  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359580 ""} { "Info" "ISGN_ENTITY_NAME" "4 Qsys_altpll_0 " "Found entity 4: Qsys_altpll_0" {  } { { "db/ip/qsys/submodules/qsys_altpll_0.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_altpll_0.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038359580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_irq_mapper " "Found entity 1: Qsys_irq_mapper" {  } { { "db/ip/qsys/submodules/qsys_irq_mapper.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038359585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/qsys/submodules/qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_jtag_uart_sim_scfifo_w " "Found entity 1: Qsys_jtag_uart_sim_scfifo_w" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359596 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_jtag_uart_scfifo_w " "Found entity 2: Qsys_jtag_uart_scfifo_w" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359596 ""} { "Info" "ISGN_ENTITY_NAME" "3 Qsys_jtag_uart_sim_scfifo_r " "Found entity 3: Qsys_jtag_uart_sim_scfifo_r" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359596 ""} { "Info" "ISGN_ENTITY_NAME" "4 Qsys_jtag_uart_scfifo_r " "Found entity 4: Qsys_jtag_uart_scfifo_r" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359596 ""} { "Info" "ISGN_ENTITY_NAME" "5 Qsys_jtag_uart " "Found entity 5: Qsys_jtag_uart" {  } { { "db/ip/qsys/submodules/qsys_jtag_uart.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038359596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_key " "Found entity 1: Qsys_key" {  } { { "db/ip/qsys/submodules/qsys_key.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038359601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_led " "Found entity 1: Qsys_led" {  } { { "db/ip/qsys/submodules/qsys_led.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038359607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mipi_pwdn_n.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mipi_pwdn_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mipi_pwdn_n " "Found entity 1: Qsys_mipi_pwdn_n" {  } { { "db/ip/qsys/submodules/qsys_mipi_pwdn_n.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mipi_pwdn_n.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038359612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0 " "Found entity 1: Qsys_mm_interconnect_0" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038359629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038359635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038359640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_cmd_demux " "Found entity 1: Qsys_mm_interconnect_0_cmd_demux" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038359645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Qsys_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038359650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_cmd_mux " "Found entity 1: Qsys_mm_interconnect_0_cmd_mux" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038359655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_cmd_mux_004 " "Found entity 1: Qsys_mm_interconnect_0_cmd_mux_004" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_004.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038359660 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654038359663 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654038359664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_router_default_decode " "Found entity 1: Qsys_mm_interconnect_0_router_default_decode" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359668 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_0_router " "Found entity 2: Qsys_mm_interconnect_0_router" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038359668 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654038359671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654038359671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: Qsys_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359676 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_0_router_001 " "Found entity 2: Qsys_mm_interconnect_0_router_001" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038359676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654038359678 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654038359679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: Qsys_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359683 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_0_router_002 " "Found entity 2: Qsys_mm_interconnect_0_router_002" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038359683 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654038359685 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654038359686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_router_006_default_decode " "Found entity 1: Qsys_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359690 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_0_router_006 " "Found entity 2: Qsys_mm_interconnect_0_router_006" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038359690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_rsp_demux " "Found entity 1: Qsys_mm_interconnect_0_rsp_demux" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038359695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_rsp_demux_004 " "Found entity 1: Qsys_mm_interconnect_0_rsp_demux_004" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_004.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038359700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_rsp_demux_005 " "Found entity 1: Qsys_mm_interconnect_0_rsp_demux_005" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_005.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038359705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_rsp_mux " "Found entity 1: Qsys_mm_interconnect_0_rsp_mux" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038359711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Qsys_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038359717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1 " "Found entity 1: Qsys_mm_interconnect_1" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038359724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_avalon_st_adapter " "Found entity 1: Qsys_mm_interconnect_1_avalon_st_adapter" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038359730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: Qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038359735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_cmd_demux " "Found entity 1: Qsys_mm_interconnect_1_cmd_demux" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038359741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_cmd_mux " "Found entity 1: Qsys_mm_interconnect_1_cmd_mux" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038359746 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654038359749 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654038359750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_router_default_decode " "Found entity 1: Qsys_mm_interconnect_1_router_default_decode" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359755 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_1_router " "Found entity 2: Qsys_mm_interconnect_1_router" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038359755 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at qsys_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654038359757 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at qsys_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654038359758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_router_002_default_decode " "Found entity 1: Qsys_mm_interconnect_1_router_002_default_decode" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359763 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_1_router_002 " "Found entity 2: Qsys_mm_interconnect_1_router_002" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038359763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_rsp_demux " "Found entity 1: Qsys_mm_interconnect_1_rsp_demux" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038359768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_rsp_mux " "Found entity 1: Qsys_mm_interconnect_1_rsp_mux" {  } { { "db/ip/qsys/submodules/qsys_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038359774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_gen2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2 " "Found entity 1: Qsys_nios2_gen2" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038359779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038359779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_cpu_ic_data_module " "Found entity 1: Qsys_nios2_gen2_cpu_ic_data_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360500 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_nios2_gen2_cpu_ic_tag_module " "Found entity 2: Qsys_nios2_gen2_cpu_ic_tag_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360500 ""} { "Info" "ISGN_ENTITY_NAME" "3 Qsys_nios2_gen2_cpu_bht_module " "Found entity 3: Qsys_nios2_gen2_cpu_bht_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360500 ""} { "Info" "ISGN_ENTITY_NAME" "4 Qsys_nios2_gen2_cpu_register_bank_a_module " "Found entity 4: Qsys_nios2_gen2_cpu_register_bank_a_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360500 ""} { "Info" "ISGN_ENTITY_NAME" "5 Qsys_nios2_gen2_cpu_register_bank_b_module " "Found entity 5: Qsys_nios2_gen2_cpu_register_bank_b_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360500 ""} { "Info" "ISGN_ENTITY_NAME" "6 Qsys_nios2_gen2_cpu_dc_tag_module " "Found entity 6: Qsys_nios2_gen2_cpu_dc_tag_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360500 ""} { "Info" "ISGN_ENTITY_NAME" "7 Qsys_nios2_gen2_cpu_dc_data_module " "Found entity 7: Qsys_nios2_gen2_cpu_dc_data_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360500 ""} { "Info" "ISGN_ENTITY_NAME" "8 Qsys_nios2_gen2_cpu_dc_victim_module " "Found entity 8: Qsys_nios2_gen2_cpu_dc_victim_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360500 ""} { "Info" "ISGN_ENTITY_NAME" "9 Qsys_nios2_gen2_cpu_nios2_oci_debug " "Found entity 9: Qsys_nios2_gen2_cpu_nios2_oci_debug" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360500 ""} { "Info" "ISGN_ENTITY_NAME" "10 Qsys_nios2_gen2_cpu_nios2_oci_break " "Found entity 10: Qsys_nios2_gen2_cpu_nios2_oci_break" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360500 ""} { "Info" "ISGN_ENTITY_NAME" "11 Qsys_nios2_gen2_cpu_nios2_oci_xbrk " "Found entity 11: Qsys_nios2_gen2_cpu_nios2_oci_xbrk" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360500 ""} { "Info" "ISGN_ENTITY_NAME" "12 Qsys_nios2_gen2_cpu_nios2_oci_dbrk " "Found entity 12: Qsys_nios2_gen2_cpu_nios2_oci_dbrk" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360500 ""} { "Info" "ISGN_ENTITY_NAME" "13 Qsys_nios2_gen2_cpu_nios2_oci_itrace " "Found entity 13: Qsys_nios2_gen2_cpu_nios2_oci_itrace" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360500 ""} { "Info" "ISGN_ENTITY_NAME" "14 Qsys_nios2_gen2_cpu_nios2_oci_td_mode " "Found entity 14: Qsys_nios2_gen2_cpu_nios2_oci_td_mode" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360500 ""} { "Info" "ISGN_ENTITY_NAME" "15 Qsys_nios2_gen2_cpu_nios2_oci_dtrace " "Found entity 15: Qsys_nios2_gen2_cpu_nios2_oci_dtrace" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360500 ""} { "Info" "ISGN_ENTITY_NAME" "16 Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: Qsys_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360500 ""} { "Info" "ISGN_ENTITY_NAME" "17 Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: Qsys_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360500 ""} { "Info" "ISGN_ENTITY_NAME" "18 Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: Qsys_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360500 ""} { "Info" "ISGN_ENTITY_NAME" "19 Qsys_nios2_gen2_cpu_nios2_oci_fifo " "Found entity 19: Qsys_nios2_gen2_cpu_nios2_oci_fifo" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360500 ""} { "Info" "ISGN_ENTITY_NAME" "20 Qsys_nios2_gen2_cpu_nios2_oci_pib " "Found entity 20: Qsys_nios2_gen2_cpu_nios2_oci_pib" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360500 ""} { "Info" "ISGN_ENTITY_NAME" "21 Qsys_nios2_gen2_cpu_nios2_oci_im " "Found entity 21: Qsys_nios2_gen2_cpu_nios2_oci_im" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360500 ""} { "Info" "ISGN_ENTITY_NAME" "22 Qsys_nios2_gen2_cpu_nios2_performance_monitors " "Found entity 22: Qsys_nios2_gen2_cpu_nios2_performance_monitors" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360500 ""} { "Info" "ISGN_ENTITY_NAME" "23 Qsys_nios2_gen2_cpu_nios2_avalon_reg " "Found entity 23: Qsys_nios2_gen2_cpu_nios2_avalon_reg" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360500 ""} { "Info" "ISGN_ENTITY_NAME" "24 Qsys_nios2_gen2_cpu_ociram_sp_ram_module " "Found entity 24: Qsys_nios2_gen2_cpu_ociram_sp_ram_module" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360500 ""} { "Info" "ISGN_ENTITY_NAME" "25 Qsys_nios2_gen2_cpu_nios2_ocimem " "Found entity 25: Qsys_nios2_gen2_cpu_nios2_ocimem" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360500 ""} { "Info" "ISGN_ENTITY_NAME" "26 Qsys_nios2_gen2_cpu_nios2_oci " "Found entity 26: Qsys_nios2_gen2_cpu_nios2_oci" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360500 ""} { "Info" "ISGN_ENTITY_NAME" "27 Qsys_nios2_gen2_cpu " "Found entity 27: Qsys_nios2_gen2_cpu" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_cpu_debug_slave_sysclk " "Found entity 1: Qsys_nios2_gen2_cpu_debug_slave_sysclk" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_sysclk.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_cpu_debug_slave_tck " "Found entity 1: Qsys_nios2_gen2_cpu_debug_slave_tck" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_tck.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_cpu_debug_slave_wrapper " "Found entity 1: Qsys_nios2_gen2_cpu_debug_slave_wrapper" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_gen2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_cpu_mult_cell " "Found entity 1: Qsys_nios2_gen2_cpu_mult_cell" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu_mult_cell.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_nios2_gen2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_nios2_gen2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_cpu_test_bench " "Found entity 1: Qsys_nios2_gen2_cpu_test_bench" {  } { { "db/ip/qsys/submodules/qsys_nios2_gen2_cpu_test_bench.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_nios2_gen2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_onchip_memory2_0 " "Found entity 1: Qsys_onchip_memory2_0" {  } { { "db/ip/qsys/submodules/qsys_onchip_memory2_0.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_sdram_input_efifo_module " "Found entity 1: Qsys_sdram_input_efifo_module" {  } { { "db/ip/qsys/submodules/qsys_sdram.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360558 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_sdram " "Found entity 2: Qsys_sdram" {  } { { "db/ip/qsys/submodules/qsys_sdram.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360558 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "qsys_sdram_test_component.v(236) " "Verilog HDL warning at qsys_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "db/ip/qsys/submodules/qsys_sdram_test_component.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654038360562 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "qsys_sdram_test_component.v(237) " "Verilog HDL warning at qsys_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "db/ip/qsys/submodules/qsys_sdram_test_component.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654038360563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/qsys_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_sdram_test_component_ram_module " "Found entity 1: Qsys_sdram_test_component_ram_module" {  } { { "db/ip/qsys/submodules/qsys_sdram_test_component.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360569 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_sdram_test_component " "Found entity 2: Qsys_sdram_test_component" {  } { { "db/ip/qsys/submodules/qsys_sdram_test_component.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_sw " "Found entity 1: Qsys_sw" {  } { { "db/ip/qsys/submodules/qsys_sw.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_sysid_qsys " "Found entity 1: Qsys_sysid_qsys" {  } { { "db/ip/qsys/submodules/qsys_sysid_qsys.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_timer " "Found entity 1: Qsys_timer" {  } { { "db/ip/qsys/submodules/qsys_timer.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/qsys_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/qsys/submodules/qsys_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_uart_0_tx " "Found entity 1: Qsys_uart_0_tx" {  } { { "db/ip/qsys/submodules/qsys_uart_0.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360610 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_uart_0_rx_stimulus_source " "Found entity 2: Qsys_uart_0_rx_stimulus_source" {  } { { "db/ip/qsys/submodules/qsys_uart_0.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_uart_0.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360610 ""} { "Info" "ISGN_ENTITY_NAME" "3 Qsys_uart_0_rx " "Found entity 3: Qsys_uart_0_rx" {  } { { "db/ip/qsys/submodules/qsys_uart_0.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_uart_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360610 ""} { "Info" "ISGN_ENTITY_NAME" "4 Qsys_uart_0_regs " "Found entity 4: Qsys_uart_0_regs" {  } { { "db/ip/qsys/submodules/qsys_uart_0.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_uart_0.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360610 ""} { "Info" "ISGN_ENTITY_NAME" "5 Qsys_uart_0 " "Found entity 5: Qsys_uart_0" {  } { { "db/ip/qsys/submodules/qsys_uart_0.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_uart_0.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/terasic_auto_focus.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/terasic_auto_focus.v" { { "Info" "ISGN_ENTITY_NAME" "1 TERASIC_AUTO_FOCUS " "Found entity 1: TERASIC_AUTO_FOCUS" {  } { { "db/ip/qsys/submodules/terasic_auto_focus.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/terasic_auto_focus.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/terasic_camera.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/terasic_camera.v" { { "Info" "ISGN_ENTITY_NAME" "1 TERASIC_CAMERA " "Found entity 1: TERASIC_CAMERA" {  } { { "db/ip/qsys/submodules/terasic_camera.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/terasic_camera.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/vcm_ctrl_p.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/vcm_ctrl_p.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_CTRL_P " "Found entity 1: VCM_CTRL_P" {  } { { "db/ip/qsys/submodules/vcm_ctrl_p.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/vcm_ctrl_p.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/add2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/add2.v" { { "Info" "ISGN_ENTITY_NAME" "1 add2 " "Found entity 1: add2" {  } { { "db/ip/qsys/submodules/add2.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/add2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/add4.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/add4.v" { { "Info" "ISGN_ENTITY_NAME" "1 add4 " "Found entity 1: add4" {  } { { "db/ip/qsys/submodules/add4.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/add4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_addsubcarry.vhd 4 2 " "Found 4 design units, including 2 entities, in source file db/ip/qsys/submodules/alt_cusp181_addsubcarry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_asc_carrypropagator-WYSI " "Found design unit 1: alt_cusp181_asc_carrypropagator-WYSI" {  } { { "db/ip/qsys/submodules/alt_cusp181_addsubcarry.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_addsubcarry.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360650 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_cusp181_addsubcarry-RTL " "Found design unit 2: alt_cusp181_addsubcarry-RTL" {  } { { "db/ip/qsys/submodules/alt_cusp181_addsubcarry.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_addsubcarry.vhd" 155 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360650 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_asc_carrypropagator " "Found entity 1: alt_cusp181_asc_carrypropagator" {  } { { "db/ip/qsys/submodules/alt_cusp181_addsubcarry.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_addsubcarry.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360650 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_cusp181_addsubcarry " "Found entity 2: alt_cusp181_addsubcarry" {  } { { "db/ip/qsys/submodules/alt_cusp181_addsubcarry.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_addsubcarry.vhd" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_atlantic_reporter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_atlantic_reporter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_atlantic_reporter-rtl " "Found design unit 1: alt_cusp181_atlantic_reporter-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp181_atlantic_reporter.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_atlantic_reporter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360654 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_atlantic_reporter " "Found entity 1: alt_cusp181_atlantic_reporter" {  } { { "db/ip/qsys/submodules/alt_cusp181_atlantic_reporter.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_atlantic_reporter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_au.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_au.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALT_CUSP181_AU-rtl " "Found design unit 1: ALT_CUSP181_AU-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp181_au.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_au.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360659 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALT_CUSP181_AU " "Found entity 1: ALT_CUSP181_AU" {  } { { "db/ip/qsys/submodules/alt_cusp181_au.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_au.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_avalon_mm_bursting_master_fifo-rtl " "Found design unit 1: alt_cusp181_avalon_mm_bursting_master_fifo-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360663 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_avalon_mm_bursting_master_fifo " "Found entity 1: alt_cusp181_avalon_mm_bursting_master_fifo" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_avalon_mm_bursting_master_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_avalon_st_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_avalon_st_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_avalon_st_input-rtl " "Found design unit 1: alt_cusp181_avalon_st_input-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_st_input.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_avalon_st_input.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360667 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_avalon_st_input " "Found entity 1: alt_cusp181_avalon_st_input" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_st_input.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_avalon_st_input.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_avalon_st_output.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_avalon_st_output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALT_CUSP181_AVALON_ST_OUTPUT-rtl " "Found design unit 1: ALT_CUSP181_AVALON_ST_OUTPUT-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_st_output.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_avalon_st_output.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360671 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALT_CUSP181_AVALON_ST_OUTPUT " "Found entity 1: ALT_CUSP181_AVALON_ST_OUTPUT" {  } { { "db/ip/qsys/submodules/alt_cusp181_avalon_st_output.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_avalon_st_output.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_clock_reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_clock_reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_clock_reset-rtl " "Found design unit 1: alt_cusp181_clock_reset-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp181_clock_reset.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_clock_reset.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360675 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_clock_reset " "Found entity 1: alt_cusp181_clock_reset" {  } { { "db/ip/qsys/submodules/alt_cusp181_clock_reset.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_clock_reset.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_cmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_cmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_cmp-rtl " "Found design unit 1: alt_cusp181_cmp-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp181_cmp.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_cmp.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360678 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_cmp " "Found entity 1: alt_cusp181_cmp" {  } { { "db/ip/qsys/submodules/alt_cusp181_cmp.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_cmp.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_fifo-rtl " "Found design unit 1: alt_cusp181_fifo-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp181_fifo.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360682 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_fifo " "Found entity 1: alt_cusp181_fifo" {  } { { "db/ip/qsys/submodules/alt_cusp181_fifo.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_fifo_usedw_calculator-rtl " "Found design unit 1: alt_cusp181_fifo_usedw_calculator-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360686 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_fifo_usedw_calculator " "Found entity 1: alt_cusp181_fifo_usedw_calculator" {  } { { "db/ip/qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_fifo_usedw_calculator.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_general_fifo-rtl " "Found design unit 1: alt_cusp181_general_fifo-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360690 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_general_fifo " "Found entity 1: alt_cusp181_general_fifo" {  } { { "db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_general_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_gray_clock_crosser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_gray_clock_crosser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_gray_clock_crosser-rtl " "Found design unit 1: alt_cusp181_gray_clock_crosser-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp181_gray_clock_crosser.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_gray_clock_crosser.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360694 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_gray_clock_crosser " "Found entity 1: alt_cusp181_gray_clock_crosser" {  } { { "db/ip/qsys/submodules/alt_cusp181_gray_clock_crosser.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_gray_clock_crosser.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_logic_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_logic_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_logic_fifo-rtl " "Found design unit 1: alt_cusp181_logic_fifo-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp181_logic_fifo.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_logic_fifo.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360698 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_logic_fifo " "Found entity 1: alt_cusp181_logic_fifo" {  } { { "db/ip/qsys/submodules/alt_cusp181_logic_fifo.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_logic_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_muxbin2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_muxbin2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_muxbin2-rtl " "Found design unit 1: alt_cusp181_muxbin2-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp181_muxbin2.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_muxbin2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360701 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_muxbin2 " "Found entity 1: alt_cusp181_muxbin2" {  } { { "db/ip/qsys/submodules/alt_cusp181_muxbin2.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_muxbin2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_muxhot16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_muxhot16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_muxhot16-rtl " "Found design unit 1: alt_cusp181_muxhot16-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp181_muxhot16.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_muxhot16.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360705 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_muxhot16 " "Found entity 1: alt_cusp181_muxhot16" {  } { { "db/ip/qsys/submodules/alt_cusp181_muxhot16.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_muxhot16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_one_bit_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_one_bit_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_one_bit_delay-rtl " "Found design unit 1: alt_cusp181_one_bit_delay-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp181_one_bit_delay.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_one_bit_delay.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360708 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_one_bit_delay " "Found entity 1: alt_cusp181_one_bit_delay" {  } { { "db/ip/qsys/submodules/alt_cusp181_one_bit_delay.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_one_bit_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file db/ip/qsys/submodules/alt_cusp181_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALT_CUSP181_PACKAGE (altera) " "Found design unit 1: ALT_CUSP181_PACKAGE (altera)" {  } { { "db/ip/qsys/submodules/alt_cusp181_package.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_package.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360718 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALT_CUSP181_PACKAGE-body " "Found design unit 2: ALT_CUSP181_PACKAGE-body" {  } { { "db/ip/qsys/submodules/alt_cusp181_package.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_package.vhd" 3655 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_pc-syn " "Found design unit 1: alt_cusp181_pc-syn" {  } { { "db/ip/qsys/submodules/alt_cusp181_pc.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_pc.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360723 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_pc " "Found entity 1: alt_cusp181_pc" {  } { { "db/ip/qsys/submodules/alt_cusp181_pc.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_pc.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_pulling_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_pulling_width_adapter-rtl " "Found design unit 1: alt_cusp181_pulling_width_adapter-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360727 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_pulling_width_adapter " "Found entity 1: alt_cusp181_pulling_width_adapter" {  } { { "db/ip/qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_pulling_width_adapter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_pushing_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_pushing_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_pushing_width_adapter-rtl " "Found design unit 1: alt_cusp181_pushing_width_adapter-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp181_pushing_width_adapter.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_pushing_width_adapter.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360730 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_pushing_width_adapter " "Found entity 1: alt_cusp181_pushing_width_adapter" {  } { { "db/ip/qsys/submodules/alt_cusp181_pushing_width_adapter.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_pushing_width_adapter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_ram_fifo-rtl " "Found design unit 1: alt_cusp181_ram_fifo-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360734 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_ram_fifo " "Found entity 1: alt_cusp181_ram_fifo" {  } { { "db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_ram_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_reg-rtl " "Found design unit 1: alt_cusp181_reg-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp181_reg.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_reg.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360738 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_reg " "Found entity 1: alt_cusp181_reg" {  } { { "db/ip/qsys/submodules/alt_cusp181_reg.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_reg.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_cusp181_std_logic_vector_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_cusp181_std_logic_vector_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp181_std_logic_vector_delay-rtl " "Found design unit 1: alt_cusp181_std_logic_vector_delay-rtl" {  } { { "db/ip/qsys/submodules/alt_cusp181_std_logic_vector_delay.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_std_logic_vector_delay.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360742 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp181_std_logic_vector_delay " "Found entity 1: alt_cusp181_std_logic_vector_delay" {  } { { "db/ip/qsys/submodules/alt_cusp181_std_logic_vector_delay.vhd" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_cusp181_std_logic_vector_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TRS trs alt_vipitc131_is2vid.sv(99) " "Verilog HDL Declaration information at alt_vipitc131_is2vid.sv(99): object \"TRS\" differs only in case from object \"trs\" in the same scope" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 99 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654038360748 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_is2vid.sv(63) " "Verilog HDL Declaration information at alt_vipitc131_is2vid.sv(63): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654038360748 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_is2vid.sv(64) " "Verilog HDL Declaration information at alt_vipitc131_is2vid.sv(64): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654038360748 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_BLANK h_blank alt_vipitc131_is2vid.sv(72) " "Verilog HDL Declaration information at alt_vipitc131_is2vid.sv(72): object \"H_BLANK\" differs only in case from object \"h_blank\" in the same scope" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654038360748 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_is2vid.sv(82) " "Verilog HDL Declaration information at alt_vipitc131_is2vid.sv(82): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654038360748 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_is2vid.sv(83) " "Verilog HDL Declaration information at alt_vipitc131_is2vid.sv(83): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654038360748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid " "Found entity 1: alt_vipitc131_IS2Vid" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_is2vid_calculate_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_is2vid_calculate_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_calculate_mode " "Found entity 1: alt_vipitc131_IS2Vid_calculate_mode" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid_calculate_mode.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid_calculate_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_is2vid_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_is2vid_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_control " "Found entity 1: alt_vipitc131_IS2Vid_control" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid_control.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360769 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_is2vid_mode_banks.sv(413) " "Verilog HDL information at alt_vipitc131_is2vid_mode_banks.sv(413): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" 413 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654038360774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_is2vid_mode_banks.sv(8) " "Verilog HDL Declaration information at alt_vipitc131_is2vid_mode_banks.sv(8): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654038360775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_is2vid_mode_banks.sv(21) " "Verilog HDL Declaration information at alt_vipitc131_is2vid_mode_banks.sv(21): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654038360775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_is2vid_mode_banks.sv(23) " "Verilog HDL Declaration information at alt_vipitc131_is2vid_mode_banks.sv(23): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654038360775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_is2vid_mode_banks.sv(24) " "Verilog HDL Declaration information at alt_vipitc131_is2vid_mode_banks.sv(24): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654038360775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_mode_banks " "Found entity 1: alt_vipitc131_IS2Vid_mode_banks" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid_mode_banks.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_is2vid_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_is2vid_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_statemachine " "Found entity 1: alt_vipitc131_IS2Vid_statemachine" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid_statemachine.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid_statemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_is2vid_sync_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_is2vid_sync_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_sync_compare " "Found entity 1: alt_vipitc131_IS2Vid_sync_compare" {  } { { "db/ip/qsys/submodules/alt_vipitc131_is2vid_sync_compare.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_is2vid_sync_compare.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_common_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_fifo " "Found entity 1: alt_vipitc131_common_fifo" {  } { { "db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_common_frame_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_frame_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_frame_counter " "Found entity 1: alt_vipitc131_common_frame_counter" {  } { { "db/ip/qsys/submodules/alt_vipitc131_common_frame_counter.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_frame_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360813 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_COUNT max_count alt_vipitc131_common_generic_count.v(3) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(3): object \"MAX_COUNT\" differs only in case from object \"max_count\" in the same scope" {  } { { "db/ip/qsys/submodules/alt_vipitc131_common_generic_count.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_generic_count.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654038360816 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET_VALUE reset_value alt_vipitc131_common_generic_count.v(4) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(4): object \"RESET_VALUE\" differs only in case from object \"reset_value\" in the same scope" {  } { { "db/ip/qsys/submodules/alt_vipitc131_common_generic_count.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_generic_count.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654038360817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_common_generic_count.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_generic_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_generic_count " "Found entity 1: alt_vipitc131_common_generic_count" {  } { { "db/ip/qsys/submodules/alt_vipitc131_common_generic_count.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_generic_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_common_sample_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_sample_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sample_counter " "Found entity 1: alt_vipitc131_common_sample_counter" {  } { { "db/ip/qsys/submodules/alt_vipitc131_common_sample_counter.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_sample_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_common_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync " "Found entity 1: alt_vipitc131_common_sync" {  } { { "db/ip/qsys/submodules/alt_vipitc131_common_sync.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360837 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_common_sync_generation.v(59) " "Verilog HDL information at alt_vipitc131_common_sync_generation.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/qsys/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_sync_generation.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654038360841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_common_sync_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_sync_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync_generation " "Found entity 1: alt_vipitc131_common_sync_generation" {  } { { "db/ip/qsys/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_sync_generation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_common_to_binary.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_to_binary.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_to_binary " "Found entity 1: alt_vipitc131_common_to_binary" {  } { { "db/ip/qsys/submodules/alt_vipitc131_common_to_binary.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_to_binary.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/alt_vipitc131_common_trigger_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/alt_vipitc131_common_trigger_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_trigger_sync " "Found entity 1: alt_vipitc131_common_trigger_sync" {  } { { "db/ip/qsys/submodules/alt_vipitc131_common_trigger_sync.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/alt_vipitc131_common_trigger_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/qsys/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/qsys/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/qsys/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/qsys/submodules/altera_default_burst_converter.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/qsys/submodules/altera_incr_burst_converter.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/qsys/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360942 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360980 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360980 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360980 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360980 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654038360986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038360992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038360992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038361000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038361000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038361008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038361008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/qsys/submodules/altera_merlin_master_agent.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038361017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038361017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/qsys/submodules/altera_merlin_master_translator.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038361025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038361025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/qsys/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038361038 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038361038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038361038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038361048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038361048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038361061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038361061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/qsys/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038361073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038361073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038361083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038361083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/qsys/submodules/altera_reset_controller.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038361091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038361091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/qsys/submodules/altera_reset_synchronizer.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038361100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038361100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/qsys/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038361108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038361108 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1654038361112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038361117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038361117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "db/ip/qsys/submodules/i2c_master_bit_ctrl.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_bit_ctrl.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038361129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038361129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "db/ip/qsys/submodules/i2c_master_byte_ctrl.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038361140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038361140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/qsys/submodules/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038361143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "db/ip/qsys/submodules/i2c_master_top.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_master_top.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038361154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038361154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/i2c_opencores.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/i2c_opencores.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_opencores " "Found entity 1: i2c_opencores" {  } { { "db/ip/qsys/submodules/i2c_opencores.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/i2c_opencores.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038361162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038361162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/qsys/submodules/rgb_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/qsys/submodules/rgb_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_fifo " "Found entity 1: rgb_fifo" {  } { { "db/ip/qsys/submodules/rgb_fifo.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/rgb_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654038361171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038361171 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram.v(318) " "Verilog HDL or VHDL warning at qsys_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/qsys/submodules/qsys_sdram.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1654038361266 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram.v(328) " "Verilog HDL or VHDL warning at qsys_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/qsys/submodules/qsys_sdram.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1654038361266 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram.v(338) " "Verilog HDL or VHDL warning at qsys_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/qsys/submodules/qsys_sdram.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1654038361266 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_sdram.v(682) " "Verilog HDL or VHDL warning at qsys_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/qsys/submodules/qsys_sdram.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/qsys_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1654038361268 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_D8M_VIP " "Elaborating entity \"DE10_LITE_D8M_VIP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654038362733 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SSEL_endmessage DE10_LITE_D8M_VIP.v(208) " "Verilog HDL or VHDL warning at DE10_LITE_D8M_VIP.v(208): object \"SSEL_endmessage\" assigned a value but never read" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654038362737 "|DE10_LITE_D8M_VIP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "byte_received DE10_LITE_D8M_VIP.v(218) " "Verilog HDL or VHDL warning at DE10_LITE_D8M_VIP.v(218): object \"byte_received\" assigned a value but never read" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 218 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654038362737 "|DE10_LITE_D8M_VIP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE10_LITE_D8M_VIP.v(40) " "Output port \"LEDR\" at DE10_LITE_D8M_VIP.v(40) has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654038362744 "|DE10_LITE_D8M_VIP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N DE10_LITE_D8M_VIP.v(53) " "Output port \"GSENSOR_CS_N\" at DE10_LITE_D8M_VIP.v(53) has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654038362744 "|DE10_LITE_D8M_VIP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK DE10_LITE_D8M_VIP.v(55) " "Output port \"GSENSOR_SCLK\" at DE10_LITE_D8M_VIP.v(55) has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654038362744 "|DE10_LITE_D8M_VIP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MIPI_MCLK DE10_LITE_D8M_VIP.v(70) " "Output port \"MIPI_MCLK\" at DE10_LITE_D8M_VIP.v(70) has no driver" {  } { { "DE10_LITE_D8M_VIP.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654038362744 "|DE10_LITE_D8M_VIP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys Qsys:u0 " "Elaborating entity \"Qsys\" for hierarchy \"Qsys:u0\"" {  } { { "DE10_LITE_D8M_VIP.v" "u0" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654038362925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EEE_IMGPROC Qsys:u0\|EEE_IMGPROC:eee_imgproc_0 " "Elaborating entity \"EEE_IMGPROC\" for hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\"" {  } { { "db/ip/qsys/qsys.v" "eee_imgproc_0" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654038363058 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Green_median_stage_4 eee_imgproc.v(189) " "Verilog HDL or VHDL warning at eee_imgproc.v(189): object \"Green_median_stage_4\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654038363060 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Blue_median_stage_4 eee_imgproc.v(190) " "Verilog HDL or VHDL warning at eee_imgproc.v(190): object \"Blue_median_stage_4\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654038363060 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "h_edge_detected_final_shifted eee_imgproc.v(263) " "Verilog HDL or VHDL warning at eee_imgproc.v(263): object \"h_edge_detected_final_shifted\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 263 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654038363060 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bb_active_edge eee_imgproc.v(462) " "Verilog HDL or VHDL warning at eee_imgproc.v(462): object \"bb_active_edge\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 462 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654038363060 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "left_b eee_imgproc.v(464) " "Verilog HDL warning at eee_imgproc.v(464): object left_b used but never assigned" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 464 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1654038363063 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "right_b eee_imgproc.v(465) " "Verilog HDL warning at eee_imgproc.v(465): object right_b used but never assigned" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 465 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1654038363063 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "top_b eee_imgproc.v(466) " "Verilog HDL warning at eee_imgproc.v(466): object top_b used but never assigned" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 466 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1654038363063 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bottom_b eee_imgproc.v(467) " "Verilog HDL warning at eee_imgproc.v(467): object bottom_b used but never assigned" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 467 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1654038363063 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "h_edge_detected_final_2 eee_imgproc.v(518) " "Verilog HDL or VHDL warning at eee_imgproc.v(518): object \"h_edge_detected_final_2\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654038363064 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right_r_4 eee_imgproc.v(606) " "Verilog HDL or VHDL warning at eee_imgproc.v(606): object \"right_r_4\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 606 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654038363064 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right_p_4 eee_imgproc.v(611) " "Verilog HDL or VHDL warning at eee_imgproc.v(611): object \"right_p_4\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 611 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654038363065 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right_o_4 eee_imgproc.v(616) " "Verilog HDL or VHDL warning at eee_imgproc.v(616): object \"right_o_4\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 616 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654038363065 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right_g_4 eee_imgproc.v(621) " "Verilog HDL or VHDL warning at eee_imgproc.v(621): object \"right_g_4\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 621 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654038363066 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right_b_4 eee_imgproc.v(626) " "Verilog HDL or VHDL warning at eee_imgproc.v(626): object \"right_b_4\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 626 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654038363066 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avg_top_r eee_imgproc.v(785) " "Verilog HDL or VHDL warning at eee_imgproc.v(785): object \"avg_top_r\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 785 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654038363066 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avg_bottom_r eee_imgproc.v(785) " "Verilog HDL or VHDL warning at eee_imgproc.v(785): object \"avg_bottom_r\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 785 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654038363066 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avg_right_p eee_imgproc.v(786) " "Verilog HDL or VHDL warning at eee_imgproc.v(786): object \"avg_right_p\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 786 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654038363067 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avg_top_p eee_imgproc.v(786) " "Verilog HDL or VHDL warning at eee_imgproc.v(786): object \"avg_top_p\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 786 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654038363067 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avg_bottom_p eee_imgproc.v(786) " "Verilog HDL or VHDL warning at eee_imgproc.v(786): object \"avg_bottom_p\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 786 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654038363067 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avg_top_o eee_imgproc.v(787) " "Verilog HDL or VHDL warning at eee_imgproc.v(787): object \"avg_top_o\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 787 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654038363067 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avg_bottom_o eee_imgproc.v(787) " "Verilog HDL or VHDL warning at eee_imgproc.v(787): object \"avg_bottom_o\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 787 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654038363067 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avg_top_g eee_imgproc.v(788) " "Verilog HDL or VHDL warning at eee_imgproc.v(788): object \"avg_top_g\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 788 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654038363067 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avg_bottom_g eee_imgproc.v(788) " "Verilog HDL or VHDL warning at eee_imgproc.v(788): object \"avg_bottom_g\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 788 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654038363067 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avg_left_b eee_imgproc.v(789) " "Verilog HDL or VHDL warning at eee_imgproc.v(789): object \"avg_left_b\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 789 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654038363068 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avg_right_b eee_imgproc.v(789) " "Verilog HDL or VHDL warning at eee_imgproc.v(789): object \"avg_right_b\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 789 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654038363068 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avg_top_b eee_imgproc.v(789) " "Verilog HDL or VHDL warning at eee_imgproc.v(789): object \"avg_top_b\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 789 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654038363068 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avg_bottom_b eee_imgproc.v(789) " "Verilog HDL or VHDL warning at eee_imgproc.v(789): object \"avg_bottom_b\" assigned a value but never read" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 789 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654038363068 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "formate_b eee_imgproc.v(963) " "Verilog HDL warning at eee_imgproc.v(963): object formate_b used but never assigned" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 963 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1654038363068 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "distance_b eee_imgproc.v(964) " "Verilog HDL warning at eee_imgproc.v(964): object distance_b used but never assigned" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 964 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1654038363068 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "valid_b eee_imgproc.v(965) " "Verilog HDL warning at eee_imgproc.v(965): object valid_b used but never assigned" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 965 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1654038363068 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "black_center_x_pixel eee_imgproc.v(966) " "Verilog HDL warning at eee_imgproc.v(966): object black_center_x_pixel used but never assigned" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 966 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1654038363068 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 eee_imgproc.v(153) " "Verilog HDL assignment warning at eee_imgproc.v(153): truncated value with size 32 to match size of target (15)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363070 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 eee_imgproc.v(154) " "Verilog HDL assignment warning at eee_imgproc.v(154): truncated value with size 32 to match size of target (15)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363071 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 eee_imgproc.v(155) " "Verilog HDL assignment warning at eee_imgproc.v(155): truncated value with size 32 to match size of target (15)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363071 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 eee_imgproc.v(156) " "Verilog HDL assignment warning at eee_imgproc.v(156): truncated value with size 32 to match size of target (15)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363071 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 eee_imgproc.v(157) " "Verilog HDL assignment warning at eee_imgproc.v(157): truncated value with size 32 to match size of target (15)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363071 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 eee_imgproc.v(162) " "Verilog HDL assignment warning at eee_imgproc.v(162): truncated value with size 32 to match size of target (15)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363071 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 eee_imgproc.v(163) " "Verilog HDL assignment warning at eee_imgproc.v(163): truncated value with size 32 to match size of target (15)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363072 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 eee_imgproc.v(164) " "Verilog HDL assignment warning at eee_imgproc.v(164): truncated value with size 32 to match size of target (15)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363072 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 eee_imgproc.v(165) " "Verilog HDL assignment warning at eee_imgproc.v(165): truncated value with size 32 to match size of target (15)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363072 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 eee_imgproc.v(166) " "Verilog HDL assignment warning at eee_imgproc.v(166): truncated value with size 32 to match size of target (15)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363072 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 eee_imgproc.v(171) " "Verilog HDL assignment warning at eee_imgproc.v(171): truncated value with size 32 to match size of target (15)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363072 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 eee_imgproc.v(172) " "Verilog HDL assignment warning at eee_imgproc.v(172): truncated value with size 32 to match size of target (15)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363073 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 eee_imgproc.v(173) " "Verilog HDL assignment warning at eee_imgproc.v(173): truncated value with size 32 to match size of target (15)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363073 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 eee_imgproc.v(174) " "Verilog HDL assignment warning at eee_imgproc.v(174): truncated value with size 32 to match size of target (15)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363073 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 eee_imgproc.v(175) " "Verilog HDL assignment warning at eee_imgproc.v(175): truncated value with size 32 to match size of target (15)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363073 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_r_1 eee_imgproc.v(140) " "Verilog HDL Always Construct warning at eee_imgproc.v(140): inferring latch(es) for variable \"tmp_r_1\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 140 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654038363074 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_r_2 eee_imgproc.v(140) " "Verilog HDL Always Construct warning at eee_imgproc.v(140): inferring latch(es) for variable \"tmp_r_2\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 140 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654038363074 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_r_3 eee_imgproc.v(140) " "Verilog HDL Always Construct warning at eee_imgproc.v(140): inferring latch(es) for variable \"tmp_r_3\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 140 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654038363075 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_r_4 eee_imgproc.v(140) " "Verilog HDL Always Construct warning at eee_imgproc.v(140): inferring latch(es) for variable \"tmp_r_4\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 140 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654038363075 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_r_5 eee_imgproc.v(140) " "Verilog HDL Always Construct warning at eee_imgproc.v(140): inferring latch(es) for variable \"tmp_r_5\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 140 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654038363075 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_sum_1 eee_imgproc.v(140) " "Verilog HDL Always Construct warning at eee_imgproc.v(140): inferring latch(es) for variable \"tmp_sum_1\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 140 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654038363075 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_g_1 eee_imgproc.v(140) " "Verilog HDL Always Construct warning at eee_imgproc.v(140): inferring latch(es) for variable \"tmp_g_1\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 140 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654038363075 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_g_2 eee_imgproc.v(140) " "Verilog HDL Always Construct warning at eee_imgproc.v(140): inferring latch(es) for variable \"tmp_g_2\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 140 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654038363075 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_g_3 eee_imgproc.v(140) " "Verilog HDL Always Construct warning at eee_imgproc.v(140): inferring latch(es) for variable \"tmp_g_3\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 140 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654038363075 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_g_4 eee_imgproc.v(140) " "Verilog HDL Always Construct warning at eee_imgproc.v(140): inferring latch(es) for variable \"tmp_g_4\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 140 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654038363076 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_g_5 eee_imgproc.v(140) " "Verilog HDL Always Construct warning at eee_imgproc.v(140): inferring latch(es) for variable \"tmp_g_5\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 140 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654038363076 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_sum_2 eee_imgproc.v(140) " "Verilog HDL Always Construct warning at eee_imgproc.v(140): inferring latch(es) for variable \"tmp_sum_2\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 140 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654038363076 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_b_1 eee_imgproc.v(140) " "Verilog HDL Always Construct warning at eee_imgproc.v(140): inferring latch(es) for variable \"tmp_b_1\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 140 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654038363076 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_b_2 eee_imgproc.v(140) " "Verilog HDL Always Construct warning at eee_imgproc.v(140): inferring latch(es) for variable \"tmp_b_2\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 140 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654038363076 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_b_3 eee_imgproc.v(140) " "Verilog HDL Always Construct warning at eee_imgproc.v(140): inferring latch(es) for variable \"tmp_b_3\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 140 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654038363076 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_b_4 eee_imgproc.v(140) " "Verilog HDL Always Construct warning at eee_imgproc.v(140): inferring latch(es) for variable \"tmp_b_4\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 140 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654038363076 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_b_5 eee_imgproc.v(140) " "Verilog HDL Always Construct warning at eee_imgproc.v(140): inferring latch(es) for variable \"tmp_b_5\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 140 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654038363076 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_sum_3 eee_imgproc.v(140) " "Verilog HDL Always Construct warning at eee_imgproc.v(140): inferring latch(es) for variable \"tmp_sum_3\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 140 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654038363077 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 eee_imgproc.v(253) " "Verilog HDL assignment warning at eee_imgproc.v(253): truncated value with size 32 to match size of target (15)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363078 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 eee_imgproc.v(254) " "Verilog HDL assignment warning at eee_imgproc.v(254): truncated value with size 32 to match size of target (15)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363078 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 eee_imgproc.v(255) " "Verilog HDL assignment warning at eee_imgproc.v(255): truncated value with size 32 to match size of target (15)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363079 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h_edge_detected eee_imgproc.v(282) " "Verilog HDL Always Construct warning at eee_imgproc.v(282): inferring latch(es) for variable \"h_edge_detected\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 282 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654038363080 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 eee_imgproc.v(318) " "Verilog HDL assignment warning at eee_imgproc.v(318): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363081 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 eee_imgproc.v(319) " "Verilog HDL assignment warning at eee_imgproc.v(319): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363085 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 11 eee_imgproc.v(528) " "Verilog HDL assignment warning at eee_imgproc.v(528): truncated value with size 13 to match size of target (11)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363092 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 11 eee_imgproc.v(530) " "Verilog HDL assignment warning at eee_imgproc.v(530): truncated value with size 13 to match size of target (11)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363092 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 11 eee_imgproc.v(532) " "Verilog HDL assignment warning at eee_imgproc.v(532): truncated value with size 13 to match size of target (11)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363093 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 11 eee_imgproc.v(534) " "Verilog HDL assignment warning at eee_imgproc.v(534): truncated value with size 13 to match size of target (11)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363093 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 11 eee_imgproc.v(536) " "Verilog HDL assignment warning at eee_imgproc.v(536): truncated value with size 13 to match size of target (11)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363093 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 11 eee_imgproc.v(538) " "Verilog HDL assignment warning at eee_imgproc.v(538): truncated value with size 13 to match size of target (11)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363093 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 11 eee_imgproc.v(540) " "Verilog HDL assignment warning at eee_imgproc.v(540): truncated value with size 13 to match size of target (11)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363093 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 11 eee_imgproc.v(542) " "Verilog HDL assignment warning at eee_imgproc.v(542): truncated value with size 13 to match size of target (11)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363094 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 11 eee_imgproc.v(544) " "Verilog HDL assignment warning at eee_imgproc.v(544): truncated value with size 13 to match size of target (11)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363094 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 11 eee_imgproc.v(546) " "Verilog HDL assignment warning at eee_imgproc.v(546): truncated value with size 13 to match size of target (11)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363094 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 eee_imgproc.v(769) " "Verilog HDL assignment warning at eee_imgproc.v(769): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363100 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 eee_imgproc.v(773) " "Verilog HDL assignment warning at eee_imgproc.v(773): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363100 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 eee_imgproc.v(791) " "Verilog HDL assignment warning at eee_imgproc.v(791): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363110 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 eee_imgproc.v(792) " "Verilog HDL assignment warning at eee_imgproc.v(792): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363110 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 eee_imgproc.v(793) " "Verilog HDL assignment warning at eee_imgproc.v(793): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363110 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 eee_imgproc.v(794) " "Verilog HDL assignment warning at eee_imgproc.v(794): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363110 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 eee_imgproc.v(796) " "Verilog HDL assignment warning at eee_imgproc.v(796): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363111 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 eee_imgproc.v(797) " "Verilog HDL assignment warning at eee_imgproc.v(797): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363111 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 eee_imgproc.v(798) " "Verilog HDL assignment warning at eee_imgproc.v(798): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363111 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 eee_imgproc.v(799) " "Verilog HDL assignment warning at eee_imgproc.v(799): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363111 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 eee_imgproc.v(801) " "Verilog HDL assignment warning at eee_imgproc.v(801): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363112 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 eee_imgproc.v(802) " "Verilog HDL assignment warning at eee_imgproc.v(802): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363112 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 eee_imgproc.v(803) " "Verilog HDL assignment warning at eee_imgproc.v(803): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363112 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 eee_imgproc.v(804) " "Verilog HDL assignment warning at eee_imgproc.v(804): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363112 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 eee_imgproc.v(806) " "Verilog HDL assignment warning at eee_imgproc.v(806): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363112 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 eee_imgproc.v(807) " "Verilog HDL assignment warning at eee_imgproc.v(807): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363113 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 eee_imgproc.v(808) " "Verilog HDL assignment warning at eee_imgproc.v(808): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363113 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 eee_imgproc.v(809) " "Verilog HDL assignment warning at eee_imgproc.v(809): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363113 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 eee_imgproc.v(811) " "Verilog HDL assignment warning at eee_imgproc.v(811): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363113 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 eee_imgproc.v(812) " "Verilog HDL assignment warning at eee_imgproc.v(812): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363114 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 eee_imgproc.v(813) " "Verilog HDL assignment warning at eee_imgproc.v(813): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363114 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 eee_imgproc.v(814) " "Verilog HDL assignment warning at eee_imgproc.v(814): truncated value with size 32 to match size of target (11)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363114 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 eee_imgproc.v(835) " "Verilog HDL assignment warning at eee_imgproc.v(835): truncated value with size 34 to match size of target (32)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363114 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 24 eee_imgproc.v(917) " "Verilog HDL assignment warning at eee_imgproc.v(917): truncated value with size 26 to match size of target (24)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 917 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363115 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "37 16 eee_imgproc.v(1079) " "Verilog HDL assignment warning at eee_imgproc.v(1079): truncated value with size 37 to match size of target (16)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 1079 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363119 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 eee_imgproc.v(1099) " "Verilog HDL assignment warning at eee_imgproc.v(1099): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 1099 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363122 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 eee_imgproc.v(1100) " "Verilog HDL assignment warning at eee_imgproc.v(1100): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 1100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363123 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 eee_imgproc.v(1101) " "Verilog HDL assignment warning at eee_imgproc.v(1101): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 1101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363123 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 eee_imgproc.v(1102) " "Verilog HDL assignment warning at eee_imgproc.v(1102): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 1102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363123 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 eee_imgproc.v(1103) " "Verilog HDL assignment warning at eee_imgproc.v(1103): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 1103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654038363123 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "left_b 0 eee_imgproc.v(464) " "Net \"left_b\" at eee_imgproc.v(464) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 464 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654038363155 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "right_b 0 eee_imgproc.v(465) " "Net \"right_b\" at eee_imgproc.v(465) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 465 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654038363155 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "top_b 0 eee_imgproc.v(466) " "Net \"top_b\" at eee_imgproc.v(466) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 466 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654038363155 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bottom_b 0 eee_imgproc.v(467) " "Net \"bottom_b\" at eee_imgproc.v(467) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 467 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654038363156 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "distance_b 0 eee_imgproc.v(964) " "Net \"distance_b\" at eee_imgproc.v(964) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 964 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654038363156 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "black_center_x_pixel 0 eee_imgproc.v(966) " "Net \"black_center_x_pixel\" at eee_imgproc.v(966) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 966 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654038363156 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "formate_b 0 eee_imgproc.v(963) " "Net \"formate_b\" at eee_imgproc.v(963) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 963 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654038363156 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "valid_b 0 eee_imgproc.v(965) " "Net \"valid_b\" at eee_imgproc.v(965) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 965 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654038363157 "|DE10_LITE_D8M_VIP|Qsys:u0|EEE_IMGPROC:eee_imgproc_0"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "selected_r eee_imgproc.v(1038) " "Can't resolve multiple constant drivers for net \"selected_r\" at eee_imgproc.v(1038)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 1038 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038363238 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "eee_imgproc.v(1011) " "Constant driver at eee_imgproc.v(1011)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 1011 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038363238 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "selected_p eee_imgproc.v(1038) " "Can't resolve multiple constant drivers for net \"selected_p\" at eee_imgproc.v(1038)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 1038 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038363238 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "selected_o eee_imgproc.v(1038) " "Can't resolve multiple constant drivers for net \"selected_o\" at eee_imgproc.v(1038)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 1038 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038363238 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "selected_b eee_imgproc.v(1038) " "Can't resolve multiple constant drivers for net \"selected_b\" at eee_imgproc.v(1038)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 1038 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038363239 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "selected_g eee_imgproc.v(1038) " "Can't resolve multiple constant drivers for net \"selected_g\" at eee_imgproc.v(1038)" {  } { { "db/ip/qsys/submodules/eee_imgproc.v" "" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/submodules/eee_imgproc.v" 1038 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038363239 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Qsys:u0\|EEE_IMGPROC:eee_imgproc_0 " "Can't elaborate user hierarchy \"Qsys:u0\|EEE_IMGPROC:eee_imgproc_0\"" {  } { { "db/ip/qsys/qsys.v" "eee_imgproc_0" { Text "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/db/ip/qsys/qsys.v" 236 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654038363248 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/output_files/DE10_LITE_D8M_VIP.map.smsg " "Generated suppressed messages file D:/ImperialProgram/EOY/EEE2Rover/DE10_LITE_D8M_VIP_16/output_files/DE10_LITE_D8M_VIP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038363561 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 129 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 129 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654038364143 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 01 00:06:04 2022 " "Processing ended: Wed Jun 01 00:06:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654038364143 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:38 " "Elapsed time: 00:01:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654038364143 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:02:04 " "Total CPU time (on all processors): 00:02:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654038364143 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038364143 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 129 s " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 129 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654038364772 ""}
