==20718== Cachegrind, a cache and branch-prediction profiler
==20718== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==20718== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==20718== Command: ./srr-large
==20718== 
--20718-- warning: L3 cache found, using its data for the LL simulation.
--20718-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--20718-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==20718== brk segment overflow in thread #1: can't grow to 0x4a4b000
==20718== (see section Limitations in user manual)
==20718== NOTE: further instances of this message will not be shown
==20718== 
==20718== I   refs:      919,217,731,559
==20718== I1  misses:              1,560
==20718== LLi misses:              1,557
==20718== I1  miss rate:            0.00%
==20718== LLi miss rate:            0.00%
==20718== 
==20718== D   refs:      356,699,040,284  (240,279,389,404 rd   + 116,419,650,880 wr)
==20718== D1  misses:        200,430,762  (    193,984,673 rd   +       6,446,089 wr)
==20718== LLd misses:          8,239,984  (      7,641,730 rd   +         598,254 wr)
==20718== D1  miss rate:             0.1% (            0.1%     +             0.0%  )
==20718== LLd miss rate:             0.0% (            0.0%     +             0.0%  )
==20718== 
==20718== LL refs:           200,432,322  (    193,986,233 rd   +       6,446,089 wr)
==20718== LL misses:           8,241,541  (      7,643,287 rd   +         598,254 wr)
==20718== LL miss rate:              0.0% (            0.0%     +             0.0%  )
