$comment
	File created using the following command:
		vcd file shift_reg.msim.vcd -direction
$end
$date
	Tue Sep 11 14:24:49 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module shift_reg_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " i $end
$var wire 1 # q [3] $end
$var wire 1 $ q [2] $end
$var wire 1 % q [1] $end
$var wire 1 & q [0] $end
$var wire 1 ' sampler $end
$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . q[0]~output_o $end
$var wire 1 / q[1]~output_o $end
$var wire 1 0 q[2]~output_o $end
$var wire 1 1 q[3]~output_o $end
$var wire 1 2 clk~input_o $end
$var wire 1 3 i~input_o $end
$var wire 1 4 q_aux [3] $end
$var wire 1 5 q_aux [2] $end
$var wire 1 6 q_aux [1] $end
$var wire 1 7 q_aux [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0&
0%
0$
0#
x'
0(
1)
x*
1+
1,
1-
0.
0/
00
01
02
13
07
06
05
04
$end
#50000
1!
12
0'
14
11
1#
#100000
0"
0!
03
02
1'
#150000
1!
12
0'
15
04
10
01
1$
0#
#200000
1"
0!
13
02
1'
#250000
1!
12
0'
16
05
14
1/
00
11
1%
0$
1#
#300000
0"
0!
03
02
1'
#350000
1!
12
0'
17
06
15
04
1.
0/
10
01
1&
0%
1$
0#
#400000
1"
0!
13
02
1'
#450000
1!
12
0'
07
16
05
14
0.
1/
00
11
0&
1%
0$
1#
#500000
0"
0!
03
02
1'
#550000
1!
12
0'
17
06
15
04
1.
0/
10
01
1&
0%
1$
0#
#600000
0!
02
1'
#650000
1!
12
0'
07
16
05
0.
1/
00
0&
1%
0$
#700000
1"
0!
13
02
1'
#750000
1!
12
0'
17
06
14
1.
0/
11
1&
0%
1#
#800000
0"
0!
03
02
1'
#850000
1!
12
0'
07
15
04
0.
10
01
0&
1$
0#
#900000
0!
02
1'
#950000
1!
12
0'
16
05
1/
00
1%
0$
#1000000
