13:27:26 INFO  : Registering command handlers for SDK TCF services
13:27:27 INFO  : Launching XSCT server: xsct.bat -interactive K:\sola\isa_test_20190812\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
13:27:35 INFO  : XSCT server has started successfully.
13:27:35 INFO  : Successfully done setting XSCT server connection channel  
13:27:38 INFO  : Successfully done setting SDK workspace  
13:27:38 INFO  : Processing command line option -hwspec K:/sola/isa_test_20190812/project_1/project_1.sdk/design_1_wrapper.hdf.
10:11:24 INFO  : Registering command handlers for SDK TCF services
10:11:25 INFO  : Launching XSCT server: xsct.bat -interactive K:\sola\isa_test_20190812\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
10:11:29 INFO  : XSCT server has started successfully.
10:11:29 INFO  : Successfully done setting XSCT server connection channel  
10:11:30 INFO  : Successfully done setting SDK workspace  
10:11:30 INFO  : Processing command line option -hwspec K:/sola/isa_test_20190812/project_1/project_1.sdk/design_1_wrapper.hdf.
10:11:30 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:16:12 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1565666170194,  Project:1565077502371
11:16:12 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at K:/sola/isa_test_20190812/project_1/project_1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:16:54 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification location will not be monitored anymore.
11:22:45 INFO  : Registering command handlers for SDK TCF services
11:22:46 INFO  : Launching XSCT server: xsct.bat -interactive K:\sola\isa_test_20190812\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
11:22:51 INFO  : XSCT server has started successfully.
11:22:52 INFO  : Successfully done setting XSCT server connection channel  
11:22:52 INFO  : Successfully done setting SDK workspace  
11:22:52 INFO  : Processing command line option -hwspec K:/sola/isa_test_20190812/project_1/project_1.sdk/design_1_wrapper.hdf.
13:49:32 INFO  : Registering command handlers for SDK TCF services
13:49:33 INFO  : Launching XSCT server: xsct.bat -interactive K:\sola\isa_test_20190812\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
13:49:38 INFO  : XSCT server has started successfully.
13:49:38 INFO  : Successfully done setting XSCT server connection channel  
13:49:38 INFO  : Successfully done setting SDK workspace  
13:49:38 INFO  : Processing command line option -hwspec K:/sola/isa_test_20190812/project_1/project_1.sdk/design_1_wrapper.hdf.
13:49:38 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
13:49:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1565674883289,  Project:1565666528668
13:49:40 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_1' is different from K:/sola/isa_test_20190812/project_1/project_1.sdk/design_1_wrapper.hdf.
13:49:41 INFO  : Copied contents of K:/sola/isa_test_20190812/project_1/project_1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
13:49:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:49:44 INFO  : Clearing existing target manager status.
13:49:44 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:49:44 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:41:41 INFO  : Registering command handlers for SDK TCF services
21:41:42 INFO  : Launching XSCT server: xsct.bat -interactive K:\sola\isa_test_20190814\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
21:41:48 INFO  : XSCT server has started successfully.
21:41:48 INFO  : Successfully done setting XSCT server connection channel  
21:41:48 INFO  : Successfully done setting SDK workspace  
21:41:48 INFO  : Processing command line option -hwspec K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper.hdf.
22:00:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:01 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
22:00:01 INFO  : 'jtag frequency' command is executed.
22:00:01 INFO  : Sourcing of 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:00:02 INFO  : Context for 'APU' is selected.
22:00:02 INFO  : System reset is completed.
22:00:05 INFO  : 'after 3000' command is executed.
22:00:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
22:00:11 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
22:00:11 INFO  : Context for 'APU' is selected.
22:00:11 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:00:11 INFO  : 'configparams force-mem-access 1' command is executed.
22:00:11 INFO  : Context for 'APU' is selected.
22:00:12 INFO  : 'ps7_init' command is executed.
22:00:12 INFO  : 'ps7_post_config' command is executed.
22:00:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:14 INFO  : The application 'K:/sola/isa_test_20190814/project_1/project_1.sdk/axi_lite_bare/Debug/axi_lite_bare.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:00:14 INFO  : 'configparams force-mem-access 0' command is executed.
22:00:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190814/project_1/project_1.sdk/axi_lite_bare/Debug/axi_lite_bare.elf
configparams force-mem-access 0
----------------End of Script----------------

22:00:14 INFO  : Memory regions updated for context APU
22:00:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:14 INFO  : 'con' command is executed.
22:00:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

22:00:14 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190814\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_bare.elf_on_local.tcl'
22:08:11 INFO  : Disconnected from the channel tcfchan#1.
22:08:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:08:12 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
22:08:12 INFO  : 'jtag frequency' command is executed.
22:08:12 INFO  : Sourcing of 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:08:12 INFO  : Context for 'APU' is selected.
22:08:12 INFO  : System reset is completed.
22:08:15 INFO  : 'after 3000' command is executed.
22:08:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
22:08:21 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
22:08:22 INFO  : Context for 'APU' is selected.
22:08:23 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:08:23 INFO  : 'configparams force-mem-access 1' command is executed.
22:08:23 INFO  : Context for 'APU' is selected.
22:08:24 INFO  : 'ps7_init' command is executed.
22:08:24 INFO  : 'ps7_post_config' command is executed.
22:08:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:26 INFO  : The application 'K:/sola/isa_test_20190814/project_1/project_1.sdk/axi_lite_bare/Debug/axi_lite_bare.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:08:26 INFO  : 'configparams force-mem-access 0' command is executed.
22:08:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190814/project_1/project_1.sdk/axi_lite_bare/Debug/axi_lite_bare.elf
configparams force-mem-access 0
----------------End of Script----------------

22:08:26 INFO  : Memory regions updated for context APU
22:08:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:26 INFO  : 'con' command is executed.
22:08:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

22:08:26 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190814\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_axi_lite_bare.elf_on_local.tcl'
22:09:10 INFO  : Disconnected from the channel tcfchan#2.
22:09:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:09:12 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
22:09:12 INFO  : 'jtag frequency' command is executed.
22:09:12 INFO  : Sourcing of 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:09:12 INFO  : Context for 'APU' is selected.
22:09:12 INFO  : System reset is completed.
22:09:15 INFO  : 'after 3000' command is executed.
22:09:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
22:09:21 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
22:09:21 INFO  : Context for 'APU' is selected.
22:09:21 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:09:21 INFO  : 'configparams force-mem-access 1' command is executed.
22:09:21 INFO  : Context for 'APU' is selected.
22:09:22 INFO  : 'ps7_init' command is executed.
22:09:22 INFO  : 'ps7_post_config' command is executed.
22:09:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:24 INFO  : The application 'K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:09:24 INFO  : 'configparams force-mem-access 0' command is executed.
22:09:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf
configparams force-mem-access 0
----------------End of Script----------------

22:09:24 INFO  : Memory regions updated for context APU
22:09:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:24 INFO  : 'con' command is executed.
22:09:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

22:09:24 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190814\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare.elf_on_local.tcl'
22:10:09 INFO  : Disconnected from the channel tcfchan#3.
22:10:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
22:10:10 INFO  : 'fpga -state' command is executed.
22:10:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:11 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
22:10:11 INFO  : 'jtag frequency' command is executed.
22:10:11 INFO  : Sourcing of 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:10:11 INFO  : Context for 'APU' is selected.
22:10:11 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:10:11 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:11 INFO  : Context for 'APU' is selected.
22:10:11 INFO  : 'stop' command is executed.
22:10:12 INFO  : 'ps7_init' command is executed.
22:10:12 INFO  : 'ps7_post_config' command is executed.
22:10:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:10:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:13 INFO  : The application 'K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:13 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:13 INFO  : Memory regions updated for context APU
22:10:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:13 INFO  : 'con' command is executed.
22:10:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

22:10:13 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190814\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare.elf_on_local.tcl'
22:11:43 INFO  : Disconnected from the channel tcfchan#4.
22:11:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
22:11:44 INFO  : 'fpga -state' command is executed.
22:11:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:44 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
22:11:44 INFO  : 'jtag frequency' command is executed.
22:11:44 INFO  : Sourcing of 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:11:44 INFO  : Context for 'APU' is selected.
22:11:44 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:11:44 INFO  : 'configparams force-mem-access 1' command is executed.
22:11:44 INFO  : Context for 'APU' is selected.
22:11:44 INFO  : 'stop' command is executed.
22:11:45 INFO  : 'ps7_init' command is executed.
22:11:45 INFO  : 'ps7_post_config' command is executed.
22:11:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:11:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:47 INFO  : The application 'K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:11:47 INFO  : 'configparams force-mem-access 0' command is executed.
22:11:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf
configparams force-mem-access 0
----------------End of Script----------------

22:11:47 INFO  : Memory regions updated for context APU
22:11:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:47 INFO  : 'con' command is executed.
22:11:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

22:11:47 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190814\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare.elf_on_local.tcl'
22:23:32 INFO  : Disconnected from the channel tcfchan#5.
22:23:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
22:23:33 INFO  : 'fpga -state' command is executed.
22:23:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:23:33 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
22:23:33 INFO  : 'jtag frequency' command is executed.
22:23:33 INFO  : Sourcing of 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:23:33 INFO  : Context for 'APU' is selected.
22:23:34 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:23:34 INFO  : 'configparams force-mem-access 1' command is executed.
22:23:34 INFO  : Context for 'APU' is selected.
22:23:34 INFO  : 'stop' command is executed.
22:23:34 INFO  : 'ps7_init' command is executed.
22:23:34 INFO  : 'ps7_post_config' command is executed.
22:23:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:23:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:36 INFO  : The application 'K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:23:36 INFO  : 'configparams force-mem-access 0' command is executed.
22:23:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf
configparams force-mem-access 0
----------------End of Script----------------

22:23:36 INFO  : Memory regions updated for context APU
22:23:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:36 INFO  : 'con' command is executed.
22:23:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

22:23:36 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190814\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare.elf_on_local.tcl'
22:27:37 INFO  : Disconnected from the channel tcfchan#6.
22:27:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
22:27:38 INFO  : 'fpga -state' command is executed.
22:27:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:39 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
22:27:39 INFO  : 'jtag frequency' command is executed.
22:27:39 INFO  : Sourcing of 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:27:39 INFO  : Context for 'APU' is selected.
22:27:39 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:27:39 INFO  : 'configparams force-mem-access 1' command is executed.
22:27:39 INFO  : Context for 'APU' is selected.
22:27:39 INFO  : 'stop' command is executed.
22:27:39 INFO  : 'ps7_init' command is executed.
22:27:39 INFO  : 'ps7_post_config' command is executed.
22:27:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:27:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:41 INFO  : The application 'K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:27:41 INFO  : 'configparams force-mem-access 0' command is executed.
22:27:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf
configparams force-mem-access 0
----------------End of Script----------------

22:27:41 INFO  : Memory regions updated for context APU
22:27:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:41 INFO  : 'con' command is executed.
22:27:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

22:27:41 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190814\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare.elf_on_local.tcl'
22:30:25 INFO  : Disconnected from the channel tcfchan#7.
22:30:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
22:30:26 INFO  : 'fpga -state' command is executed.
22:30:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:30:27 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
22:30:27 INFO  : 'jtag frequency' command is executed.
22:30:27 INFO  : Sourcing of 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:30:27 INFO  : Context for 'APU' is selected.
22:30:27 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:30:27 INFO  : 'configparams force-mem-access 1' command is executed.
22:30:27 INFO  : Context for 'APU' is selected.
22:30:27 INFO  : 'stop' command is executed.
22:30:27 INFO  : 'ps7_init' command is executed.
22:30:27 INFO  : 'ps7_post_config' command is executed.
22:30:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:30:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:29 INFO  : The application 'K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:30:29 INFO  : 'configparams force-mem-access 0' command is executed.
22:30:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf
configparams force-mem-access 0
----------------End of Script----------------

22:30:29 INFO  : Memory regions updated for context APU
22:30:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:29 INFO  : 'con' command is executed.
22:30:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

22:30:29 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190814\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare.elf_on_local.tcl'
22:31:40 INFO  : Disconnected from the channel tcfchan#8.
22:31:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:31:41 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
22:31:41 INFO  : 'jtag frequency' command is executed.
22:31:41 INFO  : Sourcing of 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:31:41 INFO  : Context for 'APU' is selected.
22:31:42 INFO  : System reset is completed.
22:31:45 INFO  : 'after 3000' command is executed.
22:31:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
22:31:51 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
22:31:51 INFO  : Context for 'APU' is selected.
22:31:51 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:31:51 INFO  : 'configparams force-mem-access 1' command is executed.
22:31:51 INFO  : Context for 'APU' is selected.
22:31:52 INFO  : 'ps7_init' command is executed.
22:31:52 INFO  : 'ps7_post_config' command is executed.
22:31:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:53 INFO  : The application 'K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:31:53 INFO  : 'configparams force-mem-access 0' command is executed.
22:31:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf
configparams force-mem-access 0
----------------End of Script----------------

22:31:53 INFO  : Memory regions updated for context APU
22:31:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:54 INFO  : 'con' command is executed.
22:31:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

22:31:54 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190814\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare.elf_on_local.tcl'
22:33:00 INFO  : Disconnected from the channel tcfchan#9.
22:33:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:33:02 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
22:33:02 INFO  : 'jtag frequency' command is executed.
22:33:02 INFO  : Sourcing of 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:33:02 INFO  : Context for 'APU' is selected.
22:33:02 INFO  : System reset is completed.
22:33:05 INFO  : 'after 3000' command is executed.
22:33:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
22:33:11 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
22:33:11 INFO  : Context for 'APU' is selected.
22:33:11 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:33:11 INFO  : 'configparams force-mem-access 1' command is executed.
22:33:11 INFO  : Context for 'APU' is selected.
22:33:12 INFO  : 'ps7_init' command is executed.
22:33:12 INFO  : 'ps7_post_config' command is executed.
22:33:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:14 INFO  : The application 'K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:33:14 INFO  : 'configparams force-mem-access 0' command is executed.
22:33:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf
configparams force-mem-access 0
----------------End of Script----------------

22:33:14 INFO  : Memory regions updated for context APU
22:33:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:14 INFO  : 'con' command is executed.
22:33:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

22:33:14 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190814\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare.elf_on_local.tcl'
22:44:53 INFO  : Disconnected from the channel tcfchan#10.
22:44:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:44:54 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
22:44:54 INFO  : 'jtag frequency' command is executed.
22:44:54 INFO  : Sourcing of 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
22:44:54 INFO  : Context for 'APU' is selected.
22:44:54 INFO  : System reset is completed.
22:44:57 INFO  : 'after 3000' command is executed.
22:44:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
22:45:04 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
22:45:04 INFO  : Context for 'APU' is selected.
22:45:04 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
22:45:04 INFO  : 'configparams force-mem-access 1' command is executed.
22:45:04 INFO  : Context for 'APU' is selected.
22:45:05 INFO  : 'ps7_init' command is executed.
22:45:05 INFO  : 'ps7_post_config' command is executed.
22:45:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:45:06 INFO  : The application 'K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:45:06 INFO  : 'configparams force-mem-access 0' command is executed.
22:45:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf
configparams force-mem-access 0
----------------End of Script----------------

22:45:06 INFO  : Memory regions updated for context APU
22:45:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:45:06 INFO  : 'con' command is executed.
22:45:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

22:45:06 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190814\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare.elf_on_local.tcl'
22:53:01 INFO  : Disconnected from the channel tcfchan#11.
10:28:06 INFO  : Registering command handlers for SDK TCF services
10:28:07 INFO  : Launching XSCT server: xsct.bat -interactive K:\sola\isa_test_20190814\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
10:28:13 INFO  : XSCT server has started successfully.
10:28:13 INFO  : Successfully done setting XSCT server connection channel  
10:28:13 INFO  : Successfully done setting SDK workspace  
10:28:13 INFO  : Processing command line option -hwspec K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper.hdf.
10:28:13 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:29:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:29:00 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
10:29:00 INFO  : 'jtag frequency' command is executed.
10:29:00 INFO  : Sourcing of 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
10:29:00 INFO  : Context for 'APU' is selected.
10:29:01 INFO  : System reset is completed.
10:29:04 INFO  : 'after 3000' command is executed.
10:29:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
10:29:10 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
10:29:10 INFO  : Context for 'APU' is selected.
10:29:10 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
10:29:10 INFO  : 'configparams force-mem-access 1' command is executed.
10:29:10 INFO  : Context for 'APU' is selected.
10:29:11 INFO  : 'ps7_init' command is executed.
10:29:11 INFO  : 'ps7_post_config' command is executed.
10:29:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:12 INFO  : The application 'K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:29:12 INFO  : 'configparams force-mem-access 0' command is executed.
10:29:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf
configparams force-mem-access 0
----------------End of Script----------------

10:29:12 INFO  : Memory regions updated for context APU
10:29:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:29:12 INFO  : 'con' command is executed.
10:29:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

10:29:12 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190814\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare.elf_on_local.tcl'
10:31:57 INFO  : Disconnected from the channel tcfchan#1.
10:31:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:58 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
10:31:58 INFO  : 'jtag frequency' command is executed.
10:31:58 INFO  : Sourcing of 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
10:31:58 INFO  : Context for 'APU' is selected.
10:31:59 INFO  : System reset is completed.
10:32:02 INFO  : 'after 3000' command is executed.
10:32:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
10:32:08 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
10:32:08 INFO  : Context for 'APU' is selected.
10:32:09 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
10:32:09 INFO  : 'configparams force-mem-access 1' command is executed.
10:32:09 INFO  : Context for 'APU' is selected.
10:32:10 INFO  : 'ps7_init' command is executed.
10:32:10 INFO  : 'ps7_post_config' command is executed.
10:32:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:32:11 INFO  : The application 'K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:32:11 INFO  : 'configparams force-mem-access 0' command is executed.
10:32:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190814/project_1/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190814/project_1/project_1.sdk/isa_axilite_int_bare/Debug/isa_axilite_int_bare.elf
configparams force-mem-access 0
----------------End of Script----------------

10:32:11 INFO  : Memory regions updated for context APU
10:32:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:32:12 INFO  : 'con' command is executed.
10:32:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

10:32:12 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190814\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare.elf_on_local.tcl'
10:34:10 INFO  : Disconnected from the channel tcfchan#2.
10:48:32 INFO  : Registering command handlers for SDK TCF services
10:48:32 INFO  : Launching XSCT server: xsct.bat -interactive K:\sola\isa_test_20190815\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
10:48:39 INFO  : XSCT server has started successfully.
10:48:39 INFO  : Successfully done setting XSCT server connection channel  
10:48:39 INFO  : Successfully done setting SDK workspace  
10:48:39 INFO  : Processing command line option -hwspec K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper.hdf.
10:50:25 ERROR : Unexpected error occurred during generating bsp sources
java.lang.reflect.InvocationTargetException
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:398)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:481)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:242)
	at org.eclipse.ui.internal.progress.ProgressManager$3.run(ProgressManager.java:895)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:930)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:905)
	at org.eclipse.ui.internal.progress.ProgressManager.run(ProgressManager.java:1078)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:124)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:78)
	at org.eclipse.ui.internal.handlers.HandlerProxy.execute(HandlerProxy.java:295)
	at org.eclipse.ui.internal.handlers.E4HandlerProxy.execute(E4HandlerProxy.java:90)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:55)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invokeUsingClass(InjectorImpl.java:282)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invoke(InjectorImpl.java:264)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.invoke(ContextInjectionFactory.java:132)
	at org.eclipse.e4.core.commands.internal.HandlerServiceHandler.execute(HandlerServiceHandler.java:152)
	at org.eclipse.core.commands.Command.executeWithChecks(Command.java:494)
	at org.eclipse.core.commands.ParameterizedCommand.executeWithChecks(ParameterizedCommand.java:488)
	at org.eclipse.e4.core.commands.internal.HandlerServiceImpl.executeHandler(HandlerServiceImpl.java:210)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.executeItem(HandledContributionItem.java:433)
	at org.eclipse.e4.ui.workbench.renderers.swt.AbstractContributionItem.handleWidgetSelection(AbstractContributionItem.java:454)
	at org.eclipse.e4.ui.workbench.renderers.swt.AbstractContributionItem$3.handleEvent(AbstractContributionItem.java:482)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4410)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1079)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4228)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3816)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
Caused by: java.lang.NullPointerException
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
10:50:37 ERROR : Unexpected error occurred during generating bsp sources
java.lang.reflect.InvocationTargetException
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:398)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:481)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:242)
	at org.eclipse.ui.internal.progress.ProgressManager$3.run(ProgressManager.java:895)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:930)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:905)
	at org.eclipse.ui.internal.progress.ProgressManager.run(ProgressManager.java:1078)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:124)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:78)
	at org.eclipse.ui.internal.handlers.HandlerProxy.execute(HandlerProxy.java:295)
	at org.eclipse.ui.internal.handlers.E4HandlerProxy.execute(E4HandlerProxy.java:90)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:55)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invokeUsingClass(InjectorImpl.java:282)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invoke(InjectorImpl.java:264)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.invoke(ContextInjectionFactory.java:132)
	at org.eclipse.e4.core.commands.internal.HandlerServiceHandler.execute(HandlerServiceHandler.java:152)
	at org.eclipse.core.commands.Command.executeWithChecks(Command.java:494)
	at org.eclipse.core.commands.ParameterizedCommand.executeWithChecks(ParameterizedCommand.java:488)
	at org.eclipse.e4.core.commands.internal.HandlerServiceImpl.executeHandler(HandlerServiceImpl.java:210)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.executeItem(HandledContributionItem.java:433)
	at org.eclipse.e4.ui.workbench.renderers.swt.AbstractContributionItem.handleWidgetSelection(AbstractContributionItem.java:454)
	at org.eclipse.e4.ui.workbench.renderers.swt.AbstractContributionItem$3.handleEvent(AbstractContributionItem.java:482)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4410)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1079)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4228)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3816)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
Caused by: java.lang.NullPointerException
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
10:56:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:02 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
10:56:02 INFO  : 'jtag frequency' command is executed.
10:56:02 INFO  : Sourcing of 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
10:56:02 INFO  : Context for 'APU' is selected.
10:56:03 INFO  : System reset is completed.
10:56:06 INFO  : 'after 3000' command is executed.
10:56:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
10:56:12 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
10:56:12 INFO  : Context for 'APU' is selected.
10:56:12 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
10:56:12 INFO  : 'configparams force-mem-access 1' command is executed.
10:56:12 INFO  : Context for 'APU' is selected.
10:56:13 INFO  : 'ps7_init' command is executed.
10:56:13 INFO  : 'ps7_post_config' command is executed.
10:56:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:14 INFO  : The application 'K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:56:14 INFO  : 'configparams force-mem-access 0' command is executed.
10:56:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:56:14 INFO  : Memory regions updated for context APU
10:56:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:14 INFO  : 'con' command is executed.
10:56:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

10:56:14 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190815\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare_test.elf_on_local.tcl'
12:25:24 INFO  : Disconnected from the channel tcfchan#1.
12:25:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:25:25 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
12:25:25 INFO  : 'jtag frequency' command is executed.
12:25:25 INFO  : Sourcing of 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
12:25:25 INFO  : Context for 'APU' is selected.
12:25:25 INFO  : System reset is completed.
12:25:28 INFO  : 'after 3000' command is executed.
12:25:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
12:25:35 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
12:25:35 INFO  : Context for 'APU' is selected.
12:25:36 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
12:25:36 INFO  : 'configparams force-mem-access 1' command is executed.
12:25:36 INFO  : Context for 'APU' is selected.
12:25:37 INFO  : 'ps7_init' command is executed.
12:25:37 INFO  : 'ps7_post_config' command is executed.
12:25:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:39 INFO  : The application 'K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:25:39 INFO  : 'configparams force-mem-access 0' command is executed.
12:25:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:25:39 INFO  : Memory regions updated for context APU
12:25:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:39 INFO  : 'con' command is executed.
12:25:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

12:25:39 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190815\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare_test.elf_on_local.tcl'
12:27:09 INFO  : Disconnected from the channel tcfchan#2.
12:27:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:27:10 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
12:27:10 INFO  : 'jtag frequency' command is executed.
12:27:10 INFO  : Sourcing of 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
12:27:10 INFO  : Context for 'APU' is selected.
12:27:11 INFO  : System reset is completed.
12:27:14 INFO  : 'after 3000' command is executed.
12:27:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
12:27:20 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
12:27:20 INFO  : Context for 'APU' is selected.
12:27:20 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
12:27:20 INFO  : 'configparams force-mem-access 1' command is executed.
12:27:20 INFO  : Context for 'APU' is selected.
12:27:21 INFO  : 'ps7_init' command is executed.
12:27:21 INFO  : 'ps7_post_config' command is executed.
12:27:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:22 INFO  : The application 'K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:27:22 INFO  : 'configparams force-mem-access 0' command is executed.
12:27:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:27:23 INFO  : Memory regions updated for context APU
12:27:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:23 INFO  : 'con' command is executed.
12:27:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

12:27:23 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190815\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare_test.elf_on_local.tcl'
12:45:12 INFO  : Disconnected from the channel tcfchan#3.
12:45:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:45:13 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
12:45:13 INFO  : 'jtag frequency' command is executed.
12:45:13 INFO  : Sourcing of 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
12:45:13 INFO  : Context for 'APU' is selected.
12:45:14 INFO  : System reset is completed.
12:45:17 INFO  : 'after 3000' command is executed.
12:45:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
12:45:23 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
12:45:23 INFO  : Context for 'APU' is selected.
12:45:23 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
12:45:23 INFO  : 'configparams force-mem-access 1' command is executed.
12:45:23 INFO  : Context for 'APU' is selected.
12:45:24 INFO  : 'ps7_init' command is executed.
12:45:24 INFO  : 'ps7_post_config' command is executed.
12:45:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:25 INFO  : The application 'K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:45:25 INFO  : 'configparams force-mem-access 0' command is executed.
12:45:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:45:25 INFO  : Memory regions updated for context APU
12:45:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:26 INFO  : 'con' command is executed.
12:45:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

12:45:26 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190815\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare_test.elf_on_local.tcl'
12:58:03 INFO  : Disconnected from the channel tcfchan#4.
12:58:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:04 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
12:58:04 INFO  : 'jtag frequency' command is executed.
12:58:04 INFO  : Sourcing of 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
12:58:05 INFO  : Context for 'APU' is selected.
12:58:05 INFO  : System reset is completed.
12:58:08 INFO  : 'after 3000' command is executed.
12:58:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
12:58:14 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
12:58:14 INFO  : Context for 'APU' is selected.
12:58:14 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
12:58:14 INFO  : 'configparams force-mem-access 1' command is executed.
12:58:14 INFO  : Context for 'APU' is selected.
12:58:15 INFO  : 'ps7_init' command is executed.
12:58:15 INFO  : 'ps7_post_config' command is executed.
12:58:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:17 INFO  : The application 'K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:58:17 INFO  : 'configparams force-mem-access 0' command is executed.
12:58:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:58:17 INFO  : Memory regions updated for context APU
12:58:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:17 INFO  : 'con' command is executed.
12:58:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

12:58:17 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190815\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare_test.elf_on_local.tcl'
12:58:34 INFO  : Disconnected from the channel tcfchan#5.
12:58:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:35 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
12:58:35 INFO  : 'jtag frequency' command is executed.
12:58:35 INFO  : Sourcing of 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
12:58:35 INFO  : Context for 'APU' is selected.
12:58:36 INFO  : System reset is completed.
12:58:39 INFO  : 'after 3000' command is executed.
12:58:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
12:58:45 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
12:58:45 INFO  : Context for 'APU' is selected.
12:58:45 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
12:58:45 INFO  : 'configparams force-mem-access 1' command is executed.
12:58:45 INFO  : Context for 'APU' is selected.
12:58:45 INFO  : 'ps7_init' command is executed.
12:58:46 INFO  : 'ps7_post_config' command is executed.
12:58:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:47 INFO  : The application 'K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:58:47 INFO  : 'configparams force-mem-access 0' command is executed.
12:58:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:58:47 INFO  : Memory regions updated for context APU
12:58:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:48 INFO  : 'con' command is executed.
12:58:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

12:58:48 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190815\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare_test.elf_on_local.tcl'
13:00:20 INFO  : Disconnected from the channel tcfchan#6.
13:00:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:00:21 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
13:00:21 INFO  : 'jtag frequency' command is executed.
13:00:21 INFO  : Sourcing of 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
13:00:21 INFO  : Context for 'APU' is selected.
13:00:21 INFO  : System reset is completed.
13:00:24 INFO  : 'after 3000' command is executed.
13:00:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
13:00:30 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
13:00:31 INFO  : Context for 'APU' is selected.
13:00:31 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
13:00:31 INFO  : 'configparams force-mem-access 1' command is executed.
13:00:31 INFO  : Context for 'APU' is selected.
13:00:31 INFO  : 'ps7_init' command is executed.
13:00:31 INFO  : 'ps7_post_config' command is executed.
13:00:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:33 INFO  : The application 'K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:00:33 INFO  : 'configparams force-mem-access 0' command is executed.
13:00:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:00:33 INFO  : Memory regions updated for context APU
13:00:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:33 INFO  : 'con' command is executed.
13:00:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

13:00:33 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190815\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare_test.elf_on_local.tcl'
13:01:45 INFO  : Disconnected from the channel tcfchan#7.
13:01:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:46 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
13:01:46 INFO  : 'jtag frequency' command is executed.
13:01:46 INFO  : Sourcing of 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
13:01:46 INFO  : Context for 'APU' is selected.
13:01:47 INFO  : System reset is completed.
13:01:50 INFO  : 'after 3000' command is executed.
13:01:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
13:01:56 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
13:01:56 INFO  : Context for 'APU' is selected.
13:01:56 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
13:01:56 INFO  : 'configparams force-mem-access 1' command is executed.
13:01:56 INFO  : Context for 'APU' is selected.
13:01:57 INFO  : 'ps7_init' command is executed.
13:01:57 INFO  : 'ps7_post_config' command is executed.
13:01:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:59 INFO  : The application 'K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:01:59 INFO  : 'configparams force-mem-access 0' command is executed.
13:01:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:01:59 INFO  : Memory regions updated for context APU
13:01:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:59 INFO  : 'con' command is executed.
13:01:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

13:01:59 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190815\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare_test.elf_on_local.tcl'
13:07:23 INFO  : Disconnected from the channel tcfchan#8.
13:07:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:25 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
13:07:25 INFO  : 'jtag frequency' command is executed.
13:07:25 INFO  : Sourcing of 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
13:07:25 INFO  : Context for 'APU' is selected.
13:07:25 INFO  : System reset is completed.
13:07:28 INFO  : 'after 3000' command is executed.
13:07:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
13:07:34 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
13:07:34 INFO  : Context for 'APU' is selected.
13:07:34 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
13:07:34 INFO  : 'configparams force-mem-access 1' command is executed.
13:07:34 INFO  : Context for 'APU' is selected.
13:07:35 INFO  : 'ps7_init' command is executed.
13:07:35 INFO  : 'ps7_post_config' command is executed.
13:07:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:07:37 INFO  : The application 'K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:07:37 INFO  : 'configparams force-mem-access 0' command is executed.
13:07:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:07:37 INFO  : Memory regions updated for context APU
13:07:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:07:37 INFO  : 'con' command is executed.
13:07:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

13:07:37 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190815\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare_test.elf_on_local.tcl'
13:07:53 INFO  : Disconnected from the channel tcfchan#9.
13:07:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:54 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
13:07:54 INFO  : 'jtag frequency' command is executed.
13:07:54 INFO  : Sourcing of 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
13:07:54 INFO  : Context for 'APU' is selected.
13:07:54 INFO  : System reset is completed.
13:07:57 INFO  : 'after 3000' command is executed.
13:07:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
13:08:04 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
13:08:04 INFO  : Context for 'APU' is selected.
13:08:04 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
13:08:04 INFO  : 'configparams force-mem-access 1' command is executed.
13:08:04 INFO  : Context for 'APU' is selected.
13:08:04 INFO  : 'ps7_init' command is executed.
13:08:04 INFO  : 'ps7_post_config' command is executed.
13:08:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:06 INFO  : The application 'K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:08:06 INFO  : 'configparams force-mem-access 0' command is executed.
13:08:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:08:06 INFO  : Memory regions updated for context APU
13:08:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:06 INFO  : 'con' command is executed.
13:08:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

13:08:06 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190815\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare_test.elf_on_local.tcl'
15:27:39 INFO  : Disconnected from the channel tcfchan#10.
17:14:07 INFO  : Registering command handlers for SDK TCF services
17:14:08 INFO  : Launching XSCT server: xsct.bat -interactive K:\sola\isa_test_20190815\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
17:14:14 INFO  : XSCT server has started successfully.
17:14:17 INFO  : Successfully done setting XSCT server connection channel  
17:14:17 INFO  : Successfully done setting SDK workspace  
17:14:17 INFO  : Processing command line option -hwspec K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper.hdf.
17:14:17 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
17:34:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:27 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
17:34:27 INFO  : 'jtag frequency' command is executed.
17:34:27 INFO  : Sourcing of 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
17:34:27 INFO  : Context for 'APU' is selected.
17:34:29 INFO  : System reset is completed.
17:34:32 INFO  : 'after 3000' command is executed.
17:34:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
17:34:38 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
17:34:38 INFO  : Context for 'APU' is selected.
17:34:38 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:34:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:38 INFO  : Context for 'APU' is selected.
17:34:39 INFO  : 'ps7_init' command is executed.
17:34:39 INFO  : 'ps7_post_config' command is executed.
17:34:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:41 INFO  : The application 'K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:34:41 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:42 INFO  : Memory regions updated for context APU
17:34:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:43 INFO  : 'con' command is executed.
17:34:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

17:34:43 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190815\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare_test.elf_on_local.tcl'
17:35:38 INFO  : Disconnected from the channel tcfchan#1.
17:35:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:40 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
17:35:40 INFO  : 'jtag frequency' command is executed.
17:35:40 INFO  : Sourcing of 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
17:35:40 INFO  : Context for 'APU' is selected.
17:35:40 INFO  : System reset is completed.
17:35:43 INFO  : 'after 3000' command is executed.
17:35:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
17:35:49 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
17:35:49 INFO  : Context for 'APU' is selected.
17:35:57 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:35:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:57 INFO  : Context for 'APU' is selected.
17:35:58 INFO  : 'ps7_init' command is executed.
17:35:58 INFO  : 'ps7_post_config' command is executed.
17:35:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:59 INFO  : The application 'K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:59 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:59 INFO  : Memory regions updated for context APU
17:35:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:00 INFO  : 'con' command is executed.
17:36:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

17:36:00 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190815\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare_test.elf_on_local.tcl'
17:36:23 INFO  : Disconnected from the channel tcfchan#2.
17:36:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:25 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
17:36:25 INFO  : 'jtag frequency' command is executed.
17:36:25 INFO  : Sourcing of 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
17:36:25 INFO  : Context for 'APU' is selected.
17:36:25 INFO  : System reset is completed.
17:36:28 INFO  : 'after 3000' command is executed.
17:36:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
17:36:34 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
17:36:34 INFO  : Context for 'APU' is selected.
17:36:36 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:36:36 INFO  : 'configparams force-mem-access 1' command is executed.
17:36:36 INFO  : Context for 'APU' is selected.
17:36:37 INFO  : 'ps7_init' command is executed.
17:36:37 INFO  : 'ps7_post_config' command is executed.
17:36:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:38 INFO  : The application 'K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:36:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:36:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:36:39 INFO  : Memory regions updated for context APU
17:36:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:39 INFO  : 'con' command is executed.
17:36:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

17:36:39 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190815\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare_test.elf_on_local.tcl'
17:37:16 INFO  : Disconnected from the channel tcfchan#3.
17:37:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:18 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
17:37:18 INFO  : 'jtag frequency' command is executed.
17:37:18 INFO  : Sourcing of 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
17:37:18 INFO  : Context for 'APU' is selected.
17:37:18 INFO  : System reset is completed.
17:37:21 INFO  : 'after 3000' command is executed.
17:37:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
17:37:27 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
17:37:27 INFO  : Context for 'APU' is selected.
17:37:29 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:37:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:29 INFO  : Context for 'APU' is selected.
17:37:29 INFO  : 'ps7_init' command is executed.
17:37:29 INFO  : 'ps7_post_config' command is executed.
17:37:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:31 INFO  : The application 'K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:37:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:37:31 INFO  : Memory regions updated for context APU
17:37:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:31 INFO  : 'con' command is executed.
17:37:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

17:37:31 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190815\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare_test.elf_on_local.tcl'
17:39:26 INFO  : Disconnected from the channel tcfchan#4.
17:39:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:28 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
17:39:28 INFO  : 'jtag frequency' command is executed.
17:39:28 INFO  : Sourcing of 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
17:39:28 INFO  : Context for 'APU' is selected.
17:39:28 INFO  : System reset is completed.
17:39:31 INFO  : 'after 3000' command is executed.
17:39:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
17:39:37 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
17:39:37 INFO  : Context for 'APU' is selected.
17:39:39 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:39:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:39 INFO  : Context for 'APU' is selected.
17:39:39 INFO  : 'ps7_init' command is executed.
17:39:39 INFO  : 'ps7_post_config' command is executed.
17:39:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:41 INFO  : The application 'K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:41 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:41 INFO  : Memory regions updated for context APU
17:39:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:41 INFO  : 'con' command is executed.
17:39:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

17:39:41 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190815\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare_test.elf_on_local.tcl'
17:40:29 INFO  : Disconnected from the channel tcfchan#5.
17:40:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:30 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
17:40:30 INFO  : 'jtag frequency' command is executed.
17:40:30 INFO  : Sourcing of 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
17:40:30 INFO  : Context for 'APU' is selected.
17:40:31 INFO  : System reset is completed.
17:40:34 INFO  : 'after 3000' command is executed.
17:40:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
17:40:40 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
17:40:40 INFO  : Context for 'APU' is selected.
17:40:41 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:40:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:40:41 INFO  : Context for 'APU' is selected.
17:40:42 INFO  : 'ps7_init' command is executed.
17:40:42 INFO  : 'ps7_post_config' command is executed.
17:40:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:43 INFO  : The application 'K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:40:43 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:44 INFO  : Memory regions updated for context APU
17:40:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:44 INFO  : 'con' command is executed.
17:40:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

17:40:44 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190815\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare_test.elf_on_local.tcl'
17:42:28 INFO  : Disconnected from the channel tcfchan#6.
17:42:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:29 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
17:42:29 INFO  : 'jtag frequency' command is executed.
17:42:29 INFO  : Sourcing of 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
17:42:29 INFO  : Context for 'APU' is selected.
17:42:29 INFO  : System reset is completed.
17:42:32 INFO  : 'after 3000' command is executed.
17:42:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
17:42:38 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
17:42:38 INFO  : Context for 'APU' is selected.
17:42:40 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:42:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:40 INFO  : Context for 'APU' is selected.
17:42:41 INFO  : 'ps7_init' command is executed.
17:42:41 INFO  : 'ps7_post_config' command is executed.
17:42:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:42 INFO  : The application 'K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:42 INFO  : Memory regions updated for context APU
17:42:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:43 INFO  : 'con' command is executed.
17:42:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

17:42:43 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190815\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare_test.elf_on_local.tcl'
17:43:16 INFO  : Disconnected from the channel tcfchan#7.
17:43:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:18 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
17:43:18 INFO  : 'jtag frequency' command is executed.
17:43:18 INFO  : Sourcing of 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
17:43:18 INFO  : Context for 'APU' is selected.
17:43:18 INFO  : System reset is completed.
17:43:21 INFO  : 'after 3000' command is executed.
17:43:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
17:43:27 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
17:43:27 INFO  : Context for 'APU' is selected.
17:43:28 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:43:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:28 INFO  : Context for 'APU' is selected.
17:43:29 INFO  : 'ps7_init' command is executed.
17:43:29 INFO  : 'ps7_post_config' command is executed.
17:43:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:31 INFO  : The application 'K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:31 INFO  : Memory regions updated for context APU
17:43:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:31 INFO  : 'con' command is executed.
17:43:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

17:43:31 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190815\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare_test.elf_on_local.tcl'
17:45:30 INFO  : Disconnected from the channel tcfchan#8.
17:45:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:31 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
17:45:31 INFO  : 'jtag frequency' command is executed.
17:45:31 INFO  : Sourcing of 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
17:45:31 INFO  : Context for 'APU' is selected.
17:45:32 INFO  : System reset is completed.
17:45:35 INFO  : 'after 3000' command is executed.
17:45:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
17:45:41 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
17:45:41 INFO  : Context for 'APU' is selected.
17:45:42 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:45:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:45:42 INFO  : Context for 'APU' is selected.
17:45:43 INFO  : 'ps7_init' command is executed.
17:45:43 INFO  : 'ps7_post_config' command is executed.
17:45:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:45 INFO  : The application 'K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:45:45 INFO  : 'configparams force-mem-access 0' command is executed.
17:45:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:45:45 INFO  : Memory regions updated for context APU
17:45:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:45 INFO  : 'con' command is executed.
17:45:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

17:45:45 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190815\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare_test.elf_on_local.tcl'
17:46:00 INFO  : Disconnected from the channel tcfchan#9.
17:46:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:02 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
17:46:02 INFO  : 'jtag frequency' command is executed.
17:46:02 INFO  : Sourcing of 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
17:46:02 INFO  : Context for 'APU' is selected.
17:46:02 INFO  : System reset is completed.
17:46:05 INFO  : 'after 3000' command is executed.
17:46:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
17:46:11 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
17:46:11 INFO  : Context for 'APU' is selected.
17:46:13 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:46:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:13 INFO  : Context for 'APU' is selected.
17:46:14 INFO  : 'ps7_init' command is executed.
17:46:14 INFO  : 'ps7_post_config' command is executed.
17:46:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:15 INFO  : The application 'K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:46:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:15 INFO  : Memory regions updated for context APU
17:46:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:16 INFO  : 'con' command is executed.
17:46:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

17:46:16 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190815\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare_test.elf_on_local.tcl'
17:46:36 INFO  : Disconnected from the channel tcfchan#10.
17:46:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:37 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
17:46:37 INFO  : 'jtag frequency' command is executed.
17:46:37 INFO  : Sourcing of 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
17:46:37 INFO  : Context for 'APU' is selected.
17:46:38 INFO  : System reset is completed.
17:46:41 INFO  : 'after 3000' command is executed.
17:46:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
17:46:47 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
17:46:47 INFO  : Context for 'APU' is selected.
17:46:48 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:46:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:48 INFO  : Context for 'APU' is selected.
17:46:49 INFO  : 'ps7_init' command is executed.
17:46:49 INFO  : 'ps7_post_config' command is executed.
17:46:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:51 INFO  : The application 'K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:46:51 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:51 INFO  : Memory regions updated for context APU
17:46:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:51 INFO  : 'con' command is executed.
17:46:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

17:46:51 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190815\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare_test.elf_on_local.tcl'
17:48:36 INFO  : Disconnected from the channel tcfchan#11.
17:48:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:37 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
17:48:37 INFO  : 'jtag frequency' command is executed.
17:48:37 INFO  : Sourcing of 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
17:48:37 INFO  : Context for 'APU' is selected.
17:48:37 INFO  : System reset is completed.
17:48:40 INFO  : 'after 3000' command is executed.
17:48:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
17:48:46 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
17:48:47 INFO  : Context for 'APU' is selected.
17:48:48 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:48:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:48 INFO  : Context for 'APU' is selected.
17:48:49 INFO  : 'ps7_init' command is executed.
17:48:49 INFO  : 'ps7_post_config' command is executed.
17:48:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:51 INFO  : The application 'K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:51 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:51 INFO  : Memory regions updated for context APU
17:48:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:51 INFO  : 'con' command is executed.
17:48:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

17:48:51 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190815\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare_test.elf_on_local.tcl'
17:51:57 INFO  : Disconnected from the channel tcfchan#12.
17:51:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:58 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
17:51:58 INFO  : 'jtag frequency' command is executed.
17:51:58 INFO  : Sourcing of 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
17:51:58 INFO  : Context for 'APU' is selected.
17:51:58 INFO  : System reset is completed.
17:52:01 INFO  : 'after 3000' command is executed.
17:52:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
17:52:07 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
17:52:07 INFO  : Context for 'APU' is selected.
17:52:09 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:52:09 INFO  : 'configparams force-mem-access 1' command is executed.
17:52:09 INFO  : Context for 'APU' is selected.
17:52:09 INFO  : 'ps7_init' command is executed.
17:52:09 INFO  : 'ps7_post_config' command is executed.
17:52:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:11 INFO  : The application 'K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:52:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:52:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:52:11 INFO  : Memory regions updated for context APU
17:52:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:11 INFO  : 'con' command is executed.
17:52:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

17:52:11 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190815\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare_test.elf_on_local.tcl'
18:02:40 INFO  : Disconnected from the channel tcfchan#13.
18:02:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:41 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
18:02:41 INFO  : 'jtag frequency' command is executed.
18:02:41 INFO  : Sourcing of 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
18:02:41 INFO  : Context for 'APU' is selected.
18:02:41 INFO  : System reset is completed.
18:02:44 INFO  : 'after 3000' command is executed.
18:02:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
18:02:51 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
18:02:51 INFO  : Context for 'APU' is selected.
18:02:52 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
18:02:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:02:52 INFO  : Context for 'APU' is selected.
18:02:53 INFO  : 'ps7_init' command is executed.
18:02:53 INFO  : 'ps7_post_config' command is executed.
18:02:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:55 INFO  : The application 'K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:02:55 INFO  : 'configparams force-mem-access 0' command is executed.
18:02:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:02:55 INFO  : Memory regions updated for context APU
18:02:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:55 INFO  : 'con' command is executed.
18:02:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

18:02:55 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190815\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare_test.elf_on_local.tcl'
18:05:05 INFO  : Disconnected from the channel tcfchan#14.
18:05:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:06 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
18:05:06 INFO  : 'jtag frequency' command is executed.
18:05:06 INFO  : Sourcing of 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
18:05:06 INFO  : Context for 'APU' is selected.
18:05:06 INFO  : System reset is completed.
18:05:09 INFO  : 'after 3000' command is executed.
18:05:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
18:05:15 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
18:05:16 INFO  : Context for 'APU' is selected.
18:05:17 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
18:05:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:17 INFO  : Context for 'APU' is selected.
18:05:18 INFO  : 'ps7_init' command is executed.
18:05:18 INFO  : 'ps7_post_config' command is executed.
18:05:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:20 INFO  : The application 'K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:05:20 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:20 INFO  : Memory regions updated for context APU
18:05:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:20 INFO  : 'con' command is executed.
18:05:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

18:05:20 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190815\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare_test.elf_on_local.tcl'
18:05:54 INFO  : Disconnected from the channel tcfchan#15.
18:05:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:55 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
18:05:55 INFO  : 'jtag frequency' command is executed.
18:05:55 INFO  : Sourcing of 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
18:05:55 INFO  : Context for 'APU' is selected.
18:05:55 INFO  : System reset is completed.
18:05:58 INFO  : 'after 3000' command is executed.
18:05:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
18:06:04 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
18:06:04 INFO  : Context for 'APU' is selected.
18:06:06 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
18:06:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:06:06 INFO  : Context for 'APU' is selected.
18:06:07 INFO  : 'ps7_init' command is executed.
18:06:07 INFO  : 'ps7_post_config' command is executed.
18:06:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:08 INFO  : The application 'K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:06:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:06:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:06:08 INFO  : Memory regions updated for context APU
18:06:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:09 INFO  : 'con' command is executed.
18:06:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

18:06:09 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190815\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare_test.elf_on_local.tcl'
18:06:27 INFO  : Disconnected from the channel tcfchan#16.
19:57:25 INFO  : Registering command handlers for SDK TCF services
19:57:26 INFO  : Launching XSCT server: xsct.bat -interactive K:\sola\isa_test_20190815\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
19:57:32 INFO  : XSCT server has started successfully.
19:57:32 INFO  : Successfully done setting XSCT server connection channel  
19:57:32 INFO  : Successfully done setting SDK workspace  
19:57:32 INFO  : Processing command line option -hwspec K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper.hdf.
19:57:32 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
23:29:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:29:29 INFO  : Jtag cable 'Platform Cable USB II 0000139a20e901' is selected.
23:29:29 INFO  : 'jtag frequency' command is executed.
23:29:29 INFO  : Sourcing of 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
23:29:29 INFO  : Context for 'APU' is selected.
23:29:29 INFO  : System reset is completed.
23:29:32 INFO  : 'after 3000' command is executed.
23:29:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1' command is executed.
23:29:38 INFO  : FPGA configured successfully with bitstream "K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
23:29:38 INFO  : Context for 'APU' is selected.
23:29:39 INFO  : Hardware design information is loaded from 'K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
23:29:39 INFO  : 'configparams force-mem-access 1' command is executed.
23:29:39 INFO  : Context for 'APU' is selected.
23:29:39 INFO  : 'ps7_init' command is executed.
23:29:39 INFO  : 'ps7_post_config' command is executed.
23:29:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:41 INFO  : The application 'K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:29:41 INFO  : 'configparams force-mem-access 0' command is executed.
23:29:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000139a20e901" && level==0} -index 1
fpga -file K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
loadhw -hw K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
dow K:/sola/isa_test_20190815/project_1/project_1.sdk/isa_axilite_int_bare_test/Debug/isa_axilite_int_bare_test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:29:41 INFO  : Memory regions updated for context APU
23:29:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:41 INFO  : 'con' command is executed.
23:29:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000139a20e901"} -index 0
con
----------------End of Script----------------

23:29:41 INFO  : Launch script is exported to file 'K:\sola\isa_test_20190815\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_isa_axilite_int_bare_test.elf_on_local.tcl'
23:30:03 INFO  : Disconnected from the channel tcfchan#1.
18:43:45 INFO  : Registering command handlers for SDK TCF services
18:43:46 INFO  : Launching XSCT server: xsct.bat -interactive K:\sola\isa_test_20190815\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
18:43:52 INFO  : XSCT server has started successfully.
18:43:52 INFO  : Successfully done setting XSCT server connection channel  
18:43:52 INFO  : Successfully done setting SDK workspace  
18:43:52 INFO  : Processing command line option -hwspec K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper.hdf.
18:43:52 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
09:56:47 INFO  : Registering command handlers for SDK TCF services
09:56:47 INFO  : Launching XSCT server: xsct.bat -interactive K:\sola\isa_test_20190815\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
09:56:51 INFO  : XSCT server has started successfully.
09:56:51 INFO  : Successfully done setting XSCT server connection channel  
09:56:51 INFO  : Successfully done setting SDK workspace  
09:56:51 INFO  : Processing command line option -hwspec K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper.hdf.
09:56:51 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
19:56:45 INFO  : Registering command handlers for SDK TCF services
19:56:45 INFO  : Launching XSCT server: xsct.bat -interactive K:\sola\isa_test_20190815\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
19:56:48 INFO  : XSCT server has started successfully.
19:56:49 INFO  : Successfully done setting XSCT server connection channel  
19:56:49 INFO  : Successfully done setting SDK workspace  
19:56:49 INFO  : Processing command line option -hwspec K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper.hdf.
19:56:49 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
