// Seed: 340265366
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
`define pp_9 0
module module_0;
  assign id_0 = 1;
  logic id_1 = id_1;
  logic id_2;
  logic id_4;
  logic id_5;
  logic id_6;
  logic id_7;
endmodule
`timescale 1ps / 1ps
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  inout id_3;
  inout id_2;
  output id_1;
  assign id_4[1] = 1;
  uwire id_4 = id_4;
endmodule
