#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon May 25 00:44:28 2020
# Process ID: 32872
# Current directory: C:/Users/Focus_jk/undertale-verilog
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32344 C:\Users\Focus_jk\undertale-verilog\Undertale.xpr
# Log file: C:/Users/Focus_jk/undertale-verilog/vivado.log
# Journal file: C:/Users/Focus_jk/undertale-verilog\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Focus_jk/undertale-verilog/Undertale.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/tongplw/Desktop/undertale-verilog' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 731.746 ; gain = 124.777
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon May 25 00:44:59 2020] Launched synth_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/synth_1/runme.log
[Mon May 25 00:44:59 2020] Launched impl_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 3331 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'undertale' is not ideal for floorplanning, since the cellview 'intro_page' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.968 . Memory (MB): peak = 1633.336 ; gain = 7.766
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.969 . Memory (MB): peak = 1633.336 ; gain = 7.766
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1633.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1778.250 ; gain = 835.375
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA0D5BA
set_property PROGRAM.FILE {C:/Users/Focus_jk/undertale-verilog/Undertale.runs/impl_1/undertale.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Focus_jk/undertale-verilog/Undertale.runs/impl_1/undertale.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon May 25 01:04:44 2020] Launched synth_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/synth_1/runme.log
[Mon May 25 01:04:44 2020] Launched impl_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Focus_jk/undertale-verilog/Undertale.runs/impl_1/undertale.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon May 25 01:14:42 2020] Launched synth_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/synth_1/runme.log
[Mon May 25 01:14:42 2020] Launched impl_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Focus_jk/undertale-verilog/Undertale.runs/impl_1/undertale.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon May 25 01:22:42 2020] Launched synth_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/synth_1/runme.log
[Mon May 25 01:22:42 2020] Launched impl_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Focus_jk/undertale-verilog/Undertale.runs/impl_1/undertale.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon May 25 01:33:25 2020] Launched synth_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/synth_1/runme.log
[Mon May 25 01:33:25 2020] Launched impl_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/impl_1/runme.log
close [ open C:/Users/Focus_jk/undertale-verilog/Undertale.srcs/sources_1/new/CalculateScore.v w ]
add_files C:/Users/Focus_jk/undertale-verilog/Undertale.srcs/sources_1/new/CalculateScore.v
update_compile_order -fileset sources_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Focus_jk/undertale-verilog/Undertale.runs/impl_1/undertale.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon May 25 01:39:05 2020] Launched synth_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/synth_1/runme.log
[Mon May 25 01:39:05 2020] Launched impl_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/Focus_jk/undertale-verilog/Undertale.srcs/sources_1/new/CalculateScore.v] -no_script -reset -force -quiet
remove_files  C:/Users/Focus_jk/undertale-verilog/Undertale.srcs/sources_1/new/CalculateScore.v
close [ open C:/Users/Focus_jk/undertale-verilog/Undertale.srcs/sources_1/new/calculate_score.v w ]
add_files C:/Users/Focus_jk/undertale-verilog/Undertale.srcs/sources_1/new/calculate_score.v
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -jobs 2
[Mon May 25 01:41:30 2020] Launched synth_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/synth_1/runme.log
[Mon May 25 01:41:30 2020] Launched impl_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon May 25 01:41:49 2020] Launched synth_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Mon May 25 01:44:08 2020] Launched impl_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon May 25 01:46:31 2020] Launched impl_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Focus_jk/undertale-verilog/Undertale.runs/impl_1/undertale.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon May 25 01:48:21 2020] Launched synth_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/synth_1/runme.log
[Mon May 25 01:48:21 2020] Launched impl_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Focus_jk/undertale-verilog/Undertale.runs/impl_1/undertale.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Focus_jk/undertale-verilog/Undertale.runs/impl_1/undertale.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon May 25 02:04:09 2020] Launched synth_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/synth_1/runme.log
[Mon May 25 02:04:09 2020] Launched impl_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Focus_jk/undertale-verilog/Undertale.runs/impl_1/undertale.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon May 25 02:11:24 2020] Launched synth_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/synth_1/runme.log
[Mon May 25 02:11:24 2020] Launched impl_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/impl_1/runme.log
close [ open C:/Users/Focus_jk/undertale-verilog/Undertale.srcs/sources_1/new/tap.v w ]
add_files C:/Users/Focus_jk/undertale-verilog/Undertale.srcs/sources_1/new/tap.v
update_compile_order -fileset sources_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Focus_jk/undertale-verilog/Undertale.runs/impl_1/undertale.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Focus_jk/undertale-verilog/Undertale.runs/impl_1/undertale.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon May 25 02:28:04 2020] Launched synth_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/synth_1/runme.log
[Mon May 25 02:28:04 2020] Launched impl_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon May 25 02:30:01 2020] Launched synth_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/synth_1/runme.log
[Mon May 25 02:30:01 2020] Launched impl_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon May 25 02:32:23 2020] Launched synth_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/synth_1/runme.log
[Mon May 25 02:32:23 2020] Launched impl_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Focus_jk/undertale-verilog/Undertale.runs/impl_1/undertale.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon May 25 02:40:01 2020] Launched synth_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/synth_1/runme.log
[Mon May 25 02:40:01 2020] Launched impl_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon May 25 02:42:50 2020] Launched synth_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/synth_1/runme.log
[Mon May 25 02:42:50 2020] Launched impl_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon May 25 02:46:44 2020] Launched synth_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/synth_1/runme.log
[Mon May 25 02:46:44 2020] Launched impl_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon May 25 02:50:09 2020] Launched synth_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/synth_1/runme.log
[Mon May 25 02:50:10 2020] Launched impl_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon May 25 02:55:35 2020] Launched synth_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/synth_1/runme.log
[Mon May 25 02:55:35 2020] Launched impl_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon May 25 02:58:48 2020] Launched synth_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/synth_1/runme.log
[Mon May 25 02:58:48 2020] Launched impl_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon May 25 03:00:29 2020] Launched synth_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/synth_1/runme.log
[Mon May 25 03:00:29 2020] Launched impl_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon May 25 03:05:46 2020] Launched synth_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/synth_1/runme.log
[Mon May 25 03:05:46 2020] Launched impl_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon May 25 03:10:35 2020] Launched synth_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/synth_1/runme.log
[Mon May 25 03:10:35 2020] Launched impl_1...
Run output will be captured here: C:/Users/Focus_jk/undertale-verilog/Undertale.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 25 03:16:38 2020...
