// Seed: 1956870419
module module_0 (
    input  wire  id_0,
    output uwire id_1,
    input  uwire id_2,
    output tri0  id_3,
    input  tri1  id_4,
    input  tri0  id_5,
    output uwire id_6,
    input  wire  id_7,
    input  uwire id_8,
    output wor   id_9,
    output tri0  id_10,
    output wor   id_11
    , id_13
);
  logic id_14;
endmodule
module module_0 #(
    parameter id_3 = 32'd57,
    parameter id_4 = 32'd94
) (
    input uwire id_0,
    output tri1 id_1,
    input supply0 id_2,
    input tri0 _id_3,
    input supply1 _id_4,
    input uwire id_5
    , id_14,
    output uwire module_1,
    input wire id_7,
    output tri0 id_8,
    input supply0 id_9,
    output tri1 id_10,
    input tri id_11,
    input supply0 id_12
);
  logic id_15;
  ;
  tri id_16 = 1;
  wire [-1 : id_4] id_17 = id_5;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_5,
      id_8,
      id_2,
      id_9,
      id_10,
      id_2,
      id_11,
      id_10,
      id_10,
      id_10
  );
  assign modCall_1.id_6 = 0;
  logic [id_3 : -1] id_18;
  wire id_19;
endmodule
