// Seed: 1326821556
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri1 id_5;
  id_6 :
  assert property (@(id_4) 1)
  else;
  assign id_5 = 1'd0;
  wire id_7;
  id_8(
      .id_0(1 == id_6), .id_1(id_1 + 1), .id_2(1'b0)
  );
  wire id_9;
endmodule
module module_1 (
    output uwire id_0
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_6 = 0;
endmodule
