Time resolution is 1 ps
$finish called at time : 425 ns : File "D:/Internship/Verilog/Vending_Machine/vend_mach/vend_mach.srcs/sim_1/new/testbench_vending_machine.v" Line 64
