#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jul 29 17:01:14 2022
# Process ID: 14864
# Current directory: H:/Xilinx2019.1/lly/PS_PL_REG
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5704 H:\Xilinx2019.1\lly\PS_PL_REG\PS_PL_REG.xpr
# Log file: H:/Xilinx2019.1/lly/PS_PL_REG/vivado.log
# Journal file: H:/Xilinx2019.1/lly/PS_PL_REG\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/Xilinx2019.1/lly/PS_PL_REG/PS_PL_REG.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/Xilinx2019.1/lly/ip_repo/PS_PL_REG_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/Xilinx2019.1/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 843.922 ; gain = 237.219
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/Xilinx2019.1/lly/PS_PL_REG/PS_PL_REG.srcs/sources_1/bd/ZYNQ/ZYNQ.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: ZYNQ_wrapper
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1226.125 ; gain = 168.199
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_wrapper' [H:/Xilinx2019.1/lly/PS_PL_REG/PS_PL_REG.srcs/sources_1/bd/ZYNQ/hdl/ZYNQ_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ' [H:/Xilinx2019.1/lly/PS_PL_REG/PS_PL_REG.srcs/sources_1/bd/ZYNQ/synth/ZYNQ.v:13]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_PS_PL_REG_0_0' [H:/Xilinx2019.1/lly/PS_PL_REG/.Xil/Vivado-14864-LAPTOP-FQ40HM1E/realtime/ZYNQ_PS_PL_REG_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_PS_PL_REG_0_0' (1#1) [H:/Xilinx2019.1/lly/PS_PL_REG/.Xil/Vivado-14864-LAPTOP-FQ40HM1E/realtime/ZYNQ_PS_PL_REG_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_processing_system7_0_0' [H:/Xilinx2019.1/lly/PS_PL_REG/.Xil/Vivado-14864-LAPTOP-FQ40HM1E/realtime/ZYNQ_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_processing_system7_0_0' (2#1) [H:/Xilinx2019.1/lly/PS_PL_REG/.Xil/Vivado-14864-LAPTOP-FQ40HM1E/realtime/ZYNQ_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_ps7_0_axi_periph_0' [H:/Xilinx2019.1/lly/PS_PL_REG/PS_PL_REG.srcs/sources_1/bd/ZYNQ/synth/ZYNQ.v:302]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_191T45G' [H:/Xilinx2019.1/lly/PS_PL_REG/PS_PL_REG.srcs/sources_1/bd/ZYNQ/synth/ZYNQ.v:617]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_auto_pc_0' [H:/Xilinx2019.1/lly/PS_PL_REG/.Xil/Vivado-14864-LAPTOP-FQ40HM1E/realtime/ZYNQ_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_auto_pc_0' (3#1) [H:/Xilinx2019.1/lly/PS_PL_REG/.Xil/Vivado-14864-LAPTOP-FQ40HM1E/realtime/ZYNQ_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_191T45G' (4#1) [H:/Xilinx2019.1/lly/PS_PL_REG/PS_PL_REG.srcs/sources_1/bd/ZYNQ/synth/ZYNQ.v:617]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_ps7_0_axi_periph_0' (5#1) [H:/Xilinx2019.1/lly/PS_PL_REG/PS_PL_REG.srcs/sources_1/bd/ZYNQ/synth/ZYNQ.v:302]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_rst_ps7_0_50M_0' [H:/Xilinx2019.1/lly/PS_PL_REG/.Xil/Vivado-14864-LAPTOP-FQ40HM1E/realtime/ZYNQ_rst_ps7_0_50M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_rst_ps7_0_50M_0' (6#1) [H:/Xilinx2019.1/lly/PS_PL_REG/.Xil/Vivado-14864-LAPTOP-FQ40HM1E/realtime/ZYNQ_rst_ps7_0_50M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_50M' of module 'ZYNQ_rst_ps7_0_50M_0' has 10 connections declared, but only 6 given [H:/Xilinx2019.1/lly/PS_PL_REG/PS_PL_REG.srcs/sources_1/bd/ZYNQ/synth/ZYNQ.v:293]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ' (7#1) [H:/Xilinx2019.1/lly/PS_PL_REG/PS_PL_REG.srcs/sources_1/bd/ZYNQ/synth/ZYNQ.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_wrapper' (8#1) [H:/Xilinx2019.1/lly/PS_PL_REG/PS_PL_REG.srcs/sources_1/bd/ZYNQ/hdl/ZYNQ_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_191T45G has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_191T45G has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design ZYNQ_ps7_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design ZYNQ_ps7_0_axi_periph_0 has unconnected port ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1269.691 ; gain = 211.766
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1269.691 ; gain = 211.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1269.691 ; gain = 211.766
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'h:/Xilinx2019.1/lly/PS_PL_REG/PS_PL_REG.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_PS_PL_REG_0_0/ZYNQ_PS_PL_REG_0_0.dcp' for cell 'ZYNQ_i/PS_PL_REG_0'
INFO: [Project 1-454] Reading design checkpoint 'h:/Xilinx2019.1/lly/PS_PL_REG/PS_PL_REG.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/ZYNQ_processing_system7_0_0.dcp' for cell 'ZYNQ_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'h:/Xilinx2019.1/lly/PS_PL_REG/PS_PL_REG.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_rst_ps7_0_50M_0/ZYNQ_rst_ps7_0_50M_0.dcp' for cell 'ZYNQ_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'h:/Xilinx2019.1/lly/PS_PL_REG/PS_PL_REG.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_auto_pc_0/ZYNQ_auto_pc_0.dcp' for cell 'ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [h:/Xilinx2019.1/lly/PS_PL_REG/PS_PL_REG.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/ZYNQ_processing_system7_0_0.xdc] for cell 'ZYNQ_i/processing_system7_0/inst'
Finished Parsing XDC File [h:/Xilinx2019.1/lly/PS_PL_REG/PS_PL_REG.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/ZYNQ_processing_system7_0_0.xdc] for cell 'ZYNQ_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [h:/Xilinx2019.1/lly/PS_PL_REG/PS_PL_REG.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_processing_system7_0_0/ZYNQ_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ZYNQ_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ZYNQ_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [h:/Xilinx2019.1/lly/PS_PL_REG/PS_PL_REG.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_rst_ps7_0_50M_0/ZYNQ_rst_ps7_0_50M_0_board.xdc] for cell 'ZYNQ_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [h:/Xilinx2019.1/lly/PS_PL_REG/PS_PL_REG.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_rst_ps7_0_50M_0/ZYNQ_rst_ps7_0_50M_0_board.xdc] for cell 'ZYNQ_i/rst_ps7_0_50M/U0'
Parsing XDC File [h:/Xilinx2019.1/lly/PS_PL_REG/PS_PL_REG.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_rst_ps7_0_50M_0/ZYNQ_rst_ps7_0_50M_0.xdc] for cell 'ZYNQ_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [h:/Xilinx2019.1/lly/PS_PL_REG/PS_PL_REG.srcs/sources_1/bd/ZYNQ/ip/ZYNQ_rst_ps7_0_50M_0/ZYNQ_rst_ps7_0_50M_0.xdc] for cell 'ZYNQ_i/rst_ps7_0_50M/U0'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1400.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1460.543 ; gain = 402.617
29 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1460.543 ; gain = 616.445
place_ports LED_0 H18
set_property IOSTANDARD LVCMOS18 [get_ports [list LED_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list LED_0]]
file mkdir H:/Xilinx2019.1/lly/PS_PL_REG/PS_PL_REG.srcs/constrs_1/new
close [ open H:/Xilinx2019.1/lly/PS_PL_REG/PS_PL_REG.srcs/constrs_1/new/PS_PL_REG_CO.xdc w ]
add_files -fileset constrs_1 H:/Xilinx2019.1/lly/PS_PL_REG/PS_PL_REG.srcs/constrs_1/new/PS_PL_REG_CO.xdc
set_property target_constrs_file H:/Xilinx2019.1/lly/PS_PL_REG/PS_PL_REG.srcs/constrs_1/new/PS_PL_REG_CO.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Jul 29 17:03:05 2022] Launched synth_1...
Run output will be captured here: H:/Xilinx2019.1/lly/PS_PL_REG/PS_PL_REG.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jul 29 17:03:50 2022] Launched impl_1...
Run output will be captured here: H:/Xilinx2019.1/lly/PS_PL_REG/PS_PL_REG.runs/impl_1/runme.log
file mkdir H:/Xilinx2019.1/lly/PS_PL_REG/PS_PL_REG.sdk
file copy -force H:/Xilinx2019.1/lly/PS_PL_REG/PS_PL_REG.runs/impl_1/ZYNQ_wrapper.sysdef H:/Xilinx2019.1/lly/PS_PL_REG/PS_PL_REG.sdk/ZYNQ_wrapper.hdf

launch_sdk -workspace H:/Xilinx2019.1/lly/PS_PL_REG/PS_PL_REG.sdk -hwspec H:/Xilinx2019.1/lly/PS_PL_REG/PS_PL_REG.sdk/ZYNQ_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace H:/Xilinx2019.1/lly/PS_PL_REG/PS_PL_REG.sdk -hwspec H:/Xilinx2019.1/lly/PS_PL_REG/PS_PL_REG.sdk/ZYNQ_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {H:/Xilinx2019.1/lly/PS_PL_REG/PS_PL_REG.srcs/sources_1/bd/ZYNQ/ZYNQ.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:user:PS_PL_REG:1.0 - PS_PL_REG_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Successfully read diagram <ZYNQ> from BD file <H:/Xilinx2019.1/lly/PS_PL_REG/PS_PL_REG.srcs/sources_1/bd/ZYNQ/ZYNQ.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1480.551 ; gain = 1.461
open_bd_design {H:/Xilinx2019.1/lly/PS_PL_REG/PS_PL_REG.srcs/sources_1/bd/ZYNQ/ZYNQ.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 29 17:33:53 2022...
