Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\CPEN391\l2b-25-forks\hardware\testWifiTouch\cpu.qsys --block-symbol-file --output-directory=D:\CPEN391\l2b-25-forks\hardware\testWifiTouch\cpu --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading testWifiTouch/cpu.qsys
Progress: Reading input file
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding leds_r [altera_avalon_pio 18.1]
Progress: Parameterizing module leds_r
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram_controller
Progress: Adding sys_pll_clk [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module sys_pll_clk
Progress: Adding touchscreen_uart [altera_up_avalon_rs232 17.1]
Progress: Parameterizing module touchscreen_uart
Progress: Adding vga_controller [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module vga_controller
Progress: Adding video_dual_clock_buffer_0 [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module video_dual_clock_buffer_0
Progress: Adding video_pixel_buffer_dma_0 [altera_up_avalon_video_pixel_buffer_dma 18.0]
Progress: Parameterizing module video_pixel_buffer_dma_0
Progress: Adding video_pll_0 [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module video_pll_0
Progress: Adding video_rgb_resampler_0 [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module video_rgb_resampler_0
Progress: Adding video_scaler_0 [altera_up_avalon_video_scaler 18.0]
Progress: Parameterizing module video_scaler_0
Progress: Adding wifi_uart [altera_up_avalon_rs232 17.1]
Progress: Parameterizing module wifi_uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cpu.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: cpu.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: cpu.sys_pll_clk: Refclk Freq: 50.0
Info: cpu.vga_controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: cpu.video_rgb_resampler_0: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\CPEN391\l2b-25-forks\hardware\testWifiTouch\cpu.qsys --synthesis=VERILOG --output-directory=D:\CPEN391\l2b-25-forks\hardware\testWifiTouch\cpu\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading testWifiTouch/cpu.qsys
Progress: Reading input file
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding leds_r [altera_avalon_pio 18.1]
Progress: Parameterizing module leds_r
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram_controller
Progress: Adding sys_pll_clk [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module sys_pll_clk
Progress: Adding touchscreen_uart [altera_up_avalon_rs232 17.1]
Progress: Parameterizing module touchscreen_uart
Progress: Adding vga_controller [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module vga_controller
Progress: Adding video_dual_clock_buffer_0 [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module video_dual_clock_buffer_0
Progress: Adding video_pixel_buffer_dma_0 [altera_up_avalon_video_pixel_buffer_dma 18.0]
Progress: Parameterizing module video_pixel_buffer_dma_0
Progress: Adding video_pll_0 [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module video_pll_0
Progress: Adding video_rgb_resampler_0 [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module video_rgb_resampler_0
Progress: Adding video_scaler_0 [altera_up_avalon_video_scaler 18.0]
Progress: Parameterizing module video_scaler_0
Progress: Adding wifi_uart [altera_up_avalon_rs232 17.1]
Progress: Parameterizing module wifi_uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cpu.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: cpu.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: cpu.sys_pll_clk: Refclk Freq: 50.0
Info: cpu.vga_controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: cpu.video_rgb_resampler_0: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: cpu: Generating cpu "cpu" for QUARTUS_SYNTH
Info: jtag_uart_0: Starting RTL generation for module 'cpu_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec D:/programs/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=cpu_jtag_uart_0 --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9417_8193655134066390273.dir/0528_jtag_uart_0_gen/ --quartus_dir=D:/programs/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9417_8193655134066390273.dir/0528_jtag_uart_0_gen//cpu_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'cpu_jtag_uart_0'
Info: jtag_uart_0: "cpu" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: leds_r: Starting RTL generation for module 'cpu_leds_r'
Info: leds_r:   Generation command is [exec D:/programs/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cpu_leds_r --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9417_8193655134066390273.dir/0529_leds_r_gen/ --quartus_dir=D:/programs/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9417_8193655134066390273.dir/0529_leds_r_gen//cpu_leds_r_component_configuration.pl  --do_build_sim=0  ]
Info: leds_r: Done RTL generation for module 'cpu_leds_r'
Info: leds_r: "cpu" instantiated altera_avalon_pio "leds_r"
Info: nios2_gen2_0: "cpu" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'cpu_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec D:/programs/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cpu_onchip_memory2_0 --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9417_8193655134066390273.dir/0530_onchip_memory2_0_gen/ --quartus_dir=D:/programs/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9417_8193655134066390273.dir/0530_onchip_memory2_0_gen//cpu_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'cpu_onchip_memory2_0'
Info: onchip_memory2_0: "cpu" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: sdram_controller: Starting RTL generation for module 'cpu_sdram_controller'
Info: sdram_controller:   Generation command is [exec D:/programs/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/programs/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/programs/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=cpu_sdram_controller --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9417_8193655134066390273.dir/0531_sdram_controller_gen/ --quartus_dir=D:/programs/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9417_8193655134066390273.dir/0531_sdram_controller_gen//cpu_sdram_controller_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_controller: Done RTL generation for module 'cpu_sdram_controller'
Info: sdram_controller: "cpu" instantiated altera_avalon_new_sdram_controller "sdram_controller"
Info: sys_pll_clk: "cpu" instantiated altera_up_avalon_sys_sdram_pll "sys_pll_clk"
Info: touchscreen_uart: Starting Generation of RS232 UART
Info: touchscreen_uart: "cpu" instantiated altera_up_avalon_rs232 "touchscreen_uart"
Info: vga_controller: Starting Generation of VGA Controller
Info: vga_controller: "cpu" instantiated altera_up_avalon_video_vga_controller "vga_controller"
Info: video_dual_clock_buffer_0: Starting Generation of the Dual Clock Buffer
Info: video_dual_clock_buffer_0: "cpu" instantiated altera_up_avalon_video_dual_clock_buffer "video_dual_clock_buffer_0"
Info: video_pixel_buffer_dma_0: Starting Generation of VGA Pixel Buffer
Info: video_pixel_buffer_dma_0: "cpu" instantiated altera_up_avalon_video_pixel_buffer_dma "video_pixel_buffer_dma_0"
Info: video_pll_0: "cpu" instantiated altera_up_avalon_video_pll "video_pll_0"
Info: video_rgb_resampler_0: Starting Generation of Video RGB Resampler
Info: video_rgb_resampler_0: "cpu" instantiated altera_up_avalon_video_rgb_resampler "video_rgb_resampler_0"
Info: wifi_uart: Starting Generation of RS232 UART
Info: wifi_uart: "cpu" instantiated altera_up_avalon_rs232 "wifi_uart"
Info: Reusing file D:/CPEN391/l2b-25-forks/hardware/testWifiTouch/cpu/synthesis/submodules/altera_up_rs232_counters.v
Info: Reusing file D:/CPEN391/l2b-25-forks/hardware/testWifiTouch/cpu/synthesis/submodules/altera_up_rs232_in_deserializer.v
Info: Reusing file D:/CPEN391/l2b-25-forks/hardware/testWifiTouch/cpu/synthesis/submodules/altera_up_rs232_out_serializer.v
Info: Reusing file D:/CPEN391/l2b-25-forks/hardware/testWifiTouch/cpu/synthesis/submodules/altera_up_sync_fifo.v
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "cpu" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "cpu" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "cpu" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'cpu_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec D:/Programs/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I D:/Programs/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/programs/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/programs/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/programs/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/programs/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/programs/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/programs/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=cpu_nios2_gen2_0_cpu --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt9417_8193655134066390273.dir/0540_cpu_gen/ --quartus_bindir=D:/Programs/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt9417_8193655134066390273.dir/0540_cpu_gen//cpu_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.03.01 20:51:46 (*) Starting Nios II generation
Info: cpu: # 2023.03.01 20:51:46 (*)   Checking for plaintext license.
Info: cpu: # 2023.03.01 20:51:47 (*)   Couldn't query license setup in Quartus directory D:/Programs/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2023.03.01 20:51:47 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2023.03.01 20:51:47 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2023.03.01 20:51:47 (*)   Plaintext license not found.
Info: cpu: # 2023.03.01 20:51:47 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2023.03.01 20:51:47 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.03.01 20:51:47 (*)   Creating all objects for CPU
Info: cpu: # 2023.03.01 20:51:49 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.03.01 20:51:49 (*)   Creating plain-text RTL
Info: cpu: # 2023.03.01 20:51:49 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'cpu_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: sys_pll: "sys_pll_clk" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "sys_pll_clk" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: video_pll: "video_pll_0" instantiated altera_pll "video_pll"
Info: video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator"
Info: sdram_controller_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sdram_controller_s1_translator"
Info: video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent"
Info: sdram_controller_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sdram_controller_s1_agent"
Info: sdram_controller_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sdram_controller_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: sdram_controller_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_controller_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/CPEN391/l2b-25-forks/hardware/testWifiTouch/cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_006: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_006"
Info: Reusing file D:/CPEN391/l2b-25-forks/hardware/testWifiTouch/cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/CPEN391/l2b-25-forks/hardware/testWifiTouch/cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/CPEN391/l2b-25-forks/hardware/testWifiTouch/cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file D:/CPEN391/l2b-25-forks/hardware/testWifiTouch/cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: nios2_gen2_0_data_master_to_sdram_controller_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "nios2_gen2_0_data_master_to_sdram_controller_s1_cmd_width_adapter"
Info: Reusing file D:/CPEN391/l2b-25-forks/hardware/testWifiTouch/cpu/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/CPEN391/l2b-25-forks/hardware/testWifiTouch/cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: cpu: Done "cpu" with 49 modules, 78 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
