FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-or-later
/*
 *  DEC I/O ASIC's counter clocksource
 *
 *  Copyright (C) 2008	Yoichi Yuasa <yuasa@linux-mips.org>
 */
#include <linux/clocksource.h>
#include <linux/sched_clock.h>
#include <linux/init.h>

/* bench 14543.1.0 20fa57ba665a */
/* bench 14543.1.1 30cd1f9a94e8 */
/* bench 14543.1.2 7b036a369760 */
/* bench 14543.1.3 467da38e5066 */
/* bench 14543.1.4 32fcea30ed23 */
/* bench 14543.1.5 bf70fbbde2b1 */
/* bench 14543.1.6 8905634a47d7 */
/* bench 14543.1.7 36795e80308e */
/* bench 14543.1.8 c5db545d3323 */
#include <asm/ds1287.h>
#include <asm/time.h>
#include <asm/dec/ioasic.h>
#include <asm/dec/ioasic_addrs.h>

static u64 dec_ioasic_hpt_read(struct clocksource *cs)
{
	return ioasic_read(IO_REG_FCTR);
}

static struct clocksource clocksource_dec = {
	.name		= "dec-ioasic",
	.read		= dec_ioasic_hpt_read,
	.mask		= CLOCKSOURCE_MASK(32),
	.flags		= CLOCK_SOURCE_IS_CONTINUOUS,
/* bench 13443.0.0 f3786f0c4b04 */
/* bench 13443.0.1 d745ad0e5cc0 */
/* bench 13443.0.2 d001af6f4fd8 */
/* bench 13443.0.3 220752e2cf39 */
/* bench 13443.0.4 1c401698cf15 */

static u64 notrace dec_ioasic_read_sched_clock(void)
/* bench 22798.0.0 2e97982c7e62 */
/* bench 22798.0.1 7e6e45face4c */
/* bench 22798.0.2 308f2bf8795a */
/* bench 22798.0.3 345bb8b9b3fd */
/* bench 22798.0.4 1879f5d0dc61 */
/* bench 22798.0.5 7f1c301a8dd4 */
/* bench 22798.0.6 690798442edf */
}

int __init dec_ioasic_clocksource_init(void)
{
	unsigned int freq;
	u32 start, end;
	int i = HZ / 8;

	ds1287_timer_state();
	while (!ds1287_timer_state())
		;

	start = dec_ioasic_hpt_read(&clocksource_dec);

	while (i--)
		while (!ds1287_timer_state())
			;

	end = dec_ioasic_hpt_read(&clocksource_dec);

	freq = (end - start) * 8;

	/* An early revision of the I/O ASIC didn't have the counter.  */
	if (!freq)
		return -ENXIO;

/* bench 6645.3.0 a6081db4762a */
/* bench 6645.3.1 1e1d98495e96 */
/* bench 6645.3.2 38a33ae7671a */
/* bench 6645.3.3 88e3ea59bd92 */
/* bench 6645.3.4 9aee6bb15c8f */
/* bench 6645.3.5 a4e320f64c4f */
/* bench 6645.3.6 7019da54eb4c */
/* bench 6645.3.7 e0392d0d7f12 */
/* bench 6645.3.8 220d14869c86 */
/* bench 6645.3.9 dfb7fb0ca658 */
/* bench 6645.3.10 610f18669957 */
/* bench 6645.3.11 321169140eaa */
/* bench 6645.3.12 47f0fb8c43f0 */
	printk(KERN_INFO "I/O ASIC clock frequency %dHz\n", freq);

	clocksource_dec.rating = 200 + freq / 10000000;
	clocksource_register_hz(&clocksource_dec, freq);

	sched_clock_register(dec_ioasic_read_sched_clock, 32, freq);

	return 0;
}
