intTypesSeq

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000344                       # Number of seconds simulated
sim_ticks                                   344221000                       # Number of ticks simulated
final_tick                                  344221000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 255244                       # Simulator instruction rate (inst/s)
host_op_rate                                   255192                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             6932950655                       # Simulator tick rate (ticks/s)
host_mem_usage                                6707348                       # Number of bytes of host memory used
host_seconds                                     0.05                       # Real time elapsed on the host
sim_insts                                       12668                       # Number of instructions simulated
sim_ops                                         12668                       # Number of ops (including micro ops) simulated



system.cache.pwrStateResidencyTicks::UNDEFINED    344221000                       # Cumulative time (in ticks) in various power states
system.cache.hits                                7215                       # Number of hits
system.cache.misses                              9974                       # Number of misses
system.cache.missLatency::samples                9974                       # Ticks for misses to the cache
system.cache.missLatency::mean           32788.449970                       # Ticks for misses to the cache
system.cache.missLatency::gmean          29039.148475                       # Ticks for misses to the cache
system.cache.missLatency::stdev          23386.407546                       # Ticks for misses to the cache
system.cache.missLatency::0-32767                7875     78.96%     78.96% # Ticks for misses to the cache
system.cache.missLatency::32768-65535            1555     15.59%     94.55% # Ticks for misses to the cache
system.cache.missLatency::65536-98303             433      4.34%     98.89% # Ticks for misses to the cache
system.cache.missLatency::98304-131071             32      0.32%     99.21% # Ticks for misses to the cache
system.cache.missLatency::131072-163839            36      0.36%     99.57% # Ticks for misses to the cache
system.cache.missLatency::163840-196607            12      0.12%     99.69% # Ticks for misses to the cache
system.cache.missLatency::196608-229375             5      0.05%     99.74% # Ticks for misses to the cache
system.cache.missLatency::229376-262143             2      0.02%     99.76% # Ticks for misses to the cache
system.cache.missLatency::262144-294911             8      0.08%     99.84% # Ticks for misses to the cache
system.cache.missLatency::294912-327679             9      0.09%     99.93% # Ticks for misses to the cache
system.cache.missLatency::327680-360447             7      0.07%    100.00% # Ticks for misses to the cache
system.cache.missLatency::360448-393215             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::393216-425983             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::425984-458751             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::458752-491519             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::491520-524287             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::total                  9974                       # Ticks for misses to the cache
system.cache.hitRatio                        0.419745                       # The ratio of hits to the total accesses to the cache
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port        29906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port      1275648                       # Cumulative packet size per connected master and slave (bytes)
