
vgrs-security-system-stm32f7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009138  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002a2c  08009338  08009338  00019338  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bd64  0800bd64  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  0800bd64  0800bd64  0001bd64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bd6c  0800bd6c  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bd6c  0800bd6c  0001bd6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bd70  0800bd70  0001bd70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  0800bd74  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004cc8  2000006c  0800bde0  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004d34  0800bde0  00024d34  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002528c  00000000  00000000  0002009a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000048f9  00000000  00000000  00045326  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001988  00000000  00000000  00049c20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001790  00000000  00000000  0004b5a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00006314  00000000  00000000  0004cd38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001fca9  00000000  00000000  0005304c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00131610  00000000  00000000  00072cf5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001a4305  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006a48  00000000  00000000  001a4358  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	2000006c 	.word	0x2000006c
 800021c:	00000000 	.word	0x00000000
 8000220:	08009320 	.word	0x08009320

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000070 	.word	0x20000070
 800023c:	08009320 	.word	0x08009320

08000240 <__aeabi_uldivmod>:
 8000240:	b953      	cbnz	r3, 8000258 <__aeabi_uldivmod+0x18>
 8000242:	b94a      	cbnz	r2, 8000258 <__aeabi_uldivmod+0x18>
 8000244:	2900      	cmp	r1, #0
 8000246:	bf08      	it	eq
 8000248:	2800      	cmpeq	r0, #0
 800024a:	bf1c      	itt	ne
 800024c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000250:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000254:	f000 b96e 	b.w	8000534 <__aeabi_idiv0>
 8000258:	f1ad 0c08 	sub.w	ip, sp, #8
 800025c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000260:	f000 f806 	bl	8000270 <__udivmoddi4>
 8000264:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000268:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800026c:	b004      	add	sp, #16
 800026e:	4770      	bx	lr

08000270 <__udivmoddi4>:
 8000270:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000274:	9d08      	ldr	r5, [sp, #32]
 8000276:	4604      	mov	r4, r0
 8000278:	468c      	mov	ip, r1
 800027a:	2b00      	cmp	r3, #0
 800027c:	f040 8083 	bne.w	8000386 <__udivmoddi4+0x116>
 8000280:	428a      	cmp	r2, r1
 8000282:	4617      	mov	r7, r2
 8000284:	d947      	bls.n	8000316 <__udivmoddi4+0xa6>
 8000286:	fab2 f282 	clz	r2, r2
 800028a:	b142      	cbz	r2, 800029e <__udivmoddi4+0x2e>
 800028c:	f1c2 0020 	rsb	r0, r2, #32
 8000290:	fa24 f000 	lsr.w	r0, r4, r0
 8000294:	4091      	lsls	r1, r2
 8000296:	4097      	lsls	r7, r2
 8000298:	ea40 0c01 	orr.w	ip, r0, r1
 800029c:	4094      	lsls	r4, r2
 800029e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002a2:	0c23      	lsrs	r3, r4, #16
 80002a4:	fbbc f6f8 	udiv	r6, ip, r8
 80002a8:	fa1f fe87 	uxth.w	lr, r7
 80002ac:	fb08 c116 	mls	r1, r8, r6, ip
 80002b0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002b4:	fb06 f10e 	mul.w	r1, r6, lr
 80002b8:	4299      	cmp	r1, r3
 80002ba:	d909      	bls.n	80002d0 <__udivmoddi4+0x60>
 80002bc:	18fb      	adds	r3, r7, r3
 80002be:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80002c2:	f080 8119 	bcs.w	80004f8 <__udivmoddi4+0x288>
 80002c6:	4299      	cmp	r1, r3
 80002c8:	f240 8116 	bls.w	80004f8 <__udivmoddi4+0x288>
 80002cc:	3e02      	subs	r6, #2
 80002ce:	443b      	add	r3, r7
 80002d0:	1a5b      	subs	r3, r3, r1
 80002d2:	b2a4      	uxth	r4, r4
 80002d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80002d8:	fb08 3310 	mls	r3, r8, r0, r3
 80002dc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002e0:	fb00 fe0e 	mul.w	lr, r0, lr
 80002e4:	45a6      	cmp	lr, r4
 80002e6:	d909      	bls.n	80002fc <__udivmoddi4+0x8c>
 80002e8:	193c      	adds	r4, r7, r4
 80002ea:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002ee:	f080 8105 	bcs.w	80004fc <__udivmoddi4+0x28c>
 80002f2:	45a6      	cmp	lr, r4
 80002f4:	f240 8102 	bls.w	80004fc <__udivmoddi4+0x28c>
 80002f8:	3802      	subs	r0, #2
 80002fa:	443c      	add	r4, r7
 80002fc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000300:	eba4 040e 	sub.w	r4, r4, lr
 8000304:	2600      	movs	r6, #0
 8000306:	b11d      	cbz	r5, 8000310 <__udivmoddi4+0xa0>
 8000308:	40d4      	lsrs	r4, r2
 800030a:	2300      	movs	r3, #0
 800030c:	e9c5 4300 	strd	r4, r3, [r5]
 8000310:	4631      	mov	r1, r6
 8000312:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000316:	b902      	cbnz	r2, 800031a <__udivmoddi4+0xaa>
 8000318:	deff      	udf	#255	; 0xff
 800031a:	fab2 f282 	clz	r2, r2
 800031e:	2a00      	cmp	r2, #0
 8000320:	d150      	bne.n	80003c4 <__udivmoddi4+0x154>
 8000322:	1bcb      	subs	r3, r1, r7
 8000324:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000328:	fa1f f887 	uxth.w	r8, r7
 800032c:	2601      	movs	r6, #1
 800032e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000332:	0c21      	lsrs	r1, r4, #16
 8000334:	fb0e 331c 	mls	r3, lr, ip, r3
 8000338:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800033c:	fb08 f30c 	mul.w	r3, r8, ip
 8000340:	428b      	cmp	r3, r1
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0xe4>
 8000344:	1879      	adds	r1, r7, r1
 8000346:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0xe2>
 800034c:	428b      	cmp	r3, r1
 800034e:	f200 80e9 	bhi.w	8000524 <__udivmoddi4+0x2b4>
 8000352:	4684      	mov	ip, r0
 8000354:	1ac9      	subs	r1, r1, r3
 8000356:	b2a3      	uxth	r3, r4
 8000358:	fbb1 f0fe 	udiv	r0, r1, lr
 800035c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000360:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000364:	fb08 f800 	mul.w	r8, r8, r0
 8000368:	45a0      	cmp	r8, r4
 800036a:	d907      	bls.n	800037c <__udivmoddi4+0x10c>
 800036c:	193c      	adds	r4, r7, r4
 800036e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000372:	d202      	bcs.n	800037a <__udivmoddi4+0x10a>
 8000374:	45a0      	cmp	r8, r4
 8000376:	f200 80d9 	bhi.w	800052c <__udivmoddi4+0x2bc>
 800037a:	4618      	mov	r0, r3
 800037c:	eba4 0408 	sub.w	r4, r4, r8
 8000380:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000384:	e7bf      	b.n	8000306 <__udivmoddi4+0x96>
 8000386:	428b      	cmp	r3, r1
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x12e>
 800038a:	2d00      	cmp	r5, #0
 800038c:	f000 80b1 	beq.w	80004f2 <__udivmoddi4+0x282>
 8000390:	2600      	movs	r6, #0
 8000392:	e9c5 0100 	strd	r0, r1, [r5]
 8000396:	4630      	mov	r0, r6
 8000398:	4631      	mov	r1, r6
 800039a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039e:	fab3 f683 	clz	r6, r3
 80003a2:	2e00      	cmp	r6, #0
 80003a4:	d14a      	bne.n	800043c <__udivmoddi4+0x1cc>
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d302      	bcc.n	80003b0 <__udivmoddi4+0x140>
 80003aa:	4282      	cmp	r2, r0
 80003ac:	f200 80b8 	bhi.w	8000520 <__udivmoddi4+0x2b0>
 80003b0:	1a84      	subs	r4, r0, r2
 80003b2:	eb61 0103 	sbc.w	r1, r1, r3
 80003b6:	2001      	movs	r0, #1
 80003b8:	468c      	mov	ip, r1
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	d0a8      	beq.n	8000310 <__udivmoddi4+0xa0>
 80003be:	e9c5 4c00 	strd	r4, ip, [r5]
 80003c2:	e7a5      	b.n	8000310 <__udivmoddi4+0xa0>
 80003c4:	f1c2 0320 	rsb	r3, r2, #32
 80003c8:	fa20 f603 	lsr.w	r6, r0, r3
 80003cc:	4097      	lsls	r7, r2
 80003ce:	fa01 f002 	lsl.w	r0, r1, r2
 80003d2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d6:	40d9      	lsrs	r1, r3
 80003d8:	4330      	orrs	r0, r6
 80003da:	0c03      	lsrs	r3, r0, #16
 80003dc:	fbb1 f6fe 	udiv	r6, r1, lr
 80003e0:	fa1f f887 	uxth.w	r8, r7
 80003e4:	fb0e 1116 	mls	r1, lr, r6, r1
 80003e8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ec:	fb06 f108 	mul.w	r1, r6, r8
 80003f0:	4299      	cmp	r1, r3
 80003f2:	fa04 f402 	lsl.w	r4, r4, r2
 80003f6:	d909      	bls.n	800040c <__udivmoddi4+0x19c>
 80003f8:	18fb      	adds	r3, r7, r3
 80003fa:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 80003fe:	f080 808d 	bcs.w	800051c <__udivmoddi4+0x2ac>
 8000402:	4299      	cmp	r1, r3
 8000404:	f240 808a 	bls.w	800051c <__udivmoddi4+0x2ac>
 8000408:	3e02      	subs	r6, #2
 800040a:	443b      	add	r3, r7
 800040c:	1a5b      	subs	r3, r3, r1
 800040e:	b281      	uxth	r1, r0
 8000410:	fbb3 f0fe 	udiv	r0, r3, lr
 8000414:	fb0e 3310 	mls	r3, lr, r0, r3
 8000418:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800041c:	fb00 f308 	mul.w	r3, r0, r8
 8000420:	428b      	cmp	r3, r1
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x1c4>
 8000424:	1879      	adds	r1, r7, r1
 8000426:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800042a:	d273      	bcs.n	8000514 <__udivmoddi4+0x2a4>
 800042c:	428b      	cmp	r3, r1
 800042e:	d971      	bls.n	8000514 <__udivmoddi4+0x2a4>
 8000430:	3802      	subs	r0, #2
 8000432:	4439      	add	r1, r7
 8000434:	1acb      	subs	r3, r1, r3
 8000436:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800043a:	e778      	b.n	800032e <__udivmoddi4+0xbe>
 800043c:	f1c6 0c20 	rsb	ip, r6, #32
 8000440:	fa03 f406 	lsl.w	r4, r3, r6
 8000444:	fa22 f30c 	lsr.w	r3, r2, ip
 8000448:	431c      	orrs	r4, r3
 800044a:	fa20 f70c 	lsr.w	r7, r0, ip
 800044e:	fa01 f306 	lsl.w	r3, r1, r6
 8000452:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000456:	fa21 f10c 	lsr.w	r1, r1, ip
 800045a:	431f      	orrs	r7, r3
 800045c:	0c3b      	lsrs	r3, r7, #16
 800045e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000462:	fa1f f884 	uxth.w	r8, r4
 8000466:	fb0e 1119 	mls	r1, lr, r9, r1
 800046a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800046e:	fb09 fa08 	mul.w	sl, r9, r8
 8000472:	458a      	cmp	sl, r1
 8000474:	fa02 f206 	lsl.w	r2, r2, r6
 8000478:	fa00 f306 	lsl.w	r3, r0, r6
 800047c:	d908      	bls.n	8000490 <__udivmoddi4+0x220>
 800047e:	1861      	adds	r1, r4, r1
 8000480:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000484:	d248      	bcs.n	8000518 <__udivmoddi4+0x2a8>
 8000486:	458a      	cmp	sl, r1
 8000488:	d946      	bls.n	8000518 <__udivmoddi4+0x2a8>
 800048a:	f1a9 0902 	sub.w	r9, r9, #2
 800048e:	4421      	add	r1, r4
 8000490:	eba1 010a 	sub.w	r1, r1, sl
 8000494:	b2bf      	uxth	r7, r7
 8000496:	fbb1 f0fe 	udiv	r0, r1, lr
 800049a:	fb0e 1110 	mls	r1, lr, r0, r1
 800049e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004a2:	fb00 f808 	mul.w	r8, r0, r8
 80004a6:	45b8      	cmp	r8, r7
 80004a8:	d907      	bls.n	80004ba <__udivmoddi4+0x24a>
 80004aa:	19e7      	adds	r7, r4, r7
 80004ac:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80004b0:	d22e      	bcs.n	8000510 <__udivmoddi4+0x2a0>
 80004b2:	45b8      	cmp	r8, r7
 80004b4:	d92c      	bls.n	8000510 <__udivmoddi4+0x2a0>
 80004b6:	3802      	subs	r0, #2
 80004b8:	4427      	add	r7, r4
 80004ba:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004be:	eba7 0708 	sub.w	r7, r7, r8
 80004c2:	fba0 8902 	umull	r8, r9, r0, r2
 80004c6:	454f      	cmp	r7, r9
 80004c8:	46c6      	mov	lr, r8
 80004ca:	4649      	mov	r1, r9
 80004cc:	d31a      	bcc.n	8000504 <__udivmoddi4+0x294>
 80004ce:	d017      	beq.n	8000500 <__udivmoddi4+0x290>
 80004d0:	b15d      	cbz	r5, 80004ea <__udivmoddi4+0x27a>
 80004d2:	ebb3 020e 	subs.w	r2, r3, lr
 80004d6:	eb67 0701 	sbc.w	r7, r7, r1
 80004da:	fa07 fc0c 	lsl.w	ip, r7, ip
 80004de:	40f2      	lsrs	r2, r6
 80004e0:	ea4c 0202 	orr.w	r2, ip, r2
 80004e4:	40f7      	lsrs	r7, r6
 80004e6:	e9c5 2700 	strd	r2, r7, [r5]
 80004ea:	2600      	movs	r6, #0
 80004ec:	4631      	mov	r1, r6
 80004ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004f2:	462e      	mov	r6, r5
 80004f4:	4628      	mov	r0, r5
 80004f6:	e70b      	b.n	8000310 <__udivmoddi4+0xa0>
 80004f8:	4606      	mov	r6, r0
 80004fa:	e6e9      	b.n	80002d0 <__udivmoddi4+0x60>
 80004fc:	4618      	mov	r0, r3
 80004fe:	e6fd      	b.n	80002fc <__udivmoddi4+0x8c>
 8000500:	4543      	cmp	r3, r8
 8000502:	d2e5      	bcs.n	80004d0 <__udivmoddi4+0x260>
 8000504:	ebb8 0e02 	subs.w	lr, r8, r2
 8000508:	eb69 0104 	sbc.w	r1, r9, r4
 800050c:	3801      	subs	r0, #1
 800050e:	e7df      	b.n	80004d0 <__udivmoddi4+0x260>
 8000510:	4608      	mov	r0, r1
 8000512:	e7d2      	b.n	80004ba <__udivmoddi4+0x24a>
 8000514:	4660      	mov	r0, ip
 8000516:	e78d      	b.n	8000434 <__udivmoddi4+0x1c4>
 8000518:	4681      	mov	r9, r0
 800051a:	e7b9      	b.n	8000490 <__udivmoddi4+0x220>
 800051c:	4666      	mov	r6, ip
 800051e:	e775      	b.n	800040c <__udivmoddi4+0x19c>
 8000520:	4630      	mov	r0, r6
 8000522:	e74a      	b.n	80003ba <__udivmoddi4+0x14a>
 8000524:	f1ac 0c02 	sub.w	ip, ip, #2
 8000528:	4439      	add	r1, r7
 800052a:	e713      	b.n	8000354 <__udivmoddi4+0xe4>
 800052c:	3802      	subs	r0, #2
 800052e:	443c      	add	r4, r7
 8000530:	e724      	b.n	800037c <__udivmoddi4+0x10c>
 8000532:	bf00      	nop

08000534 <__aeabi_idiv0>:
 8000534:	4770      	bx	lr
 8000536:	bf00      	nop

08000538 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000538:	b598      	push	{r3, r4, r7, lr}
 800053a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800053c:	f002 f946 	bl	80027cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000540:	f000 f984 	bl	800084c <SystemClock_Config>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */
  MX_GPIO_Init();
 8000544:	f000 f924 	bl	8000790 <MX_GPIO_Init>

  BSP_LCD_Init();
 8000548:	f001 f8b5 	bl	80016b6 <BSP_LCD_Init>

  BSP_LCD_LayerDefaultInit(0, LCD_FB_START_ADDRESS);
 800054c:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8000550:	2000      	movs	r0, #0
 8000552:	f001 fa4d 	bl	80019f0 <BSP_LCD_LayerDefaultInit>
  BSP_LCD_Clear(LCD_COLOR_BLACK);
 8000556:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800055a:	f001 fb0b 	bl	8001b74 <BSP_LCD_Clear>

  ts_status = BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());
 800055e:	f001 fa2f 	bl	80019c0 <BSP_LCD_GetXSize>
 8000562:	4603      	mov	r3, r0
 8000564:	b29c      	uxth	r4, r3
 8000566:	f001 fa37 	bl	80019d8 <BSP_LCD_GetYSize>
 800056a:	4603      	mov	r3, r0
 800056c:	b29b      	uxth	r3, r3
 800056e:	4619      	mov	r1, r3
 8000570:	4620      	mov	r0, r4
 8000572:	f002 f873 	bl	800265c <BSP_TS_Init>
 8000576:	4603      	mov	r3, r0
 8000578:	461a      	mov	r2, r3
 800057a:	4b13      	ldr	r3, [pc, #76]	; (80005c8 <main+0x90>)
 800057c:	601a      	str	r2, [r3, #0]
  while(ts_status != TS_OK);
 800057e:	bf00      	nop
 8000580:	4b11      	ldr	r3, [pc, #68]	; (80005c8 <main+0x90>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	2b00      	cmp	r3, #0
 8000586:	d1fb      	bne.n	8000580 <main+0x48>

  ts_status = BSP_TS_ITConfig();
 8000588:	f002 f8c8 	bl	800271c <BSP_TS_ITConfig>
 800058c:	4603      	mov	r3, r0
 800058e:	461a      	mov	r2, r3
 8000590:	4b0d      	ldr	r3, [pc, #52]	; (80005c8 <main+0x90>)
 8000592:	601a      	str	r2, [r3, #0]
  while(ts_status != TS_OK);
 8000594:	bf00      	nop
 8000596:	4b0c      	ldr	r3, [pc, #48]	; (80005c8 <main+0x90>)
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	2b00      	cmp	r3, #0
 800059c:	d1fb      	bne.n	8000596 <main+0x5e>

  drawFirmTitleOnLCD();
 800059e:	f000 f81b 	bl	80005d8 <drawFirmTitleOnLCD>

  drawCameraStateOnLCD();
 80005a2:	f000 f8cd 	bl	8000740 <drawCameraStateOnLCD>

  drawSecLevelsTitlesOnLCD();
 80005a6:	f000 f82f 	bl	8000608 <drawSecLevelsTitlesOnLCD>
  drawSecLevel1ValueOnLCD();
 80005aa:	f000 f865 	bl	8000678 <drawSecLevel1ValueOnLCD>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80005ae:	f006 f919 	bl	80067e4 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  mainTaskHandle = osThreadNew(mainTask, NULL, &mainTask_attributes);
 80005b2:	4a06      	ldr	r2, [pc, #24]	; (80005cc <main+0x94>)
 80005b4:	2100      	movs	r1, #0
 80005b6:	4806      	ldr	r0, [pc, #24]	; (80005d0 <main+0x98>)
 80005b8:	f006 f97e 	bl	80068b8 <osThreadNew>
 80005bc:	4603      	mov	r3, r0
 80005be:	4a05      	ldr	r2, [pc, #20]	; (80005d4 <main+0x9c>)
 80005c0:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80005c2:	f006 f943 	bl	800684c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005c6:	e7fe      	b.n	80005c6 <main+0x8e>
 80005c8:	20000088 	.word	0x20000088
 80005cc:	0800947c 	.word	0x0800947c
 80005d0:	08000925 	.word	0x08000925
 80005d4:	20004b9c 	.word	0x20004b9c

080005d8 <drawFirmTitleOnLCD>:
  }
  /* USER CODE END 3 */
}

void drawFirmTitleOnLCD()
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	af00      	add	r7, sp, #0
	 BSP_LCD_SetFont(&Font24);
 80005dc:	4808      	ldr	r0, [pc, #32]	; (8000600 <drawFirmTitleOnLCD+0x28>)
 80005de:	f001 fa99 	bl	8001b14 <BSP_LCD_SetFont>
	 BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 80005e2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80005e6:	f001 fa63 	bl	8001ab0 <BSP_LCD_SetTextColor>
	 BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 80005ea:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80005ee:	f001 fa77 	bl	8001ae0 <BSP_LCD_SetBackColor>
	 BSP_LCD_DisplayStringAtLine(1, " Advanced SECURITY SYSTEM - Kraljevo varovanje");
 80005f2:	4904      	ldr	r1, [pc, #16]	; (8000604 <drawFirmTitleOnLCD+0x2c>)
 80005f4:	2001      	movs	r0, #1
 80005f6:	f001 fc55 	bl	8001ea4 <BSP_LCD_DisplayStringAtLine>
}
 80005fa:	bf00      	nop
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	bf00      	nop
 8000600:	20000044 	.word	0x20000044
 8000604:	08009344 	.word	0x08009344

08000608 <drawSecLevelsTitlesOnLCD>:

void drawSecLevelsTitlesOnLCD()
{
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
	 BSP_LCD_SetFont(&Font24);
 800060c:	4813      	ldr	r0, [pc, #76]	; (800065c <drawSecLevelsTitlesOnLCD+0x54>)
 800060e:	f001 fa81 	bl	8001b14 <BSP_LCD_SetFont>
	 BSP_LCD_SetTextColor(LCD_COLOR_LIGHTGRAY);
 8000612:	4813      	ldr	r0, [pc, #76]	; (8000660 <drawSecLevelsTitlesOnLCD+0x58>)
 8000614:	f001 fa4c 	bl	8001ab0 <BSP_LCD_SetTextColor>
	 BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 8000618:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800061c:	f001 fa60 	bl	8001ae0 <BSP_LCD_SetBackColor>

	 BSP_LCD_DisplayStringAtLine(4, "              Security level 1:");
 8000620:	4910      	ldr	r1, [pc, #64]	; (8000664 <drawSecLevelsTitlesOnLCD+0x5c>)
 8000622:	2004      	movs	r0, #4
 8000624:	f001 fc3e 	bl	8001ea4 <BSP_LCD_DisplayStringAtLine>
	 BSP_LCD_DisplayStringAtLine(9, "              Security level 2:");
 8000628:	490f      	ldr	r1, [pc, #60]	; (8000668 <drawSecLevelsTitlesOnLCD+0x60>)
 800062a:	2009      	movs	r0, #9
 800062c:	f001 fc3a 	bl	8001ea4 <BSP_LCD_DisplayStringAtLine>
	 BSP_LCD_DisplayStringAtLine(14, "              Security level 3:");
 8000630:	490e      	ldr	r1, [pc, #56]	; (800066c <drawSecLevelsTitlesOnLCD+0x64>)
 8000632:	200e      	movs	r0, #14
 8000634:	f001 fc36 	bl	8001ea4 <BSP_LCD_DisplayStringAtLine>


	 BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8000638:	480d      	ldr	r0, [pc, #52]	; (8000670 <drawSecLevelsTitlesOnLCD+0x68>)
 800063a:	f001 fa39 	bl	8001ab0 <BSP_LCD_SetTextColor>
	 BSP_LCD_DisplayStringAtLine(6, "               NOT ACTIVATED");
 800063e:	490d      	ldr	r1, [pc, #52]	; (8000674 <drawSecLevelsTitlesOnLCD+0x6c>)
 8000640:	2006      	movs	r0, #6
 8000642:	f001 fc2f 	bl	8001ea4 <BSP_LCD_DisplayStringAtLine>
	 BSP_LCD_DisplayStringAtLine(11, "               NOT ACTIVATED");
 8000646:	490b      	ldr	r1, [pc, #44]	; (8000674 <drawSecLevelsTitlesOnLCD+0x6c>)
 8000648:	200b      	movs	r0, #11
 800064a:	f001 fc2b 	bl	8001ea4 <BSP_LCD_DisplayStringAtLine>
	 BSP_LCD_DisplayStringAtLine(16, "               NOT ACTIVATED");
 800064e:	4909      	ldr	r1, [pc, #36]	; (8000674 <drawSecLevelsTitlesOnLCD+0x6c>)
 8000650:	2010      	movs	r0, #16
 8000652:	f001 fc27 	bl	8001ea4 <BSP_LCD_DisplayStringAtLine>
}
 8000656:	bf00      	nop
 8000658:	bd80      	pop	{r7, pc}
 800065a:	bf00      	nop
 800065c:	20000044 	.word	0x20000044
 8000660:	ffd3d3d3 	.word	0xffd3d3d3
 8000664:	08009374 	.word	0x08009374
 8000668:	08009394 	.word	0x08009394
 800066c:	080093b4 	.word	0x080093b4
 8000670:	ffff0000 	.word	0xffff0000
 8000674:	080093d4 	.word	0x080093d4

08000678 <drawSecLevel1ValueOnLCD>:

// buttons combs
void drawSecLevel1ValueOnLCD()
{
 8000678:	b580      	push	{r7, lr}
 800067a:	af00      	add	r7, sp, #0

	BSP_LCD_SetFont(&Font24);
 800067c:	4811      	ldr	r0, [pc, #68]	; (80006c4 <drawSecLevel1ValueOnLCD+0x4c>)
 800067e:	f001 fa49 	bl	8001b14 <BSP_LCD_SetFont>
	BSP_LCD_SetTextColor(LCD_COLOR_LIGHTGRAY);
 8000682:	4811      	ldr	r0, [pc, #68]	; (80006c8 <drawSecLevel1ValueOnLCD+0x50>)
 8000684:	f001 fa14 	bl	8001ab0 <BSP_LCD_SetTextColor>
	BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 8000688:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800068c:	f001 fa28 	bl	8001ae0 <BSP_LCD_SetBackColor>

	BSP_LCD_ClearStringLine(6);
 8000690:	2006      	movs	r0, #6
 8000692:	f001 fa97 	bl	8001bc4 <BSP_LCD_ClearStringLine>
	if (buttonsCombLockState == LOCKED)
 8000696:	4b0d      	ldr	r3, [pc, #52]	; (80006cc <drawSecLevel1ValueOnLCD+0x54>)
 8000698:	781b      	ldrb	r3, [r3, #0]
 800069a:	2b00      	cmp	r3, #0
 800069c:	d107      	bne.n	80006ae <drawSecLevel1ValueOnLCD+0x36>
	{
		 BSP_LCD_SetTextColor(LCD_COLOR_RED);
 800069e:	480c      	ldr	r0, [pc, #48]	; (80006d0 <drawSecLevel1ValueOnLCD+0x58>)
 80006a0:	f001 fa06 	bl	8001ab0 <BSP_LCD_SetTextColor>
		 BSP_LCD_DisplayStringAtLine(6, "                NOT ACTIVATED");
 80006a4:	490b      	ldr	r1, [pc, #44]	; (80006d4 <drawSecLevel1ValueOnLCD+0x5c>)
 80006a6:	2006      	movs	r0, #6
 80006a8:	f001 fbfc 	bl	8001ea4 <BSP_LCD_DisplayStringAtLine>
	} else
	{
		 BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
		 BSP_LCD_DisplayStringAtLine(6, "                 ACTIVATED");
	}
}
 80006ac:	e007      	b.n	80006be <drawSecLevel1ValueOnLCD+0x46>
		 BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 80006ae:	f04f 20ff 	mov.w	r0, #4278255360	; 0xff00ff00
 80006b2:	f001 f9fd 	bl	8001ab0 <BSP_LCD_SetTextColor>
		 BSP_LCD_DisplayStringAtLine(6, "                 ACTIVATED");
 80006b6:	4908      	ldr	r1, [pc, #32]	; (80006d8 <drawSecLevel1ValueOnLCD+0x60>)
 80006b8:	2006      	movs	r0, #6
 80006ba:	f001 fbf3 	bl	8001ea4 <BSP_LCD_DisplayStringAtLine>
}
 80006be:	bf00      	nop
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	20000044 	.word	0x20000044
 80006c8:	ffd3d3d3 	.word	0xffd3d3d3
 80006cc:	20000090 	.word	0x20000090
 80006d0:	ffff0000 	.word	0xffff0000
 80006d4:	080093f4 	.word	0x080093f4
 80006d8:	08009414 	.word	0x08009414

080006dc <drawSecLevel2ValueOnLCD>:

// rfid
void drawSecLevel2ValueOnLCD()
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0
	BSP_LCD_SetFont(&Font24);
 80006e0:	4811      	ldr	r0, [pc, #68]	; (8000728 <drawSecLevel2ValueOnLCD+0x4c>)
 80006e2:	f001 fa17 	bl	8001b14 <BSP_LCD_SetFont>
	BSP_LCD_SetTextColor(LCD_COLOR_LIGHTGRAY);
 80006e6:	4811      	ldr	r0, [pc, #68]	; (800072c <drawSecLevel2ValueOnLCD+0x50>)
 80006e8:	f001 f9e2 	bl	8001ab0 <BSP_LCD_SetTextColor>
	BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 80006ec:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80006f0:	f001 f9f6 	bl	8001ae0 <BSP_LCD_SetBackColor>

	BSP_LCD_ClearStringLine(11);
 80006f4:	200b      	movs	r0, #11
 80006f6:	f001 fa65 	bl	8001bc4 <BSP_LCD_ClearStringLine>
	if (rfidLockState == LOCKED)
 80006fa:	4b0d      	ldr	r3, [pc, #52]	; (8000730 <drawSecLevel2ValueOnLCD+0x54>)
 80006fc:	781b      	ldrb	r3, [r3, #0]
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d107      	bne.n	8000712 <drawSecLevel2ValueOnLCD+0x36>
	{
		 BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8000702:	480c      	ldr	r0, [pc, #48]	; (8000734 <drawSecLevel2ValueOnLCD+0x58>)
 8000704:	f001 f9d4 	bl	8001ab0 <BSP_LCD_SetTextColor>
		 BSP_LCD_DisplayStringAtLine(11, "                NOT ACTIVATED");
 8000708:	490b      	ldr	r1, [pc, #44]	; (8000738 <drawSecLevel2ValueOnLCD+0x5c>)
 800070a:	200b      	movs	r0, #11
 800070c:	f001 fbca 	bl	8001ea4 <BSP_LCD_DisplayStringAtLine>
	} else
	{
		 BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
		 BSP_LCD_DisplayStringAtLine(11, "                 ACTIVATED");
	}
}
 8000710:	e007      	b.n	8000722 <drawSecLevel2ValueOnLCD+0x46>
		 BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 8000712:	f04f 20ff 	mov.w	r0, #4278255360	; 0xff00ff00
 8000716:	f001 f9cb 	bl	8001ab0 <BSP_LCD_SetTextColor>
		 BSP_LCD_DisplayStringAtLine(11, "                 ACTIVATED");
 800071a:	4908      	ldr	r1, [pc, #32]	; (800073c <drawSecLevel2ValueOnLCD+0x60>)
 800071c:	200b      	movs	r0, #11
 800071e:	f001 fbc1 	bl	8001ea4 <BSP_LCD_DisplayStringAtLine>
}
 8000722:	bf00      	nop
 8000724:	bd80      	pop	{r7, pc}
 8000726:	bf00      	nop
 8000728:	20000044 	.word	0x20000044
 800072c:	ffd3d3d3 	.word	0xffd3d3d3
 8000730:	2000008e 	.word	0x2000008e
 8000734:	ffff0000 	.word	0xffff0000
 8000738:	080093f4 	.word	0x080093f4
 800073c:	08009414 	.word	0x08009414

08000740 <drawCameraStateOnLCD>:
{
	BSP_LCD_ClearStringLine(16);
}

void drawCameraStateOnLCD()
{
 8000740:	b580      	push	{r7, lr}
 8000742:	af00      	add	r7, sp, #0
	BSP_LCD_SetFont(&Font16);
 8000744:	480d      	ldr	r0, [pc, #52]	; (800077c <drawCameraStateOnLCD+0x3c>)
 8000746:	f001 f9e5 	bl	8001b14 <BSP_LCD_SetFont>
	BSP_LCD_ClearStringLine(29);
 800074a:	201d      	movs	r0, #29
 800074c:	f001 fa3a 	bl	8001bc4 <BSP_LCD_ClearStringLine>
	BSP_LCD_SetTextColor(LCD_COLOR_GRAY);
 8000750:	480b      	ldr	r0, [pc, #44]	; (8000780 <drawCameraStateOnLCD+0x40>)
 8000752:	f001 f9ad 	bl	8001ab0 <BSP_LCD_SetTextColor>
	BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 8000756:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800075a:	f001 f9c1 	bl	8001ae0 <BSP_LCD_SetBackColor>

	if (pirSensorState == 1)
 800075e:	4b09      	ldr	r3, [pc, #36]	; (8000784 <drawCameraStateOnLCD+0x44>)
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	2b01      	cmp	r3, #1
 8000764:	d104      	bne.n	8000770 <drawCameraStateOnLCD+0x30>
	{
		BSP_LCD_DisplayStringAtLine(29, " Camera is activated.");
 8000766:	4908      	ldr	r1, [pc, #32]	; (8000788 <drawCameraStateOnLCD+0x48>)
 8000768:	201d      	movs	r0, #29
 800076a:	f001 fb9b 	bl	8001ea4 <BSP_LCD_DisplayStringAtLine>
	} else
	{
		BSP_LCD_DisplayStringAtLine(29, " Camera is not activated.");
	}
}
 800076e:	e003      	b.n	8000778 <drawCameraStateOnLCD+0x38>
		BSP_LCD_DisplayStringAtLine(29, " Camera is not activated.");
 8000770:	4906      	ldr	r1, [pc, #24]	; (800078c <drawCameraStateOnLCD+0x4c>)
 8000772:	201d      	movs	r0, #29
 8000774:	f001 fb96 	bl	8001ea4 <BSP_LCD_DisplayStringAtLine>
}
 8000778:	bf00      	nop
 800077a:	bd80      	pop	{r7, pc}
 800077c:	2000004c 	.word	0x2000004c
 8000780:	ff808080 	.word	0xff808080
 8000784:	20000092 	.word	0x20000092
 8000788:	08009430 	.word	0x08009430
 800078c:	08009448 	.word	0x08009448

08000790 <MX_GPIO_Init>:

void MX_GPIO_Init(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b088      	sub	sp, #32
 8000794:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct;

	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000796:	4b29      	ldr	r3, [pc, #164]	; (800083c <MX_GPIO_Init+0xac>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079a:	4a28      	ldr	r2, [pc, #160]	; (800083c <MX_GPIO_Init+0xac>)
 800079c:	f043 0301 	orr.w	r3, r3, #1
 80007a0:	6313      	str	r3, [r2, #48]	; 0x30
 80007a2:	4b26      	ldr	r3, [pc, #152]	; (800083c <MX_GPIO_Init+0xac>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a6:	f003 0301 	and.w	r3, r3, #1
 80007aa:	60bb      	str	r3, [r7, #8]
 80007ac:	68bb      	ldr	r3, [r7, #8]
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007ae:	4b23      	ldr	r3, [pc, #140]	; (800083c <MX_GPIO_Init+0xac>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b2:	4a22      	ldr	r2, [pc, #136]	; (800083c <MX_GPIO_Init+0xac>)
 80007b4:	f043 0304 	orr.w	r3, r3, #4
 80007b8:	6313      	str	r3, [r2, #48]	; 0x30
 80007ba:	4b20      	ldr	r3, [pc, #128]	; (800083c <MX_GPIO_Init+0xac>)
 80007bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007be:	f003 0304 	and.w	r3, r3, #4
 80007c2:	607b      	str	r3, [r7, #4]
 80007c4:	687b      	ldr	r3, [r7, #4]
	  __HAL_RCC_GPIOF_CLK_ENABLE();
 80007c6:	4b1d      	ldr	r3, [pc, #116]	; (800083c <MX_GPIO_Init+0xac>)
 80007c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ca:	4a1c      	ldr	r2, [pc, #112]	; (800083c <MX_GPIO_Init+0xac>)
 80007cc:	f043 0320 	orr.w	r3, r3, #32
 80007d0:	6313      	str	r3, [r2, #48]	; 0x30
 80007d2:	4b1a      	ldr	r3, [pc, #104]	; (800083c <MX_GPIO_Init+0xac>)
 80007d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d6:	f003 0320 	and.w	r3, r3, #32
 80007da:	603b      	str	r3, [r7, #0]
 80007dc:	683b      	ldr	r3, [r7, #0]

	  /*Configure GPIO pins*/
	  GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_6;
 80007de:	2350      	movs	r3, #80	; 0x50
 80007e0:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007e2:	2300      	movs	r3, #0
 80007e4:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e6:	2300      	movs	r3, #0
 80007e8:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ea:	2300      	movs	r3, #0
 80007ec:	61bb      	str	r3, [r7, #24]
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007ee:	f107 030c 	add.w	r3, r7, #12
 80007f2:	4619      	mov	r1, r3
 80007f4:	4812      	ldr	r0, [pc, #72]	; (8000840 <MX_GPIO_Init+0xb0>)
 80007f6:	f003 facd 	bl	8003d94 <HAL_GPIO_Init>

	  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80007fa:	2304      	movs	r3, #4
 80007fc:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007fe:	2300      	movs	r3, #0
 8000800:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000802:	2300      	movs	r3, #0
 8000804:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000806:	2300      	movs	r3, #0
 8000808:	61bb      	str	r3, [r7, #24]
	  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800080a:	f107 030c 	add.w	r3, r7, #12
 800080e:	4619      	mov	r1, r3
 8000810:	480c      	ldr	r0, [pc, #48]	; (8000844 <MX_GPIO_Init+0xb4>)
 8000812:	f003 fabf 	bl	8003d94 <HAL_GPIO_Init>

	  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000816:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800081a:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800081c:	2300      	movs	r3, #0
 800081e:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000820:	2300      	movs	r3, #0
 8000822:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000824:	2300      	movs	r3, #0
 8000826:	61bb      	str	r3, [r7, #24]
	  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000828:	f107 030c 	add.w	r3, r7, #12
 800082c:	4619      	mov	r1, r3
 800082e:	4806      	ldr	r0, [pc, #24]	; (8000848 <MX_GPIO_Init+0xb8>)
 8000830:	f003 fab0 	bl	8003d94 <HAL_GPIO_Init>


}
 8000834:	bf00      	nop
 8000836:	3720      	adds	r7, #32
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}
 800083c:	40023800 	.word	0x40023800
 8000840:	40020000 	.word	0x40020000
 8000844:	40020800 	.word	0x40020800
 8000848:	40021400 	.word	0x40021400

0800084c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b096      	sub	sp, #88	; 0x58
 8000850:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;
  HAL_StatusTypeDef  ret = HAL_OK;
 8000852:	2300      	movs	r3, #0
 8000854:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

  /* Enable Power Control clock */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000858:	4b30      	ldr	r3, [pc, #192]	; (800091c <SystemClock_Config+0xd0>)
 800085a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800085c:	4a2f      	ldr	r2, [pc, #188]	; (800091c <SystemClock_Config+0xd0>)
 800085e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000862:	6413      	str	r3, [r2, #64]	; 0x40
 8000864:	4b2d      	ldr	r3, [pc, #180]	; (800091c <SystemClock_Config+0xd0>)
 8000866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000868:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800086c:	60bb      	str	r3, [r7, #8]
 800086e:	68bb      	ldr	r3, [r7, #8]

  /* The voltage scaling allows optimizing the power consumption when the device is
	 clocked below the maximum system frequency, to update the voltage scaling value
	 regarding system frequency refer to product datasheet.  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000870:	4b2b      	ldr	r3, [pc, #172]	; (8000920 <SystemClock_Config+0xd4>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	4a2a      	ldr	r2, [pc, #168]	; (8000920 <SystemClock_Config+0xd4>)
 8000876:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800087a:	6013      	str	r3, [r2, #0]
 800087c:	4b28      	ldr	r3, [pc, #160]	; (8000920 <SystemClock_Config+0xd4>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000884:	607b      	str	r3, [r7, #4]
 8000886:	687b      	ldr	r3, [r7, #4]

  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000888:	2301      	movs	r3, #1
 800088a:	60fb      	str	r3, [r7, #12]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800088c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000890:	613b      	str	r3, [r7, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000892:	2302      	movs	r3, #2
 8000894:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000896:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800089a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLM = 25;
 800089c:	2319      	movs	r3, #25
 800089e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLN = 432;
 80008a0:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 80008a4:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008a6:	2302      	movs	r3, #2
 80008a8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLQ = 9;
 80008aa:	2309      	movs	r3, #9
 80008ac:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLR = 7;
 80008ae:	2307      	movs	r3, #7
 80008b0:	63fb      	str	r3, [r7, #60]	; 0x3c

  ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80008b2:	f107 030c 	add.w	r3, r7, #12
 80008b6:	4618      	mov	r0, r3
 80008b8:	f004 fd76 	bl	80053a8 <HAL_RCC_OscConfig>
 80008bc:	4603      	mov	r3, r0
 80008be:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  if(ret != HAL_OK)
 80008c2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d000      	beq.n	80008cc <SystemClock_Config+0x80>
  {
	while(1) { ; }
 80008ca:	e7fe      	b.n	80008ca <SystemClock_Config+0x7e>
  }

  /* Activate the OverDrive to reach the 216 MHz Frequency */
  ret = HAL_PWREx_EnableOverDrive();
 80008cc:	f004 fd1c 	bl	8005308 <HAL_PWREx_EnableOverDrive>
 80008d0:	4603      	mov	r3, r0
 80008d2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  if(ret != HAL_OK)
 80008d6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d000      	beq.n	80008e0 <SystemClock_Config+0x94>
  {
	while(1) { ; }
 80008de:	e7fe      	b.n	80008de <SystemClock_Config+0x92>
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 80008e0:	230f      	movs	r3, #15
 80008e2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008e4:	2302      	movs	r3, #2
 80008e6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008e8:	2300      	movs	r3, #0
 80008ea:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80008ec:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80008f0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80008f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008f6:	653b      	str	r3, [r7, #80]	; 0x50

  ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7);
 80008f8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80008fc:	2107      	movs	r1, #7
 80008fe:	4618      	mov	r0, r3
 8000900:	f005 f800 	bl	8005904 <HAL_RCC_ClockConfig>
 8000904:	4603      	mov	r3, r0
 8000906:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  if(ret != HAL_OK)
 800090a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800090e:	2b00      	cmp	r3, #0
 8000910:	d000      	beq.n	8000914 <SystemClock_Config+0xc8>
  {
	while(1) { ; }
 8000912:	e7fe      	b.n	8000912 <SystemClock_Config+0xc6>
  }
}
 8000914:	bf00      	nop
 8000916:	3758      	adds	r7, #88	; 0x58
 8000918:	46bd      	mov	sp, r7
 800091a:	bd80      	pop	{r7, pc}
 800091c:	40023800 	.word	0x40023800
 8000920:	40007000 	.word	0x40007000

08000924 <mainTask>:

/* USER CODE BEGIN 4 */

void mainTask(void *argument)
{
 8000924:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000928:	b082      	sub	sp, #8
 800092a:	af00      	add	r7, sp, #0
 800092c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  keypadLockState = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6);
 800092e:	2140      	movs	r1, #64	; 0x40
 8000930:	485c      	ldr	r0, [pc, #368]	; (8000aa4 <mainTask+0x180>)
 8000932:	f003 fbdb 	bl	80040ec <HAL_GPIO_ReadPin>
 8000936:	4603      	mov	r3, r0
 8000938:	461a      	mov	r2, r3
 800093a:	4b5b      	ldr	r3, [pc, #364]	; (8000aa8 <mainTask+0x184>)
 800093c:	701a      	strb	r2, [r3, #0]
	  rfidLockState = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4);
 800093e:	2110      	movs	r1, #16
 8000940:	4858      	ldr	r0, [pc, #352]	; (8000aa4 <mainTask+0x180>)
 8000942:	f003 fbd3 	bl	80040ec <HAL_GPIO_ReadPin>
 8000946:	4603      	mov	r3, r0
 8000948:	461a      	mov	r2, r3
 800094a:	4b58      	ldr	r3, [pc, #352]	; (8000aac <mainTask+0x188>)
 800094c:	701a      	strb	r2, [r3, #0]
	  buttonsCombLockState = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_2);
 800094e:	2104      	movs	r1, #4
 8000950:	4857      	ldr	r0, [pc, #348]	; (8000ab0 <mainTask+0x18c>)
 8000952:	f003 fbcb 	bl	80040ec <HAL_GPIO_ReadPin>
 8000956:	4603      	mov	r3, r0
 8000958:	461a      	mov	r2, r3
 800095a:	4b56      	ldr	r3, [pc, #344]	; (8000ab4 <mainTask+0x190>)
 800095c:	701a      	strb	r2, [r3, #0]
	  pirSensorState = HAL_GPIO_ReadPin(GPIOF, GPIO_PIN_10);
 800095e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000962:	4855      	ldr	r0, [pc, #340]	; (8000ab8 <mainTask+0x194>)
 8000964:	f003 fbc2 	bl	80040ec <HAL_GPIO_ReadPin>
 8000968:	4603      	mov	r3, r0
 800096a:	461a      	mov	r2, r3
 800096c:	4b53      	ldr	r3, [pc, #332]	; (8000abc <mainTask+0x198>)
 800096e:	701a      	strb	r2, [r3, #0]
	  HAL_Delay(5);
 8000970:	2005      	movs	r0, #5
 8000972:	f001 ff89 	bl	8002888 <HAL_Delay>


	  if (previousPirSensorState != pirSensorState && (pirSensorStateLCDlastTimeUpdated == -1 || HAL_GetTick() - pirSensorStateLCDlastTimeUpdated > 3000))
 8000976:	4b52      	ldr	r3, [pc, #328]	; (8000ac0 <mainTask+0x19c>)
 8000978:	781a      	ldrb	r2, [r3, #0]
 800097a:	4b50      	ldr	r3, [pc, #320]	; (8000abc <mainTask+0x198>)
 800097c:	781b      	ldrb	r3, [r3, #0]
 800097e:	429a      	cmp	r2, r3
 8000980:	d02a      	beq.n	80009d8 <mainTask+0xb4>
 8000982:	4b50      	ldr	r3, [pc, #320]	; (8000ac4 <mainTask+0x1a0>)
 8000984:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000988:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800098c:	bf08      	it	eq
 800098e:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
 8000992:	d012      	beq.n	80009ba <mainTask+0x96>
 8000994:	f001 ff6c 	bl	8002870 <HAL_GetTick>
 8000998:	4603      	mov	r3, r0
 800099a:	4618      	mov	r0, r3
 800099c:	f04f 0100 	mov.w	r1, #0
 80009a0:	4b48      	ldr	r3, [pc, #288]	; (8000ac4 <mainTask+0x1a0>)
 80009a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80009a6:	1a84      	subs	r4, r0, r2
 80009a8:	eb61 0503 	sbc.w	r5, r1, r3
 80009ac:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80009b0:	f04f 0300 	mov.w	r3, #0
 80009b4:	42a2      	cmp	r2, r4
 80009b6:	41ab      	sbcs	r3, r5
 80009b8:	da0e      	bge.n	80009d8 <mainTask+0xb4>
	  {
		  drawCameraStateOnLCD();
 80009ba:	f7ff fec1 	bl	8000740 <drawCameraStateOnLCD>
		  previousPirSensorState = pirSensorState;
 80009be:	4b3f      	ldr	r3, [pc, #252]	; (8000abc <mainTask+0x198>)
 80009c0:	781a      	ldrb	r2, [r3, #0]
 80009c2:	4b3f      	ldr	r3, [pc, #252]	; (8000ac0 <mainTask+0x19c>)
 80009c4:	701a      	strb	r2, [r3, #0]
		  pirSensorStateLCDlastTimeUpdated = HAL_GetTick();
 80009c6:	f001 ff53 	bl	8002870 <HAL_GetTick>
 80009ca:	4603      	mov	r3, r0
 80009cc:	461a      	mov	r2, r3
 80009ce:	f04f 0300 	mov.w	r3, #0
 80009d2:	493c      	ldr	r1, [pc, #240]	; (8000ac4 <mainTask+0x1a0>)
 80009d4:	e9c1 2300 	strd	r2, r3, [r1]
	  }
	  if (previousbuttonsCombLockState != buttonsCombLockState && (buttonsCombStateLCDlastTimeUpdated == -1 || HAL_GetTick() - buttonsCombStateLCDlastTimeUpdated > 1000))
 80009d8:	4b3b      	ldr	r3, [pc, #236]	; (8000ac8 <mainTask+0x1a4>)
 80009da:	781a      	ldrb	r2, [r3, #0]
 80009dc:	4b35      	ldr	r3, [pc, #212]	; (8000ab4 <mainTask+0x190>)
 80009de:	781b      	ldrb	r3, [r3, #0]
 80009e0:	429a      	cmp	r2, r3
 80009e2:	d02c      	beq.n	8000a3e <mainTask+0x11a>
 80009e4:	4b39      	ldr	r3, [pc, #228]	; (8000acc <mainTask+0x1a8>)
 80009e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80009ea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80009ee:	bf08      	it	eq
 80009f0:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
 80009f4:	d014      	beq.n	8000a20 <mainTask+0xfc>
 80009f6:	f001 ff3b 	bl	8002870 <HAL_GetTick>
 80009fa:	4603      	mov	r3, r0
 80009fc:	4618      	mov	r0, r3
 80009fe:	f04f 0100 	mov.w	r1, #0
 8000a02:	4b32      	ldr	r3, [pc, #200]	; (8000acc <mainTask+0x1a8>)
 8000a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000a08:	ebb0 0802 	subs.w	r8, r0, r2
 8000a0c:	eb61 0903 	sbc.w	r9, r1, r3
 8000a10:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000a14:	f04f 0300 	mov.w	r3, #0
 8000a18:	4542      	cmp	r2, r8
 8000a1a:	eb73 0309 	sbcs.w	r3, r3, r9
 8000a1e:	da0e      	bge.n	8000a3e <mainTask+0x11a>
	  {
		  drawSecLevel1ValueOnLCD();
 8000a20:	f7ff fe2a 	bl	8000678 <drawSecLevel1ValueOnLCD>
		  previousbuttonsCombLockState = buttonsCombLockState;
 8000a24:	4b23      	ldr	r3, [pc, #140]	; (8000ab4 <mainTask+0x190>)
 8000a26:	781a      	ldrb	r2, [r3, #0]
 8000a28:	4b27      	ldr	r3, [pc, #156]	; (8000ac8 <mainTask+0x1a4>)
 8000a2a:	701a      	strb	r2, [r3, #0]
		  buttonsCombStateLCDlastTimeUpdated = HAL_GetTick();
 8000a2c:	f001 ff20 	bl	8002870 <HAL_GetTick>
 8000a30:	4603      	mov	r3, r0
 8000a32:	461a      	mov	r2, r3
 8000a34:	f04f 0300 	mov.w	r3, #0
 8000a38:	4924      	ldr	r1, [pc, #144]	; (8000acc <mainTask+0x1a8>)
 8000a3a:	e9c1 2300 	strd	r2, r3, [r1]
	  }

	  if (previousRfidLockState != rfidLockState && (rfidLockStateLCDlastTimeUpdated == -1 || HAL_GetTick() - rfidLockStateLCDlastTimeUpdated > 100))
 8000a3e:	4b24      	ldr	r3, [pc, #144]	; (8000ad0 <mainTask+0x1ac>)
 8000a40:	781a      	ldrb	r2, [r3, #0]
 8000a42:	4b1a      	ldr	r3, [pc, #104]	; (8000aac <mainTask+0x188>)
 8000a44:	781b      	ldrb	r3, [r3, #0]
 8000a46:	429a      	cmp	r2, r3
 8000a48:	f43f af71 	beq.w	800092e <mainTask+0xa>
 8000a4c:	4b21      	ldr	r3, [pc, #132]	; (8000ad4 <mainTask+0x1b0>)
 8000a4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000a52:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000a56:	bf08      	it	eq
 8000a58:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
 8000a5c:	d012      	beq.n	8000a84 <mainTask+0x160>
 8000a5e:	f001 ff07 	bl	8002870 <HAL_GetTick>
 8000a62:	4603      	mov	r3, r0
 8000a64:	4618      	mov	r0, r3
 8000a66:	f04f 0100 	mov.w	r1, #0
 8000a6a:	4b1a      	ldr	r3, [pc, #104]	; (8000ad4 <mainTask+0x1b0>)
 8000a6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000a70:	ebb0 0a02 	subs.w	sl, r0, r2
 8000a74:	eb61 0b03 	sbc.w	fp, r1, r3
 8000a78:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8000a7c:	f17b 0300 	sbcs.w	r3, fp, #0
 8000a80:	f6ff af55 	blt.w	800092e <mainTask+0xa>
	  {
		  drawSecLevel2ValueOnLCD();
 8000a84:	f7ff fe2a 	bl	80006dc <drawSecLevel2ValueOnLCD>
		  previousRfidLockState = rfidLockState;
 8000a88:	4b08      	ldr	r3, [pc, #32]	; (8000aac <mainTask+0x188>)
 8000a8a:	781a      	ldrb	r2, [r3, #0]
 8000a8c:	4b10      	ldr	r3, [pc, #64]	; (8000ad0 <mainTask+0x1ac>)
 8000a8e:	701a      	strb	r2, [r3, #0]
		  rfidLockStateLCDlastTimeUpdated = HAL_GetTick();
 8000a90:	f001 feee 	bl	8002870 <HAL_GetTick>
 8000a94:	4603      	mov	r3, r0
 8000a96:	461a      	mov	r2, r3
 8000a98:	f04f 0300 	mov.w	r3, #0
 8000a9c:	490d      	ldr	r1, [pc, #52]	; (8000ad4 <mainTask+0x1b0>)
 8000a9e:	e9c1 2300 	strd	r2, r3, [r1]
	  keypadLockState = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6);
 8000aa2:	e744      	b.n	800092e <mainTask+0xa>
 8000aa4:	40020000 	.word	0x40020000
 8000aa8:	2000008c 	.word	0x2000008c
 8000aac:	2000008e 	.word	0x2000008e
 8000ab0:	40020800 	.word	0x40020800
 8000ab4:	20000090 	.word	0x20000090
 8000ab8:	40021400 	.word	0x40021400
 8000abc:	20000092 	.word	0x20000092
 8000ac0:	20000091 	.word	0x20000091
 8000ac4:	20000010 	.word	0x20000010
 8000ac8:	2000008f 	.word	0x2000008f
 8000acc:	20000008 	.word	0x20000008
 8000ad0:	2000008d 	.word	0x2000008d
 8000ad4:	20000000 	.word	0x20000000

08000ad8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b082      	sub	sp, #8
 8000adc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000ade:	4b11      	ldr	r3, [pc, #68]	; (8000b24 <HAL_MspInit+0x4c>)
 8000ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ae2:	4a10      	ldr	r2, [pc, #64]	; (8000b24 <HAL_MspInit+0x4c>)
 8000ae4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ae8:	6413      	str	r3, [r2, #64]	; 0x40
 8000aea:	4b0e      	ldr	r3, [pc, #56]	; (8000b24 <HAL_MspInit+0x4c>)
 8000aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000af2:	607b      	str	r3, [r7, #4]
 8000af4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000af6:	4b0b      	ldr	r3, [pc, #44]	; (8000b24 <HAL_MspInit+0x4c>)
 8000af8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000afa:	4a0a      	ldr	r2, [pc, #40]	; (8000b24 <HAL_MspInit+0x4c>)
 8000afc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b00:	6453      	str	r3, [r2, #68]	; 0x44
 8000b02:	4b08      	ldr	r3, [pc, #32]	; (8000b24 <HAL_MspInit+0x4c>)
 8000b04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b0a:	603b      	str	r3, [r7, #0]
 8000b0c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000b0e:	2200      	movs	r2, #0
 8000b10:	210f      	movs	r1, #15
 8000b12:	f06f 0001 	mvn.w	r0, #1
 8000b16:	f001 ffb6 	bl	8002a86 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b1a:	bf00      	nop
 8000b1c:	3708      	adds	r7, #8
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	40023800 	.word	0x40023800

08000b28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b2c:	e7fe      	b.n	8000b2c <NMI_Handler+0x4>

08000b2e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b2e:	b480      	push	{r7}
 8000b30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b32:	e7fe      	b.n	8000b32 <HardFault_Handler+0x4>

08000b34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b34:	b480      	push	{r7}
 8000b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b38:	e7fe      	b.n	8000b38 <MemManage_Handler+0x4>

08000b3a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b3a:	b480      	push	{r7}
 8000b3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b3e:	e7fe      	b.n	8000b3e <BusFault_Handler+0x4>

08000b40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b44:	e7fe      	b.n	8000b44 <UsageFault_Handler+0x4>

08000b46 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b46:	b480      	push	{r7}
 8000b48:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b4a:	bf00      	nop
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b52:	4770      	bx	lr

08000b54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b58:	f001 fe76 	bl	8002848 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000b5c:	f007 fb4c 	bl	80081f8 <xTaskGetSchedulerState>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b01      	cmp	r3, #1
 8000b64:	d001      	beq.n	8000b6a <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000b66:	f008 f927 	bl	8008db8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b6a:	bf00      	nop
 8000b6c:	bd80      	pop	{r7, pc}

08000b6e <EXTI15_10_IRQHandler>:
/* please refer to the startup file (startup_stm32f7xx.s).                    */
/******************************************************************************/

/* USER CODE BEGIN 1 */
void EXTI15_10_IRQHandler(void)
{
 8000b6e:	b580      	push	{r7, lr}
 8000b70:	af00      	add	r7, sp, #0

  HAL_GPIO_EXTI_IRQHandler(TS_INT_PIN); // Reset the GPIO_PIN_13 Interrupt - Touch Screen
 8000b72:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000b76:	f003 faeb 	bl	8004150 <HAL_GPIO_EXTI_IRQHandler>

}
 8000b7a:	bf00      	nop
 8000b7c:	bd80      	pop	{r7, pc}
	...

08000b80 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b84:	4b06      	ldr	r3, [pc, #24]	; (8000ba0 <SystemInit+0x20>)
 8000b86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b8a:	4a05      	ldr	r2, [pc, #20]	; (8000ba0 <SystemInit+0x20>)
 8000b8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b90:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b94:	bf00      	nop
 8000b96:	46bd      	mov	sp, r7
 8000b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop
 8000ba0:	e000ed00 	.word	0xe000ed00

08000ba4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000ba4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000bdc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ba8:	480d      	ldr	r0, [pc, #52]	; (8000be0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000baa:	490e      	ldr	r1, [pc, #56]	; (8000be4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000bac:	4a0e      	ldr	r2, [pc, #56]	; (8000be8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000bae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bb0:	e002      	b.n	8000bb8 <LoopCopyDataInit>

08000bb2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bb2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bb4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bb6:	3304      	adds	r3, #4

08000bb8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bb8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bbc:	d3f9      	bcc.n	8000bb2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bbe:	4a0b      	ldr	r2, [pc, #44]	; (8000bec <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000bc0:	4c0b      	ldr	r4, [pc, #44]	; (8000bf0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000bc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bc4:	e001      	b.n	8000bca <LoopFillZerobss>

08000bc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bc8:	3204      	adds	r2, #4

08000bca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bcc:	d3fb      	bcc.n	8000bc6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000bce:	f7ff ffd7 	bl	8000b80 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000bd2:	f008 fb6b 	bl	80092ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bd6:	f7ff fcaf 	bl	8000538 <main>
  bx  lr    
 8000bda:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000bdc:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8000be0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000be4:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000be8:	0800bd74 	.word	0x0800bd74
  ldr r2, =_sbss
 8000bec:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000bf0:	20004d34 	.word	0x20004d34

08000bf4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bf4:	e7fe      	b.n	8000bf4 <ADC_IRQHandler>
	...

08000bf8 <ft6x06_Init>:
  *         from MCU to FT6206 : ie I2C channel initialization (if required).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT6206).
  * @retval None
  */
void ft6x06_Init(uint16_t DeviceAddr)
{  
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b084      	sub	sp, #16
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	4603      	mov	r3, r0
 8000c00:	80fb      	strh	r3, [r7, #6]
  uint8_t instance;
  uint8_t empty;
  
  /* Check if device instance already exists */
  instance = ft6x06_GetInstance(DeviceAddr);
 8000c02:	88fb      	ldrh	r3, [r7, #6]
 8000c04:	4618      	mov	r0, r3
 8000c06:	f000 f90d 	bl	8000e24 <ft6x06_GetInstance>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	73fb      	strb	r3, [r7, #15]
  
  /* To prevent double initialization */
  if(instance == 0xFF)
 8000c0e:	7bfb      	ldrb	r3, [r7, #15]
 8000c10:	2bff      	cmp	r3, #255	; 0xff
 8000c12:	d10e      	bne.n	8000c32 <ft6x06_Init+0x3a>
  {
    /* Look for empty instance */
    empty = ft6x06_GetInstance(0);
 8000c14:	2000      	movs	r0, #0
 8000c16:	f000 f905 	bl	8000e24 <ft6x06_GetInstance>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	73bb      	strb	r3, [r7, #14]
    
    if(empty < FT6x06_MAX_INSTANCE)
 8000c1e:	7bbb      	ldrb	r3, [r7, #14]
 8000c20:	2b01      	cmp	r3, #1
 8000c22:	d806      	bhi.n	8000c32 <ft6x06_Init+0x3a>
    {
      /* Register the current device instance */
      ft6x06[empty] = DeviceAddr;
 8000c24:	7bbb      	ldrb	r3, [r7, #14]
 8000c26:	88fa      	ldrh	r2, [r7, #6]
 8000c28:	b2d1      	uxtb	r1, r2
 8000c2a:	4a04      	ldr	r2, [pc, #16]	; (8000c3c <ft6x06_Init+0x44>)
 8000c2c:	54d1      	strb	r1, [r2, r3]
      
      /* Initialize IO BUS layer */
      TS_IO_Init(); 
 8000c2e:	f000 fcd7 	bl	80015e0 <TS_IO_Init>
    }
  }
}
 8000c32:	bf00      	nop
 8000c34:	3710      	adds	r7, #16
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	20000094 	.word	0x20000094

08000c40 <ft6x06_Reset>:
  *         @note : Not applicable to FT6206.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT6206).
  * @retval None
  */
void ft6x06_Reset(uint16_t DeviceAddr)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b083      	sub	sp, #12
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	4603      	mov	r3, r0
 8000c48:	80fb      	strh	r3, [r7, #6]
  /* Do nothing */
  /* No software reset sequence available in FT6206 IC */
}
 8000c4a:	bf00      	nop
 8000c4c:	370c      	adds	r7, #12
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr

08000c56 <ft6x06_ReadID>:
  *         able to read the FT6206 device ID, and verify this is a FT6206.
  * @param  DeviceAddr: I2C FT6x06 Slave address.
  * @retval The Device ID (two bytes).
  */
uint16_t ft6x06_ReadID(uint16_t DeviceAddr)
{
 8000c56:	b580      	push	{r7, lr}
 8000c58:	b082      	sub	sp, #8
 8000c5a:	af00      	add	r7, sp, #0
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	80fb      	strh	r3, [r7, #6]
  /* Initialize I2C link if needed */
  TS_IO_Init();
 8000c60:	f000 fcbe 	bl	80015e0 <TS_IO_Init>
  
  /* Return the device ID value */
  return (TS_IO_Read(DeviceAddr, FT6206_CHIP_ID_REG));
 8000c64:	88fb      	ldrh	r3, [r7, #6]
 8000c66:	b2db      	uxtb	r3, r3
 8000c68:	21a8      	movs	r1, #168	; 0xa8
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	f000 fcdc 	bl	8001628 <TS_IO_Read>
 8000c70:	4603      	mov	r3, r0
 8000c72:	b29b      	uxth	r3, r3
}
 8000c74:	4618      	mov	r0, r3
 8000c76:	3708      	adds	r7, #8
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	bd80      	pop	{r7, pc}

08000c7c <ft6x06_TS_Start>:
  *         the touch screen).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address).
  * @retval None.
  */
void ft6x06_TS_Start(uint16_t DeviceAddr)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b082      	sub	sp, #8
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	4603      	mov	r3, r0
 8000c84:	80fb      	strh	r3, [r7, #6]
  /* Hw Calibration sequence start : should be done once after each power up */
  /* This is called internal calibration of the touch screen                 */
  ft6x06_TS_Calibration(DeviceAddr);
#endif
  /* Minimum static configuration of FT6206 */
  ft6x06_TS_Configure(DeviceAddr);
 8000c86:	88fb      	ldrh	r3, [r7, #6]
 8000c88:	4618      	mov	r0, r3
 8000c8a:	f000 f8bc 	bl	8000e06 <ft6x06_TS_Configure>

  /* By default set FT6206 IC in Polling mode : no INT generation on FT6206 for new touch available */
  /* Note TS_INT is active low                                                                      */
  ft6x06_TS_DisableIT(DeviceAddr);
 8000c8e:	88fb      	ldrh	r3, [r7, #6]
 8000c90:	4618      	mov	r0, r3
 8000c92:	f000 f88d 	bl	8000db0 <ft6x06_TS_DisableIT>
}
 8000c96:	bf00      	nop
 8000c98:	3708      	adds	r7, #8
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}
	...

08000ca0 <ft6x06_TS_DetectTouch>:
  *         variables).
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval : Number of active touches detected (can be 0, 1 or 2).
  */
uint8_t ft6x06_TS_DetectTouch(uint16_t DeviceAddr)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b084      	sub	sp, #16
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t nbTouch = 0;
 8000caa:	2300      	movs	r3, #0
 8000cac:	73fb      	strb	r3, [r7, #15]

  /* Read register FT6206_TD_STAT_REG to check number of touches detection */
  nbTouch = TS_IO_Read(DeviceAddr, FT6206_TD_STAT_REG);
 8000cae:	88fb      	ldrh	r3, [r7, #6]
 8000cb0:	b2db      	uxtb	r3, r3
 8000cb2:	2102      	movs	r1, #2
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	f000 fcb7 	bl	8001628 <TS_IO_Read>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	73fb      	strb	r3, [r7, #15]
  nbTouch &= FT6206_TD_STAT_MASK;
 8000cbe:	7bfb      	ldrb	r3, [r7, #15]
 8000cc0:	b2db      	uxtb	r3, r3
 8000cc2:	f003 030f 	and.w	r3, r3, #15
 8000cc6:	b2db      	uxtb	r3, r3
 8000cc8:	73fb      	strb	r3, [r7, #15]

  if(nbTouch > FT6206_MAX_DETECTABLE_TOUCH)
 8000cca:	7bfb      	ldrb	r3, [r7, #15]
 8000ccc:	b2db      	uxtb	r3, r3
 8000cce:	2b02      	cmp	r3, #2
 8000cd0:	d901      	bls.n	8000cd6 <ft6x06_TS_DetectTouch+0x36>
  {
    /* If invalid number of touch detected, set it to zero */
    nbTouch = 0;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	73fb      	strb	r3, [r7, #15]
  }

  /* Update ft6x06 driver internal global : current number of active touches */
  ft6x06_handle.currActiveTouchNb = nbTouch;
 8000cd6:	7bfb      	ldrb	r3, [r7, #15]
 8000cd8:	b2da      	uxtb	r2, r3
 8000cda:	4b05      	ldr	r3, [pc, #20]	; (8000cf0 <ft6x06_TS_DetectTouch+0x50>)
 8000cdc:	705a      	strb	r2, [r3, #1]

  /* Reset current active touch index on which to work on */
  ft6x06_handle.currActiveTouchIdx = 0;
 8000cde:	4b04      	ldr	r3, [pc, #16]	; (8000cf0 <ft6x06_TS_DetectTouch+0x50>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	709a      	strb	r2, [r3, #2]

  return(nbTouch);
 8000ce4:	7bfb      	ldrb	r3, [r7, #15]
 8000ce6:	b2db      	uxtb	r3, r3
}
 8000ce8:	4618      	mov	r0, r3
 8000cea:	3710      	adds	r7, #16
 8000cec:	46bd      	mov	sp, r7
 8000cee:	bd80      	pop	{r7, pc}
 8000cf0:	20000098 	.word	0x20000098

08000cf4 <ft6x06_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value
  * @retval None.
  */
void ft6x06_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b086      	sub	sp, #24
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	60b9      	str	r1, [r7, #8]
 8000cfe:	607a      	str	r2, [r7, #4]
 8000d00:	81fb      	strh	r3, [r7, #14]
  uint8_t regAddress = 0;
 8000d02:	2300      	movs	r3, #0
 8000d04:	75fb      	strb	r3, [r7, #23]
  uint8_t  dataxy[4];
  
  if(ft6x06_handle.currActiveTouchIdx < ft6x06_handle.currActiveTouchNb)
 8000d06:	4b1f      	ldr	r3, [pc, #124]	; (8000d84 <ft6x06_TS_GetXY+0x90>)
 8000d08:	789a      	ldrb	r2, [r3, #2]
 8000d0a:	4b1e      	ldr	r3, [pc, #120]	; (8000d84 <ft6x06_TS_GetXY+0x90>)
 8000d0c:	785b      	ldrb	r3, [r3, #1]
 8000d0e:	429a      	cmp	r2, r3
 8000d10:	d234      	bcs.n	8000d7c <ft6x06_TS_GetXY+0x88>
  {
    switch(ft6x06_handle.currActiveTouchIdx)
 8000d12:	4b1c      	ldr	r3, [pc, #112]	; (8000d84 <ft6x06_TS_GetXY+0x90>)
 8000d14:	789b      	ldrb	r3, [r3, #2]
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d002      	beq.n	8000d20 <ft6x06_TS_GetXY+0x2c>
 8000d1a:	2b01      	cmp	r3, #1
 8000d1c:	d003      	beq.n	8000d26 <ft6x06_TS_GetXY+0x32>
    case 1 :
      regAddress = FT6206_P2_XH_REG; 
      break;

    default :
      break;
 8000d1e:	e005      	b.n	8000d2c <ft6x06_TS_GetXY+0x38>
      regAddress = FT6206_P1_XH_REG; 
 8000d20:	2303      	movs	r3, #3
 8000d22:	75fb      	strb	r3, [r7, #23]
      break;
 8000d24:	e002      	b.n	8000d2c <ft6x06_TS_GetXY+0x38>
      regAddress = FT6206_P2_XH_REG; 
 8000d26:	2309      	movs	r3, #9
 8000d28:	75fb      	strb	r3, [r7, #23]
      break;
 8000d2a:	bf00      	nop
    }
    
    /* Read X and Y positions */
    TS_IO_ReadMultiple(DeviceAddr, regAddress, dataxy, sizeof(dataxy)); 
 8000d2c:	89fb      	ldrh	r3, [r7, #14]
 8000d2e:	b2d8      	uxtb	r0, r3
 8000d30:	f107 0210 	add.w	r2, r7, #16
 8000d34:	7df9      	ldrb	r1, [r7, #23]
 8000d36:	2304      	movs	r3, #4
 8000d38:	f000 fc94 	bl	8001664 <TS_IO_ReadMultiple>

    /* Send back ready X position to caller */
    *X = ((dataxy[0] & FT6206_MSB_MASK) << 8) | (dataxy[1] & FT6206_LSB_MASK);
 8000d3c:	7c3b      	ldrb	r3, [r7, #16]
 8000d3e:	021b      	lsls	r3, r3, #8
 8000d40:	b21b      	sxth	r3, r3
 8000d42:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8000d46:	b21a      	sxth	r2, r3
 8000d48:	7c7b      	ldrb	r3, [r7, #17]
 8000d4a:	b21b      	sxth	r3, r3
 8000d4c:	4313      	orrs	r3, r2
 8000d4e:	b21b      	sxth	r3, r3
 8000d50:	b29a      	uxth	r2, r3
 8000d52:	68bb      	ldr	r3, [r7, #8]
 8000d54:	801a      	strh	r2, [r3, #0]
    
    /* Send back ready Y position to caller */
    *Y = ((dataxy[2] & FT6206_MSB_MASK) << 8) | (dataxy[3] & FT6206_LSB_MASK);
 8000d56:	7cbb      	ldrb	r3, [r7, #18]
 8000d58:	021b      	lsls	r3, r3, #8
 8000d5a:	b21b      	sxth	r3, r3
 8000d5c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8000d60:	b21a      	sxth	r2, r3
 8000d62:	7cfb      	ldrb	r3, [r7, #19]
 8000d64:	b21b      	sxth	r3, r3
 8000d66:	4313      	orrs	r3, r2
 8000d68:	b21b      	sxth	r3, r3
 8000d6a:	b29a      	uxth	r2, r3
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	801a      	strh	r2, [r3, #0]
    
    ft6x06_handle.currActiveTouchIdx++;
 8000d70:	4b04      	ldr	r3, [pc, #16]	; (8000d84 <ft6x06_TS_GetXY+0x90>)
 8000d72:	789b      	ldrb	r3, [r3, #2]
 8000d74:	3301      	adds	r3, #1
 8000d76:	b2da      	uxtb	r2, r3
 8000d78:	4b02      	ldr	r3, [pc, #8]	; (8000d84 <ft6x06_TS_GetXY+0x90>)
 8000d7a:	709a      	strb	r2, [r3, #2]
  }
}
 8000d7c:	bf00      	nop
 8000d7e:	3718      	adds	r7, #24
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	20000098 	.word	0x20000098

08000d88 <ft6x06_TS_EnableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT6206).
  * @retval None
  */
void ft6x06_TS_EnableIT(uint16_t DeviceAddr)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b084      	sub	sp, #16
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	4603      	mov	r3, r0
 8000d90:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 8000d92:	2300      	movs	r3, #0
 8000d94:	73fb      	strb	r3, [r7, #15]
  regValue = (FT6206_G_MODE_INTERRUPT_TRIGGER & (FT6206_G_MODE_INTERRUPT_MASK >> FT6206_G_MODE_INTERRUPT_SHIFT)) << FT6206_G_MODE_INTERRUPT_SHIFT;
 8000d96:	2301      	movs	r3, #1
 8000d98:	73fb      	strb	r3, [r7, #15]
  
  /* Set interrupt trigger mode in FT6206_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT6206_GMODE_REG, regValue);
 8000d9a:	88fb      	ldrh	r3, [r7, #6]
 8000d9c:	b2db      	uxtb	r3, r3
 8000d9e:	7bfa      	ldrb	r2, [r7, #15]
 8000da0:	21a4      	movs	r1, #164	; 0xa4
 8000da2:	4618      	mov	r0, r3
 8000da4:	f000 fc26 	bl	80015f4 <TS_IO_Write>
}
 8000da8:	bf00      	nop
 8000daa:	3710      	adds	r7, #16
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bd80      	pop	{r7, pc}

08000db0 <ft6x06_TS_DisableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT6206).
  * @retval None
  */
void ft6x06_TS_DisableIT(uint16_t DeviceAddr)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b084      	sub	sp, #16
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	4603      	mov	r3, r0
 8000db8:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	73fb      	strb	r3, [r7, #15]
  regValue = (FT6206_G_MODE_INTERRUPT_POLLING & (FT6206_G_MODE_INTERRUPT_MASK >> FT6206_G_MODE_INTERRUPT_SHIFT)) << FT6206_G_MODE_INTERRUPT_SHIFT;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	73fb      	strb	r3, [r7, #15]

  /* Set interrupt polling mode in FT6206_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT6206_GMODE_REG, regValue);
 8000dc2:	88fb      	ldrh	r3, [r7, #6]
 8000dc4:	b2db      	uxtb	r3, r3
 8000dc6:	7bfa      	ldrb	r2, [r7, #15]
 8000dc8:	21a4      	movs	r1, #164	; 0xa4
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f000 fc12 	bl	80015f4 <TS_IO_Write>
}
 8000dd0:	bf00      	nop
 8000dd2:	3710      	adds	r7, #16
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}

08000dd8 <ft6x06_TS_ITStatus>:
  *         @note : This feature is not applicable to FT6206.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT6206).
  * @retval TS interrupts status : always return 0 here
  */
uint8_t ft6x06_TS_ITStatus(uint16_t DeviceAddr)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b083      	sub	sp, #12
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	4603      	mov	r3, r0
 8000de0:	80fb      	strh	r3, [r7, #6]
  /* Always return 0 as feature not applicable to FT6206 */
  return 0;
 8000de2:	2300      	movs	r3, #0
}
 8000de4:	4618      	mov	r0, r3
 8000de6:	370c      	adds	r7, #12
 8000de8:	46bd      	mov	sp, r7
 8000dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dee:	4770      	bx	lr

08000df0 <ft6x06_TS_ClearIT>:
  *         @note : This feature is not applicable to FT6206.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT6206).
  * @retval None
  */
void ft6x06_TS_ClearIT(uint16_t DeviceAddr)
{
 8000df0:	b480      	push	{r7}
 8000df2:	b083      	sub	sp, #12
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	4603      	mov	r3, r0
 8000df8:	80fb      	strh	r3, [r7, #6]
  /* Nothing to be done here for FT6206 */
}
 8000dfa:	bf00      	nop
 8000dfc:	370c      	adds	r7, #12
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e04:	4770      	bx	lr

08000e06 <ft6x06_TS_Configure>:
  * @brief  Basic static configuration of TouchScreen
  * @param  DeviceAddr: FT6206 Device address for communication on I2C Bus.
  * @retval Status FT6206_STATUS_OK or FT6206_STATUS_NOT_OK.
  */
static uint32_t ft6x06_TS_Configure(uint16_t DeviceAddr)
{
 8000e06:	b480      	push	{r7}
 8000e08:	b085      	sub	sp, #20
 8000e0a:	af00      	add	r7, sp, #0
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	80fb      	strh	r3, [r7, #6]
  uint32_t status = FT6206_STATUS_OK;
 8000e10:	2300      	movs	r3, #0
 8000e12:	60fb      	str	r3, [r7, #12]

  /* Nothing special to be done for FT6206 */

  return(status);
 8000e14:	68fb      	ldr	r3, [r7, #12]
}
 8000e16:	4618      	mov	r0, r3
 8000e18:	3714      	adds	r7, #20
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e20:	4770      	bx	lr
	...

08000e24 <ft6x06_GetInstance>:
  *         and return its index  
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of the device instance if registered, 0xFF if not.
  */
static uint8_t ft6x06_GetInstance(uint16_t DeviceAddr)
{
 8000e24:	b480      	push	{r7}
 8000e26:	b085      	sub	sp, #20
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	80fb      	strh	r3, [r7, #6]
  uint8_t idx = 0;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	73fb      	strb	r3, [r7, #15]
  
  /* Check all the registered instances */
  for(idx = 0; idx < FT6x06_MAX_INSTANCE ; idx ++)
 8000e32:	2300      	movs	r3, #0
 8000e34:	73fb      	strb	r3, [r7, #15]
 8000e36:	e00b      	b.n	8000e50 <ft6x06_GetInstance+0x2c>
  {
    if(ft6x06[idx] == DeviceAddr)
 8000e38:	7bfb      	ldrb	r3, [r7, #15]
 8000e3a:	4a0a      	ldr	r2, [pc, #40]	; (8000e64 <ft6x06_GetInstance+0x40>)
 8000e3c:	5cd3      	ldrb	r3, [r2, r3]
 8000e3e:	b29b      	uxth	r3, r3
 8000e40:	88fa      	ldrh	r2, [r7, #6]
 8000e42:	429a      	cmp	r2, r3
 8000e44:	d101      	bne.n	8000e4a <ft6x06_GetInstance+0x26>
    {
      return idx; 
 8000e46:	7bfb      	ldrb	r3, [r7, #15]
 8000e48:	e006      	b.n	8000e58 <ft6x06_GetInstance+0x34>
  for(idx = 0; idx < FT6x06_MAX_INSTANCE ; idx ++)
 8000e4a:	7bfb      	ldrb	r3, [r7, #15]
 8000e4c:	3301      	adds	r3, #1
 8000e4e:	73fb      	strb	r3, [r7, #15]
 8000e50:	7bfb      	ldrb	r3, [r7, #15]
 8000e52:	2b01      	cmp	r3, #1
 8000e54:	d9f0      	bls.n	8000e38 <ft6x06_GetInstance+0x14>
    }
  }
  
  return 0xFF;
 8000e56:	23ff      	movs	r3, #255	; 0xff
}
 8000e58:	4618      	mov	r0, r3
 8000e5a:	3714      	adds	r7, #20
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e62:	4770      	bx	lr
 8000e64:	20000094 	.word	0x20000094

08000e68 <OTM8009A_Init>:
  * @param  hdsi_eval : pointer on DSI configuration structure
  * @param  hdsivideo_handle : pointer on DSI video mode configuration structure
  * @retval Status
  */
uint8_t OTM8009A_Init(uint32_t ColorCoding, uint32_t orientation)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
 8000e70:	6039      	str	r1, [r7, #0]
  /* Enable CMD2 to access vendor specific commands                               */
  /* Enter in command 2 mode and set EXTC to enable address shift function (0x00) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8000e72:	49c1      	ldr	r1, [pc, #772]	; (8001178 <OTM8009A_Init+0x310>)
 8000e74:	2000      	movs	r0, #0
 8000e76:	f001 f887 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 3, (uint8_t *)lcdRegData1);
 8000e7a:	49c0      	ldr	r1, [pc, #768]	; (800117c <OTM8009A_Init+0x314>)
 8000e7c:	2003      	movs	r0, #3
 8000e7e:	f001 f883 	bl	8001f88 <DSI_IO_WriteCmd>

  /* Enter ORISE Command 2 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2); /* Shift address to 0x80 */
 8000e82:	49bf      	ldr	r1, [pc, #764]	; (8001180 <OTM8009A_Init+0x318>)
 8000e84:	2000      	movs	r0, #0
 8000e86:	f001 f87f 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData2);
 8000e8a:	49be      	ldr	r1, [pc, #760]	; (8001184 <OTM8009A_Init+0x31c>)
 8000e8c:	2002      	movs	r0, #2
 8000e8e:	f001 f87b 	bl	8001f88 <DSI_IO_WriteCmd>

  /////////////////////////////////////////////////////////////////////
  /* SD_PCH_CTRL - 0xC480h - 129th parameter - Default 0x00          */
  /* Set SD_PT                                                       */
  /* -> Source output level during porch and non-display area to GND */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 8000e92:	49bb      	ldr	r1, [pc, #748]	; (8001180 <OTM8009A_Init+0x318>)
 8000e94:	2000      	movs	r0, #0
 8000e96:	f001 f877 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData3);
 8000e9a:	49bb      	ldr	r1, [pc, #748]	; (8001188 <OTM8009A_Init+0x320>)
 8000e9c:	2000      	movs	r0, #0
 8000e9e:	f001 f873 	bl	8001f88 <DSI_IO_WriteCmd>
  OTM8009A_IO_Delay(10);
 8000ea2:	200a      	movs	r0, #10
 8000ea4:	f000 fbfc 	bl	80016a0 <OTM8009A_IO_Delay>
  /* Not documented */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData4);
 8000ea8:	49b8      	ldr	r1, [pc, #736]	; (800118c <OTM8009A_Init+0x324>)
 8000eaa:	2000      	movs	r0, #0
 8000eac:	f001 f86c 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData5);
 8000eb0:	49b7      	ldr	r1, [pc, #732]	; (8001190 <OTM8009A_Init+0x328>)
 8000eb2:	2000      	movs	r0, #0
 8000eb4:	f001 f868 	bl	8001f88 <DSI_IO_WriteCmd>
  OTM8009A_IO_Delay(10);
 8000eb8:	200a      	movs	r0, #10
 8000eba:	f000 fbf1 	bl	80016a0 <OTM8009A_IO_Delay>
  /////////////////////////////////////////////////////////////////////

  /* PWR_CTRL4 - 0xC4B0h - 178th parameter - Default 0xA8 */
  /* Set gvdd_en_test                                     */
  /* -> enable GVDD test mode !!!                         */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData6);
 8000ebe:	49b5      	ldr	r1, [pc, #724]	; (8001194 <OTM8009A_Init+0x32c>)
 8000ec0:	2000      	movs	r0, #0
 8000ec2:	f001 f861 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData7);
 8000ec6:	49b4      	ldr	r1, [pc, #720]	; (8001198 <OTM8009A_Init+0x330>)
 8000ec8:	2000      	movs	r0, #0
 8000eca:	f001 f85d 	bl	8001f88 <DSI_IO_WriteCmd>
  /* PWR_CTRL2 - 0xC590h - 146th parameter - Default 0x79      */
  /* Set pump 4 vgh voltage                                    */
  /* -> from 15.0v down to 13.0v                               */
  /* Set pump 5 vgh voltage                                    */
  /* -> from -12.0v downto -9.0v                               */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData8);
 8000ece:	49b3      	ldr	r1, [pc, #716]	; (800119c <OTM8009A_Init+0x334>)
 8000ed0:	2000      	movs	r0, #0
 8000ed2:	f001 f859 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData9);
 8000ed6:	49b2      	ldr	r1, [pc, #712]	; (80011a0 <OTM8009A_Init+0x338>)
 8000ed8:	2000      	movs	r0, #0
 8000eda:	f001 f855 	bl	8001f88 <DSI_IO_WriteCmd>

  /* P_DRV_M - 0xC0B4h - 181th parameter - Default 0x00 */
  /* -> Column inversion                                */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData10);
 8000ede:	49b1      	ldr	r1, [pc, #708]	; (80011a4 <OTM8009A_Init+0x33c>)
 8000ee0:	2000      	movs	r0, #0
 8000ee2:	f001 f851 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData11);
 8000ee6:	49b0      	ldr	r1, [pc, #704]	; (80011a8 <OTM8009A_Init+0x340>)
 8000ee8:	2000      	movs	r0, #0
 8000eea:	f001 f84d 	bl	8001f88 <DSI_IO_WriteCmd>

  /* VCOMDC - 0xD900h - 1st parameter - Default 0x39h */
  /* VCOM Voltage settings                            */
  /* -> from -1.0000v downto -1.2625v                 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8000eee:	49a2      	ldr	r1, [pc, #648]	; (8001178 <OTM8009A_Init+0x310>)
 8000ef0:	2000      	movs	r0, #0
 8000ef2:	f001 f849 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData12);
 8000ef6:	49ad      	ldr	r1, [pc, #692]	; (80011ac <OTM8009A_Init+0x344>)
 8000ef8:	2000      	movs	r0, #0
 8000efa:	f001 f845 	bl	8001f88 <DSI_IO_WriteCmd>

  /* Oscillator adjustment for Idle/Normal mode (LPDT only) set to 65Hz (default is 60Hz) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 8000efe:	49ac      	ldr	r1, [pc, #688]	; (80011b0 <OTM8009A_Init+0x348>)
 8000f00:	2000      	movs	r0, #0
 8000f02:	f001 f841 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData14);
 8000f06:	49ab      	ldr	r1, [pc, #684]	; (80011b4 <OTM8009A_Init+0x34c>)
 8000f08:	2000      	movs	r0, #0
 8000f0a:	f001 f83d 	bl	8001f88 <DSI_IO_WriteCmd>

  /* Video mode internal */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData15);
 8000f0e:	49aa      	ldr	r1, [pc, #680]	; (80011b8 <OTM8009A_Init+0x350>)
 8000f10:	2000      	movs	r0, #0
 8000f12:	f001 f839 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData16);
 8000f16:	49a9      	ldr	r1, [pc, #676]	; (80011bc <OTM8009A_Init+0x354>)
 8000f18:	2000      	movs	r0, #0
 8000f1a:	f001 f835 	bl	8001f88 <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 147h parameter - Default 0x00 */
  /* Set pump 4&5 x6                                     */
  /* -> ONLY VALID when PUMP4_EN_ASDM_HV = "0"           */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData17);
 8000f1e:	49a8      	ldr	r1, [pc, #672]	; (80011c0 <OTM8009A_Init+0x358>)
 8000f20:	2000      	movs	r0, #0
 8000f22:	f001 f831 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData18);
 8000f26:	49a7      	ldr	r1, [pc, #668]	; (80011c4 <OTM8009A_Init+0x35c>)
 8000f28:	2000      	movs	r0, #0
 8000f2a:	f001 f82d 	bl	8001f88 <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 150th parameter - Default 0x33h */
  /* Change pump4 clock ratio                              */
  /* -> from 1 line to 1/2 line                            */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData19);
 8000f2e:	49a6      	ldr	r1, [pc, #664]	; (80011c8 <OTM8009A_Init+0x360>)
 8000f30:	2000      	movs	r0, #0
 8000f32:	f001 f829 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData9);
 8000f36:	499a      	ldr	r1, [pc, #616]	; (80011a0 <OTM8009A_Init+0x338>)
 8000f38:	2000      	movs	r0, #0
 8000f3a:	f001 f825 	bl	8001f88 <DSI_IO_WriteCmd>

  /* GVDD/NGVDD settings */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8000f3e:	498e      	ldr	r1, [pc, #568]	; (8001178 <OTM8009A_Init+0x310>)
 8000f40:	2000      	movs	r0, #0
 8000f42:	f001 f821 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData5);
 8000f46:	49a1      	ldr	r1, [pc, #644]	; (80011cc <OTM8009A_Init+0x364>)
 8000f48:	2002      	movs	r0, #2
 8000f4a:	f001 f81d 	bl	8001f88 <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 149th parameter - Default 0x33h */
  /* Rewrite the default value !                           */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData20);
 8000f4e:	49a0      	ldr	r1, [pc, #640]	; (80011d0 <OTM8009A_Init+0x368>)
 8000f50:	2000      	movs	r0, #0
 8000f52:	f001 f819 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData21);
 8000f56:	499f      	ldr	r1, [pc, #636]	; (80011d4 <OTM8009A_Init+0x36c>)
 8000f58:	2000      	movs	r0, #0
 8000f5a:	f001 f815 	bl	8001f88 <DSI_IO_WriteCmd>

  /* Panel display timing Setting 3 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData22);
 8000f5e:	499e      	ldr	r1, [pc, #632]	; (80011d8 <OTM8009A_Init+0x370>)
 8000f60:	2000      	movs	r0, #0
 8000f62:	f001 f811 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData23);
 8000f66:	499d      	ldr	r1, [pc, #628]	; (80011dc <OTM8009A_Init+0x374>)
 8000f68:	2000      	movs	r0, #0
 8000f6a:	f001 f80d 	bl	8001f88 <DSI_IO_WriteCmd>

  /* Power control 1 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData24);
 8000f6e:	499c      	ldr	r1, [pc, #624]	; (80011e0 <OTM8009A_Init+0x378>)
 8000f70:	2000      	movs	r0, #0
 8000f72:	f001 f809 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData25);
 8000f76:	499b      	ldr	r1, [pc, #620]	; (80011e4 <OTM8009A_Init+0x37c>)
 8000f78:	2000      	movs	r0, #0
 8000f7a:	f001 f805 	bl	8001f88 <DSI_IO_WriteCmd>

  /* Source driver precharge */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 8000f7e:	498c      	ldr	r1, [pc, #560]	; (80011b0 <OTM8009A_Init+0x348>)
 8000f80:	2000      	movs	r0, #0
 8000f82:	f001 f801 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData26);
 8000f86:	4998      	ldr	r1, [pc, #608]	; (80011e8 <OTM8009A_Init+0x380>)
 8000f88:	2000      	movs	r0, #0
 8000f8a:	f000 fffd 	bl	8001f88 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData15);
 8000f8e:	498a      	ldr	r1, [pc, #552]	; (80011b8 <OTM8009A_Init+0x350>)
 8000f90:	2000      	movs	r0, #0
 8000f92:	f000 fff9 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData27);
 8000f96:	4995      	ldr	r1, [pc, #596]	; (80011ec <OTM8009A_Init+0x384>)
 8000f98:	2000      	movs	r0, #0
 8000f9a:	f000 fff5 	bl	8001f88 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData28);
 8000f9e:	4994      	ldr	r1, [pc, #592]	; (80011f0 <OTM8009A_Init+0x388>)
 8000fa0:	2000      	movs	r0, #0
 8000fa2:	f000 fff1 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData6);
 8000fa6:	4993      	ldr	r1, [pc, #588]	; (80011f4 <OTM8009A_Init+0x38c>)
 8000fa8:	2002      	movs	r0, #2
 8000faa:	f000 ffed 	bl	8001f88 <DSI_IO_WriteCmd>

  /* GOAVST */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 8000fae:	4974      	ldr	r1, [pc, #464]	; (8001180 <OTM8009A_Init+0x318>)
 8000fb0:	2000      	movs	r0, #0
 8000fb2:	f000 ffe9 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 6, (uint8_t *)lcdRegData7);
 8000fb6:	4990      	ldr	r1, [pc, #576]	; (80011f8 <OTM8009A_Init+0x390>)
 8000fb8:	2006      	movs	r0, #6
 8000fba:	f000 ffe5 	bl	8001f88 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 8000fbe:	498f      	ldr	r1, [pc, #572]	; (80011fc <OTM8009A_Init+0x394>)
 8000fc0:	2000      	movs	r0, #0
 8000fc2:	f000 ffe1 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 14, (uint8_t *)lcdRegData8);
 8000fc6:	498e      	ldr	r1, [pc, #568]	; (8001200 <OTM8009A_Init+0x398>)
 8000fc8:	200e      	movs	r0, #14
 8000fca:	f000 ffdd 	bl	8001f88 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 8000fce:	498d      	ldr	r1, [pc, #564]	; (8001204 <OTM8009A_Init+0x39c>)
 8000fd0:	2000      	movs	r0, #0
 8000fd2:	f000 ffd9 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 14, (uint8_t *)lcdRegData9);
 8000fd6:	498c      	ldr	r1, [pc, #560]	; (8001208 <OTM8009A_Init+0x3a0>)
 8000fd8:	200e      	movs	r0, #14
 8000fda:	f000 ffd5 	bl	8001f88 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 8000fde:	498b      	ldr	r1, [pc, #556]	; (800120c <OTM8009A_Init+0x3a4>)
 8000fe0:	2000      	movs	r0, #0
 8000fe2:	f000 ffd1 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData10);
 8000fe6:	498a      	ldr	r1, [pc, #552]	; (8001210 <OTM8009A_Init+0x3a8>)
 8000fe8:	200a      	movs	r0, #10
 8000fea:	f000 ffcd 	bl	8001f88 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 8000fee:	4989      	ldr	r1, [pc, #548]	; (8001214 <OTM8009A_Init+0x3ac>)
 8000ff0:	2000      	movs	r0, #0
 8000ff2:	f000 ffc9 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData46);
 8000ff6:	4988      	ldr	r1, [pc, #544]	; (8001218 <OTM8009A_Init+0x3b0>)
 8000ff8:	2000      	movs	r0, #0
 8000ffa:	f000 ffc5 	bl	8001f88 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 8000ffe:	4960      	ldr	r1, [pc, #384]	; (8001180 <OTM8009A_Init+0x318>)
 8001000:	2000      	movs	r0, #0
 8001002:	f000 ffc1 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData11);
 8001006:	4985      	ldr	r1, [pc, #532]	; (800121c <OTM8009A_Init+0x3b4>)
 8001008:	200a      	movs	r0, #10
 800100a:	f000 ffbd 	bl	8001f88 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData33);
 800100e:	4984      	ldr	r1, [pc, #528]	; (8001220 <OTM8009A_Init+0x3b8>)
 8001010:	2000      	movs	r0, #0
 8001012:	f000 ffb9 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData12);
 8001016:	4983      	ldr	r1, [pc, #524]	; (8001224 <OTM8009A_Init+0x3bc>)
 8001018:	200f      	movs	r0, #15
 800101a:	f000 ffb5 	bl	8001f88 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 800101e:	4977      	ldr	r1, [pc, #476]	; (80011fc <OTM8009A_Init+0x394>)
 8001020:	2000      	movs	r0, #0
 8001022:	f000 ffb1 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData13);
 8001026:	4980      	ldr	r1, [pc, #512]	; (8001228 <OTM8009A_Init+0x3c0>)
 8001028:	200f      	movs	r0, #15
 800102a:	f000 ffad 	bl	8001f88 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 800102e:	4975      	ldr	r1, [pc, #468]	; (8001204 <OTM8009A_Init+0x39c>)
 8001030:	2000      	movs	r0, #0
 8001032:	f000 ffa9 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData14);
 8001036:	497d      	ldr	r1, [pc, #500]	; (800122c <OTM8009A_Init+0x3c4>)
 8001038:	200a      	movs	r0, #10
 800103a:	f000 ffa5 	bl	8001f88 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 800103e:	4973      	ldr	r1, [pc, #460]	; (800120c <OTM8009A_Init+0x3a4>)
 8001040:	2000      	movs	r0, #0
 8001042:	f000 ffa1 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData15);
 8001046:	497a      	ldr	r1, [pc, #488]	; (8001230 <OTM8009A_Init+0x3c8>)
 8001048:	200f      	movs	r0, #15
 800104a:	f000 ff9d 	bl	8001f88 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 800104e:	4971      	ldr	r1, [pc, #452]	; (8001214 <OTM8009A_Init+0x3ac>)
 8001050:	2000      	movs	r0, #0
 8001052:	f000 ff99 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData16);
 8001056:	4977      	ldr	r1, [pc, #476]	; (8001234 <OTM8009A_Init+0x3cc>)
 8001058:	200f      	movs	r0, #15
 800105a:	f000 ff95 	bl	8001f88 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData34);
 800105e:	4976      	ldr	r1, [pc, #472]	; (8001238 <OTM8009A_Init+0x3d0>)
 8001060:	2000      	movs	r0, #0
 8001062:	f000 ff91 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData17);
 8001066:	4975      	ldr	r1, [pc, #468]	; (800123c <OTM8009A_Init+0x3d4>)
 8001068:	200a      	movs	r0, #10
 800106a:	f000 ff8d 	bl	8001f88 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData35);
 800106e:	4974      	ldr	r1, [pc, #464]	; (8001240 <OTM8009A_Init+0x3d8>)
 8001070:	2000      	movs	r0, #0
 8001072:	f000 ff89 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData18);
 8001076:	4973      	ldr	r1, [pc, #460]	; (8001244 <OTM8009A_Init+0x3dc>)
 8001078:	200a      	movs	r0, #10
 800107a:	f000 ff85 	bl	8001f88 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 800107e:	4940      	ldr	r1, [pc, #256]	; (8001180 <OTM8009A_Init+0x318>)
 8001080:	2000      	movs	r0, #0
 8001082:	f000 ff81 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData19);
 8001086:	4970      	ldr	r1, [pc, #448]	; (8001248 <OTM8009A_Init+0x3e0>)
 8001088:	200a      	movs	r0, #10
 800108a:	f000 ff7d 	bl	8001f88 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData33);
 800108e:	4964      	ldr	r1, [pc, #400]	; (8001220 <OTM8009A_Init+0x3b8>)
 8001090:	2000      	movs	r0, #0
 8001092:	f000 ff79 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData20);
 8001096:	496d      	ldr	r1, [pc, #436]	; (800124c <OTM8009A_Init+0x3e4>)
 8001098:	200f      	movs	r0, #15
 800109a:	f000 ff75 	bl	8001f88 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 800109e:	4957      	ldr	r1, [pc, #348]	; (80011fc <OTM8009A_Init+0x394>)
 80010a0:	2000      	movs	r0, #0
 80010a2:	f000 ff71 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData21);
 80010a6:	496a      	ldr	r1, [pc, #424]	; (8001250 <OTM8009A_Init+0x3e8>)
 80010a8:	200f      	movs	r0, #15
 80010aa:	f000 ff6d 	bl	8001f88 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 80010ae:	4955      	ldr	r1, [pc, #340]	; (8001204 <OTM8009A_Init+0x39c>)
 80010b0:	2000      	movs	r0, #0
 80010b2:	f000 ff69 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData22);
 80010b6:	4967      	ldr	r1, [pc, #412]	; (8001254 <OTM8009A_Init+0x3ec>)
 80010b8:	200a      	movs	r0, #10
 80010ba:	f000 ff65 	bl	8001f88 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 80010be:	4953      	ldr	r1, [pc, #332]	; (800120c <OTM8009A_Init+0x3a4>)
 80010c0:	2000      	movs	r0, #0
 80010c2:	f000 ff61 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData23);
 80010c6:	4964      	ldr	r1, [pc, #400]	; (8001258 <OTM8009A_Init+0x3f0>)
 80010c8:	200f      	movs	r0, #15
 80010ca:	f000 ff5d 	bl	8001f88 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 80010ce:	4951      	ldr	r1, [pc, #324]	; (8001214 <OTM8009A_Init+0x3ac>)
 80010d0:	2000      	movs	r0, #0
 80010d2:	f000 ff59 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData24);
 80010d6:	4961      	ldr	r1, [pc, #388]	; (800125c <OTM8009A_Init+0x3f4>)
 80010d8:	200f      	movs	r0, #15
 80010da:	f000 ff55 	bl	8001f88 <DSI_IO_WriteCmd>

  /////////////////////////////////////////////////////////////////////////////
  /* PWR_CTRL1 - 0xc580h - 130th parameter - default 0x00 */
  /* Pump 1 min and max DM                                */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 80010de:	4934      	ldr	r1, [pc, #208]	; (80011b0 <OTM8009A_Init+0x348>)
 80010e0:	2000      	movs	r0, #0
 80010e2:	f000 ff51 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData47);
 80010e6:	495e      	ldr	r1, [pc, #376]	; (8001260 <OTM8009A_Init+0x3f8>)
 80010e8:	2000      	movs	r0, #0
 80010ea:	f000 ff4d 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData48);
 80010ee:	495d      	ldr	r1, [pc, #372]	; (8001264 <OTM8009A_Init+0x3fc>)
 80010f0:	2000      	movs	r0, #0
 80010f2:	f000 ff49 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData49);
 80010f6:	495c      	ldr	r1, [pc, #368]	; (8001268 <OTM8009A_Init+0x400>)
 80010f8:	2000      	movs	r0, #0
 80010fa:	f000 ff45 	bl	8001f88 <DSI_IO_WriteCmd>
  /////////////////////////////////////////////////////////////////////////////

  /* CABC LEDPWM frequency adjusted to 19,5kHz */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData50);
 80010fe:	495b      	ldr	r1, [pc, #364]	; (800126c <OTM8009A_Init+0x404>)
 8001100:	2000      	movs	r0, #0
 8001102:	f000 ff41 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData51);
 8001106:	495a      	ldr	r1, [pc, #360]	; (8001270 <OTM8009A_Init+0x408>)
 8001108:	2000      	movs	r0, #0
 800110a:	f000 ff3d 	bl	8001f88 <DSI_IO_WriteCmd>
  
  /* Exit CMD2 mode */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 800110e:	491a      	ldr	r1, [pc, #104]	; (8001178 <OTM8009A_Init+0x310>)
 8001110:	2000      	movs	r0, #0
 8001112:	f000 ff39 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 3, (uint8_t *)lcdRegData25);
 8001116:	4957      	ldr	r1, [pc, #348]	; (8001274 <OTM8009A_Init+0x40c>)
 8001118:	2003      	movs	r0, #3
 800111a:	f000 ff35 	bl	8001f88 <DSI_IO_WriteCmd>
  /*************************************************************************** */
  /* Standard DCS Initialization TO KEEP CAN BE DONE IN HSDT                   */
  /*************************************************************************** */

  /* NOP - goes back to DCS std command ? */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 800111e:	4916      	ldr	r1, [pc, #88]	; (8001178 <OTM8009A_Init+0x310>)
 8001120:	2000      	movs	r0, #0
 8001122:	f000 ff31 	bl	8001f88 <DSI_IO_WriteCmd>
          
  /* Gamma correction 2.2+ table (HSDT possible) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8001126:	4914      	ldr	r1, [pc, #80]	; (8001178 <OTM8009A_Init+0x310>)
 8001128:	2000      	movs	r0, #0
 800112a:	f000 ff2d 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 16, (uint8_t *)lcdRegData3);
 800112e:	4952      	ldr	r1, [pc, #328]	; (8001278 <OTM8009A_Init+0x410>)
 8001130:	2010      	movs	r0, #16
 8001132:	f000 ff29 	bl	8001f88 <DSI_IO_WriteCmd>
  
  /* Gamma correction 2.2- table (HSDT possible) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8001136:	4910      	ldr	r1, [pc, #64]	; (8001178 <OTM8009A_Init+0x310>)
 8001138:	2000      	movs	r0, #0
 800113a:	f000 ff25 	bl	8001f88 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 16, (uint8_t *)lcdRegData4);
 800113e:	494f      	ldr	r1, [pc, #316]	; (800127c <OTM8009A_Init+0x414>)
 8001140:	2010      	movs	r0, #16
 8001142:	f000 ff21 	bl	8001f88 <DSI_IO_WriteCmd>
          
  /* Send Sleep Out command to display : no parameter */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData36);
 8001146:	494e      	ldr	r1, [pc, #312]	; (8001280 <OTM8009A_Init+0x418>)
 8001148:	2000      	movs	r0, #0
 800114a:	f000 ff1d 	bl	8001f88 <DSI_IO_WriteCmd>
  
  /* Wait for sleep out exit */
  OTM8009A_IO_Delay(120);
 800114e:	2078      	movs	r0, #120	; 0x78
 8001150:	f000 faa6 	bl	80016a0 <OTM8009A_IO_Delay>

  switch(ColorCoding)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d008      	beq.n	800116c <OTM8009A_Init+0x304>
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	2b02      	cmp	r3, #2
 800115e:	f040 8095 	bne.w	800128c <OTM8009A_Init+0x424>
  {
  case OTM8009A_FORMAT_RBG565 :
    /* Set Pixel color format to RGB565 */
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData37);
 8001162:	4948      	ldr	r1, [pc, #288]	; (8001284 <OTM8009A_Init+0x41c>)
 8001164:	2000      	movs	r0, #0
 8001166:	f000 ff0f 	bl	8001f88 <DSI_IO_WriteCmd>
    break;
 800116a:	e090      	b.n	800128e <OTM8009A_Init+0x426>
  case OTM8009A_FORMAT_RGB888 :
    /* Set Pixel color format to RGB888 */
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData38);
 800116c:	4946      	ldr	r1, [pc, #280]	; (8001288 <OTM8009A_Init+0x420>)
 800116e:	2000      	movs	r0, #0
 8001170:	f000 ff0a 	bl	8001f88 <DSI_IO_WriteCmd>
    break;
 8001174:	e08b      	b.n	800128e <OTM8009A_Init+0x426>
 8001176:	bf00      	nop
 8001178:	080095f8 	.word	0x080095f8
 800117c:	080094b0 	.word	0x080094b0
 8001180:	080095fc 	.word	0x080095fc
 8001184:	080094b4 	.word	0x080094b4
 8001188:	08009600 	.word	0x08009600
 800118c:	08009604 	.word	0x08009604
 8001190:	08009608 	.word	0x08009608
 8001194:	0800960c 	.word	0x0800960c
 8001198:	08009610 	.word	0x08009610
 800119c:	08009614 	.word	0x08009614
 80011a0:	08009618 	.word	0x08009618
 80011a4:	0800961c 	.word	0x0800961c
 80011a8:	08009620 	.word	0x08009620
 80011ac:	08009624 	.word	0x08009624
 80011b0:	08009628 	.word	0x08009628
 80011b4:	0800962c 	.word	0x0800962c
 80011b8:	08009630 	.word	0x08009630
 80011bc:	08009634 	.word	0x08009634
 80011c0:	08009638 	.word	0x08009638
 80011c4:	0800963c 	.word	0x0800963c
 80011c8:	08009640 	.word	0x08009640
 80011cc:	080094e0 	.word	0x080094e0
 80011d0:	08009644 	.word	0x08009644
 80011d4:	08009648 	.word	0x08009648
 80011d8:	0800964c 	.word	0x0800964c
 80011dc:	08009650 	.word	0x08009650
 80011e0:	08009654 	.word	0x08009654
 80011e4:	08009658 	.word	0x08009658
 80011e8:	0800965c 	.word	0x0800965c
 80011ec:	08009660 	.word	0x08009660
 80011f0:	08009664 	.word	0x08009664
 80011f4:	080094e4 	.word	0x080094e4
 80011f8:	080094e8 	.word	0x080094e8
 80011fc:	08009668 	.word	0x08009668
 8001200:	080094f0 	.word	0x080094f0
 8001204:	0800966c 	.word	0x0800966c
 8001208:	08009500 	.word	0x08009500
 800120c:	08009670 	.word	0x08009670
 8001210:	08009510 	.word	0x08009510
 8001214:	08009674 	.word	0x08009674
 8001218:	080096ac 	.word	0x080096ac
 800121c:	0800951c 	.word	0x0800951c
 8001220:	08009678 	.word	0x08009678
 8001224:	08009528 	.word	0x08009528
 8001228:	08009538 	.word	0x08009538
 800122c:	08009548 	.word	0x08009548
 8001230:	08009554 	.word	0x08009554
 8001234:	08009564 	.word	0x08009564
 8001238:	0800967c 	.word	0x0800967c
 800123c:	08009574 	.word	0x08009574
 8001240:	08009680 	.word	0x08009680
 8001244:	08009580 	.word	0x08009580
 8001248:	0800958c 	.word	0x0800958c
 800124c:	08009598 	.word	0x08009598
 8001250:	080095a8 	.word	0x080095a8
 8001254:	080095b8 	.word	0x080095b8
 8001258:	080095c4 	.word	0x080095c4
 800125c:	080095d4 	.word	0x080095d4
 8001260:	080096b0 	.word	0x080096b0
 8001264:	080096b4 	.word	0x080096b4
 8001268:	080096b8 	.word	0x080096b8
 800126c:	080096bc 	.word	0x080096bc
 8001270:	080096c0 	.word	0x080096c0
 8001274:	080095e4 	.word	0x080095e4
 8001278:	080094b8 	.word	0x080094b8
 800127c:	080094cc 	.word	0x080094cc
 8001280:	08009684 	.word	0x08009684
 8001284:	08009688 	.word	0x08009688
 8001288:	0800968c 	.word	0x0800968c
  default :
    break;
 800128c:	bf00      	nop
  }

  /* Send command to configure display in landscape orientation mode. By default
      the orientation mode is portrait  */
  if(orientation == OTM8009A_ORIENTATION_LANDSCAPE)
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	2b01      	cmp	r3, #1
 8001292:	d10b      	bne.n	80012ac <OTM8009A_Init+0x444>
  {
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData39);
 8001294:	4916      	ldr	r1, [pc, #88]	; (80012f0 <OTM8009A_Init+0x488>)
 8001296:	2000      	movs	r0, #0
 8001298:	f000 fe76 	bl	8001f88 <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd( 4, (uint8_t *)lcdRegData27);
 800129c:	4915      	ldr	r1, [pc, #84]	; (80012f4 <OTM8009A_Init+0x48c>)
 800129e:	2004      	movs	r0, #4
 80012a0:	f000 fe72 	bl	8001f88 <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd( 4, (uint8_t *)lcdRegData28);
 80012a4:	4914      	ldr	r1, [pc, #80]	; (80012f8 <OTM8009A_Init+0x490>)
 80012a6:	2004      	movs	r0, #4
 80012a8:	f000 fe6e 	bl	8001f88 <DSI_IO_WriteCmd>
  }

  /** CABC : Content Adaptive Backlight Control section start >> */
  /* Note : defaut is 0 (lowest Brightness), 0xFF is highest Brightness, try 0x7F : intermediate value */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData40);
 80012ac:	4913      	ldr	r1, [pc, #76]	; (80012fc <OTM8009A_Init+0x494>)
 80012ae:	2000      	movs	r0, #0
 80012b0:	f000 fe6a 	bl	8001f88 <DSI_IO_WriteCmd>

  /* defaut is 0, try 0x2C - Brightness Control Block, Display Dimming & BackLight on */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData41);
 80012b4:	4912      	ldr	r1, [pc, #72]	; (8001300 <OTM8009A_Init+0x498>)
 80012b6:	2000      	movs	r0, #0
 80012b8:	f000 fe66 	bl	8001f88 <DSI_IO_WriteCmd>

  /* defaut is 0, try 0x02 - image Content based Adaptive Brightness [Still Picture] */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData42);
 80012bc:	4911      	ldr	r1, [pc, #68]	; (8001304 <OTM8009A_Init+0x49c>)
 80012be:	2000      	movs	r0, #0
 80012c0:	f000 fe62 	bl	8001f88 <DSI_IO_WriteCmd>

  /* defaut is 0 (lowest Brightness), 0xFF is highest Brightness */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData43);
 80012c4:	4910      	ldr	r1, [pc, #64]	; (8001308 <OTM8009A_Init+0x4a0>)
 80012c6:	2000      	movs	r0, #0
 80012c8:	f000 fe5e 	bl	8001f88 <DSI_IO_WriteCmd>

  /** CABC : Content Adaptive Backlight Control section end << */

  /* Send Command Display On */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData44);
 80012cc:	490f      	ldr	r1, [pc, #60]	; (800130c <OTM8009A_Init+0x4a4>)
 80012ce:	2000      	movs	r0, #0
 80012d0:	f000 fe5a 	bl	8001f88 <DSI_IO_WriteCmd>

  /* NOP command */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 80012d4:	490e      	ldr	r1, [pc, #56]	; (8001310 <OTM8009A_Init+0x4a8>)
 80012d6:	2000      	movs	r0, #0
 80012d8:	f000 fe56 	bl	8001f88 <DSI_IO_WriteCmd>

  /* Send Command GRAM memory write (no parameters) : this initiates frame write via other DSI commands sent by */
  /* DSI host from LTDC incoming pixels in video mode */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData45);
 80012dc:	490d      	ldr	r1, [pc, #52]	; (8001314 <OTM8009A_Init+0x4ac>)
 80012de:	2000      	movs	r0, #0
 80012e0:	f000 fe52 	bl	8001f88 <DSI_IO_WriteCmd>

  return 0;
 80012e4:	2300      	movs	r3, #0
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	3708      	adds	r7, #8
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	08009690 	.word	0x08009690
 80012f4:	080095e8 	.word	0x080095e8
 80012f8:	080095f0 	.word	0x080095f0
 80012fc:	08009694 	.word	0x08009694
 8001300:	08009698 	.word	0x08009698
 8001304:	0800969c 	.word	0x0800969c
 8001308:	080096a0 	.word	0x080096a0
 800130c:	080096a4 	.word	0x080096a4
 8001310:	080095f8 	.word	0x080095f8
 8001314:	080096a8 	.word	0x080096a8

08001318 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b08c      	sub	sp, #48	; 0x30
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	4a58      	ldr	r2, [pc, #352]	; (8001484 <I2Cx_MspInit+0x16c>)
 8001324:	4293      	cmp	r3, r2
 8001326:	d15b      	bne.n	80013e0 <I2Cx_MspInit+0xc8>
  {
  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_AUDIO_I2Cx_SCL_GPIO_CLK_ENABLE();
 8001328:	4b57      	ldr	r3, [pc, #348]	; (8001488 <I2Cx_MspInit+0x170>)
 800132a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800132c:	4a56      	ldr	r2, [pc, #344]	; (8001488 <I2Cx_MspInit+0x170>)
 800132e:	f043 0308 	orr.w	r3, r3, #8
 8001332:	6313      	str	r3, [r2, #48]	; 0x30
 8001334:	4b54      	ldr	r3, [pc, #336]	; (8001488 <I2Cx_MspInit+0x170>)
 8001336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001338:	f003 0308 	and.w	r3, r3, #8
 800133c:	61bb      	str	r3, [r7, #24]
 800133e:	69bb      	ldr	r3, [r7, #24]
  DISCOVERY_AUDIO_I2Cx_SDA_GPIO_CLK_ENABLE();
 8001340:	4b51      	ldr	r3, [pc, #324]	; (8001488 <I2Cx_MspInit+0x170>)
 8001342:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001344:	4a50      	ldr	r2, [pc, #320]	; (8001488 <I2Cx_MspInit+0x170>)
 8001346:	f043 0302 	orr.w	r3, r3, #2
 800134a:	6313      	str	r3, [r2, #48]	; 0x30
 800134c:	4b4e      	ldr	r3, [pc, #312]	; (8001488 <I2Cx_MspInit+0x170>)
 800134e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001350:	f003 0302 	and.w	r3, r3, #2
 8001354:	617b      	str	r3, [r7, #20]
 8001356:	697b      	ldr	r3, [r7, #20]
  /* Configure I2C Tx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 8001358:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800135c:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 800135e:	2312      	movs	r3, #18
 8001360:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8001362:	2300      	movs	r3, #0
 8001364:	627b      	str	r3, [r7, #36]	; 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8001366:	2302      	movs	r3, #2
 8001368:	62bb      	str	r3, [r7, #40]	; 0x28
  gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_AF;
 800136a:	2304      	movs	r3, #4
 800136c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_GPIO_PORT, &gpio_init_structure);
 800136e:	f107 031c 	add.w	r3, r7, #28
 8001372:	4619      	mov	r1, r3
 8001374:	4845      	ldr	r0, [pc, #276]	; (800148c <I2Cx_MspInit+0x174>)
 8001376:	f002 fd0d 	bl	8003d94 <HAL_GPIO_Init>

  /* Configure I2C Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 800137a:	2380      	movs	r3, #128	; 0x80
 800137c:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SDA_AF;
 800137e:	230b      	movs	r3, #11
 8001380:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SDA_GPIO_PORT, &gpio_init_structure);
 8001382:	f107 031c 	add.w	r3, r7, #28
 8001386:	4619      	mov	r1, r3
 8001388:	4841      	ldr	r0, [pc, #260]	; (8001490 <I2Cx_MspInit+0x178>)
 800138a:	f002 fd03 	bl	8003d94 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 800138e:	4b3e      	ldr	r3, [pc, #248]	; (8001488 <I2Cx_MspInit+0x170>)
 8001390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001392:	4a3d      	ldr	r2, [pc, #244]	; (8001488 <I2Cx_MspInit+0x170>)
 8001394:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001398:	6413      	str	r3, [r2, #64]	; 0x40
 800139a:	4b3b      	ldr	r3, [pc, #236]	; (8001488 <I2Cx_MspInit+0x170>)
 800139c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800139e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80013a2:	613b      	str	r3, [r7, #16]
 80013a4:	693b      	ldr	r3, [r7, #16]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 80013a6:	4b38      	ldr	r3, [pc, #224]	; (8001488 <I2Cx_MspInit+0x170>)
 80013a8:	6a1b      	ldr	r3, [r3, #32]
 80013aa:	4a37      	ldr	r2, [pc, #220]	; (8001488 <I2Cx_MspInit+0x170>)
 80013ac:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80013b0:	6213      	str	r3, [r2, #32]

  /* Release the I2C peripheral clock reset */
  DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 80013b2:	4b35      	ldr	r3, [pc, #212]	; (8001488 <I2Cx_MspInit+0x170>)
 80013b4:	6a1b      	ldr	r3, [r3, #32]
 80013b6:	4a34      	ldr	r2, [pc, #208]	; (8001488 <I2Cx_MspInit+0x170>)
 80013b8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80013bc:	6213      	str	r3, [r2, #32]

  /* Enable and set I2C1 Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 80013be:	2200      	movs	r2, #0
 80013c0:	210f      	movs	r1, #15
 80013c2:	205f      	movs	r0, #95	; 0x5f
 80013c4:	f001 fb5f 	bl	8002a86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 80013c8:	205f      	movs	r0, #95	; 0x5f
 80013ca:	f001 fb78 	bl	8002abe <HAL_NVIC_EnableIRQ>

  /* Enable and set I2C1 Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 80013ce:	2200      	movs	r2, #0
 80013d0:	210f      	movs	r1, #15
 80013d2:	2060      	movs	r0, #96	; 0x60
 80013d4:	f001 fb57 	bl	8002a86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);    
 80013d8:	2060      	movs	r0, #96	; 0x60
 80013da:	f001 fb70 	bl	8002abe <HAL_NVIC_EnableIRQ>

  /* Enable and set I2C1 Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
  HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 80013de:	e04d      	b.n	800147c <I2Cx_MspInit+0x164>
  DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80013e0:	4b29      	ldr	r3, [pc, #164]	; (8001488 <I2Cx_MspInit+0x170>)
 80013e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e4:	4a28      	ldr	r2, [pc, #160]	; (8001488 <I2Cx_MspInit+0x170>)
 80013e6:	f043 0302 	orr.w	r3, r3, #2
 80013ea:	6313      	str	r3, [r2, #48]	; 0x30
 80013ec:	4b26      	ldr	r3, [pc, #152]	; (8001488 <I2Cx_MspInit+0x170>)
 80013ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f0:	f003 0302 	and.w	r3, r3, #2
 80013f4:	60fb      	str	r3, [r7, #12]
 80013f6:	68fb      	ldr	r3, [r7, #12]
  gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 80013f8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013fc:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80013fe:	2312      	movs	r3, #18
 8001400:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8001402:	2300      	movs	r3, #0
 8001404:	627b      	str	r3, [r7, #36]	; 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8001406:	2302      	movs	r3, #2
 8001408:	62bb      	str	r3, [r7, #40]	; 0x28
  gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 800140a:	2304      	movs	r3, #4
 800140c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800140e:	f107 031c 	add.w	r3, r7, #28
 8001412:	4619      	mov	r1, r3
 8001414:	481e      	ldr	r0, [pc, #120]	; (8001490 <I2Cx_MspInit+0x178>)
 8001416:	f002 fcbd 	bl	8003d94 <HAL_GPIO_Init>
  gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 800141a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800141e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8001420:	f107 031c 	add.w	r3, r7, #28
 8001424:	4619      	mov	r1, r3
 8001426:	481a      	ldr	r0, [pc, #104]	; (8001490 <I2Cx_MspInit+0x178>)
 8001428:	f002 fcb4 	bl	8003d94 <HAL_GPIO_Init>
  DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 800142c:	4b16      	ldr	r3, [pc, #88]	; (8001488 <I2Cx_MspInit+0x170>)
 800142e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001430:	4a15      	ldr	r2, [pc, #84]	; (8001488 <I2Cx_MspInit+0x170>)
 8001432:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001436:	6413      	str	r3, [r2, #64]	; 0x40
 8001438:	4b13      	ldr	r3, [pc, #76]	; (8001488 <I2Cx_MspInit+0x170>)
 800143a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800143c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001440:	60bb      	str	r3, [r7, #8]
 8001442:	68bb      	ldr	r3, [r7, #8]
  DISCOVERY_EXT_I2Cx_FORCE_RESET();
 8001444:	4b10      	ldr	r3, [pc, #64]	; (8001488 <I2Cx_MspInit+0x170>)
 8001446:	6a1b      	ldr	r3, [r3, #32]
 8001448:	4a0f      	ldr	r2, [pc, #60]	; (8001488 <I2Cx_MspInit+0x170>)
 800144a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800144e:	6213      	str	r3, [r2, #32]
  DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 8001450:	4b0d      	ldr	r3, [pc, #52]	; (8001488 <I2Cx_MspInit+0x170>)
 8001452:	6a1b      	ldr	r3, [r3, #32]
 8001454:	4a0c      	ldr	r2, [pc, #48]	; (8001488 <I2Cx_MspInit+0x170>)
 8001456:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800145a:	6213      	str	r3, [r2, #32]
  HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 800145c:	2200      	movs	r2, #0
 800145e:	210f      	movs	r1, #15
 8001460:	201f      	movs	r0, #31
 8001462:	f001 fb10 	bl	8002a86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 8001466:	201f      	movs	r0, #31
 8001468:	f001 fb29 	bl	8002abe <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 800146c:	2200      	movs	r2, #0
 800146e:	210f      	movs	r1, #15
 8001470:	2020      	movs	r0, #32
 8001472:	f001 fb08 	bl	8002a86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 8001476:	2020      	movs	r0, #32
 8001478:	f001 fb21 	bl	8002abe <HAL_NVIC_EnableIRQ>
}
 800147c:	bf00      	nop
 800147e:	3730      	adds	r7, #48	; 0x30
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}
 8001484:	2000009c 	.word	0x2000009c
 8001488:	40023800 	.word	0x40023800
 800148c:	40020c00 	.word	0x40020c00
 8001490:	40020400 	.word	0x40020400

08001494 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 800149c:	6878      	ldr	r0, [r7, #4]
 800149e:	f003 f97d 	bl	800479c <HAL_I2C_GetState>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d125      	bne.n	80014f4 <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	4a14      	ldr	r2, [pc, #80]	; (80014fc <I2Cx_Init+0x68>)
 80014ac:	4293      	cmp	r3, r2
 80014ae:	d103      	bne.n	80014b8 <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	4a13      	ldr	r2, [pc, #76]	; (8001500 <I2Cx_Init+0x6c>)
 80014b4:	601a      	str	r2, [r3, #0]
 80014b6:	e002      	b.n	80014be <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	4a12      	ldr	r2, [pc, #72]	; (8001504 <I2Cx_Init+0x70>)
 80014bc:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	4a11      	ldr	r2, [pc, #68]	; (8001508 <I2Cx_Init+0x74>)
 80014c2:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	2200      	movs	r2, #0
 80014c8:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	2201      	movs	r2, #1
 80014ce:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	2200      	movs	r2, #0
 80014d4:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	2200      	movs	r2, #0
 80014da:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	2200      	movs	r2, #0
 80014e0:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	2200      	movs	r2, #0
 80014e6:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 80014e8:	6878      	ldr	r0, [r7, #4]
 80014ea:	f7ff ff15 	bl	8001318 <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 80014ee:	6878      	ldr	r0, [r7, #4]
 80014f0:	f002 fe52 	bl	8004198 <HAL_I2C_Init>
  }
}
 80014f4:	bf00      	nop
 80014f6:	3708      	adds	r7, #8
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	2000009c 	.word	0x2000009c
 8001500:	40006000 	.word	0x40006000
 8001504:	40005400 	.word	0x40005400
 8001508:	40912732 	.word	0x40912732

0800150c <I2Cx_ReadMultiple>:
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b08a      	sub	sp, #40	; 0x28
 8001510:	af04      	add	r7, sp, #16
 8001512:	60f8      	str	r0, [r7, #12]
 8001514:	4608      	mov	r0, r1
 8001516:	4611      	mov	r1, r2
 8001518:	461a      	mov	r2, r3
 800151a:	4603      	mov	r3, r0
 800151c:	72fb      	strb	r3, [r7, #11]
 800151e:	460b      	mov	r3, r1
 8001520:	813b      	strh	r3, [r7, #8]
 8001522:	4613      	mov	r3, r2
 8001524:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001526:	2300      	movs	r3, #0
 8001528:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800152a:	7afb      	ldrb	r3, [r7, #11]
 800152c:	b299      	uxth	r1, r3
 800152e:	88f8      	ldrh	r0, [r7, #6]
 8001530:	893a      	ldrh	r2, [r7, #8]
 8001532:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001536:	9302      	str	r3, [sp, #8]
 8001538:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800153a:	9301      	str	r3, [sp, #4]
 800153c:	6a3b      	ldr	r3, [r7, #32]
 800153e:	9300      	str	r3, [sp, #0]
 8001540:	4603      	mov	r3, r0
 8001542:	68f8      	ldr	r0, [r7, #12]
 8001544:	f003 f810 	bl	8004568 <HAL_I2C_Mem_Read>
 8001548:	4603      	mov	r3, r0
 800154a:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 800154c:	7dfb      	ldrb	r3, [r7, #23]
 800154e:	2b00      	cmp	r3, #0
 8001550:	d004      	beq.n	800155c <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occured */
    I2Cx_Error(i2c_handler, Addr);
 8001552:	7afb      	ldrb	r3, [r7, #11]
 8001554:	4619      	mov	r1, r3
 8001556:	68f8      	ldr	r0, [r7, #12]
 8001558:	f000 f832 	bl	80015c0 <I2Cx_Error>
  }
  return status;
 800155c:	7dfb      	ldrb	r3, [r7, #23]
}
 800155e:	4618      	mov	r0, r3
 8001560:	3718      	adds	r7, #24
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}

08001566 <I2Cx_WriteMultiple>:
  * @param  Buffer: The target register value to be written
  * @param  Length: buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8001566:	b580      	push	{r7, lr}
 8001568:	b08a      	sub	sp, #40	; 0x28
 800156a:	af04      	add	r7, sp, #16
 800156c:	60f8      	str	r0, [r7, #12]
 800156e:	4608      	mov	r0, r1
 8001570:	4611      	mov	r1, r2
 8001572:	461a      	mov	r2, r3
 8001574:	4603      	mov	r3, r0
 8001576:	72fb      	strb	r3, [r7, #11]
 8001578:	460b      	mov	r3, r1
 800157a:	813b      	strh	r3, [r7, #8]
 800157c:	4613      	mov	r3, r2
 800157e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001580:	2300      	movs	r3, #0
 8001582:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001584:	7afb      	ldrb	r3, [r7, #11]
 8001586:	b299      	uxth	r1, r3
 8001588:	88f8      	ldrh	r0, [r7, #6]
 800158a:	893a      	ldrh	r2, [r7, #8]
 800158c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001590:	9302      	str	r3, [sp, #8]
 8001592:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001594:	9301      	str	r3, [sp, #4]
 8001596:	6a3b      	ldr	r3, [r7, #32]
 8001598:	9300      	str	r3, [sp, #0]
 800159a:	4603      	mov	r3, r0
 800159c:	68f8      	ldr	r0, [r7, #12]
 800159e:	f002 fecf 	bl	8004340 <HAL_I2C_Mem_Write>
 80015a2:	4603      	mov	r3, r0
 80015a4:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80015a6:	7dfb      	ldrb	r3, [r7, #23]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d004      	beq.n	80015b6 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 80015ac:	7afb      	ldrb	r3, [r7, #11]
 80015ae:	4619      	mov	r1, r3
 80015b0:	68f8      	ldr	r0, [r7, #12]
 80015b2:	f000 f805 	bl	80015c0 <I2Cx_Error>
  }
  return status;
 80015b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80015b8:	4618      	mov	r0, r3
 80015ba:	3718      	adds	r7, #24
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}

080015c0 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
 80015c8:	460b      	mov	r3, r1
 80015ca:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 80015cc:	6878      	ldr	r0, [r7, #4]
 80015ce:	f002 fe73 	bl	80042b8 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 80015d2:	6878      	ldr	r0, [r7, #4]
 80015d4:	f7ff ff5e 	bl	8001494 <I2Cx_Init>
}
 80015d8:	bf00      	nop
 80015da:	3708      	adds	r7, #8
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}

080015e0 <TS_IO_Init>:
/**
  * @brief  Initializes Touchscreen low level.
  * @retval None
  */
void TS_IO_Init(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 80015e4:	4802      	ldr	r0, [pc, #8]	; (80015f0 <TS_IO_Init+0x10>)
 80015e6:	f7ff ff55 	bl	8001494 <I2Cx_Init>
}
 80015ea:	bf00      	nop
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	2000009c 	.word	0x2000009c

080015f4 <TS_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void TS_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b084      	sub	sp, #16
 80015f8:	af02      	add	r7, sp, #8
 80015fa:	4603      	mov	r3, r0
 80015fc:	71fb      	strb	r3, [r7, #7]
 80015fe:	460b      	mov	r3, r1
 8001600:	71bb      	strb	r3, [r7, #6]
 8001602:	4613      	mov	r3, r2
 8001604:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8001606:	79bb      	ldrb	r3, [r7, #6]
 8001608:	b29a      	uxth	r2, r3
 800160a:	79f9      	ldrb	r1, [r7, #7]
 800160c:	2301      	movs	r3, #1
 800160e:	9301      	str	r3, [sp, #4]
 8001610:	1d7b      	adds	r3, r7, #5
 8001612:	9300      	str	r3, [sp, #0]
 8001614:	2301      	movs	r3, #1
 8001616:	4803      	ldr	r0, [pc, #12]	; (8001624 <TS_IO_Write+0x30>)
 8001618:	f7ff ffa5 	bl	8001566 <I2Cx_WriteMultiple>
}
 800161c:	bf00      	nop
 800161e:	3708      	adds	r7, #8
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	2000009c 	.word	0x2000009c

08001628 <TS_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t TS_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b086      	sub	sp, #24
 800162c:	af02      	add	r7, sp, #8
 800162e:	4603      	mov	r3, r0
 8001630:	460a      	mov	r2, r1
 8001632:	71fb      	strb	r3, [r7, #7]
 8001634:	4613      	mov	r3, r2
 8001636:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8001638:	2300      	movs	r3, #0
 800163a:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 800163c:	79bb      	ldrb	r3, [r7, #6]
 800163e:	b29a      	uxth	r2, r3
 8001640:	79f9      	ldrb	r1, [r7, #7]
 8001642:	2301      	movs	r3, #1
 8001644:	9301      	str	r3, [sp, #4]
 8001646:	f107 030f 	add.w	r3, r7, #15
 800164a:	9300      	str	r3, [sp, #0]
 800164c:	2301      	movs	r3, #1
 800164e:	4804      	ldr	r0, [pc, #16]	; (8001660 <TS_IO_Read+0x38>)
 8001650:	f7ff ff5c 	bl	800150c <I2Cx_ReadMultiple>

  return read_value;
 8001654:	7bfb      	ldrb	r3, [r7, #15]
}
 8001656:	4618      	mov	r0, r3
 8001658:	3710      	adds	r7, #16
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	2000009c 	.word	0x2000009c

08001664 <TS_IO_ReadMultiple>:
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Length of the data
  * @retval Number of read data
  */
uint16_t TS_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b084      	sub	sp, #16
 8001668:	af02      	add	r7, sp, #8
 800166a:	603a      	str	r2, [r7, #0]
 800166c:	461a      	mov	r2, r3
 800166e:	4603      	mov	r3, r0
 8001670:	71fb      	strb	r3, [r7, #7]
 8001672:	460b      	mov	r3, r1
 8001674:	71bb      	strb	r3, [r7, #6]
 8001676:	4613      	mov	r3, r2
 8001678:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 800167a:	79bb      	ldrb	r3, [r7, #6]
 800167c:	b29a      	uxth	r2, r3
 800167e:	79f9      	ldrb	r1, [r7, #7]
 8001680:	88bb      	ldrh	r3, [r7, #4]
 8001682:	9301      	str	r3, [sp, #4]
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	9300      	str	r3, [sp, #0]
 8001688:	2301      	movs	r3, #1
 800168a:	4804      	ldr	r0, [pc, #16]	; (800169c <TS_IO_ReadMultiple+0x38>)
 800168c:	f7ff ff3e 	bl	800150c <I2Cx_ReadMultiple>
 8001690:	4603      	mov	r3, r0
 8001692:	b29b      	uxth	r3, r3
}
 8001694:	4618      	mov	r0, r3
 8001696:	3708      	adds	r7, #8
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	2000009c 	.word	0x2000009c

080016a0 <OTM8009A_IO_Delay>:
/**
  * @brief  OTM8009A delay
  * @param  Delay: Delay in ms
  */
void OTM8009A_IO_Delay(uint32_t Delay)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80016a8:	6878      	ldr	r0, [r7, #4]
 80016aa:	f001 f8ed 	bl	8002888 <HAL_Delay>
}
 80016ae:	bf00      	nop
 80016b0:	3708      	adds	r7, #8
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}

080016b6 <BSP_LCD_Init>:
/**
  * @brief  Initializes the DSI LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{
 80016b6:	b580      	push	{r7, lr}
 80016b8:	af00      	add	r7, sp, #0
  return (BSP_LCD_InitEx(LCD_ORIENTATION_LANDSCAPE));
 80016ba:	2001      	movs	r0, #1
 80016bc:	f000 f804 	bl	80016c8 <BSP_LCD_InitEx>
 80016c0:	4603      	mov	r3, r0
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	bd80      	pop	{r7, pc}
	...

080016c8 <BSP_LCD_InitEx>:
  *     - OTM8009A LCD Display IC Driver ititialization
  * @param  orientation: LCD orientation, can be LCD_ORIENTATION_PORTRAIT or LCD_ORIENTATION_LANDSCAPE
  * @retval LCD state
  */
uint8_t BSP_LCD_InitEx(LCD_OrientationTypeDef orientation)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b090      	sub	sp, #64	; 0x40
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	4603      	mov	r3, r0
 80016d0:	71fb      	strb	r3, [r7, #7]
  DSI_PLLInitTypeDef dsiPllInit;
  static RCC_PeriphCLKInitTypeDef  PeriphClkInitStruct;
  uint32_t LcdClock  = 27429; /*!< LcdClk = 27429 kHz */
 80016d2:	f646 3325 	movw	r3, #27429	; 0x6b25
 80016d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint16_t read_id = 0;
 80016d8:	2300      	movs	r3, #0
 80016da:	877b      	strh	r3, [r7, #58]	; 0x3a

  uint32_t laneByteClk_kHz = 0;
 80016dc:	2300      	movs	r3, #0
 80016de:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t                   HFP; /*!< Horizontal Front Porch time in units of lcdClk */
  uint32_t                   HACT; /*!< Horizontal Active time in units of lcdClk = imageSize X in pixels to display */

  /* Toggle Hardware Reset of the DSI LCD using
  * its XRES signal (active low) */
  BSP_LCD_Reset();
 80016e0:	f000 f936 	bl	8001950 <BSP_LCD_Reset>

  /* Check the connected monitor */
  read_id = LCD_IO_GetID();
 80016e4:	f000 fc7a 	bl	8001fdc <LCD_IO_GetID>
 80016e8:	4603      	mov	r3, r0
 80016ea:	877b      	strh	r3, [r7, #58]	; 0x3a
  else if(read_id != LCD_DSI_ID)
  {
    return LCD_ERROR;  
  }
#else
  if(read_id != LCD_DSI_ID)
 80016ec:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80016ee:	2b11      	cmp	r3, #17
 80016f0:	d001      	beq.n	80016f6 <BSP_LCD_InitEx+0x2e>
  {
    return LCD_ERROR;  
 80016f2:	2301      	movs	r3, #1
 80016f4:	e113      	b.n	800191e <BSP_LCD_InitEx+0x256>
  * This will set IP blocks LTDC, DSI and DMA2D
  * - out of reset
  * - clocked
  * - NVIC IRQ related to IP blocks enabled
  */
  BSP_LCD_MspInit();
 80016f6:	f000 fc79 	bl	8001fec <BSP_LCD_MspInit>

/*************************DSI Initialization***********************************/  

  /* Base address of DSI Host/Wrapper registers to be set before calling De-Init */
  hdsi_discovery.Instance = DSI;
 80016fa:	4b8b      	ldr	r3, [pc, #556]	; (8001928 <BSP_LCD_InitEx+0x260>)
 80016fc:	4a8b      	ldr	r2, [pc, #556]	; (800192c <BSP_LCD_InitEx+0x264>)
 80016fe:	601a      	str	r2, [r3, #0]

  HAL_DSI_DeInit(&(hdsi_discovery));
 8001700:	4889      	ldr	r0, [pc, #548]	; (8001928 <BSP_LCD_InitEx+0x260>)
 8001702:	f001 ffc9 	bl	8003698 <HAL_DSI_DeInit>

  dsiPllInit.PLLNDIV  = 100;
 8001706:	2364      	movs	r3, #100	; 0x64
 8001708:	60bb      	str	r3, [r7, #8]
  dsiPllInit.PLLIDF   = DSI_PLL_IN_DIV5;
 800170a:	2305      	movs	r3, #5
 800170c:	60fb      	str	r3, [r7, #12]
  dsiPllInit.PLLODF  = DSI_PLL_OUT_DIV1;
 800170e:	2300      	movs	r3, #0
 8001710:	613b      	str	r3, [r7, #16]
  laneByteClk_kHz = 62500; /* 500 MHz / 8 = 62.5 MHz = 62500 kHz */
 8001712:	f24f 4324 	movw	r3, #62500	; 0xf424
 8001716:	637b      	str	r3, [r7, #52]	; 0x34

  /* Set number of Lanes */
  hdsi_discovery.Init.NumberOfLanes = DSI_TWO_DATA_LANES;
 8001718:	4b83      	ldr	r3, [pc, #524]	; (8001928 <BSP_LCD_InitEx+0x260>)
 800171a:	2201      	movs	r2, #1
 800171c:	60da      	str	r2, [r3, #12]

  /* TXEscapeCkdiv = f(LaneByteClk)/15.62 = 4 */
  hdsi_discovery.Init.TXEscapeCkdiv = laneByteClk_kHz/15620; 
 800171e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001720:	089b      	lsrs	r3, r3, #2
 8001722:	4a83      	ldr	r2, [pc, #524]	; (8001930 <BSP_LCD_InitEx+0x268>)
 8001724:	fba2 2303 	umull	r2, r3, r2, r3
 8001728:	0a9b      	lsrs	r3, r3, #10
 800172a:	4a7f      	ldr	r2, [pc, #508]	; (8001928 <BSP_LCD_InitEx+0x260>)
 800172c:	6093      	str	r3, [r2, #8]

  HAL_DSI_Init(&(hdsi_discovery), &(dsiPllInit));
 800172e:	f107 0308 	add.w	r3, r7, #8
 8001732:	4619      	mov	r1, r3
 8001734:	487c      	ldr	r0, [pc, #496]	; (8001928 <BSP_LCD_InitEx+0x260>)
 8001736:	f001 fe95 	bl	8003464 <HAL_DSI_Init>

  /* Timing parameters for all Video modes
  * Set Timing parameters of LTDC depending on its chosen orientation
  */
  if(orientation == LCD_ORIENTATION_PORTRAIT)
 800173a:	79fb      	ldrb	r3, [r7, #7]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d108      	bne.n	8001752 <BSP_LCD_InitEx+0x8a>
  {
    lcd_x_size = OTM8009A_480X800_WIDTH;  /* 480 */
 8001740:	4b7c      	ldr	r3, [pc, #496]	; (8001934 <BSP_LCD_InitEx+0x26c>)
 8001742:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001746:	601a      	str	r2, [r3, #0]
    lcd_y_size = OTM8009A_480X800_HEIGHT; /* 800 */                                
 8001748:	4b7b      	ldr	r3, [pc, #492]	; (8001938 <BSP_LCD_InitEx+0x270>)
 800174a:	f44f 7248 	mov.w	r2, #800	; 0x320
 800174e:	601a      	str	r2, [r3, #0]
 8001750:	e007      	b.n	8001762 <BSP_LCD_InitEx+0x9a>
  }
  else
  {
    /* lcd_orientation == LCD_ORIENTATION_LANDSCAPE */
    lcd_x_size = OTM8009A_800X480_WIDTH;  /* 800 */
 8001752:	4b78      	ldr	r3, [pc, #480]	; (8001934 <BSP_LCD_InitEx+0x26c>)
 8001754:	f44f 7248 	mov.w	r2, #800	; 0x320
 8001758:	601a      	str	r2, [r3, #0]
    lcd_y_size = OTM8009A_800X480_HEIGHT; /* 480 */                                
 800175a:	4b77      	ldr	r3, [pc, #476]	; (8001938 <BSP_LCD_InitEx+0x270>)
 800175c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001760:	601a      	str	r2, [r3, #0]
  }

  HACT = lcd_x_size;
 8001762:	4b74      	ldr	r3, [pc, #464]	; (8001934 <BSP_LCD_InitEx+0x26c>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	633b      	str	r3, [r7, #48]	; 0x30
  VACT = lcd_y_size;
 8001768:	4b73      	ldr	r3, [pc, #460]	; (8001938 <BSP_LCD_InitEx+0x270>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* The following values are same for portrait and landscape orientations */
  VSA  = OTM8009A_480X800_VSYNC;        /* 12  */
 800176e:	2301      	movs	r3, #1
 8001770:	62bb      	str	r3, [r7, #40]	; 0x28
  VBP  = OTM8009A_480X800_VBP;          /* 12  */
 8001772:	230f      	movs	r3, #15
 8001774:	627b      	str	r3, [r7, #36]	; 0x24
  VFP  = OTM8009A_480X800_VFP;          /* 12  */
 8001776:	2310      	movs	r3, #16
 8001778:	623b      	str	r3, [r7, #32]
  HSA  = OTM8009A_480X800_HSYNC;        /* 63  */
 800177a:	2302      	movs	r3, #2
 800177c:	61fb      	str	r3, [r7, #28]
  HBP  = OTM8009A_480X800_HBP;          /* 120 */
 800177e:	2322      	movs	r3, #34	; 0x22
 8001780:	61bb      	str	r3, [r7, #24]
  HFP  = OTM8009A_480X800_HFP;          /* 120 */   
 8001782:	2322      	movs	r3, #34	; 0x22
 8001784:	617b      	str	r3, [r7, #20]

  hdsivideo_handle.VirtualChannelID = LCD_OTM8009A_ID;
 8001786:	4b6d      	ldr	r3, [pc, #436]	; (800193c <BSP_LCD_InitEx+0x274>)
 8001788:	2200      	movs	r2, #0
 800178a:	601a      	str	r2, [r3, #0]
  hdsivideo_handle.ColorCoding = LCD_DSI_PIXEL_DATA_FMT_RBG888;
 800178c:	4b6b      	ldr	r3, [pc, #428]	; (800193c <BSP_LCD_InitEx+0x274>)
 800178e:	2205      	movs	r2, #5
 8001790:	605a      	str	r2, [r3, #4]
  hdsivideo_handle.VSPolarity = DSI_VSYNC_ACTIVE_HIGH;
 8001792:	4b6a      	ldr	r3, [pc, #424]	; (800193c <BSP_LCD_InitEx+0x274>)
 8001794:	2200      	movs	r2, #0
 8001796:	621a      	str	r2, [r3, #32]
  hdsivideo_handle.HSPolarity = DSI_HSYNC_ACTIVE_HIGH;
 8001798:	4b68      	ldr	r3, [pc, #416]	; (800193c <BSP_LCD_InitEx+0x274>)
 800179a:	2200      	movs	r2, #0
 800179c:	61da      	str	r2, [r3, #28]
  hdsivideo_handle.DEPolarity = DSI_DATA_ENABLE_ACTIVE_HIGH;  
 800179e:	4b67      	ldr	r3, [pc, #412]	; (800193c <BSP_LCD_InitEx+0x274>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	625a      	str	r2, [r3, #36]	; 0x24
  hdsivideo_handle.Mode = DSI_VID_MODE_BURST; /* Mode Video burst ie : one LgP per line */
 80017a4:	4b65      	ldr	r3, [pc, #404]	; (800193c <BSP_LCD_InitEx+0x274>)
 80017a6:	2202      	movs	r2, #2
 80017a8:	60da      	str	r2, [r3, #12]
  hdsivideo_handle.NullPacketSize = 0xFFF;
 80017aa:	4b64      	ldr	r3, [pc, #400]	; (800193c <BSP_LCD_InitEx+0x274>)
 80017ac:	f640 72ff 	movw	r2, #4095	; 0xfff
 80017b0:	619a      	str	r2, [r3, #24]
  hdsivideo_handle.NumberOfChunks = 0;
 80017b2:	4b62      	ldr	r3, [pc, #392]	; (800193c <BSP_LCD_InitEx+0x274>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	615a      	str	r2, [r3, #20]
  hdsivideo_handle.PacketSize                = HACT; /* Value depending on display orientation choice portrait/landscape */ 
 80017b8:	4a60      	ldr	r2, [pc, #384]	; (800193c <BSP_LCD_InitEx+0x274>)
 80017ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017bc:	6113      	str	r3, [r2, #16]
  hdsivideo_handle.HorizontalSyncActive      = (HSA * laneByteClk_kHz)/LcdClock;
 80017be:	69fb      	ldr	r3, [r7, #28]
 80017c0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80017c2:	fb02 f203 	mul.w	r2, r2, r3
 80017c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80017c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80017cc:	4a5b      	ldr	r2, [pc, #364]	; (800193c <BSP_LCD_InitEx+0x274>)
 80017ce:	6293      	str	r3, [r2, #40]	; 0x28
  hdsivideo_handle.HorizontalBackPorch       = (HBP * laneByteClk_kHz)/LcdClock;
 80017d0:	69bb      	ldr	r3, [r7, #24]
 80017d2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80017d4:	fb02 f203 	mul.w	r2, r2, r3
 80017d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80017da:	fbb2 f3f3 	udiv	r3, r2, r3
 80017de:	4a57      	ldr	r2, [pc, #348]	; (800193c <BSP_LCD_InitEx+0x274>)
 80017e0:	62d3      	str	r3, [r2, #44]	; 0x2c
  hdsivideo_handle.HorizontalLine            = ((HACT + HSA + HBP + HFP) * laneByteClk_kHz)/LcdClock; /* Value depending on display orientation choice portrait/landscape */
 80017e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80017e4:	69fb      	ldr	r3, [r7, #28]
 80017e6:	441a      	add	r2, r3
 80017e8:	69bb      	ldr	r3, [r7, #24]
 80017ea:	441a      	add	r2, r3
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	4413      	add	r3, r2
 80017f0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80017f2:	fb02 f203 	mul.w	r2, r2, r3
 80017f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80017f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80017fc:	4a4f      	ldr	r2, [pc, #316]	; (800193c <BSP_LCD_InitEx+0x274>)
 80017fe:	6313      	str	r3, [r2, #48]	; 0x30
  hdsivideo_handle.VerticalSyncActive        = VSA;
 8001800:	4a4e      	ldr	r2, [pc, #312]	; (800193c <BSP_LCD_InitEx+0x274>)
 8001802:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001804:	6353      	str	r3, [r2, #52]	; 0x34
  hdsivideo_handle.VerticalBackPorch         = VBP;
 8001806:	4a4d      	ldr	r2, [pc, #308]	; (800193c <BSP_LCD_InitEx+0x274>)
 8001808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800180a:	6393      	str	r3, [r2, #56]	; 0x38
  hdsivideo_handle.VerticalFrontPorch        = VFP;
 800180c:	4a4b      	ldr	r2, [pc, #300]	; (800193c <BSP_LCD_InitEx+0x274>)
 800180e:	6a3b      	ldr	r3, [r7, #32]
 8001810:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdsivideo_handle.VerticalActive            = VACT; /* Value depending on display orientation choice portrait/landscape */
 8001812:	4a4a      	ldr	r2, [pc, #296]	; (800193c <BSP_LCD_InitEx+0x274>)
 8001814:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001816:	6413      	str	r3, [r2, #64]	; 0x40

  /* Enable or disable sending LP command while streaming is active in video mode */
  hdsivideo_handle.LPCommandEnable = DSI_LP_COMMAND_ENABLE; /* Enable sending commands in mode LP (Low Power) */
 8001818:	4b48      	ldr	r3, [pc, #288]	; (800193c <BSP_LCD_InitEx+0x274>)
 800181a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800181e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Largest packet size possible to transmit in LP mode in VSA, VBP, VFP regions */
  /* Only useful when sending LP packets is allowed while streaming is active in video mode */
  hdsivideo_handle.LPLargestPacketSize = 16;
 8001820:	4b46      	ldr	r3, [pc, #280]	; (800193c <BSP_LCD_InitEx+0x274>)
 8001822:	2210      	movs	r2, #16
 8001824:	649a      	str	r2, [r3, #72]	; 0x48

  /* Largest packet size possible to transmit in LP mode in HFP region during VACT period */
  /* Only useful when sending LP packets is allowed while streaming is active in video mode */
  hdsivideo_handle.LPVACTLargestPacketSize = 0;
 8001826:	4b45      	ldr	r3, [pc, #276]	; (800193c <BSP_LCD_InitEx+0x274>)
 8001828:	2200      	movs	r2, #0
 800182a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Specify for each region of the video frame, if the transmission of command in LP mode is allowed in this region */
  /* while streaming is active in video mode                                                                         */
  hdsivideo_handle.LPHorizontalFrontPorchEnable = DSI_LP_HFP_ENABLE;   /* Allow sending LP commands during HFP period */
 800182c:	4b43      	ldr	r3, [pc, #268]	; (800193c <BSP_LCD_InitEx+0x274>)
 800182e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001832:	651a      	str	r2, [r3, #80]	; 0x50
  hdsivideo_handle.LPHorizontalBackPorchEnable  = DSI_LP_HBP_ENABLE;   /* Allow sending LP commands during HBP period */
 8001834:	4b41      	ldr	r3, [pc, #260]	; (800193c <BSP_LCD_InitEx+0x274>)
 8001836:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800183a:	655a      	str	r2, [r3, #84]	; 0x54
  hdsivideo_handle.LPVerticalActiveEnable = DSI_LP_VACT_ENABLE;  /* Allow sending LP commands during VACT period */
 800183c:	4b3f      	ldr	r3, [pc, #252]	; (800193c <BSP_LCD_InitEx+0x274>)
 800183e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001842:	659a      	str	r2, [r3, #88]	; 0x58
  hdsivideo_handle.LPVerticalFrontPorchEnable = DSI_LP_VFP_ENABLE;   /* Allow sending LP commands during VFP period */
 8001844:	4b3d      	ldr	r3, [pc, #244]	; (800193c <BSP_LCD_InitEx+0x274>)
 8001846:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800184a:	65da      	str	r2, [r3, #92]	; 0x5c
  hdsivideo_handle.LPVerticalBackPorchEnable = DSI_LP_VBP_ENABLE;   /* Allow sending LP commands during VBP period */
 800184c:	4b3b      	ldr	r3, [pc, #236]	; (800193c <BSP_LCD_InitEx+0x274>)
 800184e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001852:	661a      	str	r2, [r3, #96]	; 0x60
  hdsivideo_handle.LPVerticalSyncActiveEnable = DSI_LP_VSYNC_ENABLE; /* Allow sending LP commands during VSync = VSA period */
 8001854:	4b39      	ldr	r3, [pc, #228]	; (800193c <BSP_LCD_InitEx+0x274>)
 8001856:	f44f 7280 	mov.w	r2, #256	; 0x100
 800185a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Configure DSI Video mode timings with settings set above */
  HAL_DSI_ConfigVideoMode(&(hdsi_discovery), &(hdsivideo_handle));
 800185c:	4937      	ldr	r1, [pc, #220]	; (800193c <BSP_LCD_InitEx+0x274>)
 800185e:	4832      	ldr	r0, [pc, #200]	; (8001928 <BSP_LCD_InitEx+0x260>)
 8001860:	f001 ffa2 	bl	80037a8 <HAL_DSI_ConfigVideoMode>
  
  
/************************LTDC Initialization***********************************/  

  /* Timing Configuration */    
  hltdc_discovery.Init.HorizontalSync = (HSA - 1);
 8001864:	69fb      	ldr	r3, [r7, #28]
 8001866:	3b01      	subs	r3, #1
 8001868:	4a35      	ldr	r2, [pc, #212]	; (8001940 <BSP_LCD_InitEx+0x278>)
 800186a:	6153      	str	r3, [r2, #20]
  hltdc_discovery.Init.AccumulatedHBP = (HSA + HBP - 1);
 800186c:	69fa      	ldr	r2, [r7, #28]
 800186e:	69bb      	ldr	r3, [r7, #24]
 8001870:	4413      	add	r3, r2
 8001872:	3b01      	subs	r3, #1
 8001874:	4a32      	ldr	r2, [pc, #200]	; (8001940 <BSP_LCD_InitEx+0x278>)
 8001876:	61d3      	str	r3, [r2, #28]
  hltdc_discovery.Init.AccumulatedActiveW = (lcd_x_size + HSA + HBP - 1);
 8001878:	4b2e      	ldr	r3, [pc, #184]	; (8001934 <BSP_LCD_InitEx+0x26c>)
 800187a:	681a      	ldr	r2, [r3, #0]
 800187c:	69fb      	ldr	r3, [r7, #28]
 800187e:	441a      	add	r2, r3
 8001880:	69bb      	ldr	r3, [r7, #24]
 8001882:	4413      	add	r3, r2
 8001884:	3b01      	subs	r3, #1
 8001886:	4a2e      	ldr	r2, [pc, #184]	; (8001940 <BSP_LCD_InitEx+0x278>)
 8001888:	6253      	str	r3, [r2, #36]	; 0x24
  hltdc_discovery.Init.TotalWidth = (lcd_x_size + HSA + HBP + HFP - 1);
 800188a:	4b2a      	ldr	r3, [pc, #168]	; (8001934 <BSP_LCD_InitEx+0x26c>)
 800188c:	681a      	ldr	r2, [r3, #0]
 800188e:	69fb      	ldr	r3, [r7, #28]
 8001890:	441a      	add	r2, r3
 8001892:	69bb      	ldr	r3, [r7, #24]
 8001894:	441a      	add	r2, r3
 8001896:	697b      	ldr	r3, [r7, #20]
 8001898:	4413      	add	r3, r2
 800189a:	3b01      	subs	r3, #1
 800189c:	4a28      	ldr	r2, [pc, #160]	; (8001940 <BSP_LCD_InitEx+0x278>)
 800189e:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Initialize the LCD pixel width and pixel height */
  hltdc_discovery.LayerCfg->ImageWidth  = lcd_x_size;
 80018a0:	4b24      	ldr	r3, [pc, #144]	; (8001934 <BSP_LCD_InitEx+0x26c>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a26      	ldr	r2, [pc, #152]	; (8001940 <BSP_LCD_InitEx+0x278>)
 80018a6:	6613      	str	r3, [r2, #96]	; 0x60
  hltdc_discovery.LayerCfg->ImageHeight = lcd_y_size;   
 80018a8:	4b23      	ldr	r3, [pc, #140]	; (8001938 <BSP_LCD_InitEx+0x270>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a24      	ldr	r2, [pc, #144]	; (8001940 <BSP_LCD_InitEx+0x278>)
 80018ae:	6653      	str	r3, [r2, #100]	; 0x64
    * PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz 
    * PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 384 Mhz 
    * PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 384 MHz / 7 = 54.85 MHz 
    * LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_2 = 54.85 MHz / 2 = 27.429 MHz 
    */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80018b0:	4b24      	ldr	r3, [pc, #144]	; (8001944 <BSP_LCD_InitEx+0x27c>)
 80018b2:	2208      	movs	r2, #8
 80018b4:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 80018b6:	4b23      	ldr	r3, [pc, #140]	; (8001944 <BSP_LCD_InitEx+0x27c>)
 80018b8:	f44f 72c0 	mov.w	r2, #384	; 0x180
 80018bc:	615a      	str	r2, [r3, #20]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 7;
 80018be:	4b21      	ldr	r3, [pc, #132]	; (8001944 <BSP_LCD_InitEx+0x27c>)
 80018c0:	2207      	movs	r2, #7
 80018c2:	61da      	str	r2, [r3, #28]
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 80018c4:	4b1f      	ldr	r3, [pc, #124]	; (8001944 <BSP_LCD_InitEx+0x27c>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	62da      	str	r2, [r3, #44]	; 0x2c
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 80018ca:	481e      	ldr	r0, [pc, #120]	; (8001944 <BSP_LCD_InitEx+0x27c>)
 80018cc:	f004 f9bc 	bl	8005c48 <HAL_RCCEx_PeriphCLKConfig>

  /* Background value */
  hltdc_discovery.Init.Backcolor.Blue = 0;
 80018d0:	4b1b      	ldr	r3, [pc, #108]	; (8001940 <BSP_LCD_InitEx+0x278>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc_discovery.Init.Backcolor.Green = 0;
 80018d8:	4b19      	ldr	r3, [pc, #100]	; (8001940 <BSP_LCD_InitEx+0x278>)
 80018da:	2200      	movs	r2, #0
 80018dc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc_discovery.Init.Backcolor.Red = 0;
 80018e0:	4b17      	ldr	r3, [pc, #92]	; (8001940 <BSP_LCD_InitEx+0x278>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  hltdc_discovery.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80018e8:	4b15      	ldr	r3, [pc, #84]	; (8001940 <BSP_LCD_InitEx+0x278>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	611a      	str	r2, [r3, #16]
  hltdc_discovery.Instance = LTDC;
 80018ee:	4b14      	ldr	r3, [pc, #80]	; (8001940 <BSP_LCD_InitEx+0x278>)
 80018f0:	4a15      	ldr	r2, [pc, #84]	; (8001948 <BSP_LCD_InitEx+0x280>)
 80018f2:	601a      	str	r2, [r3, #0]

  /* Get LTDC Configuration from DSI Configuration */
  HAL_LTDC_StructInitFromVideoConfig(&(hltdc_discovery), &(hdsivideo_handle));
 80018f4:	4911      	ldr	r1, [pc, #68]	; (800193c <BSP_LCD_InitEx+0x274>)
 80018f6:	4812      	ldr	r0, [pc, #72]	; (8001940 <BSP_LCD_InitEx+0x278>)
 80018f8:	f003 fcb6 	bl	8005268 <HAL_LTDCEx_StructInitFromVideoConfig>

  /* Initialize the LTDC */  
  HAL_LTDC_Init(&hltdc_discovery);
 80018fc:	4810      	ldr	r0, [pc, #64]	; (8001940 <BSP_LCD_InitEx+0x278>)
 80018fe:	f003 fa01 	bl	8004d04 <HAL_LTDC_Init>

  /* Enable the DSI host and wrapper after the LTDC initialization
     To avoid any synchronization issue, the DSI shall be started after enabling the LTDC */
  HAL_DSI_Start(&hdsi_discovery);
 8001902:	4809      	ldr	r0, [pc, #36]	; (8001928 <BSP_LCD_InitEx+0x260>)
 8001904:	f002 f950 	bl	8003ba8 <HAL_DSI_Start>

#if !defined(DATA_IN_ExtSDRAM)
  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 8001908:	f000 fcf0 	bl	80022ec <BSP_SDRAM_Init>
#endif /* DATA_IN_ExtSDRAM */

  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 800190c:	480f      	ldr	r0, [pc, #60]	; (800194c <BSP_LCD_InitEx+0x284>)
 800190e:	f000 f901 	bl	8001b14 <BSP_LCD_SetFont>
/***********************OTM8009A Initialization********************************/ 

  /* Initialize the OTM8009A LCD Display IC Driver (KoD LCD IC Driver)
  *  depending on configuration set in 'hdsivideo_handle'.
  */
  OTM8009A_Init(OTM8009A_FORMAT_RGB888, orientation);
 8001912:	79fb      	ldrb	r3, [r7, #7]
 8001914:	4619      	mov	r1, r3
 8001916:	2000      	movs	r0, #0
 8001918:	f7ff faa6 	bl	8000e68 <OTM8009A_Init>

/***********************End OTM8009A Initialization****************************/ 

  return LCD_OK; 
 800191c:	2300      	movs	r3, #0
}
 800191e:	4618      	mov	r0, r3
 8001920:	3740      	adds	r7, #64	; 0x40
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	20004ca0 	.word	0x20004ca0
 800192c:	40016c00 	.word	0x40016c00
 8001930:	43215e57 	.word	0x43215e57
 8001934:	20000054 	.word	0x20000054
 8001938:	20000058 	.word	0x20000058
 800193c:	200000e8 	.word	0x200000e8
 8001940:	20004bf8 	.word	0x20004bf8
 8001944:	20000170 	.word	0x20000170
 8001948:	40016800 	.word	0x40016800
 800194c:	20000044 	.word	0x20000044

08001950 <BSP_LCD_Reset>:
  * @brief  BSP LCD Reset
  *         Hw reset the LCD DSI activating its XRES signal (active low for some time)
  *         and desactivating it later.
  */
void BSP_LCD_Reset(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b086      	sub	sp, #24
 8001954:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure;

  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001956:	4b18      	ldr	r3, [pc, #96]	; (80019b8 <BSP_LCD_Reset+0x68>)
 8001958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195a:	4a17      	ldr	r2, [pc, #92]	; (80019b8 <BSP_LCD_Reset+0x68>)
 800195c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001960:	6313      	str	r3, [r2, #48]	; 0x30
 8001962:	4b15      	ldr	r3, [pc, #84]	; (80019b8 <BSP_LCD_Reset+0x68>)
 8001964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001966:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800196a:	603b      	str	r3, [r7, #0]
 800196c:	683b      	ldr	r3, [r7, #0]

    /* Configure the GPIO on PJ15 */
    gpio_init_structure.Pin   = GPIO_PIN_15;
 800196e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001972:	607b      	str	r3, [r7, #4]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001974:	2301      	movs	r3, #1
 8001976:	60bb      	str	r3, [r7, #8]
    gpio_init_structure.Pull  = GPIO_PULLUP;
 8001978:	2301      	movs	r3, #1
 800197a:	60fb      	str	r3, [r7, #12]
    gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 800197c:	2303      	movs	r3, #3
 800197e:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(GPIOJ, &gpio_init_structure);
 8001980:	1d3b      	adds	r3, r7, #4
 8001982:	4619      	mov	r1, r3
 8001984:	480d      	ldr	r0, [pc, #52]	; (80019bc <BSP_LCD_Reset+0x6c>)
 8001986:	f002 fa05 	bl	8003d94 <HAL_GPIO_Init>

    /* Activate XRES active low */
    HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_15, GPIO_PIN_RESET);
 800198a:	2200      	movs	r2, #0
 800198c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001990:	480a      	ldr	r0, [pc, #40]	; (80019bc <BSP_LCD_Reset+0x6c>)
 8001992:	f002 fbc3 	bl	800411c <HAL_GPIO_WritePin>

    HAL_Delay(20); /* wait 20 ms */
 8001996:	2014      	movs	r0, #20
 8001998:	f000 ff76 	bl	8002888 <HAL_Delay>

    /* Desactivate XRES */
    HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_15, GPIO_PIN_SET);
 800199c:	2201      	movs	r2, #1
 800199e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80019a2:	4806      	ldr	r0, [pc, #24]	; (80019bc <BSP_LCD_Reset+0x6c>)
 80019a4:	f002 fbba 	bl	800411c <HAL_GPIO_WritePin>
    
    /* Wait for 10ms after releasing XRES before sending commands */
    HAL_Delay(10);
 80019a8:	200a      	movs	r0, #10
 80019aa:	f000 ff6d 	bl	8002888 <HAL_Delay>
}
 80019ae:	bf00      	nop
 80019b0:	3718      	adds	r7, #24
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	40023800 	.word	0x40023800
 80019bc:	40022400 	.word	0x40022400

080019c0 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0
  return (lcd_x_size);
 80019c4:	4b03      	ldr	r3, [pc, #12]	; (80019d4 <BSP_LCD_GetXSize+0x14>)
 80019c6:	681b      	ldr	r3, [r3, #0]
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr
 80019d2:	bf00      	nop
 80019d4:	20000054 	.word	0x20000054

080019d8 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 80019d8:	b480      	push	{r7}
 80019da:	af00      	add	r7, sp, #0
  return (lcd_y_size);
 80019dc:	4b03      	ldr	r3, [pc, #12]	; (80019ec <BSP_LCD_GetYSize+0x14>)
 80019de:	681b      	ldr	r3, [r3, #0]
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr
 80019ea:	bf00      	nop
 80019ec:	20000058 	.word	0x20000058

080019f0 <BSP_LCD_LayerDefaultInit>:
  * @param  LayerIndex: Layer foreground or background
  * @param  FB_Address: Layer frame buffer
  * @retval None
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b090      	sub	sp, #64	; 0x40
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	4603      	mov	r3, r0
 80019f8:	6039      	str	r1, [r7, #0]
 80019fa:	80fb      	strh	r3, [r7, #6]
    LCD_LayerCfgTypeDef  Layercfg;

  /* Layer Init */
  Layercfg.WindowX0 = 0;
 80019fc:	2300      	movs	r3, #0
 80019fe:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8001a00:	f7ff ffde 	bl	80019c0 <BSP_LCD_GetXSize>
 8001a04:	4603      	mov	r3, r0
 8001a06:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 8001a0c:	f7ff ffe4 	bl	80019d8 <BSP_LCD_GetYSize>
 8001a10:	4603      	mov	r3, r0
 8001a12:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8001a14:	2300      	movs	r3, #0
 8001a16:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 8001a1c:	23ff      	movs	r3, #255	; 0xff
 8001a1e:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 8001a20:	2300      	movs	r3, #0
 8001a22:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 8001a24:	2300      	movs	r3, #0
 8001a26:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 8001a30:	2300      	movs	r3, #0
 8001a32:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8001a36:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001a3a:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8001a3c:	2307      	movs	r3, #7
 8001a3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8001a40:	f7ff ffbe 	bl	80019c0 <BSP_LCD_GetXSize>
 8001a44:	4603      	mov	r3, r0
 8001a46:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 8001a48:	f7ff ffc6 	bl	80019d8 <BSP_LCD_GetYSize>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&hltdc_discovery, &Layercfg, LayerIndex); 
 8001a50:	88fa      	ldrh	r2, [r7, #6]
 8001a52:	f107 030c 	add.w	r3, r7, #12
 8001a56:	4619      	mov	r1, r3
 8001a58:	4812      	ldr	r0, [pc, #72]	; (8001aa4 <BSP_LCD_LayerDefaultInit+0xb4>)
 8001a5a:	f003 fa2d 	bl	8004eb8 <HAL_LTDC_ConfigLayer>
  
  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8001a5e:	88fa      	ldrh	r2, [r7, #6]
 8001a60:	4911      	ldr	r1, [pc, #68]	; (8001aa8 <BSP_LCD_LayerDefaultInit+0xb8>)
 8001a62:	4613      	mov	r3, r2
 8001a64:	005b      	lsls	r3, r3, #1
 8001a66:	4413      	add	r3, r2
 8001a68:	009b      	lsls	r3, r3, #2
 8001a6a:	440b      	add	r3, r1
 8001a6c:	3304      	adds	r3, #4
 8001a6e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001a72:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8001a74:	88fa      	ldrh	r2, [r7, #6]
 8001a76:	490c      	ldr	r1, [pc, #48]	; (8001aa8 <BSP_LCD_LayerDefaultInit+0xb8>)
 8001a78:	4613      	mov	r3, r2
 8001a7a:	005b      	lsls	r3, r3, #1
 8001a7c:	4413      	add	r3, r2
 8001a7e:	009b      	lsls	r3, r3, #2
 8001a80:	440b      	add	r3, r1
 8001a82:	3308      	adds	r3, #8
 8001a84:	4a09      	ldr	r2, [pc, #36]	; (8001aac <BSP_LCD_LayerDefaultInit+0xbc>)
 8001a86:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK;
 8001a88:	88fa      	ldrh	r2, [r7, #6]
 8001a8a:	4907      	ldr	r1, [pc, #28]	; (8001aa8 <BSP_LCD_LayerDefaultInit+0xb8>)
 8001a8c:	4613      	mov	r3, r2
 8001a8e:	005b      	lsls	r3, r3, #1
 8001a90:	4413      	add	r3, r2
 8001a92:	009b      	lsls	r3, r3, #2
 8001a94:	440b      	add	r3, r1
 8001a96:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 8001a9a:	601a      	str	r2, [r3, #0]
}
 8001a9c:	bf00      	nop
 8001a9e:	3740      	adds	r7, #64	; 0x40
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	20004bf8 	.word	0x20004bf8
 8001aa8:	20000158 	.word	0x20000158
 8001aac:	20000044 	.word	0x20000044

08001ab0 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b083      	sub	sp, #12
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8001ab8:	4b07      	ldr	r3, [pc, #28]	; (8001ad8 <BSP_LCD_SetTextColor+0x28>)
 8001aba:	681a      	ldr	r2, [r3, #0]
 8001abc:	4907      	ldr	r1, [pc, #28]	; (8001adc <BSP_LCD_SetTextColor+0x2c>)
 8001abe:	4613      	mov	r3, r2
 8001ac0:	005b      	lsls	r3, r3, #1
 8001ac2:	4413      	add	r3, r2
 8001ac4:	009b      	lsls	r3, r3, #2
 8001ac6:	440b      	add	r3, r1
 8001ac8:	687a      	ldr	r2, [r7, #4]
 8001aca:	601a      	str	r2, [r3, #0]
}
 8001acc:	bf00      	nop
 8001ace:	370c      	adds	r7, #12
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr
 8001ad8:	20000154 	.word	0x20000154
 8001adc:	20000158 	.word	0x20000158

08001ae0 <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the LCD background color.
  * @param  Color: Layer background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b083      	sub	sp, #12
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8001ae8:	4b08      	ldr	r3, [pc, #32]	; (8001b0c <BSP_LCD_SetBackColor+0x2c>)
 8001aea:	681a      	ldr	r2, [r3, #0]
 8001aec:	4908      	ldr	r1, [pc, #32]	; (8001b10 <BSP_LCD_SetBackColor+0x30>)
 8001aee:	4613      	mov	r3, r2
 8001af0:	005b      	lsls	r3, r3, #1
 8001af2:	4413      	add	r3, r2
 8001af4:	009b      	lsls	r3, r3, #2
 8001af6:	440b      	add	r3, r1
 8001af8:	3304      	adds	r3, #4
 8001afa:	687a      	ldr	r2, [r7, #4]
 8001afc:	601a      	str	r2, [r3, #0]
}
 8001afe:	bf00      	nop
 8001b00:	370c      	adds	r7, #12
 8001b02:	46bd      	mov	sp, r7
 8001b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b08:	4770      	bx	lr
 8001b0a:	bf00      	nop
 8001b0c:	20000154 	.word	0x20000154
 8001b10:	20000158 	.word	0x20000158

08001b14 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = fonts;
 8001b1c:	4b08      	ldr	r3, [pc, #32]	; (8001b40 <BSP_LCD_SetFont+0x2c>)
 8001b1e:	681a      	ldr	r2, [r3, #0]
 8001b20:	4908      	ldr	r1, [pc, #32]	; (8001b44 <BSP_LCD_SetFont+0x30>)
 8001b22:	4613      	mov	r3, r2
 8001b24:	005b      	lsls	r3, r3, #1
 8001b26:	4413      	add	r3, r2
 8001b28:	009b      	lsls	r3, r3, #2
 8001b2a:	440b      	add	r3, r1
 8001b2c:	3308      	adds	r3, #8
 8001b2e:	687a      	ldr	r2, [r7, #4]
 8001b30:	601a      	str	r2, [r3, #0]
}
 8001b32:	bf00      	nop
 8001b34:	370c      	adds	r7, #12
 8001b36:	46bd      	mov	sp, r7
 8001b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3c:	4770      	bx	lr
 8001b3e:	bf00      	nop
 8001b40:	20000154 	.word	0x20000154
 8001b44:	20000158 	.word	0x20000158

08001b48 <BSP_LCD_GetFont>:
/**
  * @brief  Gets the LCD text font.
  * @retval Used layer font
  */
sFONT *BSP_LCD_GetFont(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0
  return DrawProp[ActiveLayer].pFont;
 8001b4c:	4b07      	ldr	r3, [pc, #28]	; (8001b6c <BSP_LCD_GetFont+0x24>)
 8001b4e:	681a      	ldr	r2, [r3, #0]
 8001b50:	4907      	ldr	r1, [pc, #28]	; (8001b70 <BSP_LCD_GetFont+0x28>)
 8001b52:	4613      	mov	r3, r2
 8001b54:	005b      	lsls	r3, r3, #1
 8001b56:	4413      	add	r3, r2
 8001b58:	009b      	lsls	r3, r3, #2
 8001b5a:	440b      	add	r3, r1
 8001b5c:	3308      	adds	r3, #8
 8001b5e:	681b      	ldr	r3, [r3, #0]
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	46bd      	mov	sp, r7
 8001b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b68:	4770      	bx	lr
 8001b6a:	bf00      	nop
 8001b6c:	20000154 	.word	0x20000154
 8001b70:	20000158 	.word	0x20000158

08001b74 <BSP_LCD_Clear>:
/**
  * @brief  Clears the whole currently active layer of LTDC.
  * @param  Color: Color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{
 8001b74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b76:	b085      	sub	sp, #20
 8001b78:	af02      	add	r7, sp, #8
 8001b7a:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8001b7c:	4b0f      	ldr	r3, [pc, #60]	; (8001bbc <BSP_LCD_Clear+0x48>)
 8001b7e:	681c      	ldr	r4, [r3, #0]
 8001b80:	4b0e      	ldr	r3, [pc, #56]	; (8001bbc <BSP_LCD_Clear+0x48>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a0e      	ldr	r2, [pc, #56]	; (8001bc0 <BSP_LCD_Clear+0x4c>)
 8001b86:	2134      	movs	r1, #52	; 0x34
 8001b88:	fb01 f303 	mul.w	r3, r1, r3
 8001b8c:	4413      	add	r3, r2
 8001b8e:	335c      	adds	r3, #92	; 0x5c
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	461e      	mov	r6, r3
 8001b94:	f7ff ff14 	bl	80019c0 <BSP_LCD_GetXSize>
 8001b98:	4605      	mov	r5, r0
 8001b9a:	f7ff ff1d 	bl	80019d8 <BSP_LCD_GetYSize>
 8001b9e:	4602      	mov	r2, r0
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	9301      	str	r3, [sp, #4]
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	9300      	str	r3, [sp, #0]
 8001ba8:	4613      	mov	r3, r2
 8001baa:	462a      	mov	r2, r5
 8001bac:	4631      	mov	r1, r6
 8001bae:	4620      	mov	r0, r4
 8001bb0:	f000 fb64 	bl	800227c <LL_FillBuffer>
}
 8001bb4:	bf00      	nop
 8001bb6:	370c      	adds	r7, #12
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001bbc:	20000154 	.word	0x20000154
 8001bc0:	20004bf8 	.word	0x20004bf8

08001bc4 <BSP_LCD_ClearStringLine>:
/**
  * @brief  Clears the selected line in currently active layer.
  * @param  Line: Line to be cleared
  */
void BSP_LCD_ClearStringLine(uint32_t Line)
{
 8001bc4:	b590      	push	{r4, r7, lr}
 8001bc6:	b085      	sub	sp, #20
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  uint32_t color_backup = DrawProp[ActiveLayer].TextColor;
 8001bcc:	4b2d      	ldr	r3, [pc, #180]	; (8001c84 <BSP_LCD_ClearStringLine+0xc0>)
 8001bce:	681a      	ldr	r2, [r3, #0]
 8001bd0:	492d      	ldr	r1, [pc, #180]	; (8001c88 <BSP_LCD_ClearStringLine+0xc4>)
 8001bd2:	4613      	mov	r3, r2
 8001bd4:	005b      	lsls	r3, r3, #1
 8001bd6:	4413      	add	r3, r2
 8001bd8:	009b      	lsls	r3, r3, #2
 8001bda:	440b      	add	r3, r1
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	60fb      	str	r3, [r7, #12]
  DrawProp[ActiveLayer].TextColor = DrawProp[ActiveLayer].BackColor;
 8001be0:	4b28      	ldr	r3, [pc, #160]	; (8001c84 <BSP_LCD_ClearStringLine+0xc0>)
 8001be2:	6819      	ldr	r1, [r3, #0]
 8001be4:	4b27      	ldr	r3, [pc, #156]	; (8001c84 <BSP_LCD_ClearStringLine+0xc0>)
 8001be6:	681a      	ldr	r2, [r3, #0]
 8001be8:	4827      	ldr	r0, [pc, #156]	; (8001c88 <BSP_LCD_ClearStringLine+0xc4>)
 8001bea:	460b      	mov	r3, r1
 8001bec:	005b      	lsls	r3, r3, #1
 8001bee:	440b      	add	r3, r1
 8001bf0:	009b      	lsls	r3, r3, #2
 8001bf2:	4403      	add	r3, r0
 8001bf4:	3304      	adds	r3, #4
 8001bf6:	6819      	ldr	r1, [r3, #0]
 8001bf8:	4823      	ldr	r0, [pc, #140]	; (8001c88 <BSP_LCD_ClearStringLine+0xc4>)
 8001bfa:	4613      	mov	r3, r2
 8001bfc:	005b      	lsls	r3, r3, #1
 8001bfe:	4413      	add	r3, r2
 8001c00:	009b      	lsls	r3, r3, #2
 8001c02:	4403      	add	r3, r0
 8001c04:	6019      	str	r1, [r3, #0]

  /* Draw rectangle with background color */
  BSP_LCD_FillRect(0, (Line * DrawProp[ActiveLayer].pFont->Height), BSP_LCD_GetXSize(), DrawProp[ActiveLayer].pFont->Height);
 8001c06:	4b1f      	ldr	r3, [pc, #124]	; (8001c84 <BSP_LCD_ClearStringLine+0xc0>)
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	491f      	ldr	r1, [pc, #124]	; (8001c88 <BSP_LCD_ClearStringLine+0xc4>)
 8001c0c:	4613      	mov	r3, r2
 8001c0e:	005b      	lsls	r3, r3, #1
 8001c10:	4413      	add	r3, r2
 8001c12:	009b      	lsls	r3, r3, #2
 8001c14:	440b      	add	r3, r1
 8001c16:	3308      	adds	r3, #8
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	88da      	ldrh	r2, [r3, #6]
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	b29b      	uxth	r3, r3
 8001c20:	fb12 f303 	smulbb	r3, r2, r3
 8001c24:	b29c      	uxth	r4, r3
 8001c26:	f7ff fecb 	bl	80019c0 <BSP_LCD_GetXSize>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	b299      	uxth	r1, r3
 8001c2e:	4b15      	ldr	r3, [pc, #84]	; (8001c84 <BSP_LCD_ClearStringLine+0xc0>)
 8001c30:	681a      	ldr	r2, [r3, #0]
 8001c32:	4815      	ldr	r0, [pc, #84]	; (8001c88 <BSP_LCD_ClearStringLine+0xc4>)
 8001c34:	4613      	mov	r3, r2
 8001c36:	005b      	lsls	r3, r3, #1
 8001c38:	4413      	add	r3, r2
 8001c3a:	009b      	lsls	r3, r3, #2
 8001c3c:	4403      	add	r3, r0
 8001c3e:	3308      	adds	r3, #8
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	88db      	ldrh	r3, [r3, #6]
 8001c44:	460a      	mov	r2, r1
 8001c46:	4621      	mov	r1, r4
 8001c48:	2000      	movs	r0, #0
 8001c4a:	f000 f943 	bl	8001ed4 <BSP_LCD_FillRect>

  DrawProp[ActiveLayer].TextColor = color_backup;
 8001c4e:	4b0d      	ldr	r3, [pc, #52]	; (8001c84 <BSP_LCD_ClearStringLine+0xc0>)
 8001c50:	681a      	ldr	r2, [r3, #0]
 8001c52:	490d      	ldr	r1, [pc, #52]	; (8001c88 <BSP_LCD_ClearStringLine+0xc4>)
 8001c54:	4613      	mov	r3, r2
 8001c56:	005b      	lsls	r3, r3, #1
 8001c58:	4413      	add	r3, r2
 8001c5a:	009b      	lsls	r3, r3, #2
 8001c5c:	440b      	add	r3, r1
 8001c5e:	68fa      	ldr	r2, [r7, #12]
 8001c60:	601a      	str	r2, [r3, #0]
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8001c62:	4b08      	ldr	r3, [pc, #32]	; (8001c84 <BSP_LCD_ClearStringLine+0xc0>)
 8001c64:	681a      	ldr	r2, [r3, #0]
 8001c66:	4908      	ldr	r1, [pc, #32]	; (8001c88 <BSP_LCD_ClearStringLine+0xc4>)
 8001c68:	4613      	mov	r3, r2
 8001c6a:	005b      	lsls	r3, r3, #1
 8001c6c:	4413      	add	r3, r2
 8001c6e:	009b      	lsls	r3, r3, #2
 8001c70:	440b      	add	r3, r1
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4618      	mov	r0, r3
 8001c76:	f7ff ff1b 	bl	8001ab0 <BSP_LCD_SetTextColor>
}
 8001c7a:	bf00      	nop
 8001c7c:	3714      	adds	r7, #20
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd90      	pop	{r4, r7, pc}
 8001c82:	bf00      	nop
 8001c84:	20000154 	.word	0x20000154
 8001c88:	20000158 	.word	0x20000158

08001c8c <BSP_LCD_DisplayChar>:
  * @param  Ypos: Line where to display the character shape.
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8001c8c:	b590      	push	{r4, r7, lr}
 8001c8e:	b083      	sub	sp, #12
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	4603      	mov	r3, r0
 8001c94:	80fb      	strh	r3, [r7, #6]
 8001c96:	460b      	mov	r3, r1
 8001c98:	80bb      	strh	r3, [r7, #4]
 8001c9a:	4613      	mov	r3, r2
 8001c9c:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8001c9e:	4b1b      	ldr	r3, [pc, #108]	; (8001d0c <BSP_LCD_DisplayChar+0x80>)
 8001ca0:	681a      	ldr	r2, [r3, #0]
 8001ca2:	491b      	ldr	r1, [pc, #108]	; (8001d10 <BSP_LCD_DisplayChar+0x84>)
 8001ca4:	4613      	mov	r3, r2
 8001ca6:	005b      	lsls	r3, r3, #1
 8001ca8:	4413      	add	r3, r2
 8001caa:	009b      	lsls	r3, r3, #2
 8001cac:	440b      	add	r3, r1
 8001cae:	3308      	adds	r3, #8
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	6819      	ldr	r1, [r3, #0]
 8001cb4:	78fb      	ldrb	r3, [r7, #3]
 8001cb6:	f1a3 0020 	sub.w	r0, r3, #32
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8001cba:	4b14      	ldr	r3, [pc, #80]	; (8001d0c <BSP_LCD_DisplayChar+0x80>)
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	4c14      	ldr	r4, [pc, #80]	; (8001d10 <BSP_LCD_DisplayChar+0x84>)
 8001cc0:	4613      	mov	r3, r2
 8001cc2:	005b      	lsls	r3, r3, #1
 8001cc4:	4413      	add	r3, r2
 8001cc6:	009b      	lsls	r3, r3, #2
 8001cc8:	4423      	add	r3, r4
 8001cca:	3308      	adds	r3, #8
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8001cd0:	fb03 f000 	mul.w	r0, r3, r0
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8001cd4:	4b0d      	ldr	r3, [pc, #52]	; (8001d0c <BSP_LCD_DisplayChar+0x80>)
 8001cd6:	681a      	ldr	r2, [r3, #0]
 8001cd8:	4c0d      	ldr	r4, [pc, #52]	; (8001d10 <BSP_LCD_DisplayChar+0x84>)
 8001cda:	4613      	mov	r3, r2
 8001cdc:	005b      	lsls	r3, r3, #1
 8001cde:	4413      	add	r3, r2
 8001ce0:	009b      	lsls	r3, r3, #2
 8001ce2:	4423      	add	r3, r4
 8001ce4:	3308      	adds	r3, #8
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	889b      	ldrh	r3, [r3, #4]
 8001cea:	3307      	adds	r3, #7
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	da00      	bge.n	8001cf2 <BSP_LCD_DisplayChar+0x66>
 8001cf0:	3307      	adds	r3, #7
 8001cf2:	10db      	asrs	r3, r3, #3
 8001cf4:	fb03 f300 	mul.w	r3, r3, r0
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8001cf8:	18ca      	adds	r2, r1, r3
 8001cfa:	88b9      	ldrh	r1, [r7, #4]
 8001cfc:	88fb      	ldrh	r3, [r7, #6]
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f000 fa04 	bl	800210c <DrawChar>
}
 8001d04:	bf00      	nop
 8001d06:	370c      	adds	r7, #12
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd90      	pop	{r4, r7, pc}
 8001d0c:	20000154 	.word	0x20000154
 8001d10:	20000158 	.word	0x20000158

08001d14 <BSP_LCD_DisplayStringAt>:
  *            @arg  CENTER_MODE
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 8001d14:	b5b0      	push	{r4, r5, r7, lr}
 8001d16:	b088      	sub	sp, #32
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	60ba      	str	r2, [r7, #8]
 8001d1c:	461a      	mov	r2, r3
 8001d1e:	4603      	mov	r3, r0
 8001d20:	81fb      	strh	r3, [r7, #14]
 8001d22:	460b      	mov	r3, r1
 8001d24:	81bb      	strh	r3, [r7, #12]
 8001d26:	4613      	mov	r3, r2
 8001d28:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	83fb      	strh	r3, [r7, #30]
 8001d2e:	2300      	movs	r3, #0
 8001d30:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0;
 8001d32:	2300      	movs	r3, #0
 8001d34:	61bb      	str	r3, [r7, #24]
 8001d36:	2300      	movs	r3, #0
 8001d38:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 8001d3a:	68bb      	ldr	r3, [r7, #8]
 8001d3c:	617b      	str	r3, [r7, #20]

  /* Get the text size */
  while (*ptr++) size ++ ;
 8001d3e:	e002      	b.n	8001d46 <BSP_LCD_DisplayStringAt+0x32>
 8001d40:	69bb      	ldr	r3, [r7, #24]
 8001d42:	3301      	adds	r3, #1
 8001d44:	61bb      	str	r3, [r7, #24]
 8001d46:	697b      	ldr	r3, [r7, #20]
 8001d48:	1c5a      	adds	r2, r3, #1
 8001d4a:	617a      	str	r2, [r7, #20]
 8001d4c:	781b      	ldrb	r3, [r3, #0]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d1f6      	bne.n	8001d40 <BSP_LCD_DisplayStringAt+0x2c>

  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8001d52:	f7ff fe35 	bl	80019c0 <BSP_LCD_GetXSize>
 8001d56:	4601      	mov	r1, r0
 8001d58:	4b50      	ldr	r3, [pc, #320]	; (8001e9c <BSP_LCD_DisplayStringAt+0x188>)
 8001d5a:	681a      	ldr	r2, [r3, #0]
 8001d5c:	4850      	ldr	r0, [pc, #320]	; (8001ea0 <BSP_LCD_DisplayStringAt+0x18c>)
 8001d5e:	4613      	mov	r3, r2
 8001d60:	005b      	lsls	r3, r3, #1
 8001d62:	4413      	add	r3, r2
 8001d64:	009b      	lsls	r3, r3, #2
 8001d66:	4403      	add	r3, r0
 8001d68:	3308      	adds	r3, #8
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	889b      	ldrh	r3, [r3, #4]
 8001d6e:	fbb1 f3f3 	udiv	r3, r1, r3
 8001d72:	613b      	str	r3, [r7, #16]

  switch (Mode)
 8001d74:	79fb      	ldrb	r3, [r7, #7]
 8001d76:	2b03      	cmp	r3, #3
 8001d78:	d01c      	beq.n	8001db4 <BSP_LCD_DisplayStringAt+0xa0>
 8001d7a:	2b03      	cmp	r3, #3
 8001d7c:	dc33      	bgt.n	8001de6 <BSP_LCD_DisplayStringAt+0xd2>
 8001d7e:	2b01      	cmp	r3, #1
 8001d80:	d002      	beq.n	8001d88 <BSP_LCD_DisplayStringAt+0x74>
 8001d82:	2b02      	cmp	r3, #2
 8001d84:	d019      	beq.n	8001dba <BSP_LCD_DisplayStringAt+0xa6>
 8001d86:	e02e      	b.n	8001de6 <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      refcolumn = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8001d88:	693a      	ldr	r2, [r7, #16]
 8001d8a:	69bb      	ldr	r3, [r7, #24]
 8001d8c:	1ad1      	subs	r1, r2, r3
 8001d8e:	4b43      	ldr	r3, [pc, #268]	; (8001e9c <BSP_LCD_DisplayStringAt+0x188>)
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	4843      	ldr	r0, [pc, #268]	; (8001ea0 <BSP_LCD_DisplayStringAt+0x18c>)
 8001d94:	4613      	mov	r3, r2
 8001d96:	005b      	lsls	r3, r3, #1
 8001d98:	4413      	add	r3, r2
 8001d9a:	009b      	lsls	r3, r3, #2
 8001d9c:	4403      	add	r3, r0
 8001d9e:	3308      	adds	r3, #8
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	889b      	ldrh	r3, [r3, #4]
 8001da4:	fb03 f301 	mul.w	r3, r3, r1
 8001da8:	085b      	lsrs	r3, r3, #1
 8001daa:	b29a      	uxth	r2, r3
 8001dac:	89fb      	ldrh	r3, [r7, #14]
 8001dae:	4413      	add	r3, r2
 8001db0:	83fb      	strh	r3, [r7, #30]
      break;
 8001db2:	e01b      	b.n	8001dec <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      refcolumn = Xpos;
 8001db4:	89fb      	ldrh	r3, [r7, #14]
 8001db6:	83fb      	strh	r3, [r7, #30]
      break;
 8001db8:	e018      	b.n	8001dec <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      refcolumn = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8001dba:	693a      	ldr	r2, [r7, #16]
 8001dbc:	69bb      	ldr	r3, [r7, #24]
 8001dbe:	1ad3      	subs	r3, r2, r3
 8001dc0:	b299      	uxth	r1, r3
 8001dc2:	4b36      	ldr	r3, [pc, #216]	; (8001e9c <BSP_LCD_DisplayStringAt+0x188>)
 8001dc4:	681a      	ldr	r2, [r3, #0]
 8001dc6:	4836      	ldr	r0, [pc, #216]	; (8001ea0 <BSP_LCD_DisplayStringAt+0x18c>)
 8001dc8:	4613      	mov	r3, r2
 8001dca:	005b      	lsls	r3, r3, #1
 8001dcc:	4413      	add	r3, r2
 8001dce:	009b      	lsls	r3, r3, #2
 8001dd0:	4403      	add	r3, r0
 8001dd2:	3308      	adds	r3, #8
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	889b      	ldrh	r3, [r3, #4]
 8001dd8:	fb11 f303 	smulbb	r3, r1, r3
 8001ddc:	b29a      	uxth	r2, r3
 8001dde:	89fb      	ldrh	r3, [r7, #14]
 8001de0:	1ad3      	subs	r3, r2, r3
 8001de2:	83fb      	strh	r3, [r7, #30]
      break;
 8001de4:	e002      	b.n	8001dec <BSP_LCD_DisplayStringAt+0xd8>
    }
  default:
    {
      refcolumn = Xpos;
 8001de6:	89fb      	ldrh	r3, [r7, #14]
 8001de8:	83fb      	strh	r3, [r7, #30]
      break;
 8001dea:	bf00      	nop
    }
  }

  /* Check that the Start column is located in the screen */
  if ((refcolumn < 1) || (refcolumn >= 0x8000))
 8001dec:	8bfb      	ldrh	r3, [r7, #30]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d003      	beq.n	8001dfa <BSP_LCD_DisplayStringAt+0xe6>
 8001df2:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	da1d      	bge.n	8001e36 <BSP_LCD_DisplayStringAt+0x122>
  {
    refcolumn = 1;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	83fb      	strh	r3, [r7, #30]
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8001dfe:	e01a      	b.n	8001e36 <BSP_LCD_DisplayStringAt+0x122>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Ypos, *Text);
 8001e00:	68bb      	ldr	r3, [r7, #8]
 8001e02:	781a      	ldrb	r2, [r3, #0]
 8001e04:	89b9      	ldrh	r1, [r7, #12]
 8001e06:	8bfb      	ldrh	r3, [r7, #30]
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f7ff ff3f 	bl	8001c8c <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 8001e0e:	4b23      	ldr	r3, [pc, #140]	; (8001e9c <BSP_LCD_DisplayStringAt+0x188>)
 8001e10:	681a      	ldr	r2, [r3, #0]
 8001e12:	4923      	ldr	r1, [pc, #140]	; (8001ea0 <BSP_LCD_DisplayStringAt+0x18c>)
 8001e14:	4613      	mov	r3, r2
 8001e16:	005b      	lsls	r3, r3, #1
 8001e18:	4413      	add	r3, r2
 8001e1a:	009b      	lsls	r3, r3, #2
 8001e1c:	440b      	add	r3, r1
 8001e1e:	3308      	adds	r3, #8
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	889a      	ldrh	r2, [r3, #4]
 8001e24:	8bfb      	ldrh	r3, [r7, #30]
 8001e26:	4413      	add	r3, r2
 8001e28:	83fb      	strh	r3, [r7, #30]

    /* Point on the next character */
    Text++;
 8001e2a:	68bb      	ldr	r3, [r7, #8]
 8001e2c:	3301      	adds	r3, #1
 8001e2e:	60bb      	str	r3, [r7, #8]
    i++;
 8001e30:	8bbb      	ldrh	r3, [r7, #28]
 8001e32:	3301      	adds	r3, #1
 8001e34:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8001e36:	68bb      	ldr	r3, [r7, #8]
 8001e38:	781b      	ldrb	r3, [r3, #0]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	bf14      	ite	ne
 8001e3e:	2301      	movne	r3, #1
 8001e40:	2300      	moveq	r3, #0
 8001e42:	b2dc      	uxtb	r4, r3
 8001e44:	f7ff fdbc 	bl	80019c0 <BSP_LCD_GetXSize>
 8001e48:	8bb9      	ldrh	r1, [r7, #28]
 8001e4a:	4b14      	ldr	r3, [pc, #80]	; (8001e9c <BSP_LCD_DisplayStringAt+0x188>)
 8001e4c:	681a      	ldr	r2, [r3, #0]
 8001e4e:	4d14      	ldr	r5, [pc, #80]	; (8001ea0 <BSP_LCD_DisplayStringAt+0x18c>)
 8001e50:	4613      	mov	r3, r2
 8001e52:	005b      	lsls	r3, r3, #1
 8001e54:	4413      	add	r3, r2
 8001e56:	009b      	lsls	r3, r3, #2
 8001e58:	442b      	add	r3, r5
 8001e5a:	3308      	adds	r3, #8
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	889b      	ldrh	r3, [r3, #4]
 8001e60:	fb03 f301 	mul.w	r3, r3, r1
 8001e64:	1ac3      	subs	r3, r0, r3
 8001e66:	b299      	uxth	r1, r3
 8001e68:	4b0c      	ldr	r3, [pc, #48]	; (8001e9c <BSP_LCD_DisplayStringAt+0x188>)
 8001e6a:	681a      	ldr	r2, [r3, #0]
 8001e6c:	480c      	ldr	r0, [pc, #48]	; (8001ea0 <BSP_LCD_DisplayStringAt+0x18c>)
 8001e6e:	4613      	mov	r3, r2
 8001e70:	005b      	lsls	r3, r3, #1
 8001e72:	4413      	add	r3, r2
 8001e74:	009b      	lsls	r3, r3, #2
 8001e76:	4403      	add	r3, r0
 8001e78:	3308      	adds	r3, #8
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	889b      	ldrh	r3, [r3, #4]
 8001e7e:	4299      	cmp	r1, r3
 8001e80:	bf2c      	ite	cs
 8001e82:	2301      	movcs	r3, #1
 8001e84:	2300      	movcc	r3, #0
 8001e86:	b2db      	uxtb	r3, r3
 8001e88:	4023      	ands	r3, r4
 8001e8a:	b2db      	uxtb	r3, r3
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d1b7      	bne.n	8001e00 <BSP_LCD_DisplayStringAt+0xec>
  }

}
 8001e90:	bf00      	nop
 8001e92:	bf00      	nop
 8001e94:	3720      	adds	r7, #32
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bdb0      	pop	{r4, r5, r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	20000154 	.word	0x20000154
 8001ea0:	20000158 	.word	0x20000158

08001ea4 <BSP_LCD_DisplayStringAtLine>:
  * @brief  Displays a maximum of 60 characters on the LCD.
  * @param  Line: Line where to display the character shape
  * @param  ptr: Pointer to string to display on LCD
  */
void BSP_LCD_DisplayStringAtLine(uint16_t Line, uint8_t *ptr)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b082      	sub	sp, #8
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	4603      	mov	r3, r0
 8001eac:	6039      	str	r1, [r7, #0]
 8001eae:	80fb      	strh	r3, [r7, #6]
  BSP_LCD_DisplayStringAt(0, LINE(Line), ptr, LEFT_MODE);
 8001eb0:	f7ff fe4a 	bl	8001b48 <BSP_LCD_GetFont>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	88db      	ldrh	r3, [r3, #6]
 8001eb8:	88fa      	ldrh	r2, [r7, #6]
 8001eba:	fb12 f303 	smulbb	r3, r2, r3
 8001ebe:	b299      	uxth	r1, r3
 8001ec0:	2303      	movs	r3, #3
 8001ec2:	683a      	ldr	r2, [r7, #0]
 8001ec4:	2000      	movs	r0, #0
 8001ec6:	f7ff ff25 	bl	8001d14 <BSP_LCD_DisplayStringAt>
}
 8001eca:	bf00      	nop
 8001ecc:	3708      	adds	r7, #8
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
	...

08001ed4 <BSP_LCD_FillRect>:
  * @param  Ypos: Y position
  * @param  Width: Rectangle width
  * @param  Height: Rectangle height
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8001ed4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001ed8:	b086      	sub	sp, #24
 8001eda:	af02      	add	r7, sp, #8
 8001edc:	4604      	mov	r4, r0
 8001ede:	4608      	mov	r0, r1
 8001ee0:	4611      	mov	r1, r2
 8001ee2:	461a      	mov	r2, r3
 8001ee4:	4623      	mov	r3, r4
 8001ee6:	80fb      	strh	r3, [r7, #6]
 8001ee8:	4603      	mov	r3, r0
 8001eea:	80bb      	strh	r3, [r7, #4]
 8001eec:	460b      	mov	r3, r1
 8001eee:	807b      	strh	r3, [r7, #2]
 8001ef0:	4613      	mov	r3, r2
 8001ef2:	803b      	strh	r3, [r7, #0]
  uint32_t  Xaddress = 0;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	60fb      	str	r3, [r7, #12]

  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8001ef8:	4b20      	ldr	r3, [pc, #128]	; (8001f7c <BSP_LCD_FillRect+0xa8>)
 8001efa:	681a      	ldr	r2, [r3, #0]
 8001efc:	4920      	ldr	r1, [pc, #128]	; (8001f80 <BSP_LCD_FillRect+0xac>)
 8001efe:	4613      	mov	r3, r2
 8001f00:	005b      	lsls	r3, r3, #1
 8001f02:	4413      	add	r3, r2
 8001f04:	009b      	lsls	r3, r3, #2
 8001f06:	440b      	add	r3, r1
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f7ff fdd0 	bl	8001ab0 <BSP_LCD_SetTextColor>

  /* Get the rectangle start address */
  Xaddress = (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8001f10:	4b1a      	ldr	r3, [pc, #104]	; (8001f7c <BSP_LCD_FillRect+0xa8>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a1b      	ldr	r2, [pc, #108]	; (8001f84 <BSP_LCD_FillRect+0xb0>)
 8001f16:	2134      	movs	r1, #52	; 0x34
 8001f18:	fb01 f303 	mul.w	r3, r1, r3
 8001f1c:	4413      	add	r3, r2
 8001f1e:	335c      	adds	r3, #92	; 0x5c
 8001f20:	681c      	ldr	r4, [r3, #0]
 8001f22:	f7ff fd4d 	bl	80019c0 <BSP_LCD_GetXSize>
 8001f26:	4602      	mov	r2, r0
 8001f28:	88bb      	ldrh	r3, [r7, #4]
 8001f2a:	fb03 f202 	mul.w	r2, r3, r2
 8001f2e:	88fb      	ldrh	r3, [r7, #6]
 8001f30:	4413      	add	r3, r2
 8001f32:	009b      	lsls	r3, r3, #2
 8001f34:	4423      	add	r3, r4
 8001f36:	60fb      	str	r3, [r7, #12]

  /* Fill the rectangle */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 8001f38:	4b10      	ldr	r3, [pc, #64]	; (8001f7c <BSP_LCD_FillRect+0xa8>)
 8001f3a:	681c      	ldr	r4, [r3, #0]
 8001f3c:	68fd      	ldr	r5, [r7, #12]
 8001f3e:	887e      	ldrh	r6, [r7, #2]
 8001f40:	f8b7 8000 	ldrh.w	r8, [r7]
 8001f44:	f7ff fd3c 	bl	80019c0 <BSP_LCD_GetXSize>
 8001f48:	4602      	mov	r2, r0
 8001f4a:	887b      	ldrh	r3, [r7, #2]
 8001f4c:	1ad1      	subs	r1, r2, r3
 8001f4e:	4b0b      	ldr	r3, [pc, #44]	; (8001f7c <BSP_LCD_FillRect+0xa8>)
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	480b      	ldr	r0, [pc, #44]	; (8001f80 <BSP_LCD_FillRect+0xac>)
 8001f54:	4613      	mov	r3, r2
 8001f56:	005b      	lsls	r3, r3, #1
 8001f58:	4413      	add	r3, r2
 8001f5a:	009b      	lsls	r3, r3, #2
 8001f5c:	4403      	add	r3, r0
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	9301      	str	r3, [sp, #4]
 8001f62:	9100      	str	r1, [sp, #0]
 8001f64:	4643      	mov	r3, r8
 8001f66:	4632      	mov	r2, r6
 8001f68:	4629      	mov	r1, r5
 8001f6a:	4620      	mov	r0, r4
 8001f6c:	f000 f986 	bl	800227c <LL_FillBuffer>
}
 8001f70:	bf00      	nop
 8001f72:	3710      	adds	r7, #16
 8001f74:	46bd      	mov	sp, r7
 8001f76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001f7a:	bf00      	nop
 8001f7c:	20000154 	.word	0x20000154
 8001f80:	20000158 	.word	0x20000158
 8001f84:	20004bf8 	.word	0x20004bf8

08001f88 <DSI_IO_WriteCmd>:
  *                 If inferior to 2, a long write command is performed else short.
  * @param  pParams: Pointer to parameter values table.
  * @retval HAL status
  */
void DSI_IO_WriteCmd(uint32_t NbrParams, uint8_t *pParams)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b084      	sub	sp, #16
 8001f8c:	af02      	add	r7, sp, #8
 8001f8e:	6078      	str	r0, [r7, #4]
 8001f90:	6039      	str	r1, [r7, #0]
  if(NbrParams <= 1)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2b01      	cmp	r3, #1
 8001f96:	d80d      	bhi.n	8001fb4 <DSI_IO_WriteCmd+0x2c>
  {
   HAL_DSI_ShortWrite(&hdsi_discovery, LCD_OTM8009A_ID, DSI_DCS_SHORT_PKT_WRITE_P1, pParams[0], pParams[1]); 
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	781b      	ldrb	r3, [r3, #0]
 8001f9c:	461a      	mov	r2, r3
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	3301      	adds	r3, #1
 8001fa2:	781b      	ldrb	r3, [r3, #0]
 8001fa4:	9300      	str	r3, [sp, #0]
 8001fa6:	4613      	mov	r3, r2
 8001fa8:	2215      	movs	r2, #21
 8001faa:	2100      	movs	r1, #0
 8001fac:	480a      	ldr	r0, [pc, #40]	; (8001fd8 <DSI_IO_WriteCmd+0x50>)
 8001fae:	f001 fe37 	bl	8003c20 <HAL_DSI_ShortWrite>
  }
  else
  {
   HAL_DSI_LongWrite(&hdsi_discovery,  LCD_OTM8009A_ID, DSI_DCS_LONG_PKT_WRITE, NbrParams, pParams[NbrParams], pParams); 
  } 
}
 8001fb2:	e00d      	b.n	8001fd0 <DSI_IO_WriteCmd+0x48>
   HAL_DSI_LongWrite(&hdsi_discovery,  LCD_OTM8009A_ID, DSI_DCS_LONG_PKT_WRITE, NbrParams, pParams[NbrParams], pParams); 
 8001fb4:	683a      	ldr	r2, [r7, #0]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	4413      	add	r3, r2
 8001fba:	781b      	ldrb	r3, [r3, #0]
 8001fbc:	461a      	mov	r2, r3
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	9301      	str	r3, [sp, #4]
 8001fc2:	9200      	str	r2, [sp, #0]
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2239      	movs	r2, #57	; 0x39
 8001fc8:	2100      	movs	r1, #0
 8001fca:	4803      	ldr	r0, [pc, #12]	; (8001fd8 <DSI_IO_WriteCmd+0x50>)
 8001fcc:	f001 fe4a 	bl	8003c64 <HAL_DSI_LongWrite>
}
 8001fd0:	bf00      	nop
 8001fd2:	3708      	adds	r7, #8
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	20004ca0 	.word	0x20004ca0

08001fdc <LCD_IO_GetID>:
  * @brief  Returns the ID of connected screen by checking the HDMI
  *        (adv7533 component) ID or LCD DSI (via TS ID) ID.
  * @retval LCD ID
  */
static uint16_t LCD_IO_GetID(void)
{ 
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0
  else
  {
    return 0;
  }
#else 
  return LCD_DSI_ID; 
 8001fe0:	2311      	movs	r3, #17
#endif /* USE_LCD_HDMI */
}
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fea:	4770      	bx	lr

08001fec <BSP_LCD_MspInit>:
/**
  * @brief  Initialize the BSP LCD Msp.
  * Application can surcharge if needed this function implementation
  */
__weak void BSP_LCD_MspInit(void)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b084      	sub	sp, #16
 8001ff0:	af00      	add	r7, sp, #0
  /** @brief Enable the LTDC clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8001ff2:	4b32      	ldr	r3, [pc, #200]	; (80020bc <BSP_LCD_MspInit+0xd0>)
 8001ff4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ff6:	4a31      	ldr	r2, [pc, #196]	; (80020bc <BSP_LCD_MspInit+0xd0>)
 8001ff8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001ffc:	6453      	str	r3, [r2, #68]	; 0x44
 8001ffe:	4b2f      	ldr	r3, [pc, #188]	; (80020bc <BSP_LCD_MspInit+0xd0>)
 8002000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002002:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002006:	60fb      	str	r3, [r7, #12]
 8002008:	68fb      	ldr	r3, [r7, #12]

  /** @brief Toggle Sw reset of LTDC IP */
  __HAL_RCC_LTDC_FORCE_RESET();
 800200a:	4b2c      	ldr	r3, [pc, #176]	; (80020bc <BSP_LCD_MspInit+0xd0>)
 800200c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800200e:	4a2b      	ldr	r2, [pc, #172]	; (80020bc <BSP_LCD_MspInit+0xd0>)
 8002010:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002014:	6253      	str	r3, [r2, #36]	; 0x24
  __HAL_RCC_LTDC_RELEASE_RESET();
 8002016:	4b29      	ldr	r3, [pc, #164]	; (80020bc <BSP_LCD_MspInit+0xd0>)
 8002018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800201a:	4a28      	ldr	r2, [pc, #160]	; (80020bc <BSP_LCD_MspInit+0xd0>)
 800201c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002020:	6253      	str	r3, [r2, #36]	; 0x24

  /** @brief Enable the DMA2D clock */
  __HAL_RCC_DMA2D_CLK_ENABLE();
 8002022:	4b26      	ldr	r3, [pc, #152]	; (80020bc <BSP_LCD_MspInit+0xd0>)
 8002024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002026:	4a25      	ldr	r2, [pc, #148]	; (80020bc <BSP_LCD_MspInit+0xd0>)
 8002028:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800202c:	6313      	str	r3, [r2, #48]	; 0x30
 800202e:	4b23      	ldr	r3, [pc, #140]	; (80020bc <BSP_LCD_MspInit+0xd0>)
 8002030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002032:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002036:	60bb      	str	r3, [r7, #8]
 8002038:	68bb      	ldr	r3, [r7, #8]

  /** @brief Toggle Sw reset of DMA2D IP */
  __HAL_RCC_DMA2D_FORCE_RESET();
 800203a:	4b20      	ldr	r3, [pc, #128]	; (80020bc <BSP_LCD_MspInit+0xd0>)
 800203c:	691b      	ldr	r3, [r3, #16]
 800203e:	4a1f      	ldr	r2, [pc, #124]	; (80020bc <BSP_LCD_MspInit+0xd0>)
 8002040:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002044:	6113      	str	r3, [r2, #16]
  __HAL_RCC_DMA2D_RELEASE_RESET();
 8002046:	4b1d      	ldr	r3, [pc, #116]	; (80020bc <BSP_LCD_MspInit+0xd0>)
 8002048:	691b      	ldr	r3, [r3, #16]
 800204a:	4a1c      	ldr	r2, [pc, #112]	; (80020bc <BSP_LCD_MspInit+0xd0>)
 800204c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002050:	6113      	str	r3, [r2, #16]

  /** @brief Enable DSI Host and wrapper clocks */
  __HAL_RCC_DSI_CLK_ENABLE();
 8002052:	4b1a      	ldr	r3, [pc, #104]	; (80020bc <BSP_LCD_MspInit+0xd0>)
 8002054:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002056:	4a19      	ldr	r2, [pc, #100]	; (80020bc <BSP_LCD_MspInit+0xd0>)
 8002058:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800205c:	6453      	str	r3, [r2, #68]	; 0x44
 800205e:	4b17      	ldr	r3, [pc, #92]	; (80020bc <BSP_LCD_MspInit+0xd0>)
 8002060:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002062:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002066:	607b      	str	r3, [r7, #4]
 8002068:	687b      	ldr	r3, [r7, #4]

  /** @brief Soft Reset the DSI Host and wrapper */
  __HAL_RCC_DSI_FORCE_RESET();
 800206a:	4b14      	ldr	r3, [pc, #80]	; (80020bc <BSP_LCD_MspInit+0xd0>)
 800206c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800206e:	4a13      	ldr	r2, [pc, #76]	; (80020bc <BSP_LCD_MspInit+0xd0>)
 8002070:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002074:	6253      	str	r3, [r2, #36]	; 0x24
  __HAL_RCC_DSI_RELEASE_RESET();
 8002076:	4b11      	ldr	r3, [pc, #68]	; (80020bc <BSP_LCD_MspInit+0xd0>)
 8002078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800207a:	4a10      	ldr	r2, [pc, #64]	; (80020bc <BSP_LCD_MspInit+0xd0>)
 800207c:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8002080:	6253      	str	r3, [r2, #36]	; 0x24

  /** @brief NVIC configuration for LTDC interrupt that is now enabled */
  HAL_NVIC_SetPriority(LTDC_IRQn, 3, 0);
 8002082:	2200      	movs	r2, #0
 8002084:	2103      	movs	r1, #3
 8002086:	2058      	movs	r0, #88	; 0x58
 8002088:	f000 fcfd 	bl	8002a86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(LTDC_IRQn);
 800208c:	2058      	movs	r0, #88	; 0x58
 800208e:	f000 fd16 	bl	8002abe <HAL_NVIC_EnableIRQ>

  /** @brief NVIC configuration for DMA2D interrupt that is now enabled */
  HAL_NVIC_SetPriority(DMA2D_IRQn, 3, 0);
 8002092:	2200      	movs	r2, #0
 8002094:	2103      	movs	r1, #3
 8002096:	205a      	movs	r0, #90	; 0x5a
 8002098:	f000 fcf5 	bl	8002a86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 800209c:	205a      	movs	r0, #90	; 0x5a
 800209e:	f000 fd0e 	bl	8002abe <HAL_NVIC_EnableIRQ>

  /** @brief NVIC configuration for DSI interrupt that is now enabled */
  HAL_NVIC_SetPriority(DSI_IRQn, 3, 0);
 80020a2:	2200      	movs	r2, #0
 80020a4:	2103      	movs	r1, #3
 80020a6:	2062      	movs	r0, #98	; 0x62
 80020a8:	f000 fced 	bl	8002a86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DSI_IRQn);
 80020ac:	2062      	movs	r0, #98	; 0x62
 80020ae:	f000 fd06 	bl	8002abe <HAL_NVIC_EnableIRQ>
}
 80020b2:	bf00      	nop
 80020b4:	3710      	adds	r7, #16
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	40023800 	.word	0x40023800

080020c0 <BSP_LCD_DrawPixel>:
  * @param  Xpos: X position
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 80020c0:	b5b0      	push	{r4, r5, r7, lr}
 80020c2:	b082      	sub	sp, #8
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	4603      	mov	r3, r0
 80020c8:	603a      	str	r2, [r7, #0]
 80020ca:	80fb      	strh	r3, [r7, #6]
 80020cc:	460b      	mov	r3, r1
 80020ce:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80020d0:	4b0c      	ldr	r3, [pc, #48]	; (8002104 <BSP_LCD_DrawPixel+0x44>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4a0c      	ldr	r2, [pc, #48]	; (8002108 <BSP_LCD_DrawPixel+0x48>)
 80020d6:	2134      	movs	r1, #52	; 0x34
 80020d8:	fb01 f303 	mul.w	r3, r1, r3
 80020dc:	4413      	add	r3, r2
 80020de:	335c      	adds	r3, #92	; 0x5c
 80020e0:	681c      	ldr	r4, [r3, #0]
 80020e2:	88bd      	ldrh	r5, [r7, #4]
 80020e4:	f7ff fc6c 	bl	80019c0 <BSP_LCD_GetXSize>
 80020e8:	4603      	mov	r3, r0
 80020ea:	fb03 f205 	mul.w	r2, r3, r5
 80020ee:	88fb      	ldrh	r3, [r7, #6]
 80020f0:	4413      	add	r3, r2
 80020f2:	009b      	lsls	r3, r3, #2
 80020f4:	4423      	add	r3, r4
 80020f6:	461a      	mov	r2, r3
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	6013      	str	r3, [r2, #0]
}
 80020fc:	bf00      	nop
 80020fe:	3708      	adds	r7, #8
 8002100:	46bd      	mov	sp, r7
 8002102:	bdb0      	pop	{r4, r5, r7, pc}
 8002104:	20000154 	.word	0x20000154
 8002108:	20004bf8 	.word	0x20004bf8

0800210c <DrawChar>:
  * @param  Xpos: Line where to display the character shape
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b088      	sub	sp, #32
 8002110:	af00      	add	r7, sp, #0
 8002112:	4603      	mov	r3, r0
 8002114:	603a      	str	r2, [r7, #0]
 8002116:	80fb      	strh	r3, [r7, #6]
 8002118:	460b      	mov	r3, r1
 800211a:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 800211c:	2300      	movs	r3, #0
 800211e:	61fb      	str	r3, [r7, #28]
 8002120:	2300      	movs	r3, #0
 8002122:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t  offset;
  uint8_t  *pchar;
  uint32_t line;

  height = DrawProp[ActiveLayer].pFont->Height;
 8002124:	4b53      	ldr	r3, [pc, #332]	; (8002274 <DrawChar+0x168>)
 8002126:	681a      	ldr	r2, [r3, #0]
 8002128:	4953      	ldr	r1, [pc, #332]	; (8002278 <DrawChar+0x16c>)
 800212a:	4613      	mov	r3, r2
 800212c:	005b      	lsls	r3, r3, #1
 800212e:	4413      	add	r3, r2
 8002130:	009b      	lsls	r3, r3, #2
 8002132:	440b      	add	r3, r1
 8002134:	3308      	adds	r3, #8
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	88db      	ldrh	r3, [r3, #6]
 800213a:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 800213c:	4b4d      	ldr	r3, [pc, #308]	; (8002274 <DrawChar+0x168>)
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	494d      	ldr	r1, [pc, #308]	; (8002278 <DrawChar+0x16c>)
 8002142:	4613      	mov	r3, r2
 8002144:	005b      	lsls	r3, r3, #1
 8002146:	4413      	add	r3, r2
 8002148:	009b      	lsls	r3, r3, #2
 800214a:	440b      	add	r3, r1
 800214c:	3308      	adds	r3, #8
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	889b      	ldrh	r3, [r3, #4]
 8002152:	823b      	strh	r3, [r7, #16]

  offset =  8 *((width + 7)/8) -  width ;
 8002154:	8a3b      	ldrh	r3, [r7, #16]
 8002156:	3307      	adds	r3, #7
 8002158:	2b00      	cmp	r3, #0
 800215a:	da00      	bge.n	800215e <DrawChar+0x52>
 800215c:	3307      	adds	r3, #7
 800215e:	10db      	asrs	r3, r3, #3
 8002160:	b2db      	uxtb	r3, r3
 8002162:	00db      	lsls	r3, r3, #3
 8002164:	b2da      	uxtb	r2, r3
 8002166:	8a3b      	ldrh	r3, [r7, #16]
 8002168:	b2db      	uxtb	r3, r3
 800216a:	1ad3      	subs	r3, r2, r3
 800216c:	73fb      	strb	r3, [r7, #15]

  for(i = 0; i < height; i++)
 800216e:	2300      	movs	r3, #0
 8002170:	61fb      	str	r3, [r7, #28]
 8002172:	e076      	b.n	8002262 <DrawChar+0x156>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8002174:	8a3b      	ldrh	r3, [r7, #16]
 8002176:	3307      	adds	r3, #7
 8002178:	2b00      	cmp	r3, #0
 800217a:	da00      	bge.n	800217e <DrawChar+0x72>
 800217c:	3307      	adds	r3, #7
 800217e:	10db      	asrs	r3, r3, #3
 8002180:	461a      	mov	r2, r3
 8002182:	69fb      	ldr	r3, [r7, #28]
 8002184:	fb03 f302 	mul.w	r3, r3, r2
 8002188:	683a      	ldr	r2, [r7, #0]
 800218a:	4413      	add	r3, r2
 800218c:	60bb      	str	r3, [r7, #8]

    switch(((width + 7)/8))
 800218e:	8a3b      	ldrh	r3, [r7, #16]
 8002190:	3307      	adds	r3, #7
 8002192:	2b00      	cmp	r3, #0
 8002194:	da00      	bge.n	8002198 <DrawChar+0x8c>
 8002196:	3307      	adds	r3, #7
 8002198:	10db      	asrs	r3, r3, #3
 800219a:	2b01      	cmp	r3, #1
 800219c:	d002      	beq.n	80021a4 <DrawChar+0x98>
 800219e:	2b02      	cmp	r3, #2
 80021a0:	d004      	beq.n	80021ac <DrawChar+0xa0>
 80021a2:	e00c      	b.n	80021be <DrawChar+0xb2>
    {

    case 1:
      line =  pchar[0];
 80021a4:	68bb      	ldr	r3, [r7, #8]
 80021a6:	781b      	ldrb	r3, [r3, #0]
 80021a8:	617b      	str	r3, [r7, #20]
      break;
 80021aa:	e016      	b.n	80021da <DrawChar+0xce>

    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	781b      	ldrb	r3, [r3, #0]
 80021b0:	021b      	lsls	r3, r3, #8
 80021b2:	68ba      	ldr	r2, [r7, #8]
 80021b4:	3201      	adds	r2, #1
 80021b6:	7812      	ldrb	r2, [r2, #0]
 80021b8:	4313      	orrs	r3, r2
 80021ba:	617b      	str	r3, [r7, #20]
      break;
 80021bc:	e00d      	b.n	80021da <DrawChar+0xce>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];
 80021be:	68bb      	ldr	r3, [r7, #8]
 80021c0:	781b      	ldrb	r3, [r3, #0]
 80021c2:	041a      	lsls	r2, r3, #16
 80021c4:	68bb      	ldr	r3, [r7, #8]
 80021c6:	3301      	adds	r3, #1
 80021c8:	781b      	ldrb	r3, [r3, #0]
 80021ca:	021b      	lsls	r3, r3, #8
 80021cc:	4313      	orrs	r3, r2
 80021ce:	68ba      	ldr	r2, [r7, #8]
 80021d0:	3202      	adds	r2, #2
 80021d2:	7812      	ldrb	r2, [r2, #0]
 80021d4:	4313      	orrs	r3, r2
 80021d6:	617b      	str	r3, [r7, #20]
      break;
 80021d8:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 80021da:	2300      	movs	r3, #0
 80021dc:	61bb      	str	r3, [r7, #24]
 80021de:	e036      	b.n	800224e <DrawChar+0x142>
    {
      if(line & (1 << (width- j + offset- 1)))
 80021e0:	8a3a      	ldrh	r2, [r7, #16]
 80021e2:	69bb      	ldr	r3, [r7, #24]
 80021e4:	1ad2      	subs	r2, r2, r3
 80021e6:	7bfb      	ldrb	r3, [r7, #15]
 80021e8:	4413      	add	r3, r2
 80021ea:	3b01      	subs	r3, #1
 80021ec:	2201      	movs	r2, #1
 80021ee:	fa02 f303 	lsl.w	r3, r2, r3
 80021f2:	461a      	mov	r2, r3
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	4013      	ands	r3, r2
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d012      	beq.n	8002222 <DrawChar+0x116>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 80021fc:	69bb      	ldr	r3, [r7, #24]
 80021fe:	b29a      	uxth	r2, r3
 8002200:	88fb      	ldrh	r3, [r7, #6]
 8002202:	4413      	add	r3, r2
 8002204:	b298      	uxth	r0, r3
 8002206:	4b1b      	ldr	r3, [pc, #108]	; (8002274 <DrawChar+0x168>)
 8002208:	681a      	ldr	r2, [r3, #0]
 800220a:	491b      	ldr	r1, [pc, #108]	; (8002278 <DrawChar+0x16c>)
 800220c:	4613      	mov	r3, r2
 800220e:	005b      	lsls	r3, r3, #1
 8002210:	4413      	add	r3, r2
 8002212:	009b      	lsls	r3, r3, #2
 8002214:	440b      	add	r3, r1
 8002216:	681a      	ldr	r2, [r3, #0]
 8002218:	88bb      	ldrh	r3, [r7, #4]
 800221a:	4619      	mov	r1, r3
 800221c:	f7ff ff50 	bl	80020c0 <BSP_LCD_DrawPixel>
 8002220:	e012      	b.n	8002248 <DrawChar+0x13c>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8002222:	69bb      	ldr	r3, [r7, #24]
 8002224:	b29a      	uxth	r2, r3
 8002226:	88fb      	ldrh	r3, [r7, #6]
 8002228:	4413      	add	r3, r2
 800222a:	b298      	uxth	r0, r3
 800222c:	4b11      	ldr	r3, [pc, #68]	; (8002274 <DrawChar+0x168>)
 800222e:	681a      	ldr	r2, [r3, #0]
 8002230:	4911      	ldr	r1, [pc, #68]	; (8002278 <DrawChar+0x16c>)
 8002232:	4613      	mov	r3, r2
 8002234:	005b      	lsls	r3, r3, #1
 8002236:	4413      	add	r3, r2
 8002238:	009b      	lsls	r3, r3, #2
 800223a:	440b      	add	r3, r1
 800223c:	3304      	adds	r3, #4
 800223e:	681a      	ldr	r2, [r3, #0]
 8002240:	88bb      	ldrh	r3, [r7, #4]
 8002242:	4619      	mov	r1, r3
 8002244:	f7ff ff3c 	bl	80020c0 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8002248:	69bb      	ldr	r3, [r7, #24]
 800224a:	3301      	adds	r3, #1
 800224c:	61bb      	str	r3, [r7, #24]
 800224e:	8a3b      	ldrh	r3, [r7, #16]
 8002250:	69ba      	ldr	r2, [r7, #24]
 8002252:	429a      	cmp	r2, r3
 8002254:	d3c4      	bcc.n	80021e0 <DrawChar+0xd4>
      }
    }
    Ypos++;
 8002256:	88bb      	ldrh	r3, [r7, #4]
 8002258:	3301      	adds	r3, #1
 800225a:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 800225c:	69fb      	ldr	r3, [r7, #28]
 800225e:	3301      	adds	r3, #1
 8002260:	61fb      	str	r3, [r7, #28]
 8002262:	8a7b      	ldrh	r3, [r7, #18]
 8002264:	69fa      	ldr	r2, [r7, #28]
 8002266:	429a      	cmp	r2, r3
 8002268:	d384      	bcc.n	8002174 <DrawChar+0x68>
  }
}
 800226a:	bf00      	nop
 800226c:	bf00      	nop
 800226e:	3720      	adds	r7, #32
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}
 8002274:	20000154 	.word	0x20000154
 8002278:	20000158 	.word	0x20000158

0800227c <LL_FillBuffer>:
  * @param  ySize: Buffer height
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b086      	sub	sp, #24
 8002280:	af02      	add	r7, sp, #8
 8002282:	60f8      	str	r0, [r7, #12]
 8002284:	60b9      	str	r1, [r7, #8]
 8002286:	607a      	str	r2, [r7, #4]
 8002288:	603b      	str	r3, [r7, #0]
  /* Register to memory mode with ARGB8888 as color Mode */
  hdma2d_discovery.Init.Mode         = DMA2D_R2M;
 800228a:	4b16      	ldr	r3, [pc, #88]	; (80022e4 <LL_FillBuffer+0x68>)
 800228c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002290:	605a      	str	r2, [r3, #4]
  hdma2d_discovery.Init.ColorMode    = DMA2D_OUTPUT_ARGB8888;
 8002292:	4b14      	ldr	r3, [pc, #80]	; (80022e4 <LL_FillBuffer+0x68>)
 8002294:	2200      	movs	r2, #0
 8002296:	609a      	str	r2, [r3, #8]
  hdma2d_discovery.Init.OutputOffset = OffLine;
 8002298:	4a12      	ldr	r2, [pc, #72]	; (80022e4 <LL_FillBuffer+0x68>)
 800229a:	69bb      	ldr	r3, [r7, #24]
 800229c:	60d3      	str	r3, [r2, #12]

  hdma2d_discovery.Instance = DMA2D;
 800229e:	4b11      	ldr	r3, [pc, #68]	; (80022e4 <LL_FillBuffer+0x68>)
 80022a0:	4a11      	ldr	r2, [pc, #68]	; (80022e8 <LL_FillBuffer+0x6c>)
 80022a2:	601a      	str	r2, [r3, #0]

  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hdma2d_discovery) == HAL_OK)
 80022a4:	480f      	ldr	r0, [pc, #60]	; (80022e4 <LL_FillBuffer+0x68>)
 80022a6:	f000 fde3 	bl	8002e70 <HAL_DMA2D_Init>
 80022aa:	4603      	mov	r3, r0
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d115      	bne.n	80022dc <LL_FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&hdma2d_discovery, LayerIndex) == HAL_OK)
 80022b0:	68f9      	ldr	r1, [r7, #12]
 80022b2:	480c      	ldr	r0, [pc, #48]	; (80022e4 <LL_FillBuffer+0x68>)
 80022b4:	f000 ff54 	bl	8003160 <HAL_DMA2D_ConfigLayer>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d10e      	bne.n	80022dc <LL_FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&hdma2d_discovery, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 80022be:	68ba      	ldr	r2, [r7, #8]
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	9300      	str	r3, [sp, #0]
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	69f9      	ldr	r1, [r7, #28]
 80022c8:	4806      	ldr	r0, [pc, #24]	; (80022e4 <LL_FillBuffer+0x68>)
 80022ca:	f000 fe35 	bl	8002f38 <HAL_DMA2D_Start>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d103      	bne.n	80022dc <LL_FillBuffer+0x60>
      {
        /* Polling For DMA transfer */
        HAL_DMA2D_PollForTransfer(&hdma2d_discovery, 10);
 80022d4:	210a      	movs	r1, #10
 80022d6:	4803      	ldr	r0, [pc, #12]	; (80022e4 <LL_FillBuffer+0x68>)
 80022d8:	f000 fe59 	bl	8002f8e <HAL_DMA2D_PollForTransfer>
      }
    }
  }
}
 80022dc:	bf00      	nop
 80022de:	3710      	adds	r7, #16
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}
 80022e4:	20004ba0 	.word	0x20004ba0
 80022e8:	4002b000 	.word	0x4002b000

080022ec <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 80022ec:	b580      	push	{r7, lr}
 80022ee:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 80022f0:	4b29      	ldr	r3, [pc, #164]	; (8002398 <BSP_SDRAM_Init+0xac>)
 80022f2:	4a2a      	ldr	r2, [pc, #168]	; (800239c <BSP_SDRAM_Init+0xb0>)
 80022f4:	601a      	str	r2, [r3, #0]
    
  /* Timing configuration for 100Mhz as SDRAM clock frequency (System clock is up to 200Mhz) */
  Timing.LoadToActiveDelay    = 2;
 80022f6:	4b2a      	ldr	r3, [pc, #168]	; (80023a0 <BSP_SDRAM_Init+0xb4>)
 80022f8:	2202      	movs	r2, #2
 80022fa:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 80022fc:	4b28      	ldr	r3, [pc, #160]	; (80023a0 <BSP_SDRAM_Init+0xb4>)
 80022fe:	2207      	movs	r2, #7
 8002300:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 8002302:	4b27      	ldr	r3, [pc, #156]	; (80023a0 <BSP_SDRAM_Init+0xb4>)
 8002304:	2204      	movs	r2, #4
 8002306:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 8002308:	4b25      	ldr	r3, [pc, #148]	; (80023a0 <BSP_SDRAM_Init+0xb4>)
 800230a:	2207      	movs	r2, #7
 800230c:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 800230e:	4b24      	ldr	r3, [pc, #144]	; (80023a0 <BSP_SDRAM_Init+0xb4>)
 8002310:	2202      	movs	r2, #2
 8002312:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 8002314:	4b22      	ldr	r3, [pc, #136]	; (80023a0 <BSP_SDRAM_Init+0xb4>)
 8002316:	2202      	movs	r2, #2
 8002318:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 800231a:	4b21      	ldr	r3, [pc, #132]	; (80023a0 <BSP_SDRAM_Init+0xb4>)
 800231c:	2202      	movs	r2, #2
 800231e:	619a      	str	r2, [r3, #24]
  
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 8002320:	4b1d      	ldr	r3, [pc, #116]	; (8002398 <BSP_SDRAM_Init+0xac>)
 8002322:	2200      	movs	r2, #0
 8002324:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8002326:	4b1c      	ldr	r3, [pc, #112]	; (8002398 <BSP_SDRAM_Init+0xac>)
 8002328:	2200      	movs	r2, #0
 800232a:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 800232c:	4b1a      	ldr	r3, [pc, #104]	; (8002398 <BSP_SDRAM_Init+0xac>)
 800232e:	2204      	movs	r2, #4
 8002330:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8002332:	4b19      	ldr	r3, [pc, #100]	; (8002398 <BSP_SDRAM_Init+0xac>)
 8002334:	2220      	movs	r2, #32
 8002336:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8002338:	4b17      	ldr	r3, [pc, #92]	; (8002398 <BSP_SDRAM_Init+0xac>)
 800233a:	2240      	movs	r2, #64	; 0x40
 800233c:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_3;
 800233e:	4b16      	ldr	r3, [pc, #88]	; (8002398 <BSP_SDRAM_Init+0xac>)
 8002340:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8002344:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8002346:	4b14      	ldr	r3, [pc, #80]	; (8002398 <BSP_SDRAM_Init+0xac>)
 8002348:	2200      	movs	r2, #0
 800234a:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 800234c:	4b12      	ldr	r3, [pc, #72]	; (8002398 <BSP_SDRAM_Init+0xac>)
 800234e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002352:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8002354:	4b10      	ldr	r3, [pc, #64]	; (8002398 <BSP_SDRAM_Init+0xac>)
 8002356:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800235a:	625a      	str	r2, [r3, #36]	; 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 800235c:	4b0e      	ldr	r3, [pc, #56]	; (8002398 <BSP_SDRAM_Init+0xac>)
 800235e:	2200      	movs	r2, #0
 8002360:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* SDRAM controller initialization */

  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 8002362:	2100      	movs	r1, #0
 8002364:	480c      	ldr	r0, [pc, #48]	; (8002398 <BSP_SDRAM_Init+0xac>)
 8002366:	f000 f87f 	bl	8002468 <BSP_SDRAM_MspInit>

  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 800236a:	490d      	ldr	r1, [pc, #52]	; (80023a0 <BSP_SDRAM_Init+0xb4>)
 800236c:	480a      	ldr	r0, [pc, #40]	; (8002398 <BSP_SDRAM_Init+0xac>)
 800236e:	f004 f893 	bl	8006498 <HAL_SDRAM_Init>
 8002372:	4603      	mov	r3, r0
 8002374:	2b00      	cmp	r3, #0
 8002376:	d003      	beq.n	8002380 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8002378:	4b0a      	ldr	r3, [pc, #40]	; (80023a4 <BSP_SDRAM_Init+0xb8>)
 800237a:	2201      	movs	r2, #1
 800237c:	701a      	strb	r2, [r3, #0]
 800237e:	e002      	b.n	8002386 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8002380:	4b08      	ldr	r3, [pc, #32]	; (80023a4 <BSP_SDRAM_Init+0xb8>)
 8002382:	2200      	movs	r2, #0
 8002384:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8002386:	f240 6003 	movw	r0, #1539	; 0x603
 800238a:	f000 f80d 	bl	80023a8 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 800238e:	4b05      	ldr	r3, [pc, #20]	; (80023a4 <BSP_SDRAM_Init+0xb8>)
 8002390:	781b      	ldrb	r3, [r3, #0]
}
 8002392:	4618      	mov	r0, r3
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	20004cbc 	.word	0x20004cbc
 800239c:	a0000140 	.word	0xa0000140
 80023a0:	20000200 	.word	0x20000200
 80023a4:	2000005c 	.word	0x2000005c

080023a8 <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b084      	sub	sp, #16
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 80023b0:	2300      	movs	r3, #0
 80023b2:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 80023b4:	4b2a      	ldr	r3, [pc, #168]	; (8002460 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80023b6:	2201      	movs	r2, #1
 80023b8:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80023ba:	4b29      	ldr	r3, [pc, #164]	; (8002460 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80023bc:	2210      	movs	r2, #16
 80023be:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80023c0:	4b27      	ldr	r3, [pc, #156]	; (8002460 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80023c2:	2201      	movs	r2, #1
 80023c4:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80023c6:	4b26      	ldr	r3, [pc, #152]	; (8002460 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 80023cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80023d0:	4923      	ldr	r1, [pc, #140]	; (8002460 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80023d2:	4824      	ldr	r0, [pc, #144]	; (8002464 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80023d4:	f004 f89e 	bl	8006514 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 80023d8:	2001      	movs	r0, #1
 80023da:	f000 fa55 	bl	8002888 <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 80023de:	4b20      	ldr	r3, [pc, #128]	; (8002460 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80023e0:	2202      	movs	r2, #2
 80023e2:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80023e4:	4b1e      	ldr	r3, [pc, #120]	; (8002460 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80023e6:	2210      	movs	r2, #16
 80023e8:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80023ea:	4b1d      	ldr	r3, [pc, #116]	; (8002460 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80023ec:	2201      	movs	r2, #1
 80023ee:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80023f0:	4b1b      	ldr	r3, [pc, #108]	; (8002460 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 80023f6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80023fa:	4919      	ldr	r1, [pc, #100]	; (8002460 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80023fc:	4819      	ldr	r0, [pc, #100]	; (8002464 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80023fe:	f004 f889 	bl	8006514 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8002402:	4b17      	ldr	r3, [pc, #92]	; (8002460 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002404:	2203      	movs	r2, #3
 8002406:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8002408:	4b15      	ldr	r3, [pc, #84]	; (8002460 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800240a:	2210      	movs	r2, #16
 800240c:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 800240e:	4b14      	ldr	r3, [pc, #80]	; (8002460 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002410:	2208      	movs	r2, #8
 8002412:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8002414:	4b12      	ldr	r3, [pc, #72]	; (8002460 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002416:	2200      	movs	r2, #0
 8002418:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 800241a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800241e:	4910      	ldr	r1, [pc, #64]	; (8002460 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002420:	4810      	ldr	r0, [pc, #64]	; (8002464 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002422:	f004 f877 	bl	8006514 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 8002426:	f44f 730c 	mov.w	r3, #560	; 0x230
 800242a:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_3           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 800242c:	4b0c      	ldr	r3, [pc, #48]	; (8002460 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800242e:	2204      	movs	r2, #4
 8002430:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8002432:	4b0b      	ldr	r3, [pc, #44]	; (8002460 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002434:	2210      	movs	r2, #16
 8002436:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8002438:	4b09      	ldr	r3, [pc, #36]	; (8002460 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800243a:	2201      	movs	r2, #1
 800243c:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	4a07      	ldr	r2, [pc, #28]	; (8002460 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002442:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8002444:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002448:	4905      	ldr	r1, [pc, #20]	; (8002460 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800244a:	4806      	ldr	r0, [pc, #24]	; (8002464 <BSP_SDRAM_Initialization_sequence+0xbc>)
 800244c:	f004 f862 	bl	8006514 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 8002450:	6879      	ldr	r1, [r7, #4]
 8002452:	4804      	ldr	r0, [pc, #16]	; (8002464 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002454:	f004 f893 	bl	800657e <HAL_SDRAM_ProgramRefreshRate>
}
 8002458:	bf00      	nop
 800245a:	3710      	adds	r7, #16
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}
 8002460:	2000021c 	.word	0x2000021c
 8002464:	20004cbc 	.word	0x20004cbc

08002468 <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params  
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 8002468:	b580      	push	{r7, lr}
 800246a:	b090      	sub	sp, #64	; 0x40
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
 8002470:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8002472:	4b71      	ldr	r3, [pc, #452]	; (8002638 <BSP_SDRAM_MspInit+0x1d0>)
 8002474:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002476:	4a70      	ldr	r2, [pc, #448]	; (8002638 <BSP_SDRAM_MspInit+0x1d0>)
 8002478:	f043 0301 	orr.w	r3, r3, #1
 800247c:	6393      	str	r3, [r2, #56]	; 0x38
 800247e:	4b6e      	ldr	r3, [pc, #440]	; (8002638 <BSP_SDRAM_MspInit+0x1d0>)
 8002480:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002482:	f003 0301 	and.w	r3, r3, #1
 8002486:	62bb      	str	r3, [r7, #40]	; 0x28
 8002488:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 800248a:	4b6b      	ldr	r3, [pc, #428]	; (8002638 <BSP_SDRAM_MspInit+0x1d0>)
 800248c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800248e:	4a6a      	ldr	r2, [pc, #424]	; (8002638 <BSP_SDRAM_MspInit+0x1d0>)
 8002490:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002494:	6313      	str	r3, [r2, #48]	; 0x30
 8002496:	4b68      	ldr	r3, [pc, #416]	; (8002638 <BSP_SDRAM_MspInit+0x1d0>)
 8002498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800249a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800249e:	627b      	str	r3, [r7, #36]	; 0x24
 80024a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80024a2:	4b65      	ldr	r3, [pc, #404]	; (8002638 <BSP_SDRAM_MspInit+0x1d0>)
 80024a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024a6:	4a64      	ldr	r2, [pc, #400]	; (8002638 <BSP_SDRAM_MspInit+0x1d0>)
 80024a8:	f043 0308 	orr.w	r3, r3, #8
 80024ac:	6313      	str	r3, [r2, #48]	; 0x30
 80024ae:	4b62      	ldr	r3, [pc, #392]	; (8002638 <BSP_SDRAM_MspInit+0x1d0>)
 80024b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024b2:	f003 0308 	and.w	r3, r3, #8
 80024b6:	623b      	str	r3, [r7, #32]
 80024b8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80024ba:	4b5f      	ldr	r3, [pc, #380]	; (8002638 <BSP_SDRAM_MspInit+0x1d0>)
 80024bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024be:	4a5e      	ldr	r2, [pc, #376]	; (8002638 <BSP_SDRAM_MspInit+0x1d0>)
 80024c0:	f043 0310 	orr.w	r3, r3, #16
 80024c4:	6313      	str	r3, [r2, #48]	; 0x30
 80024c6:	4b5c      	ldr	r3, [pc, #368]	; (8002638 <BSP_SDRAM_MspInit+0x1d0>)
 80024c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ca:	f003 0310 	and.w	r3, r3, #16
 80024ce:	61fb      	str	r3, [r7, #28]
 80024d0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80024d2:	4b59      	ldr	r3, [pc, #356]	; (8002638 <BSP_SDRAM_MspInit+0x1d0>)
 80024d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024d6:	4a58      	ldr	r2, [pc, #352]	; (8002638 <BSP_SDRAM_MspInit+0x1d0>)
 80024d8:	f043 0320 	orr.w	r3, r3, #32
 80024dc:	6313      	str	r3, [r2, #48]	; 0x30
 80024de:	4b56      	ldr	r3, [pc, #344]	; (8002638 <BSP_SDRAM_MspInit+0x1d0>)
 80024e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024e2:	f003 0320 	and.w	r3, r3, #32
 80024e6:	61bb      	str	r3, [r7, #24]
 80024e8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80024ea:	4b53      	ldr	r3, [pc, #332]	; (8002638 <BSP_SDRAM_MspInit+0x1d0>)
 80024ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ee:	4a52      	ldr	r2, [pc, #328]	; (8002638 <BSP_SDRAM_MspInit+0x1d0>)
 80024f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80024f4:	6313      	str	r3, [r2, #48]	; 0x30
 80024f6:	4b50      	ldr	r3, [pc, #320]	; (8002638 <BSP_SDRAM_MspInit+0x1d0>)
 80024f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024fe:	617b      	str	r3, [r7, #20]
 8002500:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002502:	4b4d      	ldr	r3, [pc, #308]	; (8002638 <BSP_SDRAM_MspInit+0x1d0>)
 8002504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002506:	4a4c      	ldr	r2, [pc, #304]	; (8002638 <BSP_SDRAM_MspInit+0x1d0>)
 8002508:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800250c:	6313      	str	r3, [r2, #48]	; 0x30
 800250e:	4b4a      	ldr	r3, [pc, #296]	; (8002638 <BSP_SDRAM_MspInit+0x1d0>)
 8002510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002512:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002516:	613b      	str	r3, [r7, #16]
 8002518:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800251a:	4b47      	ldr	r3, [pc, #284]	; (8002638 <BSP_SDRAM_MspInit+0x1d0>)
 800251c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800251e:	4a46      	ldr	r2, [pc, #280]	; (8002638 <BSP_SDRAM_MspInit+0x1d0>)
 8002520:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002524:	6313      	str	r3, [r2, #48]	; 0x30
 8002526:	4b44      	ldr	r3, [pc, #272]	; (8002638 <BSP_SDRAM_MspInit+0x1d0>)
 8002528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800252a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800252e:	60fb      	str	r3, [r7, #12]
 8002530:	68fb      	ldr	r3, [r7, #12]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002532:	2302      	movs	r3, #2
 8002534:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8002536:	2301      	movs	r3, #1
 8002538:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_HIGH;
 800253a:	2303      	movs	r3, #3
 800253c:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 800253e:	230c      	movs	r3, #12
 8002540:	63fb      	str	r3, [r7, #60]	; 0x3c
  
  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8| GPIO_PIN_9 | GPIO_PIN_10 |\
 8002542:	f24c 7303 	movw	r3, #50947	; 0xc703
 8002546:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_14 | GPIO_PIN_15;
 
   
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8002548:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800254c:	4619      	mov	r1, r3
 800254e:	483b      	ldr	r0, [pc, #236]	; (800263c <BSP_SDRAM_MspInit+0x1d4>)
 8002550:	f001 fc20 	bl	8003d94 <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8002554:	f64f 7383 	movw	r3, #65411	; 0xff83
 8002558:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
      
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 800255a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800255e:	4619      	mov	r1, r3
 8002560:	4837      	ldr	r0, [pc, #220]	; (8002640 <BSP_SDRAM_MspInit+0x1d8>)
 8002562:	f001 fc17 	bl	8003d94 <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 8002566:	f64f 033f 	movw	r3, #63551	; 0xf83f
 800256a:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
    
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 800256c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002570:	4619      	mov	r1, r3
 8002572:	4834      	ldr	r0, [pc, #208]	; (8002644 <BSP_SDRAM_MspInit+0x1dc>)
 8002574:	f001 fc0e 	bl	8003d94 <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4|\
 8002578:	f248 1337 	movw	r3, #33079	; 0x8137
 800257c:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 800257e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002582:	4619      	mov	r1, r3
 8002584:	4830      	ldr	r0, [pc, #192]	; (8002648 <BSP_SDRAM_MspInit+0x1e0>)
 8002586:	f001 fc05 	bl	8003d94 <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_9 |\
 800258a:	f64f 732c 	movw	r3, #65324	; 0xff2c
 800258e:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 8002590:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002594:	4619      	mov	r1, r3
 8002596:	482d      	ldr	r0, [pc, #180]	; (800264c <BSP_SDRAM_MspInit+0x1e4>)
 8002598:	f001 fbfc 	bl	8003d94 <HAL_GPIO_Init>
  
  /* GPIOI configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 |\
 800259c:	f240 63ff 	movw	r3, #1791	; 0x6ff
 80025a0:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_9 | GPIO_PIN_10;
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);  
 80025a2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80025a6:	4619      	mov	r1, r3
 80025a8:	4829      	ldr	r0, [pc, #164]	; (8002650 <BSP_SDRAM_MspInit+0x1e8>)
 80025aa:	f001 fbf3 	bl	8003d94 <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 80025ae:	4b29      	ldr	r3, [pc, #164]	; (8002654 <BSP_SDRAM_MspInit+0x1ec>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	605a      	str	r2, [r3, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 80025b4:	4b27      	ldr	r3, [pc, #156]	; (8002654 <BSP_SDRAM_MspInit+0x1ec>)
 80025b6:	2280      	movs	r2, #128	; 0x80
 80025b8:	609a      	str	r2, [r3, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 80025ba:	4b26      	ldr	r3, [pc, #152]	; (8002654 <BSP_SDRAM_MspInit+0x1ec>)
 80025bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80025c0:	60da      	str	r2, [r3, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 80025c2:	4b24      	ldr	r3, [pc, #144]	; (8002654 <BSP_SDRAM_MspInit+0x1ec>)
 80025c4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80025c8:	611a      	str	r2, [r3, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80025ca:	4b22      	ldr	r3, [pc, #136]	; (8002654 <BSP_SDRAM_MspInit+0x1ec>)
 80025cc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80025d0:	615a      	str	r2, [r3, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 80025d2:	4b20      	ldr	r3, [pc, #128]	; (8002654 <BSP_SDRAM_MspInit+0x1ec>)
 80025d4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80025d8:	619a      	str	r2, [r3, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 80025da:	4b1e      	ldr	r3, [pc, #120]	; (8002654 <BSP_SDRAM_MspInit+0x1ec>)
 80025dc:	2200      	movs	r2, #0
 80025de:	61da      	str	r2, [r3, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 80025e0:	4b1c      	ldr	r3, [pc, #112]	; (8002654 <BSP_SDRAM_MspInit+0x1ec>)
 80025e2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80025e6:	621a      	str	r2, [r3, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 80025e8:	4b1a      	ldr	r3, [pc, #104]	; (8002654 <BSP_SDRAM_MspInit+0x1ec>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	625a      	str	r2, [r3, #36]	; 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80025ee:	4b19      	ldr	r3, [pc, #100]	; (8002654 <BSP_SDRAM_MspInit+0x1ec>)
 80025f0:	2203      	movs	r2, #3
 80025f2:	629a      	str	r2, [r3, #40]	; 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 80025f4:	4b17      	ldr	r3, [pc, #92]	; (8002654 <BSP_SDRAM_MspInit+0x1ec>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	62da      	str	r2, [r3, #44]	; 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 80025fa:	4b16      	ldr	r3, [pc, #88]	; (8002654 <BSP_SDRAM_MspInit+0x1ec>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	631a      	str	r2, [r3, #48]	; 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 8002600:	4b14      	ldr	r3, [pc, #80]	; (8002654 <BSP_SDRAM_MspInit+0x1ec>)
 8002602:	4a15      	ldr	r2, [pc, #84]	; (8002658 <BSP_SDRAM_MspInit+0x1f0>)
 8002604:	601a      	str	r2, [r3, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	4a12      	ldr	r2, [pc, #72]	; (8002654 <BSP_SDRAM_MspInit+0x1ec>)
 800260a:	631a      	str	r2, [r3, #48]	; 0x30
 800260c:	4a11      	ldr	r2, [pc, #68]	; (8002654 <BSP_SDRAM_MspInit+0x1ec>)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 8002612:	4810      	ldr	r0, [pc, #64]	; (8002654 <BSP_SDRAM_MspInit+0x1ec>)
 8002614:	f000 fb1c 	bl	8002c50 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 8002618:	480e      	ldr	r0, [pc, #56]	; (8002654 <BSP_SDRAM_MspInit+0x1ec>)
 800261a:	f000 fa6b 	bl	8002af4 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 800261e:	2200      	movs	r2, #0
 8002620:	210f      	movs	r1, #15
 8002622:	2038      	movs	r0, #56	; 0x38
 8002624:	f000 fa2f 	bl	8002a86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8002628:	2038      	movs	r0, #56	; 0x38
 800262a:	f000 fa48 	bl	8002abe <HAL_NVIC_EnableIRQ>
}
 800262e:	bf00      	nop
 8002630:	3740      	adds	r7, #64	; 0x40
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	40023800 	.word	0x40023800
 800263c:	40020c00 	.word	0x40020c00
 8002640:	40021000 	.word	0x40021000
 8002644:	40021400 	.word	0x40021400
 8002648:	40021800 	.word	0x40021800
 800264c:	40021c00 	.word	0x40021c00
 8002650:	40022000 	.word	0x40022000
 8002654:	2000022c 	.word	0x2000022c
 8002658:	40026410 	.word	0x40026410

0800265c <BSP_TS_Init>:
  * @param  ts_SizeX : Maximum X size of the TS area on LCD
  * @param  ts_SizeY : Maximum Y size of the TS area on LCD
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t ts_SizeX, uint16_t ts_SizeY)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b084      	sub	sp, #16
 8002660:	af00      	add	r7, sp, #0
 8002662:	4603      	mov	r3, r0
 8002664:	460a      	mov	r2, r1
 8002666:	80fb      	strh	r3, [r7, #6]
 8002668:	4613      	mov	r3, r2
 800266a:	80bb      	strh	r3, [r7, #4]
  uint8_t ts_status = TS_OK;
 800266c:	2300      	movs	r3, #0
 800266e:	73fb      	strb	r3, [r7, #15]
  uint8_t ts_id1, ts_id2 = 0;
 8002670:	2300      	movs	r3, #0
 8002672:	73bb      	strb	r3, [r7, #14]
  /* Note : I2C_Address is un-initialized here, but is not used at all in init function */
  /* but the prototype of Init() is like that in template and should be respected       */

  /* Initialize the communication channel to sensor (I2C) if necessary */
  /* that is initialization is done only once after a power up         */
  ft6x06_ts_drv.Init(I2C_Address);
 8002674:	4b25      	ldr	r3, [pc, #148]	; (800270c <BSP_TS_Init+0xb0>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a25      	ldr	r2, [pc, #148]	; (8002710 <BSP_TS_Init+0xb4>)
 800267a:	7812      	ldrb	r2, [r2, #0]
 800267c:	b292      	uxth	r2, r2
 800267e:	4610      	mov	r0, r2
 8002680:	4798      	blx	r3

  ts_id1 = ft6x06_ts_drv.ReadID(TS_I2C_ADDRESS);
 8002682:	4b22      	ldr	r3, [pc, #136]	; (800270c <BSP_TS_Init+0xb0>)
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	2054      	movs	r0, #84	; 0x54
 8002688:	4798      	blx	r3
 800268a:	4603      	mov	r3, r0
 800268c:	737b      	strb	r3, [r7, #13]
  if(ts_id1 != FT6206_ID_VALUE)
 800268e:	7b7b      	ldrb	r3, [r7, #13]
 8002690:	2b11      	cmp	r3, #17
 8002692:	d009      	beq.n	80026a8 <BSP_TS_Init+0x4c>
  {
    ts_id2 = ft6x06_ts_drv.ReadID(TS_I2C_ADDRESS_A02);
 8002694:	4b1d      	ldr	r3, [pc, #116]	; (800270c <BSP_TS_Init+0xb0>)
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	2070      	movs	r0, #112	; 0x70
 800269a:	4798      	blx	r3
 800269c:	4603      	mov	r3, r0
 800269e:	73bb      	strb	r3, [r7, #14]
    I2C_Address    = TS_I2C_ADDRESS_A02;    
 80026a0:	4b1b      	ldr	r3, [pc, #108]	; (8002710 <BSP_TS_Init+0xb4>)
 80026a2:	2270      	movs	r2, #112	; 0x70
 80026a4:	701a      	strb	r2, [r3, #0]
 80026a6:	e002      	b.n	80026ae <BSP_TS_Init+0x52>
  }
  else
  {
    I2C_Address    = TS_I2C_ADDRESS;    
 80026a8:	4b19      	ldr	r3, [pc, #100]	; (8002710 <BSP_TS_Init+0xb4>)
 80026aa:	2254      	movs	r2, #84	; 0x54
 80026ac:	701a      	strb	r2, [r3, #0]
  }
  
  /* Scan FT6xx6 TouchScreen IC controller ID register by I2C Read       */
  /* Verify this is a FT6206 or FT6336G, otherwise this is an error case */
  if((ts_id1 == FT6206_ID_VALUE) || (ts_id2 == FT6206_ID_VALUE))
 80026ae:	7b7b      	ldrb	r3, [r7, #13]
 80026b0:	2b11      	cmp	r3, #17
 80026b2:	d002      	beq.n	80026ba <BSP_TS_Init+0x5e>
 80026b4:	7bbb      	ldrb	r3, [r7, #14]
 80026b6:	2b11      	cmp	r3, #17
 80026b8:	d121      	bne.n	80026fe <BSP_TS_Init+0xa2>
  {
    /* Found FT6206 : Initialize the TS driver structure */
    ts_driver = &ft6x06_ts_drv;
 80026ba:	4b16      	ldr	r3, [pc, #88]	; (8002714 <BSP_TS_Init+0xb8>)
 80026bc:	4a13      	ldr	r2, [pc, #76]	; (800270c <BSP_TS_Init+0xb0>)
 80026be:	601a      	str	r2, [r3, #0]

    /* Get LCD chosen orientation */
    if(ts_SizeX < ts_SizeY)
 80026c0:	88fa      	ldrh	r2, [r7, #6]
 80026c2:	88bb      	ldrh	r3, [r7, #4]
 80026c4:	429a      	cmp	r2, r3
 80026c6:	d203      	bcs.n	80026d0 <BSP_TS_Init+0x74>
    {
      ts_orientation = TS_SWAP_NONE;                
 80026c8:	4b13      	ldr	r3, [pc, #76]	; (8002718 <BSP_TS_Init+0xbc>)
 80026ca:	2201      	movs	r2, #1
 80026cc:	701a      	strb	r2, [r3, #0]
 80026ce:	e002      	b.n	80026d6 <BSP_TS_Init+0x7a>
    }
    else
    {
      ts_orientation = TS_SWAP_XY | TS_SWAP_Y;                 
 80026d0:	4b11      	ldr	r3, [pc, #68]	; (8002718 <BSP_TS_Init+0xbc>)
 80026d2:	220c      	movs	r2, #12
 80026d4:	701a      	strb	r2, [r3, #0]
    }

    if(ts_status == TS_OK)
 80026d6:	7bfb      	ldrb	r3, [r7, #15]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d112      	bne.n	8002702 <BSP_TS_Init+0xa6>
    {
      /* Software reset the TouchScreen */
      ts_driver->Reset(I2C_Address);
 80026dc:	4b0d      	ldr	r3, [pc, #52]	; (8002714 <BSP_TS_Init+0xb8>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	689b      	ldr	r3, [r3, #8]
 80026e2:	4a0b      	ldr	r2, [pc, #44]	; (8002710 <BSP_TS_Init+0xb4>)
 80026e4:	7812      	ldrb	r2, [r2, #0]
 80026e6:	b292      	uxth	r2, r2
 80026e8:	4610      	mov	r0, r2
 80026ea:	4798      	blx	r3

      /* Calibrate, Configure and Start the TouchScreen driver */
      ts_driver->Start(I2C_Address);
 80026ec:	4b09      	ldr	r3, [pc, #36]	; (8002714 <BSP_TS_Init+0xb8>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	68db      	ldr	r3, [r3, #12]
 80026f2:	4a07      	ldr	r2, [pc, #28]	; (8002710 <BSP_TS_Init+0xb4>)
 80026f4:	7812      	ldrb	r2, [r2, #0]
 80026f6:	b292      	uxth	r2, r2
 80026f8:	4610      	mov	r0, r2
 80026fa:	4798      	blx	r3
    if(ts_status == TS_OK)
 80026fc:	e001      	b.n	8002702 <BSP_TS_Init+0xa6>

    } /* of if(ts_status == TS_OK) */
  }
  else
  {
    ts_status = TS_DEVICE_NOT_FOUND;
 80026fe:	2303      	movs	r3, #3
 8002700:	73fb      	strb	r3, [r7, #15]
  }

  return (ts_status);
 8002702:	7bfb      	ldrb	r3, [r7, #15]
}
 8002704:	4618      	mov	r0, r3
 8002706:	3710      	adds	r7, #16
 8002708:	46bd      	mov	sp, r7
 800270a:	bd80      	pop	{r7, pc}
 800270c:	2000001c 	.word	0x2000001c
 8002710:	20000291 	.word	0x20000291
 8002714:	2000028c 	.word	0x2000028c
 8002718:	20000290 	.word	0x20000290

0800271c <BSP_TS_ITConfig>:
/**
  * @brief  Configures and enables the touch screen interrupts.
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_ITConfig(void)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b086      	sub	sp, #24
 8002720:	af00      	add	r7, sp, #0
  uint8_t ts_status = TS_OK;
 8002722:	2300      	movs	r3, #0
 8002724:	75fb      	strb	r3, [r7, #23]
  GPIO_InitTypeDef gpio_init_structure;

  /* Msp Init of GPIO used for TS_INT pin coming from TouchScreen driver IC FT6x06 */
  /* When touchscreen is operated in interrupt mode */
  BSP_TS_INT_MspInit();
 8002726:	f000 f82b 	bl	8002780 <BSP_TS_INT_MspInit>

  /* Configure Interrupt mode for TS_INT pin falling edge : when a new touch is available */
  /* TS_INT pin is active on low level on new touch available */
  gpio_init_structure.Pin = TS_INT_PIN;
 800272a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800272e:	603b      	str	r3, [r7, #0]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8002730:	2301      	movs	r3, #1
 8002732:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8002734:	2302      	movs	r3, #2
 8002736:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode = GPIO_MODE_IT_FALLING;
 8002738:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800273c:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(TS_INT_GPIO_PORT, &gpio_init_structure);
 800273e:	463b      	mov	r3, r7
 8002740:	4619      	mov	r1, r3
 8002742:	480c      	ldr	r0, [pc, #48]	; (8002774 <BSP_TS_ITConfig+0x58>)
 8002744:	f001 fb26 	bl	8003d94 <HAL_GPIO_Init>

  /* Enable and set the TS_INT EXTI Interrupt to an intermediate priority */
  HAL_NVIC_SetPriority((IRQn_Type)(TS_INT_EXTI_IRQn), 0x0F, 0x00);
 8002748:	2200      	movs	r2, #0
 800274a:	210f      	movs	r1, #15
 800274c:	2028      	movs	r0, #40	; 0x28
 800274e:	f000 f99a 	bl	8002a86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ((IRQn_Type)(TS_INT_EXTI_IRQn));
 8002752:	2028      	movs	r0, #40	; 0x28
 8002754:	f000 f9b3 	bl	8002abe <HAL_NVIC_EnableIRQ>

  /* Enable the TS in interrupt mode */
  /* In that case the INT output of FT6206 when new touch is available */
  /* is active on low level and directed on EXTI */
  ts_driver->EnableIT(I2C_Address);
 8002758:	4b07      	ldr	r3, [pc, #28]	; (8002778 <BSP_TS_ITConfig+0x5c>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	699b      	ldr	r3, [r3, #24]
 800275e:	4a07      	ldr	r2, [pc, #28]	; (800277c <BSP_TS_ITConfig+0x60>)
 8002760:	7812      	ldrb	r2, [r2, #0]
 8002762:	b292      	uxth	r2, r2
 8002764:	4610      	mov	r0, r2
 8002766:	4798      	blx	r3

  return (ts_status);
 8002768:	7dfb      	ldrb	r3, [r7, #23]
}
 800276a:	4618      	mov	r0, r3
 800276c:	3718      	adds	r7, #24
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	40022000 	.word	0x40022000
 8002778:	2000028c 	.word	0x2000028c
 800277c:	20000291 	.word	0x20000291

08002780 <BSP_TS_INT_MspInit>:
/**
  * @brief  Initializes the TS_INT pin MSP.
  * @retval None
  */
__weak void BSP_TS_INT_MspInit(void)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b086      	sub	sp, #24
 8002784:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure;

  TS_INT_GPIO_CLK_ENABLE();
 8002786:	4b0f      	ldr	r3, [pc, #60]	; (80027c4 <BSP_TS_INT_MspInit+0x44>)
 8002788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800278a:	4a0e      	ldr	r2, [pc, #56]	; (80027c4 <BSP_TS_INT_MspInit+0x44>)
 800278c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002790:	6313      	str	r3, [r2, #48]	; 0x30
 8002792:	4b0c      	ldr	r3, [pc, #48]	; (80027c4 <BSP_TS_INT_MspInit+0x44>)
 8002794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002796:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800279a:	603b      	str	r3, [r7, #0]
 800279c:	683b      	ldr	r3, [r7, #0]

  /* GPIO configuration in input for TouchScreen interrupt signal on TS_INT pin */
  gpio_init_structure.Pin       = TS_INT_PIN;
 800279e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80027a2:	607b      	str	r3, [r7, #4]

  gpio_init_structure.Mode      = GPIO_MODE_INPUT;
 80027a4:	2300      	movs	r3, #0
 80027a6:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 80027a8:	2301      	movs	r3, #1
 80027aa:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed     = GPIO_SPEED_HIGH;
 80027ac:	2303      	movs	r3, #3
 80027ae:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(TS_INT_GPIO_PORT, &gpio_init_structure);
 80027b0:	1d3b      	adds	r3, r7, #4
 80027b2:	4619      	mov	r1, r3
 80027b4:	4804      	ldr	r0, [pc, #16]	; (80027c8 <BSP_TS_INT_MspInit+0x48>)
 80027b6:	f001 faed 	bl	8003d94 <HAL_GPIO_Init>
}
 80027ba:	bf00      	nop
 80027bc:	3718      	adds	r7, #24
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	40023800 	.word	0x40023800
 80027c8:	40022000 	.word	0x40022000

080027cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027d0:	2003      	movs	r0, #3
 80027d2:	f000 f94d 	bl	8002a70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80027d6:	200f      	movs	r0, #15
 80027d8:	f000 f806 	bl	80027e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80027dc:	f7fe f97c 	bl	8000ad8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80027e0:	2300      	movs	r3, #0
}
 80027e2:	4618      	mov	r0, r3
 80027e4:	bd80      	pop	{r7, pc}
	...

080027e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b082      	sub	sp, #8
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80027f0:	4b12      	ldr	r3, [pc, #72]	; (800283c <HAL_InitTick+0x54>)
 80027f2:	681a      	ldr	r2, [r3, #0]
 80027f4:	4b12      	ldr	r3, [pc, #72]	; (8002840 <HAL_InitTick+0x58>)
 80027f6:	781b      	ldrb	r3, [r3, #0]
 80027f8:	4619      	mov	r1, r3
 80027fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80027fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8002802:	fbb2 f3f3 	udiv	r3, r2, r3
 8002806:	4618      	mov	r0, r3
 8002808:	f000 f967 	bl	8002ada <HAL_SYSTICK_Config>
 800280c:	4603      	mov	r3, r0
 800280e:	2b00      	cmp	r3, #0
 8002810:	d001      	beq.n	8002816 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002812:	2301      	movs	r3, #1
 8002814:	e00e      	b.n	8002834 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2b0f      	cmp	r3, #15
 800281a:	d80a      	bhi.n	8002832 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800281c:	2200      	movs	r2, #0
 800281e:	6879      	ldr	r1, [r7, #4]
 8002820:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002824:	f000 f92f 	bl	8002a86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002828:	4a06      	ldr	r2, [pc, #24]	; (8002844 <HAL_InitTick+0x5c>)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800282e:	2300      	movs	r3, #0
 8002830:	e000      	b.n	8002834 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002832:	2301      	movs	r3, #1
}
 8002834:	4618      	mov	r0, r3
 8002836:	3708      	adds	r7, #8
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}
 800283c:	20000018 	.word	0x20000018
 8002840:	20000064 	.word	0x20000064
 8002844:	20000060 	.word	0x20000060

08002848 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002848:	b480      	push	{r7}
 800284a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800284c:	4b06      	ldr	r3, [pc, #24]	; (8002868 <HAL_IncTick+0x20>)
 800284e:	781b      	ldrb	r3, [r3, #0]
 8002850:	461a      	mov	r2, r3
 8002852:	4b06      	ldr	r3, [pc, #24]	; (800286c <HAL_IncTick+0x24>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4413      	add	r3, r2
 8002858:	4a04      	ldr	r2, [pc, #16]	; (800286c <HAL_IncTick+0x24>)
 800285a:	6013      	str	r3, [r2, #0]
}
 800285c:	bf00      	nop
 800285e:	46bd      	mov	sp, r7
 8002860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002864:	4770      	bx	lr
 8002866:	bf00      	nop
 8002868:	20000064 	.word	0x20000064
 800286c:	20004cf0 	.word	0x20004cf0

08002870 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002870:	b480      	push	{r7}
 8002872:	af00      	add	r7, sp, #0
  return uwTick;
 8002874:	4b03      	ldr	r3, [pc, #12]	; (8002884 <HAL_GetTick+0x14>)
 8002876:	681b      	ldr	r3, [r3, #0]
}
 8002878:	4618      	mov	r0, r3
 800287a:	46bd      	mov	sp, r7
 800287c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002880:	4770      	bx	lr
 8002882:	bf00      	nop
 8002884:	20004cf0 	.word	0x20004cf0

08002888 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b084      	sub	sp, #16
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002890:	f7ff ffee 	bl	8002870 <HAL_GetTick>
 8002894:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80028a0:	d005      	beq.n	80028ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80028a2:	4b0a      	ldr	r3, [pc, #40]	; (80028cc <HAL_Delay+0x44>)
 80028a4:	781b      	ldrb	r3, [r3, #0]
 80028a6:	461a      	mov	r2, r3
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	4413      	add	r3, r2
 80028ac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80028ae:	bf00      	nop
 80028b0:	f7ff ffde 	bl	8002870 <HAL_GetTick>
 80028b4:	4602      	mov	r2, r0
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	1ad3      	subs	r3, r2, r3
 80028ba:	68fa      	ldr	r2, [r7, #12]
 80028bc:	429a      	cmp	r2, r3
 80028be:	d8f7      	bhi.n	80028b0 <HAL_Delay+0x28>
  {
  }
}
 80028c0:	bf00      	nop
 80028c2:	bf00      	nop
 80028c4:	3710      	adds	r7, #16
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}
 80028ca:	bf00      	nop
 80028cc:	20000064 	.word	0x20000064

080028d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b085      	sub	sp, #20
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	f003 0307 	and.w	r3, r3, #7
 80028de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028e0:	4b0b      	ldr	r3, [pc, #44]	; (8002910 <__NVIC_SetPriorityGrouping+0x40>)
 80028e2:	68db      	ldr	r3, [r3, #12]
 80028e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028e6:	68ba      	ldr	r2, [r7, #8]
 80028e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80028ec:	4013      	ands	r3, r2
 80028ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80028f8:	4b06      	ldr	r3, [pc, #24]	; (8002914 <__NVIC_SetPriorityGrouping+0x44>)
 80028fa:	4313      	orrs	r3, r2
 80028fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028fe:	4a04      	ldr	r2, [pc, #16]	; (8002910 <__NVIC_SetPriorityGrouping+0x40>)
 8002900:	68bb      	ldr	r3, [r7, #8]
 8002902:	60d3      	str	r3, [r2, #12]
}
 8002904:	bf00      	nop
 8002906:	3714      	adds	r7, #20
 8002908:	46bd      	mov	sp, r7
 800290a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290e:	4770      	bx	lr
 8002910:	e000ed00 	.word	0xe000ed00
 8002914:	05fa0000 	.word	0x05fa0000

08002918 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002918:	b480      	push	{r7}
 800291a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800291c:	4b04      	ldr	r3, [pc, #16]	; (8002930 <__NVIC_GetPriorityGrouping+0x18>)
 800291e:	68db      	ldr	r3, [r3, #12]
 8002920:	0a1b      	lsrs	r3, r3, #8
 8002922:	f003 0307 	and.w	r3, r3, #7
}
 8002926:	4618      	mov	r0, r3
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr
 8002930:	e000ed00 	.word	0xe000ed00

08002934 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002934:	b480      	push	{r7}
 8002936:	b083      	sub	sp, #12
 8002938:	af00      	add	r7, sp, #0
 800293a:	4603      	mov	r3, r0
 800293c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800293e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002942:	2b00      	cmp	r3, #0
 8002944:	db0b      	blt.n	800295e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002946:	79fb      	ldrb	r3, [r7, #7]
 8002948:	f003 021f 	and.w	r2, r3, #31
 800294c:	4907      	ldr	r1, [pc, #28]	; (800296c <__NVIC_EnableIRQ+0x38>)
 800294e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002952:	095b      	lsrs	r3, r3, #5
 8002954:	2001      	movs	r0, #1
 8002956:	fa00 f202 	lsl.w	r2, r0, r2
 800295a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800295e:	bf00      	nop
 8002960:	370c      	adds	r7, #12
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr
 800296a:	bf00      	nop
 800296c:	e000e100 	.word	0xe000e100

08002970 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002970:	b480      	push	{r7}
 8002972:	b083      	sub	sp, #12
 8002974:	af00      	add	r7, sp, #0
 8002976:	4603      	mov	r3, r0
 8002978:	6039      	str	r1, [r7, #0]
 800297a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800297c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002980:	2b00      	cmp	r3, #0
 8002982:	db0a      	blt.n	800299a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	b2da      	uxtb	r2, r3
 8002988:	490c      	ldr	r1, [pc, #48]	; (80029bc <__NVIC_SetPriority+0x4c>)
 800298a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800298e:	0112      	lsls	r2, r2, #4
 8002990:	b2d2      	uxtb	r2, r2
 8002992:	440b      	add	r3, r1
 8002994:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002998:	e00a      	b.n	80029b0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	b2da      	uxtb	r2, r3
 800299e:	4908      	ldr	r1, [pc, #32]	; (80029c0 <__NVIC_SetPriority+0x50>)
 80029a0:	79fb      	ldrb	r3, [r7, #7]
 80029a2:	f003 030f 	and.w	r3, r3, #15
 80029a6:	3b04      	subs	r3, #4
 80029a8:	0112      	lsls	r2, r2, #4
 80029aa:	b2d2      	uxtb	r2, r2
 80029ac:	440b      	add	r3, r1
 80029ae:	761a      	strb	r2, [r3, #24]
}
 80029b0:	bf00      	nop
 80029b2:	370c      	adds	r7, #12
 80029b4:	46bd      	mov	sp, r7
 80029b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ba:	4770      	bx	lr
 80029bc:	e000e100 	.word	0xe000e100
 80029c0:	e000ed00 	.word	0xe000ed00

080029c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b089      	sub	sp, #36	; 0x24
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	60f8      	str	r0, [r7, #12]
 80029cc:	60b9      	str	r1, [r7, #8]
 80029ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	f003 0307 	and.w	r3, r3, #7
 80029d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029d8:	69fb      	ldr	r3, [r7, #28]
 80029da:	f1c3 0307 	rsb	r3, r3, #7
 80029de:	2b04      	cmp	r3, #4
 80029e0:	bf28      	it	cs
 80029e2:	2304      	movcs	r3, #4
 80029e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029e6:	69fb      	ldr	r3, [r7, #28]
 80029e8:	3304      	adds	r3, #4
 80029ea:	2b06      	cmp	r3, #6
 80029ec:	d902      	bls.n	80029f4 <NVIC_EncodePriority+0x30>
 80029ee:	69fb      	ldr	r3, [r7, #28]
 80029f0:	3b03      	subs	r3, #3
 80029f2:	e000      	b.n	80029f6 <NVIC_EncodePriority+0x32>
 80029f4:	2300      	movs	r3, #0
 80029f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029f8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80029fc:	69bb      	ldr	r3, [r7, #24]
 80029fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002a02:	43da      	mvns	r2, r3
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	401a      	ands	r2, r3
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a0c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	fa01 f303 	lsl.w	r3, r1, r3
 8002a16:	43d9      	mvns	r1, r3
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a1c:	4313      	orrs	r3, r2
         );
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	3724      	adds	r7, #36	; 0x24
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr
	...

08002a2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b082      	sub	sp, #8
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	3b01      	subs	r3, #1
 8002a38:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a3c:	d301      	bcc.n	8002a42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e00f      	b.n	8002a62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a42:	4a0a      	ldr	r2, [pc, #40]	; (8002a6c <SysTick_Config+0x40>)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	3b01      	subs	r3, #1
 8002a48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a4a:	210f      	movs	r1, #15
 8002a4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002a50:	f7ff ff8e 	bl	8002970 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a54:	4b05      	ldr	r3, [pc, #20]	; (8002a6c <SysTick_Config+0x40>)
 8002a56:	2200      	movs	r2, #0
 8002a58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a5a:	4b04      	ldr	r3, [pc, #16]	; (8002a6c <SysTick_Config+0x40>)
 8002a5c:	2207      	movs	r2, #7
 8002a5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a60:	2300      	movs	r3, #0
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	3708      	adds	r7, #8
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}
 8002a6a:	bf00      	nop
 8002a6c:	e000e010 	.word	0xe000e010

08002a70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b082      	sub	sp, #8
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a78:	6878      	ldr	r0, [r7, #4]
 8002a7a:	f7ff ff29 	bl	80028d0 <__NVIC_SetPriorityGrouping>
}
 8002a7e:	bf00      	nop
 8002a80:	3708      	adds	r7, #8
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}

08002a86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a86:	b580      	push	{r7, lr}
 8002a88:	b086      	sub	sp, #24
 8002a8a:	af00      	add	r7, sp, #0
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	60b9      	str	r1, [r7, #8]
 8002a90:	607a      	str	r2, [r7, #4]
 8002a92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002a94:	2300      	movs	r3, #0
 8002a96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a98:	f7ff ff3e 	bl	8002918 <__NVIC_GetPriorityGrouping>
 8002a9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a9e:	687a      	ldr	r2, [r7, #4]
 8002aa0:	68b9      	ldr	r1, [r7, #8]
 8002aa2:	6978      	ldr	r0, [r7, #20]
 8002aa4:	f7ff ff8e 	bl	80029c4 <NVIC_EncodePriority>
 8002aa8:	4602      	mov	r2, r0
 8002aaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002aae:	4611      	mov	r1, r2
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	f7ff ff5d 	bl	8002970 <__NVIC_SetPriority>
}
 8002ab6:	bf00      	nop
 8002ab8:	3718      	adds	r7, #24
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bd80      	pop	{r7, pc}

08002abe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002abe:	b580      	push	{r7, lr}
 8002ac0:	b082      	sub	sp, #8
 8002ac2:	af00      	add	r7, sp, #0
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ac8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002acc:	4618      	mov	r0, r3
 8002ace:	f7ff ff31 	bl	8002934 <__NVIC_EnableIRQ>
}
 8002ad2:	bf00      	nop
 8002ad4:	3708      	adds	r7, #8
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}

08002ada <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ada:	b580      	push	{r7, lr}
 8002adc:	b082      	sub	sp, #8
 8002ade:	af00      	add	r7, sp, #0
 8002ae0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ae2:	6878      	ldr	r0, [r7, #4]
 8002ae4:	f7ff ffa2 	bl	8002a2c <SysTick_Config>
 8002ae8:	4603      	mov	r3, r0
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	3708      	adds	r7, #8
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}
	...

08002af4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b086      	sub	sp, #24
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002afc:	2300      	movs	r3, #0
 8002afe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002b00:	f7ff feb6 	bl	8002870 <HAL_GetTick>
 8002b04:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d101      	bne.n	8002b10 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	e099      	b.n	8002c44 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2202      	movs	r2, #2
 8002b14:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	681a      	ldr	r2, [r3, #0]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f022 0201 	bic.w	r2, r2, #1
 8002b2e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b30:	e00f      	b.n	8002b52 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b32:	f7ff fe9d 	bl	8002870 <HAL_GetTick>
 8002b36:	4602      	mov	r2, r0
 8002b38:	693b      	ldr	r3, [r7, #16]
 8002b3a:	1ad3      	subs	r3, r2, r3
 8002b3c:	2b05      	cmp	r3, #5
 8002b3e:	d908      	bls.n	8002b52 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2220      	movs	r2, #32
 8002b44:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2203      	movs	r2, #3
 8002b4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002b4e:	2303      	movs	r3, #3
 8002b50:	e078      	b.n	8002c44 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f003 0301 	and.w	r3, r3, #1
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d1e8      	bne.n	8002b32 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002b68:	697a      	ldr	r2, [r7, #20]
 8002b6a:	4b38      	ldr	r3, [pc, #224]	; (8002c4c <HAL_DMA_Init+0x158>)
 8002b6c:	4013      	ands	r3, r2
 8002b6e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	685a      	ldr	r2, [r3, #4]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b7e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	691b      	ldr	r3, [r3, #16]
 8002b84:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	699b      	ldr	r3, [r3, #24]
 8002b90:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b96:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6a1b      	ldr	r3, [r3, #32]
 8002b9c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b9e:	697a      	ldr	r2, [r7, #20]
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ba8:	2b04      	cmp	r3, #4
 8002baa:	d107      	bne.n	8002bbc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bb4:	4313      	orrs	r3, r2
 8002bb6:	697a      	ldr	r2, [r7, #20]
 8002bb8:	4313      	orrs	r3, r2
 8002bba:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	697a      	ldr	r2, [r7, #20]
 8002bc2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	695b      	ldr	r3, [r3, #20]
 8002bca:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	f023 0307 	bic.w	r3, r3, #7
 8002bd2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bd8:	697a      	ldr	r2, [r7, #20]
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002be2:	2b04      	cmp	r3, #4
 8002be4:	d117      	bne.n	8002c16 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bea:	697a      	ldr	r2, [r7, #20]
 8002bec:	4313      	orrs	r3, r2
 8002bee:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d00e      	beq.n	8002c16 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002bf8:	6878      	ldr	r0, [r7, #4]
 8002bfa:	f000 f8bd 	bl	8002d78 <DMA_CheckFifoParam>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d008      	beq.n	8002c16 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2240      	movs	r2, #64	; 0x40
 8002c08:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002c12:	2301      	movs	r3, #1
 8002c14:	e016      	b.n	8002c44 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	697a      	ldr	r2, [r7, #20]
 8002c1c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	f000 f874 	bl	8002d0c <DMA_CalcBaseAndBitshift>
 8002c24:	4603      	mov	r3, r0
 8002c26:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c2c:	223f      	movs	r2, #63	; 0x3f
 8002c2e:	409a      	lsls	r2, r3
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2200      	movs	r2, #0
 8002c38:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2201      	movs	r2, #1
 8002c3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002c42:	2300      	movs	r3, #0
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	3718      	adds	r7, #24
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}
 8002c4c:	e010803f 	.word	0xe010803f

08002c50 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b084      	sub	sp, #16
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d101      	bne.n	8002c62 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e050      	b.n	8002d04 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002c68:	b2db      	uxtb	r3, r3
 8002c6a:	2b02      	cmp	r3, #2
 8002c6c:	d101      	bne.n	8002c72 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8002c6e:	2302      	movs	r3, #2
 8002c70:	e048      	b.n	8002d04 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	681a      	ldr	r2, [r3, #0]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f022 0201 	bic.w	r2, r2, #1
 8002c80:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	2200      	movs	r2, #0
 8002c88:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	2200      	movs	r2, #0
 8002c98:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	2221      	movs	r2, #33	; 0x21
 8002cb0:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002cb2:	6878      	ldr	r0, [r7, #4]
 8002cb4:	f000 f82a 	bl	8002d0c <DMA_CalcBaseAndBitshift>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cc0:	223f      	movs	r2, #63	; 0x3f
 8002cc2:	409a      	lsls	r2, r3
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2200      	movs	r2, #0
 8002cde:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;  
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2200      	movs	r2, #0
 8002cea:	651a      	str	r2, [r3, #80]	; 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2200      	movs	r2, #0
 8002cf0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002d02:	2300      	movs	r3, #0
}
 8002d04:	4618      	mov	r0, r3
 8002d06:	3710      	adds	r7, #16
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bd80      	pop	{r7, pc}

08002d0c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b085      	sub	sp, #20
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	b2db      	uxtb	r3, r3
 8002d1a:	3b10      	subs	r3, #16
 8002d1c:	4a13      	ldr	r2, [pc, #76]	; (8002d6c <DMA_CalcBaseAndBitshift+0x60>)
 8002d1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002d22:	091b      	lsrs	r3, r3, #4
 8002d24:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002d26:	4a12      	ldr	r2, [pc, #72]	; (8002d70 <DMA_CalcBaseAndBitshift+0x64>)
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	4413      	add	r3, r2
 8002d2c:	781b      	ldrb	r3, [r3, #0]
 8002d2e:	461a      	mov	r2, r3
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	2b03      	cmp	r3, #3
 8002d38:	d908      	bls.n	8002d4c <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	461a      	mov	r2, r3
 8002d40:	4b0c      	ldr	r3, [pc, #48]	; (8002d74 <DMA_CalcBaseAndBitshift+0x68>)
 8002d42:	4013      	ands	r3, r2
 8002d44:	1d1a      	adds	r2, r3, #4
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	659a      	str	r2, [r3, #88]	; 0x58
 8002d4a:	e006      	b.n	8002d5a <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	461a      	mov	r2, r3
 8002d52:	4b08      	ldr	r3, [pc, #32]	; (8002d74 <DMA_CalcBaseAndBitshift+0x68>)
 8002d54:	4013      	ands	r3, r2
 8002d56:	687a      	ldr	r2, [r7, #4]
 8002d58:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	3714      	adds	r7, #20
 8002d62:	46bd      	mov	sp, r7
 8002d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d68:	4770      	bx	lr
 8002d6a:	bf00      	nop
 8002d6c:	aaaaaaab 	.word	0xaaaaaaab
 8002d70:	0800bd5c 	.word	0x0800bd5c
 8002d74:	fffffc00 	.word	0xfffffc00

08002d78 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b085      	sub	sp, #20
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d80:	2300      	movs	r3, #0
 8002d82:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d88:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	699b      	ldr	r3, [r3, #24]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d11f      	bne.n	8002dd2 <DMA_CheckFifoParam+0x5a>
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	2b03      	cmp	r3, #3
 8002d96:	d856      	bhi.n	8002e46 <DMA_CheckFifoParam+0xce>
 8002d98:	a201      	add	r2, pc, #4	; (adr r2, 8002da0 <DMA_CheckFifoParam+0x28>)
 8002d9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d9e:	bf00      	nop
 8002da0:	08002db1 	.word	0x08002db1
 8002da4:	08002dc3 	.word	0x08002dc3
 8002da8:	08002db1 	.word	0x08002db1
 8002dac:	08002e47 	.word	0x08002e47
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002db4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d046      	beq.n	8002e4a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002dc0:	e043      	b.n	8002e4a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dc6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002dca:	d140      	bne.n	8002e4e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002dcc:	2301      	movs	r3, #1
 8002dce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002dd0:	e03d      	b.n	8002e4e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	699b      	ldr	r3, [r3, #24]
 8002dd6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002dda:	d121      	bne.n	8002e20 <DMA_CheckFifoParam+0xa8>
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	2b03      	cmp	r3, #3
 8002de0:	d837      	bhi.n	8002e52 <DMA_CheckFifoParam+0xda>
 8002de2:	a201      	add	r2, pc, #4	; (adr r2, 8002de8 <DMA_CheckFifoParam+0x70>)
 8002de4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002de8:	08002df9 	.word	0x08002df9
 8002dec:	08002dff 	.word	0x08002dff
 8002df0:	08002df9 	.word	0x08002df9
 8002df4:	08002e11 	.word	0x08002e11
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	73fb      	strb	r3, [r7, #15]
      break;
 8002dfc:	e030      	b.n	8002e60 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e02:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d025      	beq.n	8002e56 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e0e:	e022      	b.n	8002e56 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e14:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002e18:	d11f      	bne.n	8002e5a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002e1e:	e01c      	b.n	8002e5a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	2b02      	cmp	r3, #2
 8002e24:	d903      	bls.n	8002e2e <DMA_CheckFifoParam+0xb6>
 8002e26:	68bb      	ldr	r3, [r7, #8]
 8002e28:	2b03      	cmp	r3, #3
 8002e2a:	d003      	beq.n	8002e34 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002e2c:	e018      	b.n	8002e60 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	73fb      	strb	r3, [r7, #15]
      break;
 8002e32:	e015      	b.n	8002e60 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e38:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d00e      	beq.n	8002e5e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002e40:	2301      	movs	r3, #1
 8002e42:	73fb      	strb	r3, [r7, #15]
      break;
 8002e44:	e00b      	b.n	8002e5e <DMA_CheckFifoParam+0xe6>
      break;
 8002e46:	bf00      	nop
 8002e48:	e00a      	b.n	8002e60 <DMA_CheckFifoParam+0xe8>
      break;
 8002e4a:	bf00      	nop
 8002e4c:	e008      	b.n	8002e60 <DMA_CheckFifoParam+0xe8>
      break;
 8002e4e:	bf00      	nop
 8002e50:	e006      	b.n	8002e60 <DMA_CheckFifoParam+0xe8>
      break;
 8002e52:	bf00      	nop
 8002e54:	e004      	b.n	8002e60 <DMA_CheckFifoParam+0xe8>
      break;
 8002e56:	bf00      	nop
 8002e58:	e002      	b.n	8002e60 <DMA_CheckFifoParam+0xe8>
      break;   
 8002e5a:	bf00      	nop
 8002e5c:	e000      	b.n	8002e60 <DMA_CheckFifoParam+0xe8>
      break;
 8002e5e:	bf00      	nop
    }
  } 
  
  return status; 
 8002e60:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e62:	4618      	mov	r0, r3
 8002e64:	3714      	adds	r7, #20
 8002e66:	46bd      	mov	sp, r7
 8002e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6c:	4770      	bx	lr
 8002e6e:	bf00      	nop

08002e70 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b082      	sub	sp, #8
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d101      	bne.n	8002e82 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	e049      	b.n	8002f16 <HAL_DMA2D_Init+0xa6>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002e88:	b2db      	uxtb	r3, r3
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d106      	bne.n	8002e9c <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2200      	movs	r2, #0
 8002e92:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8002e96:	6878      	ldr	r0, [r7, #4]
 8002e98:	f000 f844 	bl	8002f24 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2202      	movs	r2, #2
 8002ea0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	685a      	ldr	r2, [r3, #4]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	430a      	orrs	r2, r1
 8002eb8:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ec0:	f023 0107 	bic.w	r1, r3, #7
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	689a      	ldr	r2, [r3, #8]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	430a      	orrs	r2, r1
 8002ece:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ed6:	4b12      	ldr	r3, [pc, #72]	; (8002f20 <HAL_DMA2D_Init+0xb0>)
 8002ed8:	4013      	ands	r3, r2
 8002eda:	687a      	ldr	r2, [r7, #4]
 8002edc:	68d1      	ldr	r1, [r2, #12]
 8002ede:	687a      	ldr	r2, [r7, #4]
 8002ee0:	6812      	ldr	r2, [r2, #0]
 8002ee2:	430b      	orrs	r3, r1
 8002ee4:	6413      	str	r3, [r2, #64]	; 0x40
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  /* DMA2D OPFCCR AI and RBS fields setting (Output Alpha Inversion)*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002eec:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	691b      	ldr	r3, [r3, #16]
 8002ef4:	051a      	lsls	r2, r3, #20
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	695b      	ldr	r3, [r3, #20]
 8002efa:	055b      	lsls	r3, r3, #21
 8002efc:	431a      	orrs	r2, r3
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	430a      	orrs	r2, r1
 8002f04:	635a      	str	r2, [r3, #52]	; 0x34
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2201      	movs	r2, #1
 8002f10:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002f14:	2300      	movs	r3, #0
}
 8002f16:	4618      	mov	r0, r3
 8002f18:	3708      	adds	r7, #8
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}
 8002f1e:	bf00      	nop
 8002f20:	ffffc000 	.word	0xffffc000

08002f24 <HAL_DMA2D_MspInit>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef *hdma2d)
{
 8002f24:	b480      	push	{r7}
 8002f26:	b083      	sub	sp, #12
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_MspInit can be implemented in the user file.
   */
}
 8002f2c:	bf00      	nop
 8002f2e:	370c      	adds	r7, #12
 8002f30:	46bd      	mov	sp, r7
 8002f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f36:	4770      	bx	lr

08002f38 <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b086      	sub	sp, #24
 8002f3c:	af02      	add	r7, sp, #8
 8002f3e:	60f8      	str	r0, [r7, #12]
 8002f40:	60b9      	str	r1, [r7, #8]
 8002f42:	607a      	str	r2, [r7, #4]
 8002f44:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	d101      	bne.n	8002f54 <HAL_DMA2D_Start+0x1c>
 8002f50:	2302      	movs	r3, #2
 8002f52:	e018      	b.n	8002f86 <HAL_DMA2D_Start+0x4e>
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	2201      	movs	r2, #1
 8002f58:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	2202      	movs	r2, #2
 8002f60:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8002f64:	69bb      	ldr	r3, [r7, #24]
 8002f66:	9300      	str	r3, [sp, #0]
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	687a      	ldr	r2, [r7, #4]
 8002f6c:	68b9      	ldr	r1, [r7, #8]
 8002f6e:	68f8      	ldr	r0, [r7, #12]
 8002f70:	f000 f994 	bl	800329c <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	681a      	ldr	r2, [r3, #0]
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f042 0201 	orr.w	r2, r2, #1
 8002f82:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8002f84:	2300      	movs	r3, #0
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	3710      	adds	r7, #16
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}

08002f8e <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8002f8e:	b580      	push	{r7, lr}
 8002f90:	b086      	sub	sp, #24
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	6078      	str	r0, [r7, #4]
 8002f96:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f003 0301 	and.w	r3, r3, #1
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d056      	beq.n	8003058 <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8002faa:	f7ff fc61 	bl	8002870 <HAL_GetTick>
 8002fae:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8002fb0:	e04b      	b.n	800304a <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d023      	beq.n	800300c <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	f003 0320 	and.w	r3, r3, #32
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d005      	beq.n	8002fda <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fd2:	f043 0202 	orr.w	r2, r3, #2
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	655a      	str	r2, [r3, #84]	; 0x54
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	f003 0301 	and.w	r3, r3, #1
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d005      	beq.n	8002ff0 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fe8:	f043 0201 	orr.w	r2, r3, #1
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	655a      	str	r2, [r3, #84]	; 0x54
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	2221      	movs	r2, #33	; 0x21
 8002ff6:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2204      	movs	r2, #4
 8002ffc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2200      	movs	r2, #0
 8003004:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8003008:	2301      	movs	r3, #1
 800300a:	e0a5      	b.n	8003158 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003012:	d01a      	beq.n	800304a <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003014:	f7ff fc2c 	bl	8002870 <HAL_GetTick>
 8003018:	4602      	mov	r2, r0
 800301a:	697b      	ldr	r3, [r7, #20]
 800301c:	1ad3      	subs	r3, r2, r3
 800301e:	683a      	ldr	r2, [r7, #0]
 8003020:	429a      	cmp	r2, r3
 8003022:	d302      	bcc.n	800302a <HAL_DMA2D_PollForTransfer+0x9c>
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d10f      	bne.n	800304a <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800302e:	f043 0220 	orr.w	r2, r3, #32
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2203      	movs	r2, #3
 800303a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2200      	movs	r2, #0
 8003042:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 8003046:	2303      	movs	r3, #3
 8003048:	e086      	b.n	8003158 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	f003 0302 	and.w	r3, r3, #2
 8003054:	2b00      	cmp	r3, #0
 8003056:	d0ac      	beq.n	8002fb2 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	69db      	ldr	r3, [r3, #28]
 800305e:	f003 0320 	and.w	r3, r3, #32
 8003062:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800306a:	f003 0320 	and.w	r3, r3, #32
 800306e:	693a      	ldr	r2, [r7, #16]
 8003070:	4313      	orrs	r3, r2
 8003072:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8003074:	693b      	ldr	r3, [r7, #16]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d061      	beq.n	800313e <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 800307a:	f7ff fbf9 	bl	8002870 <HAL_GetTick>
 800307e:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8003080:	e056      	b.n	8003130 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8003090:	2b00      	cmp	r3, #0
 8003092:	d02e      	beq.n	80030f2 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	f003 0308 	and.w	r3, r3, #8
 800309a:	2b00      	cmp	r3, #0
 800309c:	d005      	beq.n	80030aa <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030a2:	f043 0204 	orr.w	r2, r3, #4
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	655a      	str	r2, [r3, #84]	; 0x54
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	f003 0320 	and.w	r3, r3, #32
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d005      	beq.n	80030c0 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030b8:	f043 0202 	orr.w	r2, r3, #2
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	655a      	str	r2, [r3, #84]	; 0x54
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	f003 0301 	and.w	r3, r3, #1
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d005      	beq.n	80030d6 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030ce:	f043 0201 	orr.w	r2, r3, #1
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	655a      	str	r2, [r3, #84]	; 0x54
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	2229      	movs	r2, #41	; 0x29
 80030dc:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2204      	movs	r2, #4
 80030e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2200      	movs	r2, #0
 80030ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 80030ee:	2301      	movs	r3, #1
 80030f0:	e032      	b.n	8003158 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80030f8:	d01a      	beq.n	8003130 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80030fa:	f7ff fbb9 	bl	8002870 <HAL_GetTick>
 80030fe:	4602      	mov	r2, r0
 8003100:	697b      	ldr	r3, [r7, #20]
 8003102:	1ad3      	subs	r3, r2, r3
 8003104:	683a      	ldr	r2, [r7, #0]
 8003106:	429a      	cmp	r2, r3
 8003108:	d302      	bcc.n	8003110 <HAL_DMA2D_PollForTransfer+0x182>
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d10f      	bne.n	8003130 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003114:	f043 0220 	orr.w	r2, r3, #32
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2203      	movs	r2, #3
 8003120:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2200      	movs	r2, #0
 8003128:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 800312c:	2303      	movs	r3, #3
 800312e:	e013      	b.n	8003158 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	f003 0310 	and.w	r3, r3, #16
 800313a:	2b00      	cmp	r3, #0
 800313c:	d0a1      	beq.n	8003082 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	2212      	movs	r2, #18
 8003144:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2201      	movs	r2, #1
 800314a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2200      	movs	r2, #0
 8003152:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8003156:	2300      	movs	r3, #0
}
 8003158:	4618      	mov	r0, r3
 800315a:	3718      	adds	r7, #24
 800315c:	46bd      	mov	sp, r7
 800315e:	bd80      	pop	{r7, pc}

08003160 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8003160:	b480      	push	{r7}
 8003162:	b087      	sub	sp, #28
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
 8003168:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003178:	2b01      	cmp	r3, #1
 800317a:	d101      	bne.n	8003180 <HAL_DMA2D_ConfigLayer+0x20>
 800317c:	2302      	movs	r3, #2
 800317e:	e084      	b.n	800328a <HAL_DMA2D_ConfigLayer+0x12a>
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2201      	movs	r2, #1
 8003184:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2202      	movs	r2, #2
 800318c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8003190:	683a      	ldr	r2, [r7, #0]
 8003192:	4613      	mov	r3, r2
 8003194:	005b      	lsls	r3, r3, #1
 8003196:	4413      	add	r3, r2
 8003198:	00db      	lsls	r3, r3, #3
 800319a:	3320      	adds	r3, #32
 800319c:	687a      	ldr	r2, [r7, #4]
 800319e:	4413      	add	r3, r2
 80031a0:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	685a      	ldr	r2, [r3, #4]
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	689b      	ldr	r3, [r3, #8]
 80031aa:	041b      	lsls	r3, r3, #16
 80031ac:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	691b      	ldr	r3, [r3, #16]
 80031b2:	051b      	lsls	r3, r3, #20
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80031b4:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 80031b6:	693b      	ldr	r3, [r7, #16]
 80031b8:	695b      	ldr	r3, [r3, #20]
 80031ba:	055b      	lsls	r3, r3, #21
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80031bc:	4313      	orrs	r3, r2
 80031be:	617b      	str	r3, [r7, #20]
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
 80031c0:	4b35      	ldr	r3, [pc, #212]	; (8003298 <HAL_DMA2D_ConfigLayer+0x138>)
 80031c2:	60fb      	str	r3, [r7, #12]
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80031c4:	693b      	ldr	r3, [r7, #16]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	2b0a      	cmp	r3, #10
 80031ca:	d003      	beq.n	80031d4 <HAL_DMA2D_ConfigLayer+0x74>
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	2b09      	cmp	r3, #9
 80031d2:	d107      	bne.n	80031e4 <HAL_DMA2D_ConfigLayer+0x84>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80031d4:	693b      	ldr	r3, [r7, #16]
 80031d6:	68db      	ldr	r3, [r3, #12]
 80031d8:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80031dc:	697a      	ldr	r2, [r7, #20]
 80031de:	4313      	orrs	r3, r2
 80031e0:	617b      	str	r3, [r7, #20]
 80031e2:	e005      	b.n	80031f0 <HAL_DMA2D_ConfigLayer+0x90>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80031e4:	693b      	ldr	r3, [r7, #16]
 80031e6:	68db      	ldr	r3, [r3, #12]
 80031e8:	061b      	lsls	r3, r3, #24
 80031ea:	697a      	ldr	r2, [r7, #20]
 80031ec:	4313      	orrs	r3, r2
 80031ee:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d120      	bne.n	8003238 <HAL_DMA2D_ConfigLayer+0xd8>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	43db      	mvns	r3, r3
 8003200:	ea02 0103 	and.w	r1, r2, r3
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	697a      	ldr	r2, [r7, #20]
 800320a:	430a      	orrs	r2, r1
 800320c:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	693a      	ldr	r2, [r7, #16]
 8003214:	6812      	ldr	r2, [r2, #0]
 8003216:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003218:	693b      	ldr	r3, [r7, #16]
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	2b0a      	cmp	r3, #10
 800321e:	d003      	beq.n	8003228 <HAL_DMA2D_ConfigLayer+0xc8>
 8003220:	693b      	ldr	r3, [r7, #16]
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	2b09      	cmp	r3, #9
 8003226:	d127      	bne.n	8003278 <HAL_DMA2D_ConfigLayer+0x118>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8003228:	693b      	ldr	r3, [r7, #16]
 800322a:	68da      	ldr	r2, [r3, #12]
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8003234:	629a      	str	r2, [r3, #40]	; 0x28
 8003236:	e01f      	b.n	8003278 <HAL_DMA2D_ConfigLayer+0x118>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	69da      	ldr	r2, [r3, #28]
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	43db      	mvns	r3, r3
 8003242:	ea02 0103 	and.w	r1, r2, r3
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	697a      	ldr	r2, [r7, #20]
 800324c:	430a      	orrs	r2, r1
 800324e:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	693a      	ldr	r2, [r7, #16]
 8003256:	6812      	ldr	r2, [r2, #0]
 8003258:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800325a:	693b      	ldr	r3, [r7, #16]
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	2b0a      	cmp	r3, #10
 8003260:	d003      	beq.n	800326a <HAL_DMA2D_ConfigLayer+0x10a>
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	2b09      	cmp	r3, #9
 8003268:	d106      	bne.n	8003278 <HAL_DMA2D_ConfigLayer+0x118>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	68da      	ldr	r2, [r3, #12]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8003276:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2201      	movs	r2, #1
 800327c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2200      	movs	r2, #0
 8003284:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8003288:	2300      	movs	r3, #0
}
 800328a:	4618      	mov	r0, r3
 800328c:	371c      	adds	r7, #28
 800328e:	46bd      	mov	sp, r7
 8003290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003294:	4770      	bx	lr
 8003296:	bf00      	nop
 8003298:	ff33000f 	.word	0xff33000f

0800329c <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 800329c:	b480      	push	{r7}
 800329e:	b08b      	sub	sp, #44	; 0x2c
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	60f8      	str	r0, [r7, #12]
 80032a4:	60b9      	str	r1, [r7, #8]
 80032a6:	607a      	str	r2, [r7, #4]
 80032a8:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032b0:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	041a      	lsls	r2, r3, #16
 80032b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032ba:	431a      	orrs	r2, r3
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	430a      	orrs	r2, r1
 80032c2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	687a      	ldr	r2, [r7, #4]
 80032ca:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80032d4:	d174      	bne.n	80033c0 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80032dc:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80032e4:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 80032e6:	68bb      	ldr	r3, [r7, #8]
 80032e8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80032ec:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 80032ee:	68bb      	ldr	r3, [r7, #8]
 80032f0:	b2db      	uxtb	r3, r3
 80032f2:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	689b      	ldr	r3, [r3, #8]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d108      	bne.n	800330e <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 80032fc:	69ba      	ldr	r2, [r7, #24]
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	431a      	orrs	r2, r3
 8003302:	6a3b      	ldr	r3, [r7, #32]
 8003304:	4313      	orrs	r3, r2
 8003306:	697a      	ldr	r2, [r7, #20]
 8003308:	4313      	orrs	r3, r2
 800330a:	627b      	str	r3, [r7, #36]	; 0x24
 800330c:	e053      	b.n	80033b6 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	689b      	ldr	r3, [r3, #8]
 8003312:	2b01      	cmp	r3, #1
 8003314:	d106      	bne.n	8003324 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8003316:	69ba      	ldr	r2, [r7, #24]
 8003318:	69fb      	ldr	r3, [r7, #28]
 800331a:	4313      	orrs	r3, r2
 800331c:	697a      	ldr	r2, [r7, #20]
 800331e:	4313      	orrs	r3, r2
 8003320:	627b      	str	r3, [r7, #36]	; 0x24
 8003322:	e048      	b.n	80033b6 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	689b      	ldr	r3, [r3, #8]
 8003328:	2b02      	cmp	r3, #2
 800332a:	d111      	bne.n	8003350 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 800332c:	69fb      	ldr	r3, [r7, #28]
 800332e:	0cdb      	lsrs	r3, r3, #19
 8003330:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8003332:	69bb      	ldr	r3, [r7, #24]
 8003334:	0a9b      	lsrs	r3, r3, #10
 8003336:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8003338:	697b      	ldr	r3, [r7, #20]
 800333a:	08db      	lsrs	r3, r3, #3
 800333c:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 800333e:	69bb      	ldr	r3, [r7, #24]
 8003340:	015a      	lsls	r2, r3, #5
 8003342:	69fb      	ldr	r3, [r7, #28]
 8003344:	02db      	lsls	r3, r3, #11
 8003346:	4313      	orrs	r3, r2
 8003348:	697a      	ldr	r2, [r7, #20]
 800334a:	4313      	orrs	r3, r2
 800334c:	627b      	str	r3, [r7, #36]	; 0x24
 800334e:	e032      	b.n	80033b6 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	689b      	ldr	r3, [r3, #8]
 8003354:	2b03      	cmp	r3, #3
 8003356:	d117      	bne.n	8003388 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8003358:	6a3b      	ldr	r3, [r7, #32]
 800335a:	0fdb      	lsrs	r3, r3, #31
 800335c:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 800335e:	69fb      	ldr	r3, [r7, #28]
 8003360:	0cdb      	lsrs	r3, r3, #19
 8003362:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8003364:	69bb      	ldr	r3, [r7, #24]
 8003366:	0adb      	lsrs	r3, r3, #11
 8003368:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	08db      	lsrs	r3, r3, #3
 800336e:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8003370:	69bb      	ldr	r3, [r7, #24]
 8003372:	015a      	lsls	r2, r3, #5
 8003374:	69fb      	ldr	r3, [r7, #28]
 8003376:	029b      	lsls	r3, r3, #10
 8003378:	431a      	orrs	r2, r3
 800337a:	6a3b      	ldr	r3, [r7, #32]
 800337c:	03db      	lsls	r3, r3, #15
 800337e:	4313      	orrs	r3, r2
 8003380:	697a      	ldr	r2, [r7, #20]
 8003382:	4313      	orrs	r3, r2
 8003384:	627b      	str	r3, [r7, #36]	; 0x24
 8003386:	e016      	b.n	80033b6 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8003388:	6a3b      	ldr	r3, [r7, #32]
 800338a:	0f1b      	lsrs	r3, r3, #28
 800338c:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 800338e:	69fb      	ldr	r3, [r7, #28]
 8003390:	0d1b      	lsrs	r3, r3, #20
 8003392:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8003394:	69bb      	ldr	r3, [r7, #24]
 8003396:	0b1b      	lsrs	r3, r3, #12
 8003398:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 800339a:	697b      	ldr	r3, [r7, #20]
 800339c:	091b      	lsrs	r3, r3, #4
 800339e:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 80033a0:	69bb      	ldr	r3, [r7, #24]
 80033a2:	011a      	lsls	r2, r3, #4
 80033a4:	69fb      	ldr	r3, [r7, #28]
 80033a6:	021b      	lsls	r3, r3, #8
 80033a8:	431a      	orrs	r2, r3
 80033aa:	6a3b      	ldr	r3, [r7, #32]
 80033ac:	031b      	lsls	r3, r3, #12
 80033ae:	4313      	orrs	r3, r2
 80033b0:	697a      	ldr	r2, [r7, #20]
 80033b2:	4313      	orrs	r3, r2
 80033b4:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033bc:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 80033be:	e003      	b.n	80033c8 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	68ba      	ldr	r2, [r7, #8]
 80033c6:	60da      	str	r2, [r3, #12]
}
 80033c8:	bf00      	nop
 80033ca:	372c      	adds	r7, #44	; 0x2c
 80033cc:	46bd      	mov	sp, r7
 80033ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d2:	4770      	bx	lr

080033d4 <DSI_ConfigPacketHeader>:
static void DSI_ConfigPacketHeader(DSI_TypeDef *DSIx,
                                   uint32_t ChannelID,
                                   uint32_t DataType,
                                   uint32_t Data0,
                                   uint32_t Data1)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b085      	sub	sp, #20
 80033d8:	af00      	add	r7, sp, #0
 80033da:	60f8      	str	r0, [r7, #12]
 80033dc:	60b9      	str	r1, [r7, #8]
 80033de:	607a      	str	r2, [r7, #4]
 80033e0:	603b      	str	r3, [r7, #0]
  /* Update the DSI packet header with new information */
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 80033e2:	68bb      	ldr	r3, [r7, #8]
 80033e4:	019a      	lsls	r2, r3, #6
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	431a      	orrs	r2, r3
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	021b      	lsls	r3, r3, #8
 80033ee:	431a      	orrs	r2, r3
 80033f0:	69bb      	ldr	r3, [r7, #24]
 80033f2:	041b      	lsls	r3, r3, #16
 80033f4:	431a      	orrs	r2, r3
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	66da      	str	r2, [r3, #108]	; 0x6c
}
 80033fa:	bf00      	nop
 80033fc:	3714      	adds	r7, #20
 80033fe:	46bd      	mov	sp, r7
 8003400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003404:	4770      	bx	lr

08003406 <DSI_ShortWrite>:
static HAL_StatusTypeDef DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                        uint32_t ChannelID,
                                        uint32_t Mode,
                                        uint32_t Param1,
                                        uint32_t Param2)
{
 8003406:	b580      	push	{r7, lr}
 8003408:	b086      	sub	sp, #24
 800340a:	af00      	add	r7, sp, #0
 800340c:	60f8      	str	r0, [r7, #12]
 800340e:	60b9      	str	r1, [r7, #8]
 8003410:	607a      	str	r2, [r7, #4]
 8003412:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8003414:	f7ff fa2c 	bl	8002870 <HAL_GetTick>
 8003418:	6178      	str	r0, [r7, #20]

  /* Wait for Command FIFO Empty */
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 800341a:	e008      	b.n	800342e <DSI_ShortWrite+0x28>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 800341c:	f7ff fa28 	bl	8002870 <HAL_GetTick>
 8003420:	4602      	mov	r2, r0
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	1ad3      	subs	r3, r2, r3
 8003426:	2b64      	cmp	r3, #100	; 0x64
 8003428:	d901      	bls.n	800342e <DSI_ShortWrite+0x28>
    {
      return HAL_TIMEOUT;
 800342a:	2303      	movs	r3, #3
 800342c:	e015      	b.n	800345a <DSI_ShortWrite+0x54>
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003434:	f003 0301 	and.w	r3, r3, #1
 8003438:	2b00      	cmp	r3, #0
 800343a:	d0ef      	beq.n	800341c <DSI_ShortWrite+0x16>
    }
  }

  /* Configure the packet to send a short DCS command with 0 or 1 parameter */
  /* Update the DSI packet header with new information */
  hdsi->Instance->GHCR = (Mode | (ChannelID << 6U) | (Param1 << 8U) | (Param2 << 16U));
 800343c:	68bb      	ldr	r3, [r7, #8]
 800343e:	019a      	lsls	r2, r3, #6
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	431a      	orrs	r2, r3
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	021b      	lsls	r3, r3, #8
 8003448:	ea42 0103 	orr.w	r1, r2, r3
 800344c:	6a3b      	ldr	r3, [r7, #32]
 800344e:	041a      	lsls	r2, r3, #16
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	430a      	orrs	r2, r1
 8003456:	66da      	str	r2, [r3, #108]	; 0x6c

  return HAL_OK;
 8003458:	2300      	movs	r3, #0
}
 800345a:	4618      	mov	r0, r3
 800345c:	3718      	adds	r7, #24
 800345e:	46bd      	mov	sp, r7
 8003460:	bd80      	pop	{r7, pc}
	...

08003464 <HAL_DSI_Init>:
  * @param  PLLInit  pointer to a DSI_PLLInitTypeDef structure that contains
  *                  the PLL Clock structure definition for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Init(DSI_HandleTypeDef *hdsi, DSI_PLLInitTypeDef *PLLInit)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b088      	sub	sp, #32
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
 800346c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t unitIntervalx4;
  uint32_t tempIDF;

  /* Check the DSI handle allocation */
  if (hdsi == NULL)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d101      	bne.n	8003478 <HAL_DSI_Init+0x14>
  {
    return HAL_ERROR;
 8003474:	2301      	movs	r3, #1
 8003476:	e107      	b.n	8003688 <HAL_DSI_Init+0x224>
    }
    /* Initialize the low level hardware */
    hdsi->MspInitCallback(hdsi);
  }
#else
  if (hdsi->State == HAL_DSI_STATE_RESET)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	7c5b      	ldrb	r3, [r3, #17]
 800347c:	b2db      	uxtb	r3, r3
 800347e:	2b00      	cmp	r3, #0
 8003480:	d102      	bne.n	8003488 <HAL_DSI_Init+0x24>
  {
    /* Initialize the low level hardware */
    HAL_DSI_MspInit(hdsi);
 8003482:	6878      	ldr	r0, [r7, #4]
 8003484:	f000 f97c 	bl	8003780 <HAL_DSI_MspInit>
  }
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */

  /* Change DSI peripheral state */
  hdsi->State = HAL_DSI_STATE_BUSY;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2203      	movs	r2, #3
 800348c:	745a      	strb	r2, [r3, #17]

  /**************** Turn on the regulator and enable the DSI PLL ****************/

  /* Enable the regulator */
  __HAL_DSI_REG_ENABLE(hdsi);
 800348e:	2300      	movs	r3, #0
 8003490:	613b      	str	r3, [r7, #16]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80034a2:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 80034ae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80034b2:	613b      	str	r3, [r7, #16]
 80034b4:	693b      	ldr	r3, [r7, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 80034b6:	f7ff f9db 	bl	8002870 <HAL_GetTick>
 80034ba:	61f8      	str	r0, [r7, #28]

  /* Wait until the regulator is ready */
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 80034bc:	e008      	b.n	80034d0 <HAL_DSI_Init+0x6c>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 80034be:	f7ff f9d7 	bl	8002870 <HAL_GetTick>
 80034c2:	4602      	mov	r2, r0
 80034c4:	69fb      	ldr	r3, [r7, #28]
 80034c6:	1ad3      	subs	r3, r2, r3
 80034c8:	2b64      	cmp	r3, #100	; 0x64
 80034ca:	d901      	bls.n	80034d0 <HAL_DSI_Init+0x6c>
    {
      return HAL_TIMEOUT;
 80034cc:	2303      	movs	r3, #3
 80034ce:	e0db      	b.n	8003688 <HAL_DSI_Init+0x224>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 80034d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d0ee      	beq.n	80034be <HAL_DSI_Init+0x5a>
    }
  }

  /* Set the PLL division factors */
  hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681a      	ldr	r2, [r3, #0]
 80034ec:	4b68      	ldr	r3, [pc, #416]	; (8003690 <HAL_DSI_Init+0x22c>)
 80034ee:	400b      	ands	r3, r1
 80034f0:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	009a      	lsls	r2, r3, #2
                            ((PLLInit->PLLIDF) << DSI_WRPCR_PLL_IDF_Pos) | \
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	02db      	lsls	r3, r3, #11
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 8003508:	431a      	orrs	r2, r3
                            ((PLLInit->PLLODF) << DSI_WRPCR_PLL_ODF_Pos));
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	689b      	ldr	r3, [r3, #8]
 800350e:	041b      	lsls	r3, r3, #16
                            ((PLLInit->PLLIDF) << DSI_WRPCR_PLL_IDF_Pos) | \
 8003510:	431a      	orrs	r2, r3
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	430a      	orrs	r2, r1
 8003518:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430

  /* Enable the DSI PLL */
  __HAL_DSI_PLL_ENABLE(hdsi);
 800351c:	2300      	movs	r3, #0
 800351e:	60fb      	str	r3, [r7, #12]
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f042 0201 	orr.w	r2, r2, #1
 8003530:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 800353c:	f003 0301 	and.w	r3, r3, #1
 8003540:	60fb      	str	r3, [r7, #12]
 8003542:	68fb      	ldr	r3, [r7, #12]

  /* Requires min of 400s delay before reading the PLLLS flag */
  /* 1ms delay is inserted that is the minimum HAL delay granularity */
  HAL_Delay(1);
 8003544:	2001      	movs	r0, #1
 8003546:	f7ff f99f 	bl	8002888 <HAL_Delay>

  /* Get tick */
  tickstart = HAL_GetTick();
 800354a:	f7ff f991 	bl	8002870 <HAL_GetTick>
 800354e:	61f8      	str	r0, [r7, #28]

  /* Wait for the lock of the PLL */
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 8003550:	e008      	b.n	8003564 <HAL_DSI_Init+0x100>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8003552:	f7ff f98d 	bl	8002870 <HAL_GetTick>
 8003556:	4602      	mov	r2, r0
 8003558:	69fb      	ldr	r3, [r7, #28]
 800355a:	1ad3      	subs	r3, r2, r3
 800355c:	2b64      	cmp	r3, #100	; 0x64
 800355e:	d901      	bls.n	8003564 <HAL_DSI_Init+0x100>
    {
      return HAL_TIMEOUT;
 8003560:	2303      	movs	r3, #3
 8003562:	e091      	b.n	8003688 <HAL_DSI_Init+0x224>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 800356c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003570:	2b00      	cmp	r3, #0
 8003572:	d0ee      	beq.n	8003552 <HAL_DSI_Init+0xee>
  }

  /*************************** Set the PHY parameters ***************************/

  /* D-PHY clock and digital enable*/
  hdsi->Instance->PCTLR |= (DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f042 0206 	orr.w	r2, r2, #6
 8003584:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Clock lane configuration */
  hdsi->Instance->CLCR &= ~(DSI_CLCR_DPCC | DSI_CLCR_ACR);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f022 0203 	bic.w	r2, r2, #3
 8003598:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	431a      	orrs	r2, r3
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f042 0201 	orr.w	r2, r2, #1
 80035b2:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Configure the number of active data lanes */
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_NL;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f022 0203 	bic.w	r2, r2, #3
 80035c6:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f8d3 10a4 	ldr.w	r1, [r3, #164]	; 0xa4
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	68da      	ldr	r2, [r3, #12]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	430a      	orrs	r2, r1
 80035dc:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /************************ Set the DSI clock parameters ************************/

  /* Set the TX escape clock division factor */
  hdsi->Instance->CCR &= ~DSI_CCR_TXECKDIV;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	689a      	ldr	r2, [r3, #8]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80035ee:	609a      	str	r2, [r3, #8]
  hdsi->Instance->CCR |= hdsi->Init.TXEscapeCkdiv;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	6899      	ldr	r1, [r3, #8]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	689a      	ldr	r2, [r3, #8]
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	430a      	orrs	r2, r1
 8003600:	609a      	str	r2, [r3, #8]

  /* Calculate the bit period in high-speed mode in unit of 0.25 ns (UIX4) */
  /* The equation is : UIX4 = IntegerPart( (1000/F_PHY_Mhz) * 4 )          */
  /* Where : F_PHY_Mhz = (NDIV * HSE_Mhz) / (IDF * ODF)                    */
  tempIDF = (PLLInit->PLLIDF > 0U) ? PLLInit->PLLIDF : 1U;
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d002      	beq.n	8003610 <HAL_DSI_Init+0x1ac>
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	e000      	b.n	8003612 <HAL_DSI_Init+0x1ae>
 8003610:	2301      	movs	r3, #1
 8003612:	61bb      	str	r3, [r7, #24]
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8003614:	69bb      	ldr	r3, [r7, #24]
 8003616:	4a1f      	ldr	r2, [pc, #124]	; (8003694 <HAL_DSI_Init+0x230>)
 8003618:	fb02 f203 	mul.w	r2, r2, r3
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	f003 0303 	and.w	r3, r3, #3
 8003624:	409a      	lsls	r2, r3
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f246 11a8 	movw	r1, #25000	; 0x61a8
 800362e:	fb01 f303 	mul.w	r3, r1, r3
 8003632:	fbb2 f3f3 	udiv	r3, r2, r3
 8003636:	617b      	str	r3, [r7, #20]

  /* Set the bit period in high-speed mode */
  hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_UIX4;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003648:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
  hdsi->Instance->WPCR[0U] |= unitIntervalx4;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	697a      	ldr	r2, [r7, #20]
 800365a:	430a      	orrs	r2, r1
 800365c:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418

  /****************************** Error management *****************************/

  /* Disable all error interrupts and reset the Error Mask */
  hdsi->Instance->IER[0U] = 0U;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	2200      	movs	r2, #0
 8003666:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  hdsi->Instance->IER[1U] = 0U;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	2200      	movs	r2, #0
 8003670:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  hdsi->ErrorMsk = 0U;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2200      	movs	r2, #0
 8003678:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2200      	movs	r2, #0
 800367e:	615a      	str	r2, [r3, #20]

  /* Initialize the DSI state*/
  hdsi->State = HAL_DSI_STATE_READY;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2201      	movs	r2, #1
 8003684:	745a      	strb	r2, [r3, #17]

  return HAL_OK;
 8003686:	2300      	movs	r3, #0
}
 8003688:	4618      	mov	r0, r3
 800368a:	3720      	adds	r7, #32
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}
 8003690:	fffc8603 	.word	0xfffc8603
 8003694:	003d0900 	.word	0x003d0900

08003698 <HAL_DSI_DeInit>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_DeInit(DSI_HandleTypeDef *hdsi)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b086      	sub	sp, #24
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
  /* Check the DSI handle allocation */
  if (hdsi == NULL)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d101      	bne.n	80036aa <HAL_DSI_DeInit+0x12>
  {
    return HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
 80036a8:	e066      	b.n	8003778 <HAL_DSI_DeInit+0xe0>
  }

  /* Change DSI peripheral state */
  hdsi->State = HAL_DSI_STATE_BUSY;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2203      	movs	r2, #3
 80036ae:	745a      	strb	r2, [r3, #17]

  /* Disable the DSI wrapper */
  __HAL_DSI_WRAPPER_DISABLE(hdsi);
 80036b0:	2300      	movs	r3, #0
 80036b2:	617b      	str	r3, [r7, #20]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f022 0208 	bic.w	r2, r2, #8
 80036c4:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80036d0:	f003 0308 	and.w	r3, r3, #8
 80036d4:	617b      	str	r3, [r7, #20]
 80036d6:	697b      	ldr	r3, [r7, #20]

  /* Disable the DSI host */
  __HAL_DSI_DISABLE(hdsi);
 80036d8:	2300      	movs	r3, #0
 80036da:	613b      	str	r3, [r7, #16]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	685a      	ldr	r2, [r3, #4]
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f022 0201 	bic.w	r2, r2, #1
 80036ea:	605a      	str	r2, [r3, #4]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	f003 0301 	and.w	r3, r3, #1
 80036f6:	613b      	str	r3, [r7, #16]
 80036f8:	693b      	ldr	r3, [r7, #16]

  /* D-PHY clock and digital disable */
  hdsi->Instance->PCTLR &= ~(DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f022 0206 	bic.w	r2, r2, #6
 800370a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Turn off the DSI PLL */
  __HAL_DSI_PLL_DISABLE(hdsi);
 800370e:	2300      	movs	r3, #0
 8003710:	60fb      	str	r3, [r7, #12]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f022 0201 	bic.w	r2, r2, #1
 8003722:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 800372e:	f003 0301 	and.w	r3, r3, #1
 8003732:	60fb      	str	r3, [r7, #12]
 8003734:	68fb      	ldr	r3, [r7, #12]

  /* Disable the regulator */
  __HAL_DSI_REG_DISABLE(hdsi);
 8003736:	2300      	movs	r3, #0
 8003738:	60bb      	str	r3, [r7, #8]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800374a:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8003756:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800375a:	60bb      	str	r3, [r7, #8]
 800375c:	68bb      	ldr	r3, [r7, #8]
  }
  /* DeInit the low level hardware */
  hdsi->MspDeInitCallback(hdsi);
#else
  /* DeInit the low level hardware */
  HAL_DSI_MspDeInit(hdsi);
 800375e:	6878      	ldr	r0, [r7, #4]
 8003760:	f000 f818 	bl	8003794 <HAL_DSI_MspDeInit>
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */

  /* Initialize the error code */
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2200      	movs	r2, #0
 8003768:	615a      	str	r2, [r3, #20]

  /* Initialize the DSI state*/
  hdsi->State = HAL_DSI_STATE_RESET;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2200      	movs	r2, #0
 800376e:	745a      	strb	r2, [r3, #17]

  /* Release Lock */
  __HAL_UNLOCK(hdsi);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2200      	movs	r2, #0
 8003774:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003776:	2300      	movs	r3, #0
}
 8003778:	4618      	mov	r0, r3
 800377a:	3718      	adds	r7, #24
 800377c:	46bd      	mov	sp, r7
 800377e:	bd80      	pop	{r7, pc}

08003780 <HAL_DSI_MspInit>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval None
  */
__weak void HAL_DSI_MspInit(DSI_HandleTypeDef *hdsi)
{
 8003780:	b480      	push	{r7}
 8003782:	b083      	sub	sp, #12
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_MspInit could be implemented in the user file
   */
}
 8003788:	bf00      	nop
 800378a:	370c      	adds	r7, #12
 800378c:	46bd      	mov	sp, r7
 800378e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003792:	4770      	bx	lr

08003794 <HAL_DSI_MspDeInit>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval None
  */
__weak void HAL_DSI_MspDeInit(DSI_HandleTypeDef *hdsi)
{
 8003794:	b480      	push	{r7}
 8003796:	b083      	sub	sp, #12
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_MspDeInit could be implemented in the user file
   */
}
 800379c:	bf00      	nop
 800379e:	370c      	adds	r7, #12
 80037a0:	46bd      	mov	sp, r7
 80037a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a6:	4770      	bx	lr

080037a8 <HAL_DSI_ConfigVideoMode>:
  * @param  VidCfg pointer to a DSI_VidCfgTypeDef structure that contains
  *                the DSI video mode configuration parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigVideoMode(DSI_HandleTypeDef *hdsi, DSI_VidCfgTypeDef *VidCfg)
{
 80037a8:	b480      	push	{r7}
 80037aa:	b083      	sub	sp, #12
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
 80037b0:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	7c1b      	ldrb	r3, [r3, #16]
 80037b6:	2b01      	cmp	r3, #1
 80037b8:	d101      	bne.n	80037be <HAL_DSI_ConfigVideoMode+0x16>
 80037ba:	2302      	movs	r3, #2
 80037bc:	e1ee      	b.n	8003b9c <HAL_DSI_ConfigVideoMode+0x3f4>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2201      	movs	r2, #1
 80037c2:	741a      	strb	r2, [r3, #16]
  {
    assert_param(IS_DSI_LOOSELY_PACKED(VidCfg->LooselyPacked));
  }

  /* Select video mode by resetting CMDM and DSIM bits */
  hdsi->Instance->MCR &= ~DSI_MCR_CMDM;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f022 0201 	bic.w	r2, r2, #1
 80037d2:	635a      	str	r2, [r3, #52]	; 0x34
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_DSIM;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f022 0201 	bic.w	r2, r2, #1
 80037e4:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Configure the video mode transmission type */
  hdsi->Instance->VMCR &= ~DSI_VMCR_VMT;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f022 0203 	bic.w	r2, r2, #3
 80037f6:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->Mode;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	68da      	ldr	r2, [r3, #12]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	430a      	orrs	r2, r1
 8003808:	639a      	str	r2, [r3, #56]	; 0x38

  /* Configure the video packet size */
  hdsi->Instance->VPCR &= ~DSI_VPCR_VPSIZE;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	4b8b      	ldr	r3, [pc, #556]	; (8003a44 <HAL_DSI_ConfigVideoMode+0x29c>)
 8003816:	400b      	ands	r3, r1
 8003818:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdsi->Instance->VPCR |= VidCfg->PacketSize;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	691a      	ldr	r2, [r3, #16]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	430a      	orrs	r2, r1
 800382a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the chunks number to be transmitted through the DSI link */
  hdsi->Instance->VCCR &= ~DSI_VCCR_NUMC;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681a      	ldr	r2, [r3, #0]
 8003836:	4b84      	ldr	r3, [pc, #528]	; (8003a48 <HAL_DSI_ConfigVideoMode+0x2a0>)
 8003838:	400b      	ands	r3, r1
 800383a:	6413      	str	r3, [r2, #64]	; 0x40
  hdsi->Instance->VCCR |= VidCfg->NumberOfChunks;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	695a      	ldr	r2, [r3, #20]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	430a      	orrs	r2, r1
 800384c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the size of the null packet */
  hdsi->Instance->VNPCR &= ~DSI_VNPCR_NPSIZE;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681a      	ldr	r2, [r3, #0]
 8003858:	4b7b      	ldr	r3, [pc, #492]	; (8003a48 <HAL_DSI_ConfigVideoMode+0x2a0>)
 800385a:	400b      	ands	r3, r1
 800385c:	6453      	str	r3, [r2, #68]	; 0x44
  hdsi->Instance->VNPCR |= VidCfg->NullPacketSize;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	699a      	ldr	r2, [r3, #24]
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	430a      	orrs	r2, r1
 800386e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Select the virtual channel for the LTDC interface traffic */
  hdsi->Instance->LVCIDR &= ~DSI_LVCIDR_VCID;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	68da      	ldr	r2, [r3, #12]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f022 0203 	bic.w	r2, r2, #3
 800387e:	60da      	str	r2, [r3, #12]
  hdsi->Instance->LVCIDR |= VidCfg->VirtualChannelID;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	68d9      	ldr	r1, [r3, #12]
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	681a      	ldr	r2, [r3, #0]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	430a      	orrs	r2, r1
 8003890:	60da      	str	r2, [r3, #12]

  /* Configure the polarity of control signals */
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	695a      	ldr	r2, [r3, #20]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f022 0207 	bic.w	r2, r2, #7
 80038a0:	615a      	str	r2, [r3, #20]
  hdsi->Instance->LPCR |= (VidCfg->DEPolarity | VidCfg->VSPolarity | VidCfg->HSPolarity);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	6959      	ldr	r1, [r3, #20]
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	6a1b      	ldr	r3, [r3, #32]
 80038b0:	431a      	orrs	r2, r3
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	69db      	ldr	r3, [r3, #28]
 80038b6:	431a      	orrs	r2, r3
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	430a      	orrs	r2, r1
 80038be:	615a      	str	r2, [r3, #20]

  /* Select the color coding for the host */
  hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_COLC;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	691a      	ldr	r2, [r3, #16]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f022 020f 	bic.w	r2, r2, #15
 80038ce:	611a      	str	r2, [r3, #16]
  hdsi->Instance->LCOLCR |= VidCfg->ColorCoding;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	6919      	ldr	r1, [r3, #16]
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	685a      	ldr	r2, [r3, #4]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	430a      	orrs	r2, r1
 80038e0:	611a      	str	r2, [r3, #16]

  /* Select the color coding for the wrapper */
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f022 020e 	bic.w	r2, r2, #14
 80038f2:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= ((VidCfg->ColorCoding) << 1U);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f8d3 1400 	ldr.w	r1, [r3, #1024]	; 0x400
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	005a      	lsls	r2, r3, #1
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	430a      	orrs	r2, r1
 800390a:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Enable/disable the loosely packed variant to 18-bit configuration */
  if (VidCfg->ColorCoding == DSI_RGB666)
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	2b03      	cmp	r3, #3
 8003914:	d110      	bne.n	8003938 <HAL_DSI_ConfigVideoMode+0x190>
  {
    hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_LPE;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	691a      	ldr	r2, [r3, #16]
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003924:	611a      	str	r2, [r3, #16]
    hdsi->Instance->LCOLCR |= VidCfg->LooselyPacked;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	6919      	ldr	r1, [r3, #16]
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	689a      	ldr	r2, [r3, #8]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	430a      	orrs	r2, r1
 8003936:	611a      	str	r2, [r3, #16]
  }

  /* Set the Horizontal Synchronization Active (HSA) in lane byte clock cycles */
  hdsi->Instance->VHSACR &= ~DSI_VHSACR_HSA;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	6c99      	ldr	r1, [r3, #72]	; 0x48
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681a      	ldr	r2, [r3, #0]
 8003942:	4b42      	ldr	r3, [pc, #264]	; (8003a4c <HAL_DSI_ConfigVideoMode+0x2a4>)
 8003944:	400b      	ands	r3, r1
 8003946:	6493      	str	r3, [r2, #72]	; 0x48
  hdsi->Instance->VHSACR |= VidCfg->HorizontalSyncActive;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	6c99      	ldr	r1, [r3, #72]	; 0x48
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	430a      	orrs	r2, r1
 8003958:	649a      	str	r2, [r3, #72]	; 0x48

  /* Set the Horizontal Back Porch (HBP) in lane byte clock cycles */
  hdsi->Instance->VHBPCR &= ~DSI_VHBPCR_HBP;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681a      	ldr	r2, [r3, #0]
 8003964:	4b39      	ldr	r3, [pc, #228]	; (8003a4c <HAL_DSI_ConfigVideoMode+0x2a4>)
 8003966:	400b      	ands	r3, r1
 8003968:	64d3      	str	r3, [r2, #76]	; 0x4c
  hdsi->Instance->VHBPCR |= VidCfg->HorizontalBackPorch;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	430a      	orrs	r2, r1
 800397a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the total line time (HLINE=HSA+HBP+HACT+HFP) in lane byte clock cycles */
  hdsi->Instance->VLCR &= ~DSI_VLCR_HLINE;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681a      	ldr	r2, [r3, #0]
 8003986:	4b32      	ldr	r3, [pc, #200]	; (8003a50 <HAL_DSI_ConfigVideoMode+0x2a8>)
 8003988:	400b      	ands	r3, r1
 800398a:	6513      	str	r3, [r2, #80]	; 0x50
  hdsi->Instance->VLCR |= VidCfg->HorizontalLine;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	430a      	orrs	r2, r1
 800399c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Vertical Synchronization Active (VSA) */
  hdsi->Instance->VVSACR &= ~DSI_VVSACR_VSA;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681a      	ldr	r2, [r3, #0]
 80039a8:	4b2a      	ldr	r3, [pc, #168]	; (8003a54 <HAL_DSI_ConfigVideoMode+0x2ac>)
 80039aa:	400b      	ands	r3, r1
 80039ac:	6553      	str	r3, [r2, #84]	; 0x54
  hdsi->Instance->VVSACR |= VidCfg->VerticalSyncActive;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	430a      	orrs	r2, r1
 80039be:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Vertical Back Porch (VBP)*/
  hdsi->Instance->VVBPCR &= ~DSI_VVBPCR_VBP;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	6d99      	ldr	r1, [r3, #88]	; 0x58
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	4b22      	ldr	r3, [pc, #136]	; (8003a54 <HAL_DSI_ConfigVideoMode+0x2ac>)
 80039cc:	400b      	ands	r3, r1
 80039ce:	6593      	str	r3, [r2, #88]	; 0x58
  hdsi->Instance->VVBPCR |= VidCfg->VerticalBackPorch;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	6d99      	ldr	r1, [r3, #88]	; 0x58
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	430a      	orrs	r2, r1
 80039e0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the Vertical Front Porch (VFP)*/
  hdsi->Instance->VVFPCR &= ~DSI_VVFPCR_VFP;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681a      	ldr	r2, [r3, #0]
 80039ec:	4b19      	ldr	r3, [pc, #100]	; (8003a54 <HAL_DSI_ConfigVideoMode+0x2ac>)
 80039ee:	400b      	ands	r3, r1
 80039f0:	65d3      	str	r3, [r2, #92]	; 0x5c
  hdsi->Instance->VVFPCR |= VidCfg->VerticalFrontPorch;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	430a      	orrs	r2, r1
 8003a02:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set the Vertical Active period*/
  hdsi->Instance->VVACR &= ~DSI_VVACR_VA;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681a      	ldr	r2, [r3, #0]
 8003a0e:	4b0d      	ldr	r3, [pc, #52]	; (8003a44 <HAL_DSI_ConfigVideoMode+0x29c>)
 8003a10:	400b      	ands	r3, r1
 8003a12:	6613      	str	r3, [r2, #96]	; 0x60
  hdsi->Instance->VVACR |= VidCfg->VerticalActive;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	430a      	orrs	r2, r1
 8003a24:	661a      	str	r2, [r3, #96]	; 0x60

  /* Configure the command transmission mode */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPCE;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003a34:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPCommandEnable;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a40:	e00a      	b.n	8003a58 <HAL_DSI_ConfigVideoMode+0x2b0>
 8003a42:	bf00      	nop
 8003a44:	ffffc000 	.word	0xffffc000
 8003a48:	ffffe000 	.word	0xffffe000
 8003a4c:	fffff000 	.word	0xfffff000
 8003a50:	ffff8000 	.word	0xffff8000
 8003a54:	fffffc00 	.word	0xfffffc00
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	430a      	orrs	r2, r1
 8003a5e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Low power largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_LPSIZE;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	699a      	ldr	r2, [r3, #24]
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f422 027f 	bic.w	r2, r2, #16711680	; 0xff0000
 8003a6e:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= ((VidCfg->LPLargestPacketSize) << 16U);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	6999      	ldr	r1, [r3, #24]
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a7a:	041a      	lsls	r2, r3, #16
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	430a      	orrs	r2, r1
 8003a82:	619a      	str	r2, [r3, #24]

  /* Low power VACT largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_VLPSIZE;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	699a      	ldr	r2, [r3, #24]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003a92:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= VidCfg->LPVACTLargestPacketSize;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	6999      	ldr	r1, [r3, #24]
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	430a      	orrs	r2, r1
 8003aa4:	619a      	str	r2, [r3, #24]

  /* Enable LP transition in HFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHFPE;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003ab4:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalFrontPorchEnable;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	430a      	orrs	r2, r1
 8003ac6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in HBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHBPE;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003ad6:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalBackPorchEnable;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	430a      	orrs	r2, r1
 8003ae8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VACT period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVAE;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003af8:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalActiveEnable;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	430a      	orrs	r2, r1
 8003b0a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVFPE;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b1a:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalFrontPorchEnable;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	430a      	orrs	r2, r1
 8003b2c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVBPE;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003b3c:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalBackPorchEnable;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	430a      	orrs	r2, r1
 8003b4e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in vertical sync period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVSAE;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003b5e:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalSyncActiveEnable;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	430a      	orrs	r2, r1
 8003b70:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the request for an acknowledge response at the end of a frame */
  hdsi->Instance->VMCR &= ~DSI_VMCR_FBTAAE;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003b80:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->FrameBTAAcknowledgeEnable;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	430a      	orrs	r2, r1
 8003b92:	639a      	str	r2, [r3, #56]	; 0x38

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2200      	movs	r2, #0
 8003b98:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003b9a:	2300      	movs	r3, #0
}
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	370c      	adds	r7, #12
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba6:	4770      	bx	lr

08003ba8 <HAL_DSI_Start>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Start(DSI_HandleTypeDef *hdsi)
{
 8003ba8:	b480      	push	{r7}
 8003baa:	b085      	sub	sp, #20
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	7c1b      	ldrb	r3, [r3, #16]
 8003bb4:	2b01      	cmp	r3, #1
 8003bb6:	d101      	bne.n	8003bbc <HAL_DSI_Start+0x14>
 8003bb8:	2302      	movs	r3, #2
 8003bba:	e02b      	b.n	8003c14 <HAL_DSI_Start+0x6c>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	741a      	strb	r2, [r3, #16]

  /* Enable the DSI host */
  __HAL_DSI_ENABLE(hdsi);
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	60fb      	str	r3, [r7, #12]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	685a      	ldr	r2, [r3, #4]
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f042 0201 	orr.w	r2, r2, #1
 8003bd4:	605a      	str	r2, [r3, #4]
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	f003 0301 	and.w	r3, r3, #1
 8003be0:	60fb      	str	r3, [r7, #12]
 8003be2:	68fb      	ldr	r3, [r7, #12]

  /* Enable the DSI wrapper */
  __HAL_DSI_WRAPPER_ENABLE(hdsi);
 8003be4:	2300      	movs	r3, #0
 8003be6:	60bb      	str	r3, [r7, #8]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f042 0208 	orr.w	r2, r2, #8
 8003bf8:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8003c04:	f003 0308 	and.w	r3, r3, #8
 8003c08:	60bb      	str	r3, [r7, #8]
 8003c0a:	68bb      	ldr	r3, [r7, #8]

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003c12:	2300      	movs	r3, #0
}
 8003c14:	4618      	mov	r0, r3
 8003c16:	3714      	adds	r7, #20
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1e:	4770      	bx	lr

08003c20 <HAL_DSI_ShortWrite>:
HAL_StatusTypeDef HAL_DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                     uint32_t ChannelID,
                                     uint32_t Mode,
                                     uint32_t Param1,
                                     uint32_t Param2)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b088      	sub	sp, #32
 8003c24:	af02      	add	r7, sp, #8
 8003c26:	60f8      	str	r0, [r7, #12]
 8003c28:	60b9      	str	r1, [r7, #8]
 8003c2a:	607a      	str	r2, [r7, #4]
 8003c2c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  /* Check the parameters */
  assert_param(IS_DSI_SHORT_WRITE_PACKET_TYPE(Mode));

  /* Process locked */
  __HAL_LOCK(hdsi);
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	7c1b      	ldrb	r3, [r3, #16]
 8003c32:	2b01      	cmp	r3, #1
 8003c34:	d101      	bne.n	8003c3a <HAL_DSI_ShortWrite+0x1a>
 8003c36:	2302      	movs	r3, #2
 8003c38:	e010      	b.n	8003c5c <HAL_DSI_ShortWrite+0x3c>
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	741a      	strb	r2, [r3, #16]

  status = DSI_ShortWrite(hdsi, ChannelID, Mode, Param1, Param2);
 8003c40:	6a3b      	ldr	r3, [r7, #32]
 8003c42:	9300      	str	r3, [sp, #0]
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	687a      	ldr	r2, [r7, #4]
 8003c48:	68b9      	ldr	r1, [r7, #8]
 8003c4a:	68f8      	ldr	r0, [r7, #12]
 8003c4c:	f7ff fbdb 	bl	8003406 <DSI_ShortWrite>
 8003c50:	4603      	mov	r3, r0
 8003c52:	75fb      	strb	r3, [r7, #23]

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	2200      	movs	r2, #0
 8003c58:	741a      	strb	r2, [r3, #16]

  return status;
 8003c5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	3718      	adds	r7, #24
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bd80      	pop	{r7, pc}

08003c64 <HAL_DSI_LongWrite>:
                                    uint32_t ChannelID,
                                    uint32_t Mode,
                                    uint32_t NbParams,
                                    uint32_t Param1,
                                    uint8_t *ParametersTable)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b08c      	sub	sp, #48	; 0x30
 8003c68:	af02      	add	r7, sp, #8
 8003c6a:	60f8      	str	r0, [r7, #12]
 8003c6c:	60b9      	str	r1, [r7, #8]
 8003c6e:	607a      	str	r2, [r7, #4]
 8003c70:	603b      	str	r3, [r7, #0]
  uint32_t uicounter;
  uint32_t nbBytes;
  uint32_t count;
  uint32_t tickstart;
  uint32_t fifoword;
  uint8_t *pparams = ParametersTable;
 8003c72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c74:	61bb      	str	r3, [r7, #24]

  /* Process locked */
  __HAL_LOCK(hdsi);
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	7c1b      	ldrb	r3, [r3, #16]
 8003c7a:	2b01      	cmp	r3, #1
 8003c7c:	d101      	bne.n	8003c82 <HAL_DSI_LongWrite+0x1e>
 8003c7e:	2302      	movs	r3, #2
 8003c80:	e083      	b.n	8003d8a <HAL_DSI_LongWrite+0x126>
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	2201      	movs	r2, #1
 8003c86:	741a      	strb	r2, [r3, #16]

  /* Check the parameters */
  assert_param(IS_DSI_LONG_WRITE_PACKET_TYPE(Mode));

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c88:	f7fe fdf2 	bl	8002870 <HAL_GetTick>
 8003c8c:	6178      	str	r0, [r7, #20]

  /* Wait for Command FIFO Empty */
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8003c8e:	e00b      	b.n	8003ca8 <HAL_DSI_LongWrite+0x44>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8003c90:	f7fe fdee 	bl	8002870 <HAL_GetTick>
 8003c94:	4602      	mov	r2, r0
 8003c96:	697b      	ldr	r3, [r7, #20]
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	2b64      	cmp	r3, #100	; 0x64
 8003c9c:	d904      	bls.n	8003ca8 <HAL_DSI_LongWrite+0x44>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hdsi);
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	741a      	strb	r2, [r3, #16]

      return HAL_TIMEOUT;
 8003ca4:	2303      	movs	r3, #3
 8003ca6:	e070      	b.n	8003d8a <HAL_DSI_LongWrite+0x126>
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003cae:	f003 0301 	and.w	r3, r3, #1
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d0ec      	beq.n	8003c90 <HAL_DSI_LongWrite+0x2c>
    }
  }

  /* Set the DCS code on payload byte 1, and the other parameters on the write FIFO command*/
  fifoword = Param1;
 8003cb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cb8:	61fb      	str	r3, [r7, #28]
  nbBytes = (NbParams < 3U) ? NbParams : 3U;
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	2b03      	cmp	r3, #3
 8003cbe:	bf28      	it	cs
 8003cc0:	2303      	movcs	r3, #3
 8003cc2:	613b      	str	r3, [r7, #16]

  for (count = 0U; count < nbBytes; count++)
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	623b      	str	r3, [r7, #32]
 8003cc8:	e00f      	b.n	8003cea <HAL_DSI_LongWrite+0x86>
  {
    fifoword |= (((uint32_t)(*(pparams + count))) << (8U + (8U * count)));
 8003cca:	69ba      	ldr	r2, [r7, #24]
 8003ccc:	6a3b      	ldr	r3, [r7, #32]
 8003cce:	4413      	add	r3, r2
 8003cd0:	781b      	ldrb	r3, [r3, #0]
 8003cd2:	461a      	mov	r2, r3
 8003cd4:	6a3b      	ldr	r3, [r7, #32]
 8003cd6:	3301      	adds	r3, #1
 8003cd8:	00db      	lsls	r3, r3, #3
 8003cda:	fa02 f303 	lsl.w	r3, r2, r3
 8003cde:	69fa      	ldr	r2, [r7, #28]
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	61fb      	str	r3, [r7, #28]
  for (count = 0U; count < nbBytes; count++)
 8003ce4:	6a3b      	ldr	r3, [r7, #32]
 8003ce6:	3301      	adds	r3, #1
 8003ce8:	623b      	str	r3, [r7, #32]
 8003cea:	6a3a      	ldr	r2, [r7, #32]
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	429a      	cmp	r2, r3
 8003cf0:	d3eb      	bcc.n	8003cca <HAL_DSI_LongWrite+0x66>
  }
  hdsi->Instance->GPDR = fifoword;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	69fa      	ldr	r2, [r7, #28]
 8003cf8:	671a      	str	r2, [r3, #112]	; 0x70

  uicounter = NbParams - nbBytes;
 8003cfa:	683a      	ldr	r2, [r7, #0]
 8003cfc:	693b      	ldr	r3, [r7, #16]
 8003cfe:	1ad3      	subs	r3, r2, r3
 8003d00:	627b      	str	r3, [r7, #36]	; 0x24
  pparams += nbBytes;
 8003d02:	69ba      	ldr	r2, [r7, #24]
 8003d04:	693b      	ldr	r3, [r7, #16]
 8003d06:	4413      	add	r3, r2
 8003d08:	61bb      	str	r3, [r7, #24]
  /* Set the Next parameters on the write FIFO command*/
  while (uicounter != 0U)
 8003d0a:	e028      	b.n	8003d5e <HAL_DSI_LongWrite+0xfa>
  {
    nbBytes = (uicounter < 4U) ? uicounter : 4U;
 8003d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d0e:	2b04      	cmp	r3, #4
 8003d10:	bf28      	it	cs
 8003d12:	2304      	movcs	r3, #4
 8003d14:	613b      	str	r3, [r7, #16]
    fifoword = 0U;
 8003d16:	2300      	movs	r3, #0
 8003d18:	61fb      	str	r3, [r7, #28]
    for (count = 0U; count < nbBytes; count++)
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	623b      	str	r3, [r7, #32]
 8003d1e:	e00e      	b.n	8003d3e <HAL_DSI_LongWrite+0xda>
    {
      fifoword |= (((uint32_t)(*(pparams + count))) << (8U * count));
 8003d20:	69ba      	ldr	r2, [r7, #24]
 8003d22:	6a3b      	ldr	r3, [r7, #32]
 8003d24:	4413      	add	r3, r2
 8003d26:	781b      	ldrb	r3, [r3, #0]
 8003d28:	461a      	mov	r2, r3
 8003d2a:	6a3b      	ldr	r3, [r7, #32]
 8003d2c:	00db      	lsls	r3, r3, #3
 8003d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d32:	69fa      	ldr	r2, [r7, #28]
 8003d34:	4313      	orrs	r3, r2
 8003d36:	61fb      	str	r3, [r7, #28]
    for (count = 0U; count < nbBytes; count++)
 8003d38:	6a3b      	ldr	r3, [r7, #32]
 8003d3a:	3301      	adds	r3, #1
 8003d3c:	623b      	str	r3, [r7, #32]
 8003d3e:	6a3a      	ldr	r2, [r7, #32]
 8003d40:	693b      	ldr	r3, [r7, #16]
 8003d42:	429a      	cmp	r2, r3
 8003d44:	d3ec      	bcc.n	8003d20 <HAL_DSI_LongWrite+0xbc>
    }
    hdsi->Instance->GPDR = fifoword;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	69fa      	ldr	r2, [r7, #28]
 8003d4c:	671a      	str	r2, [r3, #112]	; 0x70

    uicounter -= nbBytes;
 8003d4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d50:	693b      	ldr	r3, [r7, #16]
 8003d52:	1ad3      	subs	r3, r2, r3
 8003d54:	627b      	str	r3, [r7, #36]	; 0x24
    pparams += nbBytes;
 8003d56:	69ba      	ldr	r2, [r7, #24]
 8003d58:	693b      	ldr	r3, [r7, #16]
 8003d5a:	4413      	add	r3, r2
 8003d5c:	61bb      	str	r3, [r7, #24]
  while (uicounter != 0U)
 8003d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d1d3      	bne.n	8003d0c <HAL_DSI_LongWrite+0xa8>
  }

  /* Configure the packet to send a long DCS command */
  DSI_ConfigPacketHeader(hdsi->Instance,
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	6818      	ldr	r0, [r3, #0]
                         ChannelID,
                         Mode,
                         ((NbParams + 1U) & 0x00FFU),
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	3301      	adds	r3, #1
  DSI_ConfigPacketHeader(hdsi->Instance,
 8003d6c:	b2da      	uxtb	r2, r3
                         (((NbParams + 1U) & 0xFF00U) >> 8U));
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	3301      	adds	r3, #1
 8003d72:	0a1b      	lsrs	r3, r3, #8
  DSI_ConfigPacketHeader(hdsi->Instance,
 8003d74:	b2db      	uxtb	r3, r3
 8003d76:	9300      	str	r3, [sp, #0]
 8003d78:	4613      	mov	r3, r2
 8003d7a:	687a      	ldr	r2, [r7, #4]
 8003d7c:	68b9      	ldr	r1, [r7, #8]
 8003d7e:	f7ff fb29 	bl	80033d4 <DSI_ConfigPacketHeader>

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	2200      	movs	r2, #0
 8003d86:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003d88:	2300      	movs	r3, #0
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	3728      	adds	r7, #40	; 0x28
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}
	...

08003d94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b089      	sub	sp, #36	; 0x24
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
 8003d9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003da2:	2300      	movs	r3, #0
 8003da4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003da6:	2300      	movs	r3, #0
 8003da8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003daa:	2300      	movs	r3, #0
 8003dac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003dae:	2300      	movs	r3, #0
 8003db0:	61fb      	str	r3, [r7, #28]
 8003db2:	e175      	b.n	80040a0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003db4:	2201      	movs	r2, #1
 8003db6:	69fb      	ldr	r3, [r7, #28]
 8003db8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dbc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	697a      	ldr	r2, [r7, #20]
 8003dc4:	4013      	ands	r3, r2
 8003dc6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003dc8:	693a      	ldr	r2, [r7, #16]
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	429a      	cmp	r2, r3
 8003dce:	f040 8164 	bne.w	800409a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	f003 0303 	and.w	r3, r3, #3
 8003dda:	2b01      	cmp	r3, #1
 8003ddc:	d005      	beq.n	8003dea <HAL_GPIO_Init+0x56>
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	f003 0303 	and.w	r3, r3, #3
 8003de6:	2b02      	cmp	r3, #2
 8003de8:	d130      	bne.n	8003e4c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	689b      	ldr	r3, [r3, #8]
 8003dee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003df0:	69fb      	ldr	r3, [r7, #28]
 8003df2:	005b      	lsls	r3, r3, #1
 8003df4:	2203      	movs	r2, #3
 8003df6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dfa:	43db      	mvns	r3, r3
 8003dfc:	69ba      	ldr	r2, [r7, #24]
 8003dfe:	4013      	ands	r3, r2
 8003e00:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	68da      	ldr	r2, [r3, #12]
 8003e06:	69fb      	ldr	r3, [r7, #28]
 8003e08:	005b      	lsls	r3, r3, #1
 8003e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e0e:	69ba      	ldr	r2, [r7, #24]
 8003e10:	4313      	orrs	r3, r2
 8003e12:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	69ba      	ldr	r2, [r7, #24]
 8003e18:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003e20:	2201      	movs	r2, #1
 8003e22:	69fb      	ldr	r3, [r7, #28]
 8003e24:	fa02 f303 	lsl.w	r3, r2, r3
 8003e28:	43db      	mvns	r3, r3
 8003e2a:	69ba      	ldr	r2, [r7, #24]
 8003e2c:	4013      	ands	r3, r2
 8003e2e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	091b      	lsrs	r3, r3, #4
 8003e36:	f003 0201 	and.w	r2, r3, #1
 8003e3a:	69fb      	ldr	r3, [r7, #28]
 8003e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e40:	69ba      	ldr	r2, [r7, #24]
 8003e42:	4313      	orrs	r3, r2
 8003e44:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	69ba      	ldr	r2, [r7, #24]
 8003e4a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	f003 0303 	and.w	r3, r3, #3
 8003e54:	2b03      	cmp	r3, #3
 8003e56:	d017      	beq.n	8003e88 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	68db      	ldr	r3, [r3, #12]
 8003e5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003e5e:	69fb      	ldr	r3, [r7, #28]
 8003e60:	005b      	lsls	r3, r3, #1
 8003e62:	2203      	movs	r2, #3
 8003e64:	fa02 f303 	lsl.w	r3, r2, r3
 8003e68:	43db      	mvns	r3, r3
 8003e6a:	69ba      	ldr	r2, [r7, #24]
 8003e6c:	4013      	ands	r3, r2
 8003e6e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	689a      	ldr	r2, [r3, #8]
 8003e74:	69fb      	ldr	r3, [r7, #28]
 8003e76:	005b      	lsls	r3, r3, #1
 8003e78:	fa02 f303 	lsl.w	r3, r2, r3
 8003e7c:	69ba      	ldr	r2, [r7, #24]
 8003e7e:	4313      	orrs	r3, r2
 8003e80:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	69ba      	ldr	r2, [r7, #24]
 8003e86:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	f003 0303 	and.w	r3, r3, #3
 8003e90:	2b02      	cmp	r3, #2
 8003e92:	d123      	bne.n	8003edc <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003e94:	69fb      	ldr	r3, [r7, #28]
 8003e96:	08da      	lsrs	r2, r3, #3
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	3208      	adds	r2, #8
 8003e9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ea0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003ea2:	69fb      	ldr	r3, [r7, #28]
 8003ea4:	f003 0307 	and.w	r3, r3, #7
 8003ea8:	009b      	lsls	r3, r3, #2
 8003eaa:	220f      	movs	r2, #15
 8003eac:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb0:	43db      	mvns	r3, r3
 8003eb2:	69ba      	ldr	r2, [r7, #24]
 8003eb4:	4013      	ands	r3, r2
 8003eb6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	691a      	ldr	r2, [r3, #16]
 8003ebc:	69fb      	ldr	r3, [r7, #28]
 8003ebe:	f003 0307 	and.w	r3, r3, #7
 8003ec2:	009b      	lsls	r3, r3, #2
 8003ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec8:	69ba      	ldr	r2, [r7, #24]
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003ece:	69fb      	ldr	r3, [r7, #28]
 8003ed0:	08da      	lsrs	r2, r3, #3
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	3208      	adds	r2, #8
 8003ed6:	69b9      	ldr	r1, [r7, #24]
 8003ed8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003ee2:	69fb      	ldr	r3, [r7, #28]
 8003ee4:	005b      	lsls	r3, r3, #1
 8003ee6:	2203      	movs	r2, #3
 8003ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8003eec:	43db      	mvns	r3, r3
 8003eee:	69ba      	ldr	r2, [r7, #24]
 8003ef0:	4013      	ands	r3, r2
 8003ef2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	f003 0203 	and.w	r2, r3, #3
 8003efc:	69fb      	ldr	r3, [r7, #28]
 8003efe:	005b      	lsls	r3, r3, #1
 8003f00:	fa02 f303 	lsl.w	r3, r2, r3
 8003f04:	69ba      	ldr	r2, [r7, #24]
 8003f06:	4313      	orrs	r3, r2
 8003f08:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	69ba      	ldr	r2, [r7, #24]
 8003f0e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	f000 80be 	beq.w	800409a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f1e:	4b66      	ldr	r3, [pc, #408]	; (80040b8 <HAL_GPIO_Init+0x324>)
 8003f20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f22:	4a65      	ldr	r2, [pc, #404]	; (80040b8 <HAL_GPIO_Init+0x324>)
 8003f24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f28:	6453      	str	r3, [r2, #68]	; 0x44
 8003f2a:	4b63      	ldr	r3, [pc, #396]	; (80040b8 <HAL_GPIO_Init+0x324>)
 8003f2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f2e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f32:	60fb      	str	r3, [r7, #12]
 8003f34:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003f36:	4a61      	ldr	r2, [pc, #388]	; (80040bc <HAL_GPIO_Init+0x328>)
 8003f38:	69fb      	ldr	r3, [r7, #28]
 8003f3a:	089b      	lsrs	r3, r3, #2
 8003f3c:	3302      	adds	r3, #2
 8003f3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f42:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003f44:	69fb      	ldr	r3, [r7, #28]
 8003f46:	f003 0303 	and.w	r3, r3, #3
 8003f4a:	009b      	lsls	r3, r3, #2
 8003f4c:	220f      	movs	r2, #15
 8003f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f52:	43db      	mvns	r3, r3
 8003f54:	69ba      	ldr	r2, [r7, #24]
 8003f56:	4013      	ands	r3, r2
 8003f58:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	4a58      	ldr	r2, [pc, #352]	; (80040c0 <HAL_GPIO_Init+0x32c>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d037      	beq.n	8003fd2 <HAL_GPIO_Init+0x23e>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	4a57      	ldr	r2, [pc, #348]	; (80040c4 <HAL_GPIO_Init+0x330>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d031      	beq.n	8003fce <HAL_GPIO_Init+0x23a>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	4a56      	ldr	r2, [pc, #344]	; (80040c8 <HAL_GPIO_Init+0x334>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d02b      	beq.n	8003fca <HAL_GPIO_Init+0x236>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	4a55      	ldr	r2, [pc, #340]	; (80040cc <HAL_GPIO_Init+0x338>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d025      	beq.n	8003fc6 <HAL_GPIO_Init+0x232>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	4a54      	ldr	r2, [pc, #336]	; (80040d0 <HAL_GPIO_Init+0x33c>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d01f      	beq.n	8003fc2 <HAL_GPIO_Init+0x22e>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	4a53      	ldr	r2, [pc, #332]	; (80040d4 <HAL_GPIO_Init+0x340>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d019      	beq.n	8003fbe <HAL_GPIO_Init+0x22a>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	4a52      	ldr	r2, [pc, #328]	; (80040d8 <HAL_GPIO_Init+0x344>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d013      	beq.n	8003fba <HAL_GPIO_Init+0x226>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	4a51      	ldr	r2, [pc, #324]	; (80040dc <HAL_GPIO_Init+0x348>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d00d      	beq.n	8003fb6 <HAL_GPIO_Init+0x222>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	4a50      	ldr	r2, [pc, #320]	; (80040e0 <HAL_GPIO_Init+0x34c>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d007      	beq.n	8003fb2 <HAL_GPIO_Init+0x21e>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	4a4f      	ldr	r2, [pc, #316]	; (80040e4 <HAL_GPIO_Init+0x350>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d101      	bne.n	8003fae <HAL_GPIO_Init+0x21a>
 8003faa:	2309      	movs	r3, #9
 8003fac:	e012      	b.n	8003fd4 <HAL_GPIO_Init+0x240>
 8003fae:	230a      	movs	r3, #10
 8003fb0:	e010      	b.n	8003fd4 <HAL_GPIO_Init+0x240>
 8003fb2:	2308      	movs	r3, #8
 8003fb4:	e00e      	b.n	8003fd4 <HAL_GPIO_Init+0x240>
 8003fb6:	2307      	movs	r3, #7
 8003fb8:	e00c      	b.n	8003fd4 <HAL_GPIO_Init+0x240>
 8003fba:	2306      	movs	r3, #6
 8003fbc:	e00a      	b.n	8003fd4 <HAL_GPIO_Init+0x240>
 8003fbe:	2305      	movs	r3, #5
 8003fc0:	e008      	b.n	8003fd4 <HAL_GPIO_Init+0x240>
 8003fc2:	2304      	movs	r3, #4
 8003fc4:	e006      	b.n	8003fd4 <HAL_GPIO_Init+0x240>
 8003fc6:	2303      	movs	r3, #3
 8003fc8:	e004      	b.n	8003fd4 <HAL_GPIO_Init+0x240>
 8003fca:	2302      	movs	r3, #2
 8003fcc:	e002      	b.n	8003fd4 <HAL_GPIO_Init+0x240>
 8003fce:	2301      	movs	r3, #1
 8003fd0:	e000      	b.n	8003fd4 <HAL_GPIO_Init+0x240>
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	69fa      	ldr	r2, [r7, #28]
 8003fd6:	f002 0203 	and.w	r2, r2, #3
 8003fda:	0092      	lsls	r2, r2, #2
 8003fdc:	4093      	lsls	r3, r2
 8003fde:	69ba      	ldr	r2, [r7, #24]
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003fe4:	4935      	ldr	r1, [pc, #212]	; (80040bc <HAL_GPIO_Init+0x328>)
 8003fe6:	69fb      	ldr	r3, [r7, #28]
 8003fe8:	089b      	lsrs	r3, r3, #2
 8003fea:	3302      	adds	r3, #2
 8003fec:	69ba      	ldr	r2, [r7, #24]
 8003fee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003ff2:	4b3d      	ldr	r3, [pc, #244]	; (80040e8 <HAL_GPIO_Init+0x354>)
 8003ff4:	689b      	ldr	r3, [r3, #8]
 8003ff6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ff8:	693b      	ldr	r3, [r7, #16]
 8003ffa:	43db      	mvns	r3, r3
 8003ffc:	69ba      	ldr	r2, [r7, #24]
 8003ffe:	4013      	ands	r3, r2
 8004000:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800400a:	2b00      	cmp	r3, #0
 800400c:	d003      	beq.n	8004016 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800400e:	69ba      	ldr	r2, [r7, #24]
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	4313      	orrs	r3, r2
 8004014:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004016:	4a34      	ldr	r2, [pc, #208]	; (80040e8 <HAL_GPIO_Init+0x354>)
 8004018:	69bb      	ldr	r3, [r7, #24]
 800401a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800401c:	4b32      	ldr	r3, [pc, #200]	; (80040e8 <HAL_GPIO_Init+0x354>)
 800401e:	68db      	ldr	r3, [r3, #12]
 8004020:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004022:	693b      	ldr	r3, [r7, #16]
 8004024:	43db      	mvns	r3, r3
 8004026:	69ba      	ldr	r2, [r7, #24]
 8004028:	4013      	ands	r3, r2
 800402a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004034:	2b00      	cmp	r3, #0
 8004036:	d003      	beq.n	8004040 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004038:	69ba      	ldr	r2, [r7, #24]
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	4313      	orrs	r3, r2
 800403e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004040:	4a29      	ldr	r2, [pc, #164]	; (80040e8 <HAL_GPIO_Init+0x354>)
 8004042:	69bb      	ldr	r3, [r7, #24]
 8004044:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004046:	4b28      	ldr	r3, [pc, #160]	; (80040e8 <HAL_GPIO_Init+0x354>)
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800404c:	693b      	ldr	r3, [r7, #16]
 800404e:	43db      	mvns	r3, r3
 8004050:	69ba      	ldr	r2, [r7, #24]
 8004052:	4013      	ands	r3, r2
 8004054:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800405e:	2b00      	cmp	r3, #0
 8004060:	d003      	beq.n	800406a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004062:	69ba      	ldr	r2, [r7, #24]
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	4313      	orrs	r3, r2
 8004068:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800406a:	4a1f      	ldr	r2, [pc, #124]	; (80040e8 <HAL_GPIO_Init+0x354>)
 800406c:	69bb      	ldr	r3, [r7, #24]
 800406e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004070:	4b1d      	ldr	r3, [pc, #116]	; (80040e8 <HAL_GPIO_Init+0x354>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004076:	693b      	ldr	r3, [r7, #16]
 8004078:	43db      	mvns	r3, r3
 800407a:	69ba      	ldr	r2, [r7, #24]
 800407c:	4013      	ands	r3, r2
 800407e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004088:	2b00      	cmp	r3, #0
 800408a:	d003      	beq.n	8004094 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800408c:	69ba      	ldr	r2, [r7, #24]
 800408e:	693b      	ldr	r3, [r7, #16]
 8004090:	4313      	orrs	r3, r2
 8004092:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004094:	4a14      	ldr	r2, [pc, #80]	; (80040e8 <HAL_GPIO_Init+0x354>)
 8004096:	69bb      	ldr	r3, [r7, #24]
 8004098:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800409a:	69fb      	ldr	r3, [r7, #28]
 800409c:	3301      	adds	r3, #1
 800409e:	61fb      	str	r3, [r7, #28]
 80040a0:	69fb      	ldr	r3, [r7, #28]
 80040a2:	2b0f      	cmp	r3, #15
 80040a4:	f67f ae86 	bls.w	8003db4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80040a8:	bf00      	nop
 80040aa:	bf00      	nop
 80040ac:	3724      	adds	r7, #36	; 0x24
 80040ae:	46bd      	mov	sp, r7
 80040b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b4:	4770      	bx	lr
 80040b6:	bf00      	nop
 80040b8:	40023800 	.word	0x40023800
 80040bc:	40013800 	.word	0x40013800
 80040c0:	40020000 	.word	0x40020000
 80040c4:	40020400 	.word	0x40020400
 80040c8:	40020800 	.word	0x40020800
 80040cc:	40020c00 	.word	0x40020c00
 80040d0:	40021000 	.word	0x40021000
 80040d4:	40021400 	.word	0x40021400
 80040d8:	40021800 	.word	0x40021800
 80040dc:	40021c00 	.word	0x40021c00
 80040e0:	40022000 	.word	0x40022000
 80040e4:	40022400 	.word	0x40022400
 80040e8:	40013c00 	.word	0x40013c00

080040ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b085      	sub	sp, #20
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
 80040f4:	460b      	mov	r3, r1
 80040f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	691a      	ldr	r2, [r3, #16]
 80040fc:	887b      	ldrh	r3, [r7, #2]
 80040fe:	4013      	ands	r3, r2
 8004100:	2b00      	cmp	r3, #0
 8004102:	d002      	beq.n	800410a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004104:	2301      	movs	r3, #1
 8004106:	73fb      	strb	r3, [r7, #15]
 8004108:	e001      	b.n	800410e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800410a:	2300      	movs	r3, #0
 800410c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800410e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004110:	4618      	mov	r0, r3
 8004112:	3714      	adds	r7, #20
 8004114:	46bd      	mov	sp, r7
 8004116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411a:	4770      	bx	lr

0800411c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800411c:	b480      	push	{r7}
 800411e:	b083      	sub	sp, #12
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
 8004124:	460b      	mov	r3, r1
 8004126:	807b      	strh	r3, [r7, #2]
 8004128:	4613      	mov	r3, r2
 800412a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800412c:	787b      	ldrb	r3, [r7, #1]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d003      	beq.n	800413a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004132:	887a      	ldrh	r2, [r7, #2]
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004138:	e003      	b.n	8004142 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800413a:	887b      	ldrh	r3, [r7, #2]
 800413c:	041a      	lsls	r2, r3, #16
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	619a      	str	r2, [r3, #24]
}
 8004142:	bf00      	nop
 8004144:	370c      	adds	r7, #12
 8004146:	46bd      	mov	sp, r7
 8004148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414c:	4770      	bx	lr
	...

08004150 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b082      	sub	sp, #8
 8004154:	af00      	add	r7, sp, #0
 8004156:	4603      	mov	r3, r0
 8004158:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800415a:	4b08      	ldr	r3, [pc, #32]	; (800417c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800415c:	695a      	ldr	r2, [r3, #20]
 800415e:	88fb      	ldrh	r3, [r7, #6]
 8004160:	4013      	ands	r3, r2
 8004162:	2b00      	cmp	r3, #0
 8004164:	d006      	beq.n	8004174 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004166:	4a05      	ldr	r2, [pc, #20]	; (800417c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004168:	88fb      	ldrh	r3, [r7, #6]
 800416a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800416c:	88fb      	ldrh	r3, [r7, #6]
 800416e:	4618      	mov	r0, r3
 8004170:	f000 f806 	bl	8004180 <HAL_GPIO_EXTI_Callback>
  }
}
 8004174:	bf00      	nop
 8004176:	3708      	adds	r7, #8
 8004178:	46bd      	mov	sp, r7
 800417a:	bd80      	pop	{r7, pc}
 800417c:	40013c00 	.word	0x40013c00

08004180 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004180:	b480      	push	{r7}
 8004182:	b083      	sub	sp, #12
 8004184:	af00      	add	r7, sp, #0
 8004186:	4603      	mov	r3, r0
 8004188:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);
  
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800418a:	bf00      	nop
 800418c:	370c      	adds	r7, #12
 800418e:	46bd      	mov	sp, r7
 8004190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004194:	4770      	bx	lr
	...

08004198 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b082      	sub	sp, #8
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d101      	bne.n	80041aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80041a6:	2301      	movs	r3, #1
 80041a8:	e07f      	b.n	80042aa <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80041b0:	b2db      	uxtb	r3, r3
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d106      	bne.n	80041c4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2200      	movs	r2, #0
 80041ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80041be:	6878      	ldr	r0, [r7, #4]
 80041c0:	f000 f8a9 	bl	8004316 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2224      	movs	r2, #36	; 0x24
 80041c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	681a      	ldr	r2, [r3, #0]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f022 0201 	bic.w	r2, r2, #1
 80041da:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	685a      	ldr	r2, [r3, #4]
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80041e8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	689a      	ldr	r2, [r3, #8]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80041f8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	68db      	ldr	r3, [r3, #12]
 80041fe:	2b01      	cmp	r3, #1
 8004200:	d107      	bne.n	8004212 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	689a      	ldr	r2, [r3, #8]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800420e:	609a      	str	r2, [r3, #8]
 8004210:	e006      	b.n	8004220 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	689a      	ldr	r2, [r3, #8]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800421e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	68db      	ldr	r3, [r3, #12]
 8004224:	2b02      	cmp	r3, #2
 8004226:	d104      	bne.n	8004232 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004230:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	6859      	ldr	r1, [r3, #4]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681a      	ldr	r2, [r3, #0]
 800423c:	4b1d      	ldr	r3, [pc, #116]	; (80042b4 <HAL_I2C_Init+0x11c>)
 800423e:	430b      	orrs	r3, r1
 8004240:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	68da      	ldr	r2, [r3, #12]
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004250:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	691a      	ldr	r2, [r3, #16]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	695b      	ldr	r3, [r3, #20]
 800425a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	699b      	ldr	r3, [r3, #24]
 8004262:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	430a      	orrs	r2, r1
 800426a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	69d9      	ldr	r1, [r3, #28]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6a1a      	ldr	r2, [r3, #32]
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	430a      	orrs	r2, r1
 800427a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	681a      	ldr	r2, [r3, #0]
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f042 0201 	orr.w	r2, r2, #1
 800428a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2200      	movs	r2, #0
 8004290:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2220      	movs	r2, #32
 8004296:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2200      	movs	r2, #0
 800429e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2200      	movs	r2, #0
 80042a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80042a8:	2300      	movs	r3, #0
}
 80042aa:	4618      	mov	r0, r3
 80042ac:	3708      	adds	r7, #8
 80042ae:	46bd      	mov	sp, r7
 80042b0:	bd80      	pop	{r7, pc}
 80042b2:	bf00      	nop
 80042b4:	02008000 	.word	0x02008000

080042b8 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b082      	sub	sp, #8
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d101      	bne.n	80042ca <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80042c6:	2301      	movs	r3, #1
 80042c8:	e021      	b.n	800430e <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2224      	movs	r2, #36	; 0x24
 80042ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	681a      	ldr	r2, [r3, #0]
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f022 0201 	bic.w	r2, r2, #1
 80042e0:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80042e2:	6878      	ldr	r0, [r7, #4]
 80042e4:	f000 f821 	bl	800432a <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2200      	movs	r2, #0
 80042ec:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2200      	movs	r2, #0
 80042f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2200      	movs	r2, #0
 80042fa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2200      	movs	r2, #0
 8004300:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2200      	movs	r2, #0
 8004308:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800430c:	2300      	movs	r3, #0
}
 800430e:	4618      	mov	r0, r3
 8004310:	3708      	adds	r7, #8
 8004312:	46bd      	mov	sp, r7
 8004314:	bd80      	pop	{r7, pc}

08004316 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8004316:	b480      	push	{r7}
 8004318:	b083      	sub	sp, #12
 800431a:	af00      	add	r7, sp, #0
 800431c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 800431e:	bf00      	nop
 8004320:	370c      	adds	r7, #12
 8004322:	46bd      	mov	sp, r7
 8004324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004328:	4770      	bx	lr

0800432a <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 800432a:	b480      	push	{r7}
 800432c:	b083      	sub	sp, #12
 800432e:	af00      	add	r7, sp, #0
 8004330:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8004332:	bf00      	nop
 8004334:	370c      	adds	r7, #12
 8004336:	46bd      	mov	sp, r7
 8004338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433c:	4770      	bx	lr
	...

08004340 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b088      	sub	sp, #32
 8004344:	af02      	add	r7, sp, #8
 8004346:	60f8      	str	r0, [r7, #12]
 8004348:	4608      	mov	r0, r1
 800434a:	4611      	mov	r1, r2
 800434c:	461a      	mov	r2, r3
 800434e:	4603      	mov	r3, r0
 8004350:	817b      	strh	r3, [r7, #10]
 8004352:	460b      	mov	r3, r1
 8004354:	813b      	strh	r3, [r7, #8]
 8004356:	4613      	mov	r3, r2
 8004358:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004360:	b2db      	uxtb	r3, r3
 8004362:	2b20      	cmp	r3, #32
 8004364:	f040 80f9 	bne.w	800455a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004368:	6a3b      	ldr	r3, [r7, #32]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d002      	beq.n	8004374 <HAL_I2C_Mem_Write+0x34>
 800436e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004370:	2b00      	cmp	r3, #0
 8004372:	d105      	bne.n	8004380 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	f44f 7200 	mov.w	r2, #512	; 0x200
 800437a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800437c:	2301      	movs	r3, #1
 800437e:	e0ed      	b.n	800455c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004386:	2b01      	cmp	r3, #1
 8004388:	d101      	bne.n	800438e <HAL_I2C_Mem_Write+0x4e>
 800438a:	2302      	movs	r3, #2
 800438c:	e0e6      	b.n	800455c <HAL_I2C_Mem_Write+0x21c>
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	2201      	movs	r2, #1
 8004392:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004396:	f7fe fa6b 	bl	8002870 <HAL_GetTick>
 800439a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	9300      	str	r3, [sp, #0]
 80043a0:	2319      	movs	r3, #25
 80043a2:	2201      	movs	r2, #1
 80043a4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80043a8:	68f8      	ldr	r0, [r7, #12]
 80043aa:	f000 fad1 	bl	8004950 <I2C_WaitOnFlagUntilTimeout>
 80043ae:	4603      	mov	r3, r0
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d001      	beq.n	80043b8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80043b4:	2301      	movs	r3, #1
 80043b6:	e0d1      	b.n	800455c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2221      	movs	r2, #33	; 0x21
 80043bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	2240      	movs	r2, #64	; 0x40
 80043c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	2200      	movs	r2, #0
 80043cc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	6a3a      	ldr	r2, [r7, #32]
 80043d2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80043d8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	2200      	movs	r2, #0
 80043de:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80043e0:	88f8      	ldrh	r0, [r7, #6]
 80043e2:	893a      	ldrh	r2, [r7, #8]
 80043e4:	8979      	ldrh	r1, [r7, #10]
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	9301      	str	r3, [sp, #4]
 80043ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043ec:	9300      	str	r3, [sp, #0]
 80043ee:	4603      	mov	r3, r0
 80043f0:	68f8      	ldr	r0, [r7, #12]
 80043f2:	f000 f9e1 	bl	80047b8 <I2C_RequestMemoryWrite>
 80043f6:	4603      	mov	r3, r0
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d005      	beq.n	8004408 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	2200      	movs	r2, #0
 8004400:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004404:	2301      	movs	r3, #1
 8004406:	e0a9      	b.n	800455c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800440c:	b29b      	uxth	r3, r3
 800440e:	2bff      	cmp	r3, #255	; 0xff
 8004410:	d90e      	bls.n	8004430 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	22ff      	movs	r2, #255	; 0xff
 8004416:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800441c:	b2da      	uxtb	r2, r3
 800441e:	8979      	ldrh	r1, [r7, #10]
 8004420:	2300      	movs	r3, #0
 8004422:	9300      	str	r3, [sp, #0]
 8004424:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004428:	68f8      	ldr	r0, [r7, #12]
 800442a:	f000 fc39 	bl	8004ca0 <I2C_TransferConfig>
 800442e:	e00f      	b.n	8004450 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004434:	b29a      	uxth	r2, r3
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800443e:	b2da      	uxtb	r2, r3
 8004440:	8979      	ldrh	r1, [r7, #10]
 8004442:	2300      	movs	r3, #0
 8004444:	9300      	str	r3, [sp, #0]
 8004446:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800444a:	68f8      	ldr	r0, [r7, #12]
 800444c:	f000 fc28 	bl	8004ca0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004450:	697a      	ldr	r2, [r7, #20]
 8004452:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004454:	68f8      	ldr	r0, [r7, #12]
 8004456:	f000 fabb 	bl	80049d0 <I2C_WaitOnTXISFlagUntilTimeout>
 800445a:	4603      	mov	r3, r0
 800445c:	2b00      	cmp	r3, #0
 800445e:	d001      	beq.n	8004464 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004460:	2301      	movs	r3, #1
 8004462:	e07b      	b.n	800455c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004468:	781a      	ldrb	r2, [r3, #0]
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004474:	1c5a      	adds	r2, r3, #1
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800447e:	b29b      	uxth	r3, r3
 8004480:	3b01      	subs	r3, #1
 8004482:	b29a      	uxth	r2, r3
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800448c:	3b01      	subs	r3, #1
 800448e:	b29a      	uxth	r2, r3
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004498:	b29b      	uxth	r3, r3
 800449a:	2b00      	cmp	r3, #0
 800449c:	d034      	beq.n	8004508 <HAL_I2C_Mem_Write+0x1c8>
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d130      	bne.n	8004508 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	9300      	str	r3, [sp, #0]
 80044aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044ac:	2200      	movs	r2, #0
 80044ae:	2180      	movs	r1, #128	; 0x80
 80044b0:	68f8      	ldr	r0, [r7, #12]
 80044b2:	f000 fa4d 	bl	8004950 <I2C_WaitOnFlagUntilTimeout>
 80044b6:	4603      	mov	r3, r0
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d001      	beq.n	80044c0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80044bc:	2301      	movs	r3, #1
 80044be:	e04d      	b.n	800455c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044c4:	b29b      	uxth	r3, r3
 80044c6:	2bff      	cmp	r3, #255	; 0xff
 80044c8:	d90e      	bls.n	80044e8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	22ff      	movs	r2, #255	; 0xff
 80044ce:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044d4:	b2da      	uxtb	r2, r3
 80044d6:	8979      	ldrh	r1, [r7, #10]
 80044d8:	2300      	movs	r3, #0
 80044da:	9300      	str	r3, [sp, #0]
 80044dc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80044e0:	68f8      	ldr	r0, [r7, #12]
 80044e2:	f000 fbdd 	bl	8004ca0 <I2C_TransferConfig>
 80044e6:	e00f      	b.n	8004508 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044ec:	b29a      	uxth	r2, r3
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044f6:	b2da      	uxtb	r2, r3
 80044f8:	8979      	ldrh	r1, [r7, #10]
 80044fa:	2300      	movs	r3, #0
 80044fc:	9300      	str	r3, [sp, #0]
 80044fe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004502:	68f8      	ldr	r0, [r7, #12]
 8004504:	f000 fbcc 	bl	8004ca0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800450c:	b29b      	uxth	r3, r3
 800450e:	2b00      	cmp	r3, #0
 8004510:	d19e      	bne.n	8004450 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004512:	697a      	ldr	r2, [r7, #20]
 8004514:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004516:	68f8      	ldr	r0, [r7, #12]
 8004518:	f000 fa9a 	bl	8004a50 <I2C_WaitOnSTOPFlagUntilTimeout>
 800451c:	4603      	mov	r3, r0
 800451e:	2b00      	cmp	r3, #0
 8004520:	d001      	beq.n	8004526 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004522:	2301      	movs	r3, #1
 8004524:	e01a      	b.n	800455c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	2220      	movs	r2, #32
 800452c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	6859      	ldr	r1, [r3, #4]
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681a      	ldr	r2, [r3, #0]
 8004538:	4b0a      	ldr	r3, [pc, #40]	; (8004564 <HAL_I2C_Mem_Write+0x224>)
 800453a:	400b      	ands	r3, r1
 800453c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	2220      	movs	r2, #32
 8004542:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	2200      	movs	r2, #0
 800454a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	2200      	movs	r2, #0
 8004552:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004556:	2300      	movs	r3, #0
 8004558:	e000      	b.n	800455c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800455a:	2302      	movs	r3, #2
  }
}
 800455c:	4618      	mov	r0, r3
 800455e:	3718      	adds	r7, #24
 8004560:	46bd      	mov	sp, r7
 8004562:	bd80      	pop	{r7, pc}
 8004564:	fe00e800 	.word	0xfe00e800

08004568 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b088      	sub	sp, #32
 800456c:	af02      	add	r7, sp, #8
 800456e:	60f8      	str	r0, [r7, #12]
 8004570:	4608      	mov	r0, r1
 8004572:	4611      	mov	r1, r2
 8004574:	461a      	mov	r2, r3
 8004576:	4603      	mov	r3, r0
 8004578:	817b      	strh	r3, [r7, #10]
 800457a:	460b      	mov	r3, r1
 800457c:	813b      	strh	r3, [r7, #8]
 800457e:	4613      	mov	r3, r2
 8004580:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004588:	b2db      	uxtb	r3, r3
 800458a:	2b20      	cmp	r3, #32
 800458c:	f040 80fd 	bne.w	800478a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004590:	6a3b      	ldr	r3, [r7, #32]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d002      	beq.n	800459c <HAL_I2C_Mem_Read+0x34>
 8004596:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004598:	2b00      	cmp	r3, #0
 800459a:	d105      	bne.n	80045a8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	f44f 7200 	mov.w	r2, #512	; 0x200
 80045a2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80045a4:	2301      	movs	r3, #1
 80045a6:	e0f1      	b.n	800478c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80045ae:	2b01      	cmp	r3, #1
 80045b0:	d101      	bne.n	80045b6 <HAL_I2C_Mem_Read+0x4e>
 80045b2:	2302      	movs	r3, #2
 80045b4:	e0ea      	b.n	800478c <HAL_I2C_Mem_Read+0x224>
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	2201      	movs	r2, #1
 80045ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80045be:	f7fe f957 	bl	8002870 <HAL_GetTick>
 80045c2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80045c4:	697b      	ldr	r3, [r7, #20]
 80045c6:	9300      	str	r3, [sp, #0]
 80045c8:	2319      	movs	r3, #25
 80045ca:	2201      	movs	r2, #1
 80045cc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80045d0:	68f8      	ldr	r0, [r7, #12]
 80045d2:	f000 f9bd 	bl	8004950 <I2C_WaitOnFlagUntilTimeout>
 80045d6:	4603      	mov	r3, r0
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d001      	beq.n	80045e0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80045dc:	2301      	movs	r3, #1
 80045de:	e0d5      	b.n	800478c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	2222      	movs	r2, #34	; 0x22
 80045e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	2240      	movs	r2, #64	; 0x40
 80045ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2200      	movs	r2, #0
 80045f4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	6a3a      	ldr	r2, [r7, #32]
 80045fa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004600:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	2200      	movs	r2, #0
 8004606:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004608:	88f8      	ldrh	r0, [r7, #6]
 800460a:	893a      	ldrh	r2, [r7, #8]
 800460c:	8979      	ldrh	r1, [r7, #10]
 800460e:	697b      	ldr	r3, [r7, #20]
 8004610:	9301      	str	r3, [sp, #4]
 8004612:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004614:	9300      	str	r3, [sp, #0]
 8004616:	4603      	mov	r3, r0
 8004618:	68f8      	ldr	r0, [r7, #12]
 800461a:	f000 f921 	bl	8004860 <I2C_RequestMemoryRead>
 800461e:	4603      	mov	r3, r0
 8004620:	2b00      	cmp	r3, #0
 8004622:	d005      	beq.n	8004630 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	2200      	movs	r2, #0
 8004628:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800462c:	2301      	movs	r3, #1
 800462e:	e0ad      	b.n	800478c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004634:	b29b      	uxth	r3, r3
 8004636:	2bff      	cmp	r3, #255	; 0xff
 8004638:	d90e      	bls.n	8004658 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	22ff      	movs	r2, #255	; 0xff
 800463e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004644:	b2da      	uxtb	r2, r3
 8004646:	8979      	ldrh	r1, [r7, #10]
 8004648:	4b52      	ldr	r3, [pc, #328]	; (8004794 <HAL_I2C_Mem_Read+0x22c>)
 800464a:	9300      	str	r3, [sp, #0]
 800464c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004650:	68f8      	ldr	r0, [r7, #12]
 8004652:	f000 fb25 	bl	8004ca0 <I2C_TransferConfig>
 8004656:	e00f      	b.n	8004678 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800465c:	b29a      	uxth	r2, r3
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004666:	b2da      	uxtb	r2, r3
 8004668:	8979      	ldrh	r1, [r7, #10]
 800466a:	4b4a      	ldr	r3, [pc, #296]	; (8004794 <HAL_I2C_Mem_Read+0x22c>)
 800466c:	9300      	str	r3, [sp, #0]
 800466e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004672:	68f8      	ldr	r0, [r7, #12]
 8004674:	f000 fb14 	bl	8004ca0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004678:	697b      	ldr	r3, [r7, #20]
 800467a:	9300      	str	r3, [sp, #0]
 800467c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800467e:	2200      	movs	r2, #0
 8004680:	2104      	movs	r1, #4
 8004682:	68f8      	ldr	r0, [r7, #12]
 8004684:	f000 f964 	bl	8004950 <I2C_WaitOnFlagUntilTimeout>
 8004688:	4603      	mov	r3, r0
 800468a:	2b00      	cmp	r3, #0
 800468c:	d001      	beq.n	8004692 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800468e:	2301      	movs	r3, #1
 8004690:	e07c      	b.n	800478c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800469c:	b2d2      	uxtb	r2, r2
 800469e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046a4:	1c5a      	adds	r2, r3, #1
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046ae:	3b01      	subs	r3, #1
 80046b0:	b29a      	uxth	r2, r3
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046ba:	b29b      	uxth	r3, r3
 80046bc:	3b01      	subs	r3, #1
 80046be:	b29a      	uxth	r2, r3
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046c8:	b29b      	uxth	r3, r3
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d034      	beq.n	8004738 <HAL_I2C_Mem_Read+0x1d0>
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d130      	bne.n	8004738 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80046d6:	697b      	ldr	r3, [r7, #20]
 80046d8:	9300      	str	r3, [sp, #0]
 80046da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046dc:	2200      	movs	r2, #0
 80046de:	2180      	movs	r1, #128	; 0x80
 80046e0:	68f8      	ldr	r0, [r7, #12]
 80046e2:	f000 f935 	bl	8004950 <I2C_WaitOnFlagUntilTimeout>
 80046e6:	4603      	mov	r3, r0
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d001      	beq.n	80046f0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80046ec:	2301      	movs	r3, #1
 80046ee:	e04d      	b.n	800478c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046f4:	b29b      	uxth	r3, r3
 80046f6:	2bff      	cmp	r3, #255	; 0xff
 80046f8:	d90e      	bls.n	8004718 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	22ff      	movs	r2, #255	; 0xff
 80046fe:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004704:	b2da      	uxtb	r2, r3
 8004706:	8979      	ldrh	r1, [r7, #10]
 8004708:	2300      	movs	r3, #0
 800470a:	9300      	str	r3, [sp, #0]
 800470c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004710:	68f8      	ldr	r0, [r7, #12]
 8004712:	f000 fac5 	bl	8004ca0 <I2C_TransferConfig>
 8004716:	e00f      	b.n	8004738 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800471c:	b29a      	uxth	r2, r3
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004726:	b2da      	uxtb	r2, r3
 8004728:	8979      	ldrh	r1, [r7, #10]
 800472a:	2300      	movs	r3, #0
 800472c:	9300      	str	r3, [sp, #0]
 800472e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004732:	68f8      	ldr	r0, [r7, #12]
 8004734:	f000 fab4 	bl	8004ca0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800473c:	b29b      	uxth	r3, r3
 800473e:	2b00      	cmp	r3, #0
 8004740:	d19a      	bne.n	8004678 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004742:	697a      	ldr	r2, [r7, #20]
 8004744:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004746:	68f8      	ldr	r0, [r7, #12]
 8004748:	f000 f982 	bl	8004a50 <I2C_WaitOnSTOPFlagUntilTimeout>
 800474c:	4603      	mov	r3, r0
 800474e:	2b00      	cmp	r3, #0
 8004750:	d001      	beq.n	8004756 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004752:	2301      	movs	r3, #1
 8004754:	e01a      	b.n	800478c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	2220      	movs	r2, #32
 800475c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	6859      	ldr	r1, [r3, #4]
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681a      	ldr	r2, [r3, #0]
 8004768:	4b0b      	ldr	r3, [pc, #44]	; (8004798 <HAL_I2C_Mem_Read+0x230>)
 800476a:	400b      	ands	r3, r1
 800476c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	2220      	movs	r2, #32
 8004772:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2200      	movs	r2, #0
 800477a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2200      	movs	r2, #0
 8004782:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004786:	2300      	movs	r3, #0
 8004788:	e000      	b.n	800478c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800478a:	2302      	movs	r3, #2
  }
}
 800478c:	4618      	mov	r0, r3
 800478e:	3718      	adds	r7, #24
 8004790:	46bd      	mov	sp, r7
 8004792:	bd80      	pop	{r7, pc}
 8004794:	80002400 	.word	0x80002400
 8004798:	fe00e800 	.word	0xfe00e800

0800479c <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 800479c:	b480      	push	{r7}
 800479e:	b083      	sub	sp, #12
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80047aa:	b2db      	uxtb	r3, r3
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	370c      	adds	r7, #12
 80047b0:	46bd      	mov	sp, r7
 80047b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b6:	4770      	bx	lr

080047b8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b086      	sub	sp, #24
 80047bc:	af02      	add	r7, sp, #8
 80047be:	60f8      	str	r0, [r7, #12]
 80047c0:	4608      	mov	r0, r1
 80047c2:	4611      	mov	r1, r2
 80047c4:	461a      	mov	r2, r3
 80047c6:	4603      	mov	r3, r0
 80047c8:	817b      	strh	r3, [r7, #10]
 80047ca:	460b      	mov	r3, r1
 80047cc:	813b      	strh	r3, [r7, #8]
 80047ce:	4613      	mov	r3, r2
 80047d0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80047d2:	88fb      	ldrh	r3, [r7, #6]
 80047d4:	b2da      	uxtb	r2, r3
 80047d6:	8979      	ldrh	r1, [r7, #10]
 80047d8:	4b20      	ldr	r3, [pc, #128]	; (800485c <I2C_RequestMemoryWrite+0xa4>)
 80047da:	9300      	str	r3, [sp, #0]
 80047dc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80047e0:	68f8      	ldr	r0, [r7, #12]
 80047e2:	f000 fa5d 	bl	8004ca0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80047e6:	69fa      	ldr	r2, [r7, #28]
 80047e8:	69b9      	ldr	r1, [r7, #24]
 80047ea:	68f8      	ldr	r0, [r7, #12]
 80047ec:	f000 f8f0 	bl	80049d0 <I2C_WaitOnTXISFlagUntilTimeout>
 80047f0:	4603      	mov	r3, r0
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d001      	beq.n	80047fa <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80047f6:	2301      	movs	r3, #1
 80047f8:	e02c      	b.n	8004854 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80047fa:	88fb      	ldrh	r3, [r7, #6]
 80047fc:	2b01      	cmp	r3, #1
 80047fe:	d105      	bne.n	800480c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004800:	893b      	ldrh	r3, [r7, #8]
 8004802:	b2da      	uxtb	r2, r3
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	629a      	str	r2, [r3, #40]	; 0x28
 800480a:	e015      	b.n	8004838 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800480c:	893b      	ldrh	r3, [r7, #8]
 800480e:	0a1b      	lsrs	r3, r3, #8
 8004810:	b29b      	uxth	r3, r3
 8004812:	b2da      	uxtb	r2, r3
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800481a:	69fa      	ldr	r2, [r7, #28]
 800481c:	69b9      	ldr	r1, [r7, #24]
 800481e:	68f8      	ldr	r0, [r7, #12]
 8004820:	f000 f8d6 	bl	80049d0 <I2C_WaitOnTXISFlagUntilTimeout>
 8004824:	4603      	mov	r3, r0
 8004826:	2b00      	cmp	r3, #0
 8004828:	d001      	beq.n	800482e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800482a:	2301      	movs	r3, #1
 800482c:	e012      	b.n	8004854 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800482e:	893b      	ldrh	r3, [r7, #8]
 8004830:	b2da      	uxtb	r2, r3
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004838:	69fb      	ldr	r3, [r7, #28]
 800483a:	9300      	str	r3, [sp, #0]
 800483c:	69bb      	ldr	r3, [r7, #24]
 800483e:	2200      	movs	r2, #0
 8004840:	2180      	movs	r1, #128	; 0x80
 8004842:	68f8      	ldr	r0, [r7, #12]
 8004844:	f000 f884 	bl	8004950 <I2C_WaitOnFlagUntilTimeout>
 8004848:	4603      	mov	r3, r0
 800484a:	2b00      	cmp	r3, #0
 800484c:	d001      	beq.n	8004852 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	e000      	b.n	8004854 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004852:	2300      	movs	r3, #0
}
 8004854:	4618      	mov	r0, r3
 8004856:	3710      	adds	r7, #16
 8004858:	46bd      	mov	sp, r7
 800485a:	bd80      	pop	{r7, pc}
 800485c:	80002000 	.word	0x80002000

08004860 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b086      	sub	sp, #24
 8004864:	af02      	add	r7, sp, #8
 8004866:	60f8      	str	r0, [r7, #12]
 8004868:	4608      	mov	r0, r1
 800486a:	4611      	mov	r1, r2
 800486c:	461a      	mov	r2, r3
 800486e:	4603      	mov	r3, r0
 8004870:	817b      	strh	r3, [r7, #10]
 8004872:	460b      	mov	r3, r1
 8004874:	813b      	strh	r3, [r7, #8]
 8004876:	4613      	mov	r3, r2
 8004878:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800487a:	88fb      	ldrh	r3, [r7, #6]
 800487c:	b2da      	uxtb	r2, r3
 800487e:	8979      	ldrh	r1, [r7, #10]
 8004880:	4b20      	ldr	r3, [pc, #128]	; (8004904 <I2C_RequestMemoryRead+0xa4>)
 8004882:	9300      	str	r3, [sp, #0]
 8004884:	2300      	movs	r3, #0
 8004886:	68f8      	ldr	r0, [r7, #12]
 8004888:	f000 fa0a 	bl	8004ca0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800488c:	69fa      	ldr	r2, [r7, #28]
 800488e:	69b9      	ldr	r1, [r7, #24]
 8004890:	68f8      	ldr	r0, [r7, #12]
 8004892:	f000 f89d 	bl	80049d0 <I2C_WaitOnTXISFlagUntilTimeout>
 8004896:	4603      	mov	r3, r0
 8004898:	2b00      	cmp	r3, #0
 800489a:	d001      	beq.n	80048a0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800489c:	2301      	movs	r3, #1
 800489e:	e02c      	b.n	80048fa <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80048a0:	88fb      	ldrh	r3, [r7, #6]
 80048a2:	2b01      	cmp	r3, #1
 80048a4:	d105      	bne.n	80048b2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80048a6:	893b      	ldrh	r3, [r7, #8]
 80048a8:	b2da      	uxtb	r2, r3
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	629a      	str	r2, [r3, #40]	; 0x28
 80048b0:	e015      	b.n	80048de <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80048b2:	893b      	ldrh	r3, [r7, #8]
 80048b4:	0a1b      	lsrs	r3, r3, #8
 80048b6:	b29b      	uxth	r3, r3
 80048b8:	b2da      	uxtb	r2, r3
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80048c0:	69fa      	ldr	r2, [r7, #28]
 80048c2:	69b9      	ldr	r1, [r7, #24]
 80048c4:	68f8      	ldr	r0, [r7, #12]
 80048c6:	f000 f883 	bl	80049d0 <I2C_WaitOnTXISFlagUntilTimeout>
 80048ca:	4603      	mov	r3, r0
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d001      	beq.n	80048d4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80048d0:	2301      	movs	r3, #1
 80048d2:	e012      	b.n	80048fa <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80048d4:	893b      	ldrh	r3, [r7, #8]
 80048d6:	b2da      	uxtb	r2, r3
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80048de:	69fb      	ldr	r3, [r7, #28]
 80048e0:	9300      	str	r3, [sp, #0]
 80048e2:	69bb      	ldr	r3, [r7, #24]
 80048e4:	2200      	movs	r2, #0
 80048e6:	2140      	movs	r1, #64	; 0x40
 80048e8:	68f8      	ldr	r0, [r7, #12]
 80048ea:	f000 f831 	bl	8004950 <I2C_WaitOnFlagUntilTimeout>
 80048ee:	4603      	mov	r3, r0
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d001      	beq.n	80048f8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80048f4:	2301      	movs	r3, #1
 80048f6:	e000      	b.n	80048fa <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80048f8:	2300      	movs	r3, #0
}
 80048fa:	4618      	mov	r0, r3
 80048fc:	3710      	adds	r7, #16
 80048fe:	46bd      	mov	sp, r7
 8004900:	bd80      	pop	{r7, pc}
 8004902:	bf00      	nop
 8004904:	80002000 	.word	0x80002000

08004908 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004908:	b480      	push	{r7}
 800490a:	b083      	sub	sp, #12
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	699b      	ldr	r3, [r3, #24]
 8004916:	f003 0302 	and.w	r3, r3, #2
 800491a:	2b02      	cmp	r3, #2
 800491c:	d103      	bne.n	8004926 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	2200      	movs	r2, #0
 8004924:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	699b      	ldr	r3, [r3, #24]
 800492c:	f003 0301 	and.w	r3, r3, #1
 8004930:	2b01      	cmp	r3, #1
 8004932:	d007      	beq.n	8004944 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	699a      	ldr	r2, [r3, #24]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f042 0201 	orr.w	r2, r2, #1
 8004942:	619a      	str	r2, [r3, #24]
  }
}
 8004944:	bf00      	nop
 8004946:	370c      	adds	r7, #12
 8004948:	46bd      	mov	sp, r7
 800494a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494e:	4770      	bx	lr

08004950 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b084      	sub	sp, #16
 8004954:	af00      	add	r7, sp, #0
 8004956:	60f8      	str	r0, [r7, #12]
 8004958:	60b9      	str	r1, [r7, #8]
 800495a:	603b      	str	r3, [r7, #0]
 800495c:	4613      	mov	r3, r2
 800495e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004960:	e022      	b.n	80049a8 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004968:	d01e      	beq.n	80049a8 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800496a:	f7fd ff81 	bl	8002870 <HAL_GetTick>
 800496e:	4602      	mov	r2, r0
 8004970:	69bb      	ldr	r3, [r7, #24]
 8004972:	1ad3      	subs	r3, r2, r3
 8004974:	683a      	ldr	r2, [r7, #0]
 8004976:	429a      	cmp	r2, r3
 8004978:	d302      	bcc.n	8004980 <I2C_WaitOnFlagUntilTimeout+0x30>
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d113      	bne.n	80049a8 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004984:	f043 0220 	orr.w	r2, r3, #32
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2220      	movs	r2, #32
 8004990:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	2200      	movs	r2, #0
 8004998:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	2200      	movs	r2, #0
 80049a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80049a4:	2301      	movs	r3, #1
 80049a6:	e00f      	b.n	80049c8 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	699a      	ldr	r2, [r3, #24]
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	4013      	ands	r3, r2
 80049b2:	68ba      	ldr	r2, [r7, #8]
 80049b4:	429a      	cmp	r2, r3
 80049b6:	bf0c      	ite	eq
 80049b8:	2301      	moveq	r3, #1
 80049ba:	2300      	movne	r3, #0
 80049bc:	b2db      	uxtb	r3, r3
 80049be:	461a      	mov	r2, r3
 80049c0:	79fb      	ldrb	r3, [r7, #7]
 80049c2:	429a      	cmp	r2, r3
 80049c4:	d0cd      	beq.n	8004962 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80049c6:	2300      	movs	r3, #0
}
 80049c8:	4618      	mov	r0, r3
 80049ca:	3710      	adds	r7, #16
 80049cc:	46bd      	mov	sp, r7
 80049ce:	bd80      	pop	{r7, pc}

080049d0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b084      	sub	sp, #16
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	60f8      	str	r0, [r7, #12]
 80049d8:	60b9      	str	r1, [r7, #8]
 80049da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80049dc:	e02c      	b.n	8004a38 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80049de:	687a      	ldr	r2, [r7, #4]
 80049e0:	68b9      	ldr	r1, [r7, #8]
 80049e2:	68f8      	ldr	r0, [r7, #12]
 80049e4:	f000 f870 	bl	8004ac8 <I2C_IsErrorOccurred>
 80049e8:	4603      	mov	r3, r0
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d001      	beq.n	80049f2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80049ee:	2301      	movs	r3, #1
 80049f0:	e02a      	b.n	8004a48 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049f2:	68bb      	ldr	r3, [r7, #8]
 80049f4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80049f8:	d01e      	beq.n	8004a38 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049fa:	f7fd ff39 	bl	8002870 <HAL_GetTick>
 80049fe:	4602      	mov	r2, r0
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	1ad3      	subs	r3, r2, r3
 8004a04:	68ba      	ldr	r2, [r7, #8]
 8004a06:	429a      	cmp	r2, r3
 8004a08:	d302      	bcc.n	8004a10 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004a0a:	68bb      	ldr	r3, [r7, #8]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d113      	bne.n	8004a38 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a14:	f043 0220 	orr.w	r2, r3, #32
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	2220      	movs	r2, #32
 8004a20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	2200      	movs	r2, #0
 8004a28:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004a34:	2301      	movs	r3, #1
 8004a36:	e007      	b.n	8004a48 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	699b      	ldr	r3, [r3, #24]
 8004a3e:	f003 0302 	and.w	r3, r3, #2
 8004a42:	2b02      	cmp	r3, #2
 8004a44:	d1cb      	bne.n	80049de <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004a46:	2300      	movs	r3, #0
}
 8004a48:	4618      	mov	r0, r3
 8004a4a:	3710      	adds	r7, #16
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	bd80      	pop	{r7, pc}

08004a50 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b084      	sub	sp, #16
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	60f8      	str	r0, [r7, #12]
 8004a58:	60b9      	str	r1, [r7, #8]
 8004a5a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004a5c:	e028      	b.n	8004ab0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a5e:	687a      	ldr	r2, [r7, #4]
 8004a60:	68b9      	ldr	r1, [r7, #8]
 8004a62:	68f8      	ldr	r0, [r7, #12]
 8004a64:	f000 f830 	bl	8004ac8 <I2C_IsErrorOccurred>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d001      	beq.n	8004a72 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004a6e:	2301      	movs	r3, #1
 8004a70:	e026      	b.n	8004ac0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a72:	f7fd fefd 	bl	8002870 <HAL_GetTick>
 8004a76:	4602      	mov	r2, r0
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	1ad3      	subs	r3, r2, r3
 8004a7c:	68ba      	ldr	r2, [r7, #8]
 8004a7e:	429a      	cmp	r2, r3
 8004a80:	d302      	bcc.n	8004a88 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d113      	bne.n	8004ab0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a8c:	f043 0220 	orr.w	r2, r3, #32
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	2220      	movs	r2, #32
 8004a98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004aac:	2301      	movs	r3, #1
 8004aae:	e007      	b.n	8004ac0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	699b      	ldr	r3, [r3, #24]
 8004ab6:	f003 0320 	and.w	r3, r3, #32
 8004aba:	2b20      	cmp	r3, #32
 8004abc:	d1cf      	bne.n	8004a5e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004abe:	2300      	movs	r3, #0
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	3710      	adds	r7, #16
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bd80      	pop	{r7, pc}

08004ac8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b08a      	sub	sp, #40	; 0x28
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	60f8      	str	r0, [r7, #12]
 8004ad0:	60b9      	str	r1, [r7, #8]
 8004ad2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	699b      	ldr	r3, [r3, #24]
 8004ae0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004aea:	69bb      	ldr	r3, [r7, #24]
 8004aec:	f003 0310 	and.w	r3, r3, #16
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d075      	beq.n	8004be0 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	2210      	movs	r2, #16
 8004afa:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004afc:	e056      	b.n	8004bac <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004b04:	d052      	beq.n	8004bac <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004b06:	f7fd feb3 	bl	8002870 <HAL_GetTick>
 8004b0a:	4602      	mov	r2, r0
 8004b0c:	69fb      	ldr	r3, [r7, #28]
 8004b0e:	1ad3      	subs	r3, r2, r3
 8004b10:	68ba      	ldr	r2, [r7, #8]
 8004b12:	429a      	cmp	r2, r3
 8004b14:	d302      	bcc.n	8004b1c <I2C_IsErrorOccurred+0x54>
 8004b16:	68bb      	ldr	r3, [r7, #8]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d147      	bne.n	8004bac <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	685b      	ldr	r3, [r3, #4]
 8004b22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004b26:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004b2e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	699b      	ldr	r3, [r3, #24]
 8004b36:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004b3a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b3e:	d12e      	bne.n	8004b9e <I2C_IsErrorOccurred+0xd6>
 8004b40:	697b      	ldr	r3, [r7, #20]
 8004b42:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004b46:	d02a      	beq.n	8004b9e <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8004b48:	7cfb      	ldrb	r3, [r7, #19]
 8004b4a:	2b20      	cmp	r3, #32
 8004b4c:	d027      	beq.n	8004b9e <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	685a      	ldr	r2, [r3, #4]
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004b5c:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004b5e:	f7fd fe87 	bl	8002870 <HAL_GetTick>
 8004b62:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004b64:	e01b      	b.n	8004b9e <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004b66:	f7fd fe83 	bl	8002870 <HAL_GetTick>
 8004b6a:	4602      	mov	r2, r0
 8004b6c:	69fb      	ldr	r3, [r7, #28]
 8004b6e:	1ad3      	subs	r3, r2, r3
 8004b70:	2b19      	cmp	r3, #25
 8004b72:	d914      	bls.n	8004b9e <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b78:	f043 0220 	orr.w	r2, r3, #32
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	2220      	movs	r2, #32
 8004b84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	2200      	movs	r2, #0
 8004b94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8004b98:	2301      	movs	r3, #1
 8004b9a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	699b      	ldr	r3, [r3, #24]
 8004ba4:	f003 0320 	and.w	r3, r3, #32
 8004ba8:	2b20      	cmp	r3, #32
 8004baa:	d1dc      	bne.n	8004b66 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	699b      	ldr	r3, [r3, #24]
 8004bb2:	f003 0320 	and.w	r3, r3, #32
 8004bb6:	2b20      	cmp	r3, #32
 8004bb8:	d003      	beq.n	8004bc2 <I2C_IsErrorOccurred+0xfa>
 8004bba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d09d      	beq.n	8004afe <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004bc2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d103      	bne.n	8004bd2 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	2220      	movs	r2, #32
 8004bd0:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004bd2:	6a3b      	ldr	r3, [r7, #32]
 8004bd4:	f043 0304 	orr.w	r3, r3, #4
 8004bd8:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004bda:	2301      	movs	r3, #1
 8004bdc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	699b      	ldr	r3, [r3, #24]
 8004be6:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004be8:	69bb      	ldr	r3, [r7, #24]
 8004bea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d00b      	beq.n	8004c0a <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004bf2:	6a3b      	ldr	r3, [r7, #32]
 8004bf4:	f043 0301 	orr.w	r3, r3, #1
 8004bf8:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004c02:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004c04:	2301      	movs	r3, #1
 8004c06:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004c0a:	69bb      	ldr	r3, [r7, #24]
 8004c0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d00b      	beq.n	8004c2c <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004c14:	6a3b      	ldr	r3, [r7, #32]
 8004c16:	f043 0308 	orr.w	r3, r3, #8
 8004c1a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004c24:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004c26:	2301      	movs	r3, #1
 8004c28:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004c2c:	69bb      	ldr	r3, [r7, #24]
 8004c2e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d00b      	beq.n	8004c4e <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004c36:	6a3b      	ldr	r3, [r7, #32]
 8004c38:	f043 0302 	orr.w	r3, r3, #2
 8004c3c:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004c46:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8004c4e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d01c      	beq.n	8004c90 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004c56:	68f8      	ldr	r0, [r7, #12]
 8004c58:	f7ff fe56 	bl	8004908 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	6859      	ldr	r1, [r3, #4]
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681a      	ldr	r2, [r3, #0]
 8004c66:	4b0d      	ldr	r3, [pc, #52]	; (8004c9c <I2C_IsErrorOccurred+0x1d4>)
 8004c68:	400b      	ands	r3, r1
 8004c6a:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004c70:	6a3b      	ldr	r3, [r7, #32]
 8004c72:	431a      	orrs	r2, r3
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	2220      	movs	r2, #32
 8004c7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	2200      	movs	r2, #0
 8004c84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8004c90:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8004c94:	4618      	mov	r0, r3
 8004c96:	3728      	adds	r7, #40	; 0x28
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	bd80      	pop	{r7, pc}
 8004c9c:	fe00e800 	.word	0xfe00e800

08004ca0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	b087      	sub	sp, #28
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	60f8      	str	r0, [r7, #12]
 8004ca8:	607b      	str	r3, [r7, #4]
 8004caa:	460b      	mov	r3, r1
 8004cac:	817b      	strh	r3, [r7, #10]
 8004cae:	4613      	mov	r3, r2
 8004cb0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004cb2:	897b      	ldrh	r3, [r7, #10]
 8004cb4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004cb8:	7a7b      	ldrb	r3, [r7, #9]
 8004cba:	041b      	lsls	r3, r3, #16
 8004cbc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004cc0:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004cc6:	6a3b      	ldr	r3, [r7, #32]
 8004cc8:	4313      	orrs	r3, r2
 8004cca:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004cce:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	685a      	ldr	r2, [r3, #4]
 8004cd6:	6a3b      	ldr	r3, [r7, #32]
 8004cd8:	0d5b      	lsrs	r3, r3, #21
 8004cda:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8004cde:	4b08      	ldr	r3, [pc, #32]	; (8004d00 <I2C_TransferConfig+0x60>)
 8004ce0:	430b      	orrs	r3, r1
 8004ce2:	43db      	mvns	r3, r3
 8004ce4:	ea02 0103 	and.w	r1, r2, r3
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	697a      	ldr	r2, [r7, #20]
 8004cee:	430a      	orrs	r2, r1
 8004cf0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004cf2:	bf00      	nop
 8004cf4:	371c      	adds	r7, #28
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfc:	4770      	bx	lr
 8004cfe:	bf00      	nop
 8004d00:	03ff63ff 	.word	0x03ff63ff

08004d04 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b084      	sub	sp, #16
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d101      	bne.n	8004d16 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8004d12:	2301      	movs	r3, #1
 8004d14:	e0bf      	b.n	8004e96 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8004d1c:	b2db      	uxtb	r3, r3
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d106      	bne.n	8004d30 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2200      	movs	r2, #0
 8004d26:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8004d2a:	6878      	ldr	r0, [r7, #4]
 8004d2c:	f000 f8ba 	bl	8004ea4 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2202      	movs	r2, #2
 8004d34:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	699a      	ldr	r2, [r3, #24]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8004d46:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	6999      	ldr	r1, [r3, #24]
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	685a      	ldr	r2, [r3, #4]
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	689b      	ldr	r3, [r3, #8]
 8004d56:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004d5c:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	691b      	ldr	r3, [r3, #16]
 8004d62:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	430a      	orrs	r2, r1
 8004d6a:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	6899      	ldr	r1, [r3, #8]
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681a      	ldr	r2, [r3, #0]
 8004d76:	4b4a      	ldr	r3, [pc, #296]	; (8004ea0 <HAL_LTDC_Init+0x19c>)
 8004d78:	400b      	ands	r3, r1
 8004d7a:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	695b      	ldr	r3, [r3, #20]
 8004d80:	041b      	lsls	r3, r3, #16
 8004d82:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	6899      	ldr	r1, [r3, #8]
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	699a      	ldr	r2, [r3, #24]
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	431a      	orrs	r2, r3
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	430a      	orrs	r2, r1
 8004d98:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	68d9      	ldr	r1, [r3, #12]
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681a      	ldr	r2, [r3, #0]
 8004da4:	4b3e      	ldr	r3, [pc, #248]	; (8004ea0 <HAL_LTDC_Init+0x19c>)
 8004da6:	400b      	ands	r3, r1
 8004da8:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	69db      	ldr	r3, [r3, #28]
 8004dae:	041b      	lsls	r3, r3, #16
 8004db0:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	68d9      	ldr	r1, [r3, #12]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6a1a      	ldr	r2, [r3, #32]
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	431a      	orrs	r2, r3
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	430a      	orrs	r2, r1
 8004dc6:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	6919      	ldr	r1, [r3, #16]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681a      	ldr	r2, [r3, #0]
 8004dd2:	4b33      	ldr	r3, [pc, #204]	; (8004ea0 <HAL_LTDC_Init+0x19c>)
 8004dd4:	400b      	ands	r3, r1
 8004dd6:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ddc:	041b      	lsls	r3, r3, #16
 8004dde:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	6919      	ldr	r1, [r3, #16]
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	431a      	orrs	r2, r3
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	430a      	orrs	r2, r1
 8004df4:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	6959      	ldr	r1, [r3, #20]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681a      	ldr	r2, [r3, #0]
 8004e00:	4b27      	ldr	r3, [pc, #156]	; (8004ea0 <HAL_LTDC_Init+0x19c>)
 8004e02:	400b      	ands	r3, r1
 8004e04:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e0a:	041b      	lsls	r3, r3, #16
 8004e0c:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	6959      	ldr	r1, [r3, #20]
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	431a      	orrs	r2, r3
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	430a      	orrs	r2, r1
 8004e22:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004e2a:	021b      	lsls	r3, r3, #8
 8004e2c:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8004e34:	041b      	lsls	r3, r3, #16
 8004e36:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8004e46:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004e4e:	68ba      	ldr	r2, [r7, #8]
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	4313      	orrs	r3, r2
 8004e54:	687a      	ldr	r2, [r7, #4]
 8004e56:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8004e5a:	431a      	orrs	r2, r3
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	430a      	orrs	r2, r1
 8004e62:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f042 0206 	orr.w	r2, r2, #6
 8004e72:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	699a      	ldr	r2, [r3, #24]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f042 0201 	orr.w	r2, r2, #1
 8004e82:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2200      	movs	r2, #0
 8004e88:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2201      	movs	r2, #1
 8004e90:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8004e94:	2300      	movs	r3, #0
}
 8004e96:	4618      	mov	r0, r3
 8004e98:	3710      	adds	r7, #16
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	bd80      	pop	{r7, pc}
 8004e9e:	bf00      	nop
 8004ea0:	f000f800 	.word	0xf000f800

08004ea4 <HAL_LTDC_MspInit>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_MspInit(LTDC_HandleTypeDef *hltdc)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b083      	sub	sp, #12
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_MspInit could be implemented in the user file
   */
}
 8004eac:	bf00      	nop
 8004eae:	370c      	adds	r7, #12
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb6:	4770      	bx	lr

08004eb8 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8004eb8:	b5b0      	push	{r4, r5, r7, lr}
 8004eba:	b084      	sub	sp, #16
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	60f8      	str	r0, [r7, #12]
 8004ec0:	60b9      	str	r1, [r7, #8]
 8004ec2:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8004eca:	2b01      	cmp	r3, #1
 8004ecc:	d101      	bne.n	8004ed2 <HAL_LTDC_ConfigLayer+0x1a>
 8004ece:	2302      	movs	r3, #2
 8004ed0:	e02c      	b.n	8004f2c <HAL_LTDC_ConfigLayer+0x74>
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	2201      	movs	r2, #1
 8004ed6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	2202      	movs	r2, #2
 8004ede:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8004ee2:	68fa      	ldr	r2, [r7, #12]
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2134      	movs	r1, #52	; 0x34
 8004ee8:	fb01 f303 	mul.w	r3, r1, r3
 8004eec:	4413      	add	r3, r2
 8004eee:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	4614      	mov	r4, r2
 8004ef6:	461d      	mov	r5, r3
 8004ef8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004efa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004efc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004efe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004f00:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004f02:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004f04:	682b      	ldr	r3, [r5, #0]
 8004f06:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8004f08:	687a      	ldr	r2, [r7, #4]
 8004f0a:	68b9      	ldr	r1, [r7, #8]
 8004f0c:	68f8      	ldr	r0, [r7, #12]
 8004f0e:	f000 f811 	bl	8004f34 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	2201      	movs	r2, #1
 8004f18:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2201      	movs	r2, #1
 8004f1e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	2200      	movs	r2, #0
 8004f26:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8004f2a:	2300      	movs	r3, #0
}
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	3710      	adds	r7, #16
 8004f30:	46bd      	mov	sp, r7
 8004f32:	bdb0      	pop	{r4, r5, r7, pc}

08004f34 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8004f34:	b480      	push	{r7}
 8004f36:	b089      	sub	sp, #36	; 0x24
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	60f8      	str	r0, [r7, #12]
 8004f3c:	60b9      	str	r1, [r7, #8]
 8004f3e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8004f40:	68bb      	ldr	r3, [r7, #8]
 8004f42:	685a      	ldr	r2, [r3, #4]
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	68db      	ldr	r3, [r3, #12]
 8004f4a:	0c1b      	lsrs	r3, r3, #16
 8004f4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f50:	4413      	add	r3, r2
 8004f52:	041b      	lsls	r3, r3, #16
 8004f54:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	461a      	mov	r2, r3
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	01db      	lsls	r3, r3, #7
 8004f60:	4413      	add	r3, r2
 8004f62:	3384      	adds	r3, #132	; 0x84
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	68fa      	ldr	r2, [r7, #12]
 8004f68:	6812      	ldr	r2, [r2, #0]
 8004f6a:	4611      	mov	r1, r2
 8004f6c:	687a      	ldr	r2, [r7, #4]
 8004f6e:	01d2      	lsls	r2, r2, #7
 8004f70:	440a      	add	r2, r1
 8004f72:	3284      	adds	r2, #132	; 0x84
 8004f74:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8004f78:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004f7a:	68bb      	ldr	r3, [r7, #8]
 8004f7c:	681a      	ldr	r2, [r3, #0]
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	68db      	ldr	r3, [r3, #12]
 8004f84:	0c1b      	lsrs	r3, r3, #16
 8004f86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f8a:	4413      	add	r3, r2
 8004f8c:	1c5a      	adds	r2, r3, #1
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4619      	mov	r1, r3
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	01db      	lsls	r3, r3, #7
 8004f98:	440b      	add	r3, r1
 8004f9a:	3384      	adds	r3, #132	; 0x84
 8004f9c:	4619      	mov	r1, r3
 8004f9e:	69fb      	ldr	r3, [r7, #28]
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8004fa4:	68bb      	ldr	r3, [r7, #8]
 8004fa6:	68da      	ldr	r2, [r3, #12]
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	68db      	ldr	r3, [r3, #12]
 8004fae:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004fb2:	4413      	add	r3, r2
 8004fb4:	041b      	lsls	r3, r3, #16
 8004fb6:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	461a      	mov	r2, r3
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	01db      	lsls	r3, r3, #7
 8004fc2:	4413      	add	r3, r2
 8004fc4:	3384      	adds	r3, #132	; 0x84
 8004fc6:	689b      	ldr	r3, [r3, #8]
 8004fc8:	68fa      	ldr	r2, [r7, #12]
 8004fca:	6812      	ldr	r2, [r2, #0]
 8004fcc:	4611      	mov	r1, r2
 8004fce:	687a      	ldr	r2, [r7, #4]
 8004fd0:	01d2      	lsls	r2, r2, #7
 8004fd2:	440a      	add	r2, r1
 8004fd4:	3284      	adds	r2, #132	; 0x84
 8004fd6:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8004fda:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	689a      	ldr	r2, [r3, #8]
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	68db      	ldr	r3, [r3, #12]
 8004fe6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004fea:	4413      	add	r3, r2
 8004fec:	1c5a      	adds	r2, r3, #1
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	4619      	mov	r1, r3
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	01db      	lsls	r3, r3, #7
 8004ff8:	440b      	add	r3, r1
 8004ffa:	3384      	adds	r3, #132	; 0x84
 8004ffc:	4619      	mov	r1, r3
 8004ffe:	69fb      	ldr	r3, [r7, #28]
 8005000:	4313      	orrs	r3, r2
 8005002:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	461a      	mov	r2, r3
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	01db      	lsls	r3, r3, #7
 800500e:	4413      	add	r3, r2
 8005010:	3384      	adds	r3, #132	; 0x84
 8005012:	691b      	ldr	r3, [r3, #16]
 8005014:	68fa      	ldr	r2, [r7, #12]
 8005016:	6812      	ldr	r2, [r2, #0]
 8005018:	4611      	mov	r1, r2
 800501a:	687a      	ldr	r2, [r7, #4]
 800501c:	01d2      	lsls	r2, r2, #7
 800501e:	440a      	add	r2, r1
 8005020:	3284      	adds	r2, #132	; 0x84
 8005022:	f023 0307 	bic.w	r3, r3, #7
 8005026:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	461a      	mov	r2, r3
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	01db      	lsls	r3, r3, #7
 8005032:	4413      	add	r3, r2
 8005034:	3384      	adds	r3, #132	; 0x84
 8005036:	461a      	mov	r2, r3
 8005038:	68bb      	ldr	r3, [r7, #8]
 800503a:	691b      	ldr	r3, [r3, #16]
 800503c:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800503e:	68bb      	ldr	r3, [r7, #8]
 8005040:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8005044:	021b      	lsls	r3, r3, #8
 8005046:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8005048:	68bb      	ldr	r3, [r7, #8]
 800504a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800504e:	041b      	lsls	r3, r3, #16
 8005050:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8005052:	68bb      	ldr	r3, [r7, #8]
 8005054:	699b      	ldr	r3, [r3, #24]
 8005056:	061b      	lsls	r3, r3, #24
 8005058:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	461a      	mov	r2, r3
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	01db      	lsls	r3, r3, #7
 8005064:	4413      	add	r3, r2
 8005066:	3384      	adds	r3, #132	; 0x84
 8005068:	699b      	ldr	r3, [r3, #24]
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	461a      	mov	r2, r3
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	01db      	lsls	r3, r3, #7
 8005074:	4413      	add	r3, r2
 8005076:	3384      	adds	r3, #132	; 0x84
 8005078:	461a      	mov	r2, r3
 800507a:	2300      	movs	r3, #0
 800507c:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005084:	461a      	mov	r2, r3
 8005086:	69fb      	ldr	r3, [r7, #28]
 8005088:	431a      	orrs	r2, r3
 800508a:	69bb      	ldr	r3, [r7, #24]
 800508c:	431a      	orrs	r2, r3
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	4619      	mov	r1, r3
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	01db      	lsls	r3, r3, #7
 8005098:	440b      	add	r3, r1
 800509a:	3384      	adds	r3, #132	; 0x84
 800509c:	4619      	mov	r1, r3
 800509e:	697b      	ldr	r3, [r7, #20]
 80050a0:	4313      	orrs	r3, r2
 80050a2:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	461a      	mov	r2, r3
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	01db      	lsls	r3, r3, #7
 80050ae:	4413      	add	r3, r2
 80050b0:	3384      	adds	r3, #132	; 0x84
 80050b2:	695b      	ldr	r3, [r3, #20]
 80050b4:	68fa      	ldr	r2, [r7, #12]
 80050b6:	6812      	ldr	r2, [r2, #0]
 80050b8:	4611      	mov	r1, r2
 80050ba:	687a      	ldr	r2, [r7, #4]
 80050bc:	01d2      	lsls	r2, r2, #7
 80050be:	440a      	add	r2, r1
 80050c0:	3284      	adds	r2, #132	; 0x84
 80050c2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80050c6:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	461a      	mov	r2, r3
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	01db      	lsls	r3, r3, #7
 80050d2:	4413      	add	r3, r2
 80050d4:	3384      	adds	r3, #132	; 0x84
 80050d6:	461a      	mov	r2, r3
 80050d8:	68bb      	ldr	r3, [r7, #8]
 80050da:	695b      	ldr	r3, [r3, #20]
 80050dc:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	461a      	mov	r2, r3
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	01db      	lsls	r3, r3, #7
 80050e8:	4413      	add	r3, r2
 80050ea:	3384      	adds	r3, #132	; 0x84
 80050ec:	69da      	ldr	r2, [r3, #28]
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	4619      	mov	r1, r3
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	01db      	lsls	r3, r3, #7
 80050f8:	440b      	add	r3, r1
 80050fa:	3384      	adds	r3, #132	; 0x84
 80050fc:	4619      	mov	r1, r3
 80050fe:	4b58      	ldr	r3, [pc, #352]	; (8005260 <LTDC_SetConfig+0x32c>)
 8005100:	4013      	ands	r3, r2
 8005102:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	69da      	ldr	r2, [r3, #28]
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	6a1b      	ldr	r3, [r3, #32]
 800510c:	68f9      	ldr	r1, [r7, #12]
 800510e:	6809      	ldr	r1, [r1, #0]
 8005110:	4608      	mov	r0, r1
 8005112:	6879      	ldr	r1, [r7, #4]
 8005114:	01c9      	lsls	r1, r1, #7
 8005116:	4401      	add	r1, r0
 8005118:	3184      	adds	r1, #132	; 0x84
 800511a:	4313      	orrs	r3, r2
 800511c:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	461a      	mov	r2, r3
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	01db      	lsls	r3, r3, #7
 8005128:	4413      	add	r3, r2
 800512a:	3384      	adds	r3, #132	; 0x84
 800512c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	461a      	mov	r2, r3
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	01db      	lsls	r3, r3, #7
 8005138:	4413      	add	r3, r2
 800513a:	3384      	adds	r3, #132	; 0x84
 800513c:	461a      	mov	r2, r3
 800513e:	2300      	movs	r3, #0
 8005140:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	461a      	mov	r2, r3
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	01db      	lsls	r3, r3, #7
 800514c:	4413      	add	r3, r2
 800514e:	3384      	adds	r3, #132	; 0x84
 8005150:	461a      	mov	r2, r3
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005156:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8005158:	68bb      	ldr	r3, [r7, #8]
 800515a:	691b      	ldr	r3, [r3, #16]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d102      	bne.n	8005166 <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 8005160:	2304      	movs	r3, #4
 8005162:	61fb      	str	r3, [r7, #28]
 8005164:	e01b      	b.n	800519e <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	691b      	ldr	r3, [r3, #16]
 800516a:	2b01      	cmp	r3, #1
 800516c:	d102      	bne.n	8005174 <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 800516e:	2303      	movs	r3, #3
 8005170:	61fb      	str	r3, [r7, #28]
 8005172:	e014      	b.n	800519e <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8005174:	68bb      	ldr	r3, [r7, #8]
 8005176:	691b      	ldr	r3, [r3, #16]
 8005178:	2b04      	cmp	r3, #4
 800517a:	d00b      	beq.n	8005194 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8005180:	2b02      	cmp	r3, #2
 8005182:	d007      	beq.n	8005194 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8005184:	68bb      	ldr	r3, [r7, #8]
 8005186:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8005188:	2b03      	cmp	r3, #3
 800518a:	d003      	beq.n	8005194 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800518c:	68bb      	ldr	r3, [r7, #8]
 800518e:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8005190:	2b07      	cmp	r3, #7
 8005192:	d102      	bne.n	800519a <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 8005194:	2302      	movs	r3, #2
 8005196:	61fb      	str	r3, [r7, #28]
 8005198:	e001      	b.n	800519e <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 800519a:	2301      	movs	r3, #1
 800519c:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	461a      	mov	r2, r3
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	01db      	lsls	r3, r3, #7
 80051a8:	4413      	add	r3, r2
 80051aa:	3384      	adds	r3, #132	; 0x84
 80051ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051ae:	68fa      	ldr	r2, [r7, #12]
 80051b0:	6812      	ldr	r2, [r2, #0]
 80051b2:	4611      	mov	r1, r2
 80051b4:	687a      	ldr	r2, [r7, #4]
 80051b6:	01d2      	lsls	r2, r2, #7
 80051b8:	440a      	add	r2, r1
 80051ba:	3284      	adds	r2, #132	; 0x84
 80051bc:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 80051c0:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80051c2:	68bb      	ldr	r3, [r7, #8]
 80051c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051c6:	69fa      	ldr	r2, [r7, #28]
 80051c8:	fb02 f303 	mul.w	r3, r2, r3
 80051cc:	041a      	lsls	r2, r3, #16
 80051ce:	68bb      	ldr	r3, [r7, #8]
 80051d0:	6859      	ldr	r1, [r3, #4]
 80051d2:	68bb      	ldr	r3, [r7, #8]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	1acb      	subs	r3, r1, r3
 80051d8:	69f9      	ldr	r1, [r7, #28]
 80051da:	fb01 f303 	mul.w	r3, r1, r3
 80051de:	3303      	adds	r3, #3
 80051e0:	68f9      	ldr	r1, [r7, #12]
 80051e2:	6809      	ldr	r1, [r1, #0]
 80051e4:	4608      	mov	r0, r1
 80051e6:	6879      	ldr	r1, [r7, #4]
 80051e8:	01c9      	lsls	r1, r1, #7
 80051ea:	4401      	add	r1, r0
 80051ec:	3184      	adds	r1, #132	; 0x84
 80051ee:	4313      	orrs	r3, r2
 80051f0:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	461a      	mov	r2, r3
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	01db      	lsls	r3, r3, #7
 80051fc:	4413      	add	r3, r2
 80051fe:	3384      	adds	r3, #132	; 0x84
 8005200:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	4619      	mov	r1, r3
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	01db      	lsls	r3, r3, #7
 800520c:	440b      	add	r3, r1
 800520e:	3384      	adds	r3, #132	; 0x84
 8005210:	4619      	mov	r1, r3
 8005212:	4b14      	ldr	r3, [pc, #80]	; (8005264 <LTDC_SetConfig+0x330>)
 8005214:	4013      	ands	r3, r2
 8005216:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	461a      	mov	r2, r3
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	01db      	lsls	r3, r3, #7
 8005222:	4413      	add	r3, r2
 8005224:	3384      	adds	r3, #132	; 0x84
 8005226:	461a      	mov	r2, r3
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800522c:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	461a      	mov	r2, r3
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	01db      	lsls	r3, r3, #7
 8005238:	4413      	add	r3, r2
 800523a:	3384      	adds	r3, #132	; 0x84
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	68fa      	ldr	r2, [r7, #12]
 8005240:	6812      	ldr	r2, [r2, #0]
 8005242:	4611      	mov	r1, r2
 8005244:	687a      	ldr	r2, [r7, #4]
 8005246:	01d2      	lsls	r2, r2, #7
 8005248:	440a      	add	r2, r1
 800524a:	3284      	adds	r2, #132	; 0x84
 800524c:	f043 0301 	orr.w	r3, r3, #1
 8005250:	6013      	str	r3, [r2, #0]
}
 8005252:	bf00      	nop
 8005254:	3724      	adds	r7, #36	; 0x24
 8005256:	46bd      	mov	sp, r7
 8005258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525c:	4770      	bx	lr
 800525e:	bf00      	nop
 8005260:	fffff8f8 	.word	0xfffff8f8
 8005264:	fffff800 	.word	0xfffff800

08005268 <HAL_LTDCEx_StructInitFromVideoConfig>:
  * @note   The implementation of this function is taking into account the LTDC
  *         polarities inversion as described in the current LTDC specification
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDCEx_StructInitFromVideoConfig(LTDC_HandleTypeDef *hltdc, DSI_VidCfgTypeDef *VidCfg)
{
 8005268:	b480      	push	{r7}
 800526a:	b083      	sub	sp, #12
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
 8005270:	6039      	str	r1, [r7, #0]

  /* The following polarity is inverted:
                     LTDC_DEPOLARITY_AL <-> LTDC_DEPOLARITY_AH */

  /* Note 1 : Code in line w/ Current LTDC specification */
  hltdc->Init.DEPolarity = (VidCfg->DEPolarity == DSI_DATA_ENABLE_ACTIVE_HIGH) ? LTDC_DEPOLARITY_AL : LTDC_DEPOLARITY_AH;
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005276:	2b00      	cmp	r3, #0
 8005278:	d101      	bne.n	800527e <HAL_LTDCEx_StructInitFromVideoConfig+0x16>
 800527a:	2200      	movs	r2, #0
 800527c:	e001      	b.n	8005282 <HAL_LTDCEx_StructInitFromVideoConfig+0x1a>
 800527e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	60da      	str	r2, [r3, #12]
  hltdc->Init.VSPolarity = (VidCfg->VSPolarity == DSI_VSYNC_ACTIVE_HIGH) ? LTDC_VSPOLARITY_AH : LTDC_VSPOLARITY_AL;
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	6a1b      	ldr	r3, [r3, #32]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d102      	bne.n	8005294 <HAL_LTDCEx_StructInitFromVideoConfig+0x2c>
 800528e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005292:	e000      	b.n	8005296 <HAL_LTDCEx_StructInitFromVideoConfig+0x2e>
 8005294:	2200      	movs	r2, #0
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	609a      	str	r2, [r3, #8]
  hltdc->Init.HSPolarity = (VidCfg->HSPolarity == DSI_HSYNC_ACTIVE_HIGH) ? LTDC_HSPOLARITY_AH : LTDC_HSPOLARITY_AL;
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	69db      	ldr	r3, [r3, #28]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d102      	bne.n	80052a8 <HAL_LTDCEx_StructInitFromVideoConfig+0x40>
 80052a2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80052a6:	e000      	b.n	80052aa <HAL_LTDCEx_StructInitFromVideoConfig+0x42>
 80052a8:	2200      	movs	r2, #0
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	605a      	str	r2, [r3, #4]
  /* hltdc->Init.DEPolarity = VidCfg->DEPolarity << 29;
     hltdc->Init.VSPolarity = VidCfg->VSPolarity << 29;
     hltdc->Init.HSPolarity = VidCfg->HSPolarity << 29; */

  /* Retrieve vertical timing parameters from DSI */
  hltdc->Init.VerticalSync       = VidCfg->VerticalSyncActive - 1U;
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052b2:	1e5a      	subs	r2, r3, #1
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	619a      	str	r2, [r3, #24]
  hltdc->Init.AccumulatedVBP     = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch - 1U;
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052c0:	4413      	add	r3, r2
 80052c2:	1e5a      	subs	r2, r3, #1
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	621a      	str	r2, [r3, #32]
  hltdc->Init.AccumulatedActiveH = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + VidCfg->VerticalActive - 1U;
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052d0:	441a      	add	r2, r3
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052d6:	4413      	add	r3, r2
 80052d8:	1e5a      	subs	r2, r3, #1
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc->Init.TotalHeigh         = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + VidCfg->VerticalActive + VidCfg->VerticalFrontPorch - 1U;
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80052e2:	683b      	ldr	r3, [r7, #0]
 80052e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052e6:	441a      	add	r2, r3
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ec:	441a      	add	r2, r3
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052f2:	4413      	add	r3, r2
 80052f4:	1e5a      	subs	r2, r3, #1
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	631a      	str	r2, [r3, #48]	; 0x30

  return HAL_OK;
 80052fa:	2300      	movs	r3, #0
}
 80052fc:	4618      	mov	r0, r3
 80052fe:	370c      	adds	r7, #12
 8005300:	46bd      	mov	sp, r7
 8005302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005306:	4770      	bx	lr

08005308 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b082      	sub	sp, #8
 800530c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800530e:	2300      	movs	r3, #0
 8005310:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8005312:	4b23      	ldr	r3, [pc, #140]	; (80053a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8005314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005316:	4a22      	ldr	r2, [pc, #136]	; (80053a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8005318:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800531c:	6413      	str	r3, [r2, #64]	; 0x40
 800531e:	4b20      	ldr	r3, [pc, #128]	; (80053a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8005320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005322:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005326:	603b      	str	r3, [r7, #0]
 8005328:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800532a:	4b1e      	ldr	r3, [pc, #120]	; (80053a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	4a1d      	ldr	r2, [pc, #116]	; (80053a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005330:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005334:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005336:	f7fd fa9b 	bl	8002870 <HAL_GetTick>
 800533a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800533c:	e009      	b.n	8005352 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800533e:	f7fd fa97 	bl	8002870 <HAL_GetTick>
 8005342:	4602      	mov	r2, r0
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	1ad3      	subs	r3, r2, r3
 8005348:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800534c:	d901      	bls.n	8005352 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800534e:	2303      	movs	r3, #3
 8005350:	e022      	b.n	8005398 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005352:	4b14      	ldr	r3, [pc, #80]	; (80053a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005354:	685b      	ldr	r3, [r3, #4]
 8005356:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800535a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800535e:	d1ee      	bne.n	800533e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8005360:	4b10      	ldr	r3, [pc, #64]	; (80053a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	4a0f      	ldr	r2, [pc, #60]	; (80053a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005366:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800536a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800536c:	f7fd fa80 	bl	8002870 <HAL_GetTick>
 8005370:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005372:	e009      	b.n	8005388 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005374:	f7fd fa7c 	bl	8002870 <HAL_GetTick>
 8005378:	4602      	mov	r2, r0
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	1ad3      	subs	r3, r2, r3
 800537e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005382:	d901      	bls.n	8005388 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8005384:	2303      	movs	r3, #3
 8005386:	e007      	b.n	8005398 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005388:	4b06      	ldr	r3, [pc, #24]	; (80053a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800538a:	685b      	ldr	r3, [r3, #4]
 800538c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005390:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005394:	d1ee      	bne.n	8005374 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8005396:	2300      	movs	r3, #0
}
 8005398:	4618      	mov	r0, r3
 800539a:	3708      	adds	r7, #8
 800539c:	46bd      	mov	sp, r7
 800539e:	bd80      	pop	{r7, pc}
 80053a0:	40023800 	.word	0x40023800
 80053a4:	40007000 	.word	0x40007000

080053a8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b086      	sub	sp, #24
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80053b0:	2300      	movs	r3, #0
 80053b2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d101      	bne.n	80053be <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80053ba:	2301      	movs	r3, #1
 80053bc:	e29b      	b.n	80058f6 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f003 0301 	and.w	r3, r3, #1
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	f000 8087 	beq.w	80054da <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80053cc:	4b96      	ldr	r3, [pc, #600]	; (8005628 <HAL_RCC_OscConfig+0x280>)
 80053ce:	689b      	ldr	r3, [r3, #8]
 80053d0:	f003 030c 	and.w	r3, r3, #12
 80053d4:	2b04      	cmp	r3, #4
 80053d6:	d00c      	beq.n	80053f2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80053d8:	4b93      	ldr	r3, [pc, #588]	; (8005628 <HAL_RCC_OscConfig+0x280>)
 80053da:	689b      	ldr	r3, [r3, #8]
 80053dc:	f003 030c 	and.w	r3, r3, #12
 80053e0:	2b08      	cmp	r3, #8
 80053e2:	d112      	bne.n	800540a <HAL_RCC_OscConfig+0x62>
 80053e4:	4b90      	ldr	r3, [pc, #576]	; (8005628 <HAL_RCC_OscConfig+0x280>)
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80053ec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80053f0:	d10b      	bne.n	800540a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053f2:	4b8d      	ldr	r3, [pc, #564]	; (8005628 <HAL_RCC_OscConfig+0x280>)
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d06c      	beq.n	80054d8 <HAL_RCC_OscConfig+0x130>
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	685b      	ldr	r3, [r3, #4]
 8005402:	2b00      	cmp	r3, #0
 8005404:	d168      	bne.n	80054d8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005406:	2301      	movs	r3, #1
 8005408:	e275      	b.n	80058f6 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	685b      	ldr	r3, [r3, #4]
 800540e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005412:	d106      	bne.n	8005422 <HAL_RCC_OscConfig+0x7a>
 8005414:	4b84      	ldr	r3, [pc, #528]	; (8005628 <HAL_RCC_OscConfig+0x280>)
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	4a83      	ldr	r2, [pc, #524]	; (8005628 <HAL_RCC_OscConfig+0x280>)
 800541a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800541e:	6013      	str	r3, [r2, #0]
 8005420:	e02e      	b.n	8005480 <HAL_RCC_OscConfig+0xd8>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	685b      	ldr	r3, [r3, #4]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d10c      	bne.n	8005444 <HAL_RCC_OscConfig+0x9c>
 800542a:	4b7f      	ldr	r3, [pc, #508]	; (8005628 <HAL_RCC_OscConfig+0x280>)
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	4a7e      	ldr	r2, [pc, #504]	; (8005628 <HAL_RCC_OscConfig+0x280>)
 8005430:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005434:	6013      	str	r3, [r2, #0]
 8005436:	4b7c      	ldr	r3, [pc, #496]	; (8005628 <HAL_RCC_OscConfig+0x280>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	4a7b      	ldr	r2, [pc, #492]	; (8005628 <HAL_RCC_OscConfig+0x280>)
 800543c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005440:	6013      	str	r3, [r2, #0]
 8005442:	e01d      	b.n	8005480 <HAL_RCC_OscConfig+0xd8>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800544c:	d10c      	bne.n	8005468 <HAL_RCC_OscConfig+0xc0>
 800544e:	4b76      	ldr	r3, [pc, #472]	; (8005628 <HAL_RCC_OscConfig+0x280>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	4a75      	ldr	r2, [pc, #468]	; (8005628 <HAL_RCC_OscConfig+0x280>)
 8005454:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005458:	6013      	str	r3, [r2, #0]
 800545a:	4b73      	ldr	r3, [pc, #460]	; (8005628 <HAL_RCC_OscConfig+0x280>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4a72      	ldr	r2, [pc, #456]	; (8005628 <HAL_RCC_OscConfig+0x280>)
 8005460:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005464:	6013      	str	r3, [r2, #0]
 8005466:	e00b      	b.n	8005480 <HAL_RCC_OscConfig+0xd8>
 8005468:	4b6f      	ldr	r3, [pc, #444]	; (8005628 <HAL_RCC_OscConfig+0x280>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	4a6e      	ldr	r2, [pc, #440]	; (8005628 <HAL_RCC_OscConfig+0x280>)
 800546e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005472:	6013      	str	r3, [r2, #0]
 8005474:	4b6c      	ldr	r3, [pc, #432]	; (8005628 <HAL_RCC_OscConfig+0x280>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	4a6b      	ldr	r2, [pc, #428]	; (8005628 <HAL_RCC_OscConfig+0x280>)
 800547a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800547e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	685b      	ldr	r3, [r3, #4]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d013      	beq.n	80054b0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005488:	f7fd f9f2 	bl	8002870 <HAL_GetTick>
 800548c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800548e:	e008      	b.n	80054a2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005490:	f7fd f9ee 	bl	8002870 <HAL_GetTick>
 8005494:	4602      	mov	r2, r0
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	1ad3      	subs	r3, r2, r3
 800549a:	2b64      	cmp	r3, #100	; 0x64
 800549c:	d901      	bls.n	80054a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800549e:	2303      	movs	r3, #3
 80054a0:	e229      	b.n	80058f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054a2:	4b61      	ldr	r3, [pc, #388]	; (8005628 <HAL_RCC_OscConfig+0x280>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d0f0      	beq.n	8005490 <HAL_RCC_OscConfig+0xe8>
 80054ae:	e014      	b.n	80054da <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054b0:	f7fd f9de 	bl	8002870 <HAL_GetTick>
 80054b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80054b6:	e008      	b.n	80054ca <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80054b8:	f7fd f9da 	bl	8002870 <HAL_GetTick>
 80054bc:	4602      	mov	r2, r0
 80054be:	693b      	ldr	r3, [r7, #16]
 80054c0:	1ad3      	subs	r3, r2, r3
 80054c2:	2b64      	cmp	r3, #100	; 0x64
 80054c4:	d901      	bls.n	80054ca <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80054c6:	2303      	movs	r3, #3
 80054c8:	e215      	b.n	80058f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80054ca:	4b57      	ldr	r3, [pc, #348]	; (8005628 <HAL_RCC_OscConfig+0x280>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d1f0      	bne.n	80054b8 <HAL_RCC_OscConfig+0x110>
 80054d6:	e000      	b.n	80054da <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f003 0302 	and.w	r3, r3, #2
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d069      	beq.n	80055ba <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80054e6:	4b50      	ldr	r3, [pc, #320]	; (8005628 <HAL_RCC_OscConfig+0x280>)
 80054e8:	689b      	ldr	r3, [r3, #8]
 80054ea:	f003 030c 	and.w	r3, r3, #12
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d00b      	beq.n	800550a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80054f2:	4b4d      	ldr	r3, [pc, #308]	; (8005628 <HAL_RCC_OscConfig+0x280>)
 80054f4:	689b      	ldr	r3, [r3, #8]
 80054f6:	f003 030c 	and.w	r3, r3, #12
 80054fa:	2b08      	cmp	r3, #8
 80054fc:	d11c      	bne.n	8005538 <HAL_RCC_OscConfig+0x190>
 80054fe:	4b4a      	ldr	r3, [pc, #296]	; (8005628 <HAL_RCC_OscConfig+0x280>)
 8005500:	685b      	ldr	r3, [r3, #4]
 8005502:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005506:	2b00      	cmp	r3, #0
 8005508:	d116      	bne.n	8005538 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800550a:	4b47      	ldr	r3, [pc, #284]	; (8005628 <HAL_RCC_OscConfig+0x280>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f003 0302 	and.w	r3, r3, #2
 8005512:	2b00      	cmp	r3, #0
 8005514:	d005      	beq.n	8005522 <HAL_RCC_OscConfig+0x17a>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	68db      	ldr	r3, [r3, #12]
 800551a:	2b01      	cmp	r3, #1
 800551c:	d001      	beq.n	8005522 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800551e:	2301      	movs	r3, #1
 8005520:	e1e9      	b.n	80058f6 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005522:	4b41      	ldr	r3, [pc, #260]	; (8005628 <HAL_RCC_OscConfig+0x280>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	691b      	ldr	r3, [r3, #16]
 800552e:	00db      	lsls	r3, r3, #3
 8005530:	493d      	ldr	r1, [pc, #244]	; (8005628 <HAL_RCC_OscConfig+0x280>)
 8005532:	4313      	orrs	r3, r2
 8005534:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005536:	e040      	b.n	80055ba <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	68db      	ldr	r3, [r3, #12]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d023      	beq.n	8005588 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005540:	4b39      	ldr	r3, [pc, #228]	; (8005628 <HAL_RCC_OscConfig+0x280>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	4a38      	ldr	r2, [pc, #224]	; (8005628 <HAL_RCC_OscConfig+0x280>)
 8005546:	f043 0301 	orr.w	r3, r3, #1
 800554a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800554c:	f7fd f990 	bl	8002870 <HAL_GetTick>
 8005550:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005552:	e008      	b.n	8005566 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005554:	f7fd f98c 	bl	8002870 <HAL_GetTick>
 8005558:	4602      	mov	r2, r0
 800555a:	693b      	ldr	r3, [r7, #16]
 800555c:	1ad3      	subs	r3, r2, r3
 800555e:	2b02      	cmp	r3, #2
 8005560:	d901      	bls.n	8005566 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8005562:	2303      	movs	r3, #3
 8005564:	e1c7      	b.n	80058f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005566:	4b30      	ldr	r3, [pc, #192]	; (8005628 <HAL_RCC_OscConfig+0x280>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f003 0302 	and.w	r3, r3, #2
 800556e:	2b00      	cmp	r3, #0
 8005570:	d0f0      	beq.n	8005554 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005572:	4b2d      	ldr	r3, [pc, #180]	; (8005628 <HAL_RCC_OscConfig+0x280>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	691b      	ldr	r3, [r3, #16]
 800557e:	00db      	lsls	r3, r3, #3
 8005580:	4929      	ldr	r1, [pc, #164]	; (8005628 <HAL_RCC_OscConfig+0x280>)
 8005582:	4313      	orrs	r3, r2
 8005584:	600b      	str	r3, [r1, #0]
 8005586:	e018      	b.n	80055ba <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005588:	4b27      	ldr	r3, [pc, #156]	; (8005628 <HAL_RCC_OscConfig+0x280>)
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	4a26      	ldr	r2, [pc, #152]	; (8005628 <HAL_RCC_OscConfig+0x280>)
 800558e:	f023 0301 	bic.w	r3, r3, #1
 8005592:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005594:	f7fd f96c 	bl	8002870 <HAL_GetTick>
 8005598:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800559a:	e008      	b.n	80055ae <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800559c:	f7fd f968 	bl	8002870 <HAL_GetTick>
 80055a0:	4602      	mov	r2, r0
 80055a2:	693b      	ldr	r3, [r7, #16]
 80055a4:	1ad3      	subs	r3, r2, r3
 80055a6:	2b02      	cmp	r3, #2
 80055a8:	d901      	bls.n	80055ae <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80055aa:	2303      	movs	r3, #3
 80055ac:	e1a3      	b.n	80058f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80055ae:	4b1e      	ldr	r3, [pc, #120]	; (8005628 <HAL_RCC_OscConfig+0x280>)
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f003 0302 	and.w	r3, r3, #2
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d1f0      	bne.n	800559c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f003 0308 	and.w	r3, r3, #8
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d038      	beq.n	8005638 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	695b      	ldr	r3, [r3, #20]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d019      	beq.n	8005602 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80055ce:	4b16      	ldr	r3, [pc, #88]	; (8005628 <HAL_RCC_OscConfig+0x280>)
 80055d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80055d2:	4a15      	ldr	r2, [pc, #84]	; (8005628 <HAL_RCC_OscConfig+0x280>)
 80055d4:	f043 0301 	orr.w	r3, r3, #1
 80055d8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055da:	f7fd f949 	bl	8002870 <HAL_GetTick>
 80055de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80055e0:	e008      	b.n	80055f4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80055e2:	f7fd f945 	bl	8002870 <HAL_GetTick>
 80055e6:	4602      	mov	r2, r0
 80055e8:	693b      	ldr	r3, [r7, #16]
 80055ea:	1ad3      	subs	r3, r2, r3
 80055ec:	2b02      	cmp	r3, #2
 80055ee:	d901      	bls.n	80055f4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80055f0:	2303      	movs	r3, #3
 80055f2:	e180      	b.n	80058f6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80055f4:	4b0c      	ldr	r3, [pc, #48]	; (8005628 <HAL_RCC_OscConfig+0x280>)
 80055f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80055f8:	f003 0302 	and.w	r3, r3, #2
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d0f0      	beq.n	80055e2 <HAL_RCC_OscConfig+0x23a>
 8005600:	e01a      	b.n	8005638 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005602:	4b09      	ldr	r3, [pc, #36]	; (8005628 <HAL_RCC_OscConfig+0x280>)
 8005604:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005606:	4a08      	ldr	r2, [pc, #32]	; (8005628 <HAL_RCC_OscConfig+0x280>)
 8005608:	f023 0301 	bic.w	r3, r3, #1
 800560c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800560e:	f7fd f92f 	bl	8002870 <HAL_GetTick>
 8005612:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005614:	e00a      	b.n	800562c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005616:	f7fd f92b 	bl	8002870 <HAL_GetTick>
 800561a:	4602      	mov	r2, r0
 800561c:	693b      	ldr	r3, [r7, #16]
 800561e:	1ad3      	subs	r3, r2, r3
 8005620:	2b02      	cmp	r3, #2
 8005622:	d903      	bls.n	800562c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005624:	2303      	movs	r3, #3
 8005626:	e166      	b.n	80058f6 <HAL_RCC_OscConfig+0x54e>
 8005628:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800562c:	4b92      	ldr	r3, [pc, #584]	; (8005878 <HAL_RCC_OscConfig+0x4d0>)
 800562e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005630:	f003 0302 	and.w	r3, r3, #2
 8005634:	2b00      	cmp	r3, #0
 8005636:	d1ee      	bne.n	8005616 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f003 0304 	and.w	r3, r3, #4
 8005640:	2b00      	cmp	r3, #0
 8005642:	f000 80a4 	beq.w	800578e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005646:	4b8c      	ldr	r3, [pc, #560]	; (8005878 <HAL_RCC_OscConfig+0x4d0>)
 8005648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800564a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800564e:	2b00      	cmp	r3, #0
 8005650:	d10d      	bne.n	800566e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8005652:	4b89      	ldr	r3, [pc, #548]	; (8005878 <HAL_RCC_OscConfig+0x4d0>)
 8005654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005656:	4a88      	ldr	r2, [pc, #544]	; (8005878 <HAL_RCC_OscConfig+0x4d0>)
 8005658:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800565c:	6413      	str	r3, [r2, #64]	; 0x40
 800565e:	4b86      	ldr	r3, [pc, #536]	; (8005878 <HAL_RCC_OscConfig+0x4d0>)
 8005660:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005662:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005666:	60bb      	str	r3, [r7, #8]
 8005668:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800566a:	2301      	movs	r3, #1
 800566c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800566e:	4b83      	ldr	r3, [pc, #524]	; (800587c <HAL_RCC_OscConfig+0x4d4>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005676:	2b00      	cmp	r3, #0
 8005678:	d118      	bne.n	80056ac <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800567a:	4b80      	ldr	r3, [pc, #512]	; (800587c <HAL_RCC_OscConfig+0x4d4>)
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	4a7f      	ldr	r2, [pc, #508]	; (800587c <HAL_RCC_OscConfig+0x4d4>)
 8005680:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005684:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005686:	f7fd f8f3 	bl	8002870 <HAL_GetTick>
 800568a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800568c:	e008      	b.n	80056a0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800568e:	f7fd f8ef 	bl	8002870 <HAL_GetTick>
 8005692:	4602      	mov	r2, r0
 8005694:	693b      	ldr	r3, [r7, #16]
 8005696:	1ad3      	subs	r3, r2, r3
 8005698:	2b64      	cmp	r3, #100	; 0x64
 800569a:	d901      	bls.n	80056a0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800569c:	2303      	movs	r3, #3
 800569e:	e12a      	b.n	80058f6 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80056a0:	4b76      	ldr	r3, [pc, #472]	; (800587c <HAL_RCC_OscConfig+0x4d4>)
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d0f0      	beq.n	800568e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	689b      	ldr	r3, [r3, #8]
 80056b0:	2b01      	cmp	r3, #1
 80056b2:	d106      	bne.n	80056c2 <HAL_RCC_OscConfig+0x31a>
 80056b4:	4b70      	ldr	r3, [pc, #448]	; (8005878 <HAL_RCC_OscConfig+0x4d0>)
 80056b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056b8:	4a6f      	ldr	r2, [pc, #444]	; (8005878 <HAL_RCC_OscConfig+0x4d0>)
 80056ba:	f043 0301 	orr.w	r3, r3, #1
 80056be:	6713      	str	r3, [r2, #112]	; 0x70
 80056c0:	e02d      	b.n	800571e <HAL_RCC_OscConfig+0x376>
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	689b      	ldr	r3, [r3, #8]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d10c      	bne.n	80056e4 <HAL_RCC_OscConfig+0x33c>
 80056ca:	4b6b      	ldr	r3, [pc, #428]	; (8005878 <HAL_RCC_OscConfig+0x4d0>)
 80056cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056ce:	4a6a      	ldr	r2, [pc, #424]	; (8005878 <HAL_RCC_OscConfig+0x4d0>)
 80056d0:	f023 0301 	bic.w	r3, r3, #1
 80056d4:	6713      	str	r3, [r2, #112]	; 0x70
 80056d6:	4b68      	ldr	r3, [pc, #416]	; (8005878 <HAL_RCC_OscConfig+0x4d0>)
 80056d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056da:	4a67      	ldr	r2, [pc, #412]	; (8005878 <HAL_RCC_OscConfig+0x4d0>)
 80056dc:	f023 0304 	bic.w	r3, r3, #4
 80056e0:	6713      	str	r3, [r2, #112]	; 0x70
 80056e2:	e01c      	b.n	800571e <HAL_RCC_OscConfig+0x376>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	689b      	ldr	r3, [r3, #8]
 80056e8:	2b05      	cmp	r3, #5
 80056ea:	d10c      	bne.n	8005706 <HAL_RCC_OscConfig+0x35e>
 80056ec:	4b62      	ldr	r3, [pc, #392]	; (8005878 <HAL_RCC_OscConfig+0x4d0>)
 80056ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056f0:	4a61      	ldr	r2, [pc, #388]	; (8005878 <HAL_RCC_OscConfig+0x4d0>)
 80056f2:	f043 0304 	orr.w	r3, r3, #4
 80056f6:	6713      	str	r3, [r2, #112]	; 0x70
 80056f8:	4b5f      	ldr	r3, [pc, #380]	; (8005878 <HAL_RCC_OscConfig+0x4d0>)
 80056fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056fc:	4a5e      	ldr	r2, [pc, #376]	; (8005878 <HAL_RCC_OscConfig+0x4d0>)
 80056fe:	f043 0301 	orr.w	r3, r3, #1
 8005702:	6713      	str	r3, [r2, #112]	; 0x70
 8005704:	e00b      	b.n	800571e <HAL_RCC_OscConfig+0x376>
 8005706:	4b5c      	ldr	r3, [pc, #368]	; (8005878 <HAL_RCC_OscConfig+0x4d0>)
 8005708:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800570a:	4a5b      	ldr	r2, [pc, #364]	; (8005878 <HAL_RCC_OscConfig+0x4d0>)
 800570c:	f023 0301 	bic.w	r3, r3, #1
 8005710:	6713      	str	r3, [r2, #112]	; 0x70
 8005712:	4b59      	ldr	r3, [pc, #356]	; (8005878 <HAL_RCC_OscConfig+0x4d0>)
 8005714:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005716:	4a58      	ldr	r2, [pc, #352]	; (8005878 <HAL_RCC_OscConfig+0x4d0>)
 8005718:	f023 0304 	bic.w	r3, r3, #4
 800571c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	689b      	ldr	r3, [r3, #8]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d015      	beq.n	8005752 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005726:	f7fd f8a3 	bl	8002870 <HAL_GetTick>
 800572a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800572c:	e00a      	b.n	8005744 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800572e:	f7fd f89f 	bl	8002870 <HAL_GetTick>
 8005732:	4602      	mov	r2, r0
 8005734:	693b      	ldr	r3, [r7, #16]
 8005736:	1ad3      	subs	r3, r2, r3
 8005738:	f241 3288 	movw	r2, #5000	; 0x1388
 800573c:	4293      	cmp	r3, r2
 800573e:	d901      	bls.n	8005744 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8005740:	2303      	movs	r3, #3
 8005742:	e0d8      	b.n	80058f6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005744:	4b4c      	ldr	r3, [pc, #304]	; (8005878 <HAL_RCC_OscConfig+0x4d0>)
 8005746:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005748:	f003 0302 	and.w	r3, r3, #2
 800574c:	2b00      	cmp	r3, #0
 800574e:	d0ee      	beq.n	800572e <HAL_RCC_OscConfig+0x386>
 8005750:	e014      	b.n	800577c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005752:	f7fd f88d 	bl	8002870 <HAL_GetTick>
 8005756:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005758:	e00a      	b.n	8005770 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800575a:	f7fd f889 	bl	8002870 <HAL_GetTick>
 800575e:	4602      	mov	r2, r0
 8005760:	693b      	ldr	r3, [r7, #16]
 8005762:	1ad3      	subs	r3, r2, r3
 8005764:	f241 3288 	movw	r2, #5000	; 0x1388
 8005768:	4293      	cmp	r3, r2
 800576a:	d901      	bls.n	8005770 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800576c:	2303      	movs	r3, #3
 800576e:	e0c2      	b.n	80058f6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005770:	4b41      	ldr	r3, [pc, #260]	; (8005878 <HAL_RCC_OscConfig+0x4d0>)
 8005772:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005774:	f003 0302 	and.w	r3, r3, #2
 8005778:	2b00      	cmp	r3, #0
 800577a:	d1ee      	bne.n	800575a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800577c:	7dfb      	ldrb	r3, [r7, #23]
 800577e:	2b01      	cmp	r3, #1
 8005780:	d105      	bne.n	800578e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005782:	4b3d      	ldr	r3, [pc, #244]	; (8005878 <HAL_RCC_OscConfig+0x4d0>)
 8005784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005786:	4a3c      	ldr	r2, [pc, #240]	; (8005878 <HAL_RCC_OscConfig+0x4d0>)
 8005788:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800578c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	699b      	ldr	r3, [r3, #24]
 8005792:	2b00      	cmp	r3, #0
 8005794:	f000 80ae 	beq.w	80058f4 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005798:	4b37      	ldr	r3, [pc, #220]	; (8005878 <HAL_RCC_OscConfig+0x4d0>)
 800579a:	689b      	ldr	r3, [r3, #8]
 800579c:	f003 030c 	and.w	r3, r3, #12
 80057a0:	2b08      	cmp	r3, #8
 80057a2:	d06d      	beq.n	8005880 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	699b      	ldr	r3, [r3, #24]
 80057a8:	2b02      	cmp	r3, #2
 80057aa:	d14b      	bne.n	8005844 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057ac:	4b32      	ldr	r3, [pc, #200]	; (8005878 <HAL_RCC_OscConfig+0x4d0>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4a31      	ldr	r2, [pc, #196]	; (8005878 <HAL_RCC_OscConfig+0x4d0>)
 80057b2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80057b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057b8:	f7fd f85a 	bl	8002870 <HAL_GetTick>
 80057bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057be:	e008      	b.n	80057d2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057c0:	f7fd f856 	bl	8002870 <HAL_GetTick>
 80057c4:	4602      	mov	r2, r0
 80057c6:	693b      	ldr	r3, [r7, #16]
 80057c8:	1ad3      	subs	r3, r2, r3
 80057ca:	2b02      	cmp	r3, #2
 80057cc:	d901      	bls.n	80057d2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80057ce:	2303      	movs	r3, #3
 80057d0:	e091      	b.n	80058f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057d2:	4b29      	ldr	r3, [pc, #164]	; (8005878 <HAL_RCC_OscConfig+0x4d0>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d1f0      	bne.n	80057c0 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	69da      	ldr	r2, [r3, #28]
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6a1b      	ldr	r3, [r3, #32]
 80057e6:	431a      	orrs	r2, r3
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ec:	019b      	lsls	r3, r3, #6
 80057ee:	431a      	orrs	r2, r3
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057f4:	085b      	lsrs	r3, r3, #1
 80057f6:	3b01      	subs	r3, #1
 80057f8:	041b      	lsls	r3, r3, #16
 80057fa:	431a      	orrs	r2, r3
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005800:	061b      	lsls	r3, r3, #24
 8005802:	431a      	orrs	r2, r3
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005808:	071b      	lsls	r3, r3, #28
 800580a:	491b      	ldr	r1, [pc, #108]	; (8005878 <HAL_RCC_OscConfig+0x4d0>)
 800580c:	4313      	orrs	r3, r2
 800580e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005810:	4b19      	ldr	r3, [pc, #100]	; (8005878 <HAL_RCC_OscConfig+0x4d0>)
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a18      	ldr	r2, [pc, #96]	; (8005878 <HAL_RCC_OscConfig+0x4d0>)
 8005816:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800581a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800581c:	f7fd f828 	bl	8002870 <HAL_GetTick>
 8005820:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005822:	e008      	b.n	8005836 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005824:	f7fd f824 	bl	8002870 <HAL_GetTick>
 8005828:	4602      	mov	r2, r0
 800582a:	693b      	ldr	r3, [r7, #16]
 800582c:	1ad3      	subs	r3, r2, r3
 800582e:	2b02      	cmp	r3, #2
 8005830:	d901      	bls.n	8005836 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8005832:	2303      	movs	r3, #3
 8005834:	e05f      	b.n	80058f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005836:	4b10      	ldr	r3, [pc, #64]	; (8005878 <HAL_RCC_OscConfig+0x4d0>)
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800583e:	2b00      	cmp	r3, #0
 8005840:	d0f0      	beq.n	8005824 <HAL_RCC_OscConfig+0x47c>
 8005842:	e057      	b.n	80058f4 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005844:	4b0c      	ldr	r3, [pc, #48]	; (8005878 <HAL_RCC_OscConfig+0x4d0>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4a0b      	ldr	r2, [pc, #44]	; (8005878 <HAL_RCC_OscConfig+0x4d0>)
 800584a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800584e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005850:	f7fd f80e 	bl	8002870 <HAL_GetTick>
 8005854:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005856:	e008      	b.n	800586a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005858:	f7fd f80a 	bl	8002870 <HAL_GetTick>
 800585c:	4602      	mov	r2, r0
 800585e:	693b      	ldr	r3, [r7, #16]
 8005860:	1ad3      	subs	r3, r2, r3
 8005862:	2b02      	cmp	r3, #2
 8005864:	d901      	bls.n	800586a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8005866:	2303      	movs	r3, #3
 8005868:	e045      	b.n	80058f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800586a:	4b03      	ldr	r3, [pc, #12]	; (8005878 <HAL_RCC_OscConfig+0x4d0>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005872:	2b00      	cmp	r3, #0
 8005874:	d1f0      	bne.n	8005858 <HAL_RCC_OscConfig+0x4b0>
 8005876:	e03d      	b.n	80058f4 <HAL_RCC_OscConfig+0x54c>
 8005878:	40023800 	.word	0x40023800
 800587c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8005880:	4b1f      	ldr	r3, [pc, #124]	; (8005900 <HAL_RCC_OscConfig+0x558>)
 8005882:	685b      	ldr	r3, [r3, #4]
 8005884:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	699b      	ldr	r3, [r3, #24]
 800588a:	2b01      	cmp	r3, #1
 800588c:	d030      	beq.n	80058f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005898:	429a      	cmp	r2, r3
 800589a:	d129      	bne.n	80058f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80058a6:	429a      	cmp	r2, r3
 80058a8:	d122      	bne.n	80058f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80058aa:	68fa      	ldr	r2, [r7, #12]
 80058ac:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80058b0:	4013      	ands	r3, r2
 80058b2:	687a      	ldr	r2, [r7, #4]
 80058b4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80058b6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d119      	bne.n	80058f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058c6:	085b      	lsrs	r3, r3, #1
 80058c8:	3b01      	subs	r3, #1
 80058ca:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80058cc:	429a      	cmp	r2, r3
 80058ce:	d10f      	bne.n	80058f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058da:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80058dc:	429a      	cmp	r2, r3
 80058de:	d107      	bne.n	80058f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058ea:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80058ec:	429a      	cmp	r2, r3
 80058ee:	d001      	beq.n	80058f4 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80058f0:	2301      	movs	r3, #1
 80058f2:	e000      	b.n	80058f6 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80058f4:	2300      	movs	r3, #0
}
 80058f6:	4618      	mov	r0, r3
 80058f8:	3718      	adds	r7, #24
 80058fa:	46bd      	mov	sp, r7
 80058fc:	bd80      	pop	{r7, pc}
 80058fe:	bf00      	nop
 8005900:	40023800 	.word	0x40023800

08005904 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b084      	sub	sp, #16
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
 800590c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800590e:	2300      	movs	r3, #0
 8005910:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d101      	bne.n	800591c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005918:	2301      	movs	r3, #1
 800591a:	e0d0      	b.n	8005abe <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800591c:	4b6a      	ldr	r3, [pc, #424]	; (8005ac8 <HAL_RCC_ClockConfig+0x1c4>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f003 030f 	and.w	r3, r3, #15
 8005924:	683a      	ldr	r2, [r7, #0]
 8005926:	429a      	cmp	r2, r3
 8005928:	d910      	bls.n	800594c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800592a:	4b67      	ldr	r3, [pc, #412]	; (8005ac8 <HAL_RCC_ClockConfig+0x1c4>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f023 020f 	bic.w	r2, r3, #15
 8005932:	4965      	ldr	r1, [pc, #404]	; (8005ac8 <HAL_RCC_ClockConfig+0x1c4>)
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	4313      	orrs	r3, r2
 8005938:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800593a:	4b63      	ldr	r3, [pc, #396]	; (8005ac8 <HAL_RCC_ClockConfig+0x1c4>)
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f003 030f 	and.w	r3, r3, #15
 8005942:	683a      	ldr	r2, [r7, #0]
 8005944:	429a      	cmp	r2, r3
 8005946:	d001      	beq.n	800594c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005948:	2301      	movs	r3, #1
 800594a:	e0b8      	b.n	8005abe <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f003 0302 	and.w	r3, r3, #2
 8005954:	2b00      	cmp	r3, #0
 8005956:	d020      	beq.n	800599a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f003 0304 	and.w	r3, r3, #4
 8005960:	2b00      	cmp	r3, #0
 8005962:	d005      	beq.n	8005970 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005964:	4b59      	ldr	r3, [pc, #356]	; (8005acc <HAL_RCC_ClockConfig+0x1c8>)
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	4a58      	ldr	r2, [pc, #352]	; (8005acc <HAL_RCC_ClockConfig+0x1c8>)
 800596a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800596e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f003 0308 	and.w	r3, r3, #8
 8005978:	2b00      	cmp	r3, #0
 800597a:	d005      	beq.n	8005988 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800597c:	4b53      	ldr	r3, [pc, #332]	; (8005acc <HAL_RCC_ClockConfig+0x1c8>)
 800597e:	689b      	ldr	r3, [r3, #8]
 8005980:	4a52      	ldr	r2, [pc, #328]	; (8005acc <HAL_RCC_ClockConfig+0x1c8>)
 8005982:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005986:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005988:	4b50      	ldr	r3, [pc, #320]	; (8005acc <HAL_RCC_ClockConfig+0x1c8>)
 800598a:	689b      	ldr	r3, [r3, #8]
 800598c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	689b      	ldr	r3, [r3, #8]
 8005994:	494d      	ldr	r1, [pc, #308]	; (8005acc <HAL_RCC_ClockConfig+0x1c8>)
 8005996:	4313      	orrs	r3, r2
 8005998:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f003 0301 	and.w	r3, r3, #1
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d040      	beq.n	8005a28 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	685b      	ldr	r3, [r3, #4]
 80059aa:	2b01      	cmp	r3, #1
 80059ac:	d107      	bne.n	80059be <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059ae:	4b47      	ldr	r3, [pc, #284]	; (8005acc <HAL_RCC_ClockConfig+0x1c8>)
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d115      	bne.n	80059e6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80059ba:	2301      	movs	r3, #1
 80059bc:	e07f      	b.n	8005abe <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	685b      	ldr	r3, [r3, #4]
 80059c2:	2b02      	cmp	r3, #2
 80059c4:	d107      	bne.n	80059d6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80059c6:	4b41      	ldr	r3, [pc, #260]	; (8005acc <HAL_RCC_ClockConfig+0x1c8>)
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d109      	bne.n	80059e6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80059d2:	2301      	movs	r3, #1
 80059d4:	e073      	b.n	8005abe <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80059d6:	4b3d      	ldr	r3, [pc, #244]	; (8005acc <HAL_RCC_ClockConfig+0x1c8>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f003 0302 	and.w	r3, r3, #2
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d101      	bne.n	80059e6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80059e2:	2301      	movs	r3, #1
 80059e4:	e06b      	b.n	8005abe <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80059e6:	4b39      	ldr	r3, [pc, #228]	; (8005acc <HAL_RCC_ClockConfig+0x1c8>)
 80059e8:	689b      	ldr	r3, [r3, #8]
 80059ea:	f023 0203 	bic.w	r2, r3, #3
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	685b      	ldr	r3, [r3, #4]
 80059f2:	4936      	ldr	r1, [pc, #216]	; (8005acc <HAL_RCC_ClockConfig+0x1c8>)
 80059f4:	4313      	orrs	r3, r2
 80059f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059f8:	f7fc ff3a 	bl	8002870 <HAL_GetTick>
 80059fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059fe:	e00a      	b.n	8005a16 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a00:	f7fc ff36 	bl	8002870 <HAL_GetTick>
 8005a04:	4602      	mov	r2, r0
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	1ad3      	subs	r3, r2, r3
 8005a0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d901      	bls.n	8005a16 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8005a12:	2303      	movs	r3, #3
 8005a14:	e053      	b.n	8005abe <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a16:	4b2d      	ldr	r3, [pc, #180]	; (8005acc <HAL_RCC_ClockConfig+0x1c8>)
 8005a18:	689b      	ldr	r3, [r3, #8]
 8005a1a:	f003 020c 	and.w	r2, r3, #12
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	685b      	ldr	r3, [r3, #4]
 8005a22:	009b      	lsls	r3, r3, #2
 8005a24:	429a      	cmp	r2, r3
 8005a26:	d1eb      	bne.n	8005a00 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005a28:	4b27      	ldr	r3, [pc, #156]	; (8005ac8 <HAL_RCC_ClockConfig+0x1c4>)
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f003 030f 	and.w	r3, r3, #15
 8005a30:	683a      	ldr	r2, [r7, #0]
 8005a32:	429a      	cmp	r2, r3
 8005a34:	d210      	bcs.n	8005a58 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a36:	4b24      	ldr	r3, [pc, #144]	; (8005ac8 <HAL_RCC_ClockConfig+0x1c4>)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f023 020f 	bic.w	r2, r3, #15
 8005a3e:	4922      	ldr	r1, [pc, #136]	; (8005ac8 <HAL_RCC_ClockConfig+0x1c4>)
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	4313      	orrs	r3, r2
 8005a44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a46:	4b20      	ldr	r3, [pc, #128]	; (8005ac8 <HAL_RCC_ClockConfig+0x1c4>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f003 030f 	and.w	r3, r3, #15
 8005a4e:	683a      	ldr	r2, [r7, #0]
 8005a50:	429a      	cmp	r2, r3
 8005a52:	d001      	beq.n	8005a58 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005a54:	2301      	movs	r3, #1
 8005a56:	e032      	b.n	8005abe <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f003 0304 	and.w	r3, r3, #4
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d008      	beq.n	8005a76 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005a64:	4b19      	ldr	r3, [pc, #100]	; (8005acc <HAL_RCC_ClockConfig+0x1c8>)
 8005a66:	689b      	ldr	r3, [r3, #8]
 8005a68:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	68db      	ldr	r3, [r3, #12]
 8005a70:	4916      	ldr	r1, [pc, #88]	; (8005acc <HAL_RCC_ClockConfig+0x1c8>)
 8005a72:	4313      	orrs	r3, r2
 8005a74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f003 0308 	and.w	r3, r3, #8
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d009      	beq.n	8005a96 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005a82:	4b12      	ldr	r3, [pc, #72]	; (8005acc <HAL_RCC_ClockConfig+0x1c8>)
 8005a84:	689b      	ldr	r3, [r3, #8]
 8005a86:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	691b      	ldr	r3, [r3, #16]
 8005a8e:	00db      	lsls	r3, r3, #3
 8005a90:	490e      	ldr	r1, [pc, #56]	; (8005acc <HAL_RCC_ClockConfig+0x1c8>)
 8005a92:	4313      	orrs	r3, r2
 8005a94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005a96:	f000 f821 	bl	8005adc <HAL_RCC_GetSysClockFreq>
 8005a9a:	4602      	mov	r2, r0
 8005a9c:	4b0b      	ldr	r3, [pc, #44]	; (8005acc <HAL_RCC_ClockConfig+0x1c8>)
 8005a9e:	689b      	ldr	r3, [r3, #8]
 8005aa0:	091b      	lsrs	r3, r3, #4
 8005aa2:	f003 030f 	and.w	r3, r3, #15
 8005aa6:	490a      	ldr	r1, [pc, #40]	; (8005ad0 <HAL_RCC_ClockConfig+0x1cc>)
 8005aa8:	5ccb      	ldrb	r3, [r1, r3]
 8005aaa:	fa22 f303 	lsr.w	r3, r2, r3
 8005aae:	4a09      	ldr	r2, [pc, #36]	; (8005ad4 <HAL_RCC_ClockConfig+0x1d0>)
 8005ab0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005ab2:	4b09      	ldr	r3, [pc, #36]	; (8005ad8 <HAL_RCC_ClockConfig+0x1d4>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	f7fc fe96 	bl	80027e8 <HAL_InitTick>

  return HAL_OK;
 8005abc:	2300      	movs	r3, #0
}
 8005abe:	4618      	mov	r0, r3
 8005ac0:	3710      	adds	r7, #16
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	bd80      	pop	{r7, pc}
 8005ac6:	bf00      	nop
 8005ac8:	40023c00 	.word	0x40023c00
 8005acc:	40023800 	.word	0x40023800
 8005ad0:	080094a0 	.word	0x080094a0
 8005ad4:	20000018 	.word	0x20000018
 8005ad8:	20000060 	.word	0x20000060

08005adc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005adc:	b5b0      	push	{r4, r5, r7, lr}
 8005ade:	b084      	sub	sp, #16
 8005ae0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8005ae2:	2100      	movs	r1, #0
 8005ae4:	6079      	str	r1, [r7, #4]
 8005ae6:	2100      	movs	r1, #0
 8005ae8:	60f9      	str	r1, [r7, #12]
 8005aea:	2100      	movs	r1, #0
 8005aec:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 8005aee:	2100      	movs	r1, #0
 8005af0:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005af2:	4952      	ldr	r1, [pc, #328]	; (8005c3c <HAL_RCC_GetSysClockFreq+0x160>)
 8005af4:	6889      	ldr	r1, [r1, #8]
 8005af6:	f001 010c 	and.w	r1, r1, #12
 8005afa:	2908      	cmp	r1, #8
 8005afc:	d00d      	beq.n	8005b1a <HAL_RCC_GetSysClockFreq+0x3e>
 8005afe:	2908      	cmp	r1, #8
 8005b00:	f200 8094 	bhi.w	8005c2c <HAL_RCC_GetSysClockFreq+0x150>
 8005b04:	2900      	cmp	r1, #0
 8005b06:	d002      	beq.n	8005b0e <HAL_RCC_GetSysClockFreq+0x32>
 8005b08:	2904      	cmp	r1, #4
 8005b0a:	d003      	beq.n	8005b14 <HAL_RCC_GetSysClockFreq+0x38>
 8005b0c:	e08e      	b.n	8005c2c <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005b0e:	4b4c      	ldr	r3, [pc, #304]	; (8005c40 <HAL_RCC_GetSysClockFreq+0x164>)
 8005b10:	60bb      	str	r3, [r7, #8]
      break;
 8005b12:	e08e      	b.n	8005c32 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005b14:	4b4b      	ldr	r3, [pc, #300]	; (8005c44 <HAL_RCC_GetSysClockFreq+0x168>)
 8005b16:	60bb      	str	r3, [r7, #8]
      break;
 8005b18:	e08b      	b.n	8005c32 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005b1a:	4948      	ldr	r1, [pc, #288]	; (8005c3c <HAL_RCC_GetSysClockFreq+0x160>)
 8005b1c:	6849      	ldr	r1, [r1, #4]
 8005b1e:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8005b22:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005b24:	4945      	ldr	r1, [pc, #276]	; (8005c3c <HAL_RCC_GetSysClockFreq+0x160>)
 8005b26:	6849      	ldr	r1, [r1, #4]
 8005b28:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8005b2c:	2900      	cmp	r1, #0
 8005b2e:	d024      	beq.n	8005b7a <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b30:	4942      	ldr	r1, [pc, #264]	; (8005c3c <HAL_RCC_GetSysClockFreq+0x160>)
 8005b32:	6849      	ldr	r1, [r1, #4]
 8005b34:	0989      	lsrs	r1, r1, #6
 8005b36:	4608      	mov	r0, r1
 8005b38:	f04f 0100 	mov.w	r1, #0
 8005b3c:	f240 14ff 	movw	r4, #511	; 0x1ff
 8005b40:	f04f 0500 	mov.w	r5, #0
 8005b44:	ea00 0204 	and.w	r2, r0, r4
 8005b48:	ea01 0305 	and.w	r3, r1, r5
 8005b4c:	493d      	ldr	r1, [pc, #244]	; (8005c44 <HAL_RCC_GetSysClockFreq+0x168>)
 8005b4e:	fb01 f003 	mul.w	r0, r1, r3
 8005b52:	2100      	movs	r1, #0
 8005b54:	fb01 f102 	mul.w	r1, r1, r2
 8005b58:	1844      	adds	r4, r0, r1
 8005b5a:	493a      	ldr	r1, [pc, #232]	; (8005c44 <HAL_RCC_GetSysClockFreq+0x168>)
 8005b5c:	fba2 0101 	umull	r0, r1, r2, r1
 8005b60:	1863      	adds	r3, r4, r1
 8005b62:	4619      	mov	r1, r3
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	461a      	mov	r2, r3
 8005b68:	f04f 0300 	mov.w	r3, #0
 8005b6c:	f7fa fb68 	bl	8000240 <__aeabi_uldivmod>
 8005b70:	4602      	mov	r2, r0
 8005b72:	460b      	mov	r3, r1
 8005b74:	4613      	mov	r3, r2
 8005b76:	60fb      	str	r3, [r7, #12]
 8005b78:	e04a      	b.n	8005c10 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b7a:	4b30      	ldr	r3, [pc, #192]	; (8005c3c <HAL_RCC_GetSysClockFreq+0x160>)
 8005b7c:	685b      	ldr	r3, [r3, #4]
 8005b7e:	099b      	lsrs	r3, r3, #6
 8005b80:	461a      	mov	r2, r3
 8005b82:	f04f 0300 	mov.w	r3, #0
 8005b86:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005b8a:	f04f 0100 	mov.w	r1, #0
 8005b8e:	ea02 0400 	and.w	r4, r2, r0
 8005b92:	ea03 0501 	and.w	r5, r3, r1
 8005b96:	4620      	mov	r0, r4
 8005b98:	4629      	mov	r1, r5
 8005b9a:	f04f 0200 	mov.w	r2, #0
 8005b9e:	f04f 0300 	mov.w	r3, #0
 8005ba2:	014b      	lsls	r3, r1, #5
 8005ba4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005ba8:	0142      	lsls	r2, r0, #5
 8005baa:	4610      	mov	r0, r2
 8005bac:	4619      	mov	r1, r3
 8005bae:	1b00      	subs	r0, r0, r4
 8005bb0:	eb61 0105 	sbc.w	r1, r1, r5
 8005bb4:	f04f 0200 	mov.w	r2, #0
 8005bb8:	f04f 0300 	mov.w	r3, #0
 8005bbc:	018b      	lsls	r3, r1, #6
 8005bbe:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005bc2:	0182      	lsls	r2, r0, #6
 8005bc4:	1a12      	subs	r2, r2, r0
 8005bc6:	eb63 0301 	sbc.w	r3, r3, r1
 8005bca:	f04f 0000 	mov.w	r0, #0
 8005bce:	f04f 0100 	mov.w	r1, #0
 8005bd2:	00d9      	lsls	r1, r3, #3
 8005bd4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005bd8:	00d0      	lsls	r0, r2, #3
 8005bda:	4602      	mov	r2, r0
 8005bdc:	460b      	mov	r3, r1
 8005bde:	1912      	adds	r2, r2, r4
 8005be0:	eb45 0303 	adc.w	r3, r5, r3
 8005be4:	f04f 0000 	mov.w	r0, #0
 8005be8:	f04f 0100 	mov.w	r1, #0
 8005bec:	0299      	lsls	r1, r3, #10
 8005bee:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005bf2:	0290      	lsls	r0, r2, #10
 8005bf4:	4602      	mov	r2, r0
 8005bf6:	460b      	mov	r3, r1
 8005bf8:	4610      	mov	r0, r2
 8005bfa:	4619      	mov	r1, r3
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	461a      	mov	r2, r3
 8005c00:	f04f 0300 	mov.w	r3, #0
 8005c04:	f7fa fb1c 	bl	8000240 <__aeabi_uldivmod>
 8005c08:	4602      	mov	r2, r0
 8005c0a:	460b      	mov	r3, r1
 8005c0c:	4613      	mov	r3, r2
 8005c0e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8005c10:	4b0a      	ldr	r3, [pc, #40]	; (8005c3c <HAL_RCC_GetSysClockFreq+0x160>)
 8005c12:	685b      	ldr	r3, [r3, #4]
 8005c14:	0c1b      	lsrs	r3, r3, #16
 8005c16:	f003 0303 	and.w	r3, r3, #3
 8005c1a:	3301      	adds	r3, #1
 8005c1c:	005b      	lsls	r3, r3, #1
 8005c1e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8005c20:	68fa      	ldr	r2, [r7, #12]
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c28:	60bb      	str	r3, [r7, #8]
      break;
 8005c2a:	e002      	b.n	8005c32 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005c2c:	4b04      	ldr	r3, [pc, #16]	; (8005c40 <HAL_RCC_GetSysClockFreq+0x164>)
 8005c2e:	60bb      	str	r3, [r7, #8]
      break;
 8005c30:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005c32:	68bb      	ldr	r3, [r7, #8]
}
 8005c34:	4618      	mov	r0, r3
 8005c36:	3710      	adds	r7, #16
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	bdb0      	pop	{r4, r5, r7, pc}
 8005c3c:	40023800 	.word	0x40023800
 8005c40:	00f42400 	.word	0x00f42400
 8005c44:	017d7840 	.word	0x017d7840

08005c48 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b088      	sub	sp, #32
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005c50:	2300      	movs	r3, #0
 8005c52:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005c54:	2300      	movs	r3, #0
 8005c56:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8005c58:	2300      	movs	r3, #0
 8005c5a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8005c5c:	2300      	movs	r3, #0
 8005c5e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005c60:	2300      	movs	r3, #0
 8005c62:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f003 0301 	and.w	r3, r3, #1
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d012      	beq.n	8005c96 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005c70:	4b69      	ldr	r3, [pc, #420]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c72:	689b      	ldr	r3, [r3, #8]
 8005c74:	4a68      	ldr	r2, [pc, #416]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c76:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8005c7a:	6093      	str	r3, [r2, #8]
 8005c7c:	4b66      	ldr	r3, [pc, #408]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c7e:	689a      	ldr	r2, [r3, #8]
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c84:	4964      	ldr	r1, [pc, #400]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005c86:	4313      	orrs	r3, r2
 8005c88:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d101      	bne.n	8005c96 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8005c92:	2301      	movs	r3, #1
 8005c94:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d017      	beq.n	8005cd2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005ca2:	4b5d      	ldr	r3, [pc, #372]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ca4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005ca8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cb0:	4959      	ldr	r1, [pc, #356]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005cb2:	4313      	orrs	r3, r2
 8005cb4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cbc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005cc0:	d101      	bne.n	8005cc6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8005cc2:	2301      	movs	r3, #1
 8005cc4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d101      	bne.n	8005cd2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8005cce:	2301      	movs	r3, #1
 8005cd0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d017      	beq.n	8005d0e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005cde:	4b4e      	ldr	r3, [pc, #312]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ce0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005ce4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cec:	494a      	ldr	r1, [pc, #296]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005cee:	4313      	orrs	r3, r2
 8005cf0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cf8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005cfc:	d101      	bne.n	8005d02 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8005cfe:	2301      	movs	r3, #1
 8005d00:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d101      	bne.n	8005d0e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8005d0a:	2301      	movs	r3, #1
 8005d0c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d001      	beq.n	8005d1e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f003 0320 	and.w	r3, r3, #32
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	f000 808b 	beq.w	8005e42 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005d2c:	4b3a      	ldr	r3, [pc, #232]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d30:	4a39      	ldr	r2, [pc, #228]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d36:	6413      	str	r3, [r2, #64]	; 0x40
 8005d38:	4b37      	ldr	r3, [pc, #220]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d40:	60bb      	str	r3, [r7, #8]
 8005d42:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005d44:	4b35      	ldr	r3, [pc, #212]	; (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4a34      	ldr	r2, [pc, #208]	; (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005d4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005d4e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d50:	f7fc fd8e 	bl	8002870 <HAL_GetTick>
 8005d54:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005d56:	e008      	b.n	8005d6a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d58:	f7fc fd8a 	bl	8002870 <HAL_GetTick>
 8005d5c:	4602      	mov	r2, r0
 8005d5e:	697b      	ldr	r3, [r7, #20]
 8005d60:	1ad3      	subs	r3, r2, r3
 8005d62:	2b64      	cmp	r3, #100	; 0x64
 8005d64:	d901      	bls.n	8005d6a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8005d66:	2303      	movs	r3, #3
 8005d68:	e38f      	b.n	800648a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005d6a:	4b2c      	ldr	r3, [pc, #176]	; (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d0f0      	beq.n	8005d58 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005d76:	4b28      	ldr	r3, [pc, #160]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d7e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005d80:	693b      	ldr	r3, [r7, #16]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d035      	beq.n	8005df2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d8e:	693a      	ldr	r2, [r7, #16]
 8005d90:	429a      	cmp	r2, r3
 8005d92:	d02e      	beq.n	8005df2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005d94:	4b20      	ldr	r3, [pc, #128]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005d96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d9c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005d9e:	4b1e      	ldr	r3, [pc, #120]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005da0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005da2:	4a1d      	ldr	r2, [pc, #116]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005da4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005da8:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005daa:	4b1b      	ldr	r3, [pc, #108]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005dac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dae:	4a1a      	ldr	r2, [pc, #104]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005db0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005db4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8005db6:	4a18      	ldr	r2, [pc, #96]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005db8:	693b      	ldr	r3, [r7, #16]
 8005dba:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005dbc:	4b16      	ldr	r3, [pc, #88]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005dbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dc0:	f003 0301 	and.w	r3, r3, #1
 8005dc4:	2b01      	cmp	r3, #1
 8005dc6:	d114      	bne.n	8005df2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dc8:	f7fc fd52 	bl	8002870 <HAL_GetTick>
 8005dcc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005dce:	e00a      	b.n	8005de6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005dd0:	f7fc fd4e 	bl	8002870 <HAL_GetTick>
 8005dd4:	4602      	mov	r2, r0
 8005dd6:	697b      	ldr	r3, [r7, #20]
 8005dd8:	1ad3      	subs	r3, r2, r3
 8005dda:	f241 3288 	movw	r2, #5000	; 0x1388
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d901      	bls.n	8005de6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8005de2:	2303      	movs	r3, #3
 8005de4:	e351      	b.n	800648a <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005de6:	4b0c      	ldr	r3, [pc, #48]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005de8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dea:	f003 0302 	and.w	r3, r3, #2
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d0ee      	beq.n	8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005df6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005dfa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005dfe:	d111      	bne.n	8005e24 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005e00:	4b05      	ldr	r3, [pc, #20]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e02:	689b      	ldr	r3, [r3, #8]
 8005e04:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005e0c:	4b04      	ldr	r3, [pc, #16]	; (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005e0e:	400b      	ands	r3, r1
 8005e10:	4901      	ldr	r1, [pc, #4]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e12:	4313      	orrs	r3, r2
 8005e14:	608b      	str	r3, [r1, #8]
 8005e16:	e00b      	b.n	8005e30 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005e18:	40023800 	.word	0x40023800
 8005e1c:	40007000 	.word	0x40007000
 8005e20:	0ffffcff 	.word	0x0ffffcff
 8005e24:	4bb3      	ldr	r3, [pc, #716]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005e26:	689b      	ldr	r3, [r3, #8]
 8005e28:	4ab2      	ldr	r2, [pc, #712]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005e2a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005e2e:	6093      	str	r3, [r2, #8]
 8005e30:	4bb0      	ldr	r3, [pc, #704]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005e32:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e3c:	49ad      	ldr	r1, [pc, #692]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f003 0310 	and.w	r3, r3, #16
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d010      	beq.n	8005e70 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005e4e:	4ba9      	ldr	r3, [pc, #676]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005e50:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005e54:	4aa7      	ldr	r2, [pc, #668]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005e56:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005e5a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005e5e:	4ba5      	ldr	r3, [pc, #660]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005e60:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e68:	49a2      	ldr	r1, [pc, #648]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005e6a:	4313      	orrs	r3, r2
 8005e6c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d00a      	beq.n	8005e92 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005e7c:	4b9d      	ldr	r3, [pc, #628]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005e7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e82:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005e8a:	499a      	ldr	r1, [pc, #616]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005e8c:	4313      	orrs	r3, r2
 8005e8e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d00a      	beq.n	8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005e9e:	4b95      	ldr	r3, [pc, #596]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005ea0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ea4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005eac:	4991      	ldr	r1, [pc, #580]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d00a      	beq.n	8005ed6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005ec0:	4b8c      	ldr	r3, [pc, #560]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005ec2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ec6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005ece:	4989      	ldr	r1, [pc, #548]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005ed0:	4313      	orrs	r3, r2
 8005ed2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d00a      	beq.n	8005ef8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005ee2:	4b84      	ldr	r3, [pc, #528]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005ee4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ee8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ef0:	4980      	ldr	r1, [pc, #512]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d00a      	beq.n	8005f1a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005f04:	4b7b      	ldr	r3, [pc, #492]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005f06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f0a:	f023 0203 	bic.w	r2, r3, #3
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f12:	4978      	ldr	r1, [pc, #480]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005f14:	4313      	orrs	r3, r2
 8005f16:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d00a      	beq.n	8005f3c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005f26:	4b73      	ldr	r3, [pc, #460]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005f28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f2c:	f023 020c 	bic.w	r2, r3, #12
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f34:	496f      	ldr	r1, [pc, #444]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005f36:	4313      	orrs	r3, r2
 8005f38:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d00a      	beq.n	8005f5e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005f48:	4b6a      	ldr	r3, [pc, #424]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005f4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f4e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f56:	4967      	ldr	r1, [pc, #412]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005f58:	4313      	orrs	r3, r2
 8005f5a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d00a      	beq.n	8005f80 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005f6a:	4b62      	ldr	r3, [pc, #392]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005f6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f70:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f78:	495e      	ldr	r1, [pc, #376]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005f7a:	4313      	orrs	r3, r2
 8005f7c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d00a      	beq.n	8005fa2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005f8c:	4b59      	ldr	r3, [pc, #356]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005f8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f92:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f9a:	4956      	ldr	r1, [pc, #344]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005f9c:	4313      	orrs	r3, r2
 8005f9e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d00a      	beq.n	8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005fae:	4b51      	ldr	r3, [pc, #324]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005fb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fb4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fbc:	494d      	ldr	r1, [pc, #308]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005fbe:	4313      	orrs	r3, r2
 8005fc0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d00a      	beq.n	8005fe6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005fd0:	4b48      	ldr	r3, [pc, #288]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005fd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fd6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fde:	4945      	ldr	r1, [pc, #276]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005fe0:	4313      	orrs	r3, r2
 8005fe2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d00a      	beq.n	8006008 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005ff2:	4b40      	ldr	r3, [pc, #256]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005ff4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ff8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006000:	493c      	ldr	r1, [pc, #240]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006002:	4313      	orrs	r3, r2
 8006004:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006010:	2b00      	cmp	r3, #0
 8006012:	d00a      	beq.n	800602a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006014:	4b37      	ldr	r3, [pc, #220]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006016:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800601a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006022:	4934      	ldr	r1, [pc, #208]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006024:	4313      	orrs	r3, r2
 8006026:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006032:	2b00      	cmp	r3, #0
 8006034:	d011      	beq.n	800605a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006036:	4b2f      	ldr	r3, [pc, #188]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006038:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800603c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006044:	492b      	ldr	r1, [pc, #172]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006046:	4313      	orrs	r3, r2
 8006048:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006050:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006054:	d101      	bne.n	800605a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8006056:	2301      	movs	r3, #1
 8006058:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f003 0308 	and.w	r3, r3, #8
 8006062:	2b00      	cmp	r3, #0
 8006064:	d001      	beq.n	800606a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8006066:	2301      	movs	r3, #1
 8006068:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006072:	2b00      	cmp	r3, #0
 8006074:	d00a      	beq.n	800608c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006076:	4b1f      	ldr	r3, [pc, #124]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006078:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800607c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006084:	491b      	ldr	r1, [pc, #108]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006086:	4313      	orrs	r3, r2
 8006088:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006094:	2b00      	cmp	r3, #0
 8006096:	d00b      	beq.n	80060b0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006098:	4b16      	ldr	r3, [pc, #88]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800609a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800609e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80060a8:	4912      	ldr	r1, [pc, #72]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80060aa:	4313      	orrs	r3, r2
 80060ac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d00b      	beq.n	80060d4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80060bc:	4b0d      	ldr	r3, [pc, #52]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80060be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060c2:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80060cc:	4909      	ldr	r1, [pc, #36]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80060ce:	4313      	orrs	r3, r2
 80060d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d00f      	beq.n	8006100 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80060e0:	4b04      	ldr	r3, [pc, #16]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80060e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80060e6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060f0:	e002      	b.n	80060f8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 80060f2:	bf00      	nop
 80060f4:	40023800 	.word	0x40023800
 80060f8:	4986      	ldr	r1, [pc, #536]	; (8006314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80060fa:	4313      	orrs	r3, r2
 80060fc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006108:	2b00      	cmp	r3, #0
 800610a:	d00b      	beq.n	8006124 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800610c:	4b81      	ldr	r3, [pc, #516]	; (8006314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800610e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006112:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800611c:	497d      	ldr	r1, [pc, #500]	; (8006314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800611e:	4313      	orrs	r3, r2
 8006120:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006124:	69fb      	ldr	r3, [r7, #28]
 8006126:	2b01      	cmp	r3, #1
 8006128:	d006      	beq.n	8006138 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006132:	2b00      	cmp	r3, #0
 8006134:	f000 80d6 	beq.w	80062e4 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006138:	4b76      	ldr	r3, [pc, #472]	; (8006314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	4a75      	ldr	r2, [pc, #468]	; (8006314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800613e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006142:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006144:	f7fc fb94 	bl	8002870 <HAL_GetTick>
 8006148:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800614a:	e008      	b.n	800615e <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800614c:	f7fc fb90 	bl	8002870 <HAL_GetTick>
 8006150:	4602      	mov	r2, r0
 8006152:	697b      	ldr	r3, [r7, #20]
 8006154:	1ad3      	subs	r3, r2, r3
 8006156:	2b64      	cmp	r3, #100	; 0x64
 8006158:	d901      	bls.n	800615e <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800615a:	2303      	movs	r3, #3
 800615c:	e195      	b.n	800648a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800615e:	4b6d      	ldr	r3, [pc, #436]	; (8006314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006166:	2b00      	cmp	r3, #0
 8006168:	d1f0      	bne.n	800614c <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f003 0301 	and.w	r3, r3, #1
 8006172:	2b00      	cmp	r3, #0
 8006174:	d021      	beq.n	80061ba <HAL_RCCEx_PeriphCLKConfig+0x572>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800617a:	2b00      	cmp	r3, #0
 800617c:	d11d      	bne.n	80061ba <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800617e:	4b65      	ldr	r3, [pc, #404]	; (8006314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006180:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006184:	0c1b      	lsrs	r3, r3, #16
 8006186:	f003 0303 	and.w	r3, r3, #3
 800618a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800618c:	4b61      	ldr	r3, [pc, #388]	; (8006314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800618e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006192:	0e1b      	lsrs	r3, r3, #24
 8006194:	f003 030f 	and.w	r3, r3, #15
 8006198:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	685b      	ldr	r3, [r3, #4]
 800619e:	019a      	lsls	r2, r3, #6
 80061a0:	693b      	ldr	r3, [r7, #16]
 80061a2:	041b      	lsls	r3, r3, #16
 80061a4:	431a      	orrs	r2, r3
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	061b      	lsls	r3, r3, #24
 80061aa:	431a      	orrs	r2, r3
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	689b      	ldr	r3, [r3, #8]
 80061b0:	071b      	lsls	r3, r3, #28
 80061b2:	4958      	ldr	r1, [pc, #352]	; (8006314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80061b4:	4313      	orrs	r3, r2
 80061b6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d004      	beq.n	80061d0 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80061ce:	d00a      	beq.n	80061e6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d02e      	beq.n	800623a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061e0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80061e4:	d129      	bne.n	800623a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80061e6:	4b4b      	ldr	r3, [pc, #300]	; (8006314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80061e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80061ec:	0c1b      	lsrs	r3, r3, #16
 80061ee:	f003 0303 	and.w	r3, r3, #3
 80061f2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80061f4:	4b47      	ldr	r3, [pc, #284]	; (8006314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80061f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80061fa:	0f1b      	lsrs	r3, r3, #28
 80061fc:	f003 0307 	and.w	r3, r3, #7
 8006200:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	685b      	ldr	r3, [r3, #4]
 8006206:	019a      	lsls	r2, r3, #6
 8006208:	693b      	ldr	r3, [r7, #16]
 800620a:	041b      	lsls	r3, r3, #16
 800620c:	431a      	orrs	r2, r3
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	68db      	ldr	r3, [r3, #12]
 8006212:	061b      	lsls	r3, r3, #24
 8006214:	431a      	orrs	r2, r3
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	071b      	lsls	r3, r3, #28
 800621a:	493e      	ldr	r1, [pc, #248]	; (8006314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800621c:	4313      	orrs	r3, r2
 800621e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006222:	4b3c      	ldr	r3, [pc, #240]	; (8006314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006224:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006228:	f023 021f 	bic.w	r2, r3, #31
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006230:	3b01      	subs	r3, #1
 8006232:	4938      	ldr	r1, [pc, #224]	; (8006314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006234:	4313      	orrs	r3, r2
 8006236:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006242:	2b00      	cmp	r3, #0
 8006244:	d01d      	beq.n	8006282 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006246:	4b33      	ldr	r3, [pc, #204]	; (8006314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006248:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800624c:	0e1b      	lsrs	r3, r3, #24
 800624e:	f003 030f 	and.w	r3, r3, #15
 8006252:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006254:	4b2f      	ldr	r3, [pc, #188]	; (8006314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006256:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800625a:	0f1b      	lsrs	r3, r3, #28
 800625c:	f003 0307 	and.w	r3, r3, #7
 8006260:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	685b      	ldr	r3, [r3, #4]
 8006266:	019a      	lsls	r2, r3, #6
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	691b      	ldr	r3, [r3, #16]
 800626c:	041b      	lsls	r3, r3, #16
 800626e:	431a      	orrs	r2, r3
 8006270:	693b      	ldr	r3, [r7, #16]
 8006272:	061b      	lsls	r3, r3, #24
 8006274:	431a      	orrs	r2, r3
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	071b      	lsls	r3, r3, #28
 800627a:	4926      	ldr	r1, [pc, #152]	; (8006314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800627c:	4313      	orrs	r3, r2
 800627e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800628a:	2b00      	cmp	r3, #0
 800628c:	d011      	beq.n	80062b2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	685b      	ldr	r3, [r3, #4]
 8006292:	019a      	lsls	r2, r3, #6
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	691b      	ldr	r3, [r3, #16]
 8006298:	041b      	lsls	r3, r3, #16
 800629a:	431a      	orrs	r2, r3
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	68db      	ldr	r3, [r3, #12]
 80062a0:	061b      	lsls	r3, r3, #24
 80062a2:	431a      	orrs	r2, r3
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	689b      	ldr	r3, [r3, #8]
 80062a8:	071b      	lsls	r3, r3, #28
 80062aa:	491a      	ldr	r1, [pc, #104]	; (8006314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80062ac:	4313      	orrs	r3, r2
 80062ae:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80062b2:	4b18      	ldr	r3, [pc, #96]	; (8006314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	4a17      	ldr	r2, [pc, #92]	; (8006314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80062b8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80062bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80062be:	f7fc fad7 	bl	8002870 <HAL_GetTick>
 80062c2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80062c4:	e008      	b.n	80062d8 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80062c6:	f7fc fad3 	bl	8002870 <HAL_GetTick>
 80062ca:	4602      	mov	r2, r0
 80062cc:	697b      	ldr	r3, [r7, #20]
 80062ce:	1ad3      	subs	r3, r2, r3
 80062d0:	2b64      	cmp	r3, #100	; 0x64
 80062d2:	d901      	bls.n	80062d8 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80062d4:	2303      	movs	r3, #3
 80062d6:	e0d8      	b.n	800648a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80062d8:	4b0e      	ldr	r3, [pc, #56]	; (8006314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d0f0      	beq.n	80062c6 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80062e4:	69bb      	ldr	r3, [r7, #24]
 80062e6:	2b01      	cmp	r3, #1
 80062e8:	f040 80ce 	bne.w	8006488 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80062ec:	4b09      	ldr	r3, [pc, #36]	; (8006314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4a08      	ldr	r2, [pc, #32]	; (8006314 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80062f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80062f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80062f8:	f7fc faba 	bl	8002870 <HAL_GetTick>
 80062fc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80062fe:	e00b      	b.n	8006318 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006300:	f7fc fab6 	bl	8002870 <HAL_GetTick>
 8006304:	4602      	mov	r2, r0
 8006306:	697b      	ldr	r3, [r7, #20]
 8006308:	1ad3      	subs	r3, r2, r3
 800630a:	2b64      	cmp	r3, #100	; 0x64
 800630c:	d904      	bls.n	8006318 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800630e:	2303      	movs	r3, #3
 8006310:	e0bb      	b.n	800648a <HAL_RCCEx_PeriphCLKConfig+0x842>
 8006312:	bf00      	nop
 8006314:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006318:	4b5e      	ldr	r3, [pc, #376]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006320:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006324:	d0ec      	beq.n	8006300 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800632e:	2b00      	cmp	r3, #0
 8006330:	d003      	beq.n	800633a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006336:	2b00      	cmp	r3, #0
 8006338:	d009      	beq.n	800634e <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006342:	2b00      	cmp	r3, #0
 8006344:	d02e      	beq.n	80063a4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800634a:	2b00      	cmp	r3, #0
 800634c:	d12a      	bne.n	80063a4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800634e:	4b51      	ldr	r3, [pc, #324]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006350:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006354:	0c1b      	lsrs	r3, r3, #16
 8006356:	f003 0303 	and.w	r3, r3, #3
 800635a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800635c:	4b4d      	ldr	r3, [pc, #308]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800635e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006362:	0f1b      	lsrs	r3, r3, #28
 8006364:	f003 0307 	and.w	r3, r3, #7
 8006368:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	695b      	ldr	r3, [r3, #20]
 800636e:	019a      	lsls	r2, r3, #6
 8006370:	693b      	ldr	r3, [r7, #16]
 8006372:	041b      	lsls	r3, r3, #16
 8006374:	431a      	orrs	r2, r3
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	699b      	ldr	r3, [r3, #24]
 800637a:	061b      	lsls	r3, r3, #24
 800637c:	431a      	orrs	r2, r3
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	071b      	lsls	r3, r3, #28
 8006382:	4944      	ldr	r1, [pc, #272]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006384:	4313      	orrs	r3, r2
 8006386:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800638a:	4b42      	ldr	r3, [pc, #264]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800638c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006390:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006398:	3b01      	subs	r3, #1
 800639a:	021b      	lsls	r3, r3, #8
 800639c:	493d      	ldr	r1, [pc, #244]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800639e:	4313      	orrs	r3, r2
 80063a0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d022      	beq.n	80063f6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80063b4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80063b8:	d11d      	bne.n	80063f6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80063ba:	4b36      	ldr	r3, [pc, #216]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80063bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063c0:	0e1b      	lsrs	r3, r3, #24
 80063c2:	f003 030f 	and.w	r3, r3, #15
 80063c6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80063c8:	4b32      	ldr	r3, [pc, #200]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80063ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063ce:	0f1b      	lsrs	r3, r3, #28
 80063d0:	f003 0307 	and.w	r3, r3, #7
 80063d4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	695b      	ldr	r3, [r3, #20]
 80063da:	019a      	lsls	r2, r3, #6
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	6a1b      	ldr	r3, [r3, #32]
 80063e0:	041b      	lsls	r3, r3, #16
 80063e2:	431a      	orrs	r2, r3
 80063e4:	693b      	ldr	r3, [r7, #16]
 80063e6:	061b      	lsls	r3, r3, #24
 80063e8:	431a      	orrs	r2, r3
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	071b      	lsls	r3, r3, #28
 80063ee:	4929      	ldr	r1, [pc, #164]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80063f0:	4313      	orrs	r3, r2
 80063f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f003 0308 	and.w	r3, r3, #8
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d028      	beq.n	8006454 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006402:	4b24      	ldr	r3, [pc, #144]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006404:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006408:	0e1b      	lsrs	r3, r3, #24
 800640a:	f003 030f 	and.w	r3, r3, #15
 800640e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006410:	4b20      	ldr	r3, [pc, #128]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006412:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006416:	0c1b      	lsrs	r3, r3, #16
 8006418:	f003 0303 	and.w	r3, r3, #3
 800641c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	695b      	ldr	r3, [r3, #20]
 8006422:	019a      	lsls	r2, r3, #6
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	041b      	lsls	r3, r3, #16
 8006428:	431a      	orrs	r2, r3
 800642a:	693b      	ldr	r3, [r7, #16]
 800642c:	061b      	lsls	r3, r3, #24
 800642e:	431a      	orrs	r2, r3
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	69db      	ldr	r3, [r3, #28]
 8006434:	071b      	lsls	r3, r3, #28
 8006436:	4917      	ldr	r1, [pc, #92]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006438:	4313      	orrs	r3, r2
 800643a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800643e:	4b15      	ldr	r3, [pc, #84]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006440:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006444:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800644c:	4911      	ldr	r1, [pc, #68]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800644e:	4313      	orrs	r3, r2
 8006450:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006454:	4b0f      	ldr	r3, [pc, #60]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	4a0e      	ldr	r2, [pc, #56]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800645a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800645e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006460:	f7fc fa06 	bl	8002870 <HAL_GetTick>
 8006464:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006466:	e008      	b.n	800647a <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006468:	f7fc fa02 	bl	8002870 <HAL_GetTick>
 800646c:	4602      	mov	r2, r0
 800646e:	697b      	ldr	r3, [r7, #20]
 8006470:	1ad3      	subs	r3, r2, r3
 8006472:	2b64      	cmp	r3, #100	; 0x64
 8006474:	d901      	bls.n	800647a <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006476:	2303      	movs	r3, #3
 8006478:	e007      	b.n	800648a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800647a:	4b06      	ldr	r3, [pc, #24]	; (8006494 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006482:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006486:	d1ef      	bne.n	8006468 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8006488:	2300      	movs	r3, #0
}
 800648a:	4618      	mov	r0, r3
 800648c:	3720      	adds	r7, #32
 800648e:	46bd      	mov	sp, r7
 8006490:	bd80      	pop	{r7, pc}
 8006492:	bf00      	nop
 8006494:	40023800 	.word	0x40023800

08006498 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b082      	sub	sp, #8
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
 80064a0:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d101      	bne.n	80064ac <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 80064a8:	2301      	movs	r3, #1
 80064aa:	e025      	b.n	80064f8 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80064b2:	b2db      	uxtb	r3, r3
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d106      	bne.n	80064c6 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2200      	movs	r2, #0
 80064bc:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 80064c0:	6878      	ldr	r0, [r7, #4]
 80064c2:	f000 f81d 	bl	8006500 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2202      	movs	r2, #2
 80064ca:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681a      	ldr	r2, [r3, #0]
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	3304      	adds	r3, #4
 80064d6:	4619      	mov	r1, r3
 80064d8:	4610      	mov	r0, r2
 80064da:	f000 f879 	bl	80065d0 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6818      	ldr	r0, [r3, #0]
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	685b      	ldr	r3, [r3, #4]
 80064e6:	461a      	mov	r2, r3
 80064e8:	6839      	ldr	r1, [r7, #0]
 80064ea:	f000 f8cd 	bl	8006688 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	2201      	movs	r2, #1
 80064f2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80064f6:	2300      	movs	r3, #0
}
 80064f8:	4618      	mov	r0, r3
 80064fa:	3708      	adds	r7, #8
 80064fc:	46bd      	mov	sp, r7
 80064fe:	bd80      	pop	{r7, pc}

08006500 <HAL_SDRAM_MspInit>:
  * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
  *                the configuration information for SDRAM module.
  * @retval None
  */
__weak void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef *hsdram)
{
 8006500:	b480      	push	{r7}
 8006502:	b083      	sub	sp, #12
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
  UNUSED(hsdram);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_SDRAM_MspInit could be implemented in the user file
   */
}
 8006508:	bf00      	nop
 800650a:	370c      	adds	r7, #12
 800650c:	46bd      	mov	sp, r7
 800650e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006512:	4770      	bx	lr

08006514 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 8006514:	b580      	push	{r7, lr}
 8006516:	b086      	sub	sp, #24
 8006518:	af00      	add	r7, sp, #0
 800651a:	60f8      	str	r0, [r7, #12]
 800651c:	60b9      	str	r1, [r7, #8]
 800651e:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006526:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8006528:	7dfb      	ldrb	r3, [r7, #23]
 800652a:	2b02      	cmp	r3, #2
 800652c:	d101      	bne.n	8006532 <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 800652e:	2302      	movs	r3, #2
 8006530:	e021      	b.n	8006576 <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 8006532:	7dfb      	ldrb	r3, [r7, #23]
 8006534:	2b01      	cmp	r3, #1
 8006536:	d002      	beq.n	800653e <HAL_SDRAM_SendCommand+0x2a>
 8006538:	7dfb      	ldrb	r3, [r7, #23]
 800653a:	2b05      	cmp	r3, #5
 800653c:	d118      	bne.n	8006570 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	2202      	movs	r2, #2
 8006542:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	687a      	ldr	r2, [r7, #4]
 800654c:	68b9      	ldr	r1, [r7, #8]
 800654e:	4618      	mov	r0, r3
 8006550:	f000 f904 	bl	800675c <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8006554:	68bb      	ldr	r3, [r7, #8]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	2b02      	cmp	r3, #2
 800655a:	d104      	bne.n	8006566 <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	2205      	movs	r2, #5
 8006560:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8006564:	e006      	b.n	8006574 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	2201      	movs	r2, #1
 800656a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800656e:	e001      	b.n	8006574 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 8006570:	2301      	movs	r3, #1
 8006572:	e000      	b.n	8006576 <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 8006574:	2300      	movs	r3, #0
}
 8006576:	4618      	mov	r0, r3
 8006578:	3718      	adds	r7, #24
 800657a:	46bd      	mov	sp, r7
 800657c:	bd80      	pop	{r7, pc}

0800657e <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800657e:	b580      	push	{r7, lr}
 8006580:	b082      	sub	sp, #8
 8006582:	af00      	add	r7, sp, #0
 8006584:	6078      	str	r0, [r7, #4]
 8006586:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800658e:	b2db      	uxtb	r3, r3
 8006590:	2b02      	cmp	r3, #2
 8006592:	d101      	bne.n	8006598 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8006594:	2302      	movs	r3, #2
 8006596:	e016      	b.n	80065c6 <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800659e:	b2db      	uxtb	r3, r3
 80065a0:	2b01      	cmp	r3, #1
 80065a2:	d10f      	bne.n	80065c4 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2202      	movs	r2, #2
 80065a8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	6839      	ldr	r1, [r7, #0]
 80065b2:	4618      	mov	r0, r3
 80065b4:	f000 f8f6 	bl	80067a4 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2201      	movs	r2, #1
 80065bc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 80065c0:	2300      	movs	r3, #0
 80065c2:	e000      	b.n	80065c6 <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 80065c4:	2301      	movs	r3, #1
}
 80065c6:	4618      	mov	r0, r3
 80065c8:	3708      	adds	r7, #8
 80065ca:	46bd      	mov	sp, r7
 80065cc:	bd80      	pop	{r7, pc}
	...

080065d0 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 80065d0:	b480      	push	{r7}
 80065d2:	b083      	sub	sp, #12
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
 80065d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 80065da:	683b      	ldr	r3, [r7, #0]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d121      	bne.n	8006626 <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681a      	ldr	r2, [r3, #0]
 80065e6:	4b27      	ldr	r3, [pc, #156]	; (8006684 <FMC_SDRAM_Init+0xb4>)
 80065e8:	4013      	ands	r3, r2
 80065ea:	683a      	ldr	r2, [r7, #0]
 80065ec:	6851      	ldr	r1, [r2, #4]
 80065ee:	683a      	ldr	r2, [r7, #0]
 80065f0:	6892      	ldr	r2, [r2, #8]
 80065f2:	4311      	orrs	r1, r2
 80065f4:	683a      	ldr	r2, [r7, #0]
 80065f6:	68d2      	ldr	r2, [r2, #12]
 80065f8:	4311      	orrs	r1, r2
 80065fa:	683a      	ldr	r2, [r7, #0]
 80065fc:	6912      	ldr	r2, [r2, #16]
 80065fe:	4311      	orrs	r1, r2
 8006600:	683a      	ldr	r2, [r7, #0]
 8006602:	6952      	ldr	r2, [r2, #20]
 8006604:	4311      	orrs	r1, r2
 8006606:	683a      	ldr	r2, [r7, #0]
 8006608:	6992      	ldr	r2, [r2, #24]
 800660a:	4311      	orrs	r1, r2
 800660c:	683a      	ldr	r2, [r7, #0]
 800660e:	69d2      	ldr	r2, [r2, #28]
 8006610:	4311      	orrs	r1, r2
 8006612:	683a      	ldr	r2, [r7, #0]
 8006614:	6a12      	ldr	r2, [r2, #32]
 8006616:	4311      	orrs	r1, r2
 8006618:	683a      	ldr	r2, [r7, #0]
 800661a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800661c:	430a      	orrs	r2, r1
 800661e:	431a      	orrs	r2, r3
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	601a      	str	r2, [r3, #0]
 8006624:	e026      	b.n	8006674 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	69d9      	ldr	r1, [r3, #28]
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	6a1b      	ldr	r3, [r3, #32]
 8006636:	4319      	orrs	r1, r3
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800663c:	430b      	orrs	r3, r1
 800663e:	431a      	orrs	r2, r3
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	685a      	ldr	r2, [r3, #4]
 8006648:	4b0e      	ldr	r3, [pc, #56]	; (8006684 <FMC_SDRAM_Init+0xb4>)
 800664a:	4013      	ands	r3, r2
 800664c:	683a      	ldr	r2, [r7, #0]
 800664e:	6851      	ldr	r1, [r2, #4]
 8006650:	683a      	ldr	r2, [r7, #0]
 8006652:	6892      	ldr	r2, [r2, #8]
 8006654:	4311      	orrs	r1, r2
 8006656:	683a      	ldr	r2, [r7, #0]
 8006658:	68d2      	ldr	r2, [r2, #12]
 800665a:	4311      	orrs	r1, r2
 800665c:	683a      	ldr	r2, [r7, #0]
 800665e:	6912      	ldr	r2, [r2, #16]
 8006660:	4311      	orrs	r1, r2
 8006662:	683a      	ldr	r2, [r7, #0]
 8006664:	6952      	ldr	r2, [r2, #20]
 8006666:	4311      	orrs	r1, r2
 8006668:	683a      	ldr	r2, [r7, #0]
 800666a:	6992      	ldr	r2, [r2, #24]
 800666c:	430a      	orrs	r2, r1
 800666e:	431a      	orrs	r2, r3
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8006674:	2300      	movs	r3, #0
}
 8006676:	4618      	mov	r0, r3
 8006678:	370c      	adds	r7, #12
 800667a:	46bd      	mov	sp, r7
 800667c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006680:	4770      	bx	lr
 8006682:	bf00      	nop
 8006684:	ffff8000 	.word	0xffff8000

08006688 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8006688:	b480      	push	{r7}
 800668a:	b085      	sub	sp, #20
 800668c:	af00      	add	r7, sp, #0
 800668e:	60f8      	str	r0, [r7, #12]
 8006690:	60b9      	str	r1, [r7, #8]
 8006692:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2b00      	cmp	r3, #0
 8006698:	d128      	bne.n	80066ec <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	689b      	ldr	r3, [r3, #8]
 800669e:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 80066a2:	68bb      	ldr	r3, [r7, #8]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	1e59      	subs	r1, r3, #1
 80066a8:	68bb      	ldr	r3, [r7, #8]
 80066aa:	685b      	ldr	r3, [r3, #4]
 80066ac:	3b01      	subs	r3, #1
 80066ae:	011b      	lsls	r3, r3, #4
 80066b0:	4319      	orrs	r1, r3
 80066b2:	68bb      	ldr	r3, [r7, #8]
 80066b4:	689b      	ldr	r3, [r3, #8]
 80066b6:	3b01      	subs	r3, #1
 80066b8:	021b      	lsls	r3, r3, #8
 80066ba:	4319      	orrs	r1, r3
 80066bc:	68bb      	ldr	r3, [r7, #8]
 80066be:	68db      	ldr	r3, [r3, #12]
 80066c0:	3b01      	subs	r3, #1
 80066c2:	031b      	lsls	r3, r3, #12
 80066c4:	4319      	orrs	r1, r3
 80066c6:	68bb      	ldr	r3, [r7, #8]
 80066c8:	691b      	ldr	r3, [r3, #16]
 80066ca:	3b01      	subs	r3, #1
 80066cc:	041b      	lsls	r3, r3, #16
 80066ce:	4319      	orrs	r1, r3
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	695b      	ldr	r3, [r3, #20]
 80066d4:	3b01      	subs	r3, #1
 80066d6:	051b      	lsls	r3, r3, #20
 80066d8:	4319      	orrs	r1, r3
 80066da:	68bb      	ldr	r3, [r7, #8]
 80066dc:	699b      	ldr	r3, [r3, #24]
 80066de:	3b01      	subs	r3, #1
 80066e0:	061b      	lsls	r3, r3, #24
 80066e2:	430b      	orrs	r3, r1
 80066e4:	431a      	orrs	r2, r3
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	609a      	str	r2, [r3, #8]
 80066ea:	e02d      	b.n	8006748 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	689a      	ldr	r2, [r3, #8]
 80066f0:	4b19      	ldr	r3, [pc, #100]	; (8006758 <FMC_SDRAM_Timing_Init+0xd0>)
 80066f2:	4013      	ands	r3, r2
 80066f4:	68ba      	ldr	r2, [r7, #8]
 80066f6:	68d2      	ldr	r2, [r2, #12]
 80066f8:	3a01      	subs	r2, #1
 80066fa:	0311      	lsls	r1, r2, #12
 80066fc:	68ba      	ldr	r2, [r7, #8]
 80066fe:	6952      	ldr	r2, [r2, #20]
 8006700:	3a01      	subs	r2, #1
 8006702:	0512      	lsls	r2, r2, #20
 8006704:	430a      	orrs	r2, r1
 8006706:	431a      	orrs	r2, r3
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	68db      	ldr	r3, [r3, #12]
 8006710:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8006714:	68bb      	ldr	r3, [r7, #8]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	1e59      	subs	r1, r3, #1
 800671a:	68bb      	ldr	r3, [r7, #8]
 800671c:	685b      	ldr	r3, [r3, #4]
 800671e:	3b01      	subs	r3, #1
 8006720:	011b      	lsls	r3, r3, #4
 8006722:	4319      	orrs	r1, r3
 8006724:	68bb      	ldr	r3, [r7, #8]
 8006726:	689b      	ldr	r3, [r3, #8]
 8006728:	3b01      	subs	r3, #1
 800672a:	021b      	lsls	r3, r3, #8
 800672c:	4319      	orrs	r1, r3
 800672e:	68bb      	ldr	r3, [r7, #8]
 8006730:	691b      	ldr	r3, [r3, #16]
 8006732:	3b01      	subs	r3, #1
 8006734:	041b      	lsls	r3, r3, #16
 8006736:	4319      	orrs	r1, r3
 8006738:	68bb      	ldr	r3, [r7, #8]
 800673a:	699b      	ldr	r3, [r3, #24]
 800673c:	3b01      	subs	r3, #1
 800673e:	061b      	lsls	r3, r3, #24
 8006740:	430b      	orrs	r3, r1
 8006742:	431a      	orrs	r2, r3
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 8006748:	2300      	movs	r3, #0
}
 800674a:	4618      	mov	r0, r3
 800674c:	3714      	adds	r7, #20
 800674e:	46bd      	mov	sp, r7
 8006750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006754:	4770      	bx	lr
 8006756:	bf00      	nop
 8006758:	ff0f0fff 	.word	0xff0f0fff

0800675c <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800675c:	b480      	push	{r7}
 800675e:	b085      	sub	sp, #20
 8006760:	af00      	add	r7, sp, #0
 8006762:	60f8      	str	r0, [r7, #12]
 8006764:	60b9      	str	r1, [r7, #8]
 8006766:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	691a      	ldr	r2, [r3, #16]
 800676c:	4b0c      	ldr	r3, [pc, #48]	; (80067a0 <FMC_SDRAM_SendCommand+0x44>)
 800676e:	4013      	ands	r3, r2
 8006770:	68ba      	ldr	r2, [r7, #8]
 8006772:	6811      	ldr	r1, [r2, #0]
 8006774:	68ba      	ldr	r2, [r7, #8]
 8006776:	6852      	ldr	r2, [r2, #4]
 8006778:	4311      	orrs	r1, r2
 800677a:	68ba      	ldr	r2, [r7, #8]
 800677c:	6892      	ldr	r2, [r2, #8]
 800677e:	3a01      	subs	r2, #1
 8006780:	0152      	lsls	r2, r2, #5
 8006782:	4311      	orrs	r1, r2
 8006784:	68ba      	ldr	r2, [r7, #8]
 8006786:	68d2      	ldr	r2, [r2, #12]
 8006788:	0252      	lsls	r2, r2, #9
 800678a:	430a      	orrs	r2, r1
 800678c:	431a      	orrs	r2, r3
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 8006792:	2300      	movs	r3, #0
}
 8006794:	4618      	mov	r0, r3
 8006796:	3714      	adds	r7, #20
 8006798:	46bd      	mov	sp, r7
 800679a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679e:	4770      	bx	lr
 80067a0:	ffc00000 	.word	0xffc00000

080067a4 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 80067a4:	b480      	push	{r7}
 80067a6:	b083      	sub	sp, #12
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]
 80067ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	695a      	ldr	r2, [r3, #20]
 80067b2:	4b07      	ldr	r3, [pc, #28]	; (80067d0 <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 80067b4:	4013      	ands	r3, r2
 80067b6:	683a      	ldr	r2, [r7, #0]
 80067b8:	0052      	lsls	r2, r2, #1
 80067ba:	431a      	orrs	r2, r3
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 80067c0:	2300      	movs	r3, #0
}
 80067c2:	4618      	mov	r0, r3
 80067c4:	370c      	adds	r7, #12
 80067c6:	46bd      	mov	sp, r7
 80067c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067cc:	4770      	bx	lr
 80067ce:	bf00      	nop
 80067d0:	ffffc001 	.word	0xffffc001

080067d4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80067d4:	b480      	push	{r7}
 80067d6:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 80067d8:	bf00      	nop
 80067da:	46bd      	mov	sp, r7
 80067dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e0:	4770      	bx	lr
	...

080067e4 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80067e4:	b480      	push	{r7}
 80067e6:	b085      	sub	sp, #20
 80067e8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80067ea:	f3ef 8305 	mrs	r3, IPSR
 80067ee:	60bb      	str	r3, [r7, #8]
  return(result);
 80067f0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d10f      	bne.n	8006816 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80067f6:	f3ef 8310 	mrs	r3, PRIMASK
 80067fa:	607b      	str	r3, [r7, #4]
  return(result);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d105      	bne.n	800680e <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006802:	f3ef 8311 	mrs	r3, BASEPRI
 8006806:	603b      	str	r3, [r7, #0]
  return(result);
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	2b00      	cmp	r3, #0
 800680c:	d007      	beq.n	800681e <osKernelInitialize+0x3a>
 800680e:	4b0e      	ldr	r3, [pc, #56]	; (8006848 <osKernelInitialize+0x64>)
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	2b02      	cmp	r3, #2
 8006814:	d103      	bne.n	800681e <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8006816:	f06f 0305 	mvn.w	r3, #5
 800681a:	60fb      	str	r3, [r7, #12]
 800681c:	e00c      	b.n	8006838 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800681e:	4b0a      	ldr	r3, [pc, #40]	; (8006848 <osKernelInitialize+0x64>)
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d105      	bne.n	8006832 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006826:	4b08      	ldr	r3, [pc, #32]	; (8006848 <osKernelInitialize+0x64>)
 8006828:	2201      	movs	r2, #1
 800682a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800682c:	2300      	movs	r3, #0
 800682e:	60fb      	str	r3, [r7, #12]
 8006830:	e002      	b.n	8006838 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8006832:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006836:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8006838:	68fb      	ldr	r3, [r7, #12]
}
 800683a:	4618      	mov	r0, r3
 800683c:	3714      	adds	r7, #20
 800683e:	46bd      	mov	sp, r7
 8006840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006844:	4770      	bx	lr
 8006846:	bf00      	nop
 8006848:	20000294 	.word	0x20000294

0800684c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800684c:	b580      	push	{r7, lr}
 800684e:	b084      	sub	sp, #16
 8006850:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006852:	f3ef 8305 	mrs	r3, IPSR
 8006856:	60bb      	str	r3, [r7, #8]
  return(result);
 8006858:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800685a:	2b00      	cmp	r3, #0
 800685c:	d10f      	bne.n	800687e <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800685e:	f3ef 8310 	mrs	r3, PRIMASK
 8006862:	607b      	str	r3, [r7, #4]
  return(result);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2b00      	cmp	r3, #0
 8006868:	d105      	bne.n	8006876 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800686a:	f3ef 8311 	mrs	r3, BASEPRI
 800686e:	603b      	str	r3, [r7, #0]
  return(result);
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d007      	beq.n	8006886 <osKernelStart+0x3a>
 8006876:	4b0f      	ldr	r3, [pc, #60]	; (80068b4 <osKernelStart+0x68>)
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	2b02      	cmp	r3, #2
 800687c:	d103      	bne.n	8006886 <osKernelStart+0x3a>
    stat = osErrorISR;
 800687e:	f06f 0305 	mvn.w	r3, #5
 8006882:	60fb      	str	r3, [r7, #12]
 8006884:	e010      	b.n	80068a8 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006886:	4b0b      	ldr	r3, [pc, #44]	; (80068b4 <osKernelStart+0x68>)
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	2b01      	cmp	r3, #1
 800688c:	d109      	bne.n	80068a2 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800688e:	f7ff ffa1 	bl	80067d4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006892:	4b08      	ldr	r3, [pc, #32]	; (80068b4 <osKernelStart+0x68>)
 8006894:	2202      	movs	r2, #2
 8006896:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006898:	f001 f850 	bl	800793c <vTaskStartScheduler>
      stat = osOK;
 800689c:	2300      	movs	r3, #0
 800689e:	60fb      	str	r3, [r7, #12]
 80068a0:	e002      	b.n	80068a8 <osKernelStart+0x5c>
    } else {
      stat = osError;
 80068a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80068a6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80068a8:	68fb      	ldr	r3, [r7, #12]
}
 80068aa:	4618      	mov	r0, r3
 80068ac:	3710      	adds	r7, #16
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bd80      	pop	{r7, pc}
 80068b2:	bf00      	nop
 80068b4:	20000294 	.word	0x20000294

080068b8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b090      	sub	sp, #64	; 0x40
 80068bc:	af04      	add	r7, sp, #16
 80068be:	60f8      	str	r0, [r7, #12]
 80068c0:	60b9      	str	r1, [r7, #8]
 80068c2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80068c4:	2300      	movs	r3, #0
 80068c6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80068c8:	f3ef 8305 	mrs	r3, IPSR
 80068cc:	61fb      	str	r3, [r7, #28]
  return(result);
 80068ce:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	f040 808f 	bne.w	80069f4 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068d6:	f3ef 8310 	mrs	r3, PRIMASK
 80068da:	61bb      	str	r3, [r7, #24]
  return(result);
 80068dc:	69bb      	ldr	r3, [r7, #24]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d105      	bne.n	80068ee <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80068e2:	f3ef 8311 	mrs	r3, BASEPRI
 80068e6:	617b      	str	r3, [r7, #20]
  return(result);
 80068e8:	697b      	ldr	r3, [r7, #20]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d003      	beq.n	80068f6 <osThreadNew+0x3e>
 80068ee:	4b44      	ldr	r3, [pc, #272]	; (8006a00 <osThreadNew+0x148>)
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	2b02      	cmp	r3, #2
 80068f4:	d07e      	beq.n	80069f4 <osThreadNew+0x13c>
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d07b      	beq.n	80069f4 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 80068fc:	2380      	movs	r3, #128	; 0x80
 80068fe:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8006900:	2318      	movs	r3, #24
 8006902:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8006904:	2300      	movs	r3, #0
 8006906:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 8006908:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800690c:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d045      	beq.n	80069a0 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	2b00      	cmp	r3, #0
 800691a:	d002      	beq.n	8006922 <osThreadNew+0x6a>
        name = attr->name;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	699b      	ldr	r3, [r3, #24]
 8006926:	2b00      	cmp	r3, #0
 8006928:	d002      	beq.n	8006930 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	699b      	ldr	r3, [r3, #24]
 800692e:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006932:	2b00      	cmp	r3, #0
 8006934:	d008      	beq.n	8006948 <osThreadNew+0x90>
 8006936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006938:	2b38      	cmp	r3, #56	; 0x38
 800693a:	d805      	bhi.n	8006948 <osThreadNew+0x90>
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	685b      	ldr	r3, [r3, #4]
 8006940:	f003 0301 	and.w	r3, r3, #1
 8006944:	2b00      	cmp	r3, #0
 8006946:	d001      	beq.n	800694c <osThreadNew+0x94>
        return (NULL);
 8006948:	2300      	movs	r3, #0
 800694a:	e054      	b.n	80069f6 <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	695b      	ldr	r3, [r3, #20]
 8006950:	2b00      	cmp	r3, #0
 8006952:	d003      	beq.n	800695c <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	695b      	ldr	r3, [r3, #20]
 8006958:	089b      	lsrs	r3, r3, #2
 800695a:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	689b      	ldr	r3, [r3, #8]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d00e      	beq.n	8006982 <osThreadNew+0xca>
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	68db      	ldr	r3, [r3, #12]
 8006968:	2b5b      	cmp	r3, #91	; 0x5b
 800696a:	d90a      	bls.n	8006982 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006970:	2b00      	cmp	r3, #0
 8006972:	d006      	beq.n	8006982 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	695b      	ldr	r3, [r3, #20]
 8006978:	2b00      	cmp	r3, #0
 800697a:	d002      	beq.n	8006982 <osThreadNew+0xca>
        mem = 1;
 800697c:	2301      	movs	r3, #1
 800697e:	623b      	str	r3, [r7, #32]
 8006980:	e010      	b.n	80069a4 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	689b      	ldr	r3, [r3, #8]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d10c      	bne.n	80069a4 <osThreadNew+0xec>
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	68db      	ldr	r3, [r3, #12]
 800698e:	2b00      	cmp	r3, #0
 8006990:	d108      	bne.n	80069a4 <osThreadNew+0xec>
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	691b      	ldr	r3, [r3, #16]
 8006996:	2b00      	cmp	r3, #0
 8006998:	d104      	bne.n	80069a4 <osThreadNew+0xec>
          mem = 0;
 800699a:	2300      	movs	r3, #0
 800699c:	623b      	str	r3, [r7, #32]
 800699e:	e001      	b.n	80069a4 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 80069a0:	2300      	movs	r3, #0
 80069a2:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 80069a4:	6a3b      	ldr	r3, [r7, #32]
 80069a6:	2b01      	cmp	r3, #1
 80069a8:	d110      	bne.n	80069cc <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80069ae:	687a      	ldr	r2, [r7, #4]
 80069b0:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80069b2:	9202      	str	r2, [sp, #8]
 80069b4:	9301      	str	r3, [sp, #4]
 80069b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069b8:	9300      	str	r3, [sp, #0]
 80069ba:	68bb      	ldr	r3, [r7, #8]
 80069bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80069be:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80069c0:	68f8      	ldr	r0, [r7, #12]
 80069c2:	f000 fe11 	bl	80075e8 <xTaskCreateStatic>
 80069c6:	4603      	mov	r3, r0
 80069c8:	613b      	str	r3, [r7, #16]
 80069ca:	e013      	b.n	80069f4 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 80069cc:	6a3b      	ldr	r3, [r7, #32]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d110      	bne.n	80069f4 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80069d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069d4:	b29a      	uxth	r2, r3
 80069d6:	f107 0310 	add.w	r3, r7, #16
 80069da:	9301      	str	r3, [sp, #4]
 80069dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069de:	9300      	str	r3, [sp, #0]
 80069e0:	68bb      	ldr	r3, [r7, #8]
 80069e2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80069e4:	68f8      	ldr	r0, [r7, #12]
 80069e6:	f000 fe62 	bl	80076ae <xTaskCreate>
 80069ea:	4603      	mov	r3, r0
 80069ec:	2b01      	cmp	r3, #1
 80069ee:	d001      	beq.n	80069f4 <osThreadNew+0x13c>
          hTask = NULL;
 80069f0:	2300      	movs	r3, #0
 80069f2:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80069f4:	693b      	ldr	r3, [r7, #16]
}
 80069f6:	4618      	mov	r0, r3
 80069f8:	3730      	adds	r7, #48	; 0x30
 80069fa:	46bd      	mov	sp, r7
 80069fc:	bd80      	pop	{r7, pc}
 80069fe:	bf00      	nop
 8006a00:	20000294 	.word	0x20000294

08006a04 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006a04:	b480      	push	{r7}
 8006a06:	b085      	sub	sp, #20
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	60f8      	str	r0, [r7, #12]
 8006a0c:	60b9      	str	r1, [r7, #8]
 8006a0e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	4a07      	ldr	r2, [pc, #28]	; (8006a30 <vApplicationGetIdleTaskMemory+0x2c>)
 8006a14:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006a16:	68bb      	ldr	r3, [r7, #8]
 8006a18:	4a06      	ldr	r2, [pc, #24]	; (8006a34 <vApplicationGetIdleTaskMemory+0x30>)
 8006a1a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2280      	movs	r2, #128	; 0x80
 8006a20:	601a      	str	r2, [r3, #0]
}
 8006a22:	bf00      	nop
 8006a24:	3714      	adds	r7, #20
 8006a26:	46bd      	mov	sp, r7
 8006a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2c:	4770      	bx	lr
 8006a2e:	bf00      	nop
 8006a30:	20000298 	.word	0x20000298
 8006a34:	200002f4 	.word	0x200002f4

08006a38 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006a38:	b480      	push	{r7}
 8006a3a:	b085      	sub	sp, #20
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	60f8      	str	r0, [r7, #12]
 8006a40:	60b9      	str	r1, [r7, #8]
 8006a42:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	4a07      	ldr	r2, [pc, #28]	; (8006a64 <vApplicationGetTimerTaskMemory+0x2c>)
 8006a48:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	4a06      	ldr	r2, [pc, #24]	; (8006a68 <vApplicationGetTimerTaskMemory+0x30>)
 8006a4e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006a56:	601a      	str	r2, [r3, #0]
}
 8006a58:	bf00      	nop
 8006a5a:	3714      	adds	r7, #20
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a62:	4770      	bx	lr
 8006a64:	200004f4 	.word	0x200004f4
 8006a68:	20000550 	.word	0x20000550

08006a6c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006a6c:	b480      	push	{r7}
 8006a6e:	b083      	sub	sp, #12
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	f103 0208 	add.w	r2, r3, #8
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006a84:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	f103 0208 	add.w	r2, r3, #8
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	f103 0208 	add.w	r2, r3, #8
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006aa0:	bf00      	nop
 8006aa2:	370c      	adds	r7, #12
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aaa:	4770      	bx	lr

08006aac <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006aac:	b480      	push	{r7}
 8006aae:	b083      	sub	sp, #12
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006aba:	bf00      	nop
 8006abc:	370c      	adds	r7, #12
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac4:	4770      	bx	lr

08006ac6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006ac6:	b480      	push	{r7}
 8006ac8:	b085      	sub	sp, #20
 8006aca:	af00      	add	r7, sp, #0
 8006acc:	6078      	str	r0, [r7, #4]
 8006ace:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	685b      	ldr	r3, [r3, #4]
 8006ad4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	68fa      	ldr	r2, [r7, #12]
 8006ada:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	689a      	ldr	r2, [r3, #8]
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	689b      	ldr	r3, [r3, #8]
 8006ae8:	683a      	ldr	r2, [r7, #0]
 8006aea:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	683a      	ldr	r2, [r7, #0]
 8006af0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	687a      	ldr	r2, [r7, #4]
 8006af6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	1c5a      	adds	r2, r3, #1
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	601a      	str	r2, [r3, #0]
}
 8006b02:	bf00      	nop
 8006b04:	3714      	adds	r7, #20
 8006b06:	46bd      	mov	sp, r7
 8006b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0c:	4770      	bx	lr

08006b0e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006b0e:	b480      	push	{r7}
 8006b10:	b085      	sub	sp, #20
 8006b12:	af00      	add	r7, sp, #0
 8006b14:	6078      	str	r0, [r7, #4]
 8006b16:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006b1e:	68bb      	ldr	r3, [r7, #8]
 8006b20:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006b24:	d103      	bne.n	8006b2e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	691b      	ldr	r3, [r3, #16]
 8006b2a:	60fb      	str	r3, [r7, #12]
 8006b2c:	e00c      	b.n	8006b48 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	3308      	adds	r3, #8
 8006b32:	60fb      	str	r3, [r7, #12]
 8006b34:	e002      	b.n	8006b3c <vListInsert+0x2e>
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	685b      	ldr	r3, [r3, #4]
 8006b3a:	60fb      	str	r3, [r7, #12]
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	685b      	ldr	r3, [r3, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	68ba      	ldr	r2, [r7, #8]
 8006b44:	429a      	cmp	r2, r3
 8006b46:	d2f6      	bcs.n	8006b36 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	685a      	ldr	r2, [r3, #4]
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	685b      	ldr	r3, [r3, #4]
 8006b54:	683a      	ldr	r2, [r7, #0]
 8006b56:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	68fa      	ldr	r2, [r7, #12]
 8006b5c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	683a      	ldr	r2, [r7, #0]
 8006b62:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	687a      	ldr	r2, [r7, #4]
 8006b68:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	1c5a      	adds	r2, r3, #1
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	601a      	str	r2, [r3, #0]
}
 8006b74:	bf00      	nop
 8006b76:	3714      	adds	r7, #20
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7e:	4770      	bx	lr

08006b80 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006b80:	b480      	push	{r7}
 8006b82:	b085      	sub	sp, #20
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	691b      	ldr	r3, [r3, #16]
 8006b8c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	685b      	ldr	r3, [r3, #4]
 8006b92:	687a      	ldr	r2, [r7, #4]
 8006b94:	6892      	ldr	r2, [r2, #8]
 8006b96:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	689b      	ldr	r3, [r3, #8]
 8006b9c:	687a      	ldr	r2, [r7, #4]
 8006b9e:	6852      	ldr	r2, [r2, #4]
 8006ba0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	685b      	ldr	r3, [r3, #4]
 8006ba6:	687a      	ldr	r2, [r7, #4]
 8006ba8:	429a      	cmp	r2, r3
 8006baa:	d103      	bne.n	8006bb4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	689a      	ldr	r2, [r3, #8]
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	1e5a      	subs	r2, r3, #1
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	681b      	ldr	r3, [r3, #0]
}
 8006bc8:	4618      	mov	r0, r3
 8006bca:	3714      	adds	r7, #20
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd2:	4770      	bx	lr

08006bd4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	b084      	sub	sp, #16
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	6078      	str	r0, [r7, #4]
 8006bdc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d10c      	bne.n	8006c02 <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006be8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bec:	b672      	cpsid	i
 8006bee:	f383 8811 	msr	BASEPRI, r3
 8006bf2:	f3bf 8f6f 	isb	sy
 8006bf6:	f3bf 8f4f 	dsb	sy
 8006bfa:	b662      	cpsie	i
 8006bfc:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006bfe:	bf00      	nop
 8006c00:	e7fe      	b.n	8006c00 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8006c02:	f002 f843 	bl	8008c8c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	681a      	ldr	r2, [r3, #0]
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c0e:	68f9      	ldr	r1, [r7, #12]
 8006c10:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006c12:	fb01 f303 	mul.w	r3, r1, r3
 8006c16:	441a      	add	r2, r3
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	2200      	movs	r2, #0
 8006c20:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681a      	ldr	r2, [r3, #0]
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681a      	ldr	r2, [r3, #0]
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c32:	3b01      	subs	r3, #1
 8006c34:	68f9      	ldr	r1, [r7, #12]
 8006c36:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006c38:	fb01 f303 	mul.w	r3, r1, r3
 8006c3c:	441a      	add	r2, r3
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	22ff      	movs	r2, #255	; 0xff
 8006c46:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	22ff      	movs	r2, #255	; 0xff
 8006c4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006c52:	683b      	ldr	r3, [r7, #0]
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d114      	bne.n	8006c82 <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	691b      	ldr	r3, [r3, #16]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d01a      	beq.n	8006c96 <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	3310      	adds	r3, #16
 8006c64:	4618      	mov	r0, r3
 8006c66:	f001 f901 	bl	8007e6c <xTaskRemoveFromEventList>
 8006c6a:	4603      	mov	r3, r0
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d012      	beq.n	8006c96 <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006c70:	4b0c      	ldr	r3, [pc, #48]	; (8006ca4 <xQueueGenericReset+0xd0>)
 8006c72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c76:	601a      	str	r2, [r3, #0]
 8006c78:	f3bf 8f4f 	dsb	sy
 8006c7c:	f3bf 8f6f 	isb	sy
 8006c80:	e009      	b.n	8006c96 <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	3310      	adds	r3, #16
 8006c86:	4618      	mov	r0, r3
 8006c88:	f7ff fef0 	bl	8006a6c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	3324      	adds	r3, #36	; 0x24
 8006c90:	4618      	mov	r0, r3
 8006c92:	f7ff feeb 	bl	8006a6c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006c96:	f002 f82d 	bl	8008cf4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006c9a:	2301      	movs	r3, #1
}
 8006c9c:	4618      	mov	r0, r3
 8006c9e:	3710      	adds	r7, #16
 8006ca0:	46bd      	mov	sp, r7
 8006ca2:	bd80      	pop	{r7, pc}
 8006ca4:	e000ed04 	.word	0xe000ed04

08006ca8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006ca8:	b580      	push	{r7, lr}
 8006caa:	b08e      	sub	sp, #56	; 0x38
 8006cac:	af02      	add	r7, sp, #8
 8006cae:	60f8      	str	r0, [r7, #12]
 8006cb0:	60b9      	str	r1, [r7, #8]
 8006cb2:	607a      	str	r2, [r7, #4]
 8006cb4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d10c      	bne.n	8006cd6 <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 8006cbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cc0:	b672      	cpsid	i
 8006cc2:	f383 8811 	msr	BASEPRI, r3
 8006cc6:	f3bf 8f6f 	isb	sy
 8006cca:	f3bf 8f4f 	dsb	sy
 8006cce:	b662      	cpsie	i
 8006cd0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006cd2:	bf00      	nop
 8006cd4:	e7fe      	b.n	8006cd4 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d10c      	bne.n	8006cf6 <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 8006cdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ce0:	b672      	cpsid	i
 8006ce2:	f383 8811 	msr	BASEPRI, r3
 8006ce6:	f3bf 8f6f 	isb	sy
 8006cea:	f3bf 8f4f 	dsb	sy
 8006cee:	b662      	cpsie	i
 8006cf0:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006cf2:	bf00      	nop
 8006cf4:	e7fe      	b.n	8006cf4 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d002      	beq.n	8006d02 <xQueueGenericCreateStatic+0x5a>
 8006cfc:	68bb      	ldr	r3, [r7, #8]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d001      	beq.n	8006d06 <xQueueGenericCreateStatic+0x5e>
 8006d02:	2301      	movs	r3, #1
 8006d04:	e000      	b.n	8006d08 <xQueueGenericCreateStatic+0x60>
 8006d06:	2300      	movs	r3, #0
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d10c      	bne.n	8006d26 <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 8006d0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d10:	b672      	cpsid	i
 8006d12:	f383 8811 	msr	BASEPRI, r3
 8006d16:	f3bf 8f6f 	isb	sy
 8006d1a:	f3bf 8f4f 	dsb	sy
 8006d1e:	b662      	cpsie	i
 8006d20:	623b      	str	r3, [r7, #32]
}
 8006d22:	bf00      	nop
 8006d24:	e7fe      	b.n	8006d24 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d102      	bne.n	8006d32 <xQueueGenericCreateStatic+0x8a>
 8006d2c:	68bb      	ldr	r3, [r7, #8]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d101      	bne.n	8006d36 <xQueueGenericCreateStatic+0x8e>
 8006d32:	2301      	movs	r3, #1
 8006d34:	e000      	b.n	8006d38 <xQueueGenericCreateStatic+0x90>
 8006d36:	2300      	movs	r3, #0
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d10c      	bne.n	8006d56 <xQueueGenericCreateStatic+0xae>
	__asm volatile
 8006d3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d40:	b672      	cpsid	i
 8006d42:	f383 8811 	msr	BASEPRI, r3
 8006d46:	f3bf 8f6f 	isb	sy
 8006d4a:	f3bf 8f4f 	dsb	sy
 8006d4e:	b662      	cpsie	i
 8006d50:	61fb      	str	r3, [r7, #28]
}
 8006d52:	bf00      	nop
 8006d54:	e7fe      	b.n	8006d54 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006d56:	2350      	movs	r3, #80	; 0x50
 8006d58:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006d5a:	697b      	ldr	r3, [r7, #20]
 8006d5c:	2b50      	cmp	r3, #80	; 0x50
 8006d5e:	d00c      	beq.n	8006d7a <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 8006d60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d64:	b672      	cpsid	i
 8006d66:	f383 8811 	msr	BASEPRI, r3
 8006d6a:	f3bf 8f6f 	isb	sy
 8006d6e:	f3bf 8f4f 	dsb	sy
 8006d72:	b662      	cpsie	i
 8006d74:	61bb      	str	r3, [r7, #24]
}
 8006d76:	bf00      	nop
 8006d78:	e7fe      	b.n	8006d78 <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006d7a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006d80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d00d      	beq.n	8006da2 <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006d86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d88:	2201      	movs	r2, #1
 8006d8a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006d8e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006d92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d94:	9300      	str	r3, [sp, #0]
 8006d96:	4613      	mov	r3, r2
 8006d98:	687a      	ldr	r2, [r7, #4]
 8006d9a:	68b9      	ldr	r1, [r7, #8]
 8006d9c:	68f8      	ldr	r0, [r7, #12]
 8006d9e:	f000 f805 	bl	8006dac <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006da2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006da4:	4618      	mov	r0, r3
 8006da6:	3730      	adds	r7, #48	; 0x30
 8006da8:	46bd      	mov	sp, r7
 8006daa:	bd80      	pop	{r7, pc}

08006dac <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b084      	sub	sp, #16
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	60f8      	str	r0, [r7, #12]
 8006db4:	60b9      	str	r1, [r7, #8]
 8006db6:	607a      	str	r2, [r7, #4]
 8006db8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006dba:	68bb      	ldr	r3, [r7, #8]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d103      	bne.n	8006dc8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006dc0:	69bb      	ldr	r3, [r7, #24]
 8006dc2:	69ba      	ldr	r2, [r7, #24]
 8006dc4:	601a      	str	r2, [r3, #0]
 8006dc6:	e002      	b.n	8006dce <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006dc8:	69bb      	ldr	r3, [r7, #24]
 8006dca:	687a      	ldr	r2, [r7, #4]
 8006dcc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006dce:	69bb      	ldr	r3, [r7, #24]
 8006dd0:	68fa      	ldr	r2, [r7, #12]
 8006dd2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006dd4:	69bb      	ldr	r3, [r7, #24]
 8006dd6:	68ba      	ldr	r2, [r7, #8]
 8006dd8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006dda:	2101      	movs	r1, #1
 8006ddc:	69b8      	ldr	r0, [r7, #24]
 8006dde:	f7ff fef9 	bl	8006bd4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006de2:	69bb      	ldr	r3, [r7, #24]
 8006de4:	78fa      	ldrb	r2, [r7, #3]
 8006de6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006dea:	bf00      	nop
 8006dec:	3710      	adds	r7, #16
 8006dee:	46bd      	mov	sp, r7
 8006df0:	bd80      	pop	{r7, pc}
	...

08006df4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006df4:	b580      	push	{r7, lr}
 8006df6:	b08e      	sub	sp, #56	; 0x38
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	60f8      	str	r0, [r7, #12]
 8006dfc:	60b9      	str	r1, [r7, #8]
 8006dfe:	607a      	str	r2, [r7, #4]
 8006e00:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006e02:	2300      	movs	r3, #0
 8006e04:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006e0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d10c      	bne.n	8006e2a <xQueueGenericSend+0x36>
	__asm volatile
 8006e10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e14:	b672      	cpsid	i
 8006e16:	f383 8811 	msr	BASEPRI, r3
 8006e1a:	f3bf 8f6f 	isb	sy
 8006e1e:	f3bf 8f4f 	dsb	sy
 8006e22:	b662      	cpsie	i
 8006e24:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006e26:	bf00      	nop
 8006e28:	e7fe      	b.n	8006e28 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006e2a:	68bb      	ldr	r3, [r7, #8]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d103      	bne.n	8006e38 <xQueueGenericSend+0x44>
 8006e30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d101      	bne.n	8006e3c <xQueueGenericSend+0x48>
 8006e38:	2301      	movs	r3, #1
 8006e3a:	e000      	b.n	8006e3e <xQueueGenericSend+0x4a>
 8006e3c:	2300      	movs	r3, #0
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d10c      	bne.n	8006e5c <xQueueGenericSend+0x68>
	__asm volatile
 8006e42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e46:	b672      	cpsid	i
 8006e48:	f383 8811 	msr	BASEPRI, r3
 8006e4c:	f3bf 8f6f 	isb	sy
 8006e50:	f3bf 8f4f 	dsb	sy
 8006e54:	b662      	cpsie	i
 8006e56:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006e58:	bf00      	nop
 8006e5a:	e7fe      	b.n	8006e5a <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	2b02      	cmp	r3, #2
 8006e60:	d103      	bne.n	8006e6a <xQueueGenericSend+0x76>
 8006e62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e66:	2b01      	cmp	r3, #1
 8006e68:	d101      	bne.n	8006e6e <xQueueGenericSend+0x7a>
 8006e6a:	2301      	movs	r3, #1
 8006e6c:	e000      	b.n	8006e70 <xQueueGenericSend+0x7c>
 8006e6e:	2300      	movs	r3, #0
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d10c      	bne.n	8006e8e <xQueueGenericSend+0x9a>
	__asm volatile
 8006e74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e78:	b672      	cpsid	i
 8006e7a:	f383 8811 	msr	BASEPRI, r3
 8006e7e:	f3bf 8f6f 	isb	sy
 8006e82:	f3bf 8f4f 	dsb	sy
 8006e86:	b662      	cpsie	i
 8006e88:	623b      	str	r3, [r7, #32]
}
 8006e8a:	bf00      	nop
 8006e8c:	e7fe      	b.n	8006e8c <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006e8e:	f001 f9b3 	bl	80081f8 <xTaskGetSchedulerState>
 8006e92:	4603      	mov	r3, r0
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d102      	bne.n	8006e9e <xQueueGenericSend+0xaa>
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d101      	bne.n	8006ea2 <xQueueGenericSend+0xae>
 8006e9e:	2301      	movs	r3, #1
 8006ea0:	e000      	b.n	8006ea4 <xQueueGenericSend+0xb0>
 8006ea2:	2300      	movs	r3, #0
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d10c      	bne.n	8006ec2 <xQueueGenericSend+0xce>
	__asm volatile
 8006ea8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006eac:	b672      	cpsid	i
 8006eae:	f383 8811 	msr	BASEPRI, r3
 8006eb2:	f3bf 8f6f 	isb	sy
 8006eb6:	f3bf 8f4f 	dsb	sy
 8006eba:	b662      	cpsie	i
 8006ebc:	61fb      	str	r3, [r7, #28]
}
 8006ebe:	bf00      	nop
 8006ec0:	e7fe      	b.n	8006ec0 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006ec2:	f001 fee3 	bl	8008c8c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006ec6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ec8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006eca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ecc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ece:	429a      	cmp	r2, r3
 8006ed0:	d302      	bcc.n	8006ed8 <xQueueGenericSend+0xe4>
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	2b02      	cmp	r3, #2
 8006ed6:	d129      	bne.n	8006f2c <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006ed8:	683a      	ldr	r2, [r7, #0]
 8006eda:	68b9      	ldr	r1, [r7, #8]
 8006edc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006ede:	f000 fa15 	bl	800730c <prvCopyDataToQueue>
 8006ee2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006ee4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d010      	beq.n	8006f0e <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006eec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006eee:	3324      	adds	r3, #36	; 0x24
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	f000 ffbb 	bl	8007e6c <xTaskRemoveFromEventList>
 8006ef6:	4603      	mov	r3, r0
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d013      	beq.n	8006f24 <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006efc:	4b3f      	ldr	r3, [pc, #252]	; (8006ffc <xQueueGenericSend+0x208>)
 8006efe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f02:	601a      	str	r2, [r3, #0]
 8006f04:	f3bf 8f4f 	dsb	sy
 8006f08:	f3bf 8f6f 	isb	sy
 8006f0c:	e00a      	b.n	8006f24 <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006f0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d007      	beq.n	8006f24 <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006f14:	4b39      	ldr	r3, [pc, #228]	; (8006ffc <xQueueGenericSend+0x208>)
 8006f16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f1a:	601a      	str	r2, [r3, #0]
 8006f1c:	f3bf 8f4f 	dsb	sy
 8006f20:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006f24:	f001 fee6 	bl	8008cf4 <vPortExitCritical>
				return pdPASS;
 8006f28:	2301      	movs	r3, #1
 8006f2a:	e063      	b.n	8006ff4 <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d103      	bne.n	8006f3a <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006f32:	f001 fedf 	bl	8008cf4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006f36:	2300      	movs	r3, #0
 8006f38:	e05c      	b.n	8006ff4 <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006f3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d106      	bne.n	8006f4e <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006f40:	f107 0314 	add.w	r3, r7, #20
 8006f44:	4618      	mov	r0, r3
 8006f46:	f000 fff7 	bl	8007f38 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006f4e:	f001 fed1 	bl	8008cf4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006f52:	f000 fd5d 	bl	8007a10 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006f56:	f001 fe99 	bl	8008c8c <vPortEnterCritical>
 8006f5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f5c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006f60:	b25b      	sxtb	r3, r3
 8006f62:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006f66:	d103      	bne.n	8006f70 <xQueueGenericSend+0x17c>
 8006f68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006f70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f72:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006f76:	b25b      	sxtb	r3, r3
 8006f78:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006f7c:	d103      	bne.n	8006f86 <xQueueGenericSend+0x192>
 8006f7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f80:	2200      	movs	r2, #0
 8006f82:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006f86:	f001 feb5 	bl	8008cf4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006f8a:	1d3a      	adds	r2, r7, #4
 8006f8c:	f107 0314 	add.w	r3, r7, #20
 8006f90:	4611      	mov	r1, r2
 8006f92:	4618      	mov	r0, r3
 8006f94:	f000 ffe6 	bl	8007f64 <xTaskCheckForTimeOut>
 8006f98:	4603      	mov	r3, r0
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d124      	bne.n	8006fe8 <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006f9e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006fa0:	f000 faac 	bl	80074fc <prvIsQueueFull>
 8006fa4:	4603      	mov	r3, r0
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d018      	beq.n	8006fdc <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006faa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fac:	3310      	adds	r3, #16
 8006fae:	687a      	ldr	r2, [r7, #4]
 8006fb0:	4611      	mov	r1, r2
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	f000 ff06 	bl	8007dc4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006fb8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006fba:	f000 fa37 	bl	800742c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006fbe:	f000 fd35 	bl	8007a2c <xTaskResumeAll>
 8006fc2:	4603      	mov	r3, r0
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	f47f af7c 	bne.w	8006ec2 <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 8006fca:	4b0c      	ldr	r3, [pc, #48]	; (8006ffc <xQueueGenericSend+0x208>)
 8006fcc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006fd0:	601a      	str	r2, [r3, #0]
 8006fd2:	f3bf 8f4f 	dsb	sy
 8006fd6:	f3bf 8f6f 	isb	sy
 8006fda:	e772      	b.n	8006ec2 <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006fdc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006fde:	f000 fa25 	bl	800742c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006fe2:	f000 fd23 	bl	8007a2c <xTaskResumeAll>
 8006fe6:	e76c      	b.n	8006ec2 <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006fe8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006fea:	f000 fa1f 	bl	800742c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006fee:	f000 fd1d 	bl	8007a2c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006ff2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006ff4:	4618      	mov	r0, r3
 8006ff6:	3738      	adds	r7, #56	; 0x38
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	bd80      	pop	{r7, pc}
 8006ffc:	e000ed04 	.word	0xe000ed04

08007000 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007000:	b580      	push	{r7, lr}
 8007002:	b08e      	sub	sp, #56	; 0x38
 8007004:	af00      	add	r7, sp, #0
 8007006:	60f8      	str	r0, [r7, #12]
 8007008:	60b9      	str	r1, [r7, #8]
 800700a:	607a      	str	r2, [r7, #4]
 800700c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007012:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007014:	2b00      	cmp	r3, #0
 8007016:	d10c      	bne.n	8007032 <xQueueGenericSendFromISR+0x32>
	__asm volatile
 8007018:	f04f 0350 	mov.w	r3, #80	; 0x50
 800701c:	b672      	cpsid	i
 800701e:	f383 8811 	msr	BASEPRI, r3
 8007022:	f3bf 8f6f 	isb	sy
 8007026:	f3bf 8f4f 	dsb	sy
 800702a:	b662      	cpsie	i
 800702c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800702e:	bf00      	nop
 8007030:	e7fe      	b.n	8007030 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007032:	68bb      	ldr	r3, [r7, #8]
 8007034:	2b00      	cmp	r3, #0
 8007036:	d103      	bne.n	8007040 <xQueueGenericSendFromISR+0x40>
 8007038:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800703a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800703c:	2b00      	cmp	r3, #0
 800703e:	d101      	bne.n	8007044 <xQueueGenericSendFromISR+0x44>
 8007040:	2301      	movs	r3, #1
 8007042:	e000      	b.n	8007046 <xQueueGenericSendFromISR+0x46>
 8007044:	2300      	movs	r3, #0
 8007046:	2b00      	cmp	r3, #0
 8007048:	d10c      	bne.n	8007064 <xQueueGenericSendFromISR+0x64>
	__asm volatile
 800704a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800704e:	b672      	cpsid	i
 8007050:	f383 8811 	msr	BASEPRI, r3
 8007054:	f3bf 8f6f 	isb	sy
 8007058:	f3bf 8f4f 	dsb	sy
 800705c:	b662      	cpsie	i
 800705e:	623b      	str	r3, [r7, #32]
}
 8007060:	bf00      	nop
 8007062:	e7fe      	b.n	8007062 <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007064:	683b      	ldr	r3, [r7, #0]
 8007066:	2b02      	cmp	r3, #2
 8007068:	d103      	bne.n	8007072 <xQueueGenericSendFromISR+0x72>
 800706a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800706c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800706e:	2b01      	cmp	r3, #1
 8007070:	d101      	bne.n	8007076 <xQueueGenericSendFromISR+0x76>
 8007072:	2301      	movs	r3, #1
 8007074:	e000      	b.n	8007078 <xQueueGenericSendFromISR+0x78>
 8007076:	2300      	movs	r3, #0
 8007078:	2b00      	cmp	r3, #0
 800707a:	d10c      	bne.n	8007096 <xQueueGenericSendFromISR+0x96>
	__asm volatile
 800707c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007080:	b672      	cpsid	i
 8007082:	f383 8811 	msr	BASEPRI, r3
 8007086:	f3bf 8f6f 	isb	sy
 800708a:	f3bf 8f4f 	dsb	sy
 800708e:	b662      	cpsie	i
 8007090:	61fb      	str	r3, [r7, #28]
}
 8007092:	bf00      	nop
 8007094:	e7fe      	b.n	8007094 <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007096:	f001 fee1 	bl	8008e5c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800709a:	f3ef 8211 	mrs	r2, BASEPRI
 800709e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070a2:	b672      	cpsid	i
 80070a4:	f383 8811 	msr	BASEPRI, r3
 80070a8:	f3bf 8f6f 	isb	sy
 80070ac:	f3bf 8f4f 	dsb	sy
 80070b0:	b662      	cpsie	i
 80070b2:	61ba      	str	r2, [r7, #24]
 80070b4:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80070b6:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80070b8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80070ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80070be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070c2:	429a      	cmp	r2, r3
 80070c4:	d302      	bcc.n	80070cc <xQueueGenericSendFromISR+0xcc>
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	2b02      	cmp	r3, #2
 80070ca:	d12c      	bne.n	8007126 <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80070cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070ce:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80070d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80070d6:	683a      	ldr	r2, [r7, #0]
 80070d8:	68b9      	ldr	r1, [r7, #8]
 80070da:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80070dc:	f000 f916 	bl	800730c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80070e0:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80070e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80070e8:	d112      	bne.n	8007110 <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80070ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d016      	beq.n	8007120 <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80070f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070f4:	3324      	adds	r3, #36	; 0x24
 80070f6:	4618      	mov	r0, r3
 80070f8:	f000 feb8 	bl	8007e6c <xTaskRemoveFromEventList>
 80070fc:	4603      	mov	r3, r0
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d00e      	beq.n	8007120 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	2b00      	cmp	r3, #0
 8007106:	d00b      	beq.n	8007120 <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2201      	movs	r2, #1
 800710c:	601a      	str	r2, [r3, #0]
 800710e:	e007      	b.n	8007120 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007110:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007114:	3301      	adds	r3, #1
 8007116:	b2db      	uxtb	r3, r3
 8007118:	b25a      	sxtb	r2, r3
 800711a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800711c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007120:	2301      	movs	r3, #1
 8007122:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8007124:	e001      	b.n	800712a <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007126:	2300      	movs	r3, #0
 8007128:	637b      	str	r3, [r7, #52]	; 0x34
 800712a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800712c:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800712e:	693b      	ldr	r3, [r7, #16]
 8007130:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007134:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007136:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007138:	4618      	mov	r0, r3
 800713a:	3738      	adds	r7, #56	; 0x38
 800713c:	46bd      	mov	sp, r7
 800713e:	bd80      	pop	{r7, pc}

08007140 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b08c      	sub	sp, #48	; 0x30
 8007144:	af00      	add	r7, sp, #0
 8007146:	60f8      	str	r0, [r7, #12]
 8007148:	60b9      	str	r1, [r7, #8]
 800714a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800714c:	2300      	movs	r3, #0
 800714e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007154:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007156:	2b00      	cmp	r3, #0
 8007158:	d10c      	bne.n	8007174 <xQueueReceive+0x34>
	__asm volatile
 800715a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800715e:	b672      	cpsid	i
 8007160:	f383 8811 	msr	BASEPRI, r3
 8007164:	f3bf 8f6f 	isb	sy
 8007168:	f3bf 8f4f 	dsb	sy
 800716c:	b662      	cpsie	i
 800716e:	623b      	str	r3, [r7, #32]
}
 8007170:	bf00      	nop
 8007172:	e7fe      	b.n	8007172 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007174:	68bb      	ldr	r3, [r7, #8]
 8007176:	2b00      	cmp	r3, #0
 8007178:	d103      	bne.n	8007182 <xQueueReceive+0x42>
 800717a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800717c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800717e:	2b00      	cmp	r3, #0
 8007180:	d101      	bne.n	8007186 <xQueueReceive+0x46>
 8007182:	2301      	movs	r3, #1
 8007184:	e000      	b.n	8007188 <xQueueReceive+0x48>
 8007186:	2300      	movs	r3, #0
 8007188:	2b00      	cmp	r3, #0
 800718a:	d10c      	bne.n	80071a6 <xQueueReceive+0x66>
	__asm volatile
 800718c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007190:	b672      	cpsid	i
 8007192:	f383 8811 	msr	BASEPRI, r3
 8007196:	f3bf 8f6f 	isb	sy
 800719a:	f3bf 8f4f 	dsb	sy
 800719e:	b662      	cpsie	i
 80071a0:	61fb      	str	r3, [r7, #28]
}
 80071a2:	bf00      	nop
 80071a4:	e7fe      	b.n	80071a4 <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80071a6:	f001 f827 	bl	80081f8 <xTaskGetSchedulerState>
 80071aa:	4603      	mov	r3, r0
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d102      	bne.n	80071b6 <xQueueReceive+0x76>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d101      	bne.n	80071ba <xQueueReceive+0x7a>
 80071b6:	2301      	movs	r3, #1
 80071b8:	e000      	b.n	80071bc <xQueueReceive+0x7c>
 80071ba:	2300      	movs	r3, #0
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d10c      	bne.n	80071da <xQueueReceive+0x9a>
	__asm volatile
 80071c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071c4:	b672      	cpsid	i
 80071c6:	f383 8811 	msr	BASEPRI, r3
 80071ca:	f3bf 8f6f 	isb	sy
 80071ce:	f3bf 8f4f 	dsb	sy
 80071d2:	b662      	cpsie	i
 80071d4:	61bb      	str	r3, [r7, #24]
}
 80071d6:	bf00      	nop
 80071d8:	e7fe      	b.n	80071d8 <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80071da:	f001 fd57 	bl	8008c8c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80071de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071e2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80071e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d01f      	beq.n	800722a <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80071ea:	68b9      	ldr	r1, [r7, #8]
 80071ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80071ee:	f000 f8f7 	bl	80073e0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80071f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071f4:	1e5a      	subs	r2, r3, #1
 80071f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071f8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80071fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071fc:	691b      	ldr	r3, [r3, #16]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d00f      	beq.n	8007222 <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007202:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007204:	3310      	adds	r3, #16
 8007206:	4618      	mov	r0, r3
 8007208:	f000 fe30 	bl	8007e6c <xTaskRemoveFromEventList>
 800720c:	4603      	mov	r3, r0
 800720e:	2b00      	cmp	r3, #0
 8007210:	d007      	beq.n	8007222 <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007212:	4b3d      	ldr	r3, [pc, #244]	; (8007308 <xQueueReceive+0x1c8>)
 8007214:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007218:	601a      	str	r2, [r3, #0]
 800721a:	f3bf 8f4f 	dsb	sy
 800721e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007222:	f001 fd67 	bl	8008cf4 <vPortExitCritical>
				return pdPASS;
 8007226:	2301      	movs	r3, #1
 8007228:	e069      	b.n	80072fe <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	2b00      	cmp	r3, #0
 800722e:	d103      	bne.n	8007238 <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007230:	f001 fd60 	bl	8008cf4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007234:	2300      	movs	r3, #0
 8007236:	e062      	b.n	80072fe <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007238:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800723a:	2b00      	cmp	r3, #0
 800723c:	d106      	bne.n	800724c <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800723e:	f107 0310 	add.w	r3, r7, #16
 8007242:	4618      	mov	r0, r3
 8007244:	f000 fe78 	bl	8007f38 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007248:	2301      	movs	r3, #1
 800724a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800724c:	f001 fd52 	bl	8008cf4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007250:	f000 fbde 	bl	8007a10 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007254:	f001 fd1a 	bl	8008c8c <vPortEnterCritical>
 8007258:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800725a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800725e:	b25b      	sxtb	r3, r3
 8007260:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007264:	d103      	bne.n	800726e <xQueueReceive+0x12e>
 8007266:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007268:	2200      	movs	r2, #0
 800726a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800726e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007270:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007274:	b25b      	sxtb	r3, r3
 8007276:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800727a:	d103      	bne.n	8007284 <xQueueReceive+0x144>
 800727c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800727e:	2200      	movs	r2, #0
 8007280:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007284:	f001 fd36 	bl	8008cf4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007288:	1d3a      	adds	r2, r7, #4
 800728a:	f107 0310 	add.w	r3, r7, #16
 800728e:	4611      	mov	r1, r2
 8007290:	4618      	mov	r0, r3
 8007292:	f000 fe67 	bl	8007f64 <xTaskCheckForTimeOut>
 8007296:	4603      	mov	r3, r0
 8007298:	2b00      	cmp	r3, #0
 800729a:	d123      	bne.n	80072e4 <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800729c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800729e:	f000 f917 	bl	80074d0 <prvIsQueueEmpty>
 80072a2:	4603      	mov	r3, r0
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d017      	beq.n	80072d8 <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80072a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072aa:	3324      	adds	r3, #36	; 0x24
 80072ac:	687a      	ldr	r2, [r7, #4]
 80072ae:	4611      	mov	r1, r2
 80072b0:	4618      	mov	r0, r3
 80072b2:	f000 fd87 	bl	8007dc4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80072b6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80072b8:	f000 f8b8 	bl	800742c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80072bc:	f000 fbb6 	bl	8007a2c <xTaskResumeAll>
 80072c0:	4603      	mov	r3, r0
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d189      	bne.n	80071da <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 80072c6:	4b10      	ldr	r3, [pc, #64]	; (8007308 <xQueueReceive+0x1c8>)
 80072c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80072cc:	601a      	str	r2, [r3, #0]
 80072ce:	f3bf 8f4f 	dsb	sy
 80072d2:	f3bf 8f6f 	isb	sy
 80072d6:	e780      	b.n	80071da <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80072d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80072da:	f000 f8a7 	bl	800742c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80072de:	f000 fba5 	bl	8007a2c <xTaskResumeAll>
 80072e2:	e77a      	b.n	80071da <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80072e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80072e6:	f000 f8a1 	bl	800742c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80072ea:	f000 fb9f 	bl	8007a2c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80072ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80072f0:	f000 f8ee 	bl	80074d0 <prvIsQueueEmpty>
 80072f4:	4603      	mov	r3, r0
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	f43f af6f 	beq.w	80071da <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80072fc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80072fe:	4618      	mov	r0, r3
 8007300:	3730      	adds	r7, #48	; 0x30
 8007302:	46bd      	mov	sp, r7
 8007304:	bd80      	pop	{r7, pc}
 8007306:	bf00      	nop
 8007308:	e000ed04 	.word	0xe000ed04

0800730c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800730c:	b580      	push	{r7, lr}
 800730e:	b086      	sub	sp, #24
 8007310:	af00      	add	r7, sp, #0
 8007312:	60f8      	str	r0, [r7, #12]
 8007314:	60b9      	str	r1, [r7, #8]
 8007316:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007318:	2300      	movs	r3, #0
 800731a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007320:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007326:	2b00      	cmp	r3, #0
 8007328:	d10d      	bne.n	8007346 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	2b00      	cmp	r3, #0
 8007330:	d14d      	bne.n	80073ce <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	689b      	ldr	r3, [r3, #8]
 8007336:	4618      	mov	r0, r3
 8007338:	f000 ff7c 	bl	8008234 <xTaskPriorityDisinherit>
 800733c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	2200      	movs	r2, #0
 8007342:	609a      	str	r2, [r3, #8]
 8007344:	e043      	b.n	80073ce <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d119      	bne.n	8007380 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	6858      	ldr	r0, [r3, #4]
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007354:	461a      	mov	r2, r3
 8007356:	68b9      	ldr	r1, [r7, #8]
 8007358:	f001 ffcc 	bl	80092f4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	685a      	ldr	r2, [r3, #4]
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007364:	441a      	add	r2, r3
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	685a      	ldr	r2, [r3, #4]
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	689b      	ldr	r3, [r3, #8]
 8007372:	429a      	cmp	r2, r3
 8007374:	d32b      	bcc.n	80073ce <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	681a      	ldr	r2, [r3, #0]
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	605a      	str	r2, [r3, #4]
 800737e:	e026      	b.n	80073ce <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	68d8      	ldr	r0, [r3, #12]
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007388:	461a      	mov	r2, r3
 800738a:	68b9      	ldr	r1, [r7, #8]
 800738c:	f001 ffb2 	bl	80092f4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	68da      	ldr	r2, [r3, #12]
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007398:	425b      	negs	r3, r3
 800739a:	441a      	add	r2, r3
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	68da      	ldr	r2, [r3, #12]
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	429a      	cmp	r2, r3
 80073aa:	d207      	bcs.n	80073bc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	689a      	ldr	r2, [r3, #8]
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073b4:	425b      	negs	r3, r3
 80073b6:	441a      	add	r2, r3
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2b02      	cmp	r3, #2
 80073c0:	d105      	bne.n	80073ce <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80073c2:	693b      	ldr	r3, [r7, #16]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d002      	beq.n	80073ce <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80073c8:	693b      	ldr	r3, [r7, #16]
 80073ca:	3b01      	subs	r3, #1
 80073cc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80073ce:	693b      	ldr	r3, [r7, #16]
 80073d0:	1c5a      	adds	r2, r3, #1
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80073d6:	697b      	ldr	r3, [r7, #20]
}
 80073d8:	4618      	mov	r0, r3
 80073da:	3718      	adds	r7, #24
 80073dc:	46bd      	mov	sp, r7
 80073de:	bd80      	pop	{r7, pc}

080073e0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b082      	sub	sp, #8
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
 80073e8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d018      	beq.n	8007424 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	68da      	ldr	r2, [r3, #12]
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073fa:	441a      	add	r2, r3
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	68da      	ldr	r2, [r3, #12]
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	689b      	ldr	r3, [r3, #8]
 8007408:	429a      	cmp	r2, r3
 800740a:	d303      	bcc.n	8007414 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681a      	ldr	r2, [r3, #0]
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	68d9      	ldr	r1, [r3, #12]
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800741c:	461a      	mov	r2, r3
 800741e:	6838      	ldr	r0, [r7, #0]
 8007420:	f001 ff68 	bl	80092f4 <memcpy>
	}
}
 8007424:	bf00      	nop
 8007426:	3708      	adds	r7, #8
 8007428:	46bd      	mov	sp, r7
 800742a:	bd80      	pop	{r7, pc}

0800742c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800742c:	b580      	push	{r7, lr}
 800742e:	b084      	sub	sp, #16
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007434:	f001 fc2a 	bl	8008c8c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800743e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007440:	e011      	b.n	8007466 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007446:	2b00      	cmp	r3, #0
 8007448:	d012      	beq.n	8007470 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	3324      	adds	r3, #36	; 0x24
 800744e:	4618      	mov	r0, r3
 8007450:	f000 fd0c 	bl	8007e6c <xTaskRemoveFromEventList>
 8007454:	4603      	mov	r3, r0
 8007456:	2b00      	cmp	r3, #0
 8007458:	d001      	beq.n	800745e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800745a:	f000 fde9 	bl	8008030 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800745e:	7bfb      	ldrb	r3, [r7, #15]
 8007460:	3b01      	subs	r3, #1
 8007462:	b2db      	uxtb	r3, r3
 8007464:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007466:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800746a:	2b00      	cmp	r3, #0
 800746c:	dce9      	bgt.n	8007442 <prvUnlockQueue+0x16>
 800746e:	e000      	b.n	8007472 <prvUnlockQueue+0x46>
					break;
 8007470:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	22ff      	movs	r2, #255	; 0xff
 8007476:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800747a:	f001 fc3b 	bl	8008cf4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800747e:	f001 fc05 	bl	8008c8c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007488:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800748a:	e011      	b.n	80074b0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	691b      	ldr	r3, [r3, #16]
 8007490:	2b00      	cmp	r3, #0
 8007492:	d012      	beq.n	80074ba <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	3310      	adds	r3, #16
 8007498:	4618      	mov	r0, r3
 800749a:	f000 fce7 	bl	8007e6c <xTaskRemoveFromEventList>
 800749e:	4603      	mov	r3, r0
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d001      	beq.n	80074a8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80074a4:	f000 fdc4 	bl	8008030 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80074a8:	7bbb      	ldrb	r3, [r7, #14]
 80074aa:	3b01      	subs	r3, #1
 80074ac:	b2db      	uxtb	r3, r3
 80074ae:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80074b0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	dce9      	bgt.n	800748c <prvUnlockQueue+0x60>
 80074b8:	e000      	b.n	80074bc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80074ba:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	22ff      	movs	r2, #255	; 0xff
 80074c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80074c4:	f001 fc16 	bl	8008cf4 <vPortExitCritical>
}
 80074c8:	bf00      	nop
 80074ca:	3710      	adds	r7, #16
 80074cc:	46bd      	mov	sp, r7
 80074ce:	bd80      	pop	{r7, pc}

080074d0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b084      	sub	sp, #16
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80074d8:	f001 fbd8 	bl	8008c8c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d102      	bne.n	80074ea <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80074e4:	2301      	movs	r3, #1
 80074e6:	60fb      	str	r3, [r7, #12]
 80074e8:	e001      	b.n	80074ee <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80074ea:	2300      	movs	r3, #0
 80074ec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80074ee:	f001 fc01 	bl	8008cf4 <vPortExitCritical>

	return xReturn;
 80074f2:	68fb      	ldr	r3, [r7, #12]
}
 80074f4:	4618      	mov	r0, r3
 80074f6:	3710      	adds	r7, #16
 80074f8:	46bd      	mov	sp, r7
 80074fa:	bd80      	pop	{r7, pc}

080074fc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b084      	sub	sp, #16
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007504:	f001 fbc2 	bl	8008c8c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007510:	429a      	cmp	r2, r3
 8007512:	d102      	bne.n	800751a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007514:	2301      	movs	r3, #1
 8007516:	60fb      	str	r3, [r7, #12]
 8007518:	e001      	b.n	800751e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800751a:	2300      	movs	r3, #0
 800751c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800751e:	f001 fbe9 	bl	8008cf4 <vPortExitCritical>

	return xReturn;
 8007522:	68fb      	ldr	r3, [r7, #12]
}
 8007524:	4618      	mov	r0, r3
 8007526:	3710      	adds	r7, #16
 8007528:	46bd      	mov	sp, r7
 800752a:	bd80      	pop	{r7, pc}

0800752c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800752c:	b480      	push	{r7}
 800752e:	b085      	sub	sp, #20
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
 8007534:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007536:	2300      	movs	r3, #0
 8007538:	60fb      	str	r3, [r7, #12]
 800753a:	e014      	b.n	8007566 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800753c:	4a0f      	ldr	r2, [pc, #60]	; (800757c <vQueueAddToRegistry+0x50>)
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d10b      	bne.n	8007560 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007548:	490c      	ldr	r1, [pc, #48]	; (800757c <vQueueAddToRegistry+0x50>)
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	683a      	ldr	r2, [r7, #0]
 800754e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007552:	4a0a      	ldr	r2, [pc, #40]	; (800757c <vQueueAddToRegistry+0x50>)
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	00db      	lsls	r3, r3, #3
 8007558:	4413      	add	r3, r2
 800755a:	687a      	ldr	r2, [r7, #4]
 800755c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800755e:	e006      	b.n	800756e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	3301      	adds	r3, #1
 8007564:	60fb      	str	r3, [r7, #12]
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	2b07      	cmp	r3, #7
 800756a:	d9e7      	bls.n	800753c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800756c:	bf00      	nop
 800756e:	bf00      	nop
 8007570:	3714      	adds	r7, #20
 8007572:	46bd      	mov	sp, r7
 8007574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007578:	4770      	bx	lr
 800757a:	bf00      	nop
 800757c:	20004cf4 	.word	0x20004cf4

08007580 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007580:	b580      	push	{r7, lr}
 8007582:	b086      	sub	sp, #24
 8007584:	af00      	add	r7, sp, #0
 8007586:	60f8      	str	r0, [r7, #12]
 8007588:	60b9      	str	r1, [r7, #8]
 800758a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007590:	f001 fb7c 	bl	8008c8c <vPortEnterCritical>
 8007594:	697b      	ldr	r3, [r7, #20]
 8007596:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800759a:	b25b      	sxtb	r3, r3
 800759c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80075a0:	d103      	bne.n	80075aa <vQueueWaitForMessageRestricted+0x2a>
 80075a2:	697b      	ldr	r3, [r7, #20]
 80075a4:	2200      	movs	r2, #0
 80075a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80075aa:	697b      	ldr	r3, [r7, #20]
 80075ac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80075b0:	b25b      	sxtb	r3, r3
 80075b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80075b6:	d103      	bne.n	80075c0 <vQueueWaitForMessageRestricted+0x40>
 80075b8:	697b      	ldr	r3, [r7, #20]
 80075ba:	2200      	movs	r2, #0
 80075bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80075c0:	f001 fb98 	bl	8008cf4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80075c4:	697b      	ldr	r3, [r7, #20]
 80075c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d106      	bne.n	80075da <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80075cc:	697b      	ldr	r3, [r7, #20]
 80075ce:	3324      	adds	r3, #36	; 0x24
 80075d0:	687a      	ldr	r2, [r7, #4]
 80075d2:	68b9      	ldr	r1, [r7, #8]
 80075d4:	4618      	mov	r0, r3
 80075d6:	f000 fc1b 	bl	8007e10 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80075da:	6978      	ldr	r0, [r7, #20]
 80075dc:	f7ff ff26 	bl	800742c <prvUnlockQueue>
	}
 80075e0:	bf00      	nop
 80075e2:	3718      	adds	r7, #24
 80075e4:	46bd      	mov	sp, r7
 80075e6:	bd80      	pop	{r7, pc}

080075e8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80075e8:	b580      	push	{r7, lr}
 80075ea:	b08e      	sub	sp, #56	; 0x38
 80075ec:	af04      	add	r7, sp, #16
 80075ee:	60f8      	str	r0, [r7, #12]
 80075f0:	60b9      	str	r1, [r7, #8]
 80075f2:	607a      	str	r2, [r7, #4]
 80075f4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80075f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d10c      	bne.n	8007616 <xTaskCreateStatic+0x2e>
	__asm volatile
 80075fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007600:	b672      	cpsid	i
 8007602:	f383 8811 	msr	BASEPRI, r3
 8007606:	f3bf 8f6f 	isb	sy
 800760a:	f3bf 8f4f 	dsb	sy
 800760e:	b662      	cpsie	i
 8007610:	623b      	str	r3, [r7, #32]
}
 8007612:	bf00      	nop
 8007614:	e7fe      	b.n	8007614 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8007616:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007618:	2b00      	cmp	r3, #0
 800761a:	d10c      	bne.n	8007636 <xTaskCreateStatic+0x4e>
	__asm volatile
 800761c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007620:	b672      	cpsid	i
 8007622:	f383 8811 	msr	BASEPRI, r3
 8007626:	f3bf 8f6f 	isb	sy
 800762a:	f3bf 8f4f 	dsb	sy
 800762e:	b662      	cpsie	i
 8007630:	61fb      	str	r3, [r7, #28]
}
 8007632:	bf00      	nop
 8007634:	e7fe      	b.n	8007634 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007636:	235c      	movs	r3, #92	; 0x5c
 8007638:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800763a:	693b      	ldr	r3, [r7, #16]
 800763c:	2b5c      	cmp	r3, #92	; 0x5c
 800763e:	d00c      	beq.n	800765a <xTaskCreateStatic+0x72>
	__asm volatile
 8007640:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007644:	b672      	cpsid	i
 8007646:	f383 8811 	msr	BASEPRI, r3
 800764a:	f3bf 8f6f 	isb	sy
 800764e:	f3bf 8f4f 	dsb	sy
 8007652:	b662      	cpsie	i
 8007654:	61bb      	str	r3, [r7, #24]
}
 8007656:	bf00      	nop
 8007658:	e7fe      	b.n	8007658 <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800765a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800765c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800765e:	2b00      	cmp	r3, #0
 8007660:	d01e      	beq.n	80076a0 <xTaskCreateStatic+0xb8>
 8007662:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007664:	2b00      	cmp	r3, #0
 8007666:	d01b      	beq.n	80076a0 <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007668:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800766a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800766c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800766e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007670:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007674:	2202      	movs	r2, #2
 8007676:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800767a:	2300      	movs	r3, #0
 800767c:	9303      	str	r3, [sp, #12]
 800767e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007680:	9302      	str	r3, [sp, #8]
 8007682:	f107 0314 	add.w	r3, r7, #20
 8007686:	9301      	str	r3, [sp, #4]
 8007688:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800768a:	9300      	str	r3, [sp, #0]
 800768c:	683b      	ldr	r3, [r7, #0]
 800768e:	687a      	ldr	r2, [r7, #4]
 8007690:	68b9      	ldr	r1, [r7, #8]
 8007692:	68f8      	ldr	r0, [r7, #12]
 8007694:	f000 f850 	bl	8007738 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007698:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800769a:	f000 f8df 	bl	800785c <prvAddNewTaskToReadyList>
 800769e:	e001      	b.n	80076a4 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 80076a0:	2300      	movs	r3, #0
 80076a2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80076a4:	697b      	ldr	r3, [r7, #20]
	}
 80076a6:	4618      	mov	r0, r3
 80076a8:	3728      	adds	r7, #40	; 0x28
 80076aa:	46bd      	mov	sp, r7
 80076ac:	bd80      	pop	{r7, pc}

080076ae <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80076ae:	b580      	push	{r7, lr}
 80076b0:	b08c      	sub	sp, #48	; 0x30
 80076b2:	af04      	add	r7, sp, #16
 80076b4:	60f8      	str	r0, [r7, #12]
 80076b6:	60b9      	str	r1, [r7, #8]
 80076b8:	603b      	str	r3, [r7, #0]
 80076ba:	4613      	mov	r3, r2
 80076bc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80076be:	88fb      	ldrh	r3, [r7, #6]
 80076c0:	009b      	lsls	r3, r3, #2
 80076c2:	4618      	mov	r0, r3
 80076c4:	f001 fc0e 	bl	8008ee4 <pvPortMalloc>
 80076c8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80076ca:	697b      	ldr	r3, [r7, #20]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d00e      	beq.n	80076ee <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80076d0:	205c      	movs	r0, #92	; 0x5c
 80076d2:	f001 fc07 	bl	8008ee4 <pvPortMalloc>
 80076d6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80076d8:	69fb      	ldr	r3, [r7, #28]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d003      	beq.n	80076e6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80076de:	69fb      	ldr	r3, [r7, #28]
 80076e0:	697a      	ldr	r2, [r7, #20]
 80076e2:	631a      	str	r2, [r3, #48]	; 0x30
 80076e4:	e005      	b.n	80076f2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80076e6:	6978      	ldr	r0, [r7, #20]
 80076e8:	f001 fcc6 	bl	8009078 <vPortFree>
 80076ec:	e001      	b.n	80076f2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80076ee:	2300      	movs	r3, #0
 80076f0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80076f2:	69fb      	ldr	r3, [r7, #28]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d017      	beq.n	8007728 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80076f8:	69fb      	ldr	r3, [r7, #28]
 80076fa:	2200      	movs	r2, #0
 80076fc:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007700:	88fa      	ldrh	r2, [r7, #6]
 8007702:	2300      	movs	r3, #0
 8007704:	9303      	str	r3, [sp, #12]
 8007706:	69fb      	ldr	r3, [r7, #28]
 8007708:	9302      	str	r3, [sp, #8]
 800770a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800770c:	9301      	str	r3, [sp, #4]
 800770e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007710:	9300      	str	r3, [sp, #0]
 8007712:	683b      	ldr	r3, [r7, #0]
 8007714:	68b9      	ldr	r1, [r7, #8]
 8007716:	68f8      	ldr	r0, [r7, #12]
 8007718:	f000 f80e 	bl	8007738 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800771c:	69f8      	ldr	r0, [r7, #28]
 800771e:	f000 f89d 	bl	800785c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007722:	2301      	movs	r3, #1
 8007724:	61bb      	str	r3, [r7, #24]
 8007726:	e002      	b.n	800772e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007728:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800772c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800772e:	69bb      	ldr	r3, [r7, #24]
	}
 8007730:	4618      	mov	r0, r3
 8007732:	3720      	adds	r7, #32
 8007734:	46bd      	mov	sp, r7
 8007736:	bd80      	pop	{r7, pc}

08007738 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007738:	b580      	push	{r7, lr}
 800773a:	b088      	sub	sp, #32
 800773c:	af00      	add	r7, sp, #0
 800773e:	60f8      	str	r0, [r7, #12]
 8007740:	60b9      	str	r1, [r7, #8]
 8007742:	607a      	str	r2, [r7, #4]
 8007744:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007746:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007748:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	009b      	lsls	r3, r3, #2
 800774e:	461a      	mov	r2, r3
 8007750:	21a5      	movs	r1, #165	; 0xa5
 8007752:	f001 fddd 	bl	8009310 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007756:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007758:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800775a:	6879      	ldr	r1, [r7, #4]
 800775c:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8007760:	440b      	add	r3, r1
 8007762:	009b      	lsls	r3, r3, #2
 8007764:	4413      	add	r3, r2
 8007766:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007768:	69bb      	ldr	r3, [r7, #24]
 800776a:	f023 0307 	bic.w	r3, r3, #7
 800776e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007770:	69bb      	ldr	r3, [r7, #24]
 8007772:	f003 0307 	and.w	r3, r3, #7
 8007776:	2b00      	cmp	r3, #0
 8007778:	d00c      	beq.n	8007794 <prvInitialiseNewTask+0x5c>
	__asm volatile
 800777a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800777e:	b672      	cpsid	i
 8007780:	f383 8811 	msr	BASEPRI, r3
 8007784:	f3bf 8f6f 	isb	sy
 8007788:	f3bf 8f4f 	dsb	sy
 800778c:	b662      	cpsie	i
 800778e:	617b      	str	r3, [r7, #20]
}
 8007790:	bf00      	nop
 8007792:	e7fe      	b.n	8007792 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007794:	68bb      	ldr	r3, [r7, #8]
 8007796:	2b00      	cmp	r3, #0
 8007798:	d01f      	beq.n	80077da <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800779a:	2300      	movs	r3, #0
 800779c:	61fb      	str	r3, [r7, #28]
 800779e:	e012      	b.n	80077c6 <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80077a0:	68ba      	ldr	r2, [r7, #8]
 80077a2:	69fb      	ldr	r3, [r7, #28]
 80077a4:	4413      	add	r3, r2
 80077a6:	7819      	ldrb	r1, [r3, #0]
 80077a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80077aa:	69fb      	ldr	r3, [r7, #28]
 80077ac:	4413      	add	r3, r2
 80077ae:	3334      	adds	r3, #52	; 0x34
 80077b0:	460a      	mov	r2, r1
 80077b2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80077b4:	68ba      	ldr	r2, [r7, #8]
 80077b6:	69fb      	ldr	r3, [r7, #28]
 80077b8:	4413      	add	r3, r2
 80077ba:	781b      	ldrb	r3, [r3, #0]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d006      	beq.n	80077ce <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80077c0:	69fb      	ldr	r3, [r7, #28]
 80077c2:	3301      	adds	r3, #1
 80077c4:	61fb      	str	r3, [r7, #28]
 80077c6:	69fb      	ldr	r3, [r7, #28]
 80077c8:	2b0f      	cmp	r3, #15
 80077ca:	d9e9      	bls.n	80077a0 <prvInitialiseNewTask+0x68>
 80077cc:	e000      	b.n	80077d0 <prvInitialiseNewTask+0x98>
			{
				break;
 80077ce:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80077d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077d2:	2200      	movs	r2, #0
 80077d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80077d8:	e003      	b.n	80077e2 <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80077da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077dc:	2200      	movs	r2, #0
 80077de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80077e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077e4:	2b37      	cmp	r3, #55	; 0x37
 80077e6:	d901      	bls.n	80077ec <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80077e8:	2337      	movs	r3, #55	; 0x37
 80077ea:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80077ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80077f0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80077f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80077f6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80077f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077fa:	2200      	movs	r2, #0
 80077fc:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80077fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007800:	3304      	adds	r3, #4
 8007802:	4618      	mov	r0, r3
 8007804:	f7ff f952 	bl	8006aac <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007808:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800780a:	3318      	adds	r3, #24
 800780c:	4618      	mov	r0, r3
 800780e:	f7ff f94d 	bl	8006aac <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007812:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007814:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007816:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007818:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800781a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800781e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007820:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007822:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007824:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007826:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007828:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800782a:	2200      	movs	r2, #0
 800782c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800782e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007830:	2200      	movs	r2, #0
 8007832:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007836:	683a      	ldr	r2, [r7, #0]
 8007838:	68f9      	ldr	r1, [r7, #12]
 800783a:	69b8      	ldr	r0, [r7, #24]
 800783c:	f001 f91c 	bl	8008a78 <pxPortInitialiseStack>
 8007840:	4602      	mov	r2, r0
 8007842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007844:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007846:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007848:	2b00      	cmp	r3, #0
 800784a:	d002      	beq.n	8007852 <prvInitialiseNewTask+0x11a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800784c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800784e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007850:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007852:	bf00      	nop
 8007854:	3720      	adds	r7, #32
 8007856:	46bd      	mov	sp, r7
 8007858:	bd80      	pop	{r7, pc}
	...

0800785c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800785c:	b580      	push	{r7, lr}
 800785e:	b082      	sub	sp, #8
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007864:	f001 fa12 	bl	8008c8c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007868:	4b2d      	ldr	r3, [pc, #180]	; (8007920 <prvAddNewTaskToReadyList+0xc4>)
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	3301      	adds	r3, #1
 800786e:	4a2c      	ldr	r2, [pc, #176]	; (8007920 <prvAddNewTaskToReadyList+0xc4>)
 8007870:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007872:	4b2c      	ldr	r3, [pc, #176]	; (8007924 <prvAddNewTaskToReadyList+0xc8>)
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	2b00      	cmp	r3, #0
 8007878:	d109      	bne.n	800788e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800787a:	4a2a      	ldr	r2, [pc, #168]	; (8007924 <prvAddNewTaskToReadyList+0xc8>)
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007880:	4b27      	ldr	r3, [pc, #156]	; (8007920 <prvAddNewTaskToReadyList+0xc4>)
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	2b01      	cmp	r3, #1
 8007886:	d110      	bne.n	80078aa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007888:	f000 fbf6 	bl	8008078 <prvInitialiseTaskLists>
 800788c:	e00d      	b.n	80078aa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800788e:	4b26      	ldr	r3, [pc, #152]	; (8007928 <prvAddNewTaskToReadyList+0xcc>)
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	2b00      	cmp	r3, #0
 8007894:	d109      	bne.n	80078aa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007896:	4b23      	ldr	r3, [pc, #140]	; (8007924 <prvAddNewTaskToReadyList+0xc8>)
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078a0:	429a      	cmp	r2, r3
 80078a2:	d802      	bhi.n	80078aa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80078a4:	4a1f      	ldr	r2, [pc, #124]	; (8007924 <prvAddNewTaskToReadyList+0xc8>)
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80078aa:	4b20      	ldr	r3, [pc, #128]	; (800792c <prvAddNewTaskToReadyList+0xd0>)
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	3301      	adds	r3, #1
 80078b0:	4a1e      	ldr	r2, [pc, #120]	; (800792c <prvAddNewTaskToReadyList+0xd0>)
 80078b2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80078b4:	4b1d      	ldr	r3, [pc, #116]	; (800792c <prvAddNewTaskToReadyList+0xd0>)
 80078b6:	681a      	ldr	r2, [r3, #0]
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078c0:	4b1b      	ldr	r3, [pc, #108]	; (8007930 <prvAddNewTaskToReadyList+0xd4>)
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	429a      	cmp	r2, r3
 80078c6:	d903      	bls.n	80078d0 <prvAddNewTaskToReadyList+0x74>
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078cc:	4a18      	ldr	r2, [pc, #96]	; (8007930 <prvAddNewTaskToReadyList+0xd4>)
 80078ce:	6013      	str	r3, [r2, #0]
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078d4:	4613      	mov	r3, r2
 80078d6:	009b      	lsls	r3, r3, #2
 80078d8:	4413      	add	r3, r2
 80078da:	009b      	lsls	r3, r3, #2
 80078dc:	4a15      	ldr	r2, [pc, #84]	; (8007934 <prvAddNewTaskToReadyList+0xd8>)
 80078de:	441a      	add	r2, r3
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	3304      	adds	r3, #4
 80078e4:	4619      	mov	r1, r3
 80078e6:	4610      	mov	r0, r2
 80078e8:	f7ff f8ed 	bl	8006ac6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80078ec:	f001 fa02 	bl	8008cf4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80078f0:	4b0d      	ldr	r3, [pc, #52]	; (8007928 <prvAddNewTaskToReadyList+0xcc>)
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d00e      	beq.n	8007916 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80078f8:	4b0a      	ldr	r3, [pc, #40]	; (8007924 <prvAddNewTaskToReadyList+0xc8>)
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007902:	429a      	cmp	r2, r3
 8007904:	d207      	bcs.n	8007916 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007906:	4b0c      	ldr	r3, [pc, #48]	; (8007938 <prvAddNewTaskToReadyList+0xdc>)
 8007908:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800790c:	601a      	str	r2, [r3, #0]
 800790e:	f3bf 8f4f 	dsb	sy
 8007912:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007916:	bf00      	nop
 8007918:	3708      	adds	r7, #8
 800791a:	46bd      	mov	sp, r7
 800791c:	bd80      	pop	{r7, pc}
 800791e:	bf00      	nop
 8007920:	20000e24 	.word	0x20000e24
 8007924:	20000950 	.word	0x20000950
 8007928:	20000e30 	.word	0x20000e30
 800792c:	20000e40 	.word	0x20000e40
 8007930:	20000e2c 	.word	0x20000e2c
 8007934:	20000954 	.word	0x20000954
 8007938:	e000ed04 	.word	0xe000ed04

0800793c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800793c:	b580      	push	{r7, lr}
 800793e:	b08a      	sub	sp, #40	; 0x28
 8007940:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007942:	2300      	movs	r3, #0
 8007944:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007946:	2300      	movs	r3, #0
 8007948:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800794a:	463a      	mov	r2, r7
 800794c:	1d39      	adds	r1, r7, #4
 800794e:	f107 0308 	add.w	r3, r7, #8
 8007952:	4618      	mov	r0, r3
 8007954:	f7ff f856 	bl	8006a04 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007958:	6839      	ldr	r1, [r7, #0]
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	68ba      	ldr	r2, [r7, #8]
 800795e:	9202      	str	r2, [sp, #8]
 8007960:	9301      	str	r3, [sp, #4]
 8007962:	2300      	movs	r3, #0
 8007964:	9300      	str	r3, [sp, #0]
 8007966:	2300      	movs	r3, #0
 8007968:	460a      	mov	r2, r1
 800796a:	4923      	ldr	r1, [pc, #140]	; (80079f8 <vTaskStartScheduler+0xbc>)
 800796c:	4823      	ldr	r0, [pc, #140]	; (80079fc <vTaskStartScheduler+0xc0>)
 800796e:	f7ff fe3b 	bl	80075e8 <xTaskCreateStatic>
 8007972:	4603      	mov	r3, r0
 8007974:	4a22      	ldr	r2, [pc, #136]	; (8007a00 <vTaskStartScheduler+0xc4>)
 8007976:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007978:	4b21      	ldr	r3, [pc, #132]	; (8007a00 <vTaskStartScheduler+0xc4>)
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d002      	beq.n	8007986 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007980:	2301      	movs	r3, #1
 8007982:	617b      	str	r3, [r7, #20]
 8007984:	e001      	b.n	800798a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007986:	2300      	movs	r3, #0
 8007988:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800798a:	697b      	ldr	r3, [r7, #20]
 800798c:	2b01      	cmp	r3, #1
 800798e:	d102      	bne.n	8007996 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007990:	f000 fd16 	bl	80083c0 <xTimerCreateTimerTask>
 8007994:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007996:	697b      	ldr	r3, [r7, #20]
 8007998:	2b01      	cmp	r3, #1
 800799a:	d118      	bne.n	80079ce <vTaskStartScheduler+0x92>
	__asm volatile
 800799c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079a0:	b672      	cpsid	i
 80079a2:	f383 8811 	msr	BASEPRI, r3
 80079a6:	f3bf 8f6f 	isb	sy
 80079aa:	f3bf 8f4f 	dsb	sy
 80079ae:	b662      	cpsie	i
 80079b0:	613b      	str	r3, [r7, #16]
}
 80079b2:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80079b4:	4b13      	ldr	r3, [pc, #76]	; (8007a04 <vTaskStartScheduler+0xc8>)
 80079b6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80079ba:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80079bc:	4b12      	ldr	r3, [pc, #72]	; (8007a08 <vTaskStartScheduler+0xcc>)
 80079be:	2201      	movs	r2, #1
 80079c0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80079c2:	4b12      	ldr	r3, [pc, #72]	; (8007a0c <vTaskStartScheduler+0xd0>)
 80079c4:	2200      	movs	r2, #0
 80079c6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80079c8:	f001 f8e2 	bl	8008b90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80079cc:	e010      	b.n	80079f0 <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80079ce:	697b      	ldr	r3, [r7, #20]
 80079d0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80079d4:	d10c      	bne.n	80079f0 <vTaskStartScheduler+0xb4>
	__asm volatile
 80079d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079da:	b672      	cpsid	i
 80079dc:	f383 8811 	msr	BASEPRI, r3
 80079e0:	f3bf 8f6f 	isb	sy
 80079e4:	f3bf 8f4f 	dsb	sy
 80079e8:	b662      	cpsie	i
 80079ea:	60fb      	str	r3, [r7, #12]
}
 80079ec:	bf00      	nop
 80079ee:	e7fe      	b.n	80079ee <vTaskStartScheduler+0xb2>
}
 80079f0:	bf00      	nop
 80079f2:	3718      	adds	r7, #24
 80079f4:	46bd      	mov	sp, r7
 80079f6:	bd80      	pop	{r7, pc}
 80079f8:	08009464 	.word	0x08009464
 80079fc:	08008049 	.word	0x08008049
 8007a00:	20000e48 	.word	0x20000e48
 8007a04:	20000e44 	.word	0x20000e44
 8007a08:	20000e30 	.word	0x20000e30
 8007a0c:	20000e28 	.word	0x20000e28

08007a10 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007a10:	b480      	push	{r7}
 8007a12:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8007a14:	4b04      	ldr	r3, [pc, #16]	; (8007a28 <vTaskSuspendAll+0x18>)
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	3301      	adds	r3, #1
 8007a1a:	4a03      	ldr	r2, [pc, #12]	; (8007a28 <vTaskSuspendAll+0x18>)
 8007a1c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8007a1e:	bf00      	nop
 8007a20:	46bd      	mov	sp, r7
 8007a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a26:	4770      	bx	lr
 8007a28:	20000e4c 	.word	0x20000e4c

08007a2c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	b084      	sub	sp, #16
 8007a30:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007a32:	2300      	movs	r3, #0
 8007a34:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007a36:	2300      	movs	r3, #0
 8007a38:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007a3a:	4b43      	ldr	r3, [pc, #268]	; (8007b48 <xTaskResumeAll+0x11c>)
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d10c      	bne.n	8007a5c <xTaskResumeAll+0x30>
	__asm volatile
 8007a42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a46:	b672      	cpsid	i
 8007a48:	f383 8811 	msr	BASEPRI, r3
 8007a4c:	f3bf 8f6f 	isb	sy
 8007a50:	f3bf 8f4f 	dsb	sy
 8007a54:	b662      	cpsie	i
 8007a56:	603b      	str	r3, [r7, #0]
}
 8007a58:	bf00      	nop
 8007a5a:	e7fe      	b.n	8007a5a <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007a5c:	f001 f916 	bl	8008c8c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007a60:	4b39      	ldr	r3, [pc, #228]	; (8007b48 <xTaskResumeAll+0x11c>)
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	3b01      	subs	r3, #1
 8007a66:	4a38      	ldr	r2, [pc, #224]	; (8007b48 <xTaskResumeAll+0x11c>)
 8007a68:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007a6a:	4b37      	ldr	r3, [pc, #220]	; (8007b48 <xTaskResumeAll+0x11c>)
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d162      	bne.n	8007b38 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007a72:	4b36      	ldr	r3, [pc, #216]	; (8007b4c <xTaskResumeAll+0x120>)
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d05e      	beq.n	8007b38 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007a7a:	e02f      	b.n	8007adc <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a7c:	4b34      	ldr	r3, [pc, #208]	; (8007b50 <xTaskResumeAll+0x124>)
 8007a7e:	68db      	ldr	r3, [r3, #12]
 8007a80:	68db      	ldr	r3, [r3, #12]
 8007a82:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	3318      	adds	r3, #24
 8007a88:	4618      	mov	r0, r3
 8007a8a:	f7ff f879 	bl	8006b80 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	3304      	adds	r3, #4
 8007a92:	4618      	mov	r0, r3
 8007a94:	f7ff f874 	bl	8006b80 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a9c:	4b2d      	ldr	r3, [pc, #180]	; (8007b54 <xTaskResumeAll+0x128>)
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	429a      	cmp	r2, r3
 8007aa2:	d903      	bls.n	8007aac <xTaskResumeAll+0x80>
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007aa8:	4a2a      	ldr	r2, [pc, #168]	; (8007b54 <xTaskResumeAll+0x128>)
 8007aaa:	6013      	str	r3, [r2, #0]
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ab0:	4613      	mov	r3, r2
 8007ab2:	009b      	lsls	r3, r3, #2
 8007ab4:	4413      	add	r3, r2
 8007ab6:	009b      	lsls	r3, r3, #2
 8007ab8:	4a27      	ldr	r2, [pc, #156]	; (8007b58 <xTaskResumeAll+0x12c>)
 8007aba:	441a      	add	r2, r3
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	3304      	adds	r3, #4
 8007ac0:	4619      	mov	r1, r3
 8007ac2:	4610      	mov	r0, r2
 8007ac4:	f7fe ffff 	bl	8006ac6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007acc:	4b23      	ldr	r3, [pc, #140]	; (8007b5c <xTaskResumeAll+0x130>)
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ad2:	429a      	cmp	r2, r3
 8007ad4:	d302      	bcc.n	8007adc <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 8007ad6:	4b22      	ldr	r3, [pc, #136]	; (8007b60 <xTaskResumeAll+0x134>)
 8007ad8:	2201      	movs	r2, #1
 8007ada:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007adc:	4b1c      	ldr	r3, [pc, #112]	; (8007b50 <xTaskResumeAll+0x124>)
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d1cb      	bne.n	8007a7c <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d001      	beq.n	8007aee <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007aea:	f000 fb65 	bl	80081b8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8007aee:	4b1d      	ldr	r3, [pc, #116]	; (8007b64 <xTaskResumeAll+0x138>)
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d010      	beq.n	8007b1c <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007afa:	f000 f847 	bl	8007b8c <xTaskIncrementTick>
 8007afe:	4603      	mov	r3, r0
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d002      	beq.n	8007b0a <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8007b04:	4b16      	ldr	r3, [pc, #88]	; (8007b60 <xTaskResumeAll+0x134>)
 8007b06:	2201      	movs	r2, #1
 8007b08:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	3b01      	subs	r3, #1
 8007b0e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d1f1      	bne.n	8007afa <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 8007b16:	4b13      	ldr	r3, [pc, #76]	; (8007b64 <xTaskResumeAll+0x138>)
 8007b18:	2200      	movs	r2, #0
 8007b1a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007b1c:	4b10      	ldr	r3, [pc, #64]	; (8007b60 <xTaskResumeAll+0x134>)
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d009      	beq.n	8007b38 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007b24:	2301      	movs	r3, #1
 8007b26:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007b28:	4b0f      	ldr	r3, [pc, #60]	; (8007b68 <xTaskResumeAll+0x13c>)
 8007b2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007b2e:	601a      	str	r2, [r3, #0]
 8007b30:	f3bf 8f4f 	dsb	sy
 8007b34:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007b38:	f001 f8dc 	bl	8008cf4 <vPortExitCritical>

	return xAlreadyYielded;
 8007b3c:	68bb      	ldr	r3, [r7, #8]
}
 8007b3e:	4618      	mov	r0, r3
 8007b40:	3710      	adds	r7, #16
 8007b42:	46bd      	mov	sp, r7
 8007b44:	bd80      	pop	{r7, pc}
 8007b46:	bf00      	nop
 8007b48:	20000e4c 	.word	0x20000e4c
 8007b4c:	20000e24 	.word	0x20000e24
 8007b50:	20000de4 	.word	0x20000de4
 8007b54:	20000e2c 	.word	0x20000e2c
 8007b58:	20000954 	.word	0x20000954
 8007b5c:	20000950 	.word	0x20000950
 8007b60:	20000e38 	.word	0x20000e38
 8007b64:	20000e34 	.word	0x20000e34
 8007b68:	e000ed04 	.word	0xe000ed04

08007b6c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007b6c:	b480      	push	{r7}
 8007b6e:	b083      	sub	sp, #12
 8007b70:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007b72:	4b05      	ldr	r3, [pc, #20]	; (8007b88 <xTaskGetTickCount+0x1c>)
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007b78:	687b      	ldr	r3, [r7, #4]
}
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	370c      	adds	r7, #12
 8007b7e:	46bd      	mov	sp, r7
 8007b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b84:	4770      	bx	lr
 8007b86:	bf00      	nop
 8007b88:	20000e28 	.word	0x20000e28

08007b8c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007b8c:	b580      	push	{r7, lr}
 8007b8e:	b086      	sub	sp, #24
 8007b90:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007b92:	2300      	movs	r3, #0
 8007b94:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007b96:	4b50      	ldr	r3, [pc, #320]	; (8007cd8 <xTaskIncrementTick+0x14c>)
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	f040 808b 	bne.w	8007cb6 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007ba0:	4b4e      	ldr	r3, [pc, #312]	; (8007cdc <xTaskIncrementTick+0x150>)
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	3301      	adds	r3, #1
 8007ba6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007ba8:	4a4c      	ldr	r2, [pc, #304]	; (8007cdc <xTaskIncrementTick+0x150>)
 8007baa:	693b      	ldr	r3, [r7, #16]
 8007bac:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007bae:	693b      	ldr	r3, [r7, #16]
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d122      	bne.n	8007bfa <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 8007bb4:	4b4a      	ldr	r3, [pc, #296]	; (8007ce0 <xTaskIncrementTick+0x154>)
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d00c      	beq.n	8007bd8 <xTaskIncrementTick+0x4c>
	__asm volatile
 8007bbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bc2:	b672      	cpsid	i
 8007bc4:	f383 8811 	msr	BASEPRI, r3
 8007bc8:	f3bf 8f6f 	isb	sy
 8007bcc:	f3bf 8f4f 	dsb	sy
 8007bd0:	b662      	cpsie	i
 8007bd2:	603b      	str	r3, [r7, #0]
}
 8007bd4:	bf00      	nop
 8007bd6:	e7fe      	b.n	8007bd6 <xTaskIncrementTick+0x4a>
 8007bd8:	4b41      	ldr	r3, [pc, #260]	; (8007ce0 <xTaskIncrementTick+0x154>)
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	60fb      	str	r3, [r7, #12]
 8007bde:	4b41      	ldr	r3, [pc, #260]	; (8007ce4 <xTaskIncrementTick+0x158>)
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	4a3f      	ldr	r2, [pc, #252]	; (8007ce0 <xTaskIncrementTick+0x154>)
 8007be4:	6013      	str	r3, [r2, #0]
 8007be6:	4a3f      	ldr	r2, [pc, #252]	; (8007ce4 <xTaskIncrementTick+0x158>)
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	6013      	str	r3, [r2, #0]
 8007bec:	4b3e      	ldr	r3, [pc, #248]	; (8007ce8 <xTaskIncrementTick+0x15c>)
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	3301      	adds	r3, #1
 8007bf2:	4a3d      	ldr	r2, [pc, #244]	; (8007ce8 <xTaskIncrementTick+0x15c>)
 8007bf4:	6013      	str	r3, [r2, #0]
 8007bf6:	f000 fadf 	bl	80081b8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007bfa:	4b3c      	ldr	r3, [pc, #240]	; (8007cec <xTaskIncrementTick+0x160>)
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	693a      	ldr	r2, [r7, #16]
 8007c00:	429a      	cmp	r2, r3
 8007c02:	d349      	bcc.n	8007c98 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007c04:	4b36      	ldr	r3, [pc, #216]	; (8007ce0 <xTaskIncrementTick+0x154>)
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d104      	bne.n	8007c18 <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c0e:	4b37      	ldr	r3, [pc, #220]	; (8007cec <xTaskIncrementTick+0x160>)
 8007c10:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007c14:	601a      	str	r2, [r3, #0]
					break;
 8007c16:	e03f      	b.n	8007c98 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c18:	4b31      	ldr	r3, [pc, #196]	; (8007ce0 <xTaskIncrementTick+0x154>)
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	68db      	ldr	r3, [r3, #12]
 8007c1e:	68db      	ldr	r3, [r3, #12]
 8007c20:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007c22:	68bb      	ldr	r3, [r7, #8]
 8007c24:	685b      	ldr	r3, [r3, #4]
 8007c26:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007c28:	693a      	ldr	r2, [r7, #16]
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	429a      	cmp	r2, r3
 8007c2e:	d203      	bcs.n	8007c38 <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007c30:	4a2e      	ldr	r2, [pc, #184]	; (8007cec <xTaskIncrementTick+0x160>)
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007c36:	e02f      	b.n	8007c98 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007c38:	68bb      	ldr	r3, [r7, #8]
 8007c3a:	3304      	adds	r3, #4
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	f7fe ff9f 	bl	8006b80 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007c42:	68bb      	ldr	r3, [r7, #8]
 8007c44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d004      	beq.n	8007c54 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007c4a:	68bb      	ldr	r3, [r7, #8]
 8007c4c:	3318      	adds	r3, #24
 8007c4e:	4618      	mov	r0, r3
 8007c50:	f7fe ff96 	bl	8006b80 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007c54:	68bb      	ldr	r3, [r7, #8]
 8007c56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c58:	4b25      	ldr	r3, [pc, #148]	; (8007cf0 <xTaskIncrementTick+0x164>)
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	429a      	cmp	r2, r3
 8007c5e:	d903      	bls.n	8007c68 <xTaskIncrementTick+0xdc>
 8007c60:	68bb      	ldr	r3, [r7, #8]
 8007c62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c64:	4a22      	ldr	r2, [pc, #136]	; (8007cf0 <xTaskIncrementTick+0x164>)
 8007c66:	6013      	str	r3, [r2, #0]
 8007c68:	68bb      	ldr	r3, [r7, #8]
 8007c6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c6c:	4613      	mov	r3, r2
 8007c6e:	009b      	lsls	r3, r3, #2
 8007c70:	4413      	add	r3, r2
 8007c72:	009b      	lsls	r3, r3, #2
 8007c74:	4a1f      	ldr	r2, [pc, #124]	; (8007cf4 <xTaskIncrementTick+0x168>)
 8007c76:	441a      	add	r2, r3
 8007c78:	68bb      	ldr	r3, [r7, #8]
 8007c7a:	3304      	adds	r3, #4
 8007c7c:	4619      	mov	r1, r3
 8007c7e:	4610      	mov	r0, r2
 8007c80:	f7fe ff21 	bl	8006ac6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007c84:	68bb      	ldr	r3, [r7, #8]
 8007c86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c88:	4b1b      	ldr	r3, [pc, #108]	; (8007cf8 <xTaskIncrementTick+0x16c>)
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c8e:	429a      	cmp	r2, r3
 8007c90:	d3b8      	bcc.n	8007c04 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 8007c92:	2301      	movs	r3, #1
 8007c94:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007c96:	e7b5      	b.n	8007c04 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007c98:	4b17      	ldr	r3, [pc, #92]	; (8007cf8 <xTaskIncrementTick+0x16c>)
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c9e:	4915      	ldr	r1, [pc, #84]	; (8007cf4 <xTaskIncrementTick+0x168>)
 8007ca0:	4613      	mov	r3, r2
 8007ca2:	009b      	lsls	r3, r3, #2
 8007ca4:	4413      	add	r3, r2
 8007ca6:	009b      	lsls	r3, r3, #2
 8007ca8:	440b      	add	r3, r1
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	2b01      	cmp	r3, #1
 8007cae:	d907      	bls.n	8007cc0 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 8007cb0:	2301      	movs	r3, #1
 8007cb2:	617b      	str	r3, [r7, #20]
 8007cb4:	e004      	b.n	8007cc0 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8007cb6:	4b11      	ldr	r3, [pc, #68]	; (8007cfc <xTaskIncrementTick+0x170>)
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	3301      	adds	r3, #1
 8007cbc:	4a0f      	ldr	r2, [pc, #60]	; (8007cfc <xTaskIncrementTick+0x170>)
 8007cbe:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8007cc0:	4b0f      	ldr	r3, [pc, #60]	; (8007d00 <xTaskIncrementTick+0x174>)
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d001      	beq.n	8007ccc <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8007cc8:	2301      	movs	r3, #1
 8007cca:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8007ccc:	697b      	ldr	r3, [r7, #20]
}
 8007cce:	4618      	mov	r0, r3
 8007cd0:	3718      	adds	r7, #24
 8007cd2:	46bd      	mov	sp, r7
 8007cd4:	bd80      	pop	{r7, pc}
 8007cd6:	bf00      	nop
 8007cd8:	20000e4c 	.word	0x20000e4c
 8007cdc:	20000e28 	.word	0x20000e28
 8007ce0:	20000ddc 	.word	0x20000ddc
 8007ce4:	20000de0 	.word	0x20000de0
 8007ce8:	20000e3c 	.word	0x20000e3c
 8007cec:	20000e44 	.word	0x20000e44
 8007cf0:	20000e2c 	.word	0x20000e2c
 8007cf4:	20000954 	.word	0x20000954
 8007cf8:	20000950 	.word	0x20000950
 8007cfc:	20000e34 	.word	0x20000e34
 8007d00:	20000e38 	.word	0x20000e38

08007d04 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007d04:	b480      	push	{r7}
 8007d06:	b085      	sub	sp, #20
 8007d08:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007d0a:	4b29      	ldr	r3, [pc, #164]	; (8007db0 <vTaskSwitchContext+0xac>)
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d003      	beq.n	8007d1a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007d12:	4b28      	ldr	r3, [pc, #160]	; (8007db4 <vTaskSwitchContext+0xb0>)
 8007d14:	2201      	movs	r2, #1
 8007d16:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007d18:	e043      	b.n	8007da2 <vTaskSwitchContext+0x9e>
		xYieldPending = pdFALSE;
 8007d1a:	4b26      	ldr	r3, [pc, #152]	; (8007db4 <vTaskSwitchContext+0xb0>)
 8007d1c:	2200      	movs	r2, #0
 8007d1e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d20:	4b25      	ldr	r3, [pc, #148]	; (8007db8 <vTaskSwitchContext+0xb4>)
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	60fb      	str	r3, [r7, #12]
 8007d26:	e012      	b.n	8007d4e <vTaskSwitchContext+0x4a>
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d10c      	bne.n	8007d48 <vTaskSwitchContext+0x44>
	__asm volatile
 8007d2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d32:	b672      	cpsid	i
 8007d34:	f383 8811 	msr	BASEPRI, r3
 8007d38:	f3bf 8f6f 	isb	sy
 8007d3c:	f3bf 8f4f 	dsb	sy
 8007d40:	b662      	cpsie	i
 8007d42:	607b      	str	r3, [r7, #4]
}
 8007d44:	bf00      	nop
 8007d46:	e7fe      	b.n	8007d46 <vTaskSwitchContext+0x42>
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	3b01      	subs	r3, #1
 8007d4c:	60fb      	str	r3, [r7, #12]
 8007d4e:	491b      	ldr	r1, [pc, #108]	; (8007dbc <vTaskSwitchContext+0xb8>)
 8007d50:	68fa      	ldr	r2, [r7, #12]
 8007d52:	4613      	mov	r3, r2
 8007d54:	009b      	lsls	r3, r3, #2
 8007d56:	4413      	add	r3, r2
 8007d58:	009b      	lsls	r3, r3, #2
 8007d5a:	440b      	add	r3, r1
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d0e2      	beq.n	8007d28 <vTaskSwitchContext+0x24>
 8007d62:	68fa      	ldr	r2, [r7, #12]
 8007d64:	4613      	mov	r3, r2
 8007d66:	009b      	lsls	r3, r3, #2
 8007d68:	4413      	add	r3, r2
 8007d6a:	009b      	lsls	r3, r3, #2
 8007d6c:	4a13      	ldr	r2, [pc, #76]	; (8007dbc <vTaskSwitchContext+0xb8>)
 8007d6e:	4413      	add	r3, r2
 8007d70:	60bb      	str	r3, [r7, #8]
 8007d72:	68bb      	ldr	r3, [r7, #8]
 8007d74:	685b      	ldr	r3, [r3, #4]
 8007d76:	685a      	ldr	r2, [r3, #4]
 8007d78:	68bb      	ldr	r3, [r7, #8]
 8007d7a:	605a      	str	r2, [r3, #4]
 8007d7c:	68bb      	ldr	r3, [r7, #8]
 8007d7e:	685a      	ldr	r2, [r3, #4]
 8007d80:	68bb      	ldr	r3, [r7, #8]
 8007d82:	3308      	adds	r3, #8
 8007d84:	429a      	cmp	r2, r3
 8007d86:	d104      	bne.n	8007d92 <vTaskSwitchContext+0x8e>
 8007d88:	68bb      	ldr	r3, [r7, #8]
 8007d8a:	685b      	ldr	r3, [r3, #4]
 8007d8c:	685a      	ldr	r2, [r3, #4]
 8007d8e:	68bb      	ldr	r3, [r7, #8]
 8007d90:	605a      	str	r2, [r3, #4]
 8007d92:	68bb      	ldr	r3, [r7, #8]
 8007d94:	685b      	ldr	r3, [r3, #4]
 8007d96:	68db      	ldr	r3, [r3, #12]
 8007d98:	4a09      	ldr	r2, [pc, #36]	; (8007dc0 <vTaskSwitchContext+0xbc>)
 8007d9a:	6013      	str	r3, [r2, #0]
 8007d9c:	4a06      	ldr	r2, [pc, #24]	; (8007db8 <vTaskSwitchContext+0xb4>)
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	6013      	str	r3, [r2, #0]
}
 8007da2:	bf00      	nop
 8007da4:	3714      	adds	r7, #20
 8007da6:	46bd      	mov	sp, r7
 8007da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dac:	4770      	bx	lr
 8007dae:	bf00      	nop
 8007db0:	20000e4c 	.word	0x20000e4c
 8007db4:	20000e38 	.word	0x20000e38
 8007db8:	20000e2c 	.word	0x20000e2c
 8007dbc:	20000954 	.word	0x20000954
 8007dc0:	20000950 	.word	0x20000950

08007dc4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007dc4:	b580      	push	{r7, lr}
 8007dc6:	b084      	sub	sp, #16
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
 8007dcc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d10c      	bne.n	8007dee <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 8007dd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dd8:	b672      	cpsid	i
 8007dda:	f383 8811 	msr	BASEPRI, r3
 8007dde:	f3bf 8f6f 	isb	sy
 8007de2:	f3bf 8f4f 	dsb	sy
 8007de6:	b662      	cpsie	i
 8007de8:	60fb      	str	r3, [r7, #12]
}
 8007dea:	bf00      	nop
 8007dec:	e7fe      	b.n	8007dec <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007dee:	4b07      	ldr	r3, [pc, #28]	; (8007e0c <vTaskPlaceOnEventList+0x48>)
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	3318      	adds	r3, #24
 8007df4:	4619      	mov	r1, r3
 8007df6:	6878      	ldr	r0, [r7, #4]
 8007df8:	f7fe fe89 	bl	8006b0e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007dfc:	2101      	movs	r1, #1
 8007dfe:	6838      	ldr	r0, [r7, #0]
 8007e00:	f000 fa8a 	bl	8008318 <prvAddCurrentTaskToDelayedList>
}
 8007e04:	bf00      	nop
 8007e06:	3710      	adds	r7, #16
 8007e08:	46bd      	mov	sp, r7
 8007e0a:	bd80      	pop	{r7, pc}
 8007e0c:	20000950 	.word	0x20000950

08007e10 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b086      	sub	sp, #24
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	60f8      	str	r0, [r7, #12]
 8007e18:	60b9      	str	r1, [r7, #8]
 8007e1a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d10c      	bne.n	8007e3c <vTaskPlaceOnEventListRestricted+0x2c>
	__asm volatile
 8007e22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e26:	b672      	cpsid	i
 8007e28:	f383 8811 	msr	BASEPRI, r3
 8007e2c:	f3bf 8f6f 	isb	sy
 8007e30:	f3bf 8f4f 	dsb	sy
 8007e34:	b662      	cpsie	i
 8007e36:	617b      	str	r3, [r7, #20]
}
 8007e38:	bf00      	nop
 8007e3a:	e7fe      	b.n	8007e3a <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007e3c:	4b0a      	ldr	r3, [pc, #40]	; (8007e68 <vTaskPlaceOnEventListRestricted+0x58>)
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	3318      	adds	r3, #24
 8007e42:	4619      	mov	r1, r3
 8007e44:	68f8      	ldr	r0, [r7, #12]
 8007e46:	f7fe fe3e 	bl	8006ac6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d002      	beq.n	8007e56 <vTaskPlaceOnEventListRestricted+0x46>
		{
			xTicksToWait = portMAX_DELAY;
 8007e50:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007e54:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007e56:	6879      	ldr	r1, [r7, #4]
 8007e58:	68b8      	ldr	r0, [r7, #8]
 8007e5a:	f000 fa5d 	bl	8008318 <prvAddCurrentTaskToDelayedList>
	}
 8007e5e:	bf00      	nop
 8007e60:	3718      	adds	r7, #24
 8007e62:	46bd      	mov	sp, r7
 8007e64:	bd80      	pop	{r7, pc}
 8007e66:	bf00      	nop
 8007e68:	20000950 	.word	0x20000950

08007e6c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b086      	sub	sp, #24
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	68db      	ldr	r3, [r3, #12]
 8007e78:	68db      	ldr	r3, [r3, #12]
 8007e7a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007e7c:	693b      	ldr	r3, [r7, #16]
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d10c      	bne.n	8007e9c <xTaskRemoveFromEventList+0x30>
	__asm volatile
 8007e82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e86:	b672      	cpsid	i
 8007e88:	f383 8811 	msr	BASEPRI, r3
 8007e8c:	f3bf 8f6f 	isb	sy
 8007e90:	f3bf 8f4f 	dsb	sy
 8007e94:	b662      	cpsie	i
 8007e96:	60fb      	str	r3, [r7, #12]
}
 8007e98:	bf00      	nop
 8007e9a:	e7fe      	b.n	8007e9a <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007e9c:	693b      	ldr	r3, [r7, #16]
 8007e9e:	3318      	adds	r3, #24
 8007ea0:	4618      	mov	r0, r3
 8007ea2:	f7fe fe6d 	bl	8006b80 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007ea6:	4b1e      	ldr	r3, [pc, #120]	; (8007f20 <xTaskRemoveFromEventList+0xb4>)
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d11d      	bne.n	8007eea <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007eae:	693b      	ldr	r3, [r7, #16]
 8007eb0:	3304      	adds	r3, #4
 8007eb2:	4618      	mov	r0, r3
 8007eb4:	f7fe fe64 	bl	8006b80 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007eb8:	693b      	ldr	r3, [r7, #16]
 8007eba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ebc:	4b19      	ldr	r3, [pc, #100]	; (8007f24 <xTaskRemoveFromEventList+0xb8>)
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	429a      	cmp	r2, r3
 8007ec2:	d903      	bls.n	8007ecc <xTaskRemoveFromEventList+0x60>
 8007ec4:	693b      	ldr	r3, [r7, #16]
 8007ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ec8:	4a16      	ldr	r2, [pc, #88]	; (8007f24 <xTaskRemoveFromEventList+0xb8>)
 8007eca:	6013      	str	r3, [r2, #0]
 8007ecc:	693b      	ldr	r3, [r7, #16]
 8007ece:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ed0:	4613      	mov	r3, r2
 8007ed2:	009b      	lsls	r3, r3, #2
 8007ed4:	4413      	add	r3, r2
 8007ed6:	009b      	lsls	r3, r3, #2
 8007ed8:	4a13      	ldr	r2, [pc, #76]	; (8007f28 <xTaskRemoveFromEventList+0xbc>)
 8007eda:	441a      	add	r2, r3
 8007edc:	693b      	ldr	r3, [r7, #16]
 8007ede:	3304      	adds	r3, #4
 8007ee0:	4619      	mov	r1, r3
 8007ee2:	4610      	mov	r0, r2
 8007ee4:	f7fe fdef 	bl	8006ac6 <vListInsertEnd>
 8007ee8:	e005      	b.n	8007ef6 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007eea:	693b      	ldr	r3, [r7, #16]
 8007eec:	3318      	adds	r3, #24
 8007eee:	4619      	mov	r1, r3
 8007ef0:	480e      	ldr	r0, [pc, #56]	; (8007f2c <xTaskRemoveFromEventList+0xc0>)
 8007ef2:	f7fe fde8 	bl	8006ac6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007ef6:	693b      	ldr	r3, [r7, #16]
 8007ef8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007efa:	4b0d      	ldr	r3, [pc, #52]	; (8007f30 <xTaskRemoveFromEventList+0xc4>)
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f00:	429a      	cmp	r2, r3
 8007f02:	d905      	bls.n	8007f10 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007f04:	2301      	movs	r3, #1
 8007f06:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007f08:	4b0a      	ldr	r3, [pc, #40]	; (8007f34 <xTaskRemoveFromEventList+0xc8>)
 8007f0a:	2201      	movs	r2, #1
 8007f0c:	601a      	str	r2, [r3, #0]
 8007f0e:	e001      	b.n	8007f14 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8007f10:	2300      	movs	r3, #0
 8007f12:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007f14:	697b      	ldr	r3, [r7, #20]
}
 8007f16:	4618      	mov	r0, r3
 8007f18:	3718      	adds	r7, #24
 8007f1a:	46bd      	mov	sp, r7
 8007f1c:	bd80      	pop	{r7, pc}
 8007f1e:	bf00      	nop
 8007f20:	20000e4c 	.word	0x20000e4c
 8007f24:	20000e2c 	.word	0x20000e2c
 8007f28:	20000954 	.word	0x20000954
 8007f2c:	20000de4 	.word	0x20000de4
 8007f30:	20000950 	.word	0x20000950
 8007f34:	20000e38 	.word	0x20000e38

08007f38 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007f38:	b480      	push	{r7}
 8007f3a:	b083      	sub	sp, #12
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007f40:	4b06      	ldr	r3, [pc, #24]	; (8007f5c <vTaskInternalSetTimeOutState+0x24>)
 8007f42:	681a      	ldr	r2, [r3, #0]
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007f48:	4b05      	ldr	r3, [pc, #20]	; (8007f60 <vTaskInternalSetTimeOutState+0x28>)
 8007f4a:	681a      	ldr	r2, [r3, #0]
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	605a      	str	r2, [r3, #4]
}
 8007f50:	bf00      	nop
 8007f52:	370c      	adds	r7, #12
 8007f54:	46bd      	mov	sp, r7
 8007f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5a:	4770      	bx	lr
 8007f5c:	20000e3c 	.word	0x20000e3c
 8007f60:	20000e28 	.word	0x20000e28

08007f64 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b088      	sub	sp, #32
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
 8007f6c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d10c      	bne.n	8007f8e <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 8007f74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f78:	b672      	cpsid	i
 8007f7a:	f383 8811 	msr	BASEPRI, r3
 8007f7e:	f3bf 8f6f 	isb	sy
 8007f82:	f3bf 8f4f 	dsb	sy
 8007f86:	b662      	cpsie	i
 8007f88:	613b      	str	r3, [r7, #16]
}
 8007f8a:	bf00      	nop
 8007f8c:	e7fe      	b.n	8007f8c <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8007f8e:	683b      	ldr	r3, [r7, #0]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d10c      	bne.n	8007fae <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 8007f94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f98:	b672      	cpsid	i
 8007f9a:	f383 8811 	msr	BASEPRI, r3
 8007f9e:	f3bf 8f6f 	isb	sy
 8007fa2:	f3bf 8f4f 	dsb	sy
 8007fa6:	b662      	cpsie	i
 8007fa8:	60fb      	str	r3, [r7, #12]
}
 8007faa:	bf00      	nop
 8007fac:	e7fe      	b.n	8007fac <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 8007fae:	f000 fe6d 	bl	8008c8c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007fb2:	4b1d      	ldr	r3, [pc, #116]	; (8008028 <xTaskCheckForTimeOut+0xc4>)
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	685b      	ldr	r3, [r3, #4]
 8007fbc:	69ba      	ldr	r2, [r7, #24]
 8007fbe:	1ad3      	subs	r3, r2, r3
 8007fc0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007fc2:	683b      	ldr	r3, [r7, #0]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007fca:	d102      	bne.n	8007fd2 <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007fcc:	2300      	movs	r3, #0
 8007fce:	61fb      	str	r3, [r7, #28]
 8007fd0:	e023      	b.n	800801a <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681a      	ldr	r2, [r3, #0]
 8007fd6:	4b15      	ldr	r3, [pc, #84]	; (800802c <xTaskCheckForTimeOut+0xc8>)
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	429a      	cmp	r2, r3
 8007fdc:	d007      	beq.n	8007fee <xTaskCheckForTimeOut+0x8a>
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	685b      	ldr	r3, [r3, #4]
 8007fe2:	69ba      	ldr	r2, [r7, #24]
 8007fe4:	429a      	cmp	r2, r3
 8007fe6:	d302      	bcc.n	8007fee <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007fe8:	2301      	movs	r3, #1
 8007fea:	61fb      	str	r3, [r7, #28]
 8007fec:	e015      	b.n	800801a <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007fee:	683b      	ldr	r3, [r7, #0]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	697a      	ldr	r2, [r7, #20]
 8007ff4:	429a      	cmp	r2, r3
 8007ff6:	d20b      	bcs.n	8008010 <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	681a      	ldr	r2, [r3, #0]
 8007ffc:	697b      	ldr	r3, [r7, #20]
 8007ffe:	1ad2      	subs	r2, r2, r3
 8008000:	683b      	ldr	r3, [r7, #0]
 8008002:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008004:	6878      	ldr	r0, [r7, #4]
 8008006:	f7ff ff97 	bl	8007f38 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800800a:	2300      	movs	r3, #0
 800800c:	61fb      	str	r3, [r7, #28]
 800800e:	e004      	b.n	800801a <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 8008010:	683b      	ldr	r3, [r7, #0]
 8008012:	2200      	movs	r2, #0
 8008014:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008016:	2301      	movs	r3, #1
 8008018:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800801a:	f000 fe6b 	bl	8008cf4 <vPortExitCritical>

	return xReturn;
 800801e:	69fb      	ldr	r3, [r7, #28]
}
 8008020:	4618      	mov	r0, r3
 8008022:	3720      	adds	r7, #32
 8008024:	46bd      	mov	sp, r7
 8008026:	bd80      	pop	{r7, pc}
 8008028:	20000e28 	.word	0x20000e28
 800802c:	20000e3c 	.word	0x20000e3c

08008030 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008030:	b480      	push	{r7}
 8008032:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008034:	4b03      	ldr	r3, [pc, #12]	; (8008044 <vTaskMissedYield+0x14>)
 8008036:	2201      	movs	r2, #1
 8008038:	601a      	str	r2, [r3, #0]
}
 800803a:	bf00      	nop
 800803c:	46bd      	mov	sp, r7
 800803e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008042:	4770      	bx	lr
 8008044:	20000e38 	.word	0x20000e38

08008048 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008048:	b580      	push	{r7, lr}
 800804a:	b082      	sub	sp, #8
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008050:	f000 f852 	bl	80080f8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008054:	4b06      	ldr	r3, [pc, #24]	; (8008070 <prvIdleTask+0x28>)
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	2b01      	cmp	r3, #1
 800805a:	d9f9      	bls.n	8008050 <prvIdleTask+0x8>
			{
				taskYIELD();
 800805c:	4b05      	ldr	r3, [pc, #20]	; (8008074 <prvIdleTask+0x2c>)
 800805e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008062:	601a      	str	r2, [r3, #0]
 8008064:	f3bf 8f4f 	dsb	sy
 8008068:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800806c:	e7f0      	b.n	8008050 <prvIdleTask+0x8>
 800806e:	bf00      	nop
 8008070:	20000954 	.word	0x20000954
 8008074:	e000ed04 	.word	0xe000ed04

08008078 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008078:	b580      	push	{r7, lr}
 800807a:	b082      	sub	sp, #8
 800807c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800807e:	2300      	movs	r3, #0
 8008080:	607b      	str	r3, [r7, #4]
 8008082:	e00c      	b.n	800809e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008084:	687a      	ldr	r2, [r7, #4]
 8008086:	4613      	mov	r3, r2
 8008088:	009b      	lsls	r3, r3, #2
 800808a:	4413      	add	r3, r2
 800808c:	009b      	lsls	r3, r3, #2
 800808e:	4a12      	ldr	r2, [pc, #72]	; (80080d8 <prvInitialiseTaskLists+0x60>)
 8008090:	4413      	add	r3, r2
 8008092:	4618      	mov	r0, r3
 8008094:	f7fe fcea 	bl	8006a6c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	3301      	adds	r3, #1
 800809c:	607b      	str	r3, [r7, #4]
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	2b37      	cmp	r3, #55	; 0x37
 80080a2:	d9ef      	bls.n	8008084 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80080a4:	480d      	ldr	r0, [pc, #52]	; (80080dc <prvInitialiseTaskLists+0x64>)
 80080a6:	f7fe fce1 	bl	8006a6c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80080aa:	480d      	ldr	r0, [pc, #52]	; (80080e0 <prvInitialiseTaskLists+0x68>)
 80080ac:	f7fe fcde 	bl	8006a6c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80080b0:	480c      	ldr	r0, [pc, #48]	; (80080e4 <prvInitialiseTaskLists+0x6c>)
 80080b2:	f7fe fcdb 	bl	8006a6c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80080b6:	480c      	ldr	r0, [pc, #48]	; (80080e8 <prvInitialiseTaskLists+0x70>)
 80080b8:	f7fe fcd8 	bl	8006a6c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80080bc:	480b      	ldr	r0, [pc, #44]	; (80080ec <prvInitialiseTaskLists+0x74>)
 80080be:	f7fe fcd5 	bl	8006a6c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80080c2:	4b0b      	ldr	r3, [pc, #44]	; (80080f0 <prvInitialiseTaskLists+0x78>)
 80080c4:	4a05      	ldr	r2, [pc, #20]	; (80080dc <prvInitialiseTaskLists+0x64>)
 80080c6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80080c8:	4b0a      	ldr	r3, [pc, #40]	; (80080f4 <prvInitialiseTaskLists+0x7c>)
 80080ca:	4a05      	ldr	r2, [pc, #20]	; (80080e0 <prvInitialiseTaskLists+0x68>)
 80080cc:	601a      	str	r2, [r3, #0]
}
 80080ce:	bf00      	nop
 80080d0:	3708      	adds	r7, #8
 80080d2:	46bd      	mov	sp, r7
 80080d4:	bd80      	pop	{r7, pc}
 80080d6:	bf00      	nop
 80080d8:	20000954 	.word	0x20000954
 80080dc:	20000db4 	.word	0x20000db4
 80080e0:	20000dc8 	.word	0x20000dc8
 80080e4:	20000de4 	.word	0x20000de4
 80080e8:	20000df8 	.word	0x20000df8
 80080ec:	20000e10 	.word	0x20000e10
 80080f0:	20000ddc 	.word	0x20000ddc
 80080f4:	20000de0 	.word	0x20000de0

080080f8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b082      	sub	sp, #8
 80080fc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80080fe:	e019      	b.n	8008134 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008100:	f000 fdc4 	bl	8008c8c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008104:	4b10      	ldr	r3, [pc, #64]	; (8008148 <prvCheckTasksWaitingTermination+0x50>)
 8008106:	68db      	ldr	r3, [r3, #12]
 8008108:	68db      	ldr	r3, [r3, #12]
 800810a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	3304      	adds	r3, #4
 8008110:	4618      	mov	r0, r3
 8008112:	f7fe fd35 	bl	8006b80 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008116:	4b0d      	ldr	r3, [pc, #52]	; (800814c <prvCheckTasksWaitingTermination+0x54>)
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	3b01      	subs	r3, #1
 800811c:	4a0b      	ldr	r2, [pc, #44]	; (800814c <prvCheckTasksWaitingTermination+0x54>)
 800811e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008120:	4b0b      	ldr	r3, [pc, #44]	; (8008150 <prvCheckTasksWaitingTermination+0x58>)
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	3b01      	subs	r3, #1
 8008126:	4a0a      	ldr	r2, [pc, #40]	; (8008150 <prvCheckTasksWaitingTermination+0x58>)
 8008128:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800812a:	f000 fde3 	bl	8008cf4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800812e:	6878      	ldr	r0, [r7, #4]
 8008130:	f000 f810 	bl	8008154 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008134:	4b06      	ldr	r3, [pc, #24]	; (8008150 <prvCheckTasksWaitingTermination+0x58>)
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d1e1      	bne.n	8008100 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800813c:	bf00      	nop
 800813e:	bf00      	nop
 8008140:	3708      	adds	r7, #8
 8008142:	46bd      	mov	sp, r7
 8008144:	bd80      	pop	{r7, pc}
 8008146:	bf00      	nop
 8008148:	20000df8 	.word	0x20000df8
 800814c:	20000e24 	.word	0x20000e24
 8008150:	20000e0c 	.word	0x20000e0c

08008154 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008154:	b580      	push	{r7, lr}
 8008156:	b084      	sub	sp, #16
 8008158:	af00      	add	r7, sp, #0
 800815a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8008162:	2b00      	cmp	r3, #0
 8008164:	d108      	bne.n	8008178 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800816a:	4618      	mov	r0, r3
 800816c:	f000 ff84 	bl	8009078 <vPortFree>
				vPortFree( pxTCB );
 8008170:	6878      	ldr	r0, [r7, #4]
 8008172:	f000 ff81 	bl	8009078 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008176:	e01a      	b.n	80081ae <prvDeleteTCB+0x5a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800817e:	2b01      	cmp	r3, #1
 8008180:	d103      	bne.n	800818a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8008182:	6878      	ldr	r0, [r7, #4]
 8008184:	f000 ff78 	bl	8009078 <vPortFree>
	}
 8008188:	e011      	b.n	80081ae <prvDeleteTCB+0x5a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8008190:	2b02      	cmp	r3, #2
 8008192:	d00c      	beq.n	80081ae <prvDeleteTCB+0x5a>
	__asm volatile
 8008194:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008198:	b672      	cpsid	i
 800819a:	f383 8811 	msr	BASEPRI, r3
 800819e:	f3bf 8f6f 	isb	sy
 80081a2:	f3bf 8f4f 	dsb	sy
 80081a6:	b662      	cpsie	i
 80081a8:	60fb      	str	r3, [r7, #12]
}
 80081aa:	bf00      	nop
 80081ac:	e7fe      	b.n	80081ac <prvDeleteTCB+0x58>
	}
 80081ae:	bf00      	nop
 80081b0:	3710      	adds	r7, #16
 80081b2:	46bd      	mov	sp, r7
 80081b4:	bd80      	pop	{r7, pc}
	...

080081b8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80081b8:	b480      	push	{r7}
 80081ba:	b083      	sub	sp, #12
 80081bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80081be:	4b0c      	ldr	r3, [pc, #48]	; (80081f0 <prvResetNextTaskUnblockTime+0x38>)
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d104      	bne.n	80081d2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80081c8:	4b0a      	ldr	r3, [pc, #40]	; (80081f4 <prvResetNextTaskUnblockTime+0x3c>)
 80081ca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80081ce:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80081d0:	e008      	b.n	80081e4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80081d2:	4b07      	ldr	r3, [pc, #28]	; (80081f0 <prvResetNextTaskUnblockTime+0x38>)
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	68db      	ldr	r3, [r3, #12]
 80081d8:	68db      	ldr	r3, [r3, #12]
 80081da:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	685b      	ldr	r3, [r3, #4]
 80081e0:	4a04      	ldr	r2, [pc, #16]	; (80081f4 <prvResetNextTaskUnblockTime+0x3c>)
 80081e2:	6013      	str	r3, [r2, #0]
}
 80081e4:	bf00      	nop
 80081e6:	370c      	adds	r7, #12
 80081e8:	46bd      	mov	sp, r7
 80081ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ee:	4770      	bx	lr
 80081f0:	20000ddc 	.word	0x20000ddc
 80081f4:	20000e44 	.word	0x20000e44

080081f8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80081f8:	b480      	push	{r7}
 80081fa:	b083      	sub	sp, #12
 80081fc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80081fe:	4b0b      	ldr	r3, [pc, #44]	; (800822c <xTaskGetSchedulerState+0x34>)
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	2b00      	cmp	r3, #0
 8008204:	d102      	bne.n	800820c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008206:	2301      	movs	r3, #1
 8008208:	607b      	str	r3, [r7, #4]
 800820a:	e008      	b.n	800821e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800820c:	4b08      	ldr	r3, [pc, #32]	; (8008230 <xTaskGetSchedulerState+0x38>)
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	2b00      	cmp	r3, #0
 8008212:	d102      	bne.n	800821a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008214:	2302      	movs	r3, #2
 8008216:	607b      	str	r3, [r7, #4]
 8008218:	e001      	b.n	800821e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800821a:	2300      	movs	r3, #0
 800821c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800821e:	687b      	ldr	r3, [r7, #4]
	}
 8008220:	4618      	mov	r0, r3
 8008222:	370c      	adds	r7, #12
 8008224:	46bd      	mov	sp, r7
 8008226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822a:	4770      	bx	lr
 800822c:	20000e30 	.word	0x20000e30
 8008230:	20000e4c 	.word	0x20000e4c

08008234 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008234:	b580      	push	{r7, lr}
 8008236:	b086      	sub	sp, #24
 8008238:	af00      	add	r7, sp, #0
 800823a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008240:	2300      	movs	r3, #0
 8008242:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	2b00      	cmp	r3, #0
 8008248:	d05a      	beq.n	8008300 <xTaskPriorityDisinherit+0xcc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800824a:	4b30      	ldr	r3, [pc, #192]	; (800830c <xTaskPriorityDisinherit+0xd8>)
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	693a      	ldr	r2, [r7, #16]
 8008250:	429a      	cmp	r2, r3
 8008252:	d00c      	beq.n	800826e <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 8008254:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008258:	b672      	cpsid	i
 800825a:	f383 8811 	msr	BASEPRI, r3
 800825e:	f3bf 8f6f 	isb	sy
 8008262:	f3bf 8f4f 	dsb	sy
 8008266:	b662      	cpsie	i
 8008268:	60fb      	str	r3, [r7, #12]
}
 800826a:	bf00      	nop
 800826c:	e7fe      	b.n	800826c <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800826e:	693b      	ldr	r3, [r7, #16]
 8008270:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008272:	2b00      	cmp	r3, #0
 8008274:	d10c      	bne.n	8008290 <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 8008276:	f04f 0350 	mov.w	r3, #80	; 0x50
 800827a:	b672      	cpsid	i
 800827c:	f383 8811 	msr	BASEPRI, r3
 8008280:	f3bf 8f6f 	isb	sy
 8008284:	f3bf 8f4f 	dsb	sy
 8008288:	b662      	cpsie	i
 800828a:	60bb      	str	r3, [r7, #8]
}
 800828c:	bf00      	nop
 800828e:	e7fe      	b.n	800828e <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 8008290:	693b      	ldr	r3, [r7, #16]
 8008292:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008294:	1e5a      	subs	r2, r3, #1
 8008296:	693b      	ldr	r3, [r7, #16]
 8008298:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800829a:	693b      	ldr	r3, [r7, #16]
 800829c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800829e:	693b      	ldr	r3, [r7, #16]
 80082a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80082a2:	429a      	cmp	r2, r3
 80082a4:	d02c      	beq.n	8008300 <xTaskPriorityDisinherit+0xcc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80082a6:	693b      	ldr	r3, [r7, #16]
 80082a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d128      	bne.n	8008300 <xTaskPriorityDisinherit+0xcc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80082ae:	693b      	ldr	r3, [r7, #16]
 80082b0:	3304      	adds	r3, #4
 80082b2:	4618      	mov	r0, r3
 80082b4:	f7fe fc64 	bl	8006b80 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80082b8:	693b      	ldr	r3, [r7, #16]
 80082ba:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80082bc:	693b      	ldr	r3, [r7, #16]
 80082be:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80082c0:	693b      	ldr	r3, [r7, #16]
 80082c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082c4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80082c8:	693b      	ldr	r3, [r7, #16]
 80082ca:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80082cc:	693b      	ldr	r3, [r7, #16]
 80082ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80082d0:	4b0f      	ldr	r3, [pc, #60]	; (8008310 <xTaskPriorityDisinherit+0xdc>)
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	429a      	cmp	r2, r3
 80082d6:	d903      	bls.n	80082e0 <xTaskPriorityDisinherit+0xac>
 80082d8:	693b      	ldr	r3, [r7, #16]
 80082da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082dc:	4a0c      	ldr	r2, [pc, #48]	; (8008310 <xTaskPriorityDisinherit+0xdc>)
 80082de:	6013      	str	r3, [r2, #0]
 80082e0:	693b      	ldr	r3, [r7, #16]
 80082e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80082e4:	4613      	mov	r3, r2
 80082e6:	009b      	lsls	r3, r3, #2
 80082e8:	4413      	add	r3, r2
 80082ea:	009b      	lsls	r3, r3, #2
 80082ec:	4a09      	ldr	r2, [pc, #36]	; (8008314 <xTaskPriorityDisinherit+0xe0>)
 80082ee:	441a      	add	r2, r3
 80082f0:	693b      	ldr	r3, [r7, #16]
 80082f2:	3304      	adds	r3, #4
 80082f4:	4619      	mov	r1, r3
 80082f6:	4610      	mov	r0, r2
 80082f8:	f7fe fbe5 	bl	8006ac6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80082fc:	2301      	movs	r3, #1
 80082fe:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008300:	697b      	ldr	r3, [r7, #20]
	}
 8008302:	4618      	mov	r0, r3
 8008304:	3718      	adds	r7, #24
 8008306:	46bd      	mov	sp, r7
 8008308:	bd80      	pop	{r7, pc}
 800830a:	bf00      	nop
 800830c:	20000950 	.word	0x20000950
 8008310:	20000e2c 	.word	0x20000e2c
 8008314:	20000954 	.word	0x20000954

08008318 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008318:	b580      	push	{r7, lr}
 800831a:	b084      	sub	sp, #16
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]
 8008320:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008322:	4b21      	ldr	r3, [pc, #132]	; (80083a8 <prvAddCurrentTaskToDelayedList+0x90>)
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008328:	4b20      	ldr	r3, [pc, #128]	; (80083ac <prvAddCurrentTaskToDelayedList+0x94>)
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	3304      	adds	r3, #4
 800832e:	4618      	mov	r0, r3
 8008330:	f7fe fc26 	bl	8006b80 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800833a:	d10a      	bne.n	8008352 <prvAddCurrentTaskToDelayedList+0x3a>
 800833c:	683b      	ldr	r3, [r7, #0]
 800833e:	2b00      	cmp	r3, #0
 8008340:	d007      	beq.n	8008352 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008342:	4b1a      	ldr	r3, [pc, #104]	; (80083ac <prvAddCurrentTaskToDelayedList+0x94>)
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	3304      	adds	r3, #4
 8008348:	4619      	mov	r1, r3
 800834a:	4819      	ldr	r0, [pc, #100]	; (80083b0 <prvAddCurrentTaskToDelayedList+0x98>)
 800834c:	f7fe fbbb 	bl	8006ac6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008350:	e026      	b.n	80083a0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008352:	68fa      	ldr	r2, [r7, #12]
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	4413      	add	r3, r2
 8008358:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800835a:	4b14      	ldr	r3, [pc, #80]	; (80083ac <prvAddCurrentTaskToDelayedList+0x94>)
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	68ba      	ldr	r2, [r7, #8]
 8008360:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008362:	68ba      	ldr	r2, [r7, #8]
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	429a      	cmp	r2, r3
 8008368:	d209      	bcs.n	800837e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800836a:	4b12      	ldr	r3, [pc, #72]	; (80083b4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800836c:	681a      	ldr	r2, [r3, #0]
 800836e:	4b0f      	ldr	r3, [pc, #60]	; (80083ac <prvAddCurrentTaskToDelayedList+0x94>)
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	3304      	adds	r3, #4
 8008374:	4619      	mov	r1, r3
 8008376:	4610      	mov	r0, r2
 8008378:	f7fe fbc9 	bl	8006b0e <vListInsert>
}
 800837c:	e010      	b.n	80083a0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800837e:	4b0e      	ldr	r3, [pc, #56]	; (80083b8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8008380:	681a      	ldr	r2, [r3, #0]
 8008382:	4b0a      	ldr	r3, [pc, #40]	; (80083ac <prvAddCurrentTaskToDelayedList+0x94>)
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	3304      	adds	r3, #4
 8008388:	4619      	mov	r1, r3
 800838a:	4610      	mov	r0, r2
 800838c:	f7fe fbbf 	bl	8006b0e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008390:	4b0a      	ldr	r3, [pc, #40]	; (80083bc <prvAddCurrentTaskToDelayedList+0xa4>)
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	68ba      	ldr	r2, [r7, #8]
 8008396:	429a      	cmp	r2, r3
 8008398:	d202      	bcs.n	80083a0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800839a:	4a08      	ldr	r2, [pc, #32]	; (80083bc <prvAddCurrentTaskToDelayedList+0xa4>)
 800839c:	68bb      	ldr	r3, [r7, #8]
 800839e:	6013      	str	r3, [r2, #0]
}
 80083a0:	bf00      	nop
 80083a2:	3710      	adds	r7, #16
 80083a4:	46bd      	mov	sp, r7
 80083a6:	bd80      	pop	{r7, pc}
 80083a8:	20000e28 	.word	0x20000e28
 80083ac:	20000950 	.word	0x20000950
 80083b0:	20000e10 	.word	0x20000e10
 80083b4:	20000de0 	.word	0x20000de0
 80083b8:	20000ddc 	.word	0x20000ddc
 80083bc:	20000e44 	.word	0x20000e44

080083c0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b08a      	sub	sp, #40	; 0x28
 80083c4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80083c6:	2300      	movs	r3, #0
 80083c8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80083ca:	f000 fb15 	bl	80089f8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80083ce:	4b1d      	ldr	r3, [pc, #116]	; (8008444 <xTimerCreateTimerTask+0x84>)
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d021      	beq.n	800841a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80083d6:	2300      	movs	r3, #0
 80083d8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80083da:	2300      	movs	r3, #0
 80083dc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80083de:	1d3a      	adds	r2, r7, #4
 80083e0:	f107 0108 	add.w	r1, r7, #8
 80083e4:	f107 030c 	add.w	r3, r7, #12
 80083e8:	4618      	mov	r0, r3
 80083ea:	f7fe fb25 	bl	8006a38 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80083ee:	6879      	ldr	r1, [r7, #4]
 80083f0:	68bb      	ldr	r3, [r7, #8]
 80083f2:	68fa      	ldr	r2, [r7, #12]
 80083f4:	9202      	str	r2, [sp, #8]
 80083f6:	9301      	str	r3, [sp, #4]
 80083f8:	2302      	movs	r3, #2
 80083fa:	9300      	str	r3, [sp, #0]
 80083fc:	2300      	movs	r3, #0
 80083fe:	460a      	mov	r2, r1
 8008400:	4911      	ldr	r1, [pc, #68]	; (8008448 <xTimerCreateTimerTask+0x88>)
 8008402:	4812      	ldr	r0, [pc, #72]	; (800844c <xTimerCreateTimerTask+0x8c>)
 8008404:	f7ff f8f0 	bl	80075e8 <xTaskCreateStatic>
 8008408:	4603      	mov	r3, r0
 800840a:	4a11      	ldr	r2, [pc, #68]	; (8008450 <xTimerCreateTimerTask+0x90>)
 800840c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800840e:	4b10      	ldr	r3, [pc, #64]	; (8008450 <xTimerCreateTimerTask+0x90>)
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	2b00      	cmp	r3, #0
 8008414:	d001      	beq.n	800841a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008416:	2301      	movs	r3, #1
 8008418:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800841a:	697b      	ldr	r3, [r7, #20]
 800841c:	2b00      	cmp	r3, #0
 800841e:	d10c      	bne.n	800843a <xTimerCreateTimerTask+0x7a>
	__asm volatile
 8008420:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008424:	b672      	cpsid	i
 8008426:	f383 8811 	msr	BASEPRI, r3
 800842a:	f3bf 8f6f 	isb	sy
 800842e:	f3bf 8f4f 	dsb	sy
 8008432:	b662      	cpsie	i
 8008434:	613b      	str	r3, [r7, #16]
}
 8008436:	bf00      	nop
 8008438:	e7fe      	b.n	8008438 <xTimerCreateTimerTask+0x78>
	return xReturn;
 800843a:	697b      	ldr	r3, [r7, #20]
}
 800843c:	4618      	mov	r0, r3
 800843e:	3718      	adds	r7, #24
 8008440:	46bd      	mov	sp, r7
 8008442:	bd80      	pop	{r7, pc}
 8008444:	20000e80 	.word	0x20000e80
 8008448:	0800946c 	.word	0x0800946c
 800844c:	08008591 	.word	0x08008591
 8008450:	20000e84 	.word	0x20000e84

08008454 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008454:	b580      	push	{r7, lr}
 8008456:	b08a      	sub	sp, #40	; 0x28
 8008458:	af00      	add	r7, sp, #0
 800845a:	60f8      	str	r0, [r7, #12]
 800845c:	60b9      	str	r1, [r7, #8]
 800845e:	607a      	str	r2, [r7, #4]
 8008460:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008462:	2300      	movs	r3, #0
 8008464:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	2b00      	cmp	r3, #0
 800846a:	d10c      	bne.n	8008486 <xTimerGenericCommand+0x32>
	__asm volatile
 800846c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008470:	b672      	cpsid	i
 8008472:	f383 8811 	msr	BASEPRI, r3
 8008476:	f3bf 8f6f 	isb	sy
 800847a:	f3bf 8f4f 	dsb	sy
 800847e:	b662      	cpsie	i
 8008480:	623b      	str	r3, [r7, #32]
}
 8008482:	bf00      	nop
 8008484:	e7fe      	b.n	8008484 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008486:	4b1a      	ldr	r3, [pc, #104]	; (80084f0 <xTimerGenericCommand+0x9c>)
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	2b00      	cmp	r3, #0
 800848c:	d02a      	beq.n	80084e4 <xTimerGenericCommand+0x90>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800848e:	68bb      	ldr	r3, [r7, #8]
 8008490:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800849a:	68bb      	ldr	r3, [r7, #8]
 800849c:	2b05      	cmp	r3, #5
 800849e:	dc18      	bgt.n	80084d2 <xTimerGenericCommand+0x7e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80084a0:	f7ff feaa 	bl	80081f8 <xTaskGetSchedulerState>
 80084a4:	4603      	mov	r3, r0
 80084a6:	2b02      	cmp	r3, #2
 80084a8:	d109      	bne.n	80084be <xTimerGenericCommand+0x6a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80084aa:	4b11      	ldr	r3, [pc, #68]	; (80084f0 <xTimerGenericCommand+0x9c>)
 80084ac:	6818      	ldr	r0, [r3, #0]
 80084ae:	f107 0110 	add.w	r1, r7, #16
 80084b2:	2300      	movs	r3, #0
 80084b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80084b6:	f7fe fc9d 	bl	8006df4 <xQueueGenericSend>
 80084ba:	6278      	str	r0, [r7, #36]	; 0x24
 80084bc:	e012      	b.n	80084e4 <xTimerGenericCommand+0x90>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80084be:	4b0c      	ldr	r3, [pc, #48]	; (80084f0 <xTimerGenericCommand+0x9c>)
 80084c0:	6818      	ldr	r0, [r3, #0]
 80084c2:	f107 0110 	add.w	r1, r7, #16
 80084c6:	2300      	movs	r3, #0
 80084c8:	2200      	movs	r2, #0
 80084ca:	f7fe fc93 	bl	8006df4 <xQueueGenericSend>
 80084ce:	6278      	str	r0, [r7, #36]	; 0x24
 80084d0:	e008      	b.n	80084e4 <xTimerGenericCommand+0x90>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80084d2:	4b07      	ldr	r3, [pc, #28]	; (80084f0 <xTimerGenericCommand+0x9c>)
 80084d4:	6818      	ldr	r0, [r3, #0]
 80084d6:	f107 0110 	add.w	r1, r7, #16
 80084da:	2300      	movs	r3, #0
 80084dc:	683a      	ldr	r2, [r7, #0]
 80084de:	f7fe fd8f 	bl	8007000 <xQueueGenericSendFromISR>
 80084e2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80084e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80084e6:	4618      	mov	r0, r3
 80084e8:	3728      	adds	r7, #40	; 0x28
 80084ea:	46bd      	mov	sp, r7
 80084ec:	bd80      	pop	{r7, pc}
 80084ee:	bf00      	nop
 80084f0:	20000e80 	.word	0x20000e80

080084f4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80084f4:	b580      	push	{r7, lr}
 80084f6:	b088      	sub	sp, #32
 80084f8:	af02      	add	r7, sp, #8
 80084fa:	6078      	str	r0, [r7, #4]
 80084fc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80084fe:	4b23      	ldr	r3, [pc, #140]	; (800858c <prvProcessExpiredTimer+0x98>)
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	68db      	ldr	r3, [r3, #12]
 8008504:	68db      	ldr	r3, [r3, #12]
 8008506:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008508:	697b      	ldr	r3, [r7, #20]
 800850a:	3304      	adds	r3, #4
 800850c:	4618      	mov	r0, r3
 800850e:	f7fe fb37 	bl	8006b80 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008512:	697b      	ldr	r3, [r7, #20]
 8008514:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008518:	f003 0304 	and.w	r3, r3, #4
 800851c:	2b00      	cmp	r3, #0
 800851e:	d024      	beq.n	800856a <prvProcessExpiredTimer+0x76>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008520:	697b      	ldr	r3, [r7, #20]
 8008522:	699a      	ldr	r2, [r3, #24]
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	18d1      	adds	r1, r2, r3
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	683a      	ldr	r2, [r7, #0]
 800852c:	6978      	ldr	r0, [r7, #20]
 800852e:	f000 f8d3 	bl	80086d8 <prvInsertTimerInActiveList>
 8008532:	4603      	mov	r3, r0
 8008534:	2b00      	cmp	r3, #0
 8008536:	d021      	beq.n	800857c <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008538:	2300      	movs	r3, #0
 800853a:	9300      	str	r3, [sp, #0]
 800853c:	2300      	movs	r3, #0
 800853e:	687a      	ldr	r2, [r7, #4]
 8008540:	2100      	movs	r1, #0
 8008542:	6978      	ldr	r0, [r7, #20]
 8008544:	f7ff ff86 	bl	8008454 <xTimerGenericCommand>
 8008548:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800854a:	693b      	ldr	r3, [r7, #16]
 800854c:	2b00      	cmp	r3, #0
 800854e:	d115      	bne.n	800857c <prvProcessExpiredTimer+0x88>
	__asm volatile
 8008550:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008554:	b672      	cpsid	i
 8008556:	f383 8811 	msr	BASEPRI, r3
 800855a:	f3bf 8f6f 	isb	sy
 800855e:	f3bf 8f4f 	dsb	sy
 8008562:	b662      	cpsie	i
 8008564:	60fb      	str	r3, [r7, #12]
}
 8008566:	bf00      	nop
 8008568:	e7fe      	b.n	8008568 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800856a:	697b      	ldr	r3, [r7, #20]
 800856c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008570:	f023 0301 	bic.w	r3, r3, #1
 8008574:	b2da      	uxtb	r2, r3
 8008576:	697b      	ldr	r3, [r7, #20]
 8008578:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800857c:	697b      	ldr	r3, [r7, #20]
 800857e:	6a1b      	ldr	r3, [r3, #32]
 8008580:	6978      	ldr	r0, [r7, #20]
 8008582:	4798      	blx	r3
}
 8008584:	bf00      	nop
 8008586:	3718      	adds	r7, #24
 8008588:	46bd      	mov	sp, r7
 800858a:	bd80      	pop	{r7, pc}
 800858c:	20000e78 	.word	0x20000e78

08008590 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008590:	b580      	push	{r7, lr}
 8008592:	b084      	sub	sp, #16
 8008594:	af00      	add	r7, sp, #0
 8008596:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008598:	f107 0308 	add.w	r3, r7, #8
 800859c:	4618      	mov	r0, r3
 800859e:	f000 f857 	bl	8008650 <prvGetNextExpireTime>
 80085a2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80085a4:	68bb      	ldr	r3, [r7, #8]
 80085a6:	4619      	mov	r1, r3
 80085a8:	68f8      	ldr	r0, [r7, #12]
 80085aa:	f000 f803 	bl	80085b4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80085ae:	f000 f8d5 	bl	800875c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80085b2:	e7f1      	b.n	8008598 <prvTimerTask+0x8>

080085b4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80085b4:	b580      	push	{r7, lr}
 80085b6:	b084      	sub	sp, #16
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	6078      	str	r0, [r7, #4]
 80085bc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80085be:	f7ff fa27 	bl	8007a10 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80085c2:	f107 0308 	add.w	r3, r7, #8
 80085c6:	4618      	mov	r0, r3
 80085c8:	f000 f866 	bl	8008698 <prvSampleTimeNow>
 80085cc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80085ce:	68bb      	ldr	r3, [r7, #8]
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d130      	bne.n	8008636 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80085d4:	683b      	ldr	r3, [r7, #0]
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d10a      	bne.n	80085f0 <prvProcessTimerOrBlockTask+0x3c>
 80085da:	687a      	ldr	r2, [r7, #4]
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	429a      	cmp	r2, r3
 80085e0:	d806      	bhi.n	80085f0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80085e2:	f7ff fa23 	bl	8007a2c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80085e6:	68f9      	ldr	r1, [r7, #12]
 80085e8:	6878      	ldr	r0, [r7, #4]
 80085ea:	f7ff ff83 	bl	80084f4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80085ee:	e024      	b.n	800863a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80085f0:	683b      	ldr	r3, [r7, #0]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d008      	beq.n	8008608 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80085f6:	4b13      	ldr	r3, [pc, #76]	; (8008644 <prvProcessTimerOrBlockTask+0x90>)
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d101      	bne.n	8008604 <prvProcessTimerOrBlockTask+0x50>
 8008600:	2301      	movs	r3, #1
 8008602:	e000      	b.n	8008606 <prvProcessTimerOrBlockTask+0x52>
 8008604:	2300      	movs	r3, #0
 8008606:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008608:	4b0f      	ldr	r3, [pc, #60]	; (8008648 <prvProcessTimerOrBlockTask+0x94>)
 800860a:	6818      	ldr	r0, [r3, #0]
 800860c:	687a      	ldr	r2, [r7, #4]
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	1ad3      	subs	r3, r2, r3
 8008612:	683a      	ldr	r2, [r7, #0]
 8008614:	4619      	mov	r1, r3
 8008616:	f7fe ffb3 	bl	8007580 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800861a:	f7ff fa07 	bl	8007a2c <xTaskResumeAll>
 800861e:	4603      	mov	r3, r0
 8008620:	2b00      	cmp	r3, #0
 8008622:	d10a      	bne.n	800863a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008624:	4b09      	ldr	r3, [pc, #36]	; (800864c <prvProcessTimerOrBlockTask+0x98>)
 8008626:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800862a:	601a      	str	r2, [r3, #0]
 800862c:	f3bf 8f4f 	dsb	sy
 8008630:	f3bf 8f6f 	isb	sy
}
 8008634:	e001      	b.n	800863a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008636:	f7ff f9f9 	bl	8007a2c <xTaskResumeAll>
}
 800863a:	bf00      	nop
 800863c:	3710      	adds	r7, #16
 800863e:	46bd      	mov	sp, r7
 8008640:	bd80      	pop	{r7, pc}
 8008642:	bf00      	nop
 8008644:	20000e7c 	.word	0x20000e7c
 8008648:	20000e80 	.word	0x20000e80
 800864c:	e000ed04 	.word	0xe000ed04

08008650 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008650:	b480      	push	{r7}
 8008652:	b085      	sub	sp, #20
 8008654:	af00      	add	r7, sp, #0
 8008656:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008658:	4b0e      	ldr	r3, [pc, #56]	; (8008694 <prvGetNextExpireTime+0x44>)
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	2b00      	cmp	r3, #0
 8008660:	d101      	bne.n	8008666 <prvGetNextExpireTime+0x16>
 8008662:	2201      	movs	r2, #1
 8008664:	e000      	b.n	8008668 <prvGetNextExpireTime+0x18>
 8008666:	2200      	movs	r2, #0
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	2b00      	cmp	r3, #0
 8008672:	d105      	bne.n	8008680 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008674:	4b07      	ldr	r3, [pc, #28]	; (8008694 <prvGetNextExpireTime+0x44>)
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	68db      	ldr	r3, [r3, #12]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	60fb      	str	r3, [r7, #12]
 800867e:	e001      	b.n	8008684 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008680:	2300      	movs	r3, #0
 8008682:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008684:	68fb      	ldr	r3, [r7, #12]
}
 8008686:	4618      	mov	r0, r3
 8008688:	3714      	adds	r7, #20
 800868a:	46bd      	mov	sp, r7
 800868c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008690:	4770      	bx	lr
 8008692:	bf00      	nop
 8008694:	20000e78 	.word	0x20000e78

08008698 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008698:	b580      	push	{r7, lr}
 800869a:	b084      	sub	sp, #16
 800869c:	af00      	add	r7, sp, #0
 800869e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80086a0:	f7ff fa64 	bl	8007b6c <xTaskGetTickCount>
 80086a4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80086a6:	4b0b      	ldr	r3, [pc, #44]	; (80086d4 <prvSampleTimeNow+0x3c>)
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	68fa      	ldr	r2, [r7, #12]
 80086ac:	429a      	cmp	r2, r3
 80086ae:	d205      	bcs.n	80086bc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80086b0:	f000 f93c 	bl	800892c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	2201      	movs	r2, #1
 80086b8:	601a      	str	r2, [r3, #0]
 80086ba:	e002      	b.n	80086c2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	2200      	movs	r2, #0
 80086c0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80086c2:	4a04      	ldr	r2, [pc, #16]	; (80086d4 <prvSampleTimeNow+0x3c>)
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80086c8:	68fb      	ldr	r3, [r7, #12]
}
 80086ca:	4618      	mov	r0, r3
 80086cc:	3710      	adds	r7, #16
 80086ce:	46bd      	mov	sp, r7
 80086d0:	bd80      	pop	{r7, pc}
 80086d2:	bf00      	nop
 80086d4:	20000e88 	.word	0x20000e88

080086d8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80086d8:	b580      	push	{r7, lr}
 80086da:	b086      	sub	sp, #24
 80086dc:	af00      	add	r7, sp, #0
 80086de:	60f8      	str	r0, [r7, #12]
 80086e0:	60b9      	str	r1, [r7, #8]
 80086e2:	607a      	str	r2, [r7, #4]
 80086e4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80086e6:	2300      	movs	r3, #0
 80086e8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	68ba      	ldr	r2, [r7, #8]
 80086ee:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	68fa      	ldr	r2, [r7, #12]
 80086f4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80086f6:	68ba      	ldr	r2, [r7, #8]
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	429a      	cmp	r2, r3
 80086fc:	d812      	bhi.n	8008724 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80086fe:	687a      	ldr	r2, [r7, #4]
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	1ad2      	subs	r2, r2, r3
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	699b      	ldr	r3, [r3, #24]
 8008708:	429a      	cmp	r2, r3
 800870a:	d302      	bcc.n	8008712 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800870c:	2301      	movs	r3, #1
 800870e:	617b      	str	r3, [r7, #20]
 8008710:	e01b      	b.n	800874a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008712:	4b10      	ldr	r3, [pc, #64]	; (8008754 <prvInsertTimerInActiveList+0x7c>)
 8008714:	681a      	ldr	r2, [r3, #0]
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	3304      	adds	r3, #4
 800871a:	4619      	mov	r1, r3
 800871c:	4610      	mov	r0, r2
 800871e:	f7fe f9f6 	bl	8006b0e <vListInsert>
 8008722:	e012      	b.n	800874a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008724:	687a      	ldr	r2, [r7, #4]
 8008726:	683b      	ldr	r3, [r7, #0]
 8008728:	429a      	cmp	r2, r3
 800872a:	d206      	bcs.n	800873a <prvInsertTimerInActiveList+0x62>
 800872c:	68ba      	ldr	r2, [r7, #8]
 800872e:	683b      	ldr	r3, [r7, #0]
 8008730:	429a      	cmp	r2, r3
 8008732:	d302      	bcc.n	800873a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008734:	2301      	movs	r3, #1
 8008736:	617b      	str	r3, [r7, #20]
 8008738:	e007      	b.n	800874a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800873a:	4b07      	ldr	r3, [pc, #28]	; (8008758 <prvInsertTimerInActiveList+0x80>)
 800873c:	681a      	ldr	r2, [r3, #0]
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	3304      	adds	r3, #4
 8008742:	4619      	mov	r1, r3
 8008744:	4610      	mov	r0, r2
 8008746:	f7fe f9e2 	bl	8006b0e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800874a:	697b      	ldr	r3, [r7, #20]
}
 800874c:	4618      	mov	r0, r3
 800874e:	3718      	adds	r7, #24
 8008750:	46bd      	mov	sp, r7
 8008752:	bd80      	pop	{r7, pc}
 8008754:	20000e7c 	.word	0x20000e7c
 8008758:	20000e78 	.word	0x20000e78

0800875c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800875c:	b580      	push	{r7, lr}
 800875e:	b08e      	sub	sp, #56	; 0x38
 8008760:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008762:	e0d0      	b.n	8008906 <prvProcessReceivedCommands+0x1aa>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	2b00      	cmp	r3, #0
 8008768:	da1a      	bge.n	80087a0 <prvProcessReceivedCommands+0x44>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800876a:	1d3b      	adds	r3, r7, #4
 800876c:	3304      	adds	r3, #4
 800876e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008770:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008772:	2b00      	cmp	r3, #0
 8008774:	d10c      	bne.n	8008790 <prvProcessReceivedCommands+0x34>
	__asm volatile
 8008776:	f04f 0350 	mov.w	r3, #80	; 0x50
 800877a:	b672      	cpsid	i
 800877c:	f383 8811 	msr	BASEPRI, r3
 8008780:	f3bf 8f6f 	isb	sy
 8008784:	f3bf 8f4f 	dsb	sy
 8008788:	b662      	cpsie	i
 800878a:	61fb      	str	r3, [r7, #28]
}
 800878c:	bf00      	nop
 800878e:	e7fe      	b.n	800878e <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008790:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008796:	6850      	ldr	r0, [r2, #4]
 8008798:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800879a:	6892      	ldr	r2, [r2, #8]
 800879c:	4611      	mov	r1, r2
 800879e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	f2c0 80ae 	blt.w	8008904 <prvProcessReceivedCommands+0x1a8>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80087ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087ae:	695b      	ldr	r3, [r3, #20]
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d004      	beq.n	80087be <prvProcessReceivedCommands+0x62>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80087b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087b6:	3304      	adds	r3, #4
 80087b8:	4618      	mov	r0, r3
 80087ba:	f7fe f9e1 	bl	8006b80 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80087be:	463b      	mov	r3, r7
 80087c0:	4618      	mov	r0, r3
 80087c2:	f7ff ff69 	bl	8008698 <prvSampleTimeNow>
 80087c6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	2b09      	cmp	r3, #9
 80087cc:	f200 809b 	bhi.w	8008906 <prvProcessReceivedCommands+0x1aa>
 80087d0:	a201      	add	r2, pc, #4	; (adr r2, 80087d8 <prvProcessReceivedCommands+0x7c>)
 80087d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087d6:	bf00      	nop
 80087d8:	08008801 	.word	0x08008801
 80087dc:	08008801 	.word	0x08008801
 80087e0:	08008801 	.word	0x08008801
 80087e4:	08008879 	.word	0x08008879
 80087e8:	0800888d 	.word	0x0800888d
 80087ec:	080088db 	.word	0x080088db
 80087f0:	08008801 	.word	0x08008801
 80087f4:	08008801 	.word	0x08008801
 80087f8:	08008879 	.word	0x08008879
 80087fc:	0800888d 	.word	0x0800888d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008800:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008802:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008806:	f043 0301 	orr.w	r3, r3, #1
 800880a:	b2da      	uxtb	r2, r3
 800880c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800880e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008812:	68ba      	ldr	r2, [r7, #8]
 8008814:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008816:	699b      	ldr	r3, [r3, #24]
 8008818:	18d1      	adds	r1, r2, r3
 800881a:	68bb      	ldr	r3, [r7, #8]
 800881c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800881e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008820:	f7ff ff5a 	bl	80086d8 <prvInsertTimerInActiveList>
 8008824:	4603      	mov	r3, r0
 8008826:	2b00      	cmp	r3, #0
 8008828:	d06d      	beq.n	8008906 <prvProcessReceivedCommands+0x1aa>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800882a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800882c:	6a1b      	ldr	r3, [r3, #32]
 800882e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008830:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008832:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008834:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008838:	f003 0304 	and.w	r3, r3, #4
 800883c:	2b00      	cmp	r3, #0
 800883e:	d062      	beq.n	8008906 <prvProcessReceivedCommands+0x1aa>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008840:	68ba      	ldr	r2, [r7, #8]
 8008842:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008844:	699b      	ldr	r3, [r3, #24]
 8008846:	441a      	add	r2, r3
 8008848:	2300      	movs	r3, #0
 800884a:	9300      	str	r3, [sp, #0]
 800884c:	2300      	movs	r3, #0
 800884e:	2100      	movs	r1, #0
 8008850:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008852:	f7ff fdff 	bl	8008454 <xTimerGenericCommand>
 8008856:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008858:	6a3b      	ldr	r3, [r7, #32]
 800885a:	2b00      	cmp	r3, #0
 800885c:	d153      	bne.n	8008906 <prvProcessReceivedCommands+0x1aa>
	__asm volatile
 800885e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008862:	b672      	cpsid	i
 8008864:	f383 8811 	msr	BASEPRI, r3
 8008868:	f3bf 8f6f 	isb	sy
 800886c:	f3bf 8f4f 	dsb	sy
 8008870:	b662      	cpsie	i
 8008872:	61bb      	str	r3, [r7, #24]
}
 8008874:	bf00      	nop
 8008876:	e7fe      	b.n	8008876 <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008878:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800887a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800887e:	f023 0301 	bic.w	r3, r3, #1
 8008882:	b2da      	uxtb	r2, r3
 8008884:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008886:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800888a:	e03c      	b.n	8008906 <prvProcessReceivedCommands+0x1aa>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800888c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800888e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008892:	f043 0301 	orr.w	r3, r3, #1
 8008896:	b2da      	uxtb	r2, r3
 8008898:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800889a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800889e:	68ba      	ldr	r2, [r7, #8]
 80088a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088a2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80088a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088a6:	699b      	ldr	r3, [r3, #24]
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d10c      	bne.n	80088c6 <prvProcessReceivedCommands+0x16a>
	__asm volatile
 80088ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088b0:	b672      	cpsid	i
 80088b2:	f383 8811 	msr	BASEPRI, r3
 80088b6:	f3bf 8f6f 	isb	sy
 80088ba:	f3bf 8f4f 	dsb	sy
 80088be:	b662      	cpsie	i
 80088c0:	617b      	str	r3, [r7, #20]
}
 80088c2:	bf00      	nop
 80088c4:	e7fe      	b.n	80088c4 <prvProcessReceivedCommands+0x168>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80088c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088c8:	699a      	ldr	r2, [r3, #24]
 80088ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088cc:	18d1      	adds	r1, r2, r3
 80088ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80088d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80088d4:	f7ff ff00 	bl	80086d8 <prvInsertTimerInActiveList>
					break;
 80088d8:	e015      	b.n	8008906 <prvProcessReceivedCommands+0x1aa>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80088da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088dc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80088e0:	f003 0302 	and.w	r3, r3, #2
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d103      	bne.n	80088f0 <prvProcessReceivedCommands+0x194>
						{
							vPortFree( pxTimer );
 80088e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80088ea:	f000 fbc5 	bl	8009078 <vPortFree>
 80088ee:	e00a      	b.n	8008906 <prvProcessReceivedCommands+0x1aa>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80088f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088f2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80088f6:	f023 0301 	bic.w	r3, r3, #1
 80088fa:	b2da      	uxtb	r2, r3
 80088fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088fe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008902:	e000      	b.n	8008906 <prvProcessReceivedCommands+0x1aa>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8008904:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008906:	4b08      	ldr	r3, [pc, #32]	; (8008928 <prvProcessReceivedCommands+0x1cc>)
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	1d39      	adds	r1, r7, #4
 800890c:	2200      	movs	r2, #0
 800890e:	4618      	mov	r0, r3
 8008910:	f7fe fc16 	bl	8007140 <xQueueReceive>
 8008914:	4603      	mov	r3, r0
 8008916:	2b00      	cmp	r3, #0
 8008918:	f47f af24 	bne.w	8008764 <prvProcessReceivedCommands+0x8>
	}
}
 800891c:	bf00      	nop
 800891e:	bf00      	nop
 8008920:	3730      	adds	r7, #48	; 0x30
 8008922:	46bd      	mov	sp, r7
 8008924:	bd80      	pop	{r7, pc}
 8008926:	bf00      	nop
 8008928:	20000e80 	.word	0x20000e80

0800892c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800892c:	b580      	push	{r7, lr}
 800892e:	b088      	sub	sp, #32
 8008930:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008932:	e04a      	b.n	80089ca <prvSwitchTimerLists+0x9e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008934:	4b2e      	ldr	r3, [pc, #184]	; (80089f0 <prvSwitchTimerLists+0xc4>)
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	68db      	ldr	r3, [r3, #12]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800893e:	4b2c      	ldr	r3, [pc, #176]	; (80089f0 <prvSwitchTimerLists+0xc4>)
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	68db      	ldr	r3, [r3, #12]
 8008944:	68db      	ldr	r3, [r3, #12]
 8008946:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	3304      	adds	r3, #4
 800894c:	4618      	mov	r0, r3
 800894e:	f7fe f917 	bl	8006b80 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	6a1b      	ldr	r3, [r3, #32]
 8008956:	68f8      	ldr	r0, [r7, #12]
 8008958:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008960:	f003 0304 	and.w	r3, r3, #4
 8008964:	2b00      	cmp	r3, #0
 8008966:	d030      	beq.n	80089ca <prvSwitchTimerLists+0x9e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	699b      	ldr	r3, [r3, #24]
 800896c:	693a      	ldr	r2, [r7, #16]
 800896e:	4413      	add	r3, r2
 8008970:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008972:	68ba      	ldr	r2, [r7, #8]
 8008974:	693b      	ldr	r3, [r7, #16]
 8008976:	429a      	cmp	r2, r3
 8008978:	d90e      	bls.n	8008998 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	68ba      	ldr	r2, [r7, #8]
 800897e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	68fa      	ldr	r2, [r7, #12]
 8008984:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008986:	4b1a      	ldr	r3, [pc, #104]	; (80089f0 <prvSwitchTimerLists+0xc4>)
 8008988:	681a      	ldr	r2, [r3, #0]
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	3304      	adds	r3, #4
 800898e:	4619      	mov	r1, r3
 8008990:	4610      	mov	r0, r2
 8008992:	f7fe f8bc 	bl	8006b0e <vListInsert>
 8008996:	e018      	b.n	80089ca <prvSwitchTimerLists+0x9e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008998:	2300      	movs	r3, #0
 800899a:	9300      	str	r3, [sp, #0]
 800899c:	2300      	movs	r3, #0
 800899e:	693a      	ldr	r2, [r7, #16]
 80089a0:	2100      	movs	r1, #0
 80089a2:	68f8      	ldr	r0, [r7, #12]
 80089a4:	f7ff fd56 	bl	8008454 <xTimerGenericCommand>
 80089a8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d10c      	bne.n	80089ca <prvSwitchTimerLists+0x9e>
	__asm volatile
 80089b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089b4:	b672      	cpsid	i
 80089b6:	f383 8811 	msr	BASEPRI, r3
 80089ba:	f3bf 8f6f 	isb	sy
 80089be:	f3bf 8f4f 	dsb	sy
 80089c2:	b662      	cpsie	i
 80089c4:	603b      	str	r3, [r7, #0]
}
 80089c6:	bf00      	nop
 80089c8:	e7fe      	b.n	80089c8 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80089ca:	4b09      	ldr	r3, [pc, #36]	; (80089f0 <prvSwitchTimerLists+0xc4>)
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d1af      	bne.n	8008934 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80089d4:	4b06      	ldr	r3, [pc, #24]	; (80089f0 <prvSwitchTimerLists+0xc4>)
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80089da:	4b06      	ldr	r3, [pc, #24]	; (80089f4 <prvSwitchTimerLists+0xc8>)
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	4a04      	ldr	r2, [pc, #16]	; (80089f0 <prvSwitchTimerLists+0xc4>)
 80089e0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80089e2:	4a04      	ldr	r2, [pc, #16]	; (80089f4 <prvSwitchTimerLists+0xc8>)
 80089e4:	697b      	ldr	r3, [r7, #20]
 80089e6:	6013      	str	r3, [r2, #0]
}
 80089e8:	bf00      	nop
 80089ea:	3718      	adds	r7, #24
 80089ec:	46bd      	mov	sp, r7
 80089ee:	bd80      	pop	{r7, pc}
 80089f0:	20000e78 	.word	0x20000e78
 80089f4:	20000e7c 	.word	0x20000e7c

080089f8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80089f8:	b580      	push	{r7, lr}
 80089fa:	b082      	sub	sp, #8
 80089fc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80089fe:	f000 f945 	bl	8008c8c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008a02:	4b15      	ldr	r3, [pc, #84]	; (8008a58 <prvCheckForValidListAndQueue+0x60>)
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d120      	bne.n	8008a4c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008a0a:	4814      	ldr	r0, [pc, #80]	; (8008a5c <prvCheckForValidListAndQueue+0x64>)
 8008a0c:	f7fe f82e 	bl	8006a6c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008a10:	4813      	ldr	r0, [pc, #76]	; (8008a60 <prvCheckForValidListAndQueue+0x68>)
 8008a12:	f7fe f82b 	bl	8006a6c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008a16:	4b13      	ldr	r3, [pc, #76]	; (8008a64 <prvCheckForValidListAndQueue+0x6c>)
 8008a18:	4a10      	ldr	r2, [pc, #64]	; (8008a5c <prvCheckForValidListAndQueue+0x64>)
 8008a1a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008a1c:	4b12      	ldr	r3, [pc, #72]	; (8008a68 <prvCheckForValidListAndQueue+0x70>)
 8008a1e:	4a10      	ldr	r2, [pc, #64]	; (8008a60 <prvCheckForValidListAndQueue+0x68>)
 8008a20:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008a22:	2300      	movs	r3, #0
 8008a24:	9300      	str	r3, [sp, #0]
 8008a26:	4b11      	ldr	r3, [pc, #68]	; (8008a6c <prvCheckForValidListAndQueue+0x74>)
 8008a28:	4a11      	ldr	r2, [pc, #68]	; (8008a70 <prvCheckForValidListAndQueue+0x78>)
 8008a2a:	2110      	movs	r1, #16
 8008a2c:	200a      	movs	r0, #10
 8008a2e:	f7fe f93b 	bl	8006ca8 <xQueueGenericCreateStatic>
 8008a32:	4603      	mov	r3, r0
 8008a34:	4a08      	ldr	r2, [pc, #32]	; (8008a58 <prvCheckForValidListAndQueue+0x60>)
 8008a36:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008a38:	4b07      	ldr	r3, [pc, #28]	; (8008a58 <prvCheckForValidListAndQueue+0x60>)
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d005      	beq.n	8008a4c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008a40:	4b05      	ldr	r3, [pc, #20]	; (8008a58 <prvCheckForValidListAndQueue+0x60>)
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	490b      	ldr	r1, [pc, #44]	; (8008a74 <prvCheckForValidListAndQueue+0x7c>)
 8008a46:	4618      	mov	r0, r3
 8008a48:	f7fe fd70 	bl	800752c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008a4c:	f000 f952 	bl	8008cf4 <vPortExitCritical>
}
 8008a50:	bf00      	nop
 8008a52:	46bd      	mov	sp, r7
 8008a54:	bd80      	pop	{r7, pc}
 8008a56:	bf00      	nop
 8008a58:	20000e80 	.word	0x20000e80
 8008a5c:	20000e50 	.word	0x20000e50
 8008a60:	20000e64 	.word	0x20000e64
 8008a64:	20000e78 	.word	0x20000e78
 8008a68:	20000e7c 	.word	0x20000e7c
 8008a6c:	20000f2c 	.word	0x20000f2c
 8008a70:	20000e8c 	.word	0x20000e8c
 8008a74:	08009474 	.word	0x08009474

08008a78 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008a78:	b480      	push	{r7}
 8008a7a:	b085      	sub	sp, #20
 8008a7c:	af00      	add	r7, sp, #0
 8008a7e:	60f8      	str	r0, [r7, #12]
 8008a80:	60b9      	str	r1, [r7, #8]
 8008a82:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	3b04      	subs	r3, #4
 8008a88:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008a90:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	3b04      	subs	r3, #4
 8008a96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008a98:	68bb      	ldr	r3, [r7, #8]
 8008a9a:	f023 0201 	bic.w	r2, r3, #1
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	3b04      	subs	r3, #4
 8008aa6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008aa8:	4a0c      	ldr	r2, [pc, #48]	; (8008adc <pxPortInitialiseStack+0x64>)
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	3b14      	subs	r3, #20
 8008ab2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008ab4:	687a      	ldr	r2, [r7, #4]
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	3b04      	subs	r3, #4
 8008abe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	f06f 0202 	mvn.w	r2, #2
 8008ac6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	3b20      	subs	r3, #32
 8008acc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008ace:	68fb      	ldr	r3, [r7, #12]
}
 8008ad0:	4618      	mov	r0, r3
 8008ad2:	3714      	adds	r7, #20
 8008ad4:	46bd      	mov	sp, r7
 8008ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ada:	4770      	bx	lr
 8008adc:	08008ae1 	.word	0x08008ae1

08008ae0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008ae0:	b480      	push	{r7}
 8008ae2:	b085      	sub	sp, #20
 8008ae4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008ae6:	2300      	movs	r3, #0
 8008ae8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008aea:	4b14      	ldr	r3, [pc, #80]	; (8008b3c <prvTaskExitError+0x5c>)
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008af2:	d00c      	beq.n	8008b0e <prvTaskExitError+0x2e>
	__asm volatile
 8008af4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008af8:	b672      	cpsid	i
 8008afa:	f383 8811 	msr	BASEPRI, r3
 8008afe:	f3bf 8f6f 	isb	sy
 8008b02:	f3bf 8f4f 	dsb	sy
 8008b06:	b662      	cpsie	i
 8008b08:	60fb      	str	r3, [r7, #12]
}
 8008b0a:	bf00      	nop
 8008b0c:	e7fe      	b.n	8008b0c <prvTaskExitError+0x2c>
	__asm volatile
 8008b0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b12:	b672      	cpsid	i
 8008b14:	f383 8811 	msr	BASEPRI, r3
 8008b18:	f3bf 8f6f 	isb	sy
 8008b1c:	f3bf 8f4f 	dsb	sy
 8008b20:	b662      	cpsie	i
 8008b22:	60bb      	str	r3, [r7, #8]
}
 8008b24:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008b26:	bf00      	nop
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d0fc      	beq.n	8008b28 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008b2e:	bf00      	nop
 8008b30:	bf00      	nop
 8008b32:	3714      	adds	r7, #20
 8008b34:	46bd      	mov	sp, r7
 8008b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3a:	4770      	bx	lr
 8008b3c:	20000068 	.word	0x20000068

08008b40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008b40:	4b07      	ldr	r3, [pc, #28]	; (8008b60 <pxCurrentTCBConst2>)
 8008b42:	6819      	ldr	r1, [r3, #0]
 8008b44:	6808      	ldr	r0, [r1, #0]
 8008b46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b4a:	f380 8809 	msr	PSP, r0
 8008b4e:	f3bf 8f6f 	isb	sy
 8008b52:	f04f 0000 	mov.w	r0, #0
 8008b56:	f380 8811 	msr	BASEPRI, r0
 8008b5a:	4770      	bx	lr
 8008b5c:	f3af 8000 	nop.w

08008b60 <pxCurrentTCBConst2>:
 8008b60:	20000950 	.word	0x20000950
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008b64:	bf00      	nop
 8008b66:	bf00      	nop

08008b68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008b68:	4808      	ldr	r0, [pc, #32]	; (8008b8c <prvPortStartFirstTask+0x24>)
 8008b6a:	6800      	ldr	r0, [r0, #0]
 8008b6c:	6800      	ldr	r0, [r0, #0]
 8008b6e:	f380 8808 	msr	MSP, r0
 8008b72:	f04f 0000 	mov.w	r0, #0
 8008b76:	f380 8814 	msr	CONTROL, r0
 8008b7a:	b662      	cpsie	i
 8008b7c:	b661      	cpsie	f
 8008b7e:	f3bf 8f4f 	dsb	sy
 8008b82:	f3bf 8f6f 	isb	sy
 8008b86:	df00      	svc	0
 8008b88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008b8a:	bf00      	nop
 8008b8c:	e000ed08 	.word	0xe000ed08

08008b90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008b90:	b580      	push	{r7, lr}
 8008b92:	b084      	sub	sp, #16
 8008b94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008b96:	4b37      	ldr	r3, [pc, #220]	; (8008c74 <xPortStartScheduler+0xe4>)
 8008b98:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	781b      	ldrb	r3, [r3, #0]
 8008b9e:	b2db      	uxtb	r3, r3
 8008ba0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	22ff      	movs	r2, #255	; 0xff
 8008ba6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	781b      	ldrb	r3, [r3, #0]
 8008bac:	b2db      	uxtb	r3, r3
 8008bae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008bb0:	78fb      	ldrb	r3, [r7, #3]
 8008bb2:	b2db      	uxtb	r3, r3
 8008bb4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008bb8:	b2da      	uxtb	r2, r3
 8008bba:	4b2f      	ldr	r3, [pc, #188]	; (8008c78 <xPortStartScheduler+0xe8>)
 8008bbc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008bbe:	4b2f      	ldr	r3, [pc, #188]	; (8008c7c <xPortStartScheduler+0xec>)
 8008bc0:	2207      	movs	r2, #7
 8008bc2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008bc4:	e009      	b.n	8008bda <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8008bc6:	4b2d      	ldr	r3, [pc, #180]	; (8008c7c <xPortStartScheduler+0xec>)
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	3b01      	subs	r3, #1
 8008bcc:	4a2b      	ldr	r2, [pc, #172]	; (8008c7c <xPortStartScheduler+0xec>)
 8008bce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008bd0:	78fb      	ldrb	r3, [r7, #3]
 8008bd2:	b2db      	uxtb	r3, r3
 8008bd4:	005b      	lsls	r3, r3, #1
 8008bd6:	b2db      	uxtb	r3, r3
 8008bd8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008bda:	78fb      	ldrb	r3, [r7, #3]
 8008bdc:	b2db      	uxtb	r3, r3
 8008bde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008be2:	2b80      	cmp	r3, #128	; 0x80
 8008be4:	d0ef      	beq.n	8008bc6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008be6:	4b25      	ldr	r3, [pc, #148]	; (8008c7c <xPortStartScheduler+0xec>)
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	f1c3 0307 	rsb	r3, r3, #7
 8008bee:	2b04      	cmp	r3, #4
 8008bf0:	d00c      	beq.n	8008c0c <xPortStartScheduler+0x7c>
	__asm volatile
 8008bf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bf6:	b672      	cpsid	i
 8008bf8:	f383 8811 	msr	BASEPRI, r3
 8008bfc:	f3bf 8f6f 	isb	sy
 8008c00:	f3bf 8f4f 	dsb	sy
 8008c04:	b662      	cpsie	i
 8008c06:	60bb      	str	r3, [r7, #8]
}
 8008c08:	bf00      	nop
 8008c0a:	e7fe      	b.n	8008c0a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008c0c:	4b1b      	ldr	r3, [pc, #108]	; (8008c7c <xPortStartScheduler+0xec>)
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	021b      	lsls	r3, r3, #8
 8008c12:	4a1a      	ldr	r2, [pc, #104]	; (8008c7c <xPortStartScheduler+0xec>)
 8008c14:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008c16:	4b19      	ldr	r3, [pc, #100]	; (8008c7c <xPortStartScheduler+0xec>)
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008c1e:	4a17      	ldr	r2, [pc, #92]	; (8008c7c <xPortStartScheduler+0xec>)
 8008c20:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	b2da      	uxtb	r2, r3
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008c2a:	4b15      	ldr	r3, [pc, #84]	; (8008c80 <xPortStartScheduler+0xf0>)
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	4a14      	ldr	r2, [pc, #80]	; (8008c80 <xPortStartScheduler+0xf0>)
 8008c30:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008c34:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008c36:	4b12      	ldr	r3, [pc, #72]	; (8008c80 <xPortStartScheduler+0xf0>)
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	4a11      	ldr	r2, [pc, #68]	; (8008c80 <xPortStartScheduler+0xf0>)
 8008c3c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8008c40:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008c42:	f000 f8dd 	bl	8008e00 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008c46:	4b0f      	ldr	r3, [pc, #60]	; (8008c84 <xPortStartScheduler+0xf4>)
 8008c48:	2200      	movs	r2, #0
 8008c4a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008c4c:	f000 f8fc 	bl	8008e48 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008c50:	4b0d      	ldr	r3, [pc, #52]	; (8008c88 <xPortStartScheduler+0xf8>)
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	4a0c      	ldr	r2, [pc, #48]	; (8008c88 <xPortStartScheduler+0xf8>)
 8008c56:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008c5a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008c5c:	f7ff ff84 	bl	8008b68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008c60:	f7ff f850 	bl	8007d04 <vTaskSwitchContext>
	prvTaskExitError();
 8008c64:	f7ff ff3c 	bl	8008ae0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008c68:	2300      	movs	r3, #0
}
 8008c6a:	4618      	mov	r0, r3
 8008c6c:	3710      	adds	r7, #16
 8008c6e:	46bd      	mov	sp, r7
 8008c70:	bd80      	pop	{r7, pc}
 8008c72:	bf00      	nop
 8008c74:	e000e400 	.word	0xe000e400
 8008c78:	20000f7c 	.word	0x20000f7c
 8008c7c:	20000f80 	.word	0x20000f80
 8008c80:	e000ed20 	.word	0xe000ed20
 8008c84:	20000068 	.word	0x20000068
 8008c88:	e000ef34 	.word	0xe000ef34

08008c8c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008c8c:	b480      	push	{r7}
 8008c8e:	b083      	sub	sp, #12
 8008c90:	af00      	add	r7, sp, #0
	__asm volatile
 8008c92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c96:	b672      	cpsid	i
 8008c98:	f383 8811 	msr	BASEPRI, r3
 8008c9c:	f3bf 8f6f 	isb	sy
 8008ca0:	f3bf 8f4f 	dsb	sy
 8008ca4:	b662      	cpsie	i
 8008ca6:	607b      	str	r3, [r7, #4]
}
 8008ca8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008caa:	4b10      	ldr	r3, [pc, #64]	; (8008cec <vPortEnterCritical+0x60>)
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	3301      	adds	r3, #1
 8008cb0:	4a0e      	ldr	r2, [pc, #56]	; (8008cec <vPortEnterCritical+0x60>)
 8008cb2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008cb4:	4b0d      	ldr	r3, [pc, #52]	; (8008cec <vPortEnterCritical+0x60>)
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	2b01      	cmp	r3, #1
 8008cba:	d111      	bne.n	8008ce0 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008cbc:	4b0c      	ldr	r3, [pc, #48]	; (8008cf0 <vPortEnterCritical+0x64>)
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	b2db      	uxtb	r3, r3
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d00c      	beq.n	8008ce0 <vPortEnterCritical+0x54>
	__asm volatile
 8008cc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cca:	b672      	cpsid	i
 8008ccc:	f383 8811 	msr	BASEPRI, r3
 8008cd0:	f3bf 8f6f 	isb	sy
 8008cd4:	f3bf 8f4f 	dsb	sy
 8008cd8:	b662      	cpsie	i
 8008cda:	603b      	str	r3, [r7, #0]
}
 8008cdc:	bf00      	nop
 8008cde:	e7fe      	b.n	8008cde <vPortEnterCritical+0x52>
	}
}
 8008ce0:	bf00      	nop
 8008ce2:	370c      	adds	r7, #12
 8008ce4:	46bd      	mov	sp, r7
 8008ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cea:	4770      	bx	lr
 8008cec:	20000068 	.word	0x20000068
 8008cf0:	e000ed04 	.word	0xe000ed04

08008cf4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008cf4:	b480      	push	{r7}
 8008cf6:	b083      	sub	sp, #12
 8008cf8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008cfa:	4b13      	ldr	r3, [pc, #76]	; (8008d48 <vPortExitCritical+0x54>)
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d10c      	bne.n	8008d1c <vPortExitCritical+0x28>
	__asm volatile
 8008d02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d06:	b672      	cpsid	i
 8008d08:	f383 8811 	msr	BASEPRI, r3
 8008d0c:	f3bf 8f6f 	isb	sy
 8008d10:	f3bf 8f4f 	dsb	sy
 8008d14:	b662      	cpsie	i
 8008d16:	607b      	str	r3, [r7, #4]
}
 8008d18:	bf00      	nop
 8008d1a:	e7fe      	b.n	8008d1a <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8008d1c:	4b0a      	ldr	r3, [pc, #40]	; (8008d48 <vPortExitCritical+0x54>)
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	3b01      	subs	r3, #1
 8008d22:	4a09      	ldr	r2, [pc, #36]	; (8008d48 <vPortExitCritical+0x54>)
 8008d24:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008d26:	4b08      	ldr	r3, [pc, #32]	; (8008d48 <vPortExitCritical+0x54>)
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d105      	bne.n	8008d3a <vPortExitCritical+0x46>
 8008d2e:	2300      	movs	r3, #0
 8008d30:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008d32:	683b      	ldr	r3, [r7, #0]
 8008d34:	f383 8811 	msr	BASEPRI, r3
}
 8008d38:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008d3a:	bf00      	nop
 8008d3c:	370c      	adds	r7, #12
 8008d3e:	46bd      	mov	sp, r7
 8008d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d44:	4770      	bx	lr
 8008d46:	bf00      	nop
 8008d48:	20000068 	.word	0x20000068
 8008d4c:	00000000 	.word	0x00000000

08008d50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008d50:	f3ef 8009 	mrs	r0, PSP
 8008d54:	f3bf 8f6f 	isb	sy
 8008d58:	4b15      	ldr	r3, [pc, #84]	; (8008db0 <pxCurrentTCBConst>)
 8008d5a:	681a      	ldr	r2, [r3, #0]
 8008d5c:	f01e 0f10 	tst.w	lr, #16
 8008d60:	bf08      	it	eq
 8008d62:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008d66:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d6a:	6010      	str	r0, [r2, #0]
 8008d6c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008d70:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008d74:	b672      	cpsid	i
 8008d76:	f380 8811 	msr	BASEPRI, r0
 8008d7a:	f3bf 8f4f 	dsb	sy
 8008d7e:	f3bf 8f6f 	isb	sy
 8008d82:	b662      	cpsie	i
 8008d84:	f7fe ffbe 	bl	8007d04 <vTaskSwitchContext>
 8008d88:	f04f 0000 	mov.w	r0, #0
 8008d8c:	f380 8811 	msr	BASEPRI, r0
 8008d90:	bc09      	pop	{r0, r3}
 8008d92:	6819      	ldr	r1, [r3, #0]
 8008d94:	6808      	ldr	r0, [r1, #0]
 8008d96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d9a:	f01e 0f10 	tst.w	lr, #16
 8008d9e:	bf08      	it	eq
 8008da0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008da4:	f380 8809 	msr	PSP, r0
 8008da8:	f3bf 8f6f 	isb	sy
 8008dac:	4770      	bx	lr
 8008dae:	bf00      	nop

08008db0 <pxCurrentTCBConst>:
 8008db0:	20000950 	.word	0x20000950
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008db4:	bf00      	nop
 8008db6:	bf00      	nop

08008db8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008db8:	b580      	push	{r7, lr}
 8008dba:	b082      	sub	sp, #8
 8008dbc:	af00      	add	r7, sp, #0
	__asm volatile
 8008dbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dc2:	b672      	cpsid	i
 8008dc4:	f383 8811 	msr	BASEPRI, r3
 8008dc8:	f3bf 8f6f 	isb	sy
 8008dcc:	f3bf 8f4f 	dsb	sy
 8008dd0:	b662      	cpsie	i
 8008dd2:	607b      	str	r3, [r7, #4]
}
 8008dd4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008dd6:	f7fe fed9 	bl	8007b8c <xTaskIncrementTick>
 8008dda:	4603      	mov	r3, r0
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d003      	beq.n	8008de8 <xPortSysTickHandler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008de0:	4b06      	ldr	r3, [pc, #24]	; (8008dfc <xPortSysTickHandler+0x44>)
 8008de2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008de6:	601a      	str	r2, [r3, #0]
 8008de8:	2300      	movs	r3, #0
 8008dea:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008dec:	683b      	ldr	r3, [r7, #0]
 8008dee:	f383 8811 	msr	BASEPRI, r3
}
 8008df2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008df4:	bf00      	nop
 8008df6:	3708      	adds	r7, #8
 8008df8:	46bd      	mov	sp, r7
 8008dfa:	bd80      	pop	{r7, pc}
 8008dfc:	e000ed04 	.word	0xe000ed04

08008e00 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008e00:	b480      	push	{r7}
 8008e02:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008e04:	4b0b      	ldr	r3, [pc, #44]	; (8008e34 <vPortSetupTimerInterrupt+0x34>)
 8008e06:	2200      	movs	r2, #0
 8008e08:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008e0a:	4b0b      	ldr	r3, [pc, #44]	; (8008e38 <vPortSetupTimerInterrupt+0x38>)
 8008e0c:	2200      	movs	r2, #0
 8008e0e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008e10:	4b0a      	ldr	r3, [pc, #40]	; (8008e3c <vPortSetupTimerInterrupt+0x3c>)
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	4a0a      	ldr	r2, [pc, #40]	; (8008e40 <vPortSetupTimerInterrupt+0x40>)
 8008e16:	fba2 2303 	umull	r2, r3, r2, r3
 8008e1a:	099b      	lsrs	r3, r3, #6
 8008e1c:	4a09      	ldr	r2, [pc, #36]	; (8008e44 <vPortSetupTimerInterrupt+0x44>)
 8008e1e:	3b01      	subs	r3, #1
 8008e20:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008e22:	4b04      	ldr	r3, [pc, #16]	; (8008e34 <vPortSetupTimerInterrupt+0x34>)
 8008e24:	2207      	movs	r2, #7
 8008e26:	601a      	str	r2, [r3, #0]
}
 8008e28:	bf00      	nop
 8008e2a:	46bd      	mov	sp, r7
 8008e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e30:	4770      	bx	lr
 8008e32:	bf00      	nop
 8008e34:	e000e010 	.word	0xe000e010
 8008e38:	e000e018 	.word	0xe000e018
 8008e3c:	20000018 	.word	0x20000018
 8008e40:	10624dd3 	.word	0x10624dd3
 8008e44:	e000e014 	.word	0xe000e014

08008e48 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008e48:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008e58 <vPortEnableVFP+0x10>
 8008e4c:	6801      	ldr	r1, [r0, #0]
 8008e4e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008e52:	6001      	str	r1, [r0, #0]
 8008e54:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008e56:	bf00      	nop
 8008e58:	e000ed88 	.word	0xe000ed88

08008e5c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008e5c:	b480      	push	{r7}
 8008e5e:	b085      	sub	sp, #20
 8008e60:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008e62:	f3ef 8305 	mrs	r3, IPSR
 8008e66:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	2b0f      	cmp	r3, #15
 8008e6c:	d916      	bls.n	8008e9c <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008e6e:	4a19      	ldr	r2, [pc, #100]	; (8008ed4 <vPortValidateInterruptPriority+0x78>)
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	4413      	add	r3, r2
 8008e74:	781b      	ldrb	r3, [r3, #0]
 8008e76:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008e78:	4b17      	ldr	r3, [pc, #92]	; (8008ed8 <vPortValidateInterruptPriority+0x7c>)
 8008e7a:	781b      	ldrb	r3, [r3, #0]
 8008e7c:	7afa      	ldrb	r2, [r7, #11]
 8008e7e:	429a      	cmp	r2, r3
 8008e80:	d20c      	bcs.n	8008e9c <vPortValidateInterruptPriority+0x40>
	__asm volatile
 8008e82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e86:	b672      	cpsid	i
 8008e88:	f383 8811 	msr	BASEPRI, r3
 8008e8c:	f3bf 8f6f 	isb	sy
 8008e90:	f3bf 8f4f 	dsb	sy
 8008e94:	b662      	cpsie	i
 8008e96:	607b      	str	r3, [r7, #4]
}
 8008e98:	bf00      	nop
 8008e9a:	e7fe      	b.n	8008e9a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008e9c:	4b0f      	ldr	r3, [pc, #60]	; (8008edc <vPortValidateInterruptPriority+0x80>)
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008ea4:	4b0e      	ldr	r3, [pc, #56]	; (8008ee0 <vPortValidateInterruptPriority+0x84>)
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	429a      	cmp	r2, r3
 8008eaa:	d90c      	bls.n	8008ec6 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 8008eac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008eb0:	b672      	cpsid	i
 8008eb2:	f383 8811 	msr	BASEPRI, r3
 8008eb6:	f3bf 8f6f 	isb	sy
 8008eba:	f3bf 8f4f 	dsb	sy
 8008ebe:	b662      	cpsie	i
 8008ec0:	603b      	str	r3, [r7, #0]
}
 8008ec2:	bf00      	nop
 8008ec4:	e7fe      	b.n	8008ec4 <vPortValidateInterruptPriority+0x68>
	}
 8008ec6:	bf00      	nop
 8008ec8:	3714      	adds	r7, #20
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed0:	4770      	bx	lr
 8008ed2:	bf00      	nop
 8008ed4:	e000e3f0 	.word	0xe000e3f0
 8008ed8:	20000f7c 	.word	0x20000f7c
 8008edc:	e000ed0c 	.word	0xe000ed0c
 8008ee0:	20000f80 	.word	0x20000f80

08008ee4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008ee4:	b580      	push	{r7, lr}
 8008ee6:	b08a      	sub	sp, #40	; 0x28
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008eec:	2300      	movs	r3, #0
 8008eee:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008ef0:	f7fe fd8e 	bl	8007a10 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008ef4:	4b5b      	ldr	r3, [pc, #364]	; (8009064 <pvPortMalloc+0x180>)
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d101      	bne.n	8008f00 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008efc:	f000 f91a 	bl	8009134 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008f00:	4b59      	ldr	r3, [pc, #356]	; (8009068 <pvPortMalloc+0x184>)
 8008f02:	681a      	ldr	r2, [r3, #0]
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	4013      	ands	r3, r2
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	f040 8092 	bne.w	8009032 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d01f      	beq.n	8008f54 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 8008f14:	2208      	movs	r2, #8
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	4413      	add	r3, r2
 8008f1a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	f003 0307 	and.w	r3, r3, #7
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d016      	beq.n	8008f54 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	f023 0307 	bic.w	r3, r3, #7
 8008f2c:	3308      	adds	r3, #8
 8008f2e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	f003 0307 	and.w	r3, r3, #7
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d00c      	beq.n	8008f54 <pvPortMalloc+0x70>
	__asm volatile
 8008f3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f3e:	b672      	cpsid	i
 8008f40:	f383 8811 	msr	BASEPRI, r3
 8008f44:	f3bf 8f6f 	isb	sy
 8008f48:	f3bf 8f4f 	dsb	sy
 8008f4c:	b662      	cpsie	i
 8008f4e:	617b      	str	r3, [r7, #20]
}
 8008f50:	bf00      	nop
 8008f52:	e7fe      	b.n	8008f52 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d06b      	beq.n	8009032 <pvPortMalloc+0x14e>
 8008f5a:	4b44      	ldr	r3, [pc, #272]	; (800906c <pvPortMalloc+0x188>)
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	687a      	ldr	r2, [r7, #4]
 8008f60:	429a      	cmp	r2, r3
 8008f62:	d866      	bhi.n	8009032 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008f64:	4b42      	ldr	r3, [pc, #264]	; (8009070 <pvPortMalloc+0x18c>)
 8008f66:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008f68:	4b41      	ldr	r3, [pc, #260]	; (8009070 <pvPortMalloc+0x18c>)
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008f6e:	e004      	b.n	8008f7a <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 8008f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f72:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f7c:	685b      	ldr	r3, [r3, #4]
 8008f7e:	687a      	ldr	r2, [r7, #4]
 8008f80:	429a      	cmp	r2, r3
 8008f82:	d903      	bls.n	8008f8c <pvPortMalloc+0xa8>
 8008f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d1f1      	bne.n	8008f70 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008f8c:	4b35      	ldr	r3, [pc, #212]	; (8009064 <pvPortMalloc+0x180>)
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f92:	429a      	cmp	r2, r3
 8008f94:	d04d      	beq.n	8009032 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008f96:	6a3b      	ldr	r3, [r7, #32]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	2208      	movs	r2, #8
 8008f9c:	4413      	add	r3, r2
 8008f9e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008fa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fa2:	681a      	ldr	r2, [r3, #0]
 8008fa4:	6a3b      	ldr	r3, [r7, #32]
 8008fa6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008faa:	685a      	ldr	r2, [r3, #4]
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	1ad2      	subs	r2, r2, r3
 8008fb0:	2308      	movs	r3, #8
 8008fb2:	005b      	lsls	r3, r3, #1
 8008fb4:	429a      	cmp	r2, r3
 8008fb6:	d921      	bls.n	8008ffc <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008fb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	4413      	add	r3, r2
 8008fbe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008fc0:	69bb      	ldr	r3, [r7, #24]
 8008fc2:	f003 0307 	and.w	r3, r3, #7
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d00c      	beq.n	8008fe4 <pvPortMalloc+0x100>
	__asm volatile
 8008fca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fce:	b672      	cpsid	i
 8008fd0:	f383 8811 	msr	BASEPRI, r3
 8008fd4:	f3bf 8f6f 	isb	sy
 8008fd8:	f3bf 8f4f 	dsb	sy
 8008fdc:	b662      	cpsie	i
 8008fde:	613b      	str	r3, [r7, #16]
}
 8008fe0:	bf00      	nop
 8008fe2:	e7fe      	b.n	8008fe2 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fe6:	685a      	ldr	r2, [r3, #4]
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	1ad2      	subs	r2, r2, r3
 8008fec:	69bb      	ldr	r3, [r7, #24]
 8008fee:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ff2:	687a      	ldr	r2, [r7, #4]
 8008ff4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008ff6:	69b8      	ldr	r0, [r7, #24]
 8008ff8:	f000 f8fe 	bl	80091f8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008ffc:	4b1b      	ldr	r3, [pc, #108]	; (800906c <pvPortMalloc+0x188>)
 8008ffe:	681a      	ldr	r2, [r3, #0]
 8009000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009002:	685b      	ldr	r3, [r3, #4]
 8009004:	1ad3      	subs	r3, r2, r3
 8009006:	4a19      	ldr	r2, [pc, #100]	; (800906c <pvPortMalloc+0x188>)
 8009008:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800900a:	4b18      	ldr	r3, [pc, #96]	; (800906c <pvPortMalloc+0x188>)
 800900c:	681a      	ldr	r2, [r3, #0]
 800900e:	4b19      	ldr	r3, [pc, #100]	; (8009074 <pvPortMalloc+0x190>)
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	429a      	cmp	r2, r3
 8009014:	d203      	bcs.n	800901e <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009016:	4b15      	ldr	r3, [pc, #84]	; (800906c <pvPortMalloc+0x188>)
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	4a16      	ldr	r2, [pc, #88]	; (8009074 <pvPortMalloc+0x190>)
 800901c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800901e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009020:	685a      	ldr	r2, [r3, #4]
 8009022:	4b11      	ldr	r3, [pc, #68]	; (8009068 <pvPortMalloc+0x184>)
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	431a      	orrs	r2, r3
 8009028:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800902a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800902c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800902e:	2200      	movs	r2, #0
 8009030:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009032:	f7fe fcfb 	bl	8007a2c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009036:	69fb      	ldr	r3, [r7, #28]
 8009038:	f003 0307 	and.w	r3, r3, #7
 800903c:	2b00      	cmp	r3, #0
 800903e:	d00c      	beq.n	800905a <pvPortMalloc+0x176>
	__asm volatile
 8009040:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009044:	b672      	cpsid	i
 8009046:	f383 8811 	msr	BASEPRI, r3
 800904a:	f3bf 8f6f 	isb	sy
 800904e:	f3bf 8f4f 	dsb	sy
 8009052:	b662      	cpsie	i
 8009054:	60fb      	str	r3, [r7, #12]
}
 8009056:	bf00      	nop
 8009058:	e7fe      	b.n	8009058 <pvPortMalloc+0x174>
	return pvReturn;
 800905a:	69fb      	ldr	r3, [r7, #28]
}
 800905c:	4618      	mov	r0, r3
 800905e:	3728      	adds	r7, #40	; 0x28
 8009060:	46bd      	mov	sp, r7
 8009062:	bd80      	pop	{r7, pc}
 8009064:	20004b8c 	.word	0x20004b8c
 8009068:	20004b98 	.word	0x20004b98
 800906c:	20004b90 	.word	0x20004b90
 8009070:	20004b84 	.word	0x20004b84
 8009074:	20004b94 	.word	0x20004b94

08009078 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009078:	b580      	push	{r7, lr}
 800907a:	b086      	sub	sp, #24
 800907c:	af00      	add	r7, sp, #0
 800907e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	2b00      	cmp	r3, #0
 8009088:	d04c      	beq.n	8009124 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800908a:	2308      	movs	r3, #8
 800908c:	425b      	negs	r3, r3
 800908e:	697a      	ldr	r2, [r7, #20]
 8009090:	4413      	add	r3, r2
 8009092:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009094:	697b      	ldr	r3, [r7, #20]
 8009096:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009098:	693b      	ldr	r3, [r7, #16]
 800909a:	685a      	ldr	r2, [r3, #4]
 800909c:	4b23      	ldr	r3, [pc, #140]	; (800912c <vPortFree+0xb4>)
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	4013      	ands	r3, r2
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d10c      	bne.n	80090c0 <vPortFree+0x48>
	__asm volatile
 80090a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090aa:	b672      	cpsid	i
 80090ac:	f383 8811 	msr	BASEPRI, r3
 80090b0:	f3bf 8f6f 	isb	sy
 80090b4:	f3bf 8f4f 	dsb	sy
 80090b8:	b662      	cpsie	i
 80090ba:	60fb      	str	r3, [r7, #12]
}
 80090bc:	bf00      	nop
 80090be:	e7fe      	b.n	80090be <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80090c0:	693b      	ldr	r3, [r7, #16]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d00c      	beq.n	80090e2 <vPortFree+0x6a>
	__asm volatile
 80090c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090cc:	b672      	cpsid	i
 80090ce:	f383 8811 	msr	BASEPRI, r3
 80090d2:	f3bf 8f6f 	isb	sy
 80090d6:	f3bf 8f4f 	dsb	sy
 80090da:	b662      	cpsie	i
 80090dc:	60bb      	str	r3, [r7, #8]
}
 80090de:	bf00      	nop
 80090e0:	e7fe      	b.n	80090e0 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80090e2:	693b      	ldr	r3, [r7, #16]
 80090e4:	685a      	ldr	r2, [r3, #4]
 80090e6:	4b11      	ldr	r3, [pc, #68]	; (800912c <vPortFree+0xb4>)
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	4013      	ands	r3, r2
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d019      	beq.n	8009124 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80090f0:	693b      	ldr	r3, [r7, #16]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d115      	bne.n	8009124 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80090f8:	693b      	ldr	r3, [r7, #16]
 80090fa:	685a      	ldr	r2, [r3, #4]
 80090fc:	4b0b      	ldr	r3, [pc, #44]	; (800912c <vPortFree+0xb4>)
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	43db      	mvns	r3, r3
 8009102:	401a      	ands	r2, r3
 8009104:	693b      	ldr	r3, [r7, #16]
 8009106:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009108:	f7fe fc82 	bl	8007a10 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800910c:	693b      	ldr	r3, [r7, #16]
 800910e:	685a      	ldr	r2, [r3, #4]
 8009110:	4b07      	ldr	r3, [pc, #28]	; (8009130 <vPortFree+0xb8>)
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	4413      	add	r3, r2
 8009116:	4a06      	ldr	r2, [pc, #24]	; (8009130 <vPortFree+0xb8>)
 8009118:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800911a:	6938      	ldr	r0, [r7, #16]
 800911c:	f000 f86c 	bl	80091f8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8009120:	f7fe fc84 	bl	8007a2c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009124:	bf00      	nop
 8009126:	3718      	adds	r7, #24
 8009128:	46bd      	mov	sp, r7
 800912a:	bd80      	pop	{r7, pc}
 800912c:	20004b98 	.word	0x20004b98
 8009130:	20004b90 	.word	0x20004b90

08009134 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009134:	b480      	push	{r7}
 8009136:	b085      	sub	sp, #20
 8009138:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800913a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800913e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009140:	4b27      	ldr	r3, [pc, #156]	; (80091e0 <prvHeapInit+0xac>)
 8009142:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	f003 0307 	and.w	r3, r3, #7
 800914a:	2b00      	cmp	r3, #0
 800914c:	d00c      	beq.n	8009168 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	3307      	adds	r3, #7
 8009152:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	f023 0307 	bic.w	r3, r3, #7
 800915a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800915c:	68ba      	ldr	r2, [r7, #8]
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	1ad3      	subs	r3, r2, r3
 8009162:	4a1f      	ldr	r2, [pc, #124]	; (80091e0 <prvHeapInit+0xac>)
 8009164:	4413      	add	r3, r2
 8009166:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800916c:	4a1d      	ldr	r2, [pc, #116]	; (80091e4 <prvHeapInit+0xb0>)
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009172:	4b1c      	ldr	r3, [pc, #112]	; (80091e4 <prvHeapInit+0xb0>)
 8009174:	2200      	movs	r2, #0
 8009176:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	68ba      	ldr	r2, [r7, #8]
 800917c:	4413      	add	r3, r2
 800917e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009180:	2208      	movs	r2, #8
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	1a9b      	subs	r3, r3, r2
 8009186:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	f023 0307 	bic.w	r3, r3, #7
 800918e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	4a15      	ldr	r2, [pc, #84]	; (80091e8 <prvHeapInit+0xb4>)
 8009194:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009196:	4b14      	ldr	r3, [pc, #80]	; (80091e8 <prvHeapInit+0xb4>)
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	2200      	movs	r2, #0
 800919c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800919e:	4b12      	ldr	r3, [pc, #72]	; (80091e8 <prvHeapInit+0xb4>)
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	2200      	movs	r2, #0
 80091a4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80091aa:	683b      	ldr	r3, [r7, #0]
 80091ac:	68fa      	ldr	r2, [r7, #12]
 80091ae:	1ad2      	subs	r2, r2, r3
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80091b4:	4b0c      	ldr	r3, [pc, #48]	; (80091e8 <prvHeapInit+0xb4>)
 80091b6:	681a      	ldr	r2, [r3, #0]
 80091b8:	683b      	ldr	r3, [r7, #0]
 80091ba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80091bc:	683b      	ldr	r3, [r7, #0]
 80091be:	685b      	ldr	r3, [r3, #4]
 80091c0:	4a0a      	ldr	r2, [pc, #40]	; (80091ec <prvHeapInit+0xb8>)
 80091c2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80091c4:	683b      	ldr	r3, [r7, #0]
 80091c6:	685b      	ldr	r3, [r3, #4]
 80091c8:	4a09      	ldr	r2, [pc, #36]	; (80091f0 <prvHeapInit+0xbc>)
 80091ca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80091cc:	4b09      	ldr	r3, [pc, #36]	; (80091f4 <prvHeapInit+0xc0>)
 80091ce:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80091d2:	601a      	str	r2, [r3, #0]
}
 80091d4:	bf00      	nop
 80091d6:	3714      	adds	r7, #20
 80091d8:	46bd      	mov	sp, r7
 80091da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091de:	4770      	bx	lr
 80091e0:	20000f84 	.word	0x20000f84
 80091e4:	20004b84 	.word	0x20004b84
 80091e8:	20004b8c 	.word	0x20004b8c
 80091ec:	20004b94 	.word	0x20004b94
 80091f0:	20004b90 	.word	0x20004b90
 80091f4:	20004b98 	.word	0x20004b98

080091f8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80091f8:	b480      	push	{r7}
 80091fa:	b085      	sub	sp, #20
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009200:	4b28      	ldr	r3, [pc, #160]	; (80092a4 <prvInsertBlockIntoFreeList+0xac>)
 8009202:	60fb      	str	r3, [r7, #12]
 8009204:	e002      	b.n	800920c <prvInsertBlockIntoFreeList+0x14>
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	60fb      	str	r3, [r7, #12]
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	687a      	ldr	r2, [r7, #4]
 8009212:	429a      	cmp	r2, r3
 8009214:	d8f7      	bhi.n	8009206 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	685b      	ldr	r3, [r3, #4]
 800921e:	68ba      	ldr	r2, [r7, #8]
 8009220:	4413      	add	r3, r2
 8009222:	687a      	ldr	r2, [r7, #4]
 8009224:	429a      	cmp	r2, r3
 8009226:	d108      	bne.n	800923a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	685a      	ldr	r2, [r3, #4]
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	685b      	ldr	r3, [r3, #4]
 8009230:	441a      	add	r2, r3
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	685b      	ldr	r3, [r3, #4]
 8009242:	68ba      	ldr	r2, [r7, #8]
 8009244:	441a      	add	r2, r3
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	429a      	cmp	r2, r3
 800924c:	d118      	bne.n	8009280 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	681a      	ldr	r2, [r3, #0]
 8009252:	4b15      	ldr	r3, [pc, #84]	; (80092a8 <prvInsertBlockIntoFreeList+0xb0>)
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	429a      	cmp	r2, r3
 8009258:	d00d      	beq.n	8009276 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	685a      	ldr	r2, [r3, #4]
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	685b      	ldr	r3, [r3, #4]
 8009264:	441a      	add	r2, r3
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	681a      	ldr	r2, [r3, #0]
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	601a      	str	r2, [r3, #0]
 8009274:	e008      	b.n	8009288 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009276:	4b0c      	ldr	r3, [pc, #48]	; (80092a8 <prvInsertBlockIntoFreeList+0xb0>)
 8009278:	681a      	ldr	r2, [r3, #0]
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	601a      	str	r2, [r3, #0]
 800927e:	e003      	b.n	8009288 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	681a      	ldr	r2, [r3, #0]
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009288:	68fa      	ldr	r2, [r7, #12]
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	429a      	cmp	r2, r3
 800928e:	d002      	beq.n	8009296 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	687a      	ldr	r2, [r7, #4]
 8009294:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009296:	bf00      	nop
 8009298:	3714      	adds	r7, #20
 800929a:	46bd      	mov	sp, r7
 800929c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a0:	4770      	bx	lr
 80092a2:	bf00      	nop
 80092a4:	20004b84 	.word	0x20004b84
 80092a8:	20004b8c 	.word	0x20004b8c

080092ac <__libc_init_array>:
 80092ac:	b570      	push	{r4, r5, r6, lr}
 80092ae:	4d0d      	ldr	r5, [pc, #52]	; (80092e4 <__libc_init_array+0x38>)
 80092b0:	4c0d      	ldr	r4, [pc, #52]	; (80092e8 <__libc_init_array+0x3c>)
 80092b2:	1b64      	subs	r4, r4, r5
 80092b4:	10a4      	asrs	r4, r4, #2
 80092b6:	2600      	movs	r6, #0
 80092b8:	42a6      	cmp	r6, r4
 80092ba:	d109      	bne.n	80092d0 <__libc_init_array+0x24>
 80092bc:	4d0b      	ldr	r5, [pc, #44]	; (80092ec <__libc_init_array+0x40>)
 80092be:	4c0c      	ldr	r4, [pc, #48]	; (80092f0 <__libc_init_array+0x44>)
 80092c0:	f000 f82e 	bl	8009320 <_init>
 80092c4:	1b64      	subs	r4, r4, r5
 80092c6:	10a4      	asrs	r4, r4, #2
 80092c8:	2600      	movs	r6, #0
 80092ca:	42a6      	cmp	r6, r4
 80092cc:	d105      	bne.n	80092da <__libc_init_array+0x2e>
 80092ce:	bd70      	pop	{r4, r5, r6, pc}
 80092d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80092d4:	4798      	blx	r3
 80092d6:	3601      	adds	r6, #1
 80092d8:	e7ee      	b.n	80092b8 <__libc_init_array+0xc>
 80092da:	f855 3b04 	ldr.w	r3, [r5], #4
 80092de:	4798      	blx	r3
 80092e0:	3601      	adds	r6, #1
 80092e2:	e7f2      	b.n	80092ca <__libc_init_array+0x1e>
 80092e4:	0800bd6c 	.word	0x0800bd6c
 80092e8:	0800bd6c 	.word	0x0800bd6c
 80092ec:	0800bd6c 	.word	0x0800bd6c
 80092f0:	0800bd70 	.word	0x0800bd70

080092f4 <memcpy>:
 80092f4:	440a      	add	r2, r1
 80092f6:	4291      	cmp	r1, r2
 80092f8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80092fc:	d100      	bne.n	8009300 <memcpy+0xc>
 80092fe:	4770      	bx	lr
 8009300:	b510      	push	{r4, lr}
 8009302:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009306:	f803 4f01 	strb.w	r4, [r3, #1]!
 800930a:	4291      	cmp	r1, r2
 800930c:	d1f9      	bne.n	8009302 <memcpy+0xe>
 800930e:	bd10      	pop	{r4, pc}

08009310 <memset>:
 8009310:	4402      	add	r2, r0
 8009312:	4603      	mov	r3, r0
 8009314:	4293      	cmp	r3, r2
 8009316:	d100      	bne.n	800931a <memset+0xa>
 8009318:	4770      	bx	lr
 800931a:	f803 1b01 	strb.w	r1, [r3], #1
 800931e:	e7f9      	b.n	8009314 <memset+0x4>

08009320 <_init>:
 8009320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009322:	bf00      	nop
 8009324:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009326:	bc08      	pop	{r3}
 8009328:	469e      	mov	lr, r3
 800932a:	4770      	bx	lr

0800932c <_fini>:
 800932c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800932e:	bf00      	nop
 8009330:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009332:	bc08      	pop	{r3}
 8009334:	469e      	mov	lr, r3
 8009336:	4770      	bx	lr
