###############################################################
#  Generated by:      Cadence Innovus 19.16-s053_1
#  OS:                Linux x86_64(Host ID auto.ece.pdx.edu)
#  Generated on:      Tue Apr 25 13:13:52 2023
#  Design:            ORCA_TOP
#  Command:           report_ccopt_skew_groups -summary -file ../reports/ORCA_TOP.innovus.route.ccopt_skew_groups.rpt
###############################################################

Skew Group Structure:
=====================

---------------------------------------------------------------------------------
Skew Group                    Sources    Constrained Sinks    Unconstrained Sinks
---------------------------------------------------------------------------------
PCI_CLK/func_best_mode           1              394                    0
PCI_CLK/func_worst_mode          1              394                    0
PCI_CLK/test_best_mode           1              394                    0
PCI_CLK/test_worst_mode          1              394                    0
SDRAM_CLK/func_best_mode         1             2860                   34
SDRAM_CLK/func_worst_mode        1             2860                   34
SDRAM_CLK/test_best_mode         1             2860                   34
SDRAM_CLK/test_worst_mode        1             2860                   34
SYS_2x_CLK/func_best_mode        1             1928                    0
SYS_2x_CLK/func_worst_mode       1             1734                    1
SYS_2x_CLK/test_best_mode        1             1928                    0
SYS_2x_CLK/test_worst_mode       1             1734                    1
SYS_CLK/func_best_mode           1             1724                    0
SYS_CLK/func_worst_mode          1             1724                    0
SYS_CLK/test_best_mode           1             1724                    0
SYS_CLK/test_worst_mode          1             1724                    0
ate_clk/test_best_mode           1             5162                   34
ate_clk/test_worst_mode          1             4968                   35
---------------------------------------------------------------------------------

Skew Group Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner               Skew Group                    ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
worst_corner:setup.early    PCI_CLK/func_best_mode            -        0.711     0.847     0.835        0.017       ignored                  -         0.136              -
                            PCI_CLK/func_worst_mode           -        0.711     0.847     0.835        0.017       ignored                  -         0.136              -
                            PCI_CLK/test_best_mode            -        0.711     0.847     0.835        0.017       ignored                  -         0.136              -
                            PCI_CLK/test_worst_mode           -        0.711     0.847     0.835        0.017       ignored                  -         0.136              -
                            SDRAM_CLK/func_best_mode          -        0.958     1.099     1.067        0.028       ignored                  -         0.140              -
                            SDRAM_CLK/func_worst_mode         -        0.958     1.099     1.067        0.028       ignored                  -         0.140              -
                            SDRAM_CLK/test_best_mode          -        0.958     1.099     1.067        0.028       ignored                  -         0.140              -
                            SDRAM_CLK/test_worst_mode         -        0.958     1.099     1.067        0.028       ignored                  -         0.140              -
                            SYS_2x_CLK/func_best_mode         -        1.274     1.432     1.410        0.037       ignored                  -         0.158              -
                            SYS_2x_CLK/func_worst_mode        -        1.274     1.432     1.414        0.034       ignored                  -         0.158              -
                            SYS_2x_CLK/test_best_mode         -        1.274     1.432     1.410        0.037       ignored                  -         0.158              -
                            SYS_2x_CLK/test_worst_mode        -        1.274     1.432     1.414        0.034       ignored                  -         0.158              -
                            SYS_CLK/func_best_mode            -        0.998     1.148     1.131        0.033       ignored                  -         0.151              -
                            SYS_CLK/func_worst_mode           -        0.998     1.148     1.131        0.033       ignored                  -         0.151              -
                            SYS_CLK/test_best_mode            -        0.998     1.148     1.131        0.033       ignored                  -         0.151              -
                            SYS_CLK/test_worst_mode           -        0.998     1.148     1.131        0.033       ignored                  -         0.151              -
                            ate_clk/test_best_mode            -        0.932     1.098     1.052        0.032       ignored                  -         0.166              -
                            ate_clk/test_worst_mode           -        0.932     1.087     1.052        0.031       ignored                  -         0.154              -
worst_corner:setup.late     PCI_CLK/func_best_mode        none         0.726     0.881     0.867        0.020       auto computed        0.176         0.155    100% {0.726, 0.881}
                            PCI_CLK/func_worst_mode       none         0.726     0.881     0.867        0.020       auto computed        0.176         0.155    100% {0.726, 0.881}
                            PCI_CLK/test_best_mode        none         0.726     0.881     0.867        0.020       auto computed        0.176         0.155    100% {0.726, 0.881}
                            PCI_CLK/test_worst_mode       none         0.726     0.881     0.867        0.020       auto computed        0.176         0.155    100% {0.726, 0.881}
                            SDRAM_CLK/func_best_mode      none         0.971     1.150     1.116        0.032       auto computed       *0.176         0.180    99.7% {0.991, 1.150}
                            SDRAM_CLK/func_worst_mode     none         0.971     1.150     1.116        0.032       auto computed       *0.176         0.180    99.7% {0.991, 1.150}
                            SDRAM_CLK/test_best_mode      none         0.971     1.150     1.116        0.032       auto computed       *0.176         0.180    99.7% {0.991, 1.150}
                            SDRAM_CLK/test_worst_mode     none         0.971     1.150     1.116        0.032       auto computed       *0.176         0.180    99.7% {0.991, 1.150}
                            SYS_2x_CLK/func_best_mode     none         1.297     1.481     1.457        0.041       auto computed       *0.176         0.184    99.5% {1.305, 1.481}
                            SYS_2x_CLK/func_worst_mode    none         1.297     1.481     1.462        0.038       auto computed       *0.176         0.184    99.4% {1.305, 1.481}
                            SYS_2x_CLK/test_best_mode     none         1.297     1.481     1.457        0.041       auto computed       *0.176         0.184    99.5% {1.305, 1.481}
                            SYS_2x_CLK/test_worst_mode    none         1.297     1.481     1.462        0.038       auto computed       *0.176         0.184    99.4% {1.305, 1.481}
                            SYS_CLK/func_best_mode        none         1.013     1.195     1.177        0.036       auto computed       *0.176         0.182    99.5% {1.039, 1.195}
                            SYS_CLK/func_worst_mode       none         1.013     1.195     1.177        0.036       auto computed       *0.176         0.182    99.5% {1.039, 1.195}
                            SYS_CLK/test_best_mode        none         1.013     1.195     1.177        0.036       auto computed       *0.176         0.182    99.5% {1.039, 1.195}
                            SYS_CLK/test_worst_mode       none         1.013     1.195     1.177        0.036       auto computed       *0.176         0.182    99.5% {1.039, 1.195}
                            ate_clk/test_best_mode        none         0.950     1.132     1.097        0.034       auto computed       *0.176         0.182    99.8% {0.964, 1.132}
                            ate_clk/test_worst_mode       none         0.950     1.124     1.097        0.033       auto computed        0.176         0.174    100% {0.950, 1.124}
best_corner:hold.early      PCI_CLK/func_best_mode            -        0.135     0.184     0.172        0.008       ignored                  -         0.049              -
                            PCI_CLK/func_worst_mode           -        0.135     0.184     0.172        0.008       ignored                  -         0.049              -
                            PCI_CLK/test_best_mode            -        0.135     0.184     0.172        0.008       ignored                  -         0.049              -
                            PCI_CLK/test_worst_mode           -        0.135     0.184     0.172        0.008       ignored                  -         0.049              -
                            SDRAM_CLK/func_best_mode          -        0.173     0.229     0.219        0.007       ignored                  -         0.056              -
                            SDRAM_CLK/func_worst_mode         -        0.173     0.229     0.219        0.007       ignored                  -         0.056              -
                            SDRAM_CLK/test_best_mode          -        0.173     0.229     0.219        0.007       ignored                  -         0.056              -
                            SDRAM_CLK/test_worst_mode         -        0.173     0.229     0.219        0.007       ignored                  -         0.056              -
                            SYS_2x_CLK/func_best_mode         -        0.234     0.359     0.292        0.018       ignored                  -         0.125              -
                            SYS_2x_CLK/func_worst_mode        -        0.234     0.293     0.287        0.008       ignored                  -         0.059              -
                            SYS_2x_CLK/test_best_mode         -        0.234     0.359     0.292        0.018       ignored                  -         0.125              -
                            SYS_2x_CLK/test_worst_mode        -        0.234     0.293     0.287        0.008       ignored                  -         0.059              -
                            SYS_CLK/func_best_mode            -        0.185     0.242     0.236        0.007       ignored                  -         0.057              -
                            SYS_CLK/func_worst_mode           -        0.185     0.242     0.236        0.007       ignored                  -         0.057              -
                            SYS_CLK/test_best_mode            -        0.185     0.242     0.236        0.007       ignored                  -         0.057              -
                            SYS_CLK/test_worst_mode           -        0.185     0.242     0.236        0.007       ignored                  -         0.057              -
                            ate_clk/test_best_mode            -        0.172     0.298     0.215        0.014       ignored                  -         0.127              -
                            ate_clk/test_worst_mode           -        0.172     0.222     0.213        0.007       ignored                  -         0.050              -
best_corner:hold.late       PCI_CLK/func_best_mode            -        0.139     0.190     0.177        0.008       ignored                  -         0.051              -
                            PCI_CLK/func_worst_mode           -        0.139     0.190     0.177        0.008       ignored                  -         0.051              -
                            PCI_CLK/test_best_mode            -        0.139     0.190     0.177        0.008       ignored                  -         0.051              -
                            PCI_CLK/test_worst_mode           -        0.139     0.190     0.177        0.008       ignored                  -         0.051              -
                            SDRAM_CLK/func_best_mode          -        0.177     0.236     0.226        0.007       ignored                  -         0.059              -
                            SDRAM_CLK/func_worst_mode         -        0.177     0.236     0.226        0.007       ignored                  -         0.059              -
                            SDRAM_CLK/test_best_mode          -        0.177     0.236     0.226        0.007       ignored                  -         0.059              -
                            SDRAM_CLK/test_worst_mode         -        0.177     0.236     0.226        0.007       ignored                  -         0.059              -
                            SYS_2x_CLK/func_best_mode         -        0.240     0.365     0.299        0.018       ignored                  -         0.126              -
                            SYS_2x_CLK/func_worst_mode        -        0.240     0.301     0.293        0.009       ignored                  -         0.062              -
                            SYS_2x_CLK/test_best_mode         -        0.240     0.365     0.299        0.018       ignored                  -         0.126              -
                            SYS_2x_CLK/test_worst_mode        -        0.240     0.301     0.293        0.009       ignored                  -         0.062              -
                            SYS_CLK/func_best_mode            -        0.189     0.249     0.241        0.008       ignored                  -         0.060              -
                            SYS_CLK/func_worst_mode           -        0.189     0.249     0.241        0.008       ignored                  -         0.060              -
                            SYS_CLK/test_best_mode            -        0.189     0.249     0.241        0.008       ignored                  -         0.060              -
                            SYS_CLK/test_worst_mode           -        0.189     0.249     0.241        0.008       ignored                  -         0.060              -
                            ate_clk/test_best_mode            -        0.174     0.303     0.221        0.014       ignored                  -         0.129              -
                            ate_clk/test_worst_mode           -        0.174     0.229     0.219        0.007       ignored                  -         0.056              -
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

----------------------------------------------------------------------------------------------
Timing Corner               Skew Group                    Min ID    PathID    Max ID    PathID
----------------------------------------------------------------------------------------------
worst_corner:setup.early    PCI_CLK/func_best_mode        0.711       -       0.847       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__3_/CLK
                            PCI_CLK/func_worst_mode       0.711       -       0.847       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__3_/CLK
                            PCI_CLK/test_best_mode        0.711       -       0.847       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__3_/CLK
                            PCI_CLK/test_worst_mode       0.711       -       0.847       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__3_/CLK
                            SDRAM_CLK/func_best_mode      0.958       -       1.099       -
-    min I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__24_/CLK
                            SDRAM_CLK/func_worst_mode     0.958       -       1.099       -
-    min I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__24_/CLK
                            SDRAM_CLK/test_best_mode      0.958       -       1.099       -
-    min I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__24_/CLK
                            SDRAM_CLK/test_worst_mode     0.958       -       1.099       -
-    min I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__24_/CLK
                            SYS_2x_CLK/func_best_mode     1.274       -       1.432       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_CONTEXT_MEM/ram_read_addr_reg_5_/CLK
                            SYS_2x_CLK/func_worst_mode    1.274       -       1.432       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_CONTEXT_MEM/ram_read_addr_reg_5_/CLK
                            SYS_2x_CLK/test_best_mode     1.274       -       1.432       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_CONTEXT_MEM/ram_read_addr_reg_5_/CLK
                            SYS_2x_CLK/test_worst_mode    1.274       -       1.432       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_CONTEXT_MEM/ram_read_addr_reg_5_/CLK
                            SYS_CLK/func_best_mode        0.998       -       1.148       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_CONTEXT_MEM/ram_read_addr_reg_5_/CLK
                            SYS_CLK/func_worst_mode       0.998       -       1.148       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_CONTEXT_MEM/ram_read_addr_reg_5_/CLK
                            SYS_CLK/test_best_mode        0.998       -       1.148       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_CONTEXT_MEM/ram_read_addr_reg_5_/CLK
                            SYS_CLK/test_worst_mode       0.998       -       1.148       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_CONTEXT_MEM/ram_read_addr_reg_5_/CLK
                            ate_clk/test_best_mode        0.932       -       1.098       -
-    min I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/CLK
-    max I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_/CLK
                            ate_clk/test_worst_mode       0.932       -       1.087       -
-    min I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empty_int_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__3_/CLK
worst_corner:setup.late     PCI_CLK/func_best_mode        0.726       -       0.881       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__4_/CLK
                            PCI_CLK/func_worst_mode       0.726       -       0.881       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__4_/CLK
                            PCI_CLK/test_best_mode        0.726       -       0.881       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__4_/CLK
                            PCI_CLK/test_worst_mode       0.726       -       0.881       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__4_/CLK
                            SDRAM_CLK/func_best_mode      0.971       -       1.150       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__24_/CLK
                            SDRAM_CLK/func_worst_mode     0.971       -       1.150       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__24_/CLK
                            SDRAM_CLK/test_best_mode      0.971       -       1.150       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__24_/CLK
                            SDRAM_CLK/test_worst_mode     0.971       -       1.150       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__24_/CLK
                            SYS_2x_CLK/func_best_mode     1.297       -       1.481       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_BLENDER_0/s1_op1_reg_29_/CLK
                            SYS_2x_CLK/func_worst_mode    1.297       -       1.481       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_BLENDER_0/s1_op1_reg_29_/CLK
                            SYS_2x_CLK/test_best_mode     1.297       -       1.481       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_BLENDER_0/s1_op1_reg_29_/CLK
                            SYS_2x_CLK/test_worst_mode    1.297       -       1.481       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_BLENDER_0/s1_op1_reg_29_/CLK
                            SYS_CLK/func_best_mode        1.013       -       1.195       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
-    max I_BLENDER_0/s1_op1_reg_29_/CLK
                            SYS_CLK/func_worst_mode       1.013       -       1.195       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
-    max I_BLENDER_0/s1_op1_reg_29_/CLK
                            SYS_CLK/test_best_mode        1.013       -       1.195       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
-    max I_BLENDER_0/s1_op1_reg_29_/CLK
                            SYS_CLK/test_worst_mode       1.013       -       1.195       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
-    max I_BLENDER_0/s1_op1_reg_29_/CLK
                            ate_clk/test_best_mode        0.950       -       1.132       -
-    min occ_int2/U_clk_control_i_2/slow_clk_enable_l_reg/CLK
-    max I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_/CLK
                            ate_clk/test_worst_mode       0.950       -       1.124       -
-    min occ_int2/U_clk_control_i_2/slow_clk_enable_l_reg/CLK
-    max I_BLENDER_0/s1_op1_reg_29_/CLK
best_corner:hold.early      PCI_CLK/func_best_mode        0.135       -       0.184       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__4_/CLK
                            PCI_CLK/func_worst_mode       0.135       -       0.184       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__4_/CLK
                            PCI_CLK/test_best_mode        0.135       -       0.184       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__4_/CLK
                            PCI_CLK/test_worst_mode       0.135       -       0.184       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__4_/CLK
                            SDRAM_CLK/func_best_mode      0.173       -       0.229       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__24_/CLK
                            SDRAM_CLK/func_worst_mode     0.173       -       0.229       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__24_/CLK
                            SDRAM_CLK/test_best_mode      0.173       -       0.229       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__24_/CLK
                            SDRAM_CLK/test_worst_mode     0.173       -       0.229       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__24_/CLK
                            SYS_2x_CLK/func_best_mode     0.234       -       0.359       -
-    min occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/CLK
                            SYS_2x_CLK/func_worst_mode    0.234       -       0.293       -
-    min occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_1__20_/CLK
                            SYS_2x_CLK/test_best_mode     0.234       -       0.359       -
-    min occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/CLK
                            SYS_2x_CLK/test_worst_mode    0.234       -       0.293       -
-    min occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_1__20_/CLK
                            SYS_CLK/func_best_mode        0.185       -       0.242       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_1__20_/CLK
                            SYS_CLK/func_worst_mode       0.185       -       0.242       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_1__20_/CLK
                            SYS_CLK/test_best_mode        0.185       -       0.242       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_1__20_/CLK
                            SYS_CLK/test_worst_mode       0.185       -       0.242       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_1__20_/CLK
                            ate_clk/test_best_mode        0.172       -       0.298       -
-    min I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-    max I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/CLK
                            ate_clk/test_worst_mode       0.172       -       0.222       -
-    min I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__4_/CLK
best_corner:hold.late       PCI_CLK/func_best_mode        0.139       -       0.190       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__4_/CLK
                            PCI_CLK/func_worst_mode       0.139       -       0.190       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__4_/CLK
                            PCI_CLK/test_best_mode        0.139       -       0.190       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__4_/CLK
                            PCI_CLK/test_worst_mode       0.139       -       0.190       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__4_/CLK
                            SDRAM_CLK/func_best_mode      0.177       -       0.236       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__4_/CLK
                            SDRAM_CLK/func_worst_mode     0.177       -       0.236       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__4_/CLK
                            SDRAM_CLK/test_best_mode      0.177       -       0.236       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__4_/CLK
                            SDRAM_CLK/test_worst_mode     0.177       -       0.236       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__4_/CLK
                            SYS_2x_CLK/func_best_mode     0.240       -       0.365       -
-    min occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/CLK
                            SYS_2x_CLK/func_worst_mode    0.240       -       0.301       -
-    min occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_1__20_/CLK
                            SYS_2x_CLK/test_best_mode     0.240       -       0.365       -
-    min occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/CLK
                            SYS_2x_CLK/test_worst_mode    0.240       -       0.301       -
-    min occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_1__20_/CLK
                            SYS_CLK/func_best_mode        0.189       -       0.249       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_1__20_/CLK
                            SYS_CLK/func_worst_mode       0.189       -       0.249       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_1__20_/CLK
                            SYS_CLK/test_best_mode        0.189       -       0.249       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_1__20_/CLK
                            SYS_CLK/test_worst_mode       0.189       -       0.249       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_1__20_/CLK
                            ate_clk/test_best_mode        0.174       -       0.303       -
-    min I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-    max I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_2_/CLK
                            ate_clk/test_worst_mode       0.174       -       0.229       -
-    min I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/mega_shift_0_reg_2__4_/CLK
----------------------------------------------------------------------------------------------

