<div class="line"><a name="l06427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf24e48cf288db4a4643057dd09e3a7b"> 6427</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE2                DAC_CR_WAVE2_Msk                           </span></div>
<div class="line"><a name="l06428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d"> 6428</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE2_0              (0x1UL &lt;&lt; DAC_CR_WAVE2_Pos)                </span></div>
<div class="line"><a name="l06429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4798bf254010b442b4ac4288c2f1b65f"> 6429</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE2_1              (0x2UL &lt;&lt; DAC_CR_WAVE2_Pos)                </span></div>
<div class="line"><a name="l06431"></a><span class="lineno"> 6431</span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_Pos            (24U)</span></div>
<div class="line"><a name="l06432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace1bce6cad4004ab884396a1d73a1725"> 6432</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_Msk            (0xFUL &lt;&lt; DAC_CR_MAMP2_Pos)                </span></div>
<div class="line"><a name="l06433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cf03fe2359cb0f11c33f793c2e92bdd"> 6433</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2                DAC_CR_MAMP2_Msk                           </span></div>
<div class="line"><a name="l06434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8d952192721dbdcea8d707d43096454"> 6434</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_0              (0x1UL &lt;&lt; DAC_CR_MAMP2_Pos)                </span></div>
<div class="line"><a name="l06435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga860032e8196838cd36a655c1749139d6"> 6435</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_1              (0x2UL &lt;&lt; DAC_CR_MAMP2_Pos)                </span></div>
<div class="line"><a name="l06436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2147ffa3282e9ff22475e5d6040f269e"> 6436</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_2              (0x4UL &lt;&lt; DAC_CR_MAMP2_Pos)                </span></div>
<div class="line"><a name="l06437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0fe77a2029873111cbe723a5cba9c57"> 6437</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_3              (0x8UL &lt;&lt; DAC_CR_MAMP2_Pos)                </span></div>
<div class="line"><a name="l06439"></a><span class="lineno"> 6439</span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN2_Pos           (28U)</span></div>
<div class="line"><a name="l06440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa85027944d9eddc64c42ee2ed98611f4"> 6440</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN2_Msk           (0x1UL &lt;&lt; DAC_CR_DMAEN2_Pos)               </span></div>
<div class="line"><a name="l06441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f905c2ac89f976df6c4beffdde58b53"> 6441</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN2               DAC_CR_DMAEN2_Msk                          </span></div>
<div class="line"><a name="l06442"></a><span class="lineno"> 6442</span>&#160;<span class="preprocessor">#define DAC_CR_DMAUDRIE2_Pos        (29U)</span></div>
<div class="line"><a name="l06443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga239ab4f68c1a74d0e9423bbf6c98c5da"> 6443</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAUDRIE2_Msk        (0x1UL &lt;&lt; DAC_CR_DMAUDRIE2_Pos)            </span></div>
<div class="line"><a name="l06444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga803e3bae78ced744b93aa76615303e15"> 6444</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAUDRIE2            DAC_CR_DMAUDRIE2_Msk                       </span></div>
<div class="line"><a name="l06445"></a><span class="lineno"> 6445</span>&#160;<span class="preprocessor">#define DAC_CR_CEN2_Pos             (30U)</span></div>
<div class="line"><a name="l06446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22af867ef3f1cad485aee0da8c74b7ba"> 6446</a></span>&#160;<span class="preprocessor">#define DAC_CR_CEN2_Msk             (0x1UL &lt;&lt; DAC_CR_CEN2_Pos)                 </span></div>
<div class="line"><a name="l06447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83ccfa330c76c4dd4129e385b895552e"> 6447</a></span>&#160;<span class="preprocessor">#define DAC_CR_CEN2                 DAC_CR_CEN2_Msk                            </span></div>
<div class="line"><a name="l06449"></a><span class="lineno"> 6449</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_SWTRIGR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06450"></a><span class="lineno"> 6450</span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG1_Pos     (0U)</span></div>
<div class="line"><a name="l06451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga819696c72cca7dd861aa7a3d9081e425"> 6451</a></span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG1_Msk     (0x1UL &lt;&lt; DAC_SWTRIGR_SWTRIG1_Pos)         </span></div>
<div class="line"><a name="l06452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd"> 6452</a></span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG1         DAC_SWTRIGR_SWTRIG1_Msk                    </span></div>
<div class="line"><a name="l06453"></a><span class="lineno"> 6453</span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG2_Pos     (1U)</span></div>
<div class="line"><a name="l06454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga107859f1c6bd2dc30bf632941121bb05"> 6454</a></span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG2_Msk     (0x1UL &lt;&lt; DAC_SWTRIGR_SWTRIG2_Pos)         </span></div>
<div class="line"><a name="l06455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0e53585b505d21f5c457476bd5a18f8"> 6455</a></span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG2         DAC_SWTRIGR_SWTRIG2_Msk                    </span></div>
<div class="line"><a name="l06457"></a><span class="lineno"> 6457</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12R1 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06458"></a><span class="lineno"> 6458</span>&#160;<span class="preprocessor">#define DAC_DHR12R1_DACC1DHR_Pos    (0U)</span></div>
<div class="line"><a name="l06459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga203fee3fe672b7468231c91ce8a55e4b"> 6459</a></span>&#160;<span class="preprocessor">#define DAC_DHR12R1_DACC1DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12R1_DACC1DHR_Pos)      </span></div>
<div class="line"><a name="l06460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d"> 6460</a></span>&#160;<span class="preprocessor">#define DAC_DHR12R1_DACC1DHR        DAC_DHR12R1_DACC1DHR_Msk                   </span></div>
<div class="line"><a name="l06462"></a><span class="lineno"> 6462</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12L1 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06463"></a><span class="lineno"> 6463</span>&#160;<span class="preprocessor">#define DAC_DHR12L1_DACC1DHR_Pos    (4U)</span></div>
<div class="line"><a name="l06464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga065dab2c8181ab7e3ff6cb43a86400c4"> 6464</a></span>&#160;<span class="preprocessor">#define DAC_DHR12L1_DACC1DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12L1_DACC1DHR_Pos)      </span></div>
<div class="line"><a name="l06465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d34667f8f4b753689c8c936c28471c5"> 6465</a></span>&#160;<span class="preprocessor">#define DAC_DHR12L1_DACC1DHR        DAC_DHR12L1_DACC1DHR_Msk                   </span></div>
<div class="line"><a name="l06467"></a><span class="lineno"> 6467</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8R1 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06468"></a><span class="lineno"> 6468</span>&#160;<span class="preprocessor">#define DAC_DHR8R1_DACC1DHR_Pos     (0U)</span></div>
<div class="line"><a name="l06469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacde0062be02bb512e2bdc5ee84b4f17f"> 6469</a></span>&#160;<span class="preprocessor">#define DAC_DHR8R1_DACC1DHR_Msk     (0xFFUL &lt;&lt; DAC_DHR8R1_DACC1DHR_Pos)        </span></div>
<div class="line"><a name="l06470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1fc9f022fe4a08f67c51646177b26cb"> 6470</a></span>&#160;<span class="preprocessor">#define DAC_DHR8R1_DACC1DHR         DAC_DHR8R1_DACC1DHR_Msk                    </span></div>
<div class="line"><a name="l06472"></a><span class="lineno"> 6472</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12R2 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06473"></a><span class="lineno"> 6473</span>&#160;<span class="preprocessor">#define DAC_DHR12R2_DACC2DHR_Pos    (0U)</span></div>
<div class="line"><a name="l06474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3cf4f31c9248dc74d00b813c1f2b2e0"> 6474</a></span>&#160;<span class="preprocessor">#define DAC_DHR12R2_DACC2DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12R2_DACC2DHR_Pos)      </span></div>
<div class="line"><a name="l06475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7506e369b37d55826042b540b10e44c7"> 6475</a></span>&#160;<span class="preprocessor">#define DAC_DHR12R2_DACC2DHR        DAC_DHR12R2_DACC2DHR_Msk                   </span></div>
<div class="line"><a name="l06477"></a><span class="lineno"> 6477</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12L2 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06478"></a><span class="lineno"> 6478</span>&#160;<span class="preprocessor">#define DAC_DHR12L2_DACC2DHR_Pos    (4U)</span></div>
<div class="line"><a name="l06479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a67db51971c777b7ee75c4da5bc8e8"> 6479</a></span>&#160;<span class="preprocessor">#define DAC_DHR12L2_DACC2DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12L2_DACC2DHR_Pos)      </span></div>
<div class="line"><a name="l06480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f66bd794202221e1a55547673b7abab"> 6480</a></span>&#160;<span class="preprocessor">#define DAC_DHR12L2_DACC2DHR        DAC_DHR12L2_DACC2DHR_Msk                   </span></div>
<div class="line"><a name="l06482"></a><span class="lineno"> 6482</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8R2 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06483"></a><span class="lineno"> 6483</span>&#160;<span class="preprocessor">#define DAC_DHR8R2_DACC2DHR_Pos     (0U)</span></div>
<div class="line"><a name="l06484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf3e9e86edc54f83e02d2a0d3f486658"> 6484</a></span>&#160;<span class="preprocessor">#define DAC_DHR8R2_DACC2DHR_Msk     (0xFFUL &lt;&lt; DAC_DHR8R2_DACC2DHR_Pos)        </span></div>
<div class="line"><a name="l06485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7da94dc053e6637efb9ccb57b7ae481c"> 6485</a></span>&#160;<span class="preprocessor">#define DAC_DHR8R2_DACC2DHR         DAC_DHR8R2_DACC2DHR_Msk                    </span></div>
<div class="line"><a name="l06487"></a><span class="lineno"> 6487</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12RD register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06488"></a><span class="lineno"> 6488</span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC1DHR_Pos    (0U)</span></div>
<div class="line"><a name="l06489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cf050c1d3f7c651b461b463c8ae659e"> 6489</a></span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC1DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12RD_DACC1DHR_Pos)      </span></div>
<div class="line"><a name="l06490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca45719f3d365c9495bdcf6364ae59f8"> 6490</a></span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC1DHR        DAC_DHR12RD_DACC1DHR_Msk                   </span></div>
<div class="line"><a name="l06491"></a><span class="lineno"> 6491</span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC2DHR_Pos    (16U)</span></div>
<div class="line"><a name="l06492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0ae28d5d855fd8fe53de3d5fc2ee437"> 6492</a></span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC2DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12RD_DACC2DHR_Pos)      </span></div>
<div class="line"><a name="l06493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3edd68db1697af93027e05f6b764c540"> 6493</a></span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC2DHR        DAC_DHR12RD_DACC2DHR_Msk                   </span></div>
<div class="line"><a name="l06495"></a><span class="lineno"> 6495</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12LD register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06496"></a><span class="lineno"> 6496</span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC1DHR_Pos    (4U)</span></div>
<div class="line"><a name="l06497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbf9e7bb591e9c954f648ce36f5f9f90"> 6497</a></span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC1DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12LD_DACC1DHR_Pos)      </span></div>
<div class="line"><a name="l06498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga203db656bfef6fedee17b99fb77b1bdd"> 6498</a></span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC1DHR        DAC_DHR12LD_DACC1DHR_Msk                   </span></div>
<div class="line"><a name="l06499"></a><span class="lineno"> 6499</span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC2DHR_Pos    (20U)</span></div>
<div class="line"><a name="l06500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c6a0375af61a42378851c55436f0e23"> 6500</a></span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC2DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12LD_DACC2DHR_Pos)      </span></div>
<div class="line"><a name="l06501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8421d613b182aab8d6c58592bcda6c17"> 6501</a></span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC2DHR        DAC_DHR12LD_DACC2DHR_Msk                   </span></div>
<div class="line"><a name="l06503"></a><span class="lineno"> 6503</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8RD register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06504"></a><span class="lineno"> 6504</span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC1DHR_Pos     (0U)</span></div>
<div class="line"><a name="l06505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1b85c14a79ef230c7771336ab683678"> 6505</a></span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC1DHR_Msk     (0xFFUL &lt;&lt; DAC_DHR8RD_DACC1DHR_Pos)        </span></div>
<div class="line"><a name="l06506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aee01ad181fa5b541864ed62907d70d"> 6506</a></span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC1DHR         DAC_DHR8RD_DACC1DHR_Msk                    </span></div>
<div class="line"><a name="l06507"></a><span class="lineno"> 6507</span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC2DHR_Pos     (8U)</span></div>
<div class="line"><a name="l06508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3520456f0013e51d3d2c3694d86488b6"> 6508</a></span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC2DHR_Msk     (0xFFUL &lt;&lt; DAC_DHR8RD_DACC2DHR_Pos)        </span></div>
<div class="line"><a name="l06509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae31631eaac76ebecb059918c351ef3c9"> 6509</a></span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC2DHR         DAC_DHR8RD_DACC2DHR_Msk                    </span></div>
<div class="line"><a name="l06511"></a><span class="lineno"> 6511</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DAC_DOR1 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06512"></a><span class="lineno"> 6512</span>&#160;<span class="preprocessor">#define DAC_DOR1_DACC1DOR_Pos       (0U)</span></div>
<div class="line"><a name="l06513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae11b4b811ab6ba4e981ee60318f7d1a4"> 6513</a></span>&#160;<span class="preprocessor">#define DAC_DOR1_DACC1DOR_Msk       (0xFFFUL &lt;&lt; DAC_DOR1_DACC1DOR_Pos)         </span></div>
<div class="line"><a name="l06514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b4192938e039dc25a7df8fcc5f3932a"> 6514</a></span>&#160;<span class="preprocessor">#define DAC_DOR1_DACC1DOR           DAC_DOR1_DACC1DOR_Msk                      </span></div>
<div class="line"><a name="l06516"></a><span class="lineno"> 6516</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DAC_DOR2 register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06517"></a><span class="lineno"> 6517</span>&#160;<span class="preprocessor">#define DAC_DOR2_DACC2DOR_Pos       (0U)</span></div>
<div class="line"><a name="l06518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a6d4d4b3b48221d195a3acb51ad6fbe"> 6518</a></span>&#160;<span class="preprocessor">#define DAC_DOR2_DACC2DOR_Msk       (0xFFFUL &lt;&lt; DAC_DOR2_DACC2DOR_Pos)         </span></div>
<div class="line"><a name="l06519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaaa39c1e82279918918b072fd56db04"> 6519</a></span>&#160;<span class="preprocessor">#define DAC_DOR2_DACC2DOR           DAC_DOR2_DACC2DOR_Msk                      </span></div>
<div class="line"><a name="l06521"></a><span class="lineno"> 6521</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DAC_SR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06522"></a><span class="lineno"> 6522</span>&#160;<span class="preprocessor">#define DAC_SR_DMAUDR1_Pos          (13U)</span></div>
<div class="line"><a name="l06523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75ded00bd7866ed6e38c52beb4854d64"> 6523</a></span>&#160;<span class="preprocessor">#define DAC_SR_DMAUDR1_Msk          (0x1UL &lt;&lt; DAC_SR_DMAUDR1_Pos)              </span></div>
<div class="line"><a name="l06524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d2048d6b521fb0946dc8c4e577a49c0"> 6524</a></span>&#160;<span class="preprocessor">#define DAC_SR_DMAUDR1              DAC_SR_DMAUDR1_Msk                         </span></div>
<div class="line"><a name="l06525"></a><span class="lineno"> 6525</span>&#160;<span class="preprocessor">#define DAC_SR_CAL_FLAG1_Pos        (14U)</span></div>
<div class="line"><a name="l06526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab11f12c0c3ad12a1df216b909e183a5e"> 6526</a></span>&#160;<span class="preprocessor">#define DAC_SR_CAL_FLAG1_Msk        (0x1UL &lt;&lt; DAC_SR_CAL_FLAG1_Pos)            </span></div>
<div class="line"><a name="l06527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a28933728ad7218c1a35a28f369f237"> 6527</a></span>&#160;<span class="preprocessor">#define DAC_SR_CAL_FLAG1            DAC_SR_CAL_FLAG1_Msk                       </span></div>
<div class="line"><a name="l06528"></a><span class="lineno"> 6528</span>&#160;<span class="preprocessor">#define DAC_SR_BWST1_Pos            (15U)</span></div>
<div class="line"><a name="l06529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc6f1dcf843c40e189f723b6cf0ccd1f"> 6529</a></span>&#160;<span class="preprocessor">#define DAC_SR_BWST1_Msk            (0x1UL &lt;&lt; DAC_SR_BWST1_Pos)                </span></div>
<div class="line"><a name="l06530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4bb7ec09f274673a0bc638e628a48eb"> 6530</a></span>&#160;<span class="preprocessor">#define DAC_SR_BWST1                DAC_SR_BWST1_Msk                           </span></div>
<div class="line"><a name="l06532"></a><span class="lineno"> 6532</span>&#160;<span class="preprocessor">#define DAC_SR_DMAUDR2_Pos          (29U)</span></div>
<div class="line"><a name="l06533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccadc59668f44b530b866ebcce6f0c74"> 6533</a></span>&#160;<span class="preprocessor">#define DAC_SR_DMAUDR2_Msk          (0x1UL &lt;&lt; DAC_SR_DMAUDR2_Pos)              </span></div>
<div class="line"><a name="l06534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf16e48ab85d9261c5b599c56b14aea5d"> 6534</a></span>&#160;<span class="preprocessor">#define DAC_SR_DMAUDR2              DAC_SR_DMAUDR2_Msk                         </span></div>
<div class="line"><a name="l06535"></a><span class="lineno"> 6535</span>&#160;<span class="preprocessor">#define DAC_SR_CAL_FLAG2_Pos        (30U)</span></div>
<div class="line"><a name="l06536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98e69300cee9ea99e6a4efbe90ad8650"> 6536</a></span>&#160;<span class="preprocessor">#define DAC_SR_CAL_FLAG2_Msk        (0x1UL &lt;&lt; DAC_SR_CAL_FLAG2_Pos)            </span></div>
<div class="line"><a name="l06537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8625d64b52916aecec4ad1af2151611"> 6537</a></span>&#160;<span class="preprocessor">#define DAC_SR_CAL_FLAG2            DAC_SR_CAL_FLAG2_Msk                       </span></div>
<div class="line"><a name="l06538"></a><span class="lineno"> 6538</span>&#160;<span class="preprocessor">#define DAC_SR_BWST2_Pos            (31U)</span></div>
<div class="line"><a name="l06539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e5d6c95247cc576dc6079a1fee4921b"> 6539</a></span>&#160;<span class="preprocessor">#define DAC_SR_BWST2_Msk            (0x1UL &lt;&lt; DAC_SR_BWST2_Pos)                </span></div>
<div class="line"><a name="l06540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5e3b39075eab930b643022442c28cc4"> 6540</a></span>&#160;<span class="preprocessor">#define DAC_SR_BWST2                DAC_SR_BWST2_Msk                           </span></div>
<div class="line"><a name="l06542"></a><span class="lineno"> 6542</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DAC_CCR register  ********************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06543"></a><span class="lineno"> 6543</span>&#160;<span class="preprocessor">#define DAC_CCR_OTRIM1_Pos          (0U)</span></div>
<div class="line"><a name="l06544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae68d2bd7ed83bfa562b100be5125c1ac"> 6544</a></span>&#160;<span class="preprocessor">#define DAC_CCR_OTRIM1_Msk          (0x1FUL &lt;&lt; DAC_CCR_OTRIM1_Pos)             </span></div>
<div class="line"><a name="l06545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b249a9e80c32dfe3cdcf6965a8ab5e5"> 6545</a></span>&#160;<span class="preprocessor">#define DAC_CCR_OTRIM1              DAC_CCR_OTRIM1_Msk                         </span></div>
<div class="line"><a name="l06546"></a><span class="lineno"> 6546</span>&#160;<span class="preprocessor">#define DAC_CCR_OTRIM2_Pos          (16U)</span></div>
<div class="line"><a name="l06547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57760c458a22d9a8aaa3acca319d6023"> 6547</a></span>&#160;<span class="preprocessor">#define DAC_CCR_OTRIM2_Msk          (0x1FUL &lt;&lt; DAC_CCR_OTRIM2_Pos)             </span></div>
<div class="line"><a name="l06548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf8fbda0c44d5861b07aa5c41ca8951c"> 6548</a></span>&#160;<span class="preprocessor">#define DAC_CCR_OTRIM2              DAC_CCR_OTRIM2_Msk                         </span></div>
<div class="line"><a name="l06550"></a><span class="lineno"> 6550</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DAC_MCR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06551"></a><span class="lineno"> 6551</span>&#160;<span class="preprocessor">#define DAC_MCR_MODE1_Pos           (0U)</span></div>
<div class="line"><a name="l06552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01bf0067ef0566b80d64f72bc4049a0a"> 6552</a></span>&#160;<span class="preprocessor">#define DAC_MCR_MODE1_Msk           (0x7UL &lt;&lt; DAC_MCR_MODE1_Pos)               </span></div>
<div class="line"><a name="l06553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e19ac9791c5f2d43bfa773d73e7cce9"> 6553</a></span>&#160;<span class="preprocessor">#define DAC_MCR_MODE1               DAC_MCR_MODE1_Msk                          </span></div>
<div class="line"><a name="l06554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea553823e38bb50c5ff2e39e147b3f25"> 6554</a></span>&#160;<span class="preprocessor">#define DAC_MCR_MODE1_0             (0x1UL &lt;&lt; DAC_MCR_MODE1_Pos)               </span></div>
<div class="line"><a name="l06555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0521d00c2a858985fae3690b53c90d78"> 6555</a></span>&#160;<span class="preprocessor">#define DAC_MCR_MODE1_1             (0x2UL &lt;&lt; DAC_MCR_MODE1_Pos)               </span></div>
<div class="line"><a name="l06556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0900c5706930ec452f3b53507755b9e"> 6556</a></span>&#160;<span class="preprocessor">#define DAC_MCR_MODE1_2             (0x4UL &lt;&lt; DAC_MCR_MODE1_Pos)               </span></div>
<div class="line"><a name="l06558"></a><span class="lineno"> 6558</span>&#160;<span class="preprocessor">#define DAC_MCR_MODE2_Pos           (16U)</span></div>
<div class="line"><a name="l06559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57a70ff5f0e0024c1cc8f021f6cac404"> 6559</a></span>&#160;<span class="preprocessor">#define DAC_MCR_MODE2_Msk           (0x7UL &lt;&lt; DAC_MCR_MODE2_Pos)               </span></div>
<div class="line"><a name="l06560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga838e39ec4ee55b31228f2e9bba8ef16a"> 6560</a></span>&#160;<span class="preprocessor">#define DAC_MCR_MODE2               DAC_MCR_MODE2_Msk                          </span></div>
<div class="line"><a name="l06561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dfc664918a2b4807e06ca22cb7aa3cf"> 6561</a></span>&#160;<span class="preprocessor">#define DAC_MCR_MODE2_0             (0x1UL &lt;&lt; DAC_MCR_MODE2_Pos)               </span></div>
<div class="line"><a name="l06562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b2d83718521b0a334ecdcc2995d30d1"> 6562</a></span>&#160;<span class="preprocessor">#define DAC_MCR_MODE2_1             (0x2UL &lt;&lt; DAC_MCR_MODE2_Pos)               </span></div>
<div class="line"><a name="l06563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f2a5c85e16c4bc3bf18973851af6fbe"> 6563</a></span>&#160;<span class="preprocessor">#define DAC_MCR_MODE2_2             (0x4UL &lt;&lt; DAC_MCR_MODE2_Pos)               </span></div>
<div class="line"><a name="l06565"></a><span class="lineno"> 6565</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_SHSR1 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06566"></a><span class="lineno"> 6566</span>&#160;<span class="preprocessor">#define DAC_SHSR1_TSAMPLE1_Pos      (0U)</span></div>
<div class="line"><a name="l06567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7de216bb4a7ca4a346e906f7fbe0efd1"> 6567</a></span>&#160;<span class="preprocessor">#define DAC_SHSR1_TSAMPLE1_Msk      (0x3FFUL &lt;&lt; DAC_SHSR1_TSAMPLE1_Pos)        </span></div>
<div class="line"><a name="l06568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa92ad9b7f256f60de753a805d0406b66"> 6568</a></span>&#160;<span class="preprocessor">#define DAC_SHSR1_TSAMPLE1          DAC_SHSR1_TSAMPLE1_Msk                     </span></div>
<div class="line"><a name="l06570"></a><span class="lineno"> 6570</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_SHSR2 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06571"></a><span class="lineno"> 6571</span>&#160;<span class="preprocessor">#define DAC_SHSR2_TSAMPLE2_Pos      (0U)</span></div>
<div class="line"><a name="l06572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga117e1085c39769e751a8a487fe667c0d"> 6572</a></span>&#160;<span class="preprocessor">#define DAC_SHSR2_TSAMPLE2_Msk      (0x3FFUL &lt;&lt; DAC_SHSR2_TSAMPLE2_Pos)        </span></div>
<div class="line"><a name="l06573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1789069a20befec8ba351561c675a88"> 6573</a></span>&#160;<span class="preprocessor">#define DAC_SHSR2_TSAMPLE2          DAC_SHSR2_TSAMPLE2_Msk                     </span></div>
<div class="line"><a name="l06575"></a><span class="lineno"> 6575</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_SHHR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06576"></a><span class="lineno"> 6576</span>&#160;<span class="preprocessor">#define DAC_SHHR_THOLD1_Pos         (0U)</span></div>
<div class="line"><a name="l06577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ee0bdb9d126ca8efe3e79e7df8a8175"> 6577</a></span>&#160;<span class="preprocessor">#define DAC_SHHR_THOLD1_Msk         (0x3FFUL &lt;&lt; DAC_SHHR_THOLD1_Pos)           </span></div>
<div class="line"><a name="l06578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d74eeffe6401b619b9a98a4c1ea39c1"> 6578</a></span>&#160;<span class="preprocessor">#define DAC_SHHR_THOLD1             DAC_SHHR_THOLD1_Msk                        </span></div>
<div class="line"><a name="l06579"></a><span class="lineno"> 6579</span>&#160;<span class="preprocessor">#define DAC_SHHR_THOLD2_Pos         (16U)</span></div>
<div class="line"><a name="l06580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab848ec898eaad60b545dea7fda7c8f08"> 6580</a></span>&#160;<span class="preprocessor">#define DAC_SHHR_THOLD2_Msk         (0x3FFUL &lt;&lt; DAC_SHHR_THOLD2_Pos)           </span></div>
<div class="line"><a name="l06581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab068ca42052be65caf0fd598e7b29287"> 6581</a></span>&#160;<span class="preprocessor">#define DAC_SHHR_THOLD2             DAC_SHHR_THOLD2_Msk                        </span></div>
<div class="line"><a name="l06583"></a><span class="lineno"> 6583</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_SHRR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06584"></a><span class="lineno"> 6584</span>&#160;<span class="preprocessor">#define DAC_SHRR_TREFRESH1_Pos      (0U)</span></div>
<div class="line"><a name="l06585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc55aac5a00d288a3b850bb3524abd61"> 6585</a></span>&#160;<span class="preprocessor">#define DAC_SHRR_TREFRESH1_Msk      (0xFFUL &lt;&lt; DAC_SHRR_TREFRESH1_Pos)         </span></div>
<div class="line"><a name="l06586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0109eb0ed545d5cd473389a8af1f618e"> 6586</a></span>&#160;<span class="preprocessor">#define DAC_SHRR_TREFRESH1          DAC_SHRR_TREFRESH1_Msk                     </span></div>
<div class="line"><a name="l06587"></a><span class="lineno"> 6587</span>&#160;<span class="preprocessor">#define DAC_SHRR_TREFRESH2_Pos      (16U)</span></div>
<div class="line"><a name="l06588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8b52d49b6a1389f7c9e46ce0e0fee2f"> 6588</a></span>&#160;<span class="preprocessor">#define DAC_SHRR_TREFRESH2_Msk      (0xFFUL &lt;&lt; DAC_SHRR_TREFRESH2_Pos)         </span></div>
<div class="line"><a name="l06589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fea504a1cb1688942e4b121eb2173d3"> 6589</a></span>&#160;<span class="preprocessor">#define DAC_SHRR_TREFRESH2          DAC_SHRR_TREFRESH2_Msk                     </span></div>
<div class="line"><a name="l06591"></a><span class="lineno"> 6591</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06592"></a><span class="lineno"> 6592</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l06593"></a><span class="lineno"> 6593</span>&#160;<span class="comment">/*                                    DCMI                                    */</span></div>
<div class="line"><a name="l06594"></a><span class="lineno"> 6594</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l06595"></a><span class="lineno"> 6595</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l06596"></a><span class="lineno"> 6596</span>&#160;<span class="comment">/********************  Bits definition for DCMI_CR register  ******************/</span></div>
<div class="line"><a name="l06597"></a><span class="lineno"> 6597</span>&#160;<span class="preprocessor">#define DCMI_CR_CAPTURE_Pos           (0U)</span></div>
<div class="line"><a name="l06598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15f2c325d001c3d3d5a1939106584fb3"> 6598</a></span>&#160;<span class="preprocessor">#define DCMI_CR_CAPTURE_Msk           (0x1UL &lt;&lt; DCMI_CR_CAPTURE_Pos)           </span></div>
<div class="line"><a name="l06599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f8b54f16f7e17b3da807b6dae1d649e"> 6599</a></span>&#160;<span class="preprocessor">#define DCMI_CR_CAPTURE               DCMI_CR_CAPTURE_Msk                      </span></div>
<div class="line"><a name="l06600"></a><span class="lineno"> 6600</span>&#160;<span class="preprocessor">#define DCMI_CR_CM_Pos                (1U)</span></div>
<div class="line"><a name="l06601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9213d50a3270e1e2df73b73a97300b0"> 6601</a></span>&#160;<span class="preprocessor">#define DCMI_CR_CM_Msk                (0x1UL &lt;&lt; DCMI_CR_CM_Pos)                </span></div>
<div class="line"><a name="l06602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47bacab13c750dc0ecc9aaf935d1f435"> 6602</a></span>&#160;<span class="preprocessor">#define DCMI_CR_CM                    DCMI_CR_CM_Msk                           </span></div>
<div class="line"><a name="l06603"></a><span class="lineno"> 6603</span>&#160;<span class="preprocessor">#define DCMI_CR_CROP_Pos              (2U)</span></div>
<div class="line"><a name="l06604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45cccbefdbcefa8f1b4effbd30e4fd57"> 6604</a></span>&#160;<span class="preprocessor">#define DCMI_CR_CROP_Msk              (0x1UL &lt;&lt; DCMI_CR_CROP_Pos)              </span></div>
<div class="line"><a name="l06605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bb929e7d3b4ea62e80ba66c7bc5c216"> 6605</a></span>&#160;<span class="preprocessor">#define DCMI_CR_CROP                  DCMI_CR_CROP_Msk                         </span></div>
<div class="line"><a name="l06606"></a><span class="lineno"> 6606</span>&#160;<span class="preprocessor">#define DCMI_CR_JPEG_Pos              (3U)</span></div>
<div class="line"><a name="l06607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef4bc80edc936ebf381a4c2149a9aa9c"> 6607</a></span>&#160;<span class="preprocessor">#define DCMI_CR_JPEG_Msk              (0x1UL &lt;&lt; DCMI_CR_JPEG_Pos)              </span></div>
<div class="line"><a name="l06608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd10a1f9c5a588f468e550bb56051b03"> 6608</a></span>&#160;<span class="preprocessor">#define DCMI_CR_JPEG                  DCMI_CR_JPEG_Msk                         </span></div>
<div class="line"><a name="l06609"></a><span class="lineno"> 6609</span>&#160;<span class="preprocessor">#define DCMI_CR_ESS_Pos               (4U)</span></div>
<div class="line"><a name="l06610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd4f4d68488cc78decac4e7fe8838655"> 6610</a></span>&#160;<span class="preprocessor">#define DCMI_CR_ESS_Msk               (0x1UL &lt;&lt; DCMI_CR_ESS_Pos)               </span></div>
<div class="line"><a name="l06611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46851e2b6011a84ecdfc5218a855ad78"> 6611</a></span>&#160;<span class="preprocessor">#define DCMI_CR_ESS                   DCMI_CR_ESS_Msk                          </span></div>
<div class="line"><a name="l06612"></a><span class="lineno"> 6612</span>&#160;<span class="preprocessor">#define DCMI_CR_PCKPOL_Pos            (5U)</span></div>
<div class="line"><a name="l06613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09ec8d81a49c61ae9fd02cc5de658f8c"> 6613</a></span>&#160;<span class="preprocessor">#define DCMI_CR_PCKPOL_Msk            (0x1UL &lt;&lt; DCMI_CR_PCKPOL_Pos)            </span></div>
<div class="line"><a name="l06614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00769f93cbcc2693c8fd42f0e8aa31ad"> 6614</a></span>&#160;<span class="preprocessor">#define DCMI_CR_PCKPOL                DCMI_CR_PCKPOL_Msk                       </span></div>
<div class="line"><a name="l06615"></a><span class="lineno"> 6615</span>&#160;<span class="preprocessor">#define DCMI_CR_HSPOL_Pos             (6U)</span></div>
<div class="line"><a name="l06616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c027a03833f80bfddbf2205d092769e"> 6616</a></span>&#160;<span class="preprocessor">#define DCMI_CR_HSPOL_Msk             (0x1UL &lt;&lt; DCMI_CR_HSPOL_Pos)             </span></div>
<div class="line"><a name="l06617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2042d3da2719b7c9c6708e0566e46c5"> 6617</a></span>&#160;<span class="preprocessor">#define DCMI_CR_HSPOL                 DCMI_CR_HSPOL_Msk                        </span></div>
<div class="line"><a name="l06618"></a><span class="lineno"> 6618</span>&#160;<span class="preprocessor">#define DCMI_CR_VSPOL_Pos             (7U)</span></div>
<div class="line"><a name="l06619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3ac7d448956eaddaa8f416598662089"> 6619</a></span>&#160;<span class="preprocessor">#define DCMI_CR_VSPOL_Msk             (0x1UL &lt;&lt; DCMI_CR_VSPOL_Pos)             </span></div>
<div class="line"><a name="l06620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga497c7c4bf6fcc842ffc45eedc876ffdb"> 6620</a></span>&#160;<span class="preprocessor">#define DCMI_CR_VSPOL                 DCMI_CR_VSPOL_Msk                        </span></div>
<div class="line"><a name="l06621"></a><span class="lineno"> 6621</span>&#160;<span class="preprocessor">#define DCMI_CR_FCRC_Pos              (8U)</span></div>
<div class="line"><a name="l06622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ebad2c37453f802fd27eca1f9f822db"> 6622</a></span>&#160;<span class="preprocessor">#define DCMI_CR_FCRC_Msk              (0x3UL &lt;&lt; DCMI_CR_FCRC_Pos)              </span></div>
<div class="line"><a name="l06623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1e60574ec18ab8f2be2c30956af4765"> 6623</a></span>&#160;<span class="preprocessor">#define DCMI_CR_FCRC                  DCMI_CR_FCRC_Msk                         </span></div>
<div class="line"><a name="l06624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13263970b396f75e00278ff7b78b313d"> 6624</a></span>&#160;<span class="preprocessor">#define DCMI_CR_FCRC_0                (0x1UL &lt;&lt; DCMI_CR_FCRC_Pos)              </span></div>
<div class="line"><a name="l06625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1658bed43e7d0c3579151498104d5747"> 6625</a></span>&#160;<span class="preprocessor">#define DCMI_CR_FCRC_1                (0x2UL &lt;&lt; DCMI_CR_FCRC_Pos)              </span></div>
<div class="line"><a name="l06626"></a><span class="lineno"> 6626</span>&#160;<span class="preprocessor">#define DCMI_CR_EDM_Pos               (10U)</span></div>
<div class="line"><a name="l06627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa00038e2d7077e745883295799bba0bb"> 6627</a></span>&#160;<span class="preprocessor">#define DCMI_CR_EDM_Msk               (0x3UL &lt;&lt; DCMI_CR_EDM_Pos)               </span></div>
<div class="line"><a name="l06628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga171ebc4327dbd0b41948e0aa4f42260b"> 6628</a></span>&#160;<span class="preprocessor">#define DCMI_CR_EDM                   DCMI_CR_EDM_Msk                          </span></div>
<div class="line"><a name="l06629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9efa61252be662ff473d14156f09d32c"> 6629</a></span>&#160;<span class="preprocessor">#define DCMI_CR_EDM_0                 (0x1UL &lt;&lt; DCMI_CR_EDM_Pos)               </span></div>
<div class="line"><a name="l06630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga884b51a3e5bf0d615944f46b1751a97c"> 6630</a></span>&#160;<span class="preprocessor">#define DCMI_CR_EDM_1                 (0x2UL &lt;&lt; DCMI_CR_EDM_Pos)               </span></div>
<div class="line"><a name="l06631"></a><span class="lineno"> 6631</span>&#160;<span class="preprocessor">#define DCMI_CR_ENABLE_Pos            (14U)</span></div>
<div class="line"><a name="l06632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38f1b2217a7ae182f5cb6739fd28c0cc"> 6632</a></span>&#160;<span class="preprocessor">#define DCMI_CR_ENABLE_Msk            (0x1UL &lt;&lt; DCMI_CR_ENABLE_Pos)            </span></div>
<div class="line"><a name="l06633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fa2461ca2f0629c2ddd77fea94bbd06"> 6633</a></span>&#160;<span class="preprocessor">#define DCMI_CR_ENABLE                DCMI_CR_ENABLE_Msk                       </span></div>
<div class="line"><a name="l06634"></a><span class="lineno"> 6634</span>&#160;<span class="preprocessor">#define DCMI_CR_BSM_Pos               (16U)</span></div>
<div class="line"><a name="l06635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga559363733adcd5a1a36b4f75735f2067"> 6635</a></span>&#160;<span class="preprocessor">#define DCMI_CR_BSM_Msk               (0x3UL &lt;&lt; DCMI_CR_BSM_Pos)               </span></div>
<div class="line"><a name="l06636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab66f36d3149759ebfc397b15eacda907"> 6636</a></span>&#160;<span class="preprocessor">#define DCMI_CR_BSM                   DCMI_CR_BSM_Msk                          </span></div>
<div class="line"><a name="l06637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d49328194824f8d002b790efce1cac7"> 6637</a></span>&#160;<span class="preprocessor">#define DCMI_CR_BSM_0                 (0x1UL &lt;&lt; DCMI_CR_BSM_Pos)               </span></div>
<div class="line"><a name="l06638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2780ec4ddfd88aa2b40f28854191cb67"> 6638</a></span>&#160;<span class="preprocessor">#define DCMI_CR_BSM_1                 (0x2UL &lt;&lt; DCMI_CR_BSM_Pos)               </span></div>
<div class="line"><a name="l06639"></a><span class="lineno"> 6639</span>&#160;<span class="preprocessor">#define DCMI_CR_OEBS_Pos              (18U)</span></div>
<div class="line"><a name="l06640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dffdcf0055d8eeebdc200dabd401042"> 6640</a></span>&#160;<span class="preprocessor">#define DCMI_CR_OEBS_Msk              (0x1UL &lt;&lt; DCMI_CR_OEBS_Pos)              </span></div>
<div class="line"><a name="l06641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea5652233b3f847329529fa5f22c743c"> 6641</a></span>&#160;<span class="preprocessor">#define DCMI_CR_OEBS                  DCMI_CR_OEBS_Msk                         </span></div>
<div class="line"><a name="l06642"></a><span class="lineno"> 6642</span>&#160;<span class="preprocessor">#define DCMI_CR_LSM_Pos               (19U)</span></div>
<div class="line"><a name="l06643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7eee9b9fbd700f7ab6988a764de7c474"> 6643</a></span>&#160;<span class="preprocessor">#define DCMI_CR_LSM_Msk               (0x1UL &lt;&lt; DCMI_CR_LSM_Pos)               </span></div>
<div class="line"><a name="l06644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88304e111e9337d1f10d797c9d8cb610"> 6644</a></span>&#160;<span class="preprocessor">#define DCMI_CR_LSM                   DCMI_CR_LSM_Msk                          </span></div>
<div class="line"><a name="l06645"></a><span class="lineno"> 6645</span>&#160;<span class="preprocessor">#define DCMI_CR_OELS_Pos              (20U)</span></div>
<div class="line"><a name="l06646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6cac11b09a259c69791677f4332afdc"> 6646</a></span>&#160;<span class="preprocessor">#define DCMI_CR_OELS_Msk              (0x1UL &lt;&lt; DCMI_CR_OELS_Pos)              </span></div>
<div class="line"><a name="l06647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga161c5b7b51b93a631f50ed354f775596"> 6647</a></span>&#160;<span class="preprocessor">#define DCMI_CR_OELS                  DCMI_CR_OELS_Msk                         </span></div>
<div class="line"><a name="l06649"></a><span class="lineno"> 6649</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for DCMI_SR register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06650"></a><span class="lineno"> 6650</span>&#160;<span class="preprocessor">#define DCMI_SR_HSYNC_Pos             (0U)</span></div>
<div class="line"><a name="l06651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52a8a170e5bc418b043e712c65852121"> 6651</a></span>&#160;<span class="preprocessor">#define DCMI_SR_HSYNC_Msk             (0x1UL &lt;&lt; DCMI_SR_HSYNC_Pos)             </span></div>
<div class="line"><a name="l06652"></a><span class="lineno"> 6652</span>&#160;<span class="preprocessor">#define DCMI_SR_HSYNC                 DCMI_SR_HSYNC_Msk</span></div>
<div class="line"><a name="l06653"></a><span class="lineno"> 6653</span>&#160;<span class="preprocessor">#define DCMI_SR_VSYNC_Pos             (1U)</span></div>
<div class="line"><a name="l06654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae563614237e37f375f3a0cea5d01d272"> 6654</a></span>&#160;<span class="preprocessor">#define DCMI_SR_VSYNC_Msk             (0x1UL &lt;&lt; DCMI_SR_VSYNC_Pos)             </span></div>
<div class="line"><a name="l06655"></a><span class="lineno"> 6655</span>&#160;<span class="preprocessor">#define DCMI_SR_VSYNC                 DCMI_SR_VSYNC_Msk</span></div>
<div class="line"><a name="l06656"></a><span class="lineno"> 6656</span>&#160;<span class="preprocessor">#define DCMI_SR_FNE_Pos               (2U)</span></div>
<div class="line"><a name="l06657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad19357d2286c9647ce0fce32c8b0578c"> 6657</a></span>&#160;<span class="preprocessor">#define DCMI_SR_FNE_Msk               (0x1UL &lt;&lt; DCMI_SR_FNE_Pos)               </span></div>
<div class="line"><a name="l06658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga990aaedf052bc3b9ebd115f06aa43ab2"> 6658</a></span>&#160;<span class="preprocessor">#define DCMI_SR_FNE                   DCMI_SR_FNE_Msk                          </span></div>
<div class="line"><a name="l06660"></a><span class="lineno"> 6660</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for DCMI_RISR register  ****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06661"></a><span class="lineno"> 6661</span>&#160;<span class="preprocessor">#define DCMI_RIS_FRAME_RIS_Pos        (0U)</span></div>
<div class="line"><a name="l06662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28f7059f0838e9089197abd09dbb1773"> 6662</a></span>&#160;<span class="preprocessor">#define DCMI_RIS_FRAME_RIS_Msk        (0x1UL &lt;&lt; DCMI_RIS_FRAME_RIS_Pos)        </span></div>
<div class="line"><a name="l06663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga188d7dafa72efe56f8363ffee4b0662b"> 6663</a></span>&#160;<span class="preprocessor">#define DCMI_RIS_FRAME_RIS            DCMI_RIS_FRAME_RIS_Msk                   </span></div>
<div class="line"><a name="l06664"></a><span class="lineno"> 6664</span>&#160;<span class="preprocessor">#define DCMI_RIS_OVR_RIS_Pos          (1U)</span></div>
<div class="line"><a name="l06665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bf3ee23039b601106d1d91e9acced53"> 6665</a></span>&#160;<span class="preprocessor">#define DCMI_RIS_OVR_RIS_Msk          (0x1UL &lt;&lt; DCMI_RIS_OVR_RIS_Pos)          </span></div>
<div class="line"><a name="l06666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeb2e93438e3aa6b72a2f897c3ed86bc"> 6666</a></span>&#160;<span class="preprocessor">#define DCMI_RIS_OVR_RIS              DCMI_RIS_OVR_RIS_Msk                     </span></div>
<div class="line"><a name="l06667"></a><span class="lineno"> 6667</span>&#160;<span class="preprocessor">#define DCMI_RIS_ERR_RIS_Pos          (2U)</span></div>
<div class="line"><a name="l06668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92f212d4ebfc932e28a9a190f96e1861"> 6668</a></span>&#160;<span class="preprocessor">#define DCMI_RIS_ERR_RIS_Msk          (0x1UL &lt;&lt; DCMI_RIS_ERR_RIS_Pos)          </span></div>
<div class="line"><a name="l06669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60312c64ac11224348e6817b16b38ace"> 6669</a></span>&#160;<span class="preprocessor">#define DCMI_RIS_ERR_RIS              DCMI_RIS_ERR_RIS_Msk                     </span></div>
<div class="line"><a name="l06670"></a><span class="lineno"> 6670</span>&#160;<span class="preprocessor">#define DCMI_RIS_VSYNC_RIS_Pos        (3U)</span></div>
<div class="line"><a name="l06671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf2902c19b9063c83d8e269f83428a6d"> 6671</a></span>&#160;<span class="preprocessor">#define DCMI_RIS_VSYNC_RIS_Msk        (0x1UL &lt;&lt; DCMI_RIS_VSYNC_RIS_Pos)        </span></div>
<div class="line"><a name="l06672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57777e4dfeb6df63ffc1eee8e1fd51e9"> 6672</a></span>&#160;<span class="preprocessor">#define DCMI_RIS_VSYNC_RIS            DCMI_RIS_VSYNC_RIS_Msk                   </span></div>
<div class="line"><a name="l06673"></a><span class="lineno"> 6673</span>&#160;<span class="preprocessor">#define DCMI_RIS_LINE_RIS_Pos         (4U)</span></div>
<div class="line"><a name="l06674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga143c2c95deb861fb392953a15b99c174"> 6674</a></span>&#160;<span class="preprocessor">#define DCMI_RIS_LINE_RIS_Msk         (0x1UL &lt;&lt; DCMI_RIS_LINE_RIS_Pos)         </span></div>
<div class="line"><a name="l06675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7df083b857fd655d11a90a7a1ee94d66"> 6675</a></span>&#160;<span class="preprocessor">#define DCMI_RIS_LINE_RIS             DCMI_RIS_LINE_RIS_Msk                    </span></div>
<div class="line"><a name="l06677"></a><span class="lineno"> 6677</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for DCMI_IER register  *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06678"></a><span class="lineno"> 6678</span>&#160;<span class="preprocessor">#define DCMI_IER_FRAME_IE_Pos         (0U)</span></div>
<div class="line"><a name="l06679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f620e3f5ac8a334cda95e761e7e410b"> 6679</a></span>&#160;<span class="preprocessor">#define DCMI_IER_FRAME_IE_Msk         (0x1UL &lt;&lt; DCMI_IER_FRAME_IE_Pos)         </span></div>
<div class="line"><a name="l06680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78d30c219bf7b5ebe0f8ee74cbdae61d"> 6680</a></span>&#160;<span class="preprocessor">#define DCMI_IER_FRAME_IE             DCMI_IER_FRAME_IE_Msk                    </span></div>
<div class="line"><a name="l06681"></a><span class="lineno"> 6681</span>&#160;<span class="preprocessor">#define DCMI_IER_OVR_IE_Pos           (1U)</span></div>
<div class="line"><a name="l06682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b10a920924f2a6b2fbc3a29e1dfab62"> 6682</a></span>&#160;<span class="preprocessor">#define DCMI_IER_OVR_IE_Msk           (0x1UL &lt;&lt; DCMI_IER_OVR_IE_Pos)           </span></div>
<div class="line"><a name="l06683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3526fa00f78f05a35551294374134d81"> 6683</a></span>&#160;<span class="preprocessor">#define DCMI_IER_OVR_IE               DCMI_IER_OVR_IE_Msk                      </span></div>
<div class="line"><a name="l06684"></a><span class="lineno"> 6684</span>&#160;<span class="preprocessor">#define DCMI_IER_ERR_IE_Pos           (2U)</span></div>
<div class="line"><a name="l06685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fdbc46256c696cc52602dbb3c275090"> 6685</a></span>&#160;<span class="preprocessor">#define DCMI_IER_ERR_IE_Msk           (0x1UL &lt;&lt; DCMI_IER_ERR_IE_Pos)           </span></div>
<div class="line"><a name="l06686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc9d64d6edc4e8ff9452db0065c12831"> 6686</a></span>&#160;<span class="preprocessor">#define DCMI_IER_ERR_IE               DCMI_IER_ERR_IE_Msk                      </span></div>
<div class="line"><a name="l06687"></a><span class="lineno"> 6687</span>&#160;<span class="preprocessor">#define DCMI_IER_VSYNC_IE_Pos         (3U)</span></div>
<div class="line"><a name="l06688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8df43e41d5ffd5f74e8ab0e892a5eb9"> 6688</a></span>&#160;<span class="preprocessor">#define DCMI_IER_VSYNC_IE_Msk         (0x1UL &lt;&lt; DCMI_IER_VSYNC_IE_Pos)         </span></div>
<div class="line"><a name="l06689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2f335c69d18e49ffb5314e85ac1f4fc"> 6689</a></span>&#160;<span class="preprocessor">#define DCMI_IER_VSYNC_IE             DCMI_IER_VSYNC_IE_Msk                    </span></div>
<div class="line"><a name="l06690"></a><span class="lineno"> 6690</span>&#160;<span class="preprocessor">#define DCMI_IER_LINE_IE_Pos          (4U)</span></div>
<div class="line"><a name="l06691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61b024ef7c45524af9a733769c453ee4"> 6691</a></span>&#160;<span class="preprocessor">#define DCMI_IER_LINE_IE_Msk          (0x1UL &lt;&lt; DCMI_IER_LINE_IE_Pos)          </span></div>
<div class="line"><a name="l06692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a06c700c5e779551834862a2d14612e"> 6692</a></span>&#160;<span class="preprocessor">#define DCMI_IER_LINE_IE              DCMI_IER_LINE_IE_Msk                     </span></div>
<div class="line"><a name="l06693"></a><span class="lineno"> 6693</span>&#160;<span class="preprocessor">#define DCMI_IER_INT_IE_Pos           (0U)</span></div>
<div class="line"><a name="l06694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7298904ca0f6372889fb2f3ff82c3564"> 6694</a></span>&#160;<span class="preprocessor">#define DCMI_IER_INT_IE_Msk           (0x1FUL &lt;&lt; DCMI_IER_INT_IE_Pos)          </span></div>
<div class="line"><a name="l06695"></a><span class="lineno"> 6695</span>&#160;<span class="preprocessor">#define DCMI_IER_INT_IE               DCMI_IER_INT_IE_Msk</span></div>
<div class="line"><a name="l06696"></a><span class="lineno"> 6696</span>&#160; </div>
<div class="line"><a name="l06697"></a><span class="lineno"> 6697</span>&#160;<span class="comment">/********************  Bits definition for DCMI_MIS register  *****************/</span></div>
<div class="line"><a name="l06698"></a><span class="lineno"> 6698</span>&#160;<span class="preprocessor">#define DCMI_MIS_FRAME_MIS_Pos        (0U)</span></div>
<div class="line"><a name="l06699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bccb72ae32d9e1af338767329728ecf"> 6699</a></span>&#160;<span class="preprocessor">#define DCMI_MIS_FRAME_MIS_Msk        (0x1UL &lt;&lt; DCMI_MIS_FRAME_MIS_Pos)        </span></div>
<div class="line"><a name="l06700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga941155c6f476426df918e806a0f32e4e"> 6700</a></span>&#160;<span class="preprocessor">#define DCMI_MIS_FRAME_MIS            DCMI_MIS_FRAME_MIS_Msk                   </span></div>
<div class="line"><a name="l06701"></a><span class="lineno"> 6701</span>&#160;<span class="preprocessor">#define DCMI_MIS_OVR_MIS_Pos          (1U)</span></div>
<div class="line"><a name="l06702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56960bc01ad1ed046aab7db0fc2d0a5e"> 6702</a></span>&#160;<span class="preprocessor">#define DCMI_MIS_OVR_MIS_Msk          (0x1UL &lt;&lt; DCMI_MIS_OVR_MIS_Pos)          </span></div>
<div class="line"><a name="l06703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf479b833da567f2ee940d570a54517"> 6703</a></span>&#160;<span class="preprocessor">#define DCMI_MIS_OVR_MIS              DCMI_MIS_OVR_MIS_Msk                     </span></div>
<div class="line"><a name="l06704"></a><span class="lineno"> 6704</span>&#160;<span class="preprocessor">#define DCMI_MIS_ERR_MIS_Pos          (2U)</span></div>
<div class="line"><a name="l06705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae49e11fcd9d6e779c0f03fb206ba50dd"> 6705</a></span>&#160;<span class="preprocessor">#define DCMI_MIS_ERR_MIS_Msk          (0x1UL &lt;&lt; DCMI_MIS_ERR_MIS_Pos)          </span></div>
<div class="line"><a name="l06706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46deae49ce6acb93a2c9827b7de125ed"> 6706</a></span>&#160;<span class="preprocessor">#define DCMI_MIS_ERR_MIS              DCMI_MIS_ERR_MIS_Msk                     </span></div>
<div class="line"><a name="l06707"></a><span class="lineno"> 6707</span>&#160;<span class="preprocessor">#define DCMI_MIS_VSYNC_MIS_Pos        (3U)</span></div>
<div class="line"><a name="l06708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4ff5663b22aac5464b75cb3514f262e"> 6708</a></span>&#160;<span class="preprocessor">#define DCMI_MIS_VSYNC_MIS_Msk        (0x1UL &lt;&lt; DCMI_MIS_VSYNC_MIS_Pos)        </span></div>
<div class="line"><a name="l06709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8559771f71aa7c77eec58339c628f26a"> 6709</a></span>&#160;<span class="preprocessor">#define DCMI_MIS_VSYNC_MIS            DCMI_MIS_VSYNC_MIS_Msk                   </span></div>
<div class="line"><a name="l06710"></a><span class="lineno"> 6710</span>&#160;<span class="preprocessor">#define DCMI_MIS_LINE_MIS_Pos         (4U)</span></div>
<div class="line"><a name="l06711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06dbeaf099a326aa55f1ea65dd821af4"> 6711</a></span>&#160;<span class="preprocessor">#define DCMI_MIS_LINE_MIS_Msk         (0x1UL &lt;&lt; DCMI_MIS_LINE_MIS_Pos)         </span></div>
<div class="line"><a name="l06712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga340adf786e70c8b9ebc2deef9aa30ced"> 6712</a></span>&#160;<span class="preprocessor">#define DCMI_MIS_LINE_MIS             DCMI_MIS_LINE_MIS_Msk                    </span></div>
<div class="line"><a name="l06714"></a><span class="lineno"> 6714</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for DCMI_ICR register  *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06715"></a><span class="lineno"> 6715</span>&#160;<span class="preprocessor">#define DCMI_ICR_FRAME_ISC_Pos        (0U)</span></div>
<div class="line"><a name="l06716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bc8bd2a6b5de3b723915ab6fbfc9603"> 6716</a></span>&#160;<span class="preprocessor">#define DCMI_ICR_FRAME_ISC_Msk        (0x1UL &lt;&lt; DCMI_ICR_FRAME_ISC_Pos)        </span></div>
<div class="line"><a name="l06717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ce2decf4166be0a5376ea2810403030"> 6717</a></span>&#160;<span class="preprocessor">#define DCMI_ICR_FRAME_ISC            DCMI_ICR_FRAME_ISC_Msk                   </span></div>
<div class="line"><a name="l06718"></a><span class="lineno"> 6718</span>&#160;<span class="preprocessor">#define DCMI_ICR_OVR_ISC_Pos          (1U)</span></div>
<div class="line"><a name="l06719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63ef3349d85e073e5a212e523ad1ac50"> 6719</a></span>&#160;<span class="preprocessor">#define DCMI_ICR_OVR_ISC_Msk          (0x1UL &lt;&lt; DCMI_ICR_OVR_ISC_Pos)          </span></div>
<div class="line"><a name="l06720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9d9f8083bf587a6e6d6f5470fb29a88"> 6720</a></span>&#160;<span class="preprocessor">#define DCMI_ICR_OVR_ISC              DCMI_ICR_OVR_ISC_Msk                     </span></div>
<div class="line"><a name="l06721"></a><span class="lineno"> 6721</span>&#160;<span class="preprocessor">#define DCMI_ICR_ERR_ISC_Pos          (2U)</span></div>
<div class="line"><a name="l06722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab819f4eb028d0bce638a7fc5aac68e1e"> 6722</a></span>&#160;<span class="preprocessor">#define DCMI_ICR_ERR_ISC_Msk          (0x1UL &lt;&lt; DCMI_ICR_ERR_ISC_Pos)          </span></div>
<div class="line"><a name="l06723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8da69cdd9d4f4c280279fa05fdf235bc"> 6723</a></span>&#160;<span class="preprocessor">#define DCMI_ICR_ERR_ISC              DCMI_ICR_ERR_ISC_Msk                     </span></div>
<div class="line"><a name="l06724"></a><span class="lineno"> 6724</span>&#160;<span class="preprocessor">#define DCMI_ICR_VSYNC_ISC_Pos        (3U)</span></div>
<div class="line"><a name="l06725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f7f889d6c3a2e1f6300618333b54b78"> 6725</a></span>&#160;<span class="preprocessor">#define DCMI_ICR_VSYNC_ISC_Msk        (0x1UL &lt;&lt; DCMI_ICR_VSYNC_ISC_Pos)        </span></div>
<div class="line"><a name="l06726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedd101bdda4f13c30d7af5a85156a047"> 6726</a></span>&#160;<span class="preprocessor">#define DCMI_ICR_VSYNC_ISC            DCMI_ICR_VSYNC_ISC_Msk                   </span></div>
<div class="line"><a name="l06727"></a><span class="lineno"> 6727</span>&#160;<span class="preprocessor">#define DCMI_ICR_LINE_ISC_Pos         (4U)</span></div>
<div class="line"><a name="l06728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdca5913b4eae2aeb02469e77434d557"> 6728</a></span>&#160;<span class="preprocessor">#define DCMI_ICR_LINE_ISC_Msk         (0x1UL &lt;&lt; DCMI_ICR_LINE_ISC_Pos)         </span></div>
<div class="line"><a name="l06729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae64182a042ceb8275c54819458b1ca9c"> 6729</a></span>&#160;<span class="preprocessor">#define DCMI_ICR_LINE_ISC             DCMI_ICR_LINE_ISC_Msk                    </span></div>
<div class="line"><a name="l06731"></a><span class="lineno"> 6731</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for DCMI_ESCR register  ****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06732"></a><span class="lineno"> 6732</span>&#160;<span class="preprocessor">#define DCMI_ESCR_FSC_Pos             (0U)</span></div>
<div class="line"><a name="l06733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ce58bb8ea8ca57dc51016be5eadb2d6"> 6733</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_FSC_Msk             (0xFFUL &lt;&lt; DCMI_ESCR_FSC_Pos)            </span></div>
<div class="line"><a name="l06734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga822e9340b78048f18504488c6af07b17"> 6734</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_FSC                 DCMI_ESCR_FSC_Msk                        </span></div>
<div class="line"><a name="l06735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9da6f3d4ceeb8503d37c2467621ad6ad"> 6735</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_FSC_0               (0x01UL &lt;&lt; DCMI_ESCR_FSC_Pos)            </span></div>
<div class="line"><a name="l06736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dd2fb39fa870eb0f20660140ce8a1a0"> 6736</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_FSC_1               (0x02UL &lt;&lt; DCMI_ESCR_FSC_Pos)            </span></div>
<div class="line"><a name="l06737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff303cb2f3e04d97193a0f2ae275760b"> 6737</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_FSC_2               (0x04UL &lt;&lt; DCMI_ESCR_FSC_Pos)            </span></div>
<div class="line"><a name="l06738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad778c72a0d9a68d3a30c9dd751a05fe8"> 6738</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_FSC_3               (0x08UL &lt;&lt; DCMI_ESCR_FSC_Pos)            </span></div>
<div class="line"><a name="l06739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a8606b1bd374e5b79d6707ec9005d44"> 6739</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_FSC_4               (0x10UL &lt;&lt; DCMI_ESCR_FSC_Pos)            </span></div>
<div class="line"><a name="l06740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68ff522e5abf4e7f2ddb0dba4fd53db8"> 6740</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_FSC_5               (0x20UL &lt;&lt; DCMI_ESCR_FSC_Pos)            </span></div>
<div class="line"><a name="l06741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2edc14738588c983986948a33b1c518a"> 6741</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_FSC_6               (0x40UL &lt;&lt; DCMI_ESCR_FSC_Pos)            </span></div>
<div class="line"><a name="l06742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e7fc317e986235a84d78409d5f75e18"> 6742</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_FSC_7               (0x80UL &lt;&lt; DCMI_ESCR_FSC_Pos)            </span></div>
<div class="line"><a name="l06743"></a><span class="lineno"> 6743</span>&#160;<span class="preprocessor">#define DCMI_ESCR_LSC_Pos             (8U)</span></div>
<div class="line"><a name="l06744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70700ed96c539f193ff3dde57c41e414"> 6744</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_LSC_Msk             (0xFFUL &lt;&lt; DCMI_ESCR_LSC_Pos)            </span></div>
<div class="line"><a name="l06745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f673b3dfe4d73c36ec941780cc91ce5"> 6745</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_LSC                 DCMI_ESCR_LSC_Msk                        </span></div>
<div class="line"><a name="l06746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3ac676515a2001d17ca33226e4ed829"> 6746</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_LSC_0               (0x01UL &lt;&lt; DCMI_ESCR_LSC_Pos)            </span></div>
<div class="line"><a name="l06747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62b6b3735c760f5750dc9a3089ff6941"> 6747</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_LSC_1               (0x02UL &lt;&lt; DCMI_ESCR_LSC_Pos)            </span></div>
<div class="line"><a name="l06748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59213c6d4757d773bbcd14a837d87627"> 6748</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_LSC_2               (0x04UL &lt;&lt; DCMI_ESCR_LSC_Pos)            </span></div>
<div class="line"><a name="l06749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b2830870d9bb2366b481e48a1ec355e"> 6749</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_LSC_3               (0x08UL &lt;&lt; DCMI_ESCR_LSC_Pos)            </span></div>
<div class="line"><a name="l06750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7083a94473b0dfa848f848a36e4366f"> 6750</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_LSC_4               (0x10UL &lt;&lt; DCMI_ESCR_LSC_Pos)            </span></div>
<div class="line"><a name="l06751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad83f256fbedba4ce603f97fa6ff5e2b7"> 6751</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_LSC_5               (0x20UL &lt;&lt; DCMI_ESCR_LSC_Pos)            </span></div>
<div class="line"><a name="l06752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga134813fd47aa0e69f2e0e7739c5d59c2"> 6752</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_LSC_6               (0x40UL &lt;&lt; DCMI_ESCR_LSC_Pos)            </span></div>
<div class="line"><a name="l06753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe08da8ed5e43e500a06e15f2e2b70fc"> 6753</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_LSC_7               (0x80UL &lt;&lt; DCMI_ESCR_LSC_Pos)            </span></div>
<div class="line"><a name="l06754"></a><span class="lineno"> 6754</span>&#160;<span class="preprocessor">#define DCMI_ESCR_LEC_Pos             (16U)</span></div>
<div class="line"><a name="l06755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab48737db683e9eb6c654fb009eccd7be"> 6755</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_LEC_Msk             (0xFFUL &lt;&lt; DCMI_ESCR_LEC_Pos)            </span></div>
<div class="line"><a name="l06756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga174d7f3b7ae442fa4fa8a95bc551d7fe"> 6756</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_LEC                 DCMI_ESCR_LEC_Msk                        </span></div>
<div class="line"><a name="l06757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga339be10e4ead97ed1966fbceb5b1c964"> 6757</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_LEC_0               (0x01UL &lt;&lt; DCMI_ESCR_LEC_Pos)            </span></div>
<div class="line"><a name="l06758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5fe98829130695a4120fa7ece84ff15"> 6758</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_LEC_1               (0x02UL &lt;&lt; DCMI_ESCR_LEC_Pos)            </span></div>
<div class="line"><a name="l06759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16e16f80a90d6fb4e054b56abd00835b"> 6759</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_LEC_2               (0x04UL &lt;&lt; DCMI_ESCR_LEC_Pos)            </span></div>
<div class="line"><a name="l06760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec8131c0983dff90836d4be66bb09c8b"> 6760</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_LEC_3               (0x08UL &lt;&lt; DCMI_ESCR_LEC_Pos)            </span></div>
<div class="line"><a name="l06761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadaa1bab0df8c515693951bc72d307623"> 6761</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_LEC_4               (0x10UL &lt;&lt; DCMI_ESCR_LEC_Pos)            </span></div>
<div class="line"><a name="l06762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga311653aab65812f95903802cbfa7d315"> 6762</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_LEC_5               (0x20UL &lt;&lt; DCMI_ESCR_LEC_Pos)            </span></div>
<div class="line"><a name="l06763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga317e513f307a9656beec18d20345e224"> 6763</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_LEC_6               (0x40UL &lt;&lt; DCMI_ESCR_LEC_Pos)            </span></div>
<div class="line"><a name="l06764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25fe3397138af7d577abdf337a282d67"> 6764</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_LEC_7               (0x80UL &lt;&lt; DCMI_ESCR_LEC_Pos)            </span></div>
<div class="line"><a name="l06765"></a><span class="lineno"> 6765</span>&#160;<span class="preprocessor">#define DCMI_ESCR_FEC_Pos             (24U)</span></div>
<div class="line"><a name="l06766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ae393fc1fb2182bdf482cc4a1f5ff3"> 6766</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_FEC_Msk             (0xFFUL &lt;&lt; DCMI_ESCR_FEC_Pos)            </span></div>
<div class="line"><a name="l06767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab398e0b4ccde3ef98da25a420ad0d47d"> 6767</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_FEC                 DCMI_ESCR_FEC_Msk                        </span></div>
<div class="line"><a name="l06768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e81c4c8d656581c52013072843ca228"> 6768</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_FEC_0               (0x01UL &lt;&lt; DCMI_ESCR_FEC_Pos)            </span></div>
<div class="line"><a name="l06769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1432d69047c62dbd095b6d637d82416a"> 6769</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_FEC_1               (0x02UL &lt;&lt; DCMI_ESCR_FEC_Pos)            </span></div>
<div class="line"><a name="l06770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59c5c0b7073d2aee0a61c1dd08b7c76f"> 6770</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_FEC_2               (0x04UL &lt;&lt; DCMI_ESCR_FEC_Pos)            </span></div>
<div class="line"><a name="l06771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b3432b1396534249dda5161c5220d1a"> 6771</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_FEC_3               (0x08UL &lt;&lt; DCMI_ESCR_FEC_Pos)            </span></div>
<div class="line"><a name="l06772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75380a8826e9a0711d1dafd2f3d60f73"> 6772</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_FEC_4               (0x10UL &lt;&lt; DCMI_ESCR_FEC_Pos)            </span></div>
<div class="line"><a name="l06773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cd3b4a11825b3281dec01ec83d860b2"> 6773</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_FEC_5               (0x20UL &lt;&lt; DCMI_ESCR_FEC_Pos)            </span></div>
<div class="line"><a name="l06774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga024921ee54f8f508e1773b57bcb75faa"> 6774</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_FEC_6               (0x40UL &lt;&lt; DCMI_ESCR_FEC_Pos)            </span></div>
<div class="line"><a name="l06775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad73898a36130986b84c8fa7f7b790720"> 6775</a></span>&#160;<span class="preprocessor">#define DCMI_ESCR_FEC_7               (0x80UL &lt;&lt; DCMI_ESCR_FEC_Pos)            </span></div>
<div class="line"><a name="l06777"></a><span class="lineno"> 6777</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for DCMI_ESUR register  ****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06778"></a><span class="lineno"> 6778</span>&#160;<span class="preprocessor">#define DCMI_ESUR_FSU_Pos             (0U)</span></div>
<div class="line"><a name="l06779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga036205fd064f7ac796af221a5c01d719"> 6779</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_FSU_Msk             (0xFFUL &lt;&lt; DCMI_ESUR_FSU_Pos)            </span></div>
<div class="line"><a name="l06780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07da26e3445ad620bf9f79853f521985"> 6780</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_FSU                 DCMI_ESUR_FSU_Msk                        </span></div>
<div class="line"><a name="l06781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0736b842eb91b92c349c96a77c0deb3d"> 6781</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_FSU_0               (0x01UL &lt;&lt; DCMI_ESUR_FSU_Pos)            </span></div>
<div class="line"><a name="l06782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace6896a798d1d6400870f6519e3e5e85"> 6782</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_FSU_1               (0x02UL &lt;&lt; DCMI_ESUR_FSU_Pos)            </span></div>
<div class="line"><a name="l06783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67ae88b7cd87a517df076e6c1eb49190"> 6783</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_FSU_2               (0x04UL &lt;&lt; DCMI_ESUR_FSU_Pos)            </span></div>
<div class="line"><a name="l06784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga033ae01f27e993b3f2c62c2cb6d1a97b"> 6784</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_FSU_3               (0x08UL &lt;&lt; DCMI_ESUR_FSU_Pos)            </span></div>
<div class="line"><a name="l06785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0382b7b3aa6983236ad2c9f9dce897dc"> 6785</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_FSU_4               (0x10UL &lt;&lt; DCMI_ESUR_FSU_Pos)            </span></div>
<div class="line"><a name="l06786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6177277def58dcf4af92bae92b76e59"> 6786</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_FSU_5               (0x20UL &lt;&lt; DCMI_ESUR_FSU_Pos)            </span></div>
<div class="line"><a name="l06787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e2f1a99e46d20604873a2d0654c9b03"> 6787</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_FSU_6               (0x40UL &lt;&lt; DCMI_ESUR_FSU_Pos)            </span></div>
<div class="line"><a name="l06788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c281d4c9136378a089d37f18e04b9b0"> 6788</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_FSU_7               (0x80UL &lt;&lt; DCMI_ESUR_FSU_Pos)            </span></div>
<div class="line"><a name="l06789"></a><span class="lineno"> 6789</span>&#160;<span class="preprocessor">#define DCMI_ESUR_LSU_Pos             (8U)</span></div>
<div class="line"><a name="l06790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28f623ee4d63d33aa7ffba98e4eb56d2"> 6790</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_LSU_Msk             (0xFFUL &lt;&lt; DCMI_ESUR_LSU_Pos)            </span></div>
<div class="line"><a name="l06791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef06107788d6ef1164cca2eec17ccd82"> 6791</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_LSU                 DCMI_ESUR_LSU_Msk                        </span></div>
<div class="line"><a name="l06792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefbfe4e1b5313151679886802f10c70d"> 6792</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_LSU_0               (0x01UL &lt;&lt; DCMI_ESUR_LSU_Pos)            </span></div>
<div class="line"><a name="l06793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d839332eae8a65ff7a21f0e209ff566"> 6793</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_LSU_1               (0x02UL &lt;&lt; DCMI_ESUR_LSU_Pos)            </span></div>
<div class="line"><a name="l06794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5228a1cd9158b9e2e8a607f7af6cc28f"> 6794</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_LSU_2               (0x04UL &lt;&lt; DCMI_ESUR_LSU_Pos)            </span></div>
<div class="line"><a name="l06795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89df4af24d271e6b95fc25ab9b539ffb"> 6795</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_LSU_3               (0x08UL &lt;&lt; DCMI_ESUR_LSU_Pos)            </span></div>
<div class="line"><a name="l06796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbe39164ff02aa13cc6142620df34f20"> 6796</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_LSU_4               (0x10UL &lt;&lt; DCMI_ESUR_LSU_Pos)            </span></div>
<div class="line"><a name="l06797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1ffa8f042970d1284a3abcfe95b4f35"> 6797</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_LSU_5               (0x20UL &lt;&lt; DCMI_ESUR_LSU_Pos)            </span></div>
<div class="line"><a name="l06798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1fb4e43dae7a9f739717bce826fbfdc"> 6798</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_LSU_6               (0x40UL &lt;&lt; DCMI_ESUR_LSU_Pos)            </span></div>
<div class="line"><a name="l06799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad83ff5f17dce12b5d6208a161c683f09"> 6799</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_LSU_7               (0x80UL &lt;&lt; DCMI_ESUR_LSU_Pos)            </span></div>
<div class="line"><a name="l06800"></a><span class="lineno"> 6800</span>&#160;<span class="preprocessor">#define DCMI_ESUR_LEU_Pos             (16U)</span></div>
<div class="line"><a name="l06801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa57fa1027141af3c9cbca28d364bfff6"> 6801</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_LEU_Msk             (0xFFUL &lt;&lt; DCMI_ESUR_LEU_Pos)            </span></div>
<div class="line"><a name="l06802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65e5d6c1fa10262d9deb97e557fd294c"> 6802</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_LEU                 DCMI_ESUR_LEU_Msk                        </span></div>
<div class="line"><a name="l06803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab01d560ff733228f2298f40af98cab11"> 6803</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_LEU_0               (0x01UL &lt;&lt; DCMI_ESUR_LEU_Pos)            </span></div>
<div class="line"><a name="l06804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57a6853e10a45ceb726fa606bf00a96f"> 6804</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_LEU_1               (0x02UL &lt;&lt; DCMI_ESUR_LEU_Pos)            </span></div>
<div class="line"><a name="l06805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ff884b174c3f26189d68bc96a52eea5"> 6805</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_LEU_2               (0x04UL &lt;&lt; DCMI_ESUR_LEU_Pos)            </span></div>
<div class="line"><a name="l06806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga644898bf98baa6646e544c78b0f19fca"> 6806</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_LEU_3               (0x08UL &lt;&lt; DCMI_ESUR_LEU_Pos)            </span></div>
<div class="line"><a name="l06807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76ea0e23783a0bae1daf43aa4eb70e2e"> 6807</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_LEU_4               (0x10UL &lt;&lt; DCMI_ESUR_LEU_Pos)            </span></div>
<div class="line"><a name="l06808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga078c30f25d7729d946b22984e5024471"> 6808</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_LEU_5               (0x20UL &lt;&lt; DCMI_ESUR_LEU_Pos)            </span></div>
<div class="line"><a name="l06809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga822e103265f848ef34bb1d72774215cb"> 6809</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_LEU_6               (0x40UL &lt;&lt; DCMI_ESUR_LEU_Pos)            </span></div>
<div class="line"><a name="l06810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad12797fbcd5db918c11c9d35aa737e40"> 6810</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_LEU_7               (0x80UL &lt;&lt; DCMI_ESUR_LEU_Pos)            </span></div>
<div class="line"><a name="l06811"></a><span class="lineno"> 6811</span>&#160;<span class="preprocessor">#define DCMI_ESUR_FEU_Pos             (24U)</span></div>
<div class="line"><a name="l06812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9324fdd6bc3877df9bc3bdc2adecb6c"> 6812</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_FEU_Msk             (0xFFUL &lt;&lt; DCMI_ESUR_FEU_Pos)            </span></div>
<div class="line"><a name="l06813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71824df64b1b6626e66e5a83d4663a6e"> 6813</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_FEU                 DCMI_ESUR_FEU_Msk                        </span></div>
<div class="line"><a name="l06814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8a5d8d9aa47a258eb70337e9da33fbb"> 6814</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_FEU_0               (0x01UL &lt;&lt; DCMI_ESUR_FEU_Pos)            </span></div>
<div class="line"><a name="l06815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab245f4131ebeb6cd7b83b37d29e02201"> 6815</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_FEU_1               (0x02UL &lt;&lt; DCMI_ESUR_FEU_Pos)            </span></div>
<div class="line"><a name="l06816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cbab5aa2adc587192aab4c60cd8b059"> 6816</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_FEU_2               (0x04UL &lt;&lt; DCMI_ESUR_FEU_Pos)            </span></div>
<div class="line"><a name="l06817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ad84b57c9d0ad5ff10d96f230cfc0ec"> 6817</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_FEU_3               (0x08UL &lt;&lt; DCMI_ESUR_FEU_Pos)            </span></div>
<div class="line"><a name="l06818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07b017cac8a7ec39cdfcb4d85c87553e"> 6818</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_FEU_4               (0x10UL &lt;&lt; DCMI_ESUR_FEU_Pos)            </span></div>
<div class="line"><a name="l06819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f2130731126cfd174b8465eff86dfcb"> 6819</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_FEU_5               (0x20UL &lt;&lt; DCMI_ESUR_FEU_Pos)            </span></div>
<div class="line"><a name="l06820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1ff9acbd175a04350a8db36be800a48"> 6820</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_FEU_6               (0x40UL &lt;&lt; DCMI_ESUR_FEU_Pos)            </span></div>
<div class="line"><a name="l06821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47a37aeb8798b832f58ac2cb3cb6e5ae"> 6821</a></span>&#160;<span class="preprocessor">#define DCMI_ESUR_FEU_7               (0x80UL &lt;&lt; DCMI_ESUR_FEU_Pos)            </span></div>
<div class="line"><a name="l06823"></a><span class="lineno"> 6823</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for DCMI_CWSTRT register  **************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06824"></a><span class="lineno"> 6824</span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_HOFFCNT_Pos       (0U)</span></div>
<div class="line"><a name="l06825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0fae460ad5a360aada91b734fa3ba57"> 6825</a></span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_HOFFCNT_Msk       (0x3FFFUL &lt;&lt; DCMI_CWSTRT_HOFFCNT_Pos)    </span></div>
<div class="line"><a name="l06826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae099a5f83a683df21addd2efd2d9400a"> 6826</a></span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_HOFFCNT           DCMI_CWSTRT_HOFFCNT_Msk                  </span></div>
<div class="line"><a name="l06827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96da4942140c442737669180edc64372"> 6827</a></span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_HOFFCNT_0         (0x0001UL &lt;&lt; DCMI_CWSTRT_HOFFCNT_Pos)    </span></div>
<div class="line"><a name="l06828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6c142c0dcf278c0529054b4ced5c28b"> 6828</a></span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_HOFFCNT_1         (0x0002UL &lt;&lt; DCMI_CWSTRT_HOFFCNT_Pos)    </span></div>
<div class="line"><a name="l06829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c6b922ecfea49f329b2b30d2ec3fec6"> 6829</a></span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_HOFFCNT_2         (0x0004UL &lt;&lt; DCMI_CWSTRT_HOFFCNT_Pos)    </span></div>
<div class="line"><a name="l06830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55fe28af05297d38e47ebe40e73dd250"> 6830</a></span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_HOFFCNT_3         (0x0008UL &lt;&lt; DCMI_CWSTRT_HOFFCNT_Pos)    </span></div>
<div class="line"><a name="l06831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49efa049016716e1b4aa0097fadfb82f"> 6831</a></span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_HOFFCNT_4         (0x0010UL &lt;&lt; DCMI_CWSTRT_HOFFCNT_Pos)    </span></div>
<div class="line"><a name="l06832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03e805873fa719662e685843da09a23e"> 6832</a></span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_HOFFCNT_5         (0x0020UL &lt;&lt; DCMI_CWSTRT_HOFFCNT_Pos)    </span></div>
<div class="line"><a name="l06833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19e7f60d2a2f1ce71b5f391a488b76ee"> 6833</a></span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_HOFFCNT_6         (0x0040UL &lt;&lt; DCMI_CWSTRT_HOFFCNT_Pos)    </span></div>
<div class="line"><a name="l06834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1742588b9c541f14d9e05902286031e7"> 6834</a></span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_HOFFCNT_7         (0x0080UL &lt;&lt; DCMI_CWSTRT_HOFFCNT_Pos)    </span></div>
<div class="line"><a name="l06835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f76ac7cc7bdbffa7ee0857e461c72ec"> 6835</a></span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_HOFFCNT_8         (0x0100UL &lt;&lt; DCMI_CWSTRT_HOFFCNT_Pos)    </span></div>
<div class="line"><a name="l06836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7929263af83d6a0fbfff9a67277f896d"> 6836</a></span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_HOFFCNT_9         (0x0200UL &lt;&lt; DCMI_CWSTRT_HOFFCNT_Pos)    </span></div>
<div class="line"><a name="l06837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40891047bb7e369880fa16fd9b3742b7"> 6837</a></span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_HOFFCNT_10        (0x0400UL &lt;&lt; DCMI_CWSTRT_HOFFCNT_Pos)    </span></div>
<div class="line"><a name="l06838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae833a5a39cb05a148e398df9c7cf0a1e"> 6838</a></span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_HOFFCNT_11        (0x0800UL &lt;&lt; DCMI_CWSTRT_HOFFCNT_Pos)    </span></div>
<div class="line"><a name="l06839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga125625e677b4173f7037a2f3d172e463"> 6839</a></span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_HOFFCNT_12        (0x1000UL &lt;&lt; DCMI_CWSTRT_HOFFCNT_Pos)    </span></div>
<div class="line"><a name="l06840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a55ac5aab3d8cd24404ec82377f4131"> 6840</a></span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_HOFFCNT_13        (0x2000UL &lt;&lt; DCMI_CWSTRT_HOFFCNT_Pos)    </span></div>
<div class="line"><a name="l06841"></a><span class="lineno"> 6841</span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_VST_Pos           (16U)</span></div>
<div class="line"><a name="l06842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1652ad176cc9fbdcec26e5ee24e1f90"> 6842</a></span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_VST_Msk           (0x1FFFUL &lt;&lt; DCMI_CWSTRT_VST_Pos)        </span></div>
<div class="line"><a name="l06843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1f7a07e86f5331bd024197bf986f7fb"> 6843</a></span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_VST               DCMI_CWSTRT_VST_Msk                      </span></div>
<div class="line"><a name="l06844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20ba833adf3855d87e68004531f86568"> 6844</a></span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_VST_0             (0x0001UL &lt;&lt; DCMI_CWSTRT_VST_Pos)        </span></div>
<div class="line"><a name="l06845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9bc3c0f09d2bb367d46d82d23d067cd"> 6845</a></span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_VST_1             (0x0002UL &lt;&lt; DCMI_CWSTRT_VST_Pos)        </span></div>
<div class="line"><a name="l06846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59fcd3068d5db24b591b5e834d7b3f59"> 6846</a></span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_VST_2             (0x0004UL &lt;&lt; DCMI_CWSTRT_VST_Pos)        </span></div>
<div class="line"><a name="l06847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22c573dd32f1330c547e11fa4c4677d5"> 6847</a></span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_VST_3             (0x0008UL &lt;&lt; DCMI_CWSTRT_VST_Pos)        </span></div>
<div class="line"><a name="l06848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad703fa8bf9b7861fc4dd6e0e550559db"> 6848</a></span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_VST_4             (0x0010UL &lt;&lt; DCMI_CWSTRT_VST_Pos)        </span></div>
<div class="line"><a name="l06849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf109ded1d19aa39b30168ae859a01c51"> 6849</a></span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_VST_5             (0x0020UL &lt;&lt; DCMI_CWSTRT_VST_Pos)        </span></div>
<div class="line"><a name="l06850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad559f4446213632b407e8beae0442747"> 6850</a></span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_VST_6             (0x0040UL &lt;&lt; DCMI_CWSTRT_VST_Pos)        </span></div>
<div class="line"><a name="l06851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1935dd9de6c420a17dd52ae1ef65ab1d"> 6851</a></span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_VST_7             (0x0080UL &lt;&lt; DCMI_CWSTRT_VST_Pos)        </span></div>
<div class="line"><a name="l06852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b217d6ab88af5a97bc97be6d56a1271"> 6852</a></span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_VST_8             (0x0100UL &lt;&lt; DCMI_CWSTRT_VST_Pos)        </span></div>
<div class="line"><a name="l06853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e5483726f69d518da33946e06f41045"> 6853</a></span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_VST_9             (0x0200UL &lt;&lt; DCMI_CWSTRT_VST_Pos)        </span></div>
<div class="line"><a name="l06854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7ab956584338b09831107a11153ce87"> 6854</a></span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_VST_10            (0x0400UL &lt;&lt; DCMI_CWSTRT_VST_Pos)        </span></div>
<div class="line"><a name="l06855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8474dfec73848db68b9235cb33acfe07"> 6855</a></span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_VST_11            (0x0800UL &lt;&lt; DCMI_CWSTRT_VST_Pos)        </span></div>
<div class="line"><a name="l06856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf285adbd5766f4188de811691bab92c2"> 6856</a></span>&#160;<span class="preprocessor">#define DCMI_CWSTRT_VST_12            (0x1000UL &lt;&lt; DCMI_CWSTRT_VST_Pos)        </span></div>
<div class="line"><a name="l06858"></a><span class="lineno"> 6858</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for DCMI_CWSIZE register  **************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06859"></a><span class="lineno"> 6859</span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_CAPCNT_Pos        (0U)</span></div>
<div class="line"><a name="l06860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad530930a69892f9cd7ad4ff52a92b133"> 6860</a></span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_CAPCNT_Msk        (0x3FFFUL &lt;&lt; DCMI_CWSIZE_CAPCNT_Pos)     </span></div>
<div class="line"><a name="l06861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c31745cc8efc121ae47c30cc42b384f"> 6861</a></span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_CAPCNT            DCMI_CWSIZE_CAPCNT_Msk                   </span></div>
<div class="line"><a name="l06862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe7cff08f165cd869e035ab95708b6ee"> 6862</a></span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_CAPCNT_0          (0x0001UL &lt;&lt; DCMI_CWSIZE_CAPCNT_Pos)     </span></div>
<div class="line"><a name="l06863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13bfccb9346cfdd2813dc4675e95faa8"> 6863</a></span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_CAPCNT_1          (0x0002UL &lt;&lt; DCMI_CWSIZE_CAPCNT_Pos)     </span></div>
<div class="line"><a name="l06864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c1225f29539e7de42280a1104215f09"> 6864</a></span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_CAPCNT_2          (0x0004UL &lt;&lt; DCMI_CWSIZE_CAPCNT_Pos)     </span></div>
<div class="line"><a name="l06865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2177b9724314a33329aa9347eee29d76"> 6865</a></span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_CAPCNT_3          (0x0008UL &lt;&lt; DCMI_CWSIZE_CAPCNT_Pos)     </span></div>
<div class="line"><a name="l06866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcce2b8eb1e23419b6bf1d17bd81593d"> 6866</a></span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_CAPCNT_4          (0x0010UL &lt;&lt; DCMI_CWSIZE_CAPCNT_Pos)     </span></div>
<div class="line"><a name="l06867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f89b8e66616036c531ec1d1c5f7cce6"> 6867</a></span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_CAPCNT_5          (0x0020UL &lt;&lt; DCMI_CWSIZE_CAPCNT_Pos)     </span></div>
<div class="line"><a name="l06868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64648f009fe41ec13a7385a75602c6b2"> 6868</a></span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_CAPCNT_6          (0x0040UL &lt;&lt; DCMI_CWSIZE_CAPCNT_Pos)     </span></div>
<div class="line"><a name="l06869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad611239101ae8d9d07a2a43210a4c9b"> 6869</a></span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_CAPCNT_7          (0x0080UL &lt;&lt; DCMI_CWSIZE_CAPCNT_Pos)     </span></div>
<div class="line"><a name="l06870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga344df0c879c7ff0e286c695bb36fb323"> 6870</a></span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_CAPCNT_8          (0x0100UL &lt;&lt; DCMI_CWSIZE_CAPCNT_Pos)     </span></div>
<div class="line"><a name="l06871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab38a0a1566e8740b80446f236b25c62c"> 6871</a></span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_CAPCNT_9          (0x0200UL &lt;&lt; DCMI_CWSIZE_CAPCNT_Pos)     </span></div>
<div class="line"><a name="l06872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a3c5fef2661edf08043f5288f9ae5d6"> 6872</a></span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_CAPCNT_10         (0x0400UL &lt;&lt; DCMI_CWSIZE_CAPCNT_Pos)     </span></div>
<div class="line"><a name="l06873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48426dcd176a823c0f2f70cdc06dc64f"> 6873</a></span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_CAPCNT_11         (0x0800UL &lt;&lt; DCMI_CWSIZE_CAPCNT_Pos)     </span></div>
<div class="line"><a name="l06874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a8c44ea212d529a4e2de74c7a822182"> 6874</a></span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_CAPCNT_12         (0x1000UL &lt;&lt; DCMI_CWSIZE_CAPCNT_Pos)     </span></div>
<div class="line"><a name="l06875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga923ba486b0e1446023f8bd0df8209fd8"> 6875</a></span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_CAPCNT_13         (0x2000UL &lt;&lt; DCMI_CWSIZE_CAPCNT_Pos)     </span></div>
<div class="line"><a name="l06876"></a><span class="lineno"> 6876</span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_VLINE_Pos         (16U)</span></div>
<div class="line"><a name="l06877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga628637bf9713da908eca5a53e0f42d4b"> 6877</a></span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_VLINE_Msk         (0x3FFFUL &lt;&lt; DCMI_CWSIZE_VLINE_Pos)      </span></div>
<div class="line"><a name="l06878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11c87e423cc974fce1a8a50213e47af8"> 6878</a></span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_VLINE             DCMI_CWSIZE_VLINE_Msk                    </span></div>
<div class="line"><a name="l06879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2454bed87b076fc37bd70b196a3ccd0"> 6879</a></span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_VLINE_0           (0x0001UL &lt;&lt; DCMI_CWSIZE_VLINE_Pos)      </span></div>
<div class="line"><a name="l06880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62e47f6a08c04ba9fb964d03b60ed60a"> 6880</a></span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_VLINE_1           (0x0002UL &lt;&lt; DCMI_CWSIZE_VLINE_Pos)      </span></div>
<div class="line"><a name="l06881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f43fcee6e9e6f27719625a4178cacf7"> 6881</a></span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_VLINE_2           (0x0004UL &lt;&lt; DCMI_CWSIZE_VLINE_Pos)      </span></div>
<div class="line"><a name="l06882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92963fc3819597747ce1165a2dbfa831"> 6882</a></span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_VLINE_3           (0x0008UL &lt;&lt; DCMI_CWSIZE_VLINE_Pos)      </span></div>
<div class="line"><a name="l06883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga334979e411176c678546a29d77b79015"> 6883</a></span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_VLINE_4           (0x0010UL &lt;&lt; DCMI_CWSIZE_VLINE_Pos)      </span></div>
<div class="line"><a name="l06884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a9063f39bea8f62d9b1e2ce3b23524f"> 6884</a></span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_VLINE_5           (0x0020UL &lt;&lt; DCMI_CWSIZE_VLINE_Pos)      </span></div>
<div class="line"><a name="l06885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15982b2747f45d77c207b38f953b875d"> 6885</a></span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_VLINE_6           (0x0040UL &lt;&lt; DCMI_CWSIZE_VLINE_Pos)      </span></div>
<div class="line"><a name="l06886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96aa8e4d75455063d04337833e4ed1f6"> 6886</a></span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_VLINE_7           (0x0080UL &lt;&lt; DCMI_CWSIZE_VLINE_Pos)      </span></div>
<div class="line"><a name="l06887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7199a0c3f8000e223e963725ac8fde20"> 6887</a></span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_VLINE_8           (0x0100UL &lt;&lt; DCMI_CWSIZE_VLINE_Pos)      </span></div>
<div class="line"><a name="l06888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6df34facb0f0066b739df5f9e4a7cdf1"> 6888</a></span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_VLINE_9           (0x0200UL &lt;&lt; DCMI_CWSIZE_VLINE_Pos)      </span></div>
<div class="line"><a name="l06889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9548b6f4d5b3e9adac826837e19072e7"> 6889</a></span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_VLINE_10          (0x0400UL &lt;&lt; DCMI_CWSIZE_VLINE_Pos)      </span></div>
<div class="line"><a name="l06890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad089c5d8893bb7474ddd3f77d4c492ad"> 6890</a></span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_VLINE_11          (0x0800UL &lt;&lt; DCMI_CWSIZE_VLINE_Pos)      </span></div>
<div class="line"><a name="l06891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32870b1375fa28f7e999f493a520a6df"> 6891</a></span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_VLINE_12          (0x1000UL &lt;&lt; DCMI_CWSIZE_VLINE_Pos)      </span></div>
<div class="line"><a name="l06892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f126da8318747749626d6f773479fa1"> 6892</a></span>&#160;<span class="preprocessor">#define DCMI_CWSIZE_VLINE_13          (0x2000UL &lt;&lt; DCMI_CWSIZE_VLINE_Pos)      </span></div>
<div class="line"><a name="l06894"></a><span class="lineno"> 6894</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for DCMI_DR register  **************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06895"></a><span class="lineno"> 6895</span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE0_Pos             (0U)</span></div>
<div class="line"><a name="l06896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07c270f5e6d112768db06c11b2cc6e56"> 6896</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE0_Msk             (0xFFUL &lt;&lt; DCMI_DR_BYTE0_Pos)            </span></div>
<div class="line"><a name="l06897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0910a5a593672f96d201adc561a04b9"> 6897</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE0                 DCMI_DR_BYTE0_Msk                        </span></div>
<div class="line"><a name="l06898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga738270377b21cc6bf276b64d94c34377"> 6898</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE0_0               (0x01UL &lt;&lt; DCMI_DR_BYTE0_Pos)            </span></div>
<div class="line"><a name="l06899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac021626b46cd538bd2a83ae6fd3dd84f"> 6899</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE0_1               (0x02UL &lt;&lt; DCMI_DR_BYTE0_Pos)            </span></div>
<div class="line"><a name="l06900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc8158d854cfcd0c8dea830b721105c0"> 6900</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE0_2               (0x04UL &lt;&lt; DCMI_DR_BYTE0_Pos)            </span></div>
<div class="line"><a name="l06901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb4c15a247d51cff247977b998bf9490"> 6901</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE0_3               (0x08UL &lt;&lt; DCMI_DR_BYTE0_Pos)            </span></div>
<div class="line"><a name="l06902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6437d19601ba5056cb1f913528b64e7c"> 6902</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE0_4               (0x10UL &lt;&lt; DCMI_DR_BYTE0_Pos)            </span></div>
<div class="line"><a name="l06903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ea2b6e3788e5f9f04cc43a2b7ee2698"> 6903</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE0_5               (0x20UL &lt;&lt; DCMI_DR_BYTE0_Pos)            </span></div>
<div class="line"><a name="l06904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44077b3d0413e6f1d11ce7b10a560eeb"> 6904</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE0_6               (0x40UL &lt;&lt; DCMI_DR_BYTE0_Pos)            </span></div>
<div class="line"><a name="l06905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dabd28e961fac242a3a29b82012769e"> 6905</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE0_7               (0x80UL &lt;&lt; DCMI_DR_BYTE0_Pos)            </span></div>
<div class="line"><a name="l06906"></a><span class="lineno"> 6906</span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE1_Pos             (8U)</span></div>
<div class="line"><a name="l06907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab17364d3900caed76aecc643774c54bc"> 6907</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE1_Msk             (0xFFUL &lt;&lt; DCMI_DR_BYTE1_Pos)            </span></div>
<div class="line"><a name="l06908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab01aefc5cd095660ac49a2b7b9180c82"> 6908</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE1                 DCMI_DR_BYTE1_Msk                        </span></div>
<div class="line"><a name="l06909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaca2a8850e1050a25f33bfffa25efa93"> 6909</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE1_0               (0x01UL &lt;&lt; DCMI_DR_BYTE1_Pos)            </span></div>
<div class="line"><a name="l06910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a07fcd4dcc2471250321164a2c50952"> 6910</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE1_1               (0x02UL &lt;&lt; DCMI_DR_BYTE1_Pos)            </span></div>
<div class="line"><a name="l06911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42bf72ed36663e1a9da7e2ab4b265ffa"> 6911</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE1_2               (0x04UL &lt;&lt; DCMI_DR_BYTE1_Pos)            </span></div>
<div class="line"><a name="l06912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c5d2e24b3da5e5e8e513a39d8b541b0"> 6912</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE1_3               (0x08UL &lt;&lt; DCMI_DR_BYTE1_Pos)            </span></div>
<div class="line"><a name="l06913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24948ec2860304fdae7f757b4f6fc92f"> 6913</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE1_4               (0x10UL &lt;&lt; DCMI_DR_BYTE1_Pos)            </span></div>
<div class="line"><a name="l06914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa258206530b0ac8d5b7661e7f637655b"> 6914</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE1_5               (0x20UL &lt;&lt; DCMI_DR_BYTE1_Pos)            </span></div>
<div class="line"><a name="l06915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga938521f9baa13a82eb70902c4fa9c52e"> 6915</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE1_6               (0x40UL &lt;&lt; DCMI_DR_BYTE1_Pos)            </span></div>
<div class="line"><a name="l06916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad5bd6007a3d2e8875268471d91eecff"> 6916</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE1_7               (0x80UL &lt;&lt; DCMI_DR_BYTE1_Pos)            </span></div>
<div class="line"><a name="l06917"></a><span class="lineno"> 6917</span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE2_Pos             (16U)</span></div>
<div class="line"><a name="l06918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ee34bf9dabcdca52c0cbf44f25d9c5a"> 6918</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE2_Msk             (0xFFUL &lt;&lt; DCMI_DR_BYTE2_Pos)            </span></div>
<div class="line"><a name="l06919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1bfbeeca97efa76992487f3c22d6aff"> 6919</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE2                 DCMI_DR_BYTE2_Msk                        </span></div>
<div class="line"><a name="l06920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19d98a0c51fe3c9617fc72ed65810ca8"> 6920</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE2_0               (0x01UL &lt;&lt; DCMI_DR_BYTE2_Pos)            </span></div>
<div class="line"><a name="l06921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3c2f73a24e5f3bd519a2c44a11b0225"> 6921</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE2_1               (0x02UL &lt;&lt; DCMI_DR_BYTE2_Pos)            </span></div>
<div class="line"><a name="l06922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dd30c6e46d0379a43b4a36a7c07896a"> 6922</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE2_2               (0x04UL &lt;&lt; DCMI_DR_BYTE2_Pos)            </span></div>
<div class="line"><a name="l06923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2de74f8778a08b70d66c50a4303bda47"> 6923</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE2_3               (0x08UL &lt;&lt; DCMI_DR_BYTE2_Pos)            </span></div>
<div class="line"><a name="l06924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbc05b4331d1932bb5286b88243ad462"> 6924</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE2_4               (0x10UL &lt;&lt; DCMI_DR_BYTE2_Pos)            </span></div>
<div class="line"><a name="l06925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09be74815edbfeed4617b402b967f1ea"> 6925</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE2_5               (0x20UL &lt;&lt; DCMI_DR_BYTE2_Pos)            </span></div>
<div class="line"><a name="l06926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7501ad7c69e663e4f2d2f37ad3ce4e35"> 6926</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE2_6               (0x40UL &lt;&lt; DCMI_DR_BYTE2_Pos)            </span></div>
<div class="line"><a name="l06927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfe20557ff2a9e64cefed586c47d77f2"> 6927</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE2_7               (0x80UL &lt;&lt; DCMI_DR_BYTE2_Pos)            </span></div>
<div class="line"><a name="l06928"></a><span class="lineno"> 6928</span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE3_Pos             (24U)</span></div>
<div class="line"><a name="l06929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa294b6ac2643ebf5c1492257ad79f45d"> 6929</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE3_Msk             (0xFFUL &lt;&lt; DCMI_DR_BYTE3_Pos)            </span></div>
<div class="line"><a name="l06930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa63e80a5e9f30b03e3b01b0c597a5cf"> 6930</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE3                 DCMI_DR_BYTE3_Msk                        </span></div>
<div class="line"><a name="l06931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac87ec2f4c19a26ac5e8ae579c100a545"> 6931</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE3_0               (0x01UL &lt;&lt; DCMI_DR_BYTE3_Pos)            </span></div>
<div class="line"><a name="l06932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc3956729f9025a1ca3863dcdfcfa608"> 6932</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE3_1               (0x02UL &lt;&lt; DCMI_DR_BYTE3_Pos)            </span></div>
<div class="line"><a name="l06933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d6d5e0f50fb6d5b1454dd0c79a5ca6e"> 6933</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE3_2               (0x04UL &lt;&lt; DCMI_DR_BYTE3_Pos)            </span></div>
<div class="line"><a name="l06934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga143cda821ea0b8933708acadd86a676c"> 6934</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE3_3               (0x08UL &lt;&lt; DCMI_DR_BYTE3_Pos)            </span></div>
<div class="line"><a name="l06935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga346a49070cc8c08f85aa9487d1af3735"> 6935</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE3_4               (0x10UL &lt;&lt; DCMI_DR_BYTE3_Pos)            </span></div>
<div class="line"><a name="l06936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5faedfb6d58544f893ffea223101b9e5"> 6936</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE3_5               (0x20UL &lt;&lt; DCMI_DR_BYTE3_Pos)            </span></div>
<div class="line"><a name="l06937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54d2bd1956a292497e3610025aa63450"> 6937</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE3_6               (0x40UL &lt;&lt; DCMI_DR_BYTE3_Pos)            </span></div>
<div class="line"><a name="l06938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c7f8e041a3d2b5ee9431f11e0ed7bfb"> 6938</a></span>&#160;<span class="preprocessor">#define DCMI_DR_BYTE3_7               (0x80UL &lt;&lt; DCMI_DR_BYTE3_Pos)            </span></div>
<div class="line"><a name="l06940"></a><span class="lineno"> 6940</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06941"></a><span class="lineno"> 6941</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l06942"></a><span class="lineno"> 6942</span>&#160;<span class="comment">/*                 Digital Filter for Sigma Delta Modulators                  */</span></div>
<div class="line"><a name="l06943"></a><span class="lineno"> 6943</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l06944"></a><span class="lineno"> 6944</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l06945"></a><span class="lineno"> 6945</span>&#160; </div>
<div class="line"><a name="l06946"></a><span class="lineno"> 6946</span>&#160;<span class="comment">/****************   DFSDM channel configuration registers  ********************/</span></div>
<div class="line"><a name="l06947"></a><span class="lineno"> 6947</span>&#160; </div>
<div class="line"><a name="l06948"></a><span class="lineno"> 6948</span>&#160;<span class="comment">/***************  Bit definition for DFSDM_CHCFGR1 register  ******************/</span></div>
<div class="line"><a name="l06949"></a><span class="lineno"> 6949</span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_DFSDMEN_Pos       (31U)</span></div>
<div class="line"><a name="l06950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a4393cab2cd3af86cbb75ee16569db3"> 6950</a></span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_DFSDMEN_Msk       (0x1UL &lt;&lt; DFSDM_CHCFGR1_DFSDMEN_Pos)   </span></div>
<div class="line"><a name="l06951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad01643e1b9fdae24a6e4a21200a123e6"> 6951</a></span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_DFSDMEN           DFSDM_CHCFGR1_DFSDMEN_Msk              </span></div>
<div class="line"><a name="l06952"></a><span class="lineno"> 6952</span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_CKOUTSRC_Pos      (30U)</span></div>
<div class="line"><a name="l06953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b96fa379b4037a2b656bba6784e9ca9"> 6953</a></span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_CKOUTSRC_Msk      (0x1UL &lt;&lt; DFSDM_CHCFGR1_CKOUTSRC_Pos)  </span></div>
<div class="line"><a name="l06954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19d9ddb99bfc5103f56ebd76b7003c0b"> 6954</a></span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_CKOUTSRC          DFSDM_CHCFGR1_CKOUTSRC_Msk             </span></div>
<div class="line"><a name="l06955"></a><span class="lineno"> 6955</span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_CKOUTDIV_Pos      (16U)</span></div>
<div class="line"><a name="l06956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac49b1279f48d77d3693501de9f47a996"> 6956</a></span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_CKOUTDIV_Msk      (0xFFUL &lt;&lt; DFSDM_CHCFGR1_CKOUTDIV_Pos) </span></div>
<div class="line"><a name="l06957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf06aaca33a4f9803b8f4a0715ad3a400"> 6957</a></span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_CKOUTDIV          DFSDM_CHCFGR1_CKOUTDIV_Msk             </span></div>
<div class="line"><a name="l06958"></a><span class="lineno"> 6958</span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_DATPACK_Pos       (14U)</span></div>
<div class="line"><a name="l06959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92b86e43c242a559555d2c919e0d0378"> 6959</a></span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_DATPACK_Msk       (0x3UL &lt;&lt; DFSDM_CHCFGR1_DATPACK_Pos)   </span></div>
<div class="line"><a name="l06960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaceec63c5f0918035568b8382bbe3b69"> 6960</a></span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_DATPACK           DFSDM_CHCFGR1_DATPACK_Msk              </span></div>
<div class="line"><a name="l06961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72594a0b7fa5bba4708544faab5d63aa"> 6961</a></span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_DATPACK_1         (0x2UL &lt;&lt; DFSDM_CHCFGR1_DATPACK_Pos)   </span></div>
<div class="line"><a name="l06962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d437e63b9045a12c8d6cc4e7569a25d"> 6962</a></span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_DATPACK_0         (0x1UL &lt;&lt; DFSDM_CHCFGR1_DATPACK_Pos)   </span></div>
<div class="line"><a name="l06963"></a><span class="lineno"> 6963</span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_DATMPX_Pos        (12U)</span></div>
<div class="line"><a name="l06964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c5fef176a6ac3e8bc6cd9bdad521f54"> 6964</a></span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_DATMPX_Msk        (0x3UL &lt;&lt; DFSDM_CHCFGR1_DATMPX_Pos)    </span></div>
<div class="line"><a name="l06965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddaae3662409a67c8afed0579489c332"> 6965</a></span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_DATMPX            DFSDM_CHCFGR1_DATMPX_Msk               </span></div>
<div class="line"><a name="l06966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73beb77478ce011631a5c6a8e4aac694"> 6966</a></span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_DATMPX_1          (0x2UL &lt;&lt; DFSDM_CHCFGR1_DATMPX_Pos)    </span></div>
<div class="line"><a name="l06967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ab9eaa035906ed0db6e805fd15cc82c"> 6967</a></span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_DATMPX_0          (0x1UL &lt;&lt; DFSDM_CHCFGR1_DATMPX_Pos)    </span></div>
<div class="line"><a name="l06968"></a><span class="lineno"> 6968</span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_CHINSEL_Pos       (8U)</span></div>
<div class="line"><a name="l06969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45a6101222f605dedabd22cc6d0a0f6b"> 6969</a></span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_CHINSEL_Msk       (0x1UL &lt;&lt; DFSDM_CHCFGR1_CHINSEL_Pos)   </span></div>
<div class="line"><a name="l06970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab5f1e1631f818f4fc1bc9a8d46194e8"> 6970</a></span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_CHINSEL           DFSDM_CHCFGR1_CHINSEL_Msk              </span></div>
<div class="line"><a name="l06971"></a><span class="lineno"> 6971</span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_CHEN_Pos          (7U)</span></div>
<div class="line"><a name="l06972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29d969f6218af4751ecb3ccbb39001f9"> 6972</a></span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_CHEN_Msk          (0x1UL &lt;&lt; DFSDM_CHCFGR1_CHEN_Pos)      </span></div>
<div class="line"><a name="l06973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaced1f34e12333509a41e0420e11f47c3"> 6973</a></span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_CHEN              DFSDM_CHCFGR1_CHEN_Msk                 </span></div>
<div class="line"><a name="l06974"></a><span class="lineno"> 6974</span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_CKABEN_Pos        (6U)</span></div>
<div class="line"><a name="l06975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba4468e80d9b6285457d0c5b8d68f6ed"> 6975</a></span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_CKABEN_Msk        (0x1UL &lt;&lt; DFSDM_CHCFGR1_CKABEN_Pos)    </span></div>
<div class="line"><a name="l06976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73dd15825afa4601a44a52a76db4b609"> 6976</a></span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_CKABEN            DFSDM_CHCFGR1_CKABEN_Msk               </span></div>
<div class="line"><a name="l06977"></a><span class="lineno"> 6977</span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_SCDEN_Pos         (5U)</span></div>
<div class="line"><a name="l06978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb307788aff36efdb0aab3df08fb2304"> 6978</a></span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_SCDEN_Msk         (0x1UL &lt;&lt; DFSDM_CHCFGR1_SCDEN_Pos)     </span></div>
<div class="line"><a name="l06979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacae1e26bd51dcf6a84368c2ab13ec146"> 6979</a></span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_SCDEN             DFSDM_CHCFGR1_SCDEN_Msk                </span></div>
<div class="line"><a name="l06980"></a><span class="lineno"> 6980</span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_SPICKSEL_Pos      (2U)</span></div>
<div class="line"><a name="l06981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11667420c4a0426b902060a51bf934ce"> 6981</a></span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_SPICKSEL_Msk      (0x3UL &lt;&lt; DFSDM_CHCFGR1_SPICKSEL_Pos)  </span></div>
<div class="line"><a name="l06982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafda8d5f5f6edfb7b82bdc0f81ca4770"> 6982</a></span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_SPICKSEL          DFSDM_CHCFGR1_SPICKSEL_Msk             </span></div>
<div class="line"><a name="l06983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7e3ef13cbb13f469828ca44fec4b0b2"> 6983</a></span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_SPICKSEL_1        (0x2UL &lt;&lt; DFSDM_CHCFGR1_SPICKSEL_Pos)  </span></div>
<div class="line"><a name="l06984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3976592ef1c4da4d90f27909c739ea2"> 6984</a></span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_SPICKSEL_0        (0x1UL &lt;&lt; DFSDM_CHCFGR1_SPICKSEL_Pos)  </span></div>
<div class="line"><a name="l06985"></a><span class="lineno"> 6985</span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_SITP_Pos          (0U)</span></div>
<div class="line"><a name="l06986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71dfb63f608b21a342b3023e208ac2f1"> 6986</a></span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_SITP_Msk          (0x3UL &lt;&lt; DFSDM_CHCFGR1_SITP_Pos)      </span></div>
<div class="line"><a name="l06987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd51ddd93fce6cd6882930ee01336a2d"> 6987</a></span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_SITP              DFSDM_CHCFGR1_SITP_Msk                 </span></div>
<div class="line"><a name="l06988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f9f748cfec9d7387461e9a4f97b9b04"> 6988</a></span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_SITP_1            (0x2UL &lt;&lt; DFSDM_CHCFGR1_SITP_Pos)      </span></div>
<div class="line"><a name="l06989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7933bb2955416be37aee87784d8654c"> 6989</a></span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR1_SITP_0            (0x1UL &lt;&lt; DFSDM_CHCFGR1_SITP_Pos)      </span></div>
<div class="line"><a name="l06991"></a><span class="lineno"> 6991</span>&#160;<span class="preprocessor"></span><span class="comment">/***************  Bit definition for DFSDM_CHCFGR2 register  ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06992"></a><span class="lineno"> 6992</span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR2_OFFSET_Pos        (8U)</span></div>
<div class="line"><a name="l06993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1872cbd502b25e73ab6fa50769e83bb7"> 6993</a></span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR2_OFFSET_Msk        (0xFFFFFFUL &lt;&lt; DFSDM_CHCFGR2_OFFSET_Pos) </span></div>
<div class="line"><a name="l06994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a5a863edf94aab965cadfb5efb41e83"> 6994</a></span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR2_OFFSET            DFSDM_CHCFGR2_OFFSET_Msk               </span></div>
<div class="line"><a name="l06995"></a><span class="lineno"> 6995</span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR2_DTRBS_Pos         (3U)</span></div>
<div class="line"><a name="l06996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fb263be3ad36fd3613fa3ce7250c2e6"> 6996</a></span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR2_DTRBS_Msk         (0x1FUL &lt;&lt; DFSDM_CHCFGR2_DTRBS_Pos)    </span></div>
<div class="line"><a name="l06997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63ce7c4229cb5c8593ecdb946e241960"> 6997</a></span>&#160;<span class="preprocessor">#define DFSDM_CHCFGR2_DTRBS             DFSDM_CHCFGR2_DTRBS_Msk                </span></div>
<div class="line"><a name="l06999"></a><span class="lineno"> 6999</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for DFSDM_CHAWSCDR register *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07000"></a><span class="lineno"> 7000</span>&#160;<span class="preprocessor">#define DFSDM_CHAWSCDR_AWFORD_Pos       (22U)</span></div>
<div class="line"><a name="l07001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab33d71735b6d52fa148e47ed479d4b05"> 7001</a></span>&#160;<span class="preprocessor">#define DFSDM_CHAWSCDR_AWFORD_Msk       (0x3UL &lt;&lt; DFSDM_CHAWSCDR_AWFORD_Pos)   </span></div>
<div class="line"><a name="l07002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc422e62db991d6b8a9e85a60c13d869"> 7002</a></span>&#160;<span class="preprocessor">#define DFSDM_CHAWSCDR_AWFORD           DFSDM_CHAWSCDR_AWFORD_Msk              </span></div>
<div class="line"><a name="l07003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b3f65079f14f0285ce310d4f790af31"> 7003</a></span>&#160;<span class="preprocessor">#define DFSDM_CHAWSCDR_AWFORD_1         (0x2UL &lt;&lt; DFSDM_CHAWSCDR_AWFORD_Pos)   </span></div>
<div class="line"><a name="l07004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada87005ab384a75acde342c8f36c4a64"> 7004</a></span>&#160;<span class="preprocessor">#define DFSDM_CHAWSCDR_AWFORD_0         (0x1UL &lt;&lt; DFSDM_CHAWSCDR_AWFORD_Pos)   </span></div>
<div class="line"><a name="l07005"></a><span class="lineno"> 7005</span>&#160;<span class="preprocessor">#define DFSDM_CHAWSCDR_AWFOSR_Pos       (16U)</span></div>
<div class="line"><a name="l07006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b5d154fbf91f736fb978a9a96a1c8c8"> 7006</a></span>&#160;<span class="preprocessor">#define DFSDM_CHAWSCDR_AWFOSR_Msk       (0x1FUL &lt;&lt; DFSDM_CHAWSCDR_AWFOSR_Pos)  </span></div>
<div class="line"><a name="l07007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4189ea28ed783a22d4479308380e3fa8"> 7007</a></span>&#160;<span class="preprocessor">#define DFSDM_CHAWSCDR_AWFOSR           DFSDM_CHAWSCDR_AWFOSR_Msk              </span></div>
<div class="line"><a name="l07008"></a><span class="lineno"> 7008</span>&#160;<span class="preprocessor">#define DFSDM_CHAWSCDR_BKSCD_Pos        (12U)</span></div>
<div class="line"><a name="l07009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga079a368143564a17ed57bcb763bc77e6"> 7009</a></span>&#160;<span class="preprocessor">#define DFSDM_CHAWSCDR_BKSCD_Msk        (0xFUL &lt;&lt; DFSDM_CHAWSCDR_BKSCD_Pos)    </span></div>
<div class="line"><a name="l07010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0df2260c99dfca1da5577fbc7deb45b8"> 7010</a></span>&#160;<span class="preprocessor">#define DFSDM_CHAWSCDR_BKSCD            DFSDM_CHAWSCDR_BKSCD_Msk               </span></div>
<div class="line"><a name="l07011"></a><span class="lineno"> 7011</span>&#160;<span class="preprocessor">#define DFSDM_CHAWSCDR_SCDT_Pos         (0U)</span></div>
<div class="line"><a name="l07012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabac41269108063d22b8f08d108a2e189"> 7012</a></span>&#160;<span class="preprocessor">#define DFSDM_CHAWSCDR_SCDT_Msk         (0xFFUL &lt;&lt; DFSDM_CHAWSCDR_SCDT_Pos)    </span></div>
<div class="line"><a name="l07013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b5bd00a908d74debd89428f0959bd03"> 7013</a></span>&#160;<span class="preprocessor">#define DFSDM_CHAWSCDR_SCDT             DFSDM_CHAWSCDR_SCDT_Msk                </span></div>
<div class="line"><a name="l07015"></a><span class="lineno"> 7015</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for DFSDM_CHWDATR register *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07016"></a><span class="lineno"> 7016</span>&#160;<span class="preprocessor">#define DFSDM_CHWDATR_WDATA_Pos         (0U)</span></div>
<div class="line"><a name="l07017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea9c44d7ad2e338b3ab4cd7f5fcf0c3b"> 7017</a></span>&#160;<span class="preprocessor">#define DFSDM_CHWDATR_WDATA_Msk         (0xFFFFUL &lt;&lt; DFSDM_CHWDATR_WDATA_Pos)  </span></div>
<div class="line"><a name="l07018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d4c3e69b19e7720e91296726126500d"> 7018</a></span>&#160;<span class="preprocessor">#define DFSDM_CHWDATR_WDATA             DFSDM_CHWDATR_WDATA_Msk                </span></div>
<div class="line"><a name="l07020"></a><span class="lineno"> 7020</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for DFSDM_CHDATINR register *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07021"></a><span class="lineno"> 7021</span>&#160;<span class="preprocessor">#define DFSDM_CHDATINR_INDAT0_Pos       (0U)</span></div>
<div class="line"><a name="l07022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5bac2dc1aaef77e074ebb6234a82672"> 7022</a></span>&#160;<span class="preprocessor">#define DFSDM_CHDATINR_INDAT0_Msk       (0xFFFFUL &lt;&lt; DFSDM_CHDATINR_INDAT0_Pos) </span></div>
<div class="line"><a name="l07023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab924bfb56de163df51c169055a1e697f"> 7023</a></span>&#160;<span class="preprocessor">#define DFSDM_CHDATINR_INDAT0           DFSDM_CHDATINR_INDAT0_Msk              </span></div>
<div class="line"><a name="l07024"></a><span class="lineno"> 7024</span>&#160;<span class="preprocessor">#define DFSDM_CHDATINR_INDAT1_Pos       (16U)</span></div>
<div class="line"><a name="l07025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga956b25a514f660c4400d4198990ad5d8"> 7025</a></span>&#160;<span class="preprocessor">#define DFSDM_CHDATINR_INDAT1_Msk       (0xFFFFUL &lt;&lt; DFSDM_CHDATINR_INDAT1_Pos) </span></div>
<div class="line"><a name="l07026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b4f2a5fb81740ac4dcd996c1deb7b37"> 7026</a></span>&#160;<span class="preprocessor">#define DFSDM_CHDATINR_INDAT1           DFSDM_CHDATINR_INDAT1_Msk              </span></div>
<div class="line"><a name="l07028"></a><span class="lineno"> 7028</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for DFSDM_CHDLYR register *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07029"></a><span class="lineno"> 7029</span>&#160;<span class="preprocessor">#define DFSDM_CHDLYR_PLSSKP_Pos         (0U)</span></div>
<div class="line"><a name="l07030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8534b3a870615231a7c0c0fbc8f4f2db"> 7030</a></span>&#160;<span class="preprocessor">#define DFSDM_CHDLYR_PLSSKP_Msk         (0x3FUL &lt;&lt; DFSDM_CHDLYR_PLSSKP_Pos)    </span></div>
<div class="line"><a name="l07031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf73fea565f57230098d56b4784744a57"> 7031</a></span>&#160;<span class="preprocessor">#define DFSDM_CHDLYR_PLSSKP             DFSDM_CHDLYR_PLSSKP_Msk                </span></div>
<div class="line"><a name="l07033"></a><span class="lineno"> 7033</span>&#160;<span class="preprocessor"></span><span class="comment">/************************   DFSDM module registers  ****************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07034"></a><span class="lineno"> 7034</span>&#160; </div>
<div class="line"><a name="l07035"></a><span class="lineno"> 7035</span>&#160;<span class="comment">/*****************  Bit definition for DFSDM_FLTCR1 register *******************/</span></div>
<div class="line"><a name="l07036"></a><span class="lineno"> 7036</span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_AWFSEL_Pos         (30U)</span></div>
<div class="line"><a name="l07037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed3428ba9375d7397f8755b3154706bc"> 7037</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_AWFSEL_Msk         (0x1UL &lt;&lt; DFSDM_FLTCR1_AWFSEL_Pos)     </span></div>
<div class="line"><a name="l07038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafdd462a56f4759072952dcf6fdd0a0c"> 7038</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_AWFSEL             DFSDM_FLTCR1_AWFSEL_Msk                </span></div>
<div class="line"><a name="l07039"></a><span class="lineno"> 7039</span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_FAST_Pos           (29U)</span></div>
<div class="line"><a name="l07040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf334d08f7d4c888aa5e6467d885ffb7"> 7040</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_FAST_Msk           (0x1UL &lt;&lt; DFSDM_FLTCR1_FAST_Pos)       </span></div>
<div class="line"><a name="l07041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b26a11d686215c40b86124618c4e1d6"> 7041</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_FAST               DFSDM_FLTCR1_FAST_Msk                  </span></div>
<div class="line"><a name="l07042"></a><span class="lineno"> 7042</span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_RCH_Pos            (24U)</span></div>
<div class="line"><a name="l07043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb0c493d5a18e07e3054b77d678d62ed"> 7043</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_RCH_Msk            (0x7UL &lt;&lt; DFSDM_FLTCR1_RCH_Pos)        </span></div>
<div class="line"><a name="l07044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a337800ee02a94301bff8989f867c9b"> 7044</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_RCH                DFSDM_FLTCR1_RCH_Msk                   </span></div>
<div class="line"><a name="l07045"></a><span class="lineno"> 7045</span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_RDMAEN_Pos         (21U)</span></div>
<div class="line"><a name="l07046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82d9073328aafd32e6d13ed03d7d02a2"> 7046</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_RDMAEN_Msk         (0x1UL &lt;&lt; DFSDM_FLTCR1_RDMAEN_Pos)     </span></div>
<div class="line"><a name="l07047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b896809b8973be7d72fce31769f5be0"> 7047</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_RDMAEN             DFSDM_FLTCR1_RDMAEN_Msk                </span></div>
<div class="line"><a name="l07048"></a><span class="lineno"> 7048</span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_RSYNC_Pos          (19U)</span></div>
<div class="line"><a name="l07049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad88832b2c01a18cda86c59fb934fb1a0"> 7049</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_RSYNC_Msk          (0x1UL &lt;&lt; DFSDM_FLTCR1_RSYNC_Pos)      </span></div>
<div class="line"><a name="l07050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga444f7086b0d5aed04d1786e6e01509f3"> 7050</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_RSYNC              DFSDM_FLTCR1_RSYNC_Msk                 </span></div>
<div class="line"><a name="l07051"></a><span class="lineno"> 7051</span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_RCONT_Pos          (18U)</span></div>
<div class="line"><a name="l07052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b958221dc97ba4e189a55d9d7c3eecb"> 7052</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_RCONT_Msk          (0x1UL &lt;&lt; DFSDM_FLTCR1_RCONT_Pos)      </span></div>
<div class="line"><a name="l07053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7443f54c7b9002fa10bec57635baae0"> 7053</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_RCONT              DFSDM_FLTCR1_RCONT_Msk                 </span></div>
<div class="line"><a name="l07054"></a><span class="lineno"> 7054</span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_RSWSTART_Pos       (17U)</span></div>
<div class="line"><a name="l07055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5986e657ec998cb3804c63b9c0da362d"> 7055</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_RSWSTART_Msk       (0x1UL &lt;&lt; DFSDM_FLTCR1_RSWSTART_Pos)   </span></div>
<div class="line"><a name="l07056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9380339b702b5de8ba81b8e5a35f4ce"> 7056</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_RSWSTART           DFSDM_FLTCR1_RSWSTART_Msk              </span></div>
<div class="line"><a name="l07057"></a><span class="lineno"> 7057</span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_JEXTEN_Pos         (13U)</span></div>
<div class="line"><a name="l07058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06649bc711e3583c30a01bbbbb7601d1"> 7058</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_JEXTEN_Msk         (0x3UL &lt;&lt; DFSDM_FLTCR1_JEXTEN_Pos)     </span></div>
<div class="line"><a name="l07059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga790186025b6086595574861cbb4a7be6"> 7059</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_JEXTEN             DFSDM_FLTCR1_JEXTEN_Msk                </span></div>
<div class="line"><a name="l07060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89e8554da2e4bf0f5038050718add647"> 7060</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_JEXTEN_1           (0x2UL &lt;&lt; DFSDM_FLTCR1_JEXTEN_Pos)     </span></div>
<div class="line"><a name="l07061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15a4218d7b4b428d7c8691e90d36620e"> 7061</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_JEXTEN_0           (0x1UL &lt;&lt; DFSDM_FLTCR1_JEXTEN_Pos)     </span></div>
<div class="line"><a name="l07062"></a><span class="lineno"> 7062</span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_JEXTSEL_Pos        (8U)</span></div>
<div class="line"><a name="l07063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecafe57f60aafd9b4ade4e67548936a5"> 7063</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_JEXTSEL_Msk        (0x1FUL &lt;&lt; DFSDM_FLTCR1_JEXTSEL_Pos)   </span></div>
<div class="line"><a name="l07064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58de73c06e689135c3645bc5fbd7f1bf"> 7064</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_JEXTSEL            DFSDM_FLTCR1_JEXTSEL_Msk               </span></div>
<div class="line"><a name="l07065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e43ac90ae5d8f799a317cbd96db9093"> 7065</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_JEXTSEL_4          (0x10UL &lt;&lt; DFSDM_FLTCR1_JEXTSEL_Pos)   </span></div>
<div class="line"><a name="l07066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ce0c19cfee57aa5994f7be47af59c54"> 7066</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_JEXTSEL_3          (0x08UL &lt;&lt; DFSDM_FLTCR1_JEXTSEL_Pos)   </span></div>
<div class="line"><a name="l07067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1ac3399e765498c905f2ed3366fca39"> 7067</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_JEXTSEL_2          (0x04UL &lt;&lt; DFSDM_FLTCR1_JEXTSEL_Pos)   </span></div>
<div class="line"><a name="l07068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d560e4921ea3f15f5bc41d71cfa617"> 7068</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_JEXTSEL_1          (0x02UL &lt;&lt; DFSDM_FLTCR1_JEXTSEL_Pos)   </span></div>
<div class="line"><a name="l07069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5b3e6ff0fc7daa7f22c8fd5edfa0fb2"> 7069</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_JEXTSEL_0          (0x01UL &lt;&lt; DFSDM_FLTCR1_JEXTSEL_Pos)   </span></div>
<div class="line"><a name="l07070"></a><span class="lineno"> 7070</span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_JDMAEN_Pos         (5U)</span></div>
<div class="line"><a name="l07071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2d5140a48f524c840ca666342d9d270"> 7071</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_JDMAEN_Msk         (0x1UL &lt;&lt; DFSDM_FLTCR1_JDMAEN_Pos)     </span></div>
<div class="line"><a name="l07072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fe0de7b362971df2a458926ee30b50b"> 7072</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_JDMAEN             DFSDM_FLTCR1_JDMAEN_Msk                </span></div>
<div class="line"><a name="l07073"></a><span class="lineno"> 7073</span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_JSCAN_Pos          (4U)</span></div>
<div class="line"><a name="l07074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79d1a837356edbee1f0d075606d07ce9"> 7074</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_JSCAN_Msk          (0x1UL &lt;&lt; DFSDM_FLTCR1_JSCAN_Pos)      </span></div>
<div class="line"><a name="l07075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga529b30384947f752a33dcad4c42996b4"> 7075</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_JSCAN              DFSDM_FLTCR1_JSCAN_Msk                 </span></div>
<div class="line"><a name="l07076"></a><span class="lineno"> 7076</span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_JSYNC_Pos          (3U)</span></div>
<div class="line"><a name="l07077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8ae5368be16cea855331a4541dfcc22"> 7077</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_JSYNC_Msk          (0x1UL &lt;&lt; DFSDM_FLTCR1_JSYNC_Pos)      </span></div>
<div class="line"><a name="l07078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16dd2807004f72158df0ab76f5d71cdf"> 7078</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_JSYNC              DFSDM_FLTCR1_JSYNC_Msk                 </span></div>
<div class="line"><a name="l07079"></a><span class="lineno"> 7079</span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_JSWSTART_Pos       (1U)</span></div>
<div class="line"><a name="l07080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7c92e2c43767e53c9c45edba3e9e98c"> 7080</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_JSWSTART_Msk       (0x1UL &lt;&lt; DFSDM_FLTCR1_JSWSTART_Pos)   </span></div>
<div class="line"><a name="l07081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4fbc194f6878cb1810b86848c53d588"> 7081</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_JSWSTART           DFSDM_FLTCR1_JSWSTART_Msk              </span></div>
<div class="line"><a name="l07082"></a><span class="lineno"> 7082</span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_DFEN_Pos           (0U)</span></div>
<div class="line"><a name="l07083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed4988da987e65a2314ce9a7f95a7ac7"> 7083</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_DFEN_Msk           (0x1UL &lt;&lt; DFSDM_FLTCR1_DFEN_Pos)       </span></div>
<div class="line"><a name="l07084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423ecc4eddc6b34c15fa994850bf708d"> 7084</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR1_DFEN               DFSDM_FLTCR1_DFEN_Msk                  </span></div>
<div class="line"><a name="l07086"></a><span class="lineno"> 7086</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DFSDM_FLTCR2 register *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07087"></a><span class="lineno"> 7087</span>&#160;<span class="preprocessor">#define DFSDM_FLTCR2_AWDCH_Pos          (16U)</span></div>
<div class="line"><a name="l07088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab099045c40ceecfbbe6fa3a31de32790"> 7088</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR2_AWDCH_Msk          (0xFFUL &lt;&lt; DFSDM_FLTCR2_AWDCH_Pos)     </span></div>
<div class="line"><a name="l07089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19bd17ef9448e6495d84f898a9b8f90f"> 7089</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR2_AWDCH              DFSDM_FLTCR2_AWDCH_Msk                 </span></div>
<div class="line"><a name="l07090"></a><span class="lineno"> 7090</span>&#160;<span class="preprocessor">#define DFSDM_FLTCR2_EXCH_Pos           (8U)</span></div>
<div class="line"><a name="l07091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ea4b3c8a112169536933a97ef529722"> 7091</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR2_EXCH_Msk           (0xFFUL &lt;&lt; DFSDM_FLTCR2_EXCH_Pos)      </span></div>
<div class="line"><a name="l07092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a1a13644cd06762ad4451c2dd29923d"> 7092</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR2_EXCH               DFSDM_FLTCR2_EXCH_Msk                  </span></div>
<div class="line"><a name="l07093"></a><span class="lineno"> 7093</span>&#160;<span class="preprocessor">#define DFSDM_FLTCR2_CKABIE_Pos         (6U)</span></div>
<div class="line"><a name="l07094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38913e9158c00e8d168777371d075ec4"> 7094</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR2_CKABIE_Msk         (0x1UL &lt;&lt; DFSDM_FLTCR2_CKABIE_Pos)     </span></div>
<div class="line"><a name="l07095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga670875be1c00d4cc34b2871252b7b35e"> 7095</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR2_CKABIE             DFSDM_FLTCR2_CKABIE_Msk                </span></div>
<div class="line"><a name="l07096"></a><span class="lineno"> 7096</span>&#160;<span class="preprocessor">#define DFSDM_FLTCR2_SCDIE_Pos          (5U)</span></div>
<div class="line"><a name="l07097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90042cba77b08238648c789edfdf333d"> 7097</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR2_SCDIE_Msk          (0x1UL &lt;&lt; DFSDM_FLTCR2_SCDIE_Pos)      </span></div>
<div class="line"><a name="l07098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca2bef8aaed0842cd1ebf7254cd0c021"> 7098</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR2_SCDIE              DFSDM_FLTCR2_SCDIE_Msk                 </span></div>
<div class="line"><a name="l07099"></a><span class="lineno"> 7099</span>&#160;<span class="preprocessor">#define DFSDM_FLTCR2_AWDIE_Pos          (4U)</span></div>
<div class="line"><a name="l07100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb4770eb86834213eb9d4fd64d9c2101"> 7100</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR2_AWDIE_Msk          (0x1UL &lt;&lt; DFSDM_FLTCR2_AWDIE_Pos)      </span></div>
<div class="line"><a name="l07101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade1e86493b61d14fae73457b1eae7b9d"> 7101</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR2_AWDIE              DFSDM_FLTCR2_AWDIE_Msk                 </span></div>
<div class="line"><a name="l07102"></a><span class="lineno"> 7102</span>&#160;<span class="preprocessor">#define DFSDM_FLTCR2_ROVRIE_Pos         (3U)</span></div>
<div class="line"><a name="l07103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b1098fdec7931a6d5889925aa8e9470"> 7103</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR2_ROVRIE_Msk         (0x1UL &lt;&lt; DFSDM_FLTCR2_ROVRIE_Pos)     </span></div>
<div class="line"><a name="l07104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad44298bb6ea8ed2251517165c4363797"> 7104</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR2_ROVRIE             DFSDM_FLTCR2_ROVRIE_Msk                </span></div>
<div class="line"><a name="l07105"></a><span class="lineno"> 7105</span>&#160;<span class="preprocessor">#define DFSDM_FLTCR2_JOVRIE_Pos         (2U)</span></div>
<div class="line"><a name="l07106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa50fe556d31e2afa646c7913e8166d96"> 7106</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR2_JOVRIE_Msk         (0x1UL &lt;&lt; DFSDM_FLTCR2_JOVRIE_Pos)     </span></div>
<div class="line"><a name="l07107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41d725e8f2c98f510955a1894cd3396c"> 7107</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR2_JOVRIE             DFSDM_FLTCR2_JOVRIE_Msk                </span></div>
<div class="line"><a name="l07108"></a><span class="lineno"> 7108</span>&#160;<span class="preprocessor">#define DFSDM_FLTCR2_REOCIE_Pos         (1U)</span></div>
<div class="line"><a name="l07109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4156eef7e8ca48df70a57202028b4eea"> 7109</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR2_REOCIE_Msk         (0x1UL &lt;&lt; DFSDM_FLTCR2_REOCIE_Pos)     </span></div>
<div class="line"><a name="l07110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga827fa1c77ef1817ffaa6994ae337502c"> 7110</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR2_REOCIE             DFSDM_FLTCR2_REOCIE_Msk                </span></div>
<div class="line"><a name="l07111"></a><span class="lineno"> 7111</span>&#160;<span class="preprocessor">#define DFSDM_FLTCR2_JEOCIE_Pos         (0U)</span></div>
<div class="line"><a name="l07112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61b79b86dea1a88ce476e6e7b521f0a6"> 7112</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR2_JEOCIE_Msk         (0x1UL &lt;&lt; DFSDM_FLTCR2_JEOCIE_Pos)     </span></div>
<div class="line"><a name="l07113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6598008195ecf24e5d1bea4a254c0a2"> 7113</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCR2_JEOCIE             DFSDM_FLTCR2_JEOCIE_Msk                </span></div>
<div class="line"><a name="l07115"></a><span class="lineno"> 7115</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DFSDM_FLTISR register *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07116"></a><span class="lineno"> 7116</span>&#160;<span class="preprocessor">#define DFSDM_FLTISR_SCDF_Pos           (24U)</span></div>
<div class="line"><a name="l07117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga282795a46389ab06287548500833ec70"> 7117</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTISR_SCDF_Msk           (0xFFUL &lt;&lt; DFSDM_FLTISR_SCDF_Pos)      </span></div>
<div class="line"><a name="l07118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b220f1486225a65cbae55901f0bfb03"> 7118</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTISR_SCDF               DFSDM_FLTISR_SCDF_Msk                  </span></div>
<div class="line"><a name="l07119"></a><span class="lineno"> 7119</span>&#160;<span class="preprocessor">#define DFSDM_FLTISR_CKABF_Pos          (16U)</span></div>
<div class="line"><a name="l07120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14b131638efdc63d0e235229daaf965e"> 7120</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTISR_CKABF_Msk          (0xFFUL &lt;&lt; DFSDM_FLTISR_CKABF_Pos)     </span></div>
<div class="line"><a name="l07121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabcf9b44ec742a2d0ab08eb665e6b382"> 7121</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTISR_CKABF              DFSDM_FLTISR_CKABF_Msk                 </span></div>
<div class="line"><a name="l07122"></a><span class="lineno"> 7122</span>&#160;<span class="preprocessor">#define DFSDM_FLTISR_RCIP_Pos           (14U)</span></div>
<div class="line"><a name="l07123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ebe174d6f5aefd7f52466042b5ba921"> 7123</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTISR_RCIP_Msk           (0x1UL &lt;&lt; DFSDM_FLTISR_RCIP_Pos)       </span></div>
<div class="line"><a name="l07124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ff907ddcf8d00cd88f3a3fe79ff8105"> 7124</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTISR_RCIP               DFSDM_FLTISR_RCIP_Msk                  </span></div>
<div class="line"><a name="l07125"></a><span class="lineno"> 7125</span>&#160;<span class="preprocessor">#define DFSDM_FLTISR_JCIP_Pos           (13U)</span></div>
<div class="line"><a name="l07126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga975fa050c0613c221eced735fc897795"> 7126</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTISR_JCIP_Msk           (0x1UL &lt;&lt; DFSDM_FLTISR_JCIP_Pos)       </span></div>
<div class="line"><a name="l07127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24b0a726264f800cf6741a998944b5ab"> 7127</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTISR_JCIP               DFSDM_FLTISR_JCIP_Msk                  </span></div>
<div class="line"><a name="l07128"></a><span class="lineno"> 7128</span>&#160;<span class="preprocessor">#define DFSDM_FLTISR_AWDF_Pos           (4U)</span></div>
<div class="line"><a name="l07129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d012c2b581041ee5d28e8e4bcb6a1cb"> 7129</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTISR_AWDF_Msk           (0x1UL &lt;&lt; DFSDM_FLTISR_AWDF_Pos)       </span></div>
<div class="line"><a name="l07130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga157092712e166161c3f56799cff7b8f7"> 7130</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTISR_AWDF               DFSDM_FLTISR_AWDF_Msk                  </span></div>
<div class="line"><a name="l07131"></a><span class="lineno"> 7131</span>&#160;<span class="preprocessor">#define DFSDM_FLTISR_ROVRF_Pos          (3U)</span></div>
<div class="line"><a name="l07132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga906a56058311832712a05a5d32d333d5"> 7132</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTISR_ROVRF_Msk          (0x1UL &lt;&lt; DFSDM_FLTISR_ROVRF_Pos)      </span></div>
<div class="line"><a name="l07133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2df1657fd8272295989e2eaabc641aaa"> 7133</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTISR_ROVRF              DFSDM_FLTISR_ROVRF_Msk                 </span></div>
<div class="line"><a name="l07134"></a><span class="lineno"> 7134</span>&#160;<span class="preprocessor">#define DFSDM_FLTISR_JOVRF_Pos          (2U)</span></div>
<div class="line"><a name="l07135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92aefa70d5a99ee5862610107cf66d31"> 7135</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTISR_JOVRF_Msk          (0x1UL &lt;&lt; DFSDM_FLTISR_JOVRF_Pos)      </span></div>
<div class="line"><a name="l07136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacae30cffa9451c3ab16ad15ed9cb23e7"> 7136</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTISR_JOVRF              DFSDM_FLTISR_JOVRF_Msk                 </span></div>
<div class="line"><a name="l07137"></a><span class="lineno"> 7137</span>&#160;<span class="preprocessor">#define DFSDM_FLTISR_REOCF_Pos          (1U)</span></div>
<div class="line"><a name="l07138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9de68177135a808c33c38b7e0fba5cd1"> 7138</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTISR_REOCF_Msk          (0x1UL &lt;&lt; DFSDM_FLTISR_REOCF_Pos)      </span></div>
<div class="line"><a name="l07139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91c8ad1d385ff6f8874eefee32245627"> 7139</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTISR_REOCF              DFSDM_FLTISR_REOCF_Msk                 </span></div>
<div class="line"><a name="l07140"></a><span class="lineno"> 7140</span>&#160;<span class="preprocessor">#define DFSDM_FLTISR_JEOCF_Pos          (0U)</span></div>
<div class="line"><a name="l07141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9002e97feebc89726201d3c8d764e2bc"> 7141</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTISR_JEOCF_Msk          (0x1UL &lt;&lt; DFSDM_FLTISR_JEOCF_Pos)      </span></div>
<div class="line"><a name="l07142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ef1e6dc513e78d71a1e0e3d10dee0dd"> 7142</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTISR_JEOCF              DFSDM_FLTISR_JEOCF_Msk                 </span></div>
<div class="line"><a name="l07144"></a><span class="lineno"> 7144</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DFSDM_FLTICR register *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07145"></a><span class="lineno"> 7145</span>&#160;<span class="preprocessor">#define DFSDM_FLTICR_CLRSCDF_Pos        (24U)</span></div>
<div class="line"><a name="l07146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1675bc9cda1220b0f2cb8104f9ef0700"> 7146</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTICR_CLRSCDF_Msk        (0xFFUL &lt;&lt; DFSDM_FLTICR_CLRSCDF_Pos)   </span></div>
<div class="line"><a name="l07147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4970c7ba01778dd924106232eca6d26"> 7147</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTICR_CLRSCDF            DFSDM_FLTICR_CLRSCDF_Msk               </span></div>
<div class="line"><a name="l07148"></a><span class="lineno"> 7148</span>&#160;<span class="preprocessor">#define DFSDM_FLTICR_CLRCKABF_Pos       (16U)</span></div>
<div class="line"><a name="l07149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga887f2cf6bb774c327faede33a30245ec"> 7149</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTICR_CLRCKABF_Msk       (0xFFUL &lt;&lt; DFSDM_FLTICR_CLRCKABF_Pos)  </span></div>
<div class="line"><a name="l07150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga708aeeb25ba642e772c59095c80d2c18"> 7150</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTICR_CLRCKABF           DFSDM_FLTICR_CLRCKABF_Msk              </span></div>
<div class="line"><a name="l07151"></a><span class="lineno"> 7151</span>&#160;<span class="preprocessor">#define DFSDM_FLTICR_CLRROVRF_Pos       (3U)</span></div>
<div class="line"><a name="l07152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdcbbc6822865a201d20f524405707d2"> 7152</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTICR_CLRROVRF_Msk       (0x1UL &lt;&lt; DFSDM_FLTICR_CLRROVRF_Pos)   </span></div>
<div class="line"><a name="l07153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8466d67e9efb261a8a1dfa50238ee0ec"> 7153</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTICR_CLRROVRF           DFSDM_FLTICR_CLRROVRF_Msk              </span></div>
<div class="line"><a name="l07154"></a><span class="lineno"> 7154</span>&#160;<span class="preprocessor">#define DFSDM_FLTICR_CLRJOVRF_Pos       (2U)</span></div>
<div class="line"><a name="l07155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09f3063195d6928c3a4f7704615acdc4"> 7155</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTICR_CLRJOVRF_Msk       (0x1UL &lt;&lt; DFSDM_FLTICR_CLRJOVRF_Pos)   </span></div>
<div class="line"><a name="l07156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga671d4ade002807420d4f07ad3d1a82d3"> 7156</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTICR_CLRJOVRF           DFSDM_FLTICR_CLRJOVRF_Msk              </span></div>
<div class="line"><a name="l07158"></a><span class="lineno"> 7158</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for DFSDM_FLTJCHGR register ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07159"></a><span class="lineno"> 7159</span>&#160;<span class="preprocessor">#define DFSDM_FLTJCHGR_JCHG_Pos         (0U)</span></div>
<div class="line"><a name="l07160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18f46d5dc5dce99ffa561ddbc425550"> 7160</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTJCHGR_JCHG_Msk         (0xFFUL &lt;&lt; DFSDM_FLTJCHGR_JCHG_Pos)    </span></div>
<div class="line"><a name="l07161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf4b96059d73144172cf2340b6619dd7"> 7161</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTJCHGR_JCHG             DFSDM_FLTJCHGR_JCHG_Msk                </span></div>
<div class="line"><a name="l07163"></a><span class="lineno"> 7163</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DFSDM_FLTFCR register *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07164"></a><span class="lineno"> 7164</span>&#160;<span class="preprocessor">#define DFSDM_FLTFCR_FORD_Pos           (29U)</span></div>
<div class="line"><a name="l07165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2efdc1f9f4286f87ca6cdf2e1c10db93"> 7165</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTFCR_FORD_Msk           (0x7UL &lt;&lt; DFSDM_FLTFCR_FORD_Pos)       </span></div>
<div class="line"><a name="l07166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91433a380778edd3d7ea1d051e81a62a"> 7166</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTFCR_FORD               DFSDM_FLTFCR_FORD_Msk                  </span></div>
<div class="line"><a name="l07167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f9adcd54c6ca0808b83d99d1cfd5185"> 7167</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTFCR_FORD_2             (0x4UL &lt;&lt; DFSDM_FLTFCR_FORD_Pos)       </span></div>
<div class="line"><a name="l07168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab67197a4a282b8fea2f7538cc3f1ea1f"> 7168</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTFCR_FORD_1             (0x2UL &lt;&lt; DFSDM_FLTFCR_FORD_Pos)       </span></div>
<div class="line"><a name="l07169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c8da4224aef759de753f06831872c84"> 7169</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTFCR_FORD_0             (0x1UL &lt;&lt; DFSDM_FLTFCR_FORD_Pos)       </span></div>
<div class="line"><a name="l07170"></a><span class="lineno"> 7170</span>&#160;<span class="preprocessor">#define DFSDM_FLTFCR_FOSR_Pos           (16U)</span></div>
<div class="line"><a name="l07171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1097debba7bfe6d969853ccc4d01032"> 7171</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTFCR_FOSR_Msk           (0x3FFUL &lt;&lt; DFSDM_FLTFCR_FOSR_Pos)     </span></div>
<div class="line"><a name="l07172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f06d2770c0ebe51576fa82820483454"> 7172</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTFCR_FOSR               DFSDM_FLTFCR_FOSR_Msk                  </span></div>
<div class="line"><a name="l07173"></a><span class="lineno"> 7173</span>&#160;<span class="preprocessor">#define DFSDM_FLTFCR_IOSR_Pos           (0U)</span></div>
<div class="line"><a name="l07174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddb3a2e770f10ace8864c51c6b5467bb"> 7174</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTFCR_IOSR_Msk           (0xFFUL &lt;&lt; DFSDM_FLTFCR_IOSR_Pos)      </span></div>
<div class="line"><a name="l07175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8128b32ae58ba065c9edb1d9e9531c6f"> 7175</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTFCR_IOSR               DFSDM_FLTFCR_IOSR_Msk                  </span></div>
<div class="line"><a name="l07177"></a><span class="lineno"> 7177</span>&#160;<span class="preprocessor"></span><span class="comment">/***************  Bit definition for DFSDM_FLTJDATAR register *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07178"></a><span class="lineno"> 7178</span>&#160;<span class="preprocessor">#define DFSDM_FLTJDATAR_JDATA_Pos       (8U)</span></div>
<div class="line"><a name="l07179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf49b4507f745ac5d8aeea8a80c551ebe"> 7179</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTJDATAR_JDATA_Msk       (0xFFFFFFUL &lt;&lt; DFSDM_FLTJDATAR_JDATA_Pos) </span></div>
<div class="line"><a name="l07180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a36a61fd972100bc59a763ed2f33904"> 7180</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTJDATAR_JDATA           DFSDM_FLTJDATAR_JDATA_Msk              </span></div>
<div class="line"><a name="l07181"></a><span class="lineno"> 7181</span>&#160;<span class="preprocessor">#define DFSDM_FLTJDATAR_JDATACH_Pos     (0U)</span></div>
<div class="line"><a name="l07182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58109f73b527417d5e63273a70282f1c"> 7182</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTJDATAR_JDATACH_Msk     (0x7UL &lt;&lt; DFSDM_FLTJDATAR_JDATACH_Pos) </span></div>
<div class="line"><a name="l07183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cb962b42a9e2c8755471999a7f6e69b"> 7183</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTJDATAR_JDATACH         DFSDM_FLTJDATAR_JDATACH_Msk            </span></div>
<div class="line"><a name="l07185"></a><span class="lineno"> 7185</span>&#160;<span class="preprocessor"></span><span class="comment">/***************  Bit definition for DFSDM_FLTRDATAR register *****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07186"></a><span class="lineno"> 7186</span>&#160;<span class="preprocessor">#define DFSDM_FLTRDATAR_RDATA_Pos       (8U)</span></div>
<div class="line"><a name="l07187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62d2ead7bf41049288bb75b080d34131"> 7187</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTRDATAR_RDATA_Msk       (0xFFFFFFUL &lt;&lt; DFSDM_FLTRDATAR_RDATA_Pos) </span></div>
<div class="line"><a name="l07188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee28fc90dfb6656fc39d7947300e619d"> 7188</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTRDATAR_RDATA           DFSDM_FLTRDATAR_RDATA_Msk              </span></div>
<div class="line"><a name="l07189"></a><span class="lineno"> 7189</span>&#160;<span class="preprocessor">#define DFSDM_FLTRDATAR_RPEND_Pos       (4U)</span></div>
<div class="line"><a name="l07190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5396905f91bcadbff8b916a402455213"> 7190</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTRDATAR_RPEND_Msk       (0x1UL &lt;&lt; DFSDM_FLTRDATAR_RPEND_Pos)   </span></div>
<div class="line"><a name="l07191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7942e51fce347d2d933a2fcbad01f4c"> 7191</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTRDATAR_RPEND           DFSDM_FLTRDATAR_RPEND_Msk              </span></div>
<div class="line"><a name="l07192"></a><span class="lineno"> 7192</span>&#160;<span class="preprocessor">#define DFSDM_FLTRDATAR_RDATACH_Pos     (0U)</span></div>
<div class="line"><a name="l07193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cfcbbb6741b7e57537a3d6568bc5a84"> 7193</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTRDATAR_RDATACH_Msk     (0x7UL &lt;&lt; DFSDM_FLTRDATAR_RDATACH_Pos) </span></div>
<div class="line"><a name="l07194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff35e147c720b6add837974fcc3bbf09"> 7194</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTRDATAR_RDATACH         DFSDM_FLTRDATAR_RDATACH_Msk            </span></div>
<div class="line"><a name="l07196"></a><span class="lineno"> 7196</span>&#160;<span class="preprocessor"></span><span class="comment">/***************  Bit definition for DFSDM_FLTAWHTR register ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07197"></a><span class="lineno"> 7197</span>&#160;<span class="preprocessor">#define DFSDM_FLTAWHTR_AWHT_Pos         (8U)</span></div>
<div class="line"><a name="l07198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6e16bd86870f8ec9d6463e5e476ee22"> 7198</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTAWHTR_AWHT_Msk         (0xFFFFFFUL &lt;&lt; DFSDM_FLTAWHTR_AWHT_Pos) </span></div>
<div class="line"><a name="l07199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c544e94da40907dc8a12f31fef5127d"> 7199</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTAWHTR_AWHT             DFSDM_FLTAWHTR_AWHT_Msk                </span></div>
<div class="line"><a name="l07200"></a><span class="lineno"> 7200</span>&#160;<span class="preprocessor">#define DFSDM_FLTAWHTR_BKAWH_Pos        (0U)</span></div>
<div class="line"><a name="l07201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9cbc51dc3180ee8f155052f0f0f678b"> 7201</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTAWHTR_BKAWH_Msk        (0xFUL &lt;&lt; DFSDM_FLTAWHTR_BKAWH_Pos)    </span></div>
<div class="line"><a name="l07202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5407027129a700d61b1928163e60d027"> 7202</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTAWHTR_BKAWH            DFSDM_FLTAWHTR_BKAWH_Msk               </span></div>
<div class="line"><a name="l07204"></a><span class="lineno"> 7204</span>&#160;<span class="preprocessor"></span><span class="comment">/***************  Bit definition for DFSDM_FLTAWLTR register ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07205"></a><span class="lineno"> 7205</span>&#160;<span class="preprocessor">#define DFSDM_FLTAWLTR_AWLT_Pos         (8U)</span></div>
<div class="line"><a name="l07206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga635f584fae30936c62136b0d0dec90fe"> 7206</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTAWLTR_AWLT_Msk         (0xFFFFFFUL &lt;&lt; DFSDM_FLTAWLTR_AWLT_Pos) </span></div>
<div class="line"><a name="l07207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb2ee6dffc9b12b173b4e7e8f7e3e931"> 7207</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTAWLTR_AWLT             DFSDM_FLTAWLTR_AWLT_Msk                </span></div>
<div class="line"><a name="l07208"></a><span class="lineno"> 7208</span>&#160;<span class="preprocessor">#define DFSDM_FLTAWLTR_BKAWL_Pos        (0U)</span></div>
<div class="line"><a name="l07209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37b133b830234547f7d4b484770566aa"> 7209</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTAWLTR_BKAWL_Msk        (0xFUL &lt;&lt; DFSDM_FLTAWLTR_BKAWL_Pos)    </span></div>
<div class="line"><a name="l07210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga167cde3da03aa0e79ac5dd7a97956ebf"> 7210</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTAWLTR_BKAWL            DFSDM_FLTAWLTR_BKAWL_Msk               </span></div>
<div class="line"><a name="l07212"></a><span class="lineno"> 7212</span>&#160;<span class="preprocessor"></span><span class="comment">/***************  Bit definition for DFSDM_FLTAWSR register *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07213"></a><span class="lineno"> 7213</span>&#160;<span class="preprocessor">#define DFSDM_FLTAWSR_AWHTF_Pos         (8U)</span></div>
<div class="line"><a name="l07214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fb3eebf92ee6a2c854d7399c79bab8f"> 7214</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTAWSR_AWHTF_Msk         (0xFFUL &lt;&lt; DFSDM_FLTAWSR_AWHTF_Pos)    </span></div>
<div class="line"><a name="l07215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61d739fd7df7251e6acf32636e8664a9"> 7215</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTAWSR_AWHTF             DFSDM_FLTAWSR_AWHTF_Msk                </span></div>
<div class="line"><a name="l07216"></a><span class="lineno"> 7216</span>&#160;<span class="preprocessor">#define DFSDM_FLTAWSR_AWLTF_Pos         (0U)</span></div>
<div class="line"><a name="l07217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e5308d127d1d44b268a3344a9ef1e5a"> 7217</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTAWSR_AWLTF_Msk         (0xFFUL &lt;&lt; DFSDM_FLTAWSR_AWLTF_Pos)    </span></div>
<div class="line"><a name="l07218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd4a07ca25156e5cc903cdd6d8b94de9"> 7218</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTAWSR_AWLTF             DFSDM_FLTAWSR_AWLTF_Msk                </span></div>
<div class="line"><a name="l07220"></a><span class="lineno"> 7220</span>&#160;<span class="preprocessor"></span><span class="comment">/***************  Bit definition for DFSDM_FLTAWCFR register ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07221"></a><span class="lineno"> 7221</span>&#160;<span class="preprocessor">#define DFSDM_FLTAWCFR_CLRAWHTF_Pos     (8U)</span></div>
<div class="line"><a name="l07222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacde1606cd1a83f43f73e7423ea03c4f1"> 7222</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTAWCFR_CLRAWHTF_Msk     (0xFFUL &lt;&lt; DFSDM_FLTAWCFR_CLRAWHTF_Pos) </span></div>
<div class="line"><a name="l07223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ae85655dfb066469073cf652fb85284"> 7223</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTAWCFR_CLRAWHTF         DFSDM_FLTAWCFR_CLRAWHTF_Msk            </span></div>
<div class="line"><a name="l07224"></a><span class="lineno"> 7224</span>&#160;<span class="preprocessor">#define DFSDM_FLTAWCFR_CLRAWLTF_Pos     (0U)</span></div>
<div class="line"><a name="l07225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bc42fc5ec7f6c7dfff7c09a875704b2"> 7225</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTAWCFR_CLRAWLTF_Msk     (0xFFUL &lt;&lt; DFSDM_FLTAWCFR_CLRAWLTF_Pos) </span></div>
<div class="line"><a name="l07226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc761f0ff79dc3659db1ec4d9920fba3"> 7226</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTAWCFR_CLRAWLTF         DFSDM_FLTAWCFR_CLRAWLTF_Msk            </span></div>
<div class="line"><a name="l07228"></a><span class="lineno"> 7228</span>&#160;<span class="preprocessor"></span><span class="comment">/***************  Bit definition for DFSDM_FLTEXMAX register ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07229"></a><span class="lineno"> 7229</span>&#160;<span class="preprocessor">#define DFSDM_FLTEXMAX_EXMAX_Pos        (8U)</span></div>
<div class="line"><a name="l07230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cf334d99e08d8beb9a8388b27ab70ac"> 7230</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTEXMAX_EXMAX_Msk        (0xFFFFFFUL &lt;&lt; DFSDM_FLTEXMAX_EXMAX_Pos) </span></div>
<div class="line"><a name="l07231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9189c2aeb0cbc28231f67b991bd127d9"> 7231</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTEXMAX_EXMAX            DFSDM_FLTEXMAX_EXMAX_Msk               </span></div>
<div class="line"><a name="l07232"></a><span class="lineno"> 7232</span>&#160;<span class="preprocessor">#define DFSDM_FLTEXMAX_EXMAXCH_Pos      (0U)</span></div>
<div class="line"><a name="l07233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9d0d6d6374ad0c894ea7eb38faa1d6d"> 7233</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTEXMAX_EXMAXCH_Msk      (0x7UL &lt;&lt; DFSDM_FLTEXMAX_EXMAXCH_Pos)  </span></div>
<div class="line"><a name="l07234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd2a135d52cd00623d77280160610107"> 7234</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTEXMAX_EXMAXCH          DFSDM_FLTEXMAX_EXMAXCH_Msk             </span></div>
<div class="line"><a name="l07236"></a><span class="lineno"> 7236</span>&#160;<span class="preprocessor"></span><span class="comment">/***************  Bit definition for DFSDM_FLTEXMIN register ******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07237"></a><span class="lineno"> 7237</span>&#160;<span class="preprocessor">#define DFSDM_FLTEXMIN_EXMIN_Pos        (8U)</span></div>
<div class="line"><a name="l07238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafed95eaf8fcaaefaddbeebf32c87997b"> 7238</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTEXMIN_EXMIN_Msk        (0xFFFFFFUL &lt;&lt; DFSDM_FLTEXMIN_EXMIN_Pos) </span></div>
<div class="line"><a name="l07239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a839013d37fce60c0c151c7a3317ca4"> 7239</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTEXMIN_EXMIN            DFSDM_FLTEXMIN_EXMIN_Msk               </span></div>
<div class="line"><a name="l07240"></a><span class="lineno"> 7240</span>&#160;<span class="preprocessor">#define DFSDM_FLTEXMIN_EXMINCH_Pos      (0U)</span></div>
<div class="line"><a name="l07241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e712596e897de2f42e438797a0348fa"> 7241</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTEXMIN_EXMINCH_Msk      (0x7UL &lt;&lt; DFSDM_FLTEXMIN_EXMINCH_Pos)  </span></div>
<div class="line"><a name="l07242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf588faa4a8fa60c29431030ccfd4f601"> 7242</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTEXMIN_EXMINCH          DFSDM_FLTEXMIN_EXMINCH_Msk             </span></div>
<div class="line"><a name="l07244"></a><span class="lineno"> 7244</span>&#160;<span class="preprocessor"></span><span class="comment">/***************  Bit definition for DFSDM_FLTCNVTIMR register ****************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07245"></a><span class="lineno"> 7245</span>&#160;<span class="preprocessor">#define DFSDM_FLTCNVTIMR_CNVCNT_Pos     (4U)</span></div>
<div class="line"><a name="l07246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga085406bf896ecf5c0b52cbde5ffcfa9b"> 7246</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCNVTIMR_CNVCNT_Msk     (0xFFFFFFFUL &lt;&lt; DFSDM_FLTCNVTIMR_CNVCNT_Pos) </span></div>
<div class="line"><a name="l07247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3925ad7c3718a33374e66e2e203de2c"> 7247</a></span>&#160;<span class="preprocessor">#define DFSDM_FLTCNVTIMR_CNVCNT         DFSDM_FLTCNVTIMR_CNVCNT_Msk            </span></div>
<div class="line"><a name="l07249"></a><span class="lineno"> 7249</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07250"></a><span class="lineno"> 7250</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l07251"></a><span class="lineno"> 7251</span>&#160;<span class="comment">/*                           DMA Controller (DMA)                             */</span></div>
<div class="line"><a name="l07252"></a><span class="lineno"> 7252</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l07253"></a><span class="lineno"> 7253</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l07254"></a><span class="lineno"> 7254</span>&#160; </div>
<div class="line"><a name="l07255"></a><span class="lineno"> 7255</span>&#160;<span class="comment">/*******************  Bit definition for DMA_ISR register  ********************/</span></div>
<div class="line"><a name="l07256"></a><span class="lineno"> 7256</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF1_Pos       (0U)</span></div>
<div class="line"><a name="l07257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b7fb0e497398daa1cc4d02ada0eae4d"> 7257</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF1_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF1_Pos)                     </span></div>
<div class="line"><a name="l07258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186"> 7258</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF1           DMA_ISR_GIF1_Msk                                </span></div>
<div class="line"><a name="l07259"></a><span class="lineno"> 7259</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF1_Pos      (1U)</span></div>
<div class="line"><a name="l07260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29314e2049064fc12ddbd114b0f2cbcb"> 7260</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF1_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF1_Pos)                    </span></div>
<div class="line"><a name="l07261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680"> 7261</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF1          DMA_ISR_TCIF1_Msk                               </span></div>
<div class="line"><a name="l07262"></a><span class="lineno"> 7262</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF1_Pos      (2U)</span></div>
<div class="line"><a name="l07263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31cf7d467ec0d235311f50e8d8162295"> 7263</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF1_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF1_Pos)                    </span></div>
<div class="line"><a name="l07264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c"> 7264</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF1          DMA_ISR_HTIF1_Msk                               </span></div>
<div class="line"><a name="l07265"></a><span class="lineno"> 7265</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF1_Pos      (3U)</span></div>
<div class="line"><a name="l07266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c5ca21ac0d204814ea8a873071ecfc8"> 7266</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF1_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF1_Pos)                    </span></div>
<div class="line"><a name="l07267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a"> 7267</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF1          DMA_ISR_TEIF1_Msk                               </span></div>
<div class="line"><a name="l07268"></a><span class="lineno"> 7268</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF2_Pos       (4U)</span></div>
<div class="line"><a name="l07269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ac75a526c8aac9bdfaf3db0290f0781"> 7269</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF2_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF2_Pos)                     </span></div>
<div class="line"><a name="l07270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95"> 7270</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF2           DMA_ISR_GIF2_Msk                                </span></div>
<div class="line"><a name="l07271"></a><span class="lineno"> 7271</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF2_Pos      (5U)</span></div>
<div class="line"><a name="l07272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cba5cd2bbdf76f4206143c0c18e61d6"> 7272</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF2_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF2_Pos)                    </span></div>
<div class="line"><a name="l07273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2"> 7273</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF2          DMA_ISR_TCIF2_Msk                               </span></div>
<div class="line"><a name="l07274"></a><span class="lineno"> 7274</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF2_Pos      (6U)</span></div>
<div class="line"><a name="l07275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c9ae1424366d705993a2de8cdbf3400"> 7275</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF2_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF2_Pos)                    </span></div>
<div class="line"><a name="l07276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646"> 7276</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF2          DMA_ISR_HTIF2_Msk                               </span></div>
<div class="line"><a name="l07277"></a><span class="lineno"> 7277</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF2_Pos      (7U)</span></div>
<div class="line"><a name="l07278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa50a2f5189928f8033af127152c40bd2"> 7278</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF2_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF2_Pos)                    </span></div>
<div class="line"><a name="l07279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38"> 7279</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF2          DMA_ISR_TEIF2_Msk                               </span></div>
<div class="line"><a name="l07280"></a><span class="lineno"> 7280</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF3_Pos       (8U)</span></div>
<div class="line"><a name="l07281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga888129f3fae78a9763597f14b7a48a71"> 7281</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF3_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF3_Pos)                     </span></div>
<div class="line"><a name="l07282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17"> 7282</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF3           DMA_ISR_GIF3_Msk                                </span></div>
<div class="line"><a name="l07283"></a><span class="lineno"> 7283</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF3_Pos      (9U)</span></div>
<div class="line"><a name="l07284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga434871909597255878953a0e27b1a432"> 7284</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF3_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF3_Pos)                    </span></div>
<div class="line"><a name="l07285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495"> 7285</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF3          DMA_ISR_TCIF3_Msk                               </span></div>
<div class="line"><a name="l07286"></a><span class="lineno"> 7286</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF3_Pos      (10U)</span></div>
<div class="line"><a name="l07287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a268abeee7a69bc3ee0f1f0a420fc0"> 7287</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF3_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF3_Pos)                    </span></div>
<div class="line"><a name="l07288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1"> 7288</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF3          DMA_ISR_HTIF3_Msk                               </span></div>
<div class="line"><a name="l07289"></a><span class="lineno"> 7289</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF3_Pos      (11U)</span></div>
<div class="line"><a name="l07290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad915d8bae703b9a1cd7a9a4ed4fd4389"> 7290</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF3_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF3_Pos)                    </span></div>
<div class="line"><a name="l07291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10"> 7291</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF3          DMA_ISR_TEIF3_Msk                               </span></div>
<div class="line"><a name="l07292"></a><span class="lineno"> 7292</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF4_Pos       (12U)</span></div>
<div class="line"><a name="l07293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1229ea1ac5c5284e8549f50019a6d7a9"> 7293</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF4_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF4_Pos)                     </span></div>
<div class="line"><a name="l07294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180"> 7294</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF4           DMA_ISR_GIF4_Msk                                </span></div>
<div class="line"><a name="l07295"></a><span class="lineno"> 7295</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF4_Pos      (13U)</span></div>
<div class="line"><a name="l07296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga542e49d2553c1157e974dea31e518512"> 7296</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF4_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF4_Pos)                    </span></div>
<div class="line"><a name="l07297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a"> 7297</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF4          DMA_ISR_TCIF4_Msk                               </span></div>
<div class="line"><a name="l07298"></a><span class="lineno"> 7298</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF4_Pos      (14U)</span></div>
<div class="line"><a name="l07299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa109d5a133cd65d183be685a163647d6"> 7299</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF4_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF4_Pos)                    </span></div>
<div class="line"><a name="l07300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad"> 7300</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF4          DMA_ISR_HTIF4_Msk                               </span></div>
<div class="line"><a name="l07301"></a><span class="lineno"> 7301</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF4_Pos      (15U)</span></div>
<div class="line"><a name="l07302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e569fd8008285c7aa126ddf890c54f4"> 7302</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF4_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF4_Pos)                    </span></div>
<div class="line"><a name="l07303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253"> 7303</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF4          DMA_ISR_TEIF4_Msk                               </span></div>
<div class="line"><a name="l07304"></a><span class="lineno"> 7304</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF5_Pos       (16U)</span></div>
<div class="line"><a name="l07305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169d06cc9417604632ffa031928f358c"> 7305</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF5_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF5_Pos)                     </span></div>
<div class="line"><a name="l07306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd"> 7306</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF5           DMA_ISR_GIF5_Msk                                </span></div>
<div class="line"><a name="l07307"></a><span class="lineno"> 7307</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF5_Pos      (17U)</span></div>
<div class="line"><a name="l07308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga473fad688ae2575d0b4ab15264175f8e"> 7308</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF5_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF5_Pos)                    </span></div>
<div class="line"><a name="l07309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70"> 7309</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF5          DMA_ISR_TCIF5_Msk                               </span></div>
<div class="line"><a name="l07310"></a><span class="lineno"> 7310</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF5_Pos      (18U)</span></div>
<div class="line"><a name="l07311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b0a9aa745af883265f25aa38cfe7fc4"> 7311</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF5_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF5_Pos)                    </span></div>
<div class="line"><a name="l07312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736"> 7312</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF5          DMA_ISR_HTIF5_Msk                               </span></div>
<div class="line"><a name="l07313"></a><span class="lineno"> 7313</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF5_Pos      (19U)</span></div>
<div class="line"><a name="l07314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab126644e992e1bef28e92be896ed1fa1"> 7314</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF5_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF5_Pos)                    </span></div>
<div class="line"><a name="l07315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3"> 7315</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF5          DMA_ISR_TEIF5_Msk                               </span></div>
<div class="line"><a name="l07316"></a><span class="lineno"> 7316</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF6_Pos       (20U)</span></div>
<div class="line"><a name="l07317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf020c2884b4b0cdb989a03444bfc73e"> 7317</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF6_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF6_Pos)                     </span></div>
<div class="line"><a name="l07318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8"> 7318</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF6           DMA_ISR_GIF6_Msk                                </span></div>
<div class="line"><a name="l07319"></a><span class="lineno"> 7319</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF6_Pos      (21U)</span></div>
<div class="line"><a name="l07320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bbc2f4cd53304a1205bd7ee0815bb62"> 7320</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF6_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF6_Pos)                    </span></div>
<div class="line"><a name="l07321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058"> 7321</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF6          DMA_ISR_TCIF6_Msk                               </span></div>
<div class="line"><a name="l07322"></a><span class="lineno"> 7322</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF6_Pos      (22U)</span></div>
<div class="line"><a name="l07323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0a1c7f7eb939ef3c23e5bbf3df6dd90"> 7323</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF6_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF6_Pos)                    </span></div>
<div class="line"><a name="l07324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f"> 7324</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF6          DMA_ISR_HTIF6_Msk                               </span></div>
<div class="line"><a name="l07325"></a><span class="lineno"> 7325</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF6_Pos      (23U)</span></div>
<div class="line"><a name="l07326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadddb0950434096cb39a761f9cc2f1f1e"> 7326</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF6_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF6_Pos)                    </span></div>
<div class="line"><a name="l07327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a"> 7327</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF6          DMA_ISR_TEIF6_Msk                               </span></div>
<div class="line"><a name="l07328"></a><span class="lineno"> 7328</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF7_Pos       (24U)</span></div>
<div class="line"><a name="l07329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddf1e2d659efe7036b98c32743da70fb"> 7329</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF7_Msk       (0x1UL &lt;&lt; DMA_ISR_GIF7_Pos)                     </span></div>
<div class="line"><a name="l07330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd"> 7330</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF7           DMA_ISR_GIF7_Msk                                </span></div>
<div class="line"><a name="l07331"></a><span class="lineno"> 7331</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF7_Pos      (25U)</span></div>
<div class="line"><a name="l07332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16a70e344cc5c4ef3973c0aabec11a02"> 7332</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF7_Msk      (0x1UL &lt;&lt; DMA_ISR_TCIF7_Pos)                    </span></div>
<div class="line"><a name="l07333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732"> 7333</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF7          DMA_ISR_TCIF7_Msk                               </span></div>
<div class="line"><a name="l07334"></a><span class="lineno"> 7334</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF7_Pos      (26U)</span></div>
<div class="line"><a name="l07335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea5b77f87a8292a16891e424759e92da"> 7335</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF7_Msk      (0x1UL &lt;&lt; DMA_ISR_HTIF7_Pos)                    </span></div>
<div class="line"><a name="l07336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb"> 7336</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF7          DMA_ISR_HTIF7_Msk                               </span></div>
<div class="line"><a name="l07337"></a><span class="lineno"> 7337</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF7_Pos      (27U)</span></div>
<div class="line"><a name="l07338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf0c9b3644d220947be34de82ae99cde"> 7338</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF7_Msk      (0x1UL &lt;&lt; DMA_ISR_TEIF7_Pos)                    </span></div>
<div class="line"><a name="l07339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31"> 7339</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF7          DMA_ISR_TEIF7_Msk                               </span></div>
<div class="line"><a name="l07341"></a><span class="lineno"> 7341</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_IFCR register  *******************/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l07342"></a><span class="lineno"> 7342</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF1_Pos     (0U)</span></div>
<div class="line"><a name="l07343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafca81339ca59945af094e77a64b662a"> 7343</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF1_Msk     (0x1UL &lt;&lt; DMA_IFCR_CGIF1_Pos)                   </span></div>
<div class="line"><a name="l07344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75ad797334d9fb70750ace14b16e0122"> 7344</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF1         DMA_IFCR_CGIF1_Msk                              </span></div>
<div class="line"><a name="l07345"></a><span class="lineno"> 7345</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF1_Pos    (1U)</span></div>
<div class="line"><a name="l07346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad220bbe162cb8ddb8e73cbb535546893"> 7346</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF1_Msk    (0x1UL &lt;&lt; DMA_IFCR_CTCIF1_Pos)                  </span></div>
<div class="line"><a name="l07347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60085fa798cf77f80365839e7d88c8f1"> 7347</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF1        DMA_IFCR_CTCIF1_Msk                             </span></div>
<div class="line"><a name="l07348"></a><span class="lineno"> 7348</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF1_Pos    (2U)</span></div>
<div class="line"><a name="l07349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93362ac1d0ec5c893aa665656f3833c4"> 7349</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF1_Msk    (0x1UL &lt;&lt; DMA_IFCR_CHTIF1_Pos)                  </span></div>
<div class="line"><a name="l07350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66e9aa2475130fbf63db304ceea019eb"> 7350</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF1        DMA_IFCR_CHTIF1_Msk                             </span></div>
<div class="line"><a name="l07351"></a><span class="lineno"> 7351</span>&#160;<span class="preprocessor">#def