# Caravel user project includes
+incdir+$(USER_PROJECT_VERILOG)/rtl/
+incdir+$(USER_PROJECT_VERILOG)/rtl/syntacore/scr1/src/includes
+incdir+$(USER_PROJECT_VERILOG)/rtl/sdram_ctrl/src/defs
+incdir+$(USER_PROJECT_VERILOG)/rtl/i2cm/src/includes
+incdir+$(USER_PROJECT_VERILOG)/rtl/usb1_host/src/includes
+incdir+$(USER_PROJECT_VERILOG)/dv/model
+incdir+$(USER_PROJECT_VERILOG)/dv/agents

$(USER_PROJECT_VERILOG)/rtl/spi_master/src/spim_top.sv
$(USER_PROJECT_VERILOG)/rtl/spi_master/src/spim_if.sv
$(USER_PROJECT_VERILOG)/rtl/spi_master/src/spim_fifo.sv
$(USER_PROJECT_VERILOG)/rtl/spi_master/src/spim_regs.sv
$(USER_PROJECT_VERILOG)/rtl/spi_master/src/spim_clkgen.sv
$(USER_PROJECT_VERILOG)/rtl/spi_master/src/spim_ctrl.sv
$(USER_PROJECT_VERILOG)/rtl/spi_master/src/spim_rx.sv
$(USER_PROJECT_VERILOG)/rtl/spi_master/src/spim_tx.sv

$(USER_PROJECT_VERILOG)/rtl/uart/src/uart_core.sv
$(USER_PROJECT_VERILOG)/rtl/uart/src/uart_cfg.sv
$(USER_PROJECT_VERILOG)/rtl/uart/src/uart_rxfsm.sv
$(USER_PROJECT_VERILOG)/rtl/uart/src/uart_txfsm.sv
$(USER_PROJECT_VERILOG)/rtl/lib/async_fifo_th.sv  
$(USER_PROJECT_VERILOG)/rtl/lib/reset_sync.sv  
$(USER_PROJECT_VERILOG)/rtl/lib/double_sync_low.v  
$(USER_PROJECT_VERILOG)/rtl/lib/clk_buf.v  

$(USER_PROJECT_VERILOG)/rtl/i2cm/src/core/i2cm_bit_ctrl.v
$(USER_PROJECT_VERILOG)/rtl/i2cm/src/core/i2cm_byte_ctrl.v
$(USER_PROJECT_VERILOG)/rtl/i2cm/src/core/i2cm_top.v

$(USER_PROJECT_VERILOG)/rtl/usb1_host/src/core/usbh_core.sv
$(USER_PROJECT_VERILOG)/rtl/usb1_host/src/core/usbh_crc16.sv
$(USER_PROJECT_VERILOG)/rtl/usb1_host/src/core/usbh_crc5.sv
$(USER_PROJECT_VERILOG)/rtl/usb1_host/src/core/usbh_fifo.sv
$(USER_PROJECT_VERILOG)/rtl/usb1_host/src/core/usbh_sie.sv
$(USER_PROJECT_VERILOG)/rtl/usb1_host/src/phy/usb_fs_phy.v
$(USER_PROJECT_VERILOG)/rtl/usb1_host/src/phy/usb_transceiver.v
$(USER_PROJECT_VERILOG)/rtl/usb1_host/src/top/usb1_host.sv

$(USER_PROJECT_VERILOG)/rtl/uart_i2c_usb/src/uart_i2c_usb.sv

$(USER_PROJECT_VERILOG)/rtl/sdram_ctrl/src/top/sdrc_top.v 
$(USER_PROJECT_VERILOG)/rtl/sdram_ctrl/src/wb2sdrc/wb2sdrc.v 
$(USER_PROJECT_VERILOG)/rtl/lib/async_fifo.sv  
$(USER_PROJECT_VERILOG)/rtl/sdram_ctrl/src/core/sdrc_core.v
$(USER_PROJECT_VERILOG)/rtl/sdram_ctrl/src/core/sdrc_bank_ctl.v
$(USER_PROJECT_VERILOG)/rtl/sdram_ctrl/src/core/sdrc_bank_fsm.v
$(USER_PROJECT_VERILOG)/rtl/sdram_ctrl/src/core/sdrc_bs_convert.v
$(USER_PROJECT_VERILOG)/rtl/sdram_ctrl/src/core/sdrc_req_gen.v
$(USER_PROJECT_VERILOG)/rtl/sdram_ctrl/src/core/sdrc_xfr_ctl.v

$(USER_PROJECT_VERILOG)/rtl/lib/registers.v
$(USER_PROJECT_VERILOG)/rtl/lib/clk_ctl.v
$(USER_PROJECT_VERILOG)/rtl/digital_core/src/glbl_cfg.sv

$(USER_PROJECT_VERILOG)/rtl/wb_host/src/wb_host.sv
$(USER_PROJECT_VERILOG)/rtl/lib/async_wb.sv

$(USER_PROJECT_VERILOG)/rtl/lib/wb_stagging.sv
$(USER_PROJECT_VERILOG)/rtl/wb_interconnect/src/wb_arb.sv
$(USER_PROJECT_VERILOG)/rtl/wb_interconnect/src/wb_interconnect.sv

$(USER_PROJECT_VERILOG)/rtl/syntacore/scr1/src/core/pipeline/scr1_pipe_hdu.sv
$(USER_PROJECT_VERILOG)/rtl/syntacore/scr1/src/core/pipeline/scr1_pipe_tdu.sv
$(USER_PROJECT_VERILOG)/rtl/syntacore/scr1/src/core/pipeline/scr1_ipic.sv
$(USER_PROJECT_VERILOG)/rtl/syntacore/scr1/src/core/pipeline/scr1_pipe_csr.sv
$(USER_PROJECT_VERILOG)/rtl/syntacore/scr1/src/core/pipeline/scr1_pipe_exu.sv
$(USER_PROJECT_VERILOG)/rtl/syntacore/scr1/src/core/pipeline/scr1_pipe_ialu.sv
$(USER_PROJECT_VERILOG)/rtl/syntacore/scr1/src/core/pipeline/scr1_pipe_idu.sv
$(USER_PROJECT_VERILOG)/rtl/syntacore/scr1/src/core/pipeline/scr1_pipe_ifu.sv
$(USER_PROJECT_VERILOG)/rtl/syntacore/scr1/src/core/pipeline/scr1_pipe_lsu.sv
$(USER_PROJECT_VERILOG)/rtl/syntacore/scr1/src/core/pipeline/scr1_pipe_mprf.sv
$(USER_PROJECT_VERILOG)/rtl/syntacore/scr1/src/core/pipeline/scr1_pipe_mul.sv
$(USER_PROJECT_VERILOG)/rtl/syntacore/scr1/src/core/pipeline/scr1_pipe_div.sv
$(USER_PROJECT_VERILOG)/rtl/syntacore/scr1/src/core/pipeline/scr1_pipe_top.sv
$(USER_PROJECT_VERILOG)/rtl/syntacore/scr1/src/core/primitives/scr1_reset_cells.sv
$(USER_PROJECT_VERILOG)/rtl/syntacore/scr1/src/core/primitives/scr1_cg.sv
$(USER_PROJECT_VERILOG)/rtl/syntacore/scr1/src/core/scr1_clk_ctrl.sv
$(USER_PROJECT_VERILOG)/rtl/syntacore/scr1/src/core/scr1_tapc_shift_reg.sv
$(USER_PROJECT_VERILOG)/rtl/syntacore/scr1/src/core/scr1_tapc.sv
$(USER_PROJECT_VERILOG)/rtl/syntacore/scr1/src/core/scr1_tapc_synchronizer.sv
$(USER_PROJECT_VERILOG)/rtl/syntacore/scr1/src/core/scr1_core_top.sv
$(USER_PROJECT_VERILOG)/rtl/syntacore/scr1/src/core/scr1_dm.sv
$(USER_PROJECT_VERILOG)/rtl/syntacore/scr1/src/core/scr1_dmi.sv
$(USER_PROJECT_VERILOG)/rtl/syntacore/scr1/src/core/scr1_scu.sv

$(USER_PROJECT_VERILOG)/rtl/syntacore/scr1/src/top/scr1_dmem_router.sv
$(USER_PROJECT_VERILOG)/rtl/syntacore/scr1/src/top/scr1_dp_memory.sv
$(USER_PROJECT_VERILOG)/rtl/syntacore/scr1/src/top/scr1_tcm.sv
$(USER_PROJECT_VERILOG)/rtl/syntacore/scr1/src/top/scr1_timer.sv
$(USER_PROJECT_VERILOG)/rtl/syntacore/scr1/src/top/scr1_dmem_wb.sv
$(USER_PROJECT_VERILOG)/rtl/syntacore/scr1/src/top/scr1_imem_wb.sv
$(USER_PROJECT_VERILOG)/rtl/syntacore/scr1/src/top/scr1_intf.sv
$(USER_PROJECT_VERILOG)/rtl/syntacore/scr1/src/top/scr1_top_wb.sv
$(USER_PROJECT_VERILOG)/rtl/lib/sync_fifo.sv

$(USER_PROJECT_VERILOG)/rtl/user_project_wrapper.v
$(USER_PROJECT_VERILOG)/gl/clk_skew_adjust.v




