

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1'
================================================================
* Date:           Mon Jul 14 02:15:58 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        CNN_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.317 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1309|     1309|  13.090 us|  13.090 us|  1297|  1297|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_3_channel_pad_1_loop_for_channel_pad_1  |     1307|     1307|        13|          1|          1|  1296|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.13>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:33->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 16 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:31->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 17 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln31 = store i3 0, i3 %c" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:31->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 20 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln33 = store i9 0, i9 %n" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:33->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 21 'store' 'store_ln33' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i9"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:31->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 23 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.79ns)   --->   "%icmp_ln31 = icmp_eq  i11 %indvar_flatten_load, i11 1296" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:31->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 24 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%add_ln31 = add i11 %indvar_flatten_load, i11 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:31->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 25 'add' 'add_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.inc15.i, void %for.body4.i22.preheader.exitStub" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:31->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 26 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%n_load = load i9 %n" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:33->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 27 'load' 'n_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.77ns)   --->   "%icmp_ln33 = icmp_eq  i9 %n_load, i9 324" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:33->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 28 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.39ns)   --->   "%select_ln31 = select i1 %icmp_ln33, i9 0, i9 %n_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:31->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 29 'select' 'select_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %select_ln31, i32 1, i32 8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 30 'partselect' 'tmp_19' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.76ns)   --->   "%icmp_ln34 = icmp_eq  i8 %tmp_19, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 31 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln31)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.77ns)   --->   "%icmp_ln34_1 = icmp_ugt  i9 %select_ln31, i9 321" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 32 'icmp' 'icmp_ln34_1' <Predicate = (!icmp_ln31)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.28ns)   --->   "%or_ln34 = or i1 %icmp_ln34, i1 %icmp_ln34_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 33 'or' 'or_ln34' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [13/13] (1.53ns)   --->   "%urem_ln34 = urem i9 %select_ln31, i9 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 34 'urem' 'urem_ln34' <Predicate = (!icmp_ln31)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.77ns)   --->   "%add_ln33 = add i9 %select_ln31, i9 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:33->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 35 'add' 'add_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln31 = store i11 %add_ln31, i11 %indvar_flatten" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:31->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 36 'store' 'store_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln33 = store i9 %add_ln33, i9 %n" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:33->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 37 'store' 'store_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.53>
ST_2 : Operation 38 [12/13] (1.53ns)   --->   "%urem_ln34 = urem i9 %select_ln31, i9 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 38 'urem' 'urem_ln34' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.53>
ST_3 : Operation 39 [11/13] (1.53ns)   --->   "%urem_ln34 = urem i9 %select_ln31, i9 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 39 'urem' 'urem_ln34' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.53>
ST_4 : Operation 40 [10/13] (1.53ns)   --->   "%urem_ln34 = urem i9 %select_ln31, i9 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 40 'urem' 'urem_ln34' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.53>
ST_5 : Operation 41 [9/13] (1.53ns)   --->   "%urem_ln34 = urem i9 %select_ln31, i9 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 41 'urem' 'urem_ln34' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.53>
ST_6 : Operation 42 [8/13] (1.53ns)   --->   "%urem_ln34 = urem i9 %select_ln31, i9 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 42 'urem' 'urem_ln34' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.53>
ST_7 : Operation 43 [7/13] (1.53ns)   --->   "%urem_ln34 = urem i9 %select_ln31, i9 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 43 'urem' 'urem_ln34' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.53>
ST_8 : Operation 44 [6/13] (1.53ns)   --->   "%urem_ln34 = urem i9 %select_ln31, i9 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 44 'urem' 'urem_ln34' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.53>
ST_9 : Operation 45 [5/13] (1.53ns)   --->   "%urem_ln34 = urem i9 %select_ln31, i9 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 45 'urem' 'urem_ln34' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.87>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%c_load = load i3 %c" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:31->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 46 'load' 'c_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (0.67ns)   --->   "%add_ln31_1 = add i3 %c_load, i3 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:31->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 47 'add' 'add_ln31_1' <Predicate = (icmp_ln33)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 48 [1/1] (0.20ns)   --->   "%select_ln31_1 = select i1 %icmp_ln33, i3 %add_ln31_1, i3 %c_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:31->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 48 'select' 'select_ln31_1' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i3 %select_ln31_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:33->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 49 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%empty = trunc i3 %select_ln31_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:31->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 50 'trunc' 'empty' <Predicate = (!or_ln34)> <Delay = 0.00>
ST_10 : Operation 51 [3/3] (0.99ns) (grouped into DSP with root node add_ln34)   --->   "%mul_ln33 = mul i9 %zext_ln33, i9 108" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:33->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 51 'mul' 'mul_ln33' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 52 [4/13] (1.53ns)   --->   "%urem_ln34 = urem i9 %select_ln31, i9 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 52 'urem' 'urem_ln34' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln31 = store i3 %select_ln31_1, i3 %c" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:31->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 53 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.body4.i9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:33->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 54 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.53>
ST_11 : Operation 55 [2/3] (0.99ns) (grouped into DSP with root node add_ln34)   --->   "%mul_ln33 = mul i9 %zext_ln33, i9 108" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:33->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 55 'mul' 'mul_ln33' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 56 [3/13] (1.53ns)   --->   "%urem_ln34 = urem i9 %select_ln31, i9 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 56 'urem' 'urem_ln34' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.81>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %empty, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:31->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 57 'bitconcatenate' 'p_shl' <Predicate = (!or_ln34)> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %select_ln31_1, i6 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:31->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 58 'bitconcatenate' 'tmp' <Predicate = (!or_ln34)> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%p_shl6 = zext i9 %tmp" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:31->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 59 'zext' 'p_shl6' <Predicate = (!or_ln34)> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.78ns)   --->   "%empty_206 = add i10 %p_shl, i10 %p_shl6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:31->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 60 'add' 'empty_206' <Predicate = (!or_ln34)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%p_cast44_cast = zext i10 %empty_206" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:31->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 61 'zext' 'p_cast44_cast' <Predicate = (!or_ln34)> <Delay = 0.00>
ST_12 : Operation 62 [1/3] (0.00ns) (grouped into DSP with root node add_ln34)   --->   "%mul_ln33 = mul i9 %zext_ln33, i9 108" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:33->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 62 'mul' 'mul_ln33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i9 %select_ln31" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:33->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 63 'zext' 'zext_ln33_1' <Predicate = (!or_ln34)> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i9 %select_ln31" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 64 'zext' 'zext_ln34_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (2.14ns)   --->   "%mul_ln34 = mul i19 %zext_ln34_2, i19 683" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 65 'mul' 'mul_ln34' <Predicate = true> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul_ln34, i32 11, i32 18" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 66 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln34_3 = zext i8 %tmp_20" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 67 'zext' 'zext_ln34_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34 = add i9 %zext_ln34_3, i9 %mul_ln33" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 68 'add' 'add_ln34' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 69 [2/13] (1.53ns)   --->   "%urem_ln34 = urem i9 %select_ln31, i9 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 69 'urem' 'urem_ln34' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 70 [1/1] (0.77ns)   --->   "%add_ln34_1 = add i10 %zext_ln33_1, i10 1022" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 70 'add' 'add_ln34_1' <Predicate = (!or_ln34)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i10 %add_ln34_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 71 'sext' 'sext_ln34' <Predicate = (!or_ln34)> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.78ns)   --->   "%add_ln34_2 = add i11 %sext_ln34, i11 %p_cast44_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 72 'add' 'add_ln34_2' <Predicate = (!or_ln34)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i11 %add_ln34_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 73 'zext' 'zext_ln34_1' <Predicate = (!or_ln34)> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%OutConv0_addr = getelementptr i16 %OutConv0, i64 0, i64 %zext_ln34_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 74 'getelementptr' 'OutConv0_addr' <Predicate = (!or_ln34)> <Delay = 0.00>
ST_12 : Operation 75 [2/2] (1.23ns)   --->   "%OutConv0_load = load i11 %OutConv0_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 75 'load' 'OutConv0_load' <Predicate = (!or_ln34)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_12 : Operation 95 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 95 'ret' 'ret_ln0' <Predicate = (icmp_ln31)> <Delay = 0.42>

State 13 <SV = 12> <Delay = 3.31>
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_for_3_channel_pad_1_loop_for_channel_pad_1_str"   --->   Operation 76 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 77 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1296, i64 1296, i64 1296"   --->   Operation 77 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 78 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:33->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 78 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 79 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln34 = add i9 %zext_ln34_3, i9 %mul_ln33" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 79 'add' 'add_ln34' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i9 %add_ln34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 80 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 81 [1/13] (1.53ns)   --->   "%urem_ln34 = urem i9 %select_ln31, i9 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 81 'urem' 'urem_ln34' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i2 %urem_ln34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 82 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%OutPadConv1_addr = getelementptr i16 %OutPadConv1, i64 0, i64 %zext_ln34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 83 'getelementptr' 'OutPadConv1_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "%OutPadConv1_1_addr = getelementptr i16 %OutPadConv1_1, i64 0, i64 %zext_ln34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 84 'getelementptr' 'OutPadConv1_1_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%OutPadConv1_2_addr = getelementptr i16 %OutPadConv1_2, i64 0, i64 %zext_ln34" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 85 'getelementptr' 'OutPadConv1_2_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 86 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutConv0_load = load i11 %OutConv0_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 86 'load' 'OutConv0_load' <Predicate = (!or_ln34)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_13 : Operation 87 [1/1] (0.35ns)   --->   "%storemerge555 = select i1 %or_ln34, i16 0, i16 %OutConv0_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 87 'select' 'storemerge555' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 88 [1/1] (0.54ns)   --->   "%switch_ln34 = switch i2 %trunc_ln34, void %arrayidx.i10553.case.2, i2 0, void %arrayidx.i10553.case.0, i2 1, void %arrayidx.i10553.case.1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 88 'switch' 'switch_ln34' <Predicate = true> <Delay = 0.54>
ST_13 : Operation 89 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln34 = store i16 %storemerge555, i9 %OutPadConv1_1_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 89 'store' 'store_ln34' <Predicate = (trunc_ln34 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx.i10553.exit"   --->   Operation 90 'br' 'br_ln0' <Predicate = (trunc_ln34 == 1)> <Delay = 0.00>
ST_13 : Operation 91 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln34 = store i16 %storemerge555, i9 %OutPadConv1_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 91 'store' 'store_ln34' <Predicate = (trunc_ln34 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx.i10553.exit"   --->   Operation 92 'br' 'br_ln0' <Predicate = (trunc_ln34 == 0)> <Delay = 0.00>
ST_13 : Operation 93 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln34 = store i16 %storemerge555, i9 %OutPadConv1_2_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33]   --->   Operation 93 'store' 'store_ln34' <Predicate = (trunc_ln34 != 0 & trunc_ln34 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 432> <RAM>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx.i10553.exit"   --->   Operation 94 'br' 'br_ln0' <Predicate = (trunc_ln34 != 0 & trunc_ln34 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.132ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln33', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:33->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33) of constant 0 on local variable 'n', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:33->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33 [10]  (0.427 ns)
	'load' operation 9 bit ('n_load', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:33->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33) on local variable 'n', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:33->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33 [18]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln33', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:33->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33) [22]  (0.776 ns)
	'select' operation 9 bit ('select_ln31', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:31->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33) [23]  (0.398 ns)
	'urem' operation 2 bit ('urem_ln34', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33) [46]  (1.531 ns)

 <State 2>: 1.531ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln34', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33) [46]  (1.531 ns)

 <State 3>: 1.531ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln34', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33) [46]  (1.531 ns)

 <State 4>: 1.531ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln34', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33) [46]  (1.531 ns)

 <State 5>: 1.531ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln34', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33) [46]  (1.531 ns)

 <State 6>: 1.531ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln34', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33) [46]  (1.531 ns)

 <State 7>: 1.531ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln34', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33) [46]  (1.531 ns)

 <State 8>: 1.531ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln34', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33) [46]  (1.531 ns)

 <State 9>: 1.531ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln34', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33) [46]  (1.531 ns)

 <State 10>: 1.877ns
The critical path consists of the following:
	'load' operation 3 bit ('c_load', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:31->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33) on local variable 'c', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:31->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33 [19]  (0.000 ns)
	'add' operation 3 bit ('add_ln31_1', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:31->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33) [24]  (0.673 ns)
	'select' operation 3 bit ('select_ln31_1', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:31->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33) [25]  (0.208 ns)
	'mul' operation 9 bit of DSP[44] ('mul_ln33', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:33->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33) [33]  (0.996 ns)

 <State 11>: 1.531ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln34', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33) [46]  (1.531 ns)

 <State 12>: 2.811ns
The critical path consists of the following:
	'add' operation 10 bit ('empty_206', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:31->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33) [31]  (0.787 ns)
	'add' operation 11 bit ('add_ln34_2', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33) [53]  (0.787 ns)
	'getelementptr' operation 11 bit ('OutConv0_addr', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33) [55]  (0.000 ns)
	'load' operation 16 bit ('OutConv0_load', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33) on array 'OutConv0' [56]  (1.237 ns)

 <State 13>: 3.317ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln34', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33) [46]  (1.531 ns)
	'store' operation 0 bit ('store_ln34', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33) of variable 'storemerge555', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:34->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:33 on array 'OutPadConv1' [63]  (1.237 ns)
	blocking operation 0.548 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
