<!DOCTYPE html>

<html>
<head>
<meta charset="UTF-8">
<link href="style.css" type="text/css" rel="stylesheet">
<title>PMULHUW—Multiply Packed Unsigned Integers and Store High Result </title></head>
<body>
<h1>PMULHUW—Multiply Packed Unsigned Integers and Store High Result</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>
<p>0F E4 /<em>r</em><sup>1</sup></p>
<p>PMULHUW <em>mm1</em>, <em>mm2/m64</em></p></td>
<td>RM</td>
<td>V/V</td>
<td>SSE</td>
<td>Multiply the packed unsigned word integers in <em>mm1</em> register and <em>mm2/m64</em>, and store the high 16 bits of the results in <em>mm1</em>.</td></tr>
<tr>
<td>
<p>66 0F E4 /<em>r</em></p>
<p>PMULHUW <em>xmm1</em>, <em>xmm2/m128</em></p></td>
<td>RM</td>
<td>V/V</td>
<td>SSE2</td>
<td>Multiply the packed unsigned word integers in <em>xmm1</em> and <em>xmm2/m128</em>, and store the high 16 bits of the results in <em>xmm1</em>.</td></tr>
<tr>
<td>
<p>VEX.NDS.128.66.0F.WIG E4 /r</p>
<p>VPMULHUW <em>xmm1, xmm2, xmm3/m128</em></p></td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Multiply the packed unsigned word integers in <em>xmm2</em> and <em>xmm3/m128</em>, and store the high 16 bits of the results in <em>xmm1</em>.</td></tr>
<tr>
<td>
<p>VEX.NDS.256.66.0F.WIG E4 /r</p>
<p>VPMULHUW <em>ymm1, ymm2, ymm3/m256</em></p></td>
<td>RVM</td>
<td>V/V</td>
<td>AVX2</td>
<td>Multiply the packed unsigned word integers in <em>ymm2</em> and <em>ymm3/m256</em>, and store the high 16 bits of the results in <em>ymm1</em>.</td></tr>
<tr>
<td>
<p>EVEX.NDS.128.66.0F.WIG E4 /r</p>
<p>VPMULHUW xmm1 {k1}{z}, xmm2, xmm3/m128</p></td>
<td>FVM</td>
<td>V/V</td>
<td>
<p>AVX512VL</p>
<p>AVX512BW</p></td>
<td>Multiply the packed unsigned word integers in xmm2 and xmm3/m128, and store the high 16 bits of the results in xmm1 under writemask k1.</td></tr>
<tr>
<td>
<p>EVEX.NDS.256.66.0F.WIG E4 /r</p>
<p>VPMULHUW ymm1 {k1}{z}, ymm2, ymm3/m256</p></td>
<td>FVM</td>
<td>V/V</td>
<td>
<p>AVX512VL</p>
<p>AVX512BW</p></td>
<td>Multiply the packed unsigned word integers in ymm2 and ymm3/m256, and store the high 16 bits of the results in ymm1 under writemask k1.</td></tr>
<tr>
<td>
<p>EVEX.NDS.512.66.0F.WIG E4 /r</p>
<p>VPMULHUW zmm1 {k1}{z}, zmm2, zmm3/m512</p></td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Multiply the packed unsigned word integers in zmm2 and zmm3/m512, and store the high 16 bits of the results in zmm1 under writemask k1.</td></tr></table>
<p>NOTES:</p>
<p>1. See note in Section 2.4, “AVX and SSE Instruction Exception Specification” in the <em>Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2A</em> and Section 22.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers” in the <em>Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3A</em>.</p>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<td>Op/En</td>
<td>Operand 1</td>
<td>Operand 2</td>
<td>Operand 3</td>
<td>Operand 4</td></tr>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td></tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td></tr>
<tr>
<td>FVM</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td></tr></table>
<h2>Description</h2>
<p>Performs a SIMD unsigned multiply of the packed unsigned word integers in the destination operand (first operand) and the source operand (second operand), and stores the high 16 bits of each 32-bit intermediate results in the destination operand. (Figure 4-12 shows this operation when using 64-bit operands.)</p>
<p>In 64-bit mode and not encoded with VEX/EVEX, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).</p>
<p>Legacy SSE version 64-bit operand: The source operand can be an MMX technology register or a 64-bit memory location. The destination operand is an MMX technology register.</p>
<p>128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destina-tion register remain unchanged.</p>
<p>VEX.128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.</p>
<p>VEX.256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The first source and destination operands are YMM registers.</p>
<p>EVEX encoded versions: The first source operand is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with writemask k1.</p>
<svg width="568.799985" viewBox="112.380000 713784.000010 379.199990 118.919985" height="178.3799775">
<text y="713804.867188" x="202.8612" style="font-size:7.991000pt" lengthAdjust="spacingAndGlyphs" textLength="16.8674028">SRC</text>
<text y="713831.687388" x="202.8612" style="font-size:7.991000pt" lengthAdjust="spacingAndGlyphs" textLength="21.3263808">DEST</text>
<text y="713862.106688" x="144.6002" style="font-size:7.991000pt" lengthAdjust="spacingAndGlyphs" textLength="22.1942034">TEMP</text>
<text y="713887.007488" x="203.9408" style="font-size:7.991000pt" lengthAdjust="spacingAndGlyphs" textLength="21.3263808">DEST</text>
<rect y="713794.62" x="277.98" style="fill:rgba(0,0,0,0);stroke:rgb(0,0,0);stroke-width:1pt;" height="18.0" width="36.36"></rect>
<rect y="713794.62" x="314.34" style="fill:rgba(0,0,0,0);stroke:rgb(0,0,0);stroke-width:1pt;" height="18.0" width="36.36"></rect>
<rect y="713794.62" x="350.7" style="fill:rgba(0,0,0,0);stroke:rgb(0,0,0);stroke-width:1pt;" height="18.0" width="36.36"></rect>
<rect y="713820.84" x="241.56" style="fill:rgba(0,0,0,0);stroke:rgb(0,0,0);stroke-width:1pt;" height="18.0" width="36.36"></rect>
<rect y="713820.84" x="277.92" style="fill:rgba(0,0,0,0);stroke:rgb(0,0,0);stroke-width:1pt;" height="18.0" width="36.36"></rect>
<rect y="713820.84" x="350.7" style="fill:rgba(0,0,0,0);stroke:rgb(0,0,0);stroke-width:1pt;" height="18.0" width="36.36"></rect>
<rect y="713877.06" x="241.5" style="fill:rgba(0,0,0,0);stroke:rgb(0,0,0);stroke-width:1pt;" height="18.0" width="36.36"></rect>
<rect y="713877.06" x="314.28" style="fill:rgba(0,0,0,0);stroke:rgb(0,0,0);stroke-width:1pt;" height="18.0" width="36.36"></rect>
<rect y="713877.06" x="350.64" style="fill:rgba(0,0,0,0);stroke:rgb(0,0,0);stroke-width:1pt;" height="18.0" width="36.36"></rect>
<rect y="713794.62" x="241.56" style="fill:rgba(0,0,0,0);stroke:rgb(0,0,0);stroke-width:1pt;" height="18.0" width="36.42"></rect>
<rect y="713820.84" x="314.28" style="fill:rgba(0,0,0,0);stroke:rgb(0,0,0);stroke-width:1pt;" height="18.0" width="36.42"></rect>
<rect y="713877.06" x="277.86" style="fill:rgba(0,0,0,0);stroke:rgb(0,0,0);stroke-width:1pt;" height="18.0" width="36.42"></rect>
<rect y="713850.66" x="170.58" style="fill:rgba(0,0,0,0);stroke:rgb(0,0,0);stroke-width:1pt;" height="18.0" width="72.0"></rect>
<rect y="713850.66" x="314.58" style="fill:rgba(0,0,0,0);stroke:rgb(0,0,0);stroke-width:1pt;" height="18.0" width="72.0"></rect>
<rect y="713850.66" x="242.58" style="fill:rgba(0,0,0,0);stroke:rgb(0,0,0);stroke-width:1pt;" height="18.0" width="72.0"></rect>
<path style="stroke:black" d="M386.580000,713850.660000 L458.580000,713850.660000 L458.580000,713868.660000 L386.580000,713868.660000 "></path>
<text y="713805.586888" x="288.6607266" style="font-size:7.991000pt" lengthAdjust="spacingAndGlyphs" textLength="9.7833813">X2</text>
<text y="713805.586888" x="325.6798332" style="font-size:7.991000pt" lengthAdjust="spacingAndGlyphs" textLength="9.7833813">X1</text>
<text y="713805.586888" x="362.0996148" style="font-size:7.991000pt" lengthAdjust="spacingAndGlyphs" textLength="9.7833813">X0</text>
<text y="713832.886788" x="256.26" style="font-size:7.991000pt" lengthAdjust="spacingAndGlyphs" textLength="9.7833813">Y3</text>
<text y="713832.886788" x="291.8407266" style="font-size:7.991000pt" lengthAdjust="spacingAndGlyphs" textLength="9.7833813">Y2</text>
<text y="713832.886788" x="365.2796148" style="font-size:7.991000pt" lengthAdjust="spacingAndGlyphs" textLength="9.7833813">Y0</text>
<text y="713889.325488" x="245.52" style="font-size:6.960000pt" lengthAdjust="spacingAndGlyphs" textLength="30.092256">Z3[31:16]</text>
<text y="713889.325488" x="318.110016" style="font-size:6.960000pt" lengthAdjust="spacingAndGlyphs" textLength="30.092256">Z1[31:16]</text>
<text y="713889.325488" x="354.526824" style="font-size:6.960000pt" lengthAdjust="spacingAndGlyphs" textLength="30.092256">Z0[31:16]</text>
<text y="713805.586888" x="253.08" style="font-size:7.991000pt" lengthAdjust="spacingAndGlyphs" textLength="9.7833813">X3</text>
<text y="713832.886788" x="328.8598332" style="font-size:7.991000pt" lengthAdjust="spacingAndGlyphs" textLength="9.7833813">Y1</text>
<text y="713889.325488" x="281.094648" style="font-size:6.960000pt" lengthAdjust="spacingAndGlyphs" textLength="30.092256">Z2[31:16]</text>
<text y="713861.266588" x="182.3405" style="font-size:7.991000pt" lengthAdjust="spacingAndGlyphs" textLength="11.5837536">Z3 = X3 ∗ Y3</text>
<text y="713861.266888" x="328.8015387" style="font-size:7.991000pt" lengthAdjust="spacingAndGlyphs" textLength="46.1321532">Z1 = X1 ∗ Y1</text>
<text y="713861.266888" x="255.4921295" style="font-size:7.991000pt" lengthAdjust="spacingAndGlyphs" textLength="46.1935489">Z2 = X2 ∗ Y2</text></svg>
<h3>Figure 4-12.  PMULHUW and PMULHW Instruction Operation Using 64-bit Operands</h3>
<h2>Operation</h2>
<p><strong>PMULHUW (with 64-bit operands)</strong></p>
<pre>    TEMP0[31:0] ←
                         DEST[15:0] ∗ SRC[15:0]; (* Unsigned multiplication *)
    TEMP1[31:0] ←
                         DEST[31:16] ∗ SRC[31:16];
    TEMP2[31:0] ←
                         DEST[47:32] ∗ SRC[47:32];
    TEMP3[31:0] ←
                         DEST[63:48] ∗ SRC[63:48];
    DEST[15:0] ←
                         TEMP0[31:16];
    DEST[31:16] ←
                         TEMP1[31:16];
    DEST[47:32] ←
                         TEMP2[31:16];
    DEST[63:48] ←
                         TEMP3[31:16];</pre>
<p><strong>PMULHUW (with 128-bit operands)</strong></p>
<pre>    TEMP0[31:0] ←
                         DEST[15:0] ∗ SRC[15:0]; (* Unsigned multiplication *)
    TEMP1[31:0] ←
                         DEST[31:16] ∗ SRC[31:16];
    TEMP2[31:0] ←
                         DEST[47:32] ∗ SRC[47:32];
    TEMP3[31:0] ←
                         DEST[63:48] ∗ SRC[63:48];
    TEMP4[31:0] ←
                         DEST[79:64] ∗ SRC[79:64];
    TEMP5[31:0] ←
                         DEST[95:80] ∗ SRC[95:80];
    TEMP6[31:0] ←
                         DEST[111:96] ∗ SRC[111:96];
    TEMP7[31:0] ←
                         DEST[127:112] ∗ SRC[127:112];
    DEST[15:0] ←
                         TEMP0[31:16];
    DEST[31:16] ←
                         TEMP1[31:16];
    DEST[47:32] ←
                         TEMP2[31:16];
    DEST[63:48] ←
                         TEMP3[31:16];
    DEST[79:64] ←
                         TEMP4[31:16];
    DEST[95:80] ←
                         TEMP5[31:16];
    DEST[111:96] ←  TEMP6[31:16];
    DEST[127:112] ← TEMP7[31:16];</pre>
<p><strong>VPMULHUW (VEX.128 encoded version)</strong></p>
<pre>TEMP0[31:0] (cid:197) SRC1[15:0] * SRC2[15:0]
TEMP1[31:0] (cid:197) SRC1[31:16] * SRC2[31:16]
TEMP2[31:0] (cid:197) SRC1[47:32] * SRC2[47:32]
TEMP3[31:0] (cid:197) SRC1[63:48] * SRC2[63:48]
TEMP4[31:0] (cid:197) SRC1[79:64] * SRC2[79:64]
TEMP5[31:0] (cid:197) SRC1[95:80] * SRC2[95:80]
TEMP6[31:0] (cid:197) SRC1[111:96] * SRC2[111:96]
TEMP7[31:0] (cid:197) SRC1[127:112] * SRC2[127:112]
DEST[15:0] (cid:197) TEMP0[31:16]
DEST[31:16] (cid:197) TEMP1[31:16]
DEST[47:32] (cid:197) TEMP2[31:16]
DEST[63:48] (cid:197) TEMP3[31:16]
DEST[79:64] (cid:197) TEMP4[31:16]
DEST[95:80] (cid:197) TEMP5[31:16]
DEST[111:96] (cid:197) TEMP6[31:16]
DEST[127:112] (cid:197) TEMP7[31:16]
DEST[VLMAX-1:128] (cid:197) 0</pre>
<p><strong>PMULHUW (VEX.256 encoded version)</strong></p>
<pre>TEMP0[31:0] (cid:197) SRC1[15:0] * SRC2[15:0]
TEMP1[31:0] (cid:197) SRC1[31:16] * SRC2[31:16]
TEMP2[31:0] (cid:197) SRC1[47:32] * SRC2[47:32]
TEMP3[31:0] (cid:197) SRC1[63:48] * SRC2[63:48]
TEMP4[31:0] (cid:197) SRC1[79:64] * SRC2[79:64]
TEMP5[31:0] (cid:197) SRC1[95:80] * SRC2[95:80]
TEMP6[31:0] (cid:197) SRC1[111:96] * SRC2[111:96]
TEMP7[31:0] (cid:197) SRC1[127:112] * SRC2[127:112]
TEMP8[31:0] (cid:197) SRC1[143:128] * SRC2[143:128]
TEMP9[31:0] (cid:197) SRC1[159:144] * SRC2[159:144]
TEMP10[31:0] (cid:197) SRC1[175:160] * SRC2[175:160]
TEMP11[31:0] (cid:197) SRC1[191:176] * SRC2[191:176]
TEMP12[31:0] (cid:197) SRC1[207:192] * SRC2[207:192]
TEMP13[31:0] (cid:197) SRC1[223:208] * SRC2[223:208]
TEMP14[31:0] (cid:197) SRC1[239:224] * SRC2[239:224]
TEMP15[31:0] (cid:197) SRC1[255:240] * SRC2[255:240]
DEST[15:0] (cid:197) TEMP0[31:16]
DEST[31:16] (cid:197) TEMP1[31:16]
DEST[47:32] (cid:197) TEMP2[31:16]
DEST[63:48] (cid:197) TEMP3[31:16]
DEST[79:64] (cid:197) TEMP4[31:16]
DEST[95:80] (cid:197) TEMP5[31:16]
DEST[111:96] (cid:197) TEMP6[31:16]
DEST[127:112] (cid:197) TEMP7[31:16]
DEST[143:128] (cid:197) TEMP8[31:16]
DEST[159:144] (cid:197) TEMP9[31:16]
DEST[175:160] (cid:197) TEMP10[31:16]
DEST[191:176] (cid:197) TEMP11[31:16]
DEST[207:192] (cid:197) TEMP12[31:16]
DEST[223:208] (cid:197) TEMP13[31:16]
DEST[239:224] (cid:197) TEMP14[31:16]
DEST[255:240] (cid:197) TEMP15[31:16]
DEST[MAX_VL-1:256] (cid:197) 0</pre>
<p><strong>PMULHUW (EVEX encoded versions)</strong></p>
<pre>(KL, VL) = (8, 128), (16, 256), (32, 512)
FOR j (cid:197) 0 TO KL-1
    i (cid:197) j * 16
    IF k1[j] OR *no writemask*
         THEN
              temp[31:0] (cid:197) SRC1[i+15:i] * SRC2[i+15:i]
              DEST[i+15:i] (cid:197) tmp[31:16]
         ELSE
              IF *merging-masking*
                                                         ; merging-masking
                    THEN *DEST[i+15:i] remains unchanged*
                    ELSE *zeroing-masking*
                                                               ; zeroing-masking
                         DEST[i+15:i] (cid:197) 0
              FI
    FI;
ENDFOR
DEST[MAX_VL-1:VL] (cid:197) 0</pre>
<h2>Intel C/C++ Compiler Intrinsic Equivalent</h2>
<p>VPMULHUW __m512i _mm512_mulhi_epu16(__m512i a, __m512i b);</p>
<p>VPMULHUW __m512i _mm512_mask_mulhi_epu16(__m512i s, __mmask32 k, __m512i a, __m512i b);</p>
<p>VPMULHUW __m512i _mm512_maskz_mulhi_epu16( __mmask32 k, __m512i a, __m512i b);</p>
<p>VPMULHUW __m256i _mm256_mask_mulhi_epu16(__m256i s, __mmask16 k, __m256i a, __m256i b);</p>
<p>VPMULHUW __m256i _mm256_maskz_mulhi_epu16( __mmask16 k, __m256i a, __m256i b);</p>
<p>VPMULHUW __m128i _mm_mask_mulhi_epu16(__m128i s, __mmask8 k, __m128i a, __m128i b);</p>
<p>VPMULHUW __m128i _mm_maskz_mulhi_epu16( __mmask8 k, __m128i a, __m128i b);</p>
<p>PMULHUW:__m64 _mm_mulhi_pu16(__m64 a, __m64 b)</p>
<p>(V)PMULHUW:__m128i _mm_mulhi_epu16 ( __m128i a, __m128i b)</p>
<p>VPMULHUW:__m256i _mm256_mulhi_epu16 ( __m256i a, __m256i b)</p>
<h2>Flags Affected</h2>
<p>None.</p>
<h2>Numeric Exceptions</h2>
<p>None.</p>
<h2>Other Exceptions</h2>
<p>Non-EVEX-encoded instruction, see Exceptions Type 4.</p>
<p>EVEX-encoded instruction, see Exceptions Type E4.nb.</p></body></html>