Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Sep 26 20:09:56 2024
| Host         : 2ff8f80f96ce running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab42_timing_summary_routed.rpt -pb lab42_timing_summary_routed.pb -rpx lab42_timing_summary_routed.rpx -warn_on_violation
| Design       : lab42
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 din[4]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.824ns  (logic 5.435ns (55.322%)  route 4.389ns (44.678%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  din[4] (IN)
                         net (fo=0)                   0.000     0.000    din[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  din_IBUF[4]_inst/O
                         net (fo=3, routed)           1.544     2.995    din_IBUF[4]
    SLICE_X0Y9           LUT6 (Prop_lut6_I5_O)        0.124     3.119 r  led_OBUF[7]_inst_i_2/O
                         net (fo=2, routed)           1.107     4.225    led_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y5           LUT2 (Prop_lut2_I0_O)        0.152     4.377 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.739     6.116    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.708     9.824 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.824    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[4]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.716ns  (logic 5.199ns (53.516%)  route 4.516ns (46.484%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  din[4] (IN)
                         net (fo=0)                   0.000     0.000    din[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  din_IBUF[4]_inst/O
                         net (fo=3, routed)           1.544     2.995    din_IBUF[4]
    SLICE_X0Y9           LUT6 (Prop_lut6_I5_O)        0.124     3.119 f  led_OBUF[7]_inst_i_2/O
                         net (fo=2, routed)           1.107     4.225    led_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y5           LUT2 (Prop_lut2_I1_O)        0.124     4.349 r  led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.865     6.215    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501     9.716 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.716    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.404ns  (logic 5.343ns (56.814%)  route 4.061ns (43.186%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  din_IBUF[1]_inst/O
                         net (fo=6, routed)           1.221     2.682    din_IBUF[1]
    SLICE_X0Y11          LUT2 (Prop_lut2_I1_O)        0.150     2.832 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.840     5.673    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.732     9.404 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.404    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[2]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.992ns  (logic 5.327ns (59.239%)  route 3.665ns (40.761%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  din[2] (IN)
                         net (fo=0)                   0.000     0.000    din[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  din_IBUF[2]_inst/O
                         net (fo=5, routed)           1.596     3.060    din_IBUF[2]
    SLICE_X0Y9           LUT4 (Prop_lut4_I2_O)        0.152     3.212 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.069     5.281    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.711     8.992 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.992    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.642ns  (logic 5.089ns (58.884%)  route 3.553ns (41.116%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  din[2] (IN)
                         net (fo=0)                   0.000     0.000    din[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  din_IBUF[2]_inst/O
                         net (fo=5, routed)           1.646     3.110    din_IBUF[2]
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.124     3.234 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.908     5.141    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     8.642 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.642    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[2]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.600ns  (logic 5.096ns (59.257%)  route 3.504ns (40.743%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  din[2] (IN)
                         net (fo=0)                   0.000     0.000    din[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  din_IBUF[2]_inst/O
                         net (fo=5, routed)           1.596     3.060    din_IBUF[2]
    SLICE_X0Y9           LUT5 (Prop_lut5_I0_O)        0.124     3.184 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.908     5.092    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     8.600 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.600    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[2]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.405ns  (logic 5.102ns (60.706%)  route 3.303ns (39.294%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  din[2] (IN)
                         net (fo=0)                   0.000     0.000    din[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  din_IBUF[2]_inst/O
                         net (fo=5, routed)           1.589     3.053    din_IBUF[2]
    SLICE_X0Y9           LUT6 (Prop_lut6_I3_O)        0.124     3.177 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.713     4.890    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514     8.405 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.405    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.056ns  (logic 5.082ns (63.077%)  route 2.975ns (36.923%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  din_IBUF[0]_inst/O
                         net (fo=7, routed)           1.446     2.899    din_IBUF[0]
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.124     3.023 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.529     4.551    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     8.056 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.056    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 din[3]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.196ns  (logic 1.477ns (67.278%)  route 0.718ns (32.722%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  din[3] (IN)
                         net (fo=0)                   0.000     0.000    din[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  din_IBUF[3]_inst/O
                         net (fo=4, routed)           0.361     0.578    din_IBUF[3]
    SLICE_X0Y9           LUT6 (Prop_lut6_I0_O)        0.045     0.623 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.357     0.980    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     2.196 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.196    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.273ns  (logic 1.468ns (64.600%)  route 0.805ns (35.400%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  din_IBUF[0]_inst/O
                         net (fo=7, routed)           0.365     0.586    din_IBUF[0]
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.045     0.631 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.440     1.070    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.273 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.273    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[6]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.277ns  (logic 1.465ns (64.326%)  route 0.812ns (35.674%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  din[6] (IN)
                         net (fo=0)                   0.000     0.000    din[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  din_IBUF[6]_inst/O
                         net (fo=2, routed)           0.407     0.625    din_IBUF[6]
    SLICE_X0Y5           LUT2 (Prop_lut2_I0_O)        0.045     0.670 r  led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.405     1.075    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     2.277 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.277    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.310ns  (logic 1.529ns (66.211%)  route 0.780ns (33.789%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  din[6] (IN)
                         net (fo=0)                   0.000     0.000    din[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  din_IBUF[6]_inst/O
                         net (fo=2, routed)           0.407     0.625    din_IBUF[6]
    SLICE_X0Y5           LUT2 (Prop_lut2_I1_O)        0.042     0.667 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.374     1.040    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.269     2.310 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.310    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.312ns  (logic 1.474ns (63.748%)  route 0.838ns (36.252%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  din[4] (IN)
                         net (fo=0)                   0.000     0.000    din[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  din_IBUF[4]_inst/O
                         net (fo=3, routed)           0.398     0.617    din_IBUF[4]
    SLICE_X0Y9           LUT5 (Prop_lut5_I4_O)        0.045     0.662 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.440     1.102    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.312 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.312    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.333ns  (logic 1.472ns (63.078%)  route 0.862ns (36.922%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  din_IBUF[0]_inst/O
                         net (fo=7, routed)           0.580     0.801    din_IBUF[0]
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.045     0.846 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.282     1.128    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.333 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.333    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.461ns  (logic 1.531ns (62.209%)  route 0.930ns (37.791%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  din[3] (IN)
                         net (fo=0)                   0.000     0.000    din[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  din_IBUF[3]_inst/O
                         net (fo=4, routed)           0.432     0.649    din_IBUF[3]
    SLICE_X0Y9           LUT4 (Prop_lut4_I3_O)        0.042     0.691 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.498     1.189    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.272     2.461 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.461    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.771ns  (logic 1.562ns (56.356%)  route 1.209ns (43.644%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  din_IBUF[0]_inst/O
                         net (fo=7, routed)           0.365     0.586    din_IBUF[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.048     0.634 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.844     1.478    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.293     2.771 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.771    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





