[{"schematic":[["jade/FA",[0,0,0]],["jade/FA",[-80,0,0]],["jade/FA",[-160,0,0]],["wire",[-32,32,0,0,8],{"signal":"S[0]"}],["wire",[-112,32,0,0,8],{"signal":"S[1]"}],["wire",[-192,32,0,0,8],{"signal":"S[2]"}],["wire",[-24,-32,0,0,-8],{"signal":"A[0]"}],["wire",[-40,-32,0,0,-8],{"signal":"B[0]"}],["wire",[-104,-32,0,0,-8],{"signal":"A[1]"}],["wire",[-184,-32,0,0,-8],{"signal":"A[2]"}],["wire",[-200,-32,0,0,-8],{"signal":"B[2]"}],["port",[-192,-64,1],{"signal":"B[2:0]"}],["port",[-112,-64,1],{"signal":"A[2:0]"}],["port",[-152,80,1],{"signal":"S[3:0]"}],["wire",[-232,0,0,-16,0]],["wire",[-248,0,0,0,40],{"signal":"S[3]"}],["wire",[-120,-32,0,0,-8],{"signal":"B[1]"}],["ground",[8,0,0]]],"test":[["test",".power Vdd=1\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n.group inputs B[2] B[1] B[0] A[2] A[1] A[0]\n.group outputs S[3] S[2] S[1] S[0]\n\n.cycle assert inputs tran 9n sample outputs tran 1n\n\n000 000 LLLL\n000 001 LLLH\n000 010 LLHL\n000 011 LLHH\n000 100 LHLL\n000 101 LHLH\n000 110 LHHL\n000 111 LHHH\n\n001 000 LLLH\n001 001 LLHL\n001 010 LLHH\n001 011 LHLL\n001 100 LHLH\n001 101 LHHL\n001 110 LHHH\n001 111 HLLL\n\n010 000 LLHL\n010 001 LLHH\n010 010 LHLL\n010 011 LHLH\n010 100 LHHL\n010 101 LHHH\n010 110 HLLL\n010 111 HLLH\n\n011 000 LLHH\n011 001 LHLL\n011 010 LHLH\n011 011 LHHL\n011 100 LHHH\n011 101 HLLL\n011 110 HLLH\n011 111 HLHL\n\n000 000 LLLL\n000 001 LLLH\n000 010 LLHL\n000 011 LLHH\n000 100 LHLL\n000 101 LHLH\n000 110 LHHL\n000 111 LHHH\n\n101 000 LHLH\n101 001 LHHL\n101 010 LHHH\n101 011 HLLL\n101 100 HLLH\n101 101 HLHL\n101 110 HLHH\n101 111 HHLL\n\n110 000 LHHL\n110 001 LHHH\n110 010 HLLL\n110 011 HLLH\n110 100 HLHL\n110 101 HLHH\n110 110 HHLL\n110 111 HHLH\n\n111 000 LHHH\n111 001 HLLL\n111 010 HLLH\n111 011 HLHL\n111 100 HLHH\n111 101 HHLL\n111 110 HHLH\n111 111 HHHL\n\n.plot S[3] S[2] S[1] S[0]\n"]]},{}]

