#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_009097f0 .scope module, "testBench" "testBench" 2 8;
 .timescale 0 0;
v0094bae0_0 .net "charRecieved", 0 0, v00905fb0_0;  1 drivers
v0094ba30_0 .net "clock", 0 0, v00905b90_0;  1 drivers
v0094b3a8_0 .net "data", 0 0, v00905d48_0;  1 drivers
v0094b560_0 .net "parallelOut", 7 0, L_0091b518;  1 drivers
S_00906580 .scope module, "aTester" "Tester" 2 14, 2 24 0, S_009097f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "parallelOut"
    .port_info 1 /INPUT 1 "charRecieved"
    .port_info 2 /OUTPUT 1 "data"
    .port_info 3 /OUTPUT 1 "clock"
P_0090b040 .param/l "stimDelay" 0 2 29, +C4<00000000000000000000000000000001>;
v00905be8_0 .net "charRecieved", 0 0, v00905fb0_0;  alias, 1 drivers
v00905b90_0 .var "clock", 0 0;
v00905d48_0 .var "data", 0 0;
v00905c40_0 .var/i "i", 31 0;
v00905cf0_0 .var/i "j", 31 0;
v00905c98_0 .net "parallelOut", 7 0, L_0091b518;  alias, 1 drivers
L_0094c040 .functor BUFT 1, C4<11110000>, C4<0>, C4<0>, C4<0>;
v00906060_0 .net "testChar", 0 7, L_0094c040;  1 drivers
S_00906650 .scope module, "si" "SerialInput" 2 13, 3 1 0, S_009097f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "parallelOut"
    .port_info 1 /OUTPUT 1 "charRecieved"
    .port_info 2 /INPUT 1 "data"
    .port_info 3 /INPUT 1 "clock"
L_0091b2d8 .functor AND 1, v00905fb0_0, L_0094b7c8, C4<1>, C4<1>;
L_0091b170 .functor NOT 1, v0094b2a0_0, C4<0>, C4<0>, C4<0>;
L_0091b6c8 .functor OR 1, L_0091b170, v00905fb0_0, C4<0>, C4<0>;
L_0091b7a0 .functor NOT 1, v0094b2a0_0, C4<0>, C4<0>, C4<0>;
L_0091b5f0 .functor NOT 1, v00905fb0_0, C4<0>, C4<0>, C4<0>;
L_0094c018 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0094b770_0 .net/2u *"_s0", 3 0, L_0094c018;  1 drivers
v0094b1f0_0 .net *"_s2", 0 0, L_0094b7c8;  1 drivers
v0094b350_0 .net *"_s6", 0 0, L_0091b170;  1 drivers
v0094b878_0 .net "bicClock", 0 0, v00905f00_0;  1 drivers
v0094b4b0_0 .net "charRecieved", 0 0, v00905fb0_0;  alias, 1 drivers
v0094b980_0 .net "clock", 0 0, v00905b90_0;  alias, 1 drivers
v0094b508_0 .net "counter4", 3 0, v0094b140_0;  1 drivers
v0094b9d8_0 .net "data", 0 0, v00905d48_0;  alias, 1 drivers
v0094b6c0_0 .net "identifer", 3 0, v00905ae0_0;  1 drivers
v0094b718_0 .net "parallelOut", 7 0, L_0091b518;  alias, 1 drivers
v0094b198_0 .net "srClock", 0 0, v0094b2f8_0;  1 drivers
v0094b928_0 .net "writingChar", 0 0, v0094b2a0_0;  1 drivers
L_0094b7c8 .cmp/eq 4, v0094b140_0, L_0094c018;
S_009164f8 .scope module, "bic" "BitIdentifierCount" 3 14, 4 1 0, S_00906650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "done"
    .port_info 1 /OUTPUT 4 "identifer"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "bscClock"
v00905df8_0 .net "bscClock", 0 0, v00905f00_0;  alias, 1 drivers
v00905fb0_0 .var "done", 0 0;
v00905ae0_0 .var "identifer", 3 0;
v00905ea8_0 .net "reset", 0 0, L_0091b7a0;  1 drivers
E_0090af28 .event posedge, v00905ea8_0, v00905df8_0;
S_009165c8 .scope module, "bsc" "BitSampleCount" 3 12, 5 1 0, S_00906650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "srClock"
    .port_info 1 /OUTPUT 1 "bicClock"
    .port_info 2 /INPUT 1 "resetBSC"
    .port_info 3 /INPUT 1 "clock"
v00905f00_0 .var "bicClock", 0 0;
v00906008_0 .net "clock", 0 0, v00905b90_0;  alias, 1 drivers
v00905a88_0 .net "counterOut", 3 0, v00905a30_0;  1 drivers
v0094b400_0 .net "resetBSC", 0 0, L_0091b6c8;  1 drivers
v0094b2f8_0 .var "srClock", 0 0;
S_008de168 .scope module, "counter" "Counter4" 5 8, 6 1 0, S_009165c8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
v009059d8_0 .net "clk", 0 0, v00905b90_0;  alias, 1 drivers
v00905a30_0 .var "q", 3 0;
v00905f58_0 .net "rst", 0 0, L_0091b6c8;  alias, 1 drivers
E_0090b018 .event posedge, v00905f58_0, v00905b90_0;
S_008de238 .scope module, "c4" "Counter4" 3 16, 6 1 0, S_00906650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
v0094b5b8_0 .net "clk", 0 0, v00905b90_0;  alias, 1 drivers
v0094b140_0 .var "q", 3 0;
v0094b038_0 .net "rst", 0 0, L_0091b5f0;  1 drivers
E_0090afc8 .event posedge, v0094b038_0, v00905b90_0;
S_009173e8 .scope module, "sbr" "shiftBufferReceive" 3 13, 7 1 0, S_00906650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "dataIn"
    .port_info 1 /INPUT 1 "SRclock"
    .port_info 2 /OUTPUT 8 "dataBus"
L_0091b518 .functor BUFZ 8, v0094b668_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0094b610_0 .net "SRclock", 0 0, v0094b2f8_0;  alias, 1 drivers
v0094b8d0_0 .net "dataBus", 7 0, L_0091b518;  alias, 1 drivers
v0094b090_0 .net "dataIn", 0 0, v00905d48_0;  alias, 1 drivers
v0094b668_0 .var "temp", 7 0;
E_0090b0b8 .event posedge, v0094b2f8_0;
S_009174b8 .scope module, "startDetect" "StartBitDetect" 3 11, 8 1 0, S_00906650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "writingChar"
    .port_info 1 /INPUT 1 "data"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "clock"
v0094b248_0 .net "clock", 0 0, v00905b90_0;  alias, 1 drivers
v0094b0e8_0 .net "data", 0 0, v00905d48_0;  alias, 1 drivers
v0094b458_0 .net "reset", 0 0, L_0091b2d8;  1 drivers
v0094b2a0_0 .var "writingChar", 0 0;
E_0090ae38 .event posedge, v00905b90_0;
    .scope S_009174b8;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0094b2a0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_009174b8;
T_1 ;
    %wait E_0090ae38;
    %load/vec4 v0094b458_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0094b2a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0094b2a0_0;
    %inv;
    %load/vec4 v0094b0e8_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0094b2a0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_008de168;
T_2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00905a30_0, 0, 4;
    %end;
    .thread T_2;
    .scope S_008de168;
T_3 ;
    %wait E_0090b018;
    %load/vec4 v00905f58_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00905a30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00905a30_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v00905a30_0;
    %addi 1, 0, 4;
    %assign/vec4 v00905a30_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00905a30_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_009165c8;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0094b2f8_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_009165c8;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00905f00_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_009165c8;
T_6 ;
    %wait E_0090b018;
    %load/vec4 v0094b400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00905f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0094b2f8_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00905a88_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00905f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0094b2f8_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v00905a88_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00905f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0094b2f8_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00905f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0094b2f8_0, 0;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_009173e8;
T_7 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0094b668_0, 0, 8;
    %end;
    .thread T_7;
    .scope S_009173e8;
T_8 ;
    %wait E_0090b0b8;
    %load/vec4 v0094b668_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0094b668_0, 0, 8;
    %load/vec4 v0094b090_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0094b668_0, 4, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_009164f8;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00905fb0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_009164f8;
T_10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00905ae0_0, 0, 4;
    %end;
    .thread T_10;
    .scope S_009164f8;
T_11 ;
    %wait E_0090af28;
    %load/vec4 v00905ea8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00905ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00905fb0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00905ae0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00905ae0_0, 0;
    %load/vec4 v00905ae0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00905fb0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00905fb0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_008de238;
T_12 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0094b140_0, 0, 4;
    %end;
    .thread T_12;
    .scope S_008de238;
T_13 ;
    %wait E_0090afc8;
    %load/vec4 v0094b038_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0094b140_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0094b140_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0094b140_0;
    %addi 1, 0, 4;
    %assign/vec4 v0094b140_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0094b140_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00906580;
T_14 ;
    %vpi_call 2 35 "$display", "\011\011 clk \011 data \011 charRecieved \011 \011 parallelOut" {0 0 0};
    %vpi_call 2 36 "$monitor", "\011\011 %b\011 %b \011 %b \011 %b \011 %b", v00905b90_0, v00905d48_0, v00905be8_0, v00905c98_0, $time {0 0 0};
    %end;
    .thread T_14;
    .scope S_00906580;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00905b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00905d48_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00905c40_0, 0, 32;
T_15.0 ;
    %load/vec4 v00905c40_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_15.1, 5;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00905b90_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00905b90_0, 0, 1;
    %load/vec4 v00905c40_0;
    %addi 1, 0, 32;
    %store/vec4 v00905c40_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00905d48_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00905b90_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00905b90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00905cf0_0, 0, 32;
T_15.2 ;
    %load/vec4 v00905cf0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_15.3, 5;
    %load/vec4 v00906060_0;
    %pushi/vec4 7, 0, 34;
    %load/vec4 v00905cf0_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %store/vec4 v00905d48_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00905c40_0, 0, 32;
T_15.4 ;
    %load/vec4 v00905c40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_15.5, 5;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00905b90_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00905b90_0, 0, 1;
    %load/vec4 v00905c40_0;
    %addi 1, 0, 32;
    %store/vec4 v00905c40_0, 0, 32;
    %jmp T_15.4;
T_15.5 ;
    %load/vec4 v00905cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v00905cf0_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00905d48_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00905c40_0, 0, 32;
T_15.6 ;
    %load/vec4 v00905c40_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_15.7, 5;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00905b90_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00905b90_0, 0, 1;
    %load/vec4 v00905c40_0;
    %addi 1, 0, 32;
    %store/vec4 v00905c40_0, 0, 32;
    %jmp T_15.6;
T_15.7 ;
    %delay 2, 0;
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_009097f0;
T_16 ;
    %vpi_call 2 19 "$dumpfile", "vvp/serialinput.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000001, S_00906650 {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "SerialInput_Test.v";
    "./../SerialInput.sv";
    "./../BitIdentifierCount.sv";
    "./../BitSampleCount.sv";
    "./../Counter4.sv";
    "./../ShiftBufferReceive.sv";
    "./../StartBitDetect.sv";
