// Seed: 2633527561
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = id_4;
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1
    , id_4,
    output wand id_2
);
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  tri0 id_3 = id_3;
  final begin : LABEL_0
    assume #1  (1 <= id_1)
    else $display(1 == 1, 1 == 1, id_1);
  end
  assign id_3 = 1;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3
  );
  wire id_5;
  supply1 id_6 = id_1;
endmodule
