

================================================================
== Vivado HLS Report for 'subconv_3x3_16_no_re'
================================================================
* Date:           Sun Dec 16 04:35:53 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       optimize_conv1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  467761|  467761|  467761|  467761|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  467760|  467760|     19490|          -|          -|    24|    no    |
        | + Loop 1.1              |   19488|   19488|      1218|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1          |    1216|    1216|        76|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1      |      72|      72|        24|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      21|      21|         7|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|     704|    490|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     150|     45|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    128|
|Register         |        -|      -|     227|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    1081|    663|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       1|      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+-----+----+
    |          Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +----------------------------+----------------------+---------+-------+-----+----+
    |ShuffleNetV2_mux_jbC_x_U94  |ShuffleNetV2_mux_jbC  |        0|      0|  150|  45|
    +----------------------------+----------------------+---------+-------+-----+----+
    |Total                       |                      |        0|      0|  150|  45|
    +----------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+----+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |p_Val2_6_fu_665_p2              |     *    |      0|   0|  62|           8|           8|
    |co_6_fu_332_p2                  |     +    |      0|  20|  10|           5|           1|
    |h_6_fu_490_p2                   |     +    |      0|  20|  10|           5|           1|
    |m_6_fu_502_p2                   |     +    |      0|  11|   8|           2|           1|
    |n_6_fu_582_p2                   |     +    |      0|  11|   8|           2|           1|
    |p_Val2_47_fu_895_p2             |     +    |      0|  32|  14|           9|           9|
    |p_Val2_50_fu_691_p2             |     +    |      0|  53|  21|          16|          16|
    |p_Val2_52_fu_725_p2             |     +    |      0|  29|  13|           8|           8|
    |result_V_fu_909_p2              |     +    |      0|  29|  13|           8|           8|
    |tmp2_fu_517_p2                  |     +    |      0|  11|   8|           2|           2|
    |tmp3_fu_602_p2                  |     +    |      0|  11|   8|           2|           2|
    |tmp_103_fu_527_p2               |     +    |      0|  20|  10|           5|           5|
    |tmp_106_fu_612_p2               |     +    |      0|  20|  10|           5|           5|
    |tmp_162_fu_393_p2               |     +    |      0|  35|  15|          10|          10|
    |tmp_166_fu_437_p2               |     +    |      0|  26|  12|           7|           7|
    |tmp_167_fu_453_p2               |     +    |      0|  35|  15|          10|          10|
    |tmp_169_fu_478_p2               |     +    |      0|  47|  19|          14|          14|
    |tmp_170_fu_974_p2               |     +    |      0|  47|  19|          14|          14|
    |tmp_171_fu_512_p2               |     +    |      0|  32|  14|           9|           9|
    |tmp_174_fu_537_p2               |     +    |      0|  26|  12|           7|           7|
    |tmp_176_fu_570_p2               |     +    |      0|  38|  16|          11|          11|
    |tmp_177_fu_592_p2               |     +    |      0|  32|  14|           9|           9|
    |tmp_178_fu_622_p2               |     +    |      0|  38|  16|          11|          11|
    |w_6_fu_984_p2                   |     +    |      0|  20|  10|           5|           1|
    |tmp_159_fu_359_p2               |     -    |      0|  29|  13|           8|           8|
    |tmp_173_fu_547_p2               |     -    |      0|  32|  14|           9|           9|
    |brmerge40_demorgan_i_fu_830_p2  |    and   |      0|   0|   2|           1|           1|
    |carry_fu_745_p2                 |    and   |      0|   0|   2|           1|           1|
    |overflow_fu_824_p2              |    and   |      0|   0|   2|           1|           1|
    |p_38_i_i_fu_803_p2              |    and   |      0|   0|   2|           1|           1|
    |p_41_i_i_fu_791_p2              |    and   |      0|   0|   2|           1|           1|
    |underflow_8_fu_928_p2           |    and   |      0|   0|   2|           1|           1|
    |underflow_fu_847_p2             |    and   |      0|   0|   2|           1|           1|
    |Range1_all_ones_fu_768_p2       |   icmp   |      0|   0|   1|           2|           2|
    |Range1_all_zeros_fu_773_p2      |   icmp   |      0|   0|   1|           2|           1|
    |exitcond5_fu_326_p2             |   icmp   |      0|   0|   2|           5|           5|
    |exitcond6_fu_443_p2             |   icmp   |      0|   0|   2|           5|           5|
    |exitcond7_fu_484_p2             |   icmp   |      0|   0|   2|           5|           5|
    |exitcond8_fu_496_p2             |   icmp   |      0|   0|   1|           2|           2|
    |exitcond_fu_576_p2              |   icmp   |      0|   0|   1|           2|           2|
    |brmerge9_fu_942_p2              |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i6_fu_814_p2          |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i_i_fu_852_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp4_demorgan_fu_835_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp5_fu_858_p2                  |    or    |      0|   0|   2|           1|           1|
    |underflow_not_fu_862_p2         |    or    |      0|   0|   2|           1|           1|
    |deleted_ones_fu_796_p3          |  select  |      0|   0|   2|           1|           1|
    |deleted_zeros_fu_778_p3         |  select  |      0|   0|   2|           1|           1|
    |output_V_d0                     |  select  |      0|   0|   8|           1|           8|
    |p_Val2_48_mux_fu_867_p3         |  select  |      0|   0|   8|           1|           7|
    |p_Val2_s_61_fu_873_p3           |  select  |      0|   0|   9|           1|           9|
    |p_result_V_fu_954_p3            |  select  |      0|   0|   9|           1|           9|
    |result_V_mux_fu_947_p3          |  select  |      0|   0|   8|           1|           7|
    |sum_V_fu_879_p3                 |  select  |      0|   0|   8|           1|           8|
    |brmerge_i_i_fu_933_p2           |    xor   |      0|   0|   2|           1|           1|
    |isneg_not_fu_937_p2             |    xor   |      0|   0|   2|           1|           2|
    |p_not_i_i_fu_808_p2             |    xor   |      0|   0|   2|           1|           2|
    |tmp4_fu_841_p2                  |    xor   |      0|   0|   2|           1|           2|
    |tmp_100_fu_923_p2               |    xor   |      0|   0|   2|           1|           2|
    |tmp_111_fu_739_p2               |    xor   |      0|   0|   2|           1|           2|
    |tmp_113_fu_785_p2               |    xor   |      0|   0|   2|           1|           2|
    |tmp_114_fu_819_p2               |    xor   |      0|   0|   2|           1|           2|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |Total                           |          |      0| 704| 490|         253|         287|
    +--------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         16|    1|         16|
    |co_reg_245         |   9|          2|    5|         10|
    |h_reg_256          |   9|          2|    5|         10|
    |m_reg_292          |   9|          2|    2|          4|
    |n_reg_315          |   9|          2|    2|          4|
    |p_Val2_49_reg_303  |   9|          2|    8|         16|
    |p_Val2_s_reg_280   |   9|          2|    8|         16|
    |w_reg_268          |   9|          2|    5|         10|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 128|         30|   36|         86|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  15|   0|   15|          0|
    |bias_V_addr_reg_1018           |   5|   0|    5|          0|
    |brmerge40_demorgan_i_reg_1194  |   1|   0|    1|          0|
    |brmerge_i_i_i_reg_1204         |   1|   0|    1|          0|
    |carry_reg_1171                 |   1|   0|    1|          0|
    |co_6_reg_993                   |   5|   0|    5|          0|
    |co_reg_245                     |   5|   0|    5|          0|
    |h_reg_256                      |   5|   0|    5|          0|
    |isneg_reg_1214                 |   1|   0|    1|          0|
    |m_6_reg_1042                   |   2|   0|    2|          0|
    |m_reg_292                      |   2|   0|    2|          0|
    |n_6_reg_1072                   |   2|   0|    2|          0|
    |n_reg_315                      |   2|   0|    2|          0|
    |newsignbit_8_reg_1227          |   1|   0|    1|          0|
    |newsignbit_reg_1165            |   1|   0|    1|          0|
    |p_38_i_i_reg_1184              |   1|   0|    1|          0|
    |p_Val2_49_reg_303              |   8|   0|    8|          0|
    |p_Val2_50_reg_1147             |  16|   0|   16|          0|
    |p_Val2_52_reg_1159             |   8|   0|    8|          0|
    |p_Val2_6_reg_1137              |  16|   0|   16|          0|
    |p_Val2_s_reg_280               |   8|   0|    8|          0|
    |result_V_reg_1221              |   8|   0|    8|          0|
    |signbit_reg_1152               |   1|   0|    1|          0|
    |tmp_108_reg_1132               |   8|   0|    8|          0|
    |tmp_112_reg_1178               |   2|   0|    2|          0|
    |tmp_114_reg_1189               |   1|   0|    1|          0|
    |tmp_162_reg_1003               |   9|   0|   10|          1|
    |tmp_164_reg_1008               |   3|   0|    3|          0|
    |tmp_166_reg_1013               |   6|   0|    7|          1|
    |tmp_169_reg_1026               |  13|   0|   14|          1|
    |tmp_171_reg_1047               |   9|   0|    9|          0|
    |tmp_173_reg_1059               |   9|   0|    9|          0|
    |tmp_174_reg_1053               |   7|   0|    7|          0|
    |tmp_175_cast_reg_998           |   9|   0|    9|          0|
    |tmp_176_reg_1064               |  10|   0|   11|          1|
    |tmp_178_reg_1082               |  11|   0|   11|          0|
    |tmp_180_reg_1142               |   1|   0|    1|          0|
    |underflow_reg_1199             |   1|   0|    1|          0|
    |w_reg_268                      |   5|   0|    5|          0|
    |weight_V_load_reg_1127         |   8|   0|    8|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 227|   0|  231|          4|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |  subconv_3x3_16_no_re  | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |  subconv_3x3_16_no_re  | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |  subconv_3x3_16_no_re  | return value |
|ap_done                          | out |    1| ap_ctrl_hs |  subconv_3x3_16_no_re  | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |  subconv_3x3_16_no_re  | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |  subconv_3x3_16_no_re  | return value |
|weight_V_address0                | out |    8|  ap_memory |        weight_V        |     array    |
|weight_V_ce0                     | out |    1|  ap_memory |        weight_V        |     array    |
|weight_V_q0                      |  in |    8|  ap_memory |        weight_V        |     array    |
|bias_V_address0                  | out |    5|  ap_memory |         bias_V         |     array    |
|bias_V_ce0                       | out |    1|  ap_memory |         bias_V         |     array    |
|bias_V_q0                        |  in |    8|  ap_memory |         bias_V         |     array    |
|output_V_address0                | out |   13|  ap_memory |        output_V        |     array    |
|output_V_ce0                     | out |    1|  ap_memory |        output_V        |     array    |
|output_V_we0                     | out |    1|  ap_memory |        output_V        |     array    |
|output_V_d0                      | out |    8|  ap_memory |        output_V        |     array    |
|buffer1_1_24_16x16_p_7_address0  | out |   10|  ap_memory | buffer1_1_24_16x16_p_7 |     array    |
|buffer1_1_24_16x16_p_7_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_7 |     array    |
|buffer1_1_24_16x16_p_7_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_7 |     array    |
|buffer1_1_24_16x16_p_6_address0  | out |   10|  ap_memory | buffer1_1_24_16x16_p_6 |     array    |
|buffer1_1_24_16x16_p_6_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_6 |     array    |
|buffer1_1_24_16x16_p_6_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_6 |     array    |
|buffer1_1_24_16x16_p_5_address0  | out |   10|  ap_memory | buffer1_1_24_16x16_p_5 |     array    |
|buffer1_1_24_16x16_p_5_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_5 |     array    |
|buffer1_1_24_16x16_p_5_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_5 |     array    |
|buffer1_1_24_16x16_p_4_address0  | out |   10|  ap_memory | buffer1_1_24_16x16_p_4 |     array    |
|buffer1_1_24_16x16_p_4_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_4 |     array    |
|buffer1_1_24_16x16_p_4_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_4 |     array    |
|buffer1_1_24_16x16_p_3_address0  | out |   10|  ap_memory | buffer1_1_24_16x16_p_3 |     array    |
|buffer1_1_24_16x16_p_3_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_3 |     array    |
|buffer1_1_24_16x16_p_3_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_3 |     array    |
|buffer1_1_24_16x16_p_2_address0  | out |   10|  ap_memory | buffer1_1_24_16x16_p_2 |     array    |
|buffer1_1_24_16x16_p_2_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_2 |     array    |
|buffer1_1_24_16x16_p_2_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_2 |     array    |
|buffer1_1_24_16x16_p_1_address0  | out |   10|  ap_memory | buffer1_1_24_16x16_p_1 |     array    |
|buffer1_1_24_16x16_p_1_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_1 |     array    |
|buffer1_1_24_16x16_p_1_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_1 |     array    |
|buffer1_1_24_16x16_p_address0    | out |   10|  ap_memory |  buffer1_1_24_16x16_p  |     array    |
|buffer1_1_24_16x16_p_ce0         | out |    1|  ap_memory |  buffer1_1_24_16x16_p  |     array    |
|buffer1_1_24_16x16_p_q0          |  in |    8|  ap_memory |  buffer1_1_24_16x16_p  |     array    |
+---------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
3 --> 
	4  / (!exitcond6)
	2  / (exitcond6)
4 --> 
	5  / (!exitcond7)
	3  / (exitcond7)
5 --> 
	6  / (!exitcond8)
	14  / (exitcond8)
6 --> 
	7  / true
7 --> 
	8  / (!exitcond)
	5  / (exitcond)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	7  / true
14 --> 
	15  / true
15 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_16 (12)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:239
:0  br label %.loopexit


 <State 2>: 3.31ns
ST_2: co (14)  [1/1] 0.00ns
.loopexit:0  %co = phi i5 [ 0, %0 ], [ %co_6, %.loopexit.loopexit ]

ST_2: exitcond5 (15)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:239
.loopexit:1  %exitcond5 = icmp eq i5 %co, -8

ST_2: empty (16)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_2: co_6 (17)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:239
.loopexit:3  %co_6 = add i5 %co, 1

ST_2: StgValue_21 (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:239
.loopexit:4  br i1 %exitcond5, label %2, label %.preheader47.preheader

ST_2: tmp (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245
.preheader47.preheader:0  %tmp = zext i5 %co to i64

ST_2: tmp_cast (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:239
.preheader47.preheader:1  %tmp_cast = zext i5 %co to i8

ST_2: tmp_s (22)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:239
.preheader47.preheader:2  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co, i2 0)

ST_2: p_shl4_cast (23)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245
.preheader47.preheader:3  %p_shl4_cast = zext i7 %tmp_s to i8

ST_2: tmp_159 (24)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:245
.preheader47.preheader:4  %tmp_159 = sub i8 %p_shl4_cast, %tmp_cast

ST_2: tmp_175_cast (25)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245
.preheader47.preheader:5  %tmp_175_cast = sext i8 %tmp_159 to i9

ST_2: tmp_160 (26)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:239
.preheader47.preheader:6  %tmp_160 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co, i4 0)

ST_2: p_shl2_cast (27)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:239
.preheader47.preheader:7  %p_shl2_cast = zext i9 %tmp_160 to i10

ST_2: tmp_161 (28)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:239
.preheader47.preheader:8  %tmp_161 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co, i1 false)

ST_2: p_shl3_cast (29)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:249
.preheader47.preheader:9  %p_shl3_cast = zext i6 %tmp_161 to i10

ST_2: tmp_162 (30)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:249
.preheader47.preheader:10  %tmp_162 = add i10 %p_shl2_cast, %p_shl3_cast

ST_2: tmp_164 (31)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:239
.preheader47.preheader:11  %tmp_164 = trunc i5 %co to i3

ST_2: newIndex (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:239
.preheader47.preheader:12  %newIndex = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %co, i32 3, i32 4)

ST_2: tmp_163 (33)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:239
.preheader47.preheader:13  %tmp_163 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %newIndex, i4 0)

ST_2: p_shl_cast (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:239
.preheader47.preheader:14  %p_shl_cast = zext i6 %tmp_163 to i7

ST_2: tmp_165 (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:239
.preheader47.preheader:15  %tmp_165 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %newIndex, i1 false)

ST_2: p_shl1_cast (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:239
.preheader47.preheader:16  %p_shl1_cast = zext i3 %tmp_165 to i7

ST_2: tmp_166 (37)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:239
.preheader47.preheader:17  %tmp_166 = add i7 %p_shl_cast, %p_shl1_cast

ST_2: bias_V_addr (38)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:248
.preheader47.preheader:18  %bias_V_addr = getelementptr [24 x i8]* %bias_V, i64 0, i64 %tmp

ST_2: StgValue_41 (39)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:240
.preheader47.preheader:19  br label %.preheader47

ST_2: StgValue_42 (188)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:253
:0  ret void


 <State 3>: 4.67ns
ST_3: h (41)  [1/1] 0.00ns
.preheader47:0  %h = phi i5 [ %h_6, %1 ], [ 1, %.preheader47.preheader ]

ST_3: exitcond6 (42)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:240
.preheader47:1  %exitcond6 = icmp eq i5 %h, -15

ST_3: empty_56 (43)  [1/1] 0.00ns
.preheader47:2  %empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_3: StgValue_46 (44)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:240
.preheader47:3  br i1 %exitcond6, label %.loopexit.loopexit, label %.preheader46.preheader

ST_3: tmp_cast_57 (46)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:249
.preheader46.preheader:0  %tmp_cast_57 = zext i5 %h to i10

ST_3: tmp_167 (47)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:249
.preheader46.preheader:1  %tmp_167 = add i10 %tmp_cast_57, %tmp_162

ST_3: p_shl5_cast (48)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:249
.preheader46.preheader:2  %p_shl5_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_167, i4 0)

ST_3: tmp_168 (49)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:249
.preheader46.preheader:3  %tmp_168 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_167, i1 false)

ST_3: p_shl6_cast (50)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:249
.preheader46.preheader:4  %p_shl6_cast = zext i11 %tmp_168 to i14

ST_3: tmp_169 (51)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:249
.preheader46.preheader:5  %tmp_169 = add i14 %p_shl5_cast, %p_shl6_cast

ST_3: StgValue_53 (52)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:241
.preheader46.preheader:6  br label %.preheader46

ST_3: StgValue_54 (186)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.31ns
ST_4: w (54)  [1/1] 0.00ns
.preheader46:0  %w = phi i5 [ %w_6, %_ifconv1 ], [ 1, %.preheader46.preheader ]

ST_4: exitcond7 (55)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:241
.preheader46:1  %exitcond7 = icmp eq i5 %w, -15

ST_4: empty_58 (56)  [1/1] 0.00ns
.preheader46:2  %empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: StgValue_58 (57)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:241
.preheader46:3  br i1 %exitcond7, label %1, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader

ST_4: StgValue_59 (59)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:243
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i

ST_4: h_6 (183)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:240
:0  %h_6 = add i5 %h, 1

ST_4: StgValue_61 (184)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:240
:1  br label %.preheader47


 <State 5>: 6.82ns
ST_5: p_Val2_s (61)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  %p_Val2_s = phi i8 [ %p_Val2_49, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit ], [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader ]

ST_5: m (62)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:1  %m = phi i2 [ %m_6, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit ], [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader ]

ST_5: exitcond8 (63)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:243
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:2  %exitcond8 = icmp eq i2 %m, -1

ST_5: empty_59 (64)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:3  %empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_6 (65)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:243
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:4  %m_6 = add i2 %m, 1

ST_5: StgValue_67 (66)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:243
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:5  br i1 %exitcond8, label %_ifconv1, label %.preheader.preheader

ST_5: tmp_102_cast (68)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245
.preheader.preheader:0  %tmp_102_cast = zext i2 %m to i9

ST_5: tmp_171 (69)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:245
.preheader.preheader:1  %tmp_171 = add i9 %tmp_175_cast, %tmp_102_cast

ST_5: tmp2 (72)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:245
.preheader.preheader:4  %tmp2 = add i2 -1, %m

ST_5: tmp2_cast (73)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245
.preheader.preheader:5  %tmp2_cast = sext i2 %tmp2 to i5

ST_5: tmp_103 (74)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:245
.preheader.preheader:6  %tmp_103 = add i5 %h, %tmp2_cast

ST_5: tmp_104_cast (75)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245
.preheader.preheader:7  %tmp_104_cast = zext i5 %tmp_103 to i7

ST_5: tmp_174 (76)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:239
.preheader.preheader:8  %tmp_174 = add i7 %tmp_166, %tmp_104_cast

ST_5: p_Val2_46 (161)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:248
_ifconv1:1  %p_Val2_46 = load i8* %bias_V_addr, align 1


 <State 6>: 2.33ns
ST_6: tmp_172 (70)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245 (grouped into LUT with out node tmp_173)
.preheader.preheader:2  %tmp_172 = shl i9 %tmp_171, 2

ST_6: tmp_173 (71)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:245 (out node of the LUT)
.preheader.preheader:3  %tmp_173 = sub i9 %tmp_172, %tmp_171

ST_6: p_shl7_cast (77)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:239
.preheader.preheader:9  %p_shl7_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_174, i4 0)

ST_6: tmp_175 (78)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:239
.preheader.preheader:10  %tmp_175 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_174, i1 false)

ST_6: p_shl8_cast (79)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:239
.preheader.preheader:11  %p_shl8_cast = zext i8 %tmp_175 to i11

ST_6: tmp_176 (80)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:239
.preheader.preheader:12  %tmp_176 = add i11 %p_shl8_cast, %p_shl7_cast

ST_6: StgValue_82 (81)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:244
.preheader.preheader:13  br label %.preheader


 <State 7>: 6.83ns
ST_7: p_Val2_49 (83)  [1/1] 0.00ns
.preheader:0  %p_Val2_49 = phi i8 [ %p_Val2_s, %.preheader.preheader ], [ %sum_V, %_ifconv ]

ST_7: n (84)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ 0, %.preheader.preheader ], [ %n_6, %_ifconv ]

ST_7: exitcond (85)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:244
.preheader:2  %exitcond = icmp eq i2 %n, -1

ST_7: empty_60 (86)  [1/1] 0.00ns
.preheader:3  %empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_7: n_6 (87)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:244
.preheader:4  %n_6 = add i2 %n, 1

ST_7: StgValue_88 (88)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:244
.preheader:5  br i1 %exitcond, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit, label %_ifconv

ST_7: tmp_105_cast (90)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:0  %tmp_105_cast = zext i2 %n to i9

ST_7: tmp_177 (91)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:1  %tmp_177 = add i9 %tmp_105_cast, %tmp_173

ST_7: tmp_194_cast (92)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:2  %tmp_194_cast = zext i9 %tmp_177 to i64

ST_7: weight_V_addr (93)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:3  %weight_V_addr = getelementptr [216 x i8]* %weight_V, i64 0, i64 %tmp_194_cast

ST_7: tmp3 (94)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:4  %tmp3 = add i2 %n, -1

ST_7: tmp3_cast (95)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:5  %tmp3_cast = sext i2 %tmp3 to i5

ST_7: tmp_106 (96)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:6  %tmp_106 = add i5 %tmp3_cast, %w

ST_7: tmp_107_cast (97)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:7  %tmp_107_cast = zext i5 %tmp_106 to i11

ST_7: tmp_178 (98)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:8  %tmp_178 = add i11 %tmp_107_cast, %tmp_176

ST_7: weight_V_load (108)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:18  %weight_V_load = load i8* %weight_V_addr, align 1

ST_7: StgValue_99 (158)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i


 <State 8>: 3.25ns
ST_8: tmp_195_cast (99)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:9  %tmp_195_cast = zext i11 %tmp_178 to i64

ST_8: buffer1_1_24_16x16_p (100)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:10  %buffer1_1_24_16x16_p = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_5, i64 0, i64 %tmp_195_cast

ST_8: buffer1_1_24_16x16_p_9 (101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:11  %buffer1_1_24_16x16_p_9 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_3, i64 0, i64 %tmp_195_cast

ST_8: buffer1_1_24_16x16_p_10 (102)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:12  %buffer1_1_24_16x16_p_10 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_6, i64 0, i64 %tmp_195_cast

ST_8: buffer1_1_24_16x16_p_11 (103)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:13  %buffer1_1_24_16x16_p_11 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_2, i64 0, i64 %tmp_195_cast

ST_8: buffer1_1_24_16x16_p_12 (104)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:14  %buffer1_1_24_16x16_p_12 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_1, i64 0, i64 %tmp_195_cast

ST_8: buffer1_1_24_16x16_p_13 (105)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:15  %buffer1_1_24_16x16_p_13 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_4, i64 0, i64 %tmp_195_cast

ST_8: buffer1_1_24_16x16_p_14 (106)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:16  %buffer1_1_24_16x16_p_14 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p, i64 0, i64 %tmp_195_cast

ST_8: buffer1_1_24_16x16_p_15 (107)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:17  %buffer1_1_24_16x16_p_15 = getelementptr [972 x i8]* @buffer1_1_24_16x16_p_7, i64 0, i64 %tmp_195_cast

ST_8: weight_V_load (108)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:18  %weight_V_load = load i8* %weight_V_addr, align 1

ST_8: buffer1_1_24_16x16_p_16 (110)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:20  %buffer1_1_24_16x16_p_16 = load i8* %buffer1_1_24_16x16_p_15, align 1

ST_8: buffer1_1_24_16x16_p_17 (111)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:21  %buffer1_1_24_16x16_p_17 = load i8* %buffer1_1_24_16x16_p_10, align 1

ST_8: buffer1_1_24_16x16_p_18 (112)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:22  %buffer1_1_24_16x16_p_18 = load i8* %buffer1_1_24_16x16_p, align 1

ST_8: buffer1_1_24_16x16_p_19 (113)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:23  %buffer1_1_24_16x16_p_19 = load i8* %buffer1_1_24_16x16_p_13, align 1

ST_8: buffer1_1_24_16x16_p_20 (114)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:24  %buffer1_1_24_16x16_p_20 = load i8* %buffer1_1_24_16x16_p_9, align 1

ST_8: buffer1_1_24_16x16_p_21 (115)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:25  %buffer1_1_24_16x16_p_21 = load i8* %buffer1_1_24_16x16_p_11, align 1

ST_8: buffer1_1_24_16x16_p_22 (116)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:26  %buffer1_1_24_16x16_p_22 = load i8* %buffer1_1_24_16x16_p_12, align 1

ST_8: buffer1_1_24_16x16_p_23 (117)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:27  %buffer1_1_24_16x16_p_23 = load i8* %buffer1_1_24_16x16_p_14, align 1


 <State 9>: 5.73ns
ST_9: buffer1_1_24_16x16_p_16 (110)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:20  %buffer1_1_24_16x16_p_16 = load i8* %buffer1_1_24_16x16_p_15, align 1

ST_9: buffer1_1_24_16x16_p_17 (111)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:21  %buffer1_1_24_16x16_p_17 = load i8* %buffer1_1_24_16x16_p_10, align 1

ST_9: buffer1_1_24_16x16_p_18 (112)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:22  %buffer1_1_24_16x16_p_18 = load i8* %buffer1_1_24_16x16_p, align 1

ST_9: buffer1_1_24_16x16_p_19 (113)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:23  %buffer1_1_24_16x16_p_19 = load i8* %buffer1_1_24_16x16_p_13, align 1

ST_9: buffer1_1_24_16x16_p_20 (114)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:24  %buffer1_1_24_16x16_p_20 = load i8* %buffer1_1_24_16x16_p_9, align 1

ST_9: buffer1_1_24_16x16_p_21 (115)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:25  %buffer1_1_24_16x16_p_21 = load i8* %buffer1_1_24_16x16_p_11, align 1

ST_9: buffer1_1_24_16x16_p_22 (116)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:26  %buffer1_1_24_16x16_p_22 = load i8* %buffer1_1_24_16x16_p_12, align 1

ST_9: buffer1_1_24_16x16_p_23 (117)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:27  %buffer1_1_24_16x16_p_23 = load i8* %buffer1_1_24_16x16_p_14, align 1

ST_9: tmp_108 (118)  [1/1] 2.48ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:28  %tmp_108 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %buffer1_1_24_16x16_p_16, i8 %buffer1_1_24_16x16_p_17, i8 %buffer1_1_24_16x16_p_18, i8 %buffer1_1_24_16x16_p_19, i8 %buffer1_1_24_16x16_p_20, i8 %buffer1_1_24_16x16_p_21, i8 %buffer1_1_24_16x16_p_22, i8 %buffer1_1_24_16x16_p_23, i3 %tmp_164)


 <State 10>: 6.43ns
ST_10: OP1_V (109)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:19  %OP1_V = sext i8 %weight_V_load to i16

ST_10: OP2_V (119)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:29  %OP2_V = sext i8 %tmp_108 to i16

ST_10: p_Val2_6 (120)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:30  %p_Val2_6 = mul i16 %OP1_V, %OP2_V

ST_10: tmp_180 (126)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:36  %tmp_180 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_6, i32 5)


 <State 11>: 6.78ns
ST_11: tmp_109 (121)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:31  %tmp_109 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_49, i6 0)

ST_11: tmp_159_cast (122)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:32  %tmp_159_cast = sext i14 %tmp_109 to i16

ST_11: p_Val2_50 (123)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:33  %p_Val2_50 = add i16 %tmp_159_cast, %p_Val2_6

ST_11: signbit (124)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:34  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_50, i32 15)

ST_11: p_Val2_51 (125)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:35  %p_Val2_51 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_50, i32 6, i32 13)

ST_11: tmp_110 (127)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:37  %tmp_110 = zext i1 %tmp_180 to i8

ST_11: tmp_181 (128)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245 (grouped into LUT with out node carry)
_ifconv:38  %tmp_181 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_50, i32 13)

ST_11: p_Val2_52 (129)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:39  %p_Val2_52 = add i8 %p_Val2_51, %tmp_110

ST_11: newsignbit (130)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:40  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_52, i32 7)

ST_11: tmp_111 (131)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245 (grouped into LUT with out node carry)
_ifconv:41  %tmp_111 = xor i1 %newsignbit, true

ST_11: carry (132)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:245 (out node of the LUT)
_ifconv:42  %carry = and i1 %tmp_181, %tmp_111

ST_11: tmp_112 (134)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:44  %tmp_112 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_50, i32 14, i32 15)


 <State 12>: 8.28ns
ST_12: tmp_183 (133)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:43  %tmp_183 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_50, i32 14)

ST_12: Range1_all_ones (135)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:45  %Range1_all_ones = icmp eq i2 %tmp_112, -1

ST_12: Range1_all_zeros (136)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:46  %Range1_all_zeros = icmp eq i2 %tmp_112, 0

ST_12: deleted_zeros (137)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:47  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_12: tmp_113 (138)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:48  %tmp_113 = xor i1 %tmp_183, true

ST_12: p_41_i_i (139)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:49  %p_41_i_i = and i1 %signbit, %tmp_113

ST_12: deleted_ones (140)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:50  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_12: p_38_i_i (141)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:51  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_12: p_not_i_i (142)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:52  %p_not_i_i = xor i1 %deleted_zeros, true

ST_12: brmerge_i_i6 (143)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:53  %brmerge_i_i6 = or i1 %newsignbit, %p_not_i_i

ST_12: tmp_114 (144)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:245
_ifconv:54  %tmp_114 = xor i1 %signbit, true

ST_12: overflow (145)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:55  %overflow = and i1 %brmerge_i_i6, %tmp_114

ST_12: brmerge40_demorgan_i (146)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:245 (out node of the LUT)
_ifconv:56  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_12: tmp4_demorgan (147)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245 (grouped into LUT with out node underflow)
_ifconv:57  %tmp4_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_12: tmp4 (148)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245 (grouped into LUT with out node underflow)
_ifconv:58  %tmp4 = xor i1 %tmp4_demorgan, true

ST_12: underflow (149)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:245 (out node of the LUT)
_ifconv:59  %underflow = and i1 %signbit, %tmp4

ST_12: brmerge_i_i_i (150)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:245 (out node of the LUT)
_ifconv:60  %brmerge_i_i_i = or i1 %underflow, %overflow


 <State 13>: 4.14ns
ST_13: tmp5 (151)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245 (grouped into LUT with out node sum_V)
_ifconv:61  %tmp5 = or i1 %brmerge40_demorgan_i, %tmp_114

ST_13: underflow_not (152)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245 (grouped into LUT with out node sum_V)
_ifconv:62  %underflow_not = or i1 %tmp5, %p_38_i_i

ST_13: p_Val2_48_mux (153)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:245 (out node of the LUT)
_ifconv:63  %p_Val2_48_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_52

ST_13: p_Val2_s_61 (154)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:245 (grouped into LUT with out node sum_V)
_ifconv:64  %p_Val2_s_61 = select i1 %underflow, i8 -128, i8 %p_Val2_52

ST_13: sum_V (155)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:245 (out node of the LUT)
_ifconv:65  %sum_V = select i1 %underflow_not, i8 %p_Val2_48_mux, i8 %p_Val2_s_61

ST_13: StgValue_165 (156)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:244
_ifconv:66  br label %.preheader


 <State 14>: 4.64ns
ST_14: tmp_98 (160)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:248
_ifconv1:0  %tmp_98 = sext i8 %p_Val2_s to i9

ST_14: p_Val2_46 (161)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:248
_ifconv1:1  %p_Val2_46 = load i8* %bias_V_addr, align 1

ST_14: tmp_99 (162)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:248
_ifconv1:2  %tmp_99 = sext i8 %p_Val2_46 to i9

ST_14: p_Val2_47 (163)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:248
_ifconv1:3  %p_Val2_47 = add i9 %tmp_98, %tmp_99

ST_14: isneg (164)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:248
_ifconv1:4  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_47, i32 8)

ST_14: result_V (165)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:248
_ifconv1:5  %result_V = add i8 %p_Val2_s, %p_Val2_46

ST_14: newsignbit_8 (166)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:248
_ifconv1:6  %newsignbit_8 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)


 <State 15>: 7.39ns
ST_15: tmp_100 (167)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:248 (grouped into LUT with out node p_result_V)
_ifconv1:7  %tmp_100 = xor i1 %newsignbit_8, true

ST_15: underflow_8 (168)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:248 (grouped into LUT with out node p_result_V)
_ifconv1:8  %underflow_8 = and i1 %isneg, %tmp_100

ST_15: brmerge_i_i (169)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:248 (grouped into LUT with out node result_1)
_ifconv1:9  %brmerge_i_i = xor i1 %isneg, %newsignbit_8

ST_15: isneg_not (170)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:248 (grouped into LUT with out node result_1)
_ifconv1:10  %isneg_not = xor i1 %isneg, true

ST_15: brmerge9 (171)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:248 (grouped into LUT with out node result_1)
_ifconv1:11  %brmerge9 = or i1 %newsignbit_8, %isneg_not

ST_15: result_V_mux (172)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:248 (grouped into LUT with out node result_1)
_ifconv1:12  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

ST_15: p_result_V (173)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:248 (out node of the LUT)
_ifconv1:13  %p_result_V = select i1 %underflow_8, i8 -128, i8 %result_V

ST_15: result_1 (174)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:248 (out node of the LUT)
_ifconv1:14  %result_1 = select i1 %brmerge9, i8 %result_V_mux, i8 %p_result_V

ST_15: tmp_101_cast (175)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:249
_ifconv1:15  %tmp_101_cast = zext i5 %w to i14

ST_15: tmp_170 (176)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:249
_ifconv1:16  %tmp_170 = add i14 %tmp_169, %tmp_101_cast

ST_15: tmp_186_cast (177)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:249
_ifconv1:17  %tmp_186_cast = zext i14 %tmp_170 to i64

ST_15: output_V_addr (178)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:249
_ifconv1:18  %output_V_addr = getelementptr [7776 x i8]* %output_V, i64 0, i64 %tmp_186_cast

ST_15: StgValue_185 (179)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:249
_ifconv1:19  store i8 %result_1, i8* %output_V_addr, align 1

ST_15: w_6 (180)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:241
_ifconv1:20  %w_6 = add i5 %w, 1

ST_15: StgValue_187 (181)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:241
_ifconv1:21  br label %.preheader46



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weight_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_24_16x16_p]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_16             (br               ) [ 0111111111111111]
co                      (phi              ) [ 0010000000000000]
exitcond5               (icmp             ) [ 0011111111111111]
empty                   (speclooptripcount) [ 0000000000000000]
co_6                    (add              ) [ 0111111111111111]
StgValue_21             (br               ) [ 0000000000000000]
tmp                     (zext             ) [ 0000000000000000]
tmp_cast                (zext             ) [ 0000000000000000]
tmp_s                   (bitconcatenate   ) [ 0000000000000000]
p_shl4_cast             (zext             ) [ 0000000000000000]
tmp_159                 (sub              ) [ 0000000000000000]
tmp_175_cast            (sext             ) [ 0001111111111111]
tmp_160                 (bitconcatenate   ) [ 0000000000000000]
p_shl2_cast             (zext             ) [ 0000000000000000]
tmp_161                 (bitconcatenate   ) [ 0000000000000000]
p_shl3_cast             (zext             ) [ 0000000000000000]
tmp_162                 (add              ) [ 0001111111111111]
tmp_164                 (trunc            ) [ 0001111111111111]
newIndex                (partselect       ) [ 0000000000000000]
tmp_163                 (bitconcatenate   ) [ 0000000000000000]
p_shl_cast              (zext             ) [ 0000000000000000]
tmp_165                 (bitconcatenate   ) [ 0000000000000000]
p_shl1_cast             (zext             ) [ 0000000000000000]
tmp_166                 (add              ) [ 0001111111111111]
bias_V_addr             (getelementptr    ) [ 0001111111111111]
StgValue_41             (br               ) [ 0011111111111111]
StgValue_42             (ret              ) [ 0000000000000000]
h                       (phi              ) [ 0001111111111111]
exitcond6               (icmp             ) [ 0011111111111111]
empty_56                (speclooptripcount) [ 0000000000000000]
StgValue_46             (br               ) [ 0000000000000000]
tmp_cast_57             (zext             ) [ 0000000000000000]
tmp_167                 (add              ) [ 0000000000000000]
p_shl5_cast             (bitconcatenate   ) [ 0000000000000000]
tmp_168                 (bitconcatenate   ) [ 0000000000000000]
p_shl6_cast             (zext             ) [ 0000000000000000]
tmp_169                 (add              ) [ 0000111111111111]
StgValue_53             (br               ) [ 0011111111111111]
StgValue_54             (br               ) [ 0111111111111111]
w                       (phi              ) [ 0000111111111111]
exitcond7               (icmp             ) [ 0011111111111111]
empty_58                (speclooptripcount) [ 0000000000000000]
StgValue_58             (br               ) [ 0000000000000000]
StgValue_59             (br               ) [ 0011111111111111]
h_6                     (add              ) [ 0011111111111111]
StgValue_61             (br               ) [ 0011111111111111]
p_Val2_s                (phi              ) [ 0000011111111110]
m                       (phi              ) [ 0000010000000000]
exitcond8               (icmp             ) [ 0011111111111111]
empty_59                (speclooptripcount) [ 0000000000000000]
m_6                     (add              ) [ 0011111111111111]
StgValue_67             (br               ) [ 0000000000000000]
tmp_102_cast            (zext             ) [ 0000000000000000]
tmp_171                 (add              ) [ 0000001000000000]
tmp2                    (add              ) [ 0000000000000000]
tmp2_cast               (sext             ) [ 0000000000000000]
tmp_103                 (add              ) [ 0000000000000000]
tmp_104_cast            (zext             ) [ 0000000000000000]
tmp_174                 (add              ) [ 0000001000000000]
tmp_172                 (shl              ) [ 0000000000000000]
tmp_173                 (sub              ) [ 0000000111111100]
p_shl7_cast             (bitconcatenate   ) [ 0000000000000000]
tmp_175                 (bitconcatenate   ) [ 0000000000000000]
p_shl8_cast             (zext             ) [ 0000000000000000]
tmp_176                 (add              ) [ 0000000111111100]
StgValue_82             (br               ) [ 0011111111111111]
p_Val2_49               (phi              ) [ 0011110111110011]
n                       (phi              ) [ 0000000100000000]
exitcond                (icmp             ) [ 0011111111111111]
empty_60                (speclooptripcount) [ 0000000000000000]
n_6                     (add              ) [ 0011111111111111]
StgValue_88             (br               ) [ 0000000000000000]
tmp_105_cast            (zext             ) [ 0000000000000000]
tmp_177                 (add              ) [ 0000000000000000]
tmp_194_cast            (zext             ) [ 0000000000000000]
weight_V_addr           (getelementptr    ) [ 0000000010000000]
tmp3                    (add              ) [ 0000000000000000]
tmp3_cast               (sext             ) [ 0000000000000000]
tmp_106                 (add              ) [ 0000000000000000]
tmp_107_cast            (zext             ) [ 0000000000000000]
tmp_178                 (add              ) [ 0000000010000000]
StgValue_99             (br               ) [ 0011111111111111]
tmp_195_cast            (zext             ) [ 0000000000000000]
buffer1_1_24_16x16_p    (getelementptr    ) [ 0000000001000000]
buffer1_1_24_16x16_p_9  (getelementptr    ) [ 0000000001000000]
buffer1_1_24_16x16_p_10 (getelementptr    ) [ 0000000001000000]
buffer1_1_24_16x16_p_11 (getelementptr    ) [ 0000000001000000]
buffer1_1_24_16x16_p_12 (getelementptr    ) [ 0000000001000000]
buffer1_1_24_16x16_p_13 (getelementptr    ) [ 0000000001000000]
buffer1_1_24_16x16_p_14 (getelementptr    ) [ 0000000001000000]
buffer1_1_24_16x16_p_15 (getelementptr    ) [ 0000000001000000]
weight_V_load           (load             ) [ 0000000001100000]
buffer1_1_24_16x16_p_16 (load             ) [ 0000000000000000]
buffer1_1_24_16x16_p_17 (load             ) [ 0000000000000000]
buffer1_1_24_16x16_p_18 (load             ) [ 0000000000000000]
buffer1_1_24_16x16_p_19 (load             ) [ 0000000000000000]
buffer1_1_24_16x16_p_20 (load             ) [ 0000000000000000]
buffer1_1_24_16x16_p_21 (load             ) [ 0000000000000000]
buffer1_1_24_16x16_p_22 (load             ) [ 0000000000000000]
buffer1_1_24_16x16_p_23 (load             ) [ 0000000000000000]
tmp_108                 (mux              ) [ 0000000000100000]
OP1_V                   (sext             ) [ 0000000000000000]
OP2_V                   (sext             ) [ 0000000000000000]
p_Val2_6                (mul              ) [ 0000000000010000]
tmp_180                 (bitselect        ) [ 0000000000010000]
tmp_109                 (bitconcatenate   ) [ 0000000000000000]
tmp_159_cast            (sext             ) [ 0000000000000000]
p_Val2_50               (add              ) [ 0000000000001000]
signbit                 (bitselect        ) [ 0000000000001000]
p_Val2_51               (partselect       ) [ 0000000000000000]
tmp_110                 (zext             ) [ 0000000000000000]
tmp_181                 (bitselect        ) [ 0000000000000000]
p_Val2_52               (add              ) [ 0000000000001100]
newsignbit              (bitselect        ) [ 0000000000001000]
tmp_111                 (xor              ) [ 0000000000000000]
carry                   (and              ) [ 0000000000001000]
tmp_112                 (partselect       ) [ 0000000000001000]
tmp_183                 (bitselect        ) [ 0000000000000000]
Range1_all_ones         (icmp             ) [ 0000000000000000]
Range1_all_zeros        (icmp             ) [ 0000000000000000]
deleted_zeros           (select           ) [ 0000000000000000]
tmp_113                 (xor              ) [ 0000000000000000]
p_41_i_i                (and              ) [ 0000000000000000]
deleted_ones            (select           ) [ 0000000000000000]
p_38_i_i                (and              ) [ 0000000000000100]
p_not_i_i               (xor              ) [ 0000000000000000]
brmerge_i_i6            (or               ) [ 0000000000000000]
tmp_114                 (xor              ) [ 0000000000000100]
overflow                (and              ) [ 0000000000000000]
brmerge40_demorgan_i    (and              ) [ 0000000000000100]
tmp4_demorgan           (or               ) [ 0000000000000000]
tmp4                    (xor              ) [ 0000000000000000]
underflow               (and              ) [ 0000000000000100]
brmerge_i_i_i           (or               ) [ 0000000000000100]
tmp5                    (or               ) [ 0000000000000000]
underflow_not           (or               ) [ 0000000000000000]
p_Val2_48_mux           (select           ) [ 0000000000000000]
p_Val2_s_61             (select           ) [ 0000000000000000]
sum_V                   (select           ) [ 0011111111111111]
StgValue_165            (br               ) [ 0011111111111111]
tmp_98                  (sext             ) [ 0000000000000000]
p_Val2_46               (load             ) [ 0000000000000000]
tmp_99                  (sext             ) [ 0000000000000000]
p_Val2_47               (add              ) [ 0000000000000000]
isneg                   (bitselect        ) [ 0000000000000001]
result_V                (add              ) [ 0000000000000001]
newsignbit_8            (bitselect        ) [ 0000000000000001]
tmp_100                 (xor              ) [ 0000000000000000]
underflow_8             (and              ) [ 0000000000000000]
brmerge_i_i             (xor              ) [ 0000000000000000]
isneg_not               (xor              ) [ 0000000000000000]
brmerge9                (or               ) [ 0000000000000000]
result_V_mux            (select           ) [ 0000000000000000]
p_result_V              (select           ) [ 0000000000000000]
result_1                (select           ) [ 0000000000000000]
tmp_101_cast            (zext             ) [ 0000000000000000]
tmp_170                 (add              ) [ 0000000000000000]
tmp_186_cast            (zext             ) [ 0000000000000000]
output_V_addr           (getelementptr    ) [ 0000000000000000]
StgValue_185            (store            ) [ 0000000000000000]
w_6                     (add              ) [ 0011111111111111]
StgValue_187            (br               ) [ 0011111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weight_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bias_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buffer1_1_24_16x16_p_7">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buffer1_1_24_16x16_p_6">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buffer1_1_24_16x16_p_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buffer1_1_24_16x16_p_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buffer1_1_24_16x16_p_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buffer1_1_24_16x16_p_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buffer1_1_24_16x16_p_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="buffer1_1_24_16x16_p">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_24_16x16_p"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i8.i3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="bias_V_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="5" slack="0"/>
<pin id="118" dir="1" index="3" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_addr/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="5" slack="3"/>
<pin id="123" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="124" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_46/5 "/>
</bind>
</comp>

<comp id="125" class="1004" name="weight_V_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="9" slack="0"/>
<pin id="129" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_addr/7 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="135" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_V_load/7 "/>
</bind>
</comp>

<comp id="137" class="1004" name="buffer1_1_24_16x16_p_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="11" slack="0"/>
<pin id="141" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p/8 "/>
</bind>
</comp>

<comp id="144" class="1004" name="buffer1_1_24_16x16_p_9_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="11" slack="0"/>
<pin id="148" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_9/8 "/>
</bind>
</comp>

<comp id="151" class="1004" name="buffer1_1_24_16x16_p_10_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="11" slack="0"/>
<pin id="155" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_10/8 "/>
</bind>
</comp>

<comp id="158" class="1004" name="buffer1_1_24_16x16_p_11_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="11" slack="0"/>
<pin id="162" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_11/8 "/>
</bind>
</comp>

<comp id="165" class="1004" name="buffer1_1_24_16x16_p_12_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="11" slack="0"/>
<pin id="169" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_12/8 "/>
</bind>
</comp>

<comp id="172" class="1004" name="buffer1_1_24_16x16_p_13_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="11" slack="0"/>
<pin id="176" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_13/8 "/>
</bind>
</comp>

<comp id="179" class="1004" name="buffer1_1_24_16x16_p_14_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="11" slack="0"/>
<pin id="183" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_14/8 "/>
</bind>
</comp>

<comp id="186" class="1004" name="buffer1_1_24_16x16_p_15_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="11" slack="0"/>
<pin id="190" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_24_16x16_p_15/8 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="10" slack="0"/>
<pin id="195" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="196" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_16/8 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="10" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="201" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_17/8 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="10" slack="0"/>
<pin id="205" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="206" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_18/8 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="211" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_19/8 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="10" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="216" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_20/8 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="10" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="221" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_21/8 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="10" slack="0"/>
<pin id="225" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="226" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_22/8 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="10" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="231" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_24_16x16_p_23/8 "/>
</bind>
</comp>

<comp id="233" class="1004" name="output_V_addr_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="14" slack="0"/>
<pin id="237" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/15 "/>
</bind>
</comp>

<comp id="240" class="1004" name="StgValue_185_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="13" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_185/15 "/>
</bind>
</comp>

<comp id="245" class="1005" name="co_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="5" slack="1"/>
<pin id="247" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="co_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="5" slack="0"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="256" class="1005" name="h_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="5" slack="1"/>
<pin id="258" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="h_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="1"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="1" slack="1"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="268" class="1005" name="w_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="5" slack="1"/>
<pin id="270" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="w_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="5" slack="1"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="1" slack="1"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="280" class="1005" name="p_Val2_s_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="1"/>
<pin id="282" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_Val2_s_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="1"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="1" slack="1"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="292" class="1005" name="m_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="2" slack="1"/>
<pin id="294" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="m_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="2" slack="0"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="1" slack="1"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="303" class="1005" name="p_Val2_49_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="1"/>
<pin id="305" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_49 (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="p_Val2_49_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="2"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="8" slack="1"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_49/7 "/>
</bind>
</comp>

<comp id="315" class="1005" name="n_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="2" slack="1"/>
<pin id="317" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="319" class="1004" name="n_phi_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="2" slack="0"/>
<pin id="323" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/7 "/>
</bind>
</comp>

<comp id="326" class="1004" name="exitcond5_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="5" slack="0"/>
<pin id="328" dir="0" index="1" bw="5" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="co_6_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_6/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="5" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_cast_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="5" slack="0"/>
<pin id="345" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_s_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="7" slack="0"/>
<pin id="349" dir="0" index="1" bw="5" slack="0"/>
<pin id="350" dir="0" index="2" bw="1" slack="0"/>
<pin id="351" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="p_shl4_cast_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="7" slack="0"/>
<pin id="357" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_159_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="7" slack="0"/>
<pin id="361" dir="0" index="1" bw="5" slack="0"/>
<pin id="362" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_159/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_175_cast_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_175_cast/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_160_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="9" slack="0"/>
<pin id="371" dir="0" index="1" bw="5" slack="0"/>
<pin id="372" dir="0" index="2" bw="1" slack="0"/>
<pin id="373" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_160/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="p_shl2_cast_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="9" slack="0"/>
<pin id="379" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_161_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="6" slack="0"/>
<pin id="383" dir="0" index="1" bw="5" slack="0"/>
<pin id="384" dir="0" index="2" bw="1" slack="0"/>
<pin id="385" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_161/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="p_shl3_cast_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="6" slack="0"/>
<pin id="391" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_162_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="9" slack="0"/>
<pin id="395" dir="0" index="1" bw="6" slack="0"/>
<pin id="396" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_162/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_164_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="5" slack="0"/>
<pin id="401" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_164/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="newIndex_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="2" slack="0"/>
<pin id="405" dir="0" index="1" bw="5" slack="0"/>
<pin id="406" dir="0" index="2" bw="3" slack="0"/>
<pin id="407" dir="0" index="3" bw="4" slack="0"/>
<pin id="408" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="newIndex/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_163_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="6" slack="0"/>
<pin id="415" dir="0" index="1" bw="2" slack="0"/>
<pin id="416" dir="0" index="2" bw="1" slack="0"/>
<pin id="417" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_163/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="p_shl_cast_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="6" slack="0"/>
<pin id="423" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_165_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="3" slack="0"/>
<pin id="427" dir="0" index="1" bw="2" slack="0"/>
<pin id="428" dir="0" index="2" bw="1" slack="0"/>
<pin id="429" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_165/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="p_shl1_cast_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="3" slack="0"/>
<pin id="435" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_166_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="6" slack="0"/>
<pin id="439" dir="0" index="1" bw="3" slack="0"/>
<pin id="440" dir="1" index="2" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_166/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="exitcond6_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="5" slack="0"/>
<pin id="445" dir="0" index="1" bw="5" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_cast_57_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="5" slack="0"/>
<pin id="451" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_57/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_167_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="5" slack="0"/>
<pin id="455" dir="0" index="1" bw="10" slack="1"/>
<pin id="456" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_167/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="p_shl5_cast_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="14" slack="0"/>
<pin id="460" dir="0" index="1" bw="10" slack="0"/>
<pin id="461" dir="0" index="2" bw="1" slack="0"/>
<pin id="462" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_168_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="11" slack="0"/>
<pin id="468" dir="0" index="1" bw="10" slack="0"/>
<pin id="469" dir="0" index="2" bw="1" slack="0"/>
<pin id="470" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_168/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="p_shl6_cast_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="11" slack="0"/>
<pin id="476" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_169_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="14" slack="0"/>
<pin id="480" dir="0" index="1" bw="11" slack="0"/>
<pin id="481" dir="1" index="2" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_169/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="exitcond7_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="5" slack="0"/>
<pin id="486" dir="0" index="1" bw="5" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="h_6_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="5" slack="1"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_6/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="exitcond8_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="2" slack="0"/>
<pin id="498" dir="0" index="1" bw="2" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/5 "/>
</bind>
</comp>

<comp id="502" class="1004" name="m_6_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="2" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_6/5 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_102_cast_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="2" slack="0"/>
<pin id="510" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_102_cast/5 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_171_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="3"/>
<pin id="514" dir="0" index="1" bw="2" slack="0"/>
<pin id="515" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_171/5 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp2_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="2" slack="0"/>
<pin id="520" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp2_cast_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="2" slack="0"/>
<pin id="525" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/5 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_103_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="5" slack="2"/>
<pin id="529" dir="0" index="1" bw="2" slack="0"/>
<pin id="530" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_103/5 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_104_cast_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="5" slack="0"/>
<pin id="535" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_104_cast/5 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_174_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="7" slack="3"/>
<pin id="539" dir="0" index="1" bw="5" slack="0"/>
<pin id="540" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_174/5 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_172_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="9" slack="1"/>
<pin id="544" dir="0" index="1" bw="3" slack="0"/>
<pin id="545" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_172/6 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_173_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="9" slack="0"/>
<pin id="549" dir="0" index="1" bw="9" slack="1"/>
<pin id="550" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_173/6 "/>
</bind>
</comp>

<comp id="552" class="1004" name="p_shl7_cast_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="11" slack="0"/>
<pin id="554" dir="0" index="1" bw="7" slack="1"/>
<pin id="555" dir="0" index="2" bw="1" slack="0"/>
<pin id="556" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7_cast/6 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_175_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="0"/>
<pin id="561" dir="0" index="1" bw="7" slack="1"/>
<pin id="562" dir="0" index="2" bw="1" slack="0"/>
<pin id="563" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_175/6 "/>
</bind>
</comp>

<comp id="566" class="1004" name="p_shl8_cast_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="0"/>
<pin id="568" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl8_cast/6 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_176_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="0"/>
<pin id="572" dir="0" index="1" bw="11" slack="0"/>
<pin id="573" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_176/6 "/>
</bind>
</comp>

<comp id="576" class="1004" name="exitcond_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="2" slack="0"/>
<pin id="578" dir="0" index="1" bw="2" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="582" class="1004" name="n_6_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="2" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_6/7 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_105_cast_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="2" slack="0"/>
<pin id="590" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_105_cast/7 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_177_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="2" slack="0"/>
<pin id="594" dir="0" index="1" bw="9" slack="1"/>
<pin id="595" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_177/7 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_194_cast_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="9" slack="0"/>
<pin id="599" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_194_cast/7 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp3_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="2" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/7 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp3_cast_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="2" slack="0"/>
<pin id="610" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast/7 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_106_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="2" slack="0"/>
<pin id="614" dir="0" index="1" bw="5" slack="3"/>
<pin id="615" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_106/7 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_107_cast_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="5" slack="0"/>
<pin id="620" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_107_cast/7 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_178_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="5" slack="0"/>
<pin id="624" dir="0" index="1" bw="11" slack="1"/>
<pin id="625" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_178/7 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_195_cast_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="11" slack="1"/>
<pin id="629" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_195_cast/8 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_108_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="8" slack="0"/>
<pin id="640" dir="0" index="1" bw="8" slack="0"/>
<pin id="641" dir="0" index="2" bw="8" slack="0"/>
<pin id="642" dir="0" index="3" bw="8" slack="0"/>
<pin id="643" dir="0" index="4" bw="8" slack="0"/>
<pin id="644" dir="0" index="5" bw="8" slack="0"/>
<pin id="645" dir="0" index="6" bw="8" slack="0"/>
<pin id="646" dir="0" index="7" bw="8" slack="0"/>
<pin id="647" dir="0" index="8" bw="8" slack="0"/>
<pin id="648" dir="0" index="9" bw="3" slack="7"/>
<pin id="649" dir="1" index="10" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_108/9 "/>
</bind>
</comp>

<comp id="659" class="1004" name="OP1_V_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="8" slack="2"/>
<pin id="661" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/10 "/>
</bind>
</comp>

<comp id="662" class="1004" name="OP2_V_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="8" slack="1"/>
<pin id="664" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/10 "/>
</bind>
</comp>

<comp id="665" class="1004" name="p_Val2_6_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="0"/>
<pin id="667" dir="0" index="1" bw="8" slack="0"/>
<pin id="668" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_6/10 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_180_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="16" slack="0"/>
<pin id="674" dir="0" index="2" bw="4" slack="0"/>
<pin id="675" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_180/10 "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp_109_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="14" slack="0"/>
<pin id="681" dir="0" index="1" bw="8" slack="4"/>
<pin id="682" dir="0" index="2" bw="1" slack="0"/>
<pin id="683" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_109/11 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_159_cast_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="14" slack="0"/>
<pin id="689" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_159_cast/11 "/>
</bind>
</comp>

<comp id="691" class="1004" name="p_Val2_50_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="14" slack="0"/>
<pin id="693" dir="0" index="1" bw="16" slack="1"/>
<pin id="694" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_50/11 "/>
</bind>
</comp>

<comp id="696" class="1004" name="signbit_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="16" slack="0"/>
<pin id="699" dir="0" index="2" bw="5" slack="0"/>
<pin id="700" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit/11 "/>
</bind>
</comp>

<comp id="704" class="1004" name="p_Val2_51_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="0"/>
<pin id="706" dir="0" index="1" bw="16" slack="0"/>
<pin id="707" dir="0" index="2" bw="4" slack="0"/>
<pin id="708" dir="0" index="3" bw="5" slack="0"/>
<pin id="709" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_51/11 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tmp_110_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="1"/>
<pin id="716" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_110/11 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_181_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="16" slack="0"/>
<pin id="720" dir="0" index="2" bw="5" slack="0"/>
<pin id="721" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_181/11 "/>
</bind>
</comp>

<comp id="725" class="1004" name="p_Val2_52_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="8" slack="0"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_52/11 "/>
</bind>
</comp>

<comp id="731" class="1004" name="newsignbit_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="0" index="1" bw="8" slack="0"/>
<pin id="734" dir="0" index="2" bw="4" slack="0"/>
<pin id="735" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/11 "/>
</bind>
</comp>

<comp id="739" class="1004" name="tmp_111_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="1" slack="0"/>
<pin id="742" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_111/11 "/>
</bind>
</comp>

<comp id="745" class="1004" name="carry_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="1" slack="0"/>
<pin id="748" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry/11 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp_112_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="2" slack="0"/>
<pin id="753" dir="0" index="1" bw="16" slack="0"/>
<pin id="754" dir="0" index="2" bw="5" slack="0"/>
<pin id="755" dir="0" index="3" bw="5" slack="0"/>
<pin id="756" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_112/11 "/>
</bind>
</comp>

<comp id="761" class="1004" name="tmp_183_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="16" slack="1"/>
<pin id="764" dir="0" index="2" bw="5" slack="0"/>
<pin id="765" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_183/12 "/>
</bind>
</comp>

<comp id="768" class="1004" name="Range1_all_ones_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="2" slack="1"/>
<pin id="770" dir="0" index="1" bw="2" slack="0"/>
<pin id="771" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/12 "/>
</bind>
</comp>

<comp id="773" class="1004" name="Range1_all_zeros_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="2" slack="1"/>
<pin id="775" dir="0" index="1" bw="2" slack="0"/>
<pin id="776" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/12 "/>
</bind>
</comp>

<comp id="778" class="1004" name="deleted_zeros_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="1"/>
<pin id="780" dir="0" index="1" bw="1" slack="0"/>
<pin id="781" dir="0" index="2" bw="1" slack="0"/>
<pin id="782" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/12 "/>
</bind>
</comp>

<comp id="785" class="1004" name="tmp_113_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="1" slack="0"/>
<pin id="788" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_113/12 "/>
</bind>
</comp>

<comp id="791" class="1004" name="p_41_i_i_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="1"/>
<pin id="793" dir="0" index="1" bw="1" slack="0"/>
<pin id="794" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_41_i_i/12 "/>
</bind>
</comp>

<comp id="796" class="1004" name="deleted_ones_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="1"/>
<pin id="798" dir="0" index="1" bw="1" slack="0"/>
<pin id="799" dir="0" index="2" bw="1" slack="0"/>
<pin id="800" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/12 "/>
</bind>
</comp>

<comp id="803" class="1004" name="p_38_i_i_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="1"/>
<pin id="805" dir="0" index="1" bw="1" slack="0"/>
<pin id="806" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i_i/12 "/>
</bind>
</comp>

<comp id="808" class="1004" name="p_not_i_i_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="0"/>
<pin id="810" dir="0" index="1" bw="1" slack="0"/>
<pin id="811" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not_i_i/12 "/>
</bind>
</comp>

<comp id="814" class="1004" name="brmerge_i_i6_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="1"/>
<pin id="816" dir="0" index="1" bw="1" slack="0"/>
<pin id="817" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i6/12 "/>
</bind>
</comp>

<comp id="819" class="1004" name="tmp_114_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="1"/>
<pin id="821" dir="0" index="1" bw="1" slack="0"/>
<pin id="822" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_114/12 "/>
</bind>
</comp>

<comp id="824" class="1004" name="overflow_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="0"/>
<pin id="826" dir="0" index="1" bw="1" slack="0"/>
<pin id="827" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/12 "/>
</bind>
</comp>

<comp id="830" class="1004" name="brmerge40_demorgan_i_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="1"/>
<pin id="832" dir="0" index="1" bw="1" slack="0"/>
<pin id="833" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge40_demorgan_i/12 "/>
</bind>
</comp>

<comp id="835" class="1004" name="tmp4_demorgan_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="0"/>
<pin id="837" dir="0" index="1" bw="1" slack="0"/>
<pin id="838" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp4_demorgan/12 "/>
</bind>
</comp>

<comp id="841" class="1004" name="tmp4_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="0"/>
<pin id="843" dir="0" index="1" bw="1" slack="0"/>
<pin id="844" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp4/12 "/>
</bind>
</comp>

<comp id="847" class="1004" name="underflow_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="1"/>
<pin id="849" dir="0" index="1" bw="1" slack="0"/>
<pin id="850" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/12 "/>
</bind>
</comp>

<comp id="852" class="1004" name="brmerge_i_i_i_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="0"/>
<pin id="854" dir="0" index="1" bw="1" slack="0"/>
<pin id="855" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i_i/12 "/>
</bind>
</comp>

<comp id="858" class="1004" name="tmp5_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="1"/>
<pin id="860" dir="0" index="1" bw="1" slack="1"/>
<pin id="861" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp5/13 "/>
</bind>
</comp>

<comp id="862" class="1004" name="underflow_not_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="0"/>
<pin id="864" dir="0" index="1" bw="1" slack="1"/>
<pin id="865" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="underflow_not/13 "/>
</bind>
</comp>

<comp id="867" class="1004" name="p_Val2_48_mux_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="1"/>
<pin id="869" dir="0" index="1" bw="8" slack="0"/>
<pin id="870" dir="0" index="2" bw="8" slack="2"/>
<pin id="871" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_48_mux/13 "/>
</bind>
</comp>

<comp id="873" class="1004" name="p_Val2_s_61_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="1"/>
<pin id="875" dir="0" index="1" bw="8" slack="0"/>
<pin id="876" dir="0" index="2" bw="8" slack="2"/>
<pin id="877" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s_61/13 "/>
</bind>
</comp>

<comp id="879" class="1004" name="sum_V_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="0"/>
<pin id="881" dir="0" index="1" bw="8" slack="0"/>
<pin id="882" dir="0" index="2" bw="8" slack="0"/>
<pin id="883" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_V/13 "/>
</bind>
</comp>

<comp id="887" class="1004" name="tmp_98_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="8" slack="1"/>
<pin id="889" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_98/14 "/>
</bind>
</comp>

<comp id="891" class="1004" name="tmp_99_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="8" slack="0"/>
<pin id="893" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_99/14 "/>
</bind>
</comp>

<comp id="895" class="1004" name="p_Val2_47_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="8" slack="0"/>
<pin id="897" dir="0" index="1" bw="8" slack="0"/>
<pin id="898" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_47/14 "/>
</bind>
</comp>

<comp id="901" class="1004" name="isneg_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="0"/>
<pin id="903" dir="0" index="1" bw="9" slack="0"/>
<pin id="904" dir="0" index="2" bw="5" slack="0"/>
<pin id="905" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/14 "/>
</bind>
</comp>

<comp id="909" class="1004" name="result_V_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="8" slack="1"/>
<pin id="911" dir="0" index="1" bw="8" slack="0"/>
<pin id="912" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V/14 "/>
</bind>
</comp>

<comp id="915" class="1004" name="newsignbit_8_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="0"/>
<pin id="917" dir="0" index="1" bw="8" slack="0"/>
<pin id="918" dir="0" index="2" bw="4" slack="0"/>
<pin id="919" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit_8/14 "/>
</bind>
</comp>

<comp id="923" class="1004" name="tmp_100_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="1"/>
<pin id="925" dir="0" index="1" bw="1" slack="0"/>
<pin id="926" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_100/15 "/>
</bind>
</comp>

<comp id="928" class="1004" name="underflow_8_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="1"/>
<pin id="930" dir="0" index="1" bw="1" slack="0"/>
<pin id="931" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_8/15 "/>
</bind>
</comp>

<comp id="933" class="1004" name="brmerge_i_i_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="1"/>
<pin id="935" dir="0" index="1" bw="1" slack="1"/>
<pin id="936" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge_i_i/15 "/>
</bind>
</comp>

<comp id="937" class="1004" name="isneg_not_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="1"/>
<pin id="939" dir="0" index="1" bw="1" slack="0"/>
<pin id="940" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="isneg_not/15 "/>
</bind>
</comp>

<comp id="942" class="1004" name="brmerge9_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="1"/>
<pin id="944" dir="0" index="1" bw="1" slack="0"/>
<pin id="945" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge9/15 "/>
</bind>
</comp>

<comp id="947" class="1004" name="result_V_mux_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="0"/>
<pin id="949" dir="0" index="1" bw="8" slack="0"/>
<pin id="950" dir="0" index="2" bw="8" slack="1"/>
<pin id="951" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_mux/15 "/>
</bind>
</comp>

<comp id="954" class="1004" name="p_result_V_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1" slack="0"/>
<pin id="956" dir="0" index="1" bw="8" slack="0"/>
<pin id="957" dir="0" index="2" bw="8" slack="1"/>
<pin id="958" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_result_V/15 "/>
</bind>
</comp>

<comp id="961" class="1004" name="result_1_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="0"/>
<pin id="963" dir="0" index="1" bw="8" slack="0"/>
<pin id="964" dir="0" index="2" bw="8" slack="0"/>
<pin id="965" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_1/15 "/>
</bind>
</comp>

<comp id="970" class="1004" name="tmp_101_cast_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="5" slack="3"/>
<pin id="972" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_101_cast/15 "/>
</bind>
</comp>

<comp id="974" class="1004" name="tmp_170_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="14" slack="4"/>
<pin id="976" dir="0" index="1" bw="5" slack="0"/>
<pin id="977" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_170/15 "/>
</bind>
</comp>

<comp id="979" class="1004" name="tmp_186_cast_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="14" slack="0"/>
<pin id="981" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_186_cast/15 "/>
</bind>
</comp>

<comp id="984" class="1004" name="w_6_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="5" slack="3"/>
<pin id="986" dir="0" index="1" bw="1" slack="0"/>
<pin id="987" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_6/15 "/>
</bind>
</comp>

<comp id="993" class="1005" name="co_6_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="5" slack="0"/>
<pin id="995" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="co_6 "/>
</bind>
</comp>

<comp id="998" class="1005" name="tmp_175_cast_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="9" slack="3"/>
<pin id="1000" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="tmp_175_cast "/>
</bind>
</comp>

<comp id="1003" class="1005" name="tmp_162_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="10" slack="1"/>
<pin id="1005" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_162 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="tmp_164_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="3" slack="7"/>
<pin id="1010" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="tmp_164 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="tmp_166_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="7" slack="3"/>
<pin id="1015" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="tmp_166 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="bias_V_addr_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="5" slack="3"/>
<pin id="1020" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="bias_V_addr "/>
</bind>
</comp>

<comp id="1026" class="1005" name="tmp_169_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="14" slack="4"/>
<pin id="1028" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="tmp_169 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="h_6_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="5" slack="1"/>
<pin id="1036" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h_6 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="m_6_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="2" slack="0"/>
<pin id="1044" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_6 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="tmp_171_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="9" slack="1"/>
<pin id="1049" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_171 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="tmp_174_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="7" slack="1"/>
<pin id="1055" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_174 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="tmp_173_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="9" slack="1"/>
<pin id="1061" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_173 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="tmp_176_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="11" slack="1"/>
<pin id="1066" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_176 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="n_6_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="2" slack="0"/>
<pin id="1074" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_6 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="weight_V_addr_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="8" slack="1"/>
<pin id="1079" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_addr "/>
</bind>
</comp>

<comp id="1082" class="1005" name="tmp_178_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="11" slack="1"/>
<pin id="1084" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_178 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="buffer1_1_24_16x16_p_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="10" slack="1"/>
<pin id="1089" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p "/>
</bind>
</comp>

<comp id="1092" class="1005" name="buffer1_1_24_16x16_p_9_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="10" slack="1"/>
<pin id="1094" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_9 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="buffer1_1_24_16x16_p_10_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="10" slack="1"/>
<pin id="1099" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_10 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="buffer1_1_24_16x16_p_11_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="10" slack="1"/>
<pin id="1104" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_11 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="buffer1_1_24_16x16_p_12_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="10" slack="1"/>
<pin id="1109" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_12 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="buffer1_1_24_16x16_p_13_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="10" slack="1"/>
<pin id="1114" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_13 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="buffer1_1_24_16x16_p_14_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="10" slack="1"/>
<pin id="1119" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_14 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="buffer1_1_24_16x16_p_15_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="10" slack="1"/>
<pin id="1124" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_24_16x16_p_15 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="weight_V_load_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="8" slack="2"/>
<pin id="1129" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_V_load "/>
</bind>
</comp>

<comp id="1132" class="1005" name="tmp_108_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="8" slack="1"/>
<pin id="1134" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_108 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="p_Val2_6_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="16" slack="1"/>
<pin id="1139" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="tmp_180_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="1" slack="1"/>
<pin id="1144" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_180 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="p_Val2_50_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="16" slack="1"/>
<pin id="1149" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_50 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="signbit_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="1" slack="1"/>
<pin id="1154" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="signbit "/>
</bind>
</comp>

<comp id="1159" class="1005" name="p_Val2_52_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="8" slack="2"/>
<pin id="1161" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_52 "/>
</bind>
</comp>

<comp id="1165" class="1005" name="newsignbit_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="1" slack="1"/>
<pin id="1167" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit "/>
</bind>
</comp>

<comp id="1171" class="1005" name="carry_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="1" slack="1"/>
<pin id="1173" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry "/>
</bind>
</comp>

<comp id="1178" class="1005" name="tmp_112_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="2" slack="1"/>
<pin id="1180" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_112 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="p_38_i_i_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="1" slack="1"/>
<pin id="1186" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_38_i_i "/>
</bind>
</comp>

<comp id="1189" class="1005" name="tmp_114_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="1" slack="1"/>
<pin id="1191" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_114 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="brmerge40_demorgan_i_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="1" slack="1"/>
<pin id="1196" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge40_demorgan_i "/>
</bind>
</comp>

<comp id="1199" class="1005" name="underflow_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="1" slack="1"/>
<pin id="1201" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

<comp id="1204" class="1005" name="brmerge_i_i_i_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="1" slack="1"/>
<pin id="1206" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge_i_i_i "/>
</bind>
</comp>

<comp id="1209" class="1005" name="sum_V_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="8" slack="1"/>
<pin id="1211" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="1214" class="1005" name="isneg_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="1" slack="1"/>
<pin id="1216" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="1221" class="1005" name="result_V_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="8" slack="1"/>
<pin id="1223" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="1227" class="1005" name="newsignbit_8_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="1" slack="1"/>
<pin id="1229" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit_8 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="w_6_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="5" slack="1"/>
<pin id="1236" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="54" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="54" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="125" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="54" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="54" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="8" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="54" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="54" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="54" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="54" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="54" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="6" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="54" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="186" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="151" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="137" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="172" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="144" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="158" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="165" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="179" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="4" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="54" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="233" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="22" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="30" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="256" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="267"><net_src comp="260" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="271"><net_src comp="30" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="279"><net_src comp="272" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="283"><net_src comp="64" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="291"><net_src comp="284" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="295"><net_src comp="34" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="306"><net_src comp="303" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="313"><net_src comp="280" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="307" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="318"><net_src comp="34" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="325"><net_src comp="315" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="330"><net_src comp="249" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="24" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="249" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="30" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="341"><net_src comp="249" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="346"><net_src comp="249" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="32" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="249" pin="4"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="34" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="358"><net_src comp="347" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="355" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="343" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="359" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="36" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="249" pin="4"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="38" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="380"><net_src comp="369" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="386"><net_src comp="40" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="249" pin="4"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="42" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="392"><net_src comp="381" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="377" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="389" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="249" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="409"><net_src comp="44" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="249" pin="4"/><net_sink comp="403" pin=1"/></net>

<net id="411"><net_src comp="46" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="412"><net_src comp="48" pin="0"/><net_sink comp="403" pin=3"/></net>

<net id="418"><net_src comp="50" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="403" pin="4"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="38" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="424"><net_src comp="413" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="52" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="403" pin="4"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="42" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="436"><net_src comp="425" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="421" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="433" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="260" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="56" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="260" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="449" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="463"><net_src comp="60" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="453" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="38" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="471"><net_src comp="62" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="453" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="42" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="477"><net_src comp="466" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="458" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="474" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="272" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="56" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="256" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="30" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="296" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="66" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="296" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="70" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="511"><net_src comp="296" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="508" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="521"><net_src comp="66" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="296" pin="4"/><net_sink comp="517" pin=1"/></net>

<net id="526"><net_src comp="517" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="256" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="523" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="527" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="533" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="546"><net_src comp="72" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="542" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="557"><net_src comp="74" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="38" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="564"><net_src comp="76" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="42" pin="0"/><net_sink comp="559" pin=2"/></net>

<net id="569"><net_src comp="559" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="574"><net_src comp="566" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="552" pin="3"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="319" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="66" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="319" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="70" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="591"><net_src comp="319" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="596"><net_src comp="588" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="600"><net_src comp="592" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="606"><net_src comp="319" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="66" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="611"><net_src comp="602" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="616"><net_src comp="608" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="268" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="621"><net_src comp="612" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="626"><net_src comp="618" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="630"><net_src comp="627" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="633"><net_src comp="627" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="634"><net_src comp="627" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="635"><net_src comp="627" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="636"><net_src comp="627" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="637"><net_src comp="627" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="650"><net_src comp="78" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="651"><net_src comp="193" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="652"><net_src comp="198" pin="2"/><net_sink comp="638" pin=2"/></net>

<net id="653"><net_src comp="203" pin="2"/><net_sink comp="638" pin=3"/></net>

<net id="654"><net_src comp="208" pin="2"/><net_sink comp="638" pin=4"/></net>

<net id="655"><net_src comp="213" pin="2"/><net_sink comp="638" pin=5"/></net>

<net id="656"><net_src comp="218" pin="2"/><net_sink comp="638" pin=6"/></net>

<net id="657"><net_src comp="223" pin="2"/><net_sink comp="638" pin=7"/></net>

<net id="658"><net_src comp="228" pin="2"/><net_sink comp="638" pin=8"/></net>

<net id="669"><net_src comp="659" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="662" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="676"><net_src comp="80" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="677"><net_src comp="665" pin="2"/><net_sink comp="671" pin=1"/></net>

<net id="678"><net_src comp="82" pin="0"/><net_sink comp="671" pin=2"/></net>

<net id="684"><net_src comp="84" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="685"><net_src comp="303" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="686"><net_src comp="86" pin="0"/><net_sink comp="679" pin=2"/></net>

<net id="690"><net_src comp="679" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="687" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="701"><net_src comp="80" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="702"><net_src comp="691" pin="2"/><net_sink comp="696" pin=1"/></net>

<net id="703"><net_src comp="88" pin="0"/><net_sink comp="696" pin=2"/></net>

<net id="710"><net_src comp="90" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="711"><net_src comp="691" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="712"><net_src comp="92" pin="0"/><net_sink comp="704" pin=2"/></net>

<net id="713"><net_src comp="94" pin="0"/><net_sink comp="704" pin=3"/></net>

<net id="722"><net_src comp="80" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="723"><net_src comp="691" pin="2"/><net_sink comp="717" pin=1"/></net>

<net id="724"><net_src comp="94" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="729"><net_src comp="704" pin="4"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="714" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="736"><net_src comp="96" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="725" pin="2"/><net_sink comp="731" pin=1"/></net>

<net id="738"><net_src comp="98" pin="0"/><net_sink comp="731" pin=2"/></net>

<net id="743"><net_src comp="731" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="100" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="749"><net_src comp="717" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="739" pin="2"/><net_sink comp="745" pin=1"/></net>

<net id="757"><net_src comp="102" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="758"><net_src comp="691" pin="2"/><net_sink comp="751" pin=1"/></net>

<net id="759"><net_src comp="104" pin="0"/><net_sink comp="751" pin=2"/></net>

<net id="760"><net_src comp="88" pin="0"/><net_sink comp="751" pin=3"/></net>

<net id="766"><net_src comp="80" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="104" pin="0"/><net_sink comp="761" pin=2"/></net>

<net id="772"><net_src comp="66" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="777"><net_src comp="34" pin="0"/><net_sink comp="773" pin=1"/></net>

<net id="783"><net_src comp="768" pin="2"/><net_sink comp="778" pin=1"/></net>

<net id="784"><net_src comp="773" pin="2"/><net_sink comp="778" pin=2"/></net>

<net id="789"><net_src comp="761" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="100" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="795"><net_src comp="785" pin="2"/><net_sink comp="791" pin=1"/></net>

<net id="801"><net_src comp="791" pin="2"/><net_sink comp="796" pin=1"/></net>

<net id="802"><net_src comp="768" pin="2"/><net_sink comp="796" pin=2"/></net>

<net id="807"><net_src comp="768" pin="2"/><net_sink comp="803" pin=1"/></net>

<net id="812"><net_src comp="778" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="100" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="808" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="823"><net_src comp="100" pin="0"/><net_sink comp="819" pin=1"/></net>

<net id="828"><net_src comp="814" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="819" pin="2"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="796" pin="3"/><net_sink comp="830" pin=1"/></net>

<net id="839"><net_src comp="803" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="830" pin="2"/><net_sink comp="835" pin=1"/></net>

<net id="845"><net_src comp="835" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="100" pin="0"/><net_sink comp="841" pin=1"/></net>

<net id="851"><net_src comp="841" pin="2"/><net_sink comp="847" pin=1"/></net>

<net id="856"><net_src comp="847" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="824" pin="2"/><net_sink comp="852" pin=1"/></net>

<net id="866"><net_src comp="858" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="872"><net_src comp="106" pin="0"/><net_sink comp="867" pin=1"/></net>

<net id="878"><net_src comp="108" pin="0"/><net_sink comp="873" pin=1"/></net>

<net id="884"><net_src comp="862" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="885"><net_src comp="867" pin="3"/><net_sink comp="879" pin=1"/></net>

<net id="886"><net_src comp="873" pin="3"/><net_sink comp="879" pin=2"/></net>

<net id="890"><net_src comp="280" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="894"><net_src comp="121" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="899"><net_src comp="887" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="891" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="906"><net_src comp="110" pin="0"/><net_sink comp="901" pin=0"/></net>

<net id="907"><net_src comp="895" pin="2"/><net_sink comp="901" pin=1"/></net>

<net id="908"><net_src comp="112" pin="0"/><net_sink comp="901" pin=2"/></net>

<net id="913"><net_src comp="280" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="914"><net_src comp="121" pin="2"/><net_sink comp="909" pin=1"/></net>

<net id="920"><net_src comp="96" pin="0"/><net_sink comp="915" pin=0"/></net>

<net id="921"><net_src comp="909" pin="2"/><net_sink comp="915" pin=1"/></net>

<net id="922"><net_src comp="98" pin="0"/><net_sink comp="915" pin=2"/></net>

<net id="927"><net_src comp="100" pin="0"/><net_sink comp="923" pin=1"/></net>

<net id="932"><net_src comp="923" pin="2"/><net_sink comp="928" pin=1"/></net>

<net id="941"><net_src comp="100" pin="0"/><net_sink comp="937" pin=1"/></net>

<net id="946"><net_src comp="937" pin="2"/><net_sink comp="942" pin=1"/></net>

<net id="952"><net_src comp="933" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="953"><net_src comp="106" pin="0"/><net_sink comp="947" pin=1"/></net>

<net id="959"><net_src comp="928" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="960"><net_src comp="108" pin="0"/><net_sink comp="954" pin=1"/></net>

<net id="966"><net_src comp="942" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="967"><net_src comp="947" pin="3"/><net_sink comp="961" pin=1"/></net>

<net id="968"><net_src comp="954" pin="3"/><net_sink comp="961" pin=2"/></net>

<net id="969"><net_src comp="961" pin="3"/><net_sink comp="240" pin=1"/></net>

<net id="973"><net_src comp="268" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="978"><net_src comp="970" pin="1"/><net_sink comp="974" pin=1"/></net>

<net id="982"><net_src comp="974" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="988"><net_src comp="268" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="30" pin="0"/><net_sink comp="984" pin=1"/></net>

<net id="996"><net_src comp="332" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="1001"><net_src comp="365" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="1006"><net_src comp="393" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="1011"><net_src comp="399" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="638" pin=9"/></net>

<net id="1016"><net_src comp="437" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="1021"><net_src comp="114" pin="3"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="1029"><net_src comp="478" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="1037"><net_src comp="490" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="1045"><net_src comp="502" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="1050"><net_src comp="512" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="1052"><net_src comp="1047" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="1056"><net_src comp="537" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="1058"><net_src comp="1053" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="1062"><net_src comp="547" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="1067"><net_src comp="570" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="1075"><net_src comp="582" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="1080"><net_src comp="125" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="1085"><net_src comp="622" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="1090"><net_src comp="137" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1095"><net_src comp="144" pin="3"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="1100"><net_src comp="151" pin="3"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="1105"><net_src comp="158" pin="3"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="1110"><net_src comp="165" pin="3"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1115"><net_src comp="172" pin="3"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="1120"><net_src comp="179" pin="3"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="1125"><net_src comp="186" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="1130"><net_src comp="132" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="1135"><net_src comp="638" pin="10"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="1140"><net_src comp="665" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="1145"><net_src comp="671" pin="3"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="1150"><net_src comp="691" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="1155"><net_src comp="696" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1157"><net_src comp="1152" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="1158"><net_src comp="1152" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="1162"><net_src comp="725" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="867" pin=2"/></net>

<net id="1164"><net_src comp="1159" pin="1"/><net_sink comp="873" pin=2"/></net>

<net id="1168"><net_src comp="731" pin="3"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1170"><net_src comp="1165" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1174"><net_src comp="745" pin="2"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="1176"><net_src comp="1171" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1177"><net_src comp="1171" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="1181"><net_src comp="751" pin="4"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1183"><net_src comp="1178" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="1187"><net_src comp="803" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="1192"><net_src comp="819" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="1197"><net_src comp="830" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="1202"><net_src comp="847" pin="2"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="1207"><net_src comp="852" pin="2"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="1212"><net_src comp="879" pin="3"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="1217"><net_src comp="901" pin="3"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="1219"><net_src comp="1214" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="1220"><net_src comp="1214" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="1224"><net_src comp="909" pin="2"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="947" pin=2"/></net>

<net id="1226"><net_src comp="1221" pin="1"/><net_sink comp="954" pin=2"/></net>

<net id="1230"><net_src comp="915" pin="3"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="1232"><net_src comp="1227" pin="1"/><net_sink comp="933" pin=1"/></net>

<net id="1233"><net_src comp="1227" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="1237"><net_src comp="984" pin="2"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="272" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weight_V | {}
	Port: bias_V | {}
	Port: output_V | {15 }
	Port: buffer1_1_24_16x16_p_7 | {}
	Port: buffer1_1_24_16x16_p_6 | {}
	Port: buffer1_1_24_16x16_p_5 | {}
	Port: buffer1_1_24_16x16_p_4 | {}
	Port: buffer1_1_24_16x16_p_3 | {}
	Port: buffer1_1_24_16x16_p_2 | {}
	Port: buffer1_1_24_16x16_p_1 | {}
	Port: buffer1_1_24_16x16_p | {}
 - Input state : 
	Port: subconv_3x3_16_no_re : weight_V | {7 8 }
	Port: subconv_3x3_16_no_re : bias_V | {5 14 }
	Port: subconv_3x3_16_no_re : output_V | {}
	Port: subconv_3x3_16_no_re : buffer1_1_24_16x16_p_7 | {8 9 }
	Port: subconv_3x3_16_no_re : buffer1_1_24_16x16_p_6 | {8 9 }
	Port: subconv_3x3_16_no_re : buffer1_1_24_16x16_p_5 | {8 9 }
	Port: subconv_3x3_16_no_re : buffer1_1_24_16x16_p_4 | {8 9 }
	Port: subconv_3x3_16_no_re : buffer1_1_24_16x16_p_3 | {8 9 }
	Port: subconv_3x3_16_no_re : buffer1_1_24_16x16_p_2 | {8 9 }
	Port: subconv_3x3_16_no_re : buffer1_1_24_16x16_p_1 | {8 9 }
	Port: subconv_3x3_16_no_re : buffer1_1_24_16x16_p | {8 9 }
  - Chain level:
	State 1
	State 2
		exitcond5 : 1
		co_6 : 1
		StgValue_21 : 2
		tmp : 1
		tmp_cast : 1
		tmp_s : 1
		p_shl4_cast : 2
		tmp_159 : 3
		tmp_175_cast : 4
		tmp_160 : 1
		p_shl2_cast : 2
		tmp_161 : 1
		p_shl3_cast : 2
		tmp_162 : 3
		tmp_164 : 1
		newIndex : 1
		tmp_163 : 2
		p_shl_cast : 3
		tmp_165 : 2
		p_shl1_cast : 3
		tmp_166 : 4
		bias_V_addr : 2
	State 3
		exitcond6 : 1
		StgValue_46 : 2
		tmp_cast_57 : 1
		tmp_167 : 2
		p_shl5_cast : 3
		tmp_168 : 3
		p_shl6_cast : 4
		tmp_169 : 5
	State 4
		exitcond7 : 1
		StgValue_58 : 2
	State 5
		exitcond8 : 1
		m_6 : 1
		StgValue_67 : 2
		tmp_102_cast : 1
		tmp_171 : 2
		tmp2 : 1
		tmp2_cast : 2
		tmp_103 : 3
		tmp_104_cast : 4
		tmp_174 : 5
	State 6
		p_shl8_cast : 1
		tmp_176 : 2
	State 7
		exitcond : 1
		n_6 : 1
		StgValue_88 : 2
		tmp_105_cast : 1
		tmp_177 : 2
		tmp_194_cast : 3
		weight_V_addr : 4
		tmp3 : 1
		tmp3_cast : 2
		tmp_106 : 3
		tmp_107_cast : 4
		tmp_178 : 5
		weight_V_load : 5
	State 8
		buffer1_1_24_16x16_p : 1
		buffer1_1_24_16x16_p_9 : 1
		buffer1_1_24_16x16_p_10 : 1
		buffer1_1_24_16x16_p_11 : 1
		buffer1_1_24_16x16_p_12 : 1
		buffer1_1_24_16x16_p_13 : 1
		buffer1_1_24_16x16_p_14 : 1
		buffer1_1_24_16x16_p_15 : 1
		buffer1_1_24_16x16_p_16 : 2
		buffer1_1_24_16x16_p_17 : 2
		buffer1_1_24_16x16_p_18 : 2
		buffer1_1_24_16x16_p_19 : 2
		buffer1_1_24_16x16_p_20 : 2
		buffer1_1_24_16x16_p_21 : 2
		buffer1_1_24_16x16_p_22 : 2
		buffer1_1_24_16x16_p_23 : 2
	State 9
		tmp_108 : 1
	State 10
		p_Val2_6 : 1
		tmp_180 : 2
	State 11
		tmp_159_cast : 1
		p_Val2_50 : 2
		signbit : 3
		p_Val2_51 : 3
		tmp_181 : 3
		p_Val2_52 : 4
		newsignbit : 5
		tmp_111 : 6
		carry : 6
		tmp_112 : 3
	State 12
		deleted_zeros : 1
		tmp_113 : 1
		p_41_i_i : 1
		deleted_ones : 1
		p_38_i_i : 1
		p_not_i_i : 2
		brmerge_i_i6 : 2
		overflow : 2
		brmerge40_demorgan_i : 2
		tmp4_demorgan : 2
		tmp4 : 2
		underflow : 2
		brmerge_i_i_i : 2
	State 13
	State 14
		tmp_99 : 1
		p_Val2_47 : 2
		isneg : 3
		result_V : 1
		newsignbit_8 : 2
	State 15
		result_1 : 1
		tmp_170 : 1
		tmp_186_cast : 2
		output_V_addr : 3
		StgValue_185 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |         co_6_fu_332         |    0    |    20   |    10   |
|          |        tmp_162_fu_393       |    0    |    32   |    14   |
|          |        tmp_166_fu_437       |    0    |    23   |    11   |
|          |        tmp_167_fu_453       |    0    |    35   |    15   |
|          |        tmp_169_fu_478       |    0    |    47   |    19   |
|          |          h_6_fu_490         |    0    |    20   |    10   |
|          |          m_6_fu_502         |    0    |    11   |    8    |
|          |        tmp_171_fu_512       |    0    |    29   |    13   |
|          |         tmp2_fu_517         |    0    |    11   |    8    |
|          |        tmp_103_fu_527       |    0    |    20   |    10   |
|          |        tmp_174_fu_537       |    0    |    26   |    12   |
|    add   |        tmp_176_fu_570       |    0    |    38   |    16   |
|          |          n_6_fu_582         |    0    |    11   |    8    |
|          |        tmp_177_fu_592       |    0    |    32   |    14   |
|          |         tmp3_fu_602         |    0    |    11   |    8    |
|          |        tmp_106_fu_612       |    0    |    20   |    10   |
|          |        tmp_178_fu_622       |    0    |    38   |    16   |
|          |       p_Val2_50_fu_691      |    0    |    53   |    21   |
|          |       p_Val2_52_fu_725      |    0    |    29   |    13   |
|          |       p_Val2_47_fu_895      |    0    |    29   |    13   |
|          |       result_V_fu_909       |    0    |    29   |    13   |
|          |        tmp_170_fu_974       |    0    |    47   |    19   |
|          |          w_6_fu_984         |    0    |    20   |    10   |
|----------|-----------------------------|---------|---------|---------|
|    mux   |        tmp_108_fu_638       |    0    |   150   |    45   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |        tmp_159_fu_359       |    0    |    26   |    12   |
|          |        tmp_173_fu_547       |    0    |    32   |    14   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |       p_Val2_6_fu_665       |    0    |    0    |    62   |
|----------|-----------------------------|---------|---------|---------|
|          |     deleted_zeros_fu_778    |    0    |    0    |    2    |
|          |     deleted_ones_fu_796     |    0    |    0    |    2    |
|          |     p_Val2_48_mux_fu_867    |    0    |    0    |    8    |
|  select  |      p_Val2_s_61_fu_873     |    0    |    0    |    8    |
|          |         sum_V_fu_879        |    0    |    0    |    8    |
|          |     result_V_mux_fu_947     |    0    |    0    |    8    |
|          |      p_result_V_fu_954      |    0    |    0    |    8    |
|          |       result_1_fu_961       |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_111_fu_739       |    0    |    0    |    2    |
|          |        tmp_113_fu_785       |    0    |    0    |    2    |
|          |       p_not_i_i_fu_808      |    0    |    0    |    2    |
|    xor   |        tmp_114_fu_819       |    0    |    0    |    2    |
|          |         tmp4_fu_841         |    0    |    0    |    2    |
|          |        tmp_100_fu_923       |    0    |    0    |    2    |
|          |      brmerge_i_i_fu_933     |    0    |    0    |    2    |
|          |       isneg_not_fu_937      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |         carry_fu_745        |    0    |    0    |    2    |
|          |       p_41_i_i_fu_791       |    0    |    0    |    2    |
|          |       p_38_i_i_fu_803       |    0    |    0    |    2    |
|    and   |       overflow_fu_824       |    0    |    0    |    2    |
|          | brmerge40_demorgan_i_fu_830 |    0    |    0    |    2    |
|          |       underflow_fu_847      |    0    |    0    |    2    |
|          |      underflow_8_fu_928     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |     brmerge_i_i6_fu_814     |    0    |    0    |    2    |
|          |     tmp4_demorgan_fu_835    |    0    |    0    |    2    |
|    or    |     brmerge_i_i_i_fu_852    |    0    |    0    |    2    |
|          |         tmp5_fu_858         |    0    |    0    |    2    |
|          |     underflow_not_fu_862    |    0    |    0    |    2    |
|          |       brmerge9_fu_942       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |       exitcond5_fu_326      |    0    |    0    |    2    |
|          |       exitcond6_fu_443      |    0    |    0    |    2    |
|          |       exitcond7_fu_484      |    0    |    0    |    2    |
|   icmp   |       exitcond8_fu_496      |    0    |    0    |    1    |
|          |       exitcond_fu_576       |    0    |    0    |    1    |
|          |    Range1_all_ones_fu_768   |    0    |    0    |    1    |
|          |   Range1_all_zeros_fu_773   |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_338         |    0    |    0    |    0    |
|          |       tmp_cast_fu_343       |    0    |    0    |    0    |
|          |      p_shl4_cast_fu_355     |    0    |    0    |    0    |
|          |      p_shl2_cast_fu_377     |    0    |    0    |    0    |
|          |      p_shl3_cast_fu_389     |    0    |    0    |    0    |
|          |      p_shl_cast_fu_421      |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_433     |    0    |    0    |    0    |
|          |      tmp_cast_57_fu_449     |    0    |    0    |    0    |
|          |      p_shl6_cast_fu_474     |    0    |    0    |    0    |
|   zext   |     tmp_102_cast_fu_508     |    0    |    0    |    0    |
|          |     tmp_104_cast_fu_533     |    0    |    0    |    0    |
|          |      p_shl8_cast_fu_566     |    0    |    0    |    0    |
|          |     tmp_105_cast_fu_588     |    0    |    0    |    0    |
|          |     tmp_194_cast_fu_597     |    0    |    0    |    0    |
|          |     tmp_107_cast_fu_618     |    0    |    0    |    0    |
|          |     tmp_195_cast_fu_627     |    0    |    0    |    0    |
|          |        tmp_110_fu_714       |    0    |    0    |    0    |
|          |     tmp_101_cast_fu_970     |    0    |    0    |    0    |
|          |     tmp_186_cast_fu_979     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_s_fu_347        |    0    |    0    |    0    |
|          |        tmp_160_fu_369       |    0    |    0    |    0    |
|          |        tmp_161_fu_381       |    0    |    0    |    0    |
|          |        tmp_163_fu_413       |    0    |    0    |    0    |
|bitconcatenate|        tmp_165_fu_425       |    0    |    0    |    0    |
|          |      p_shl5_cast_fu_458     |    0    |    0    |    0    |
|          |        tmp_168_fu_466       |    0    |    0    |    0    |
|          |      p_shl7_cast_fu_552     |    0    |    0    |    0    |
|          |        tmp_175_fu_559       |    0    |    0    |    0    |
|          |        tmp_109_fu_679       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |     tmp_175_cast_fu_365     |    0    |    0    |    0    |
|          |       tmp2_cast_fu_523      |    0    |    0    |    0    |
|          |       tmp3_cast_fu_608      |    0    |    0    |    0    |
|   sext   |         OP1_V_fu_659        |    0    |    0    |    0    |
|          |         OP2_V_fu_662        |    0    |    0    |    0    |
|          |     tmp_159_cast_fu_687     |    0    |    0    |    0    |
|          |        tmp_98_fu_887        |    0    |    0    |    0    |
|          |        tmp_99_fu_891        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |        tmp_164_fu_399       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       newIndex_fu_403       |    0    |    0    |    0    |
|partselect|       p_Val2_51_fu_704      |    0    |    0    |    0    |
|          |        tmp_112_fu_751       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    shl   |        tmp_172_fu_542       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_180_fu_671       |    0    |    0    |    0    |
|          |        signbit_fu_696       |    0    |    0    |    0    |
|          |        tmp_181_fu_717       |    0    |    0    |    0    |
| bitselect|      newsignbit_fu_731      |    0    |    0    |    0    |
|          |        tmp_183_fu_761       |    0    |    0    |    0    |
|          |         isneg_fu_901        |    0    |    0    |    0    |
|          |     newsignbit_8_fu_915     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |   839   |   528   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|      bias_V_addr_reg_1018      |    5   |
|  brmerge40_demorgan_i_reg_1194 |    1   |
|     brmerge_i_i_i_reg_1204     |    1   |
|buffer1_1_24_16x16_p_10_reg_1097|   10   |
|buffer1_1_24_16x16_p_11_reg_1102|   10   |
|buffer1_1_24_16x16_p_12_reg_1107|   10   |
|buffer1_1_24_16x16_p_13_reg_1112|   10   |
|buffer1_1_24_16x16_p_14_reg_1117|   10   |
|buffer1_1_24_16x16_p_15_reg_1122|   10   |
| buffer1_1_24_16x16_p_9_reg_1092|   10   |
|  buffer1_1_24_16x16_p_reg_1087 |   10   |
|         carry_reg_1171         |    1   |
|          co_6_reg_993          |    5   |
|           co_reg_245           |    5   |
|          h_6_reg_1034          |    5   |
|            h_reg_256           |    5   |
|         isneg_reg_1214         |    1   |
|          m_6_reg_1042          |    2   |
|            m_reg_292           |    2   |
|          n_6_reg_1072          |    2   |
|            n_reg_315           |    2   |
|      newsignbit_8_reg_1227     |    1   |
|       newsignbit_reg_1165      |    1   |
|        p_38_i_i_reg_1184       |    1   |
|        p_Val2_49_reg_303       |    8   |
|       p_Val2_50_reg_1147       |   16   |
|       p_Val2_52_reg_1159       |    8   |
|        p_Val2_6_reg_1137       |   16   |
|        p_Val2_s_reg_280        |    8   |
|        result_V_reg_1221       |    8   |
|        signbit_reg_1152        |    1   |
|         sum_V_reg_1209         |    8   |
|        tmp_108_reg_1132        |    8   |
|        tmp_112_reg_1178        |    2   |
|        tmp_114_reg_1189        |    1   |
|        tmp_162_reg_1003        |   10   |
|        tmp_164_reg_1008        |    3   |
|        tmp_166_reg_1013        |    7   |
|        tmp_169_reg_1026        |   14   |
|        tmp_171_reg_1047        |    9   |
|        tmp_173_reg_1059        |    9   |
|        tmp_174_reg_1053        |    7   |
|      tmp_175_cast_reg_998      |    9   |
|        tmp_176_reg_1064        |   11   |
|        tmp_178_reg_1082        |   11   |
|        tmp_180_reg_1142        |    1   |
|       underflow_reg_1199       |    1   |
|          w_6_reg_1234          |    5   |
|            w_reg_268           |    5   |
|     weight_V_addr_reg_1077     |    8   |
|     weight_V_load_reg_1127     |    8   |
+--------------------------------+--------+
|              Total             |   322  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_132 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_193 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_198 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_203 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_208 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_213 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_218 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_223 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_228 |  p0  |   2  |  10  |   20   ||    9    |
|     h_reg_256     |  p0  |   2  |   5  |   10   ||    9    |
|     w_reg_268     |  p0  |   2  |   5  |   10   ||    9    |
|  p_Val2_s_reg_280 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   212  ||  19.056 ||   108   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   839  |   528  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   19   |    -   |   108  |
|  Register |    -   |    -   |   322  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   19   |  1161  |   636  |
+-----------+--------+--------+--------+--------+
