
uclab_hf.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003eec  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000054  080040bc  080040bc  000140bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004110  08004110  000200ac  2**0
                  CONTENTS
  4 .ARM          00000008  08004110  08004110  00014110  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004118  08004118  000200ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004118  08004118  00014118  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800411c  0800411c  0001411c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000ac  20000000  08004120  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005000  200000ac  080041cc  000200ac  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200050ac  080041cc  000250ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011c2d  00000000  00000000  000200dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002701  00000000  00000000  00031d09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000eb0  00000000  00000000  00034410  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d98  00000000  00000000  000352c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022ee8  00000000  00000000  00036058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012ac4  00000000  00000000  00058f40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d2b37  00000000  00000000  0006ba04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0013e53b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004030  00000000  00000000  0013e58c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000ac 	.word	0x200000ac
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080040a4 	.word	0x080040a4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000b0 	.word	0x200000b0
 800020c:	080040a4 	.word	0x080040a4

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b974 	b.w	80005c0 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468e      	mov	lr, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d14d      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fe:	428a      	cmp	r2, r1
 8000300:	4694      	mov	ip, r2
 8000302:	d969      	bls.n	80003d8 <__udivmoddi4+0xe8>
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	b152      	cbz	r2, 8000320 <__udivmoddi4+0x30>
 800030a:	fa01 f302 	lsl.w	r3, r1, r2
 800030e:	f1c2 0120 	rsb	r1, r2, #32
 8000312:	fa20 f101 	lsr.w	r1, r0, r1
 8000316:	fa0c fc02 	lsl.w	ip, ip, r2
 800031a:	ea41 0e03 	orr.w	lr, r1, r3
 800031e:	4094      	lsls	r4, r2
 8000320:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000324:	0c21      	lsrs	r1, r4, #16
 8000326:	fbbe f6f8 	udiv	r6, lr, r8
 800032a:	fa1f f78c 	uxth.w	r7, ip
 800032e:	fb08 e316 	mls	r3, r8, r6, lr
 8000332:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000336:	fb06 f107 	mul.w	r1, r6, r7
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f106 30ff 	add.w	r0, r6, #4294967295
 8000346:	f080 811f 	bcs.w	8000588 <__udivmoddi4+0x298>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 811c 	bls.w	8000588 <__udivmoddi4+0x298>
 8000350:	3e02      	subs	r6, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a5b      	subs	r3, r3, r1
 8000356:	b2a4      	uxth	r4, r4
 8000358:	fbb3 f0f8 	udiv	r0, r3, r8
 800035c:	fb08 3310 	mls	r3, r8, r0, r3
 8000360:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000364:	fb00 f707 	mul.w	r7, r0, r7
 8000368:	42a7      	cmp	r7, r4
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x92>
 800036c:	eb1c 0404 	adds.w	r4, ip, r4
 8000370:	f100 33ff 	add.w	r3, r0, #4294967295
 8000374:	f080 810a 	bcs.w	800058c <__udivmoddi4+0x29c>
 8000378:	42a7      	cmp	r7, r4
 800037a:	f240 8107 	bls.w	800058c <__udivmoddi4+0x29c>
 800037e:	4464      	add	r4, ip
 8000380:	3802      	subs	r0, #2
 8000382:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000386:	1be4      	subs	r4, r4, r7
 8000388:	2600      	movs	r6, #0
 800038a:	b11d      	cbz	r5, 8000394 <__udivmoddi4+0xa4>
 800038c:	40d4      	lsrs	r4, r2
 800038e:	2300      	movs	r3, #0
 8000390:	e9c5 4300 	strd	r4, r3, [r5]
 8000394:	4631      	mov	r1, r6
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d909      	bls.n	80003b2 <__udivmoddi4+0xc2>
 800039e:	2d00      	cmp	r5, #0
 80003a0:	f000 80ef 	beq.w	8000582 <__udivmoddi4+0x292>
 80003a4:	2600      	movs	r6, #0
 80003a6:	e9c5 0100 	strd	r0, r1, [r5]
 80003aa:	4630      	mov	r0, r6
 80003ac:	4631      	mov	r1, r6
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	fab3 f683 	clz	r6, r3
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	d14a      	bne.n	8000450 <__udivmoddi4+0x160>
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d302      	bcc.n	80003c4 <__udivmoddi4+0xd4>
 80003be:	4282      	cmp	r2, r0
 80003c0:	f200 80f9 	bhi.w	80005b6 <__udivmoddi4+0x2c6>
 80003c4:	1a84      	subs	r4, r0, r2
 80003c6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ca:	2001      	movs	r0, #1
 80003cc:	469e      	mov	lr, r3
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	d0e0      	beq.n	8000394 <__udivmoddi4+0xa4>
 80003d2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003d6:	e7dd      	b.n	8000394 <__udivmoddi4+0xa4>
 80003d8:	b902      	cbnz	r2, 80003dc <__udivmoddi4+0xec>
 80003da:	deff      	udf	#255	; 0xff
 80003dc:	fab2 f282 	clz	r2, r2
 80003e0:	2a00      	cmp	r2, #0
 80003e2:	f040 8092 	bne.w	800050a <__udivmoddi4+0x21a>
 80003e6:	eba1 010c 	sub.w	r1, r1, ip
 80003ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ee:	fa1f fe8c 	uxth.w	lr, ip
 80003f2:	2601      	movs	r6, #1
 80003f4:	0c20      	lsrs	r0, r4, #16
 80003f6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003fa:	fb07 1113 	mls	r1, r7, r3, r1
 80003fe:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000402:	fb0e f003 	mul.w	r0, lr, r3
 8000406:	4288      	cmp	r0, r1
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0x12c>
 800040a:	eb1c 0101 	adds.w	r1, ip, r1
 800040e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x12a>
 8000414:	4288      	cmp	r0, r1
 8000416:	f200 80cb 	bhi.w	80005b0 <__udivmoddi4+0x2c0>
 800041a:	4643      	mov	r3, r8
 800041c:	1a09      	subs	r1, r1, r0
 800041e:	b2a4      	uxth	r4, r4
 8000420:	fbb1 f0f7 	udiv	r0, r1, r7
 8000424:	fb07 1110 	mls	r1, r7, r0, r1
 8000428:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800042c:	fb0e fe00 	mul.w	lr, lr, r0
 8000430:	45a6      	cmp	lr, r4
 8000432:	d908      	bls.n	8000446 <__udivmoddi4+0x156>
 8000434:	eb1c 0404 	adds.w	r4, ip, r4
 8000438:	f100 31ff 	add.w	r1, r0, #4294967295
 800043c:	d202      	bcs.n	8000444 <__udivmoddi4+0x154>
 800043e:	45a6      	cmp	lr, r4
 8000440:	f200 80bb 	bhi.w	80005ba <__udivmoddi4+0x2ca>
 8000444:	4608      	mov	r0, r1
 8000446:	eba4 040e 	sub.w	r4, r4, lr
 800044a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800044e:	e79c      	b.n	800038a <__udivmoddi4+0x9a>
 8000450:	f1c6 0720 	rsb	r7, r6, #32
 8000454:	40b3      	lsls	r3, r6
 8000456:	fa22 fc07 	lsr.w	ip, r2, r7
 800045a:	ea4c 0c03 	orr.w	ip, ip, r3
 800045e:	fa20 f407 	lsr.w	r4, r0, r7
 8000462:	fa01 f306 	lsl.w	r3, r1, r6
 8000466:	431c      	orrs	r4, r3
 8000468:	40f9      	lsrs	r1, r7
 800046a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800046e:	fa00 f306 	lsl.w	r3, r0, r6
 8000472:	fbb1 f8f9 	udiv	r8, r1, r9
 8000476:	0c20      	lsrs	r0, r4, #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fb09 1118 	mls	r1, r9, r8, r1
 8000480:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000484:	fb08 f00e 	mul.w	r0, r8, lr
 8000488:	4288      	cmp	r0, r1
 800048a:	fa02 f206 	lsl.w	r2, r2, r6
 800048e:	d90b      	bls.n	80004a8 <__udivmoddi4+0x1b8>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f108 3aff 	add.w	sl, r8, #4294967295
 8000498:	f080 8088 	bcs.w	80005ac <__udivmoddi4+0x2bc>
 800049c:	4288      	cmp	r0, r1
 800049e:	f240 8085 	bls.w	80005ac <__udivmoddi4+0x2bc>
 80004a2:	f1a8 0802 	sub.w	r8, r8, #2
 80004a6:	4461      	add	r1, ip
 80004a8:	1a09      	subs	r1, r1, r0
 80004aa:	b2a4      	uxth	r4, r4
 80004ac:	fbb1 f0f9 	udiv	r0, r1, r9
 80004b0:	fb09 1110 	mls	r1, r9, r0, r1
 80004b4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004b8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004bc:	458e      	cmp	lr, r1
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x1e2>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004c8:	d26c      	bcs.n	80005a4 <__udivmoddi4+0x2b4>
 80004ca:	458e      	cmp	lr, r1
 80004cc:	d96a      	bls.n	80005a4 <__udivmoddi4+0x2b4>
 80004ce:	3802      	subs	r0, #2
 80004d0:	4461      	add	r1, ip
 80004d2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004d6:	fba0 9402 	umull	r9, r4, r0, r2
 80004da:	eba1 010e 	sub.w	r1, r1, lr
 80004de:	42a1      	cmp	r1, r4
 80004e0:	46c8      	mov	r8, r9
 80004e2:	46a6      	mov	lr, r4
 80004e4:	d356      	bcc.n	8000594 <__udivmoddi4+0x2a4>
 80004e6:	d053      	beq.n	8000590 <__udivmoddi4+0x2a0>
 80004e8:	b15d      	cbz	r5, 8000502 <__udivmoddi4+0x212>
 80004ea:	ebb3 0208 	subs.w	r2, r3, r8
 80004ee:	eb61 010e 	sbc.w	r1, r1, lr
 80004f2:	fa01 f707 	lsl.w	r7, r1, r7
 80004f6:	fa22 f306 	lsr.w	r3, r2, r6
 80004fa:	40f1      	lsrs	r1, r6
 80004fc:	431f      	orrs	r7, r3
 80004fe:	e9c5 7100 	strd	r7, r1, [r5]
 8000502:	2600      	movs	r6, #0
 8000504:	4631      	mov	r1, r6
 8000506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800050a:	f1c2 0320 	rsb	r3, r2, #32
 800050e:	40d8      	lsrs	r0, r3
 8000510:	fa0c fc02 	lsl.w	ip, ip, r2
 8000514:	fa21 f303 	lsr.w	r3, r1, r3
 8000518:	4091      	lsls	r1, r2
 800051a:	4301      	orrs	r1, r0
 800051c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000520:	fa1f fe8c 	uxth.w	lr, ip
 8000524:	fbb3 f0f7 	udiv	r0, r3, r7
 8000528:	fb07 3610 	mls	r6, r7, r0, r3
 800052c:	0c0b      	lsrs	r3, r1, #16
 800052e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000532:	fb00 f60e 	mul.w	r6, r0, lr
 8000536:	429e      	cmp	r6, r3
 8000538:	fa04 f402 	lsl.w	r4, r4, r2
 800053c:	d908      	bls.n	8000550 <__udivmoddi4+0x260>
 800053e:	eb1c 0303 	adds.w	r3, ip, r3
 8000542:	f100 38ff 	add.w	r8, r0, #4294967295
 8000546:	d22f      	bcs.n	80005a8 <__udivmoddi4+0x2b8>
 8000548:	429e      	cmp	r6, r3
 800054a:	d92d      	bls.n	80005a8 <__udivmoddi4+0x2b8>
 800054c:	3802      	subs	r0, #2
 800054e:	4463      	add	r3, ip
 8000550:	1b9b      	subs	r3, r3, r6
 8000552:	b289      	uxth	r1, r1
 8000554:	fbb3 f6f7 	udiv	r6, r3, r7
 8000558:	fb07 3316 	mls	r3, r7, r6, r3
 800055c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000560:	fb06 f30e 	mul.w	r3, r6, lr
 8000564:	428b      	cmp	r3, r1
 8000566:	d908      	bls.n	800057a <__udivmoddi4+0x28a>
 8000568:	eb1c 0101 	adds.w	r1, ip, r1
 800056c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000570:	d216      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000572:	428b      	cmp	r3, r1
 8000574:	d914      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000576:	3e02      	subs	r6, #2
 8000578:	4461      	add	r1, ip
 800057a:	1ac9      	subs	r1, r1, r3
 800057c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000580:	e738      	b.n	80003f4 <__udivmoddi4+0x104>
 8000582:	462e      	mov	r6, r5
 8000584:	4628      	mov	r0, r5
 8000586:	e705      	b.n	8000394 <__udivmoddi4+0xa4>
 8000588:	4606      	mov	r6, r0
 800058a:	e6e3      	b.n	8000354 <__udivmoddi4+0x64>
 800058c:	4618      	mov	r0, r3
 800058e:	e6f8      	b.n	8000382 <__udivmoddi4+0x92>
 8000590:	454b      	cmp	r3, r9
 8000592:	d2a9      	bcs.n	80004e8 <__udivmoddi4+0x1f8>
 8000594:	ebb9 0802 	subs.w	r8, r9, r2
 8000598:	eb64 0e0c 	sbc.w	lr, r4, ip
 800059c:	3801      	subs	r0, #1
 800059e:	e7a3      	b.n	80004e8 <__udivmoddi4+0x1f8>
 80005a0:	4646      	mov	r6, r8
 80005a2:	e7ea      	b.n	800057a <__udivmoddi4+0x28a>
 80005a4:	4620      	mov	r0, r4
 80005a6:	e794      	b.n	80004d2 <__udivmoddi4+0x1e2>
 80005a8:	4640      	mov	r0, r8
 80005aa:	e7d1      	b.n	8000550 <__udivmoddi4+0x260>
 80005ac:	46d0      	mov	r8, sl
 80005ae:	e77b      	b.n	80004a8 <__udivmoddi4+0x1b8>
 80005b0:	3b02      	subs	r3, #2
 80005b2:	4461      	add	r1, ip
 80005b4:	e732      	b.n	800041c <__udivmoddi4+0x12c>
 80005b6:	4630      	mov	r0, r6
 80005b8:	e709      	b.n	80003ce <__udivmoddi4+0xde>
 80005ba:	4464      	add	r4, ip
 80005bc:	3802      	subs	r0, #2
 80005be:	e742      	b.n	8000446 <__udivmoddi4+0x156>

080005c0 <__aeabi_idiv0>:
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop

080005c4 <Write7segsel>:
#include "7seg.h"

//Function to write a specific digit on the display
void Write7segsel(GPIO_PinState sel1, GPIO_PinState sel0)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b082      	sub	sp, #8
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	4603      	mov	r3, r0
 80005cc:	460a      	mov	r2, r1
 80005ce:	71fb      	strb	r3, [r7, #7]
 80005d0:	4613      	mov	r3, r2
 80005d2:	71bb      	strb	r3, [r7, #6]
	if(sel0 == GPIO_PIN_SET)
 80005d4:	79bb      	ldrb	r3, [r7, #6]
 80005d6:	2b01      	cmp	r3, #1
 80005d8:	d106      	bne.n	80005e8 <Write7segsel+0x24>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 80005da:	2201      	movs	r2, #1
 80005dc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005e0:	480e      	ldr	r0, [pc, #56]	; (800061c <Write7segsel+0x58>)
 80005e2:	f001 f9af 	bl	8001944 <HAL_GPIO_WritePin>
 80005e6:	e005      	b.n	80005f4 <Write7segsel+0x30>
	else
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 80005e8:	2200      	movs	r2, #0
 80005ea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005ee:	480b      	ldr	r0, [pc, #44]	; (800061c <Write7segsel+0x58>)
 80005f0:	f001 f9a8 	bl	8001944 <HAL_GPIO_WritePin>

	if(sel1 == GPIO_PIN_SET)
 80005f4:	79fb      	ldrb	r3, [r7, #7]
 80005f6:	2b01      	cmp	r3, #1
 80005f8:	d106      	bne.n	8000608 <Write7segsel+0x44>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 80005fa:	2201      	movs	r2, #1
 80005fc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000600:	4806      	ldr	r0, [pc, #24]	; (800061c <Write7segsel+0x58>)
 8000602:	f001 f99f 	bl	8001944 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
}
 8000606:	e005      	b.n	8000614 <Write7segsel+0x50>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8000608:	2200      	movs	r2, #0
 800060a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800060e:	4803      	ldr	r0, [pc, #12]	; (800061c <Write7segsel+0x58>)
 8000610:	f001 f998 	bl	8001944 <HAL_GPIO_WritePin>
}
 8000614:	bf00      	nop
 8000616:	3708      	adds	r7, #8
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}
 800061c:	40020000 	.word	0x40020000

08000620 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b08a      	sub	sp, #40	; 0x28
 8000624:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000626:	f107 0314 	add.w	r3, r7, #20
 800062a:	2200      	movs	r2, #0
 800062c:	601a      	str	r2, [r3, #0]
 800062e:	605a      	str	r2, [r3, #4]
 8000630:	609a      	str	r2, [r3, #8]
 8000632:	60da      	str	r2, [r3, #12]
 8000634:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000636:	2300      	movs	r3, #0
 8000638:	613b      	str	r3, [r7, #16]
 800063a:	4b50      	ldr	r3, [pc, #320]	; (800077c <MX_GPIO_Init+0x15c>)
 800063c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800063e:	4a4f      	ldr	r2, [pc, #316]	; (800077c <MX_GPIO_Init+0x15c>)
 8000640:	f043 0304 	orr.w	r3, r3, #4
 8000644:	6313      	str	r3, [r2, #48]	; 0x30
 8000646:	4b4d      	ldr	r3, [pc, #308]	; (800077c <MX_GPIO_Init+0x15c>)
 8000648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800064a:	f003 0304 	and.w	r3, r3, #4
 800064e:	613b      	str	r3, [r7, #16]
 8000650:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000652:	2300      	movs	r3, #0
 8000654:	60fb      	str	r3, [r7, #12]
 8000656:	4b49      	ldr	r3, [pc, #292]	; (800077c <MX_GPIO_Init+0x15c>)
 8000658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800065a:	4a48      	ldr	r2, [pc, #288]	; (800077c <MX_GPIO_Init+0x15c>)
 800065c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000660:	6313      	str	r3, [r2, #48]	; 0x30
 8000662:	4b46      	ldr	r3, [pc, #280]	; (800077c <MX_GPIO_Init+0x15c>)
 8000664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000666:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800066a:	60fb      	str	r3, [r7, #12]
 800066c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800066e:	2300      	movs	r3, #0
 8000670:	60bb      	str	r3, [r7, #8]
 8000672:	4b42      	ldr	r3, [pc, #264]	; (800077c <MX_GPIO_Init+0x15c>)
 8000674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000676:	4a41      	ldr	r2, [pc, #260]	; (800077c <MX_GPIO_Init+0x15c>)
 8000678:	f043 0301 	orr.w	r3, r3, #1
 800067c:	6313      	str	r3, [r2, #48]	; 0x30
 800067e:	4b3f      	ldr	r3, [pc, #252]	; (800077c <MX_GPIO_Init+0x15c>)
 8000680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000682:	f003 0301 	and.w	r3, r3, #1
 8000686:	60bb      	str	r3, [r7, #8]
 8000688:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800068a:	2300      	movs	r3, #0
 800068c:	607b      	str	r3, [r7, #4]
 800068e:	4b3b      	ldr	r3, [pc, #236]	; (800077c <MX_GPIO_Init+0x15c>)
 8000690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000692:	4a3a      	ldr	r2, [pc, #232]	; (800077c <MX_GPIO_Init+0x15c>)
 8000694:	f043 0302 	orr.w	r3, r3, #2
 8000698:	6313      	str	r3, [r2, #48]	; 0x30
 800069a:	4b38      	ldr	r3, [pc, #224]	; (800077c <MX_GPIO_Init+0x15c>)
 800069c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800069e:	f003 0302 	and.w	r3, r3, #2
 80006a2:	607b      	str	r3, [r7, #4]
 80006a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 80006a6:	2200      	movs	r2, #0
 80006a8:	f44f 51e1 	mov.w	r1, #7200	; 0x1c20
 80006ac:	4834      	ldr	r0, [pc, #208]	; (8000780 <MX_GPIO_Init+0x160>)
 80006ae:	f001 f949 	bl	8001944 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 80006b2:	2200      	movs	r2, #0
 80006b4:	f44f 7140 	mov.w	r1, #768	; 0x300
 80006b8:	4832      	ldr	r0, [pc, #200]	; (8000784 <MX_GPIO_Init+0x164>)
 80006ba:	f001 f943 	bl	8001944 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006be:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80006c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006c4:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80006c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ca:	2300      	movs	r3, #0
 80006cc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006ce:	f107 0314 	add.w	r3, r7, #20
 80006d2:	4619      	mov	r1, r3
 80006d4:	482b      	ldr	r0, [pc, #172]	; (8000784 <MX_GPIO_Init+0x164>)
 80006d6:	f000 ff89 	bl	80015ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PA10 PA11 PA12 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80006da:	f44f 53e1 	mov.w	r3, #7200	; 0x1c20
 80006de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006e0:	2301      	movs	r3, #1
 80006e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e4:	2300      	movs	r3, #0
 80006e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006e8:	2300      	movs	r3, #0
 80006ea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ec:	f107 0314 	add.w	r3, r7, #20
 80006f0:	4619      	mov	r1, r3
 80006f2:	4823      	ldr	r0, [pc, #140]	; (8000780 <MX_GPIO_Init+0x160>)
 80006f4:	f000 ff7a 	bl	80015ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80006f8:	2340      	movs	r3, #64	; 0x40
 80006fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006fc:	2300      	movs	r3, #0
 80006fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000700:	2300      	movs	r3, #0
 8000702:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000704:	f107 0314 	add.w	r3, r7, #20
 8000708:	4619      	mov	r1, r3
 800070a:	481d      	ldr	r0, [pc, #116]	; (8000780 <MX_GPIO_Init+0x160>)
 800070c:	f000 ff6e 	bl	80015ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000710:	2380      	movs	r3, #128	; 0x80
 8000712:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000714:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000718:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800071a:	2300      	movs	r3, #0
 800071c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800071e:	f107 0314 	add.w	r3, r7, #20
 8000722:	4619      	mov	r1, r3
 8000724:	4816      	ldr	r0, [pc, #88]	; (8000780 <MX_GPIO_Init+0x160>)
 8000726:	f000 ff61 	bl	80015ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800072a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800072e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000730:	2301      	movs	r3, #1
 8000732:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000734:	2300      	movs	r3, #0
 8000736:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000738:	2300      	movs	r3, #0
 800073a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800073c:	f107 0314 	add.w	r3, r7, #20
 8000740:	4619      	mov	r1, r3
 8000742:	4810      	ldr	r0, [pc, #64]	; (8000784 <MX_GPIO_Init+0x164>)
 8000744:	f000 ff52 	bl	80015ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000748:	f44f 7340 	mov.w	r3, #768	; 0x300
 800074c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800074e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000752:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000754:	2300      	movs	r3, #0
 8000756:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000758:	f107 0314 	add.w	r3, r7, #20
 800075c:	4619      	mov	r1, r3
 800075e:	4808      	ldr	r0, [pc, #32]	; (8000780 <MX_GPIO_Init+0x160>)
 8000760:	f000 ff44 	bl	80015ec <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000764:	2200      	movs	r2, #0
 8000766:	2100      	movs	r1, #0
 8000768:	2017      	movs	r0, #23
 800076a:	f000 ff08 	bl	800157e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800076e:	2017      	movs	r0, #23
 8000770:	f000 ff21 	bl	80015b6 <HAL_NVIC_EnableIRQ>

}
 8000774:	bf00      	nop
 8000776:	3728      	adds	r7, #40	; 0x28
 8000778:	46bd      	mov	sp, r7
 800077a:	bd80      	pop	{r7, pc}
 800077c:	40023800 	.word	0x40023800
 8000780:	40020000 	.word	0x40020000
 8000784:	40020800 	.word	0x40020800

08000788 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 2 */
//Callback for the EXTI ITs
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b084      	sub	sp, #16
 800078c:	af00      	add	r7, sp, #0
 800078e:	4603      	mov	r3, r0
 8000790:	80fb      	strh	r3, [r7, #6]
	//If the sensor detects a step, it gives us an IT
	//Here we increase the step counter, save the timestamp and send it on USART to the PC
	if(GPIO_Pin == GPIO_PIN_9)
 8000792:	88fb      	ldrh	r3, [r7, #6]
 8000794:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000798:	d124      	bne.n	80007e4 <HAL_GPIO_EXTI_Callback+0x5c>
	{
		//increasing the step counter
		digitindex0++;
 800079a:	4b24      	ldr	r3, [pc, #144]	; (800082c <HAL_GPIO_EXTI_Callback+0xa4>)
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	3301      	adds	r3, #1
 80007a0:	4a22      	ldr	r2, [pc, #136]	; (800082c <HAL_GPIO_EXTI_Callback+0xa4>)
 80007a2:	6013      	str	r3, [r2, #0]

		//saving the timestamp
		steptimes[steptimesindex] = time;
 80007a4:	4b22      	ldr	r3, [pc, #136]	; (8000830 <HAL_GPIO_EXTI_Callback+0xa8>)
 80007a6:	881b      	ldrh	r3, [r3, #0]
 80007a8:	461a      	mov	r2, r3
 80007aa:	4b22      	ldr	r3, [pc, #136]	; (8000834 <HAL_GPIO_EXTI_Callback+0xac>)
 80007ac:	8819      	ldrh	r1, [r3, #0]
 80007ae:	4b22      	ldr	r3, [pc, #136]	; (8000838 <HAL_GPIO_EXTI_Callback+0xb0>)
 80007b0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

		//putting the time into a string
		sprintf(timestampstr, "%d\r\n", time);
 80007b4:	4b1f      	ldr	r3, [pc, #124]	; (8000834 <HAL_GPIO_EXTI_Callback+0xac>)
 80007b6:	881b      	ldrh	r3, [r3, #0]
 80007b8:	461a      	mov	r2, r3
 80007ba:	4920      	ldr	r1, [pc, #128]	; (800083c <HAL_GPIO_EXTI_Callback+0xb4>)
 80007bc:	4820      	ldr	r0, [pc, #128]	; (8000840 <HAL_GPIO_EXTI_Callback+0xb8>)
 80007be:	f003 f803 	bl	80037c8 <siprintf>

		//sending it out on USART
		HAL_UART_Transmit(&huart2, (uint8_t*) timestampstr, strlen(timestampstr), -1);
 80007c2:	481f      	ldr	r0, [pc, #124]	; (8000840 <HAL_GPIO_EXTI_Callback+0xb8>)
 80007c4:	f7ff fd24 	bl	8000210 <strlen>
 80007c8:	4603      	mov	r3, r0
 80007ca:	b29a      	uxth	r2, r3
 80007cc:	f04f 33ff 	mov.w	r3, #4294967295
 80007d0:	491b      	ldr	r1, [pc, #108]	; (8000840 <HAL_GPIO_EXTI_Callback+0xb8>)
 80007d2:	481c      	ldr	r0, [pc, #112]	; (8000844 <HAL_GPIO_EXTI_Callback+0xbc>)
 80007d4:	f002 fc51 	bl	800307a <HAL_UART_Transmit>

		//of course, at last, we have to increment the index
		steptimesindex++;
 80007d8:	4b15      	ldr	r3, [pc, #84]	; (8000830 <HAL_GPIO_EXTI_Callback+0xa8>)
 80007da:	881b      	ldrh	r3, [r3, #0]
 80007dc:	3301      	adds	r3, #1
 80007de:	b29a      	uxth	r2, r3
 80007e0:	4b13      	ldr	r3, [pc, #76]	; (8000830 <HAL_GPIO_EXTI_Callback+0xa8>)
 80007e2:	801a      	strh	r2, [r3, #0]
	}

	//If we push the button we have to zero the steps and the timestamps
	if(GPIO_Pin == GPIO_PIN_7)
 80007e4:	88fb      	ldrh	r3, [r7, #6]
 80007e6:	2b80      	cmp	r3, #128	; 0x80
 80007e8:	d11b      	bne.n	8000822 <HAL_GPIO_EXTI_Callback+0x9a>
	{
		digitindex0 = 0;
 80007ea:	4b10      	ldr	r3, [pc, #64]	; (800082c <HAL_GPIO_EXTI_Callback+0xa4>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	601a      	str	r2, [r3, #0]
		digitindex1 = 0;
 80007f0:	4b15      	ldr	r3, [pc, #84]	; (8000848 <HAL_GPIO_EXTI_Callback+0xc0>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	601a      	str	r2, [r3, #0]
		digitindex2 = 0;
 80007f6:	4b15      	ldr	r3, [pc, #84]	; (800084c <HAL_GPIO_EXTI_Callback+0xc4>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	601a      	str	r2, [r3, #0]
		digitindex3 = 0;
 80007fc:	4b14      	ldr	r3, [pc, #80]	; (8000850 <HAL_GPIO_EXTI_Callback+0xc8>)
 80007fe:	2200      	movs	r2, #0
 8000800:	601a      	str	r2, [r3, #0]

		for(int i = 0; i<10000; i++)
 8000802:	2300      	movs	r3, #0
 8000804:	60fb      	str	r3, [r7, #12]
 8000806:	e007      	b.n	8000818 <HAL_GPIO_EXTI_Callback+0x90>
		{
			steptimes[i] = 0;
 8000808:	4a0b      	ldr	r2, [pc, #44]	; (8000838 <HAL_GPIO_EXTI_Callback+0xb0>)
 800080a:	68fb      	ldr	r3, [r7, #12]
 800080c:	2100      	movs	r1, #0
 800080e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(int i = 0; i<10000; i++)
 8000812:	68fb      	ldr	r3, [r7, #12]
 8000814:	3301      	adds	r3, #1
 8000816:	60fb      	str	r3, [r7, #12]
 8000818:	68fb      	ldr	r3, [r7, #12]
 800081a:	f242 720f 	movw	r2, #9999	; 0x270f
 800081e:	4293      	cmp	r3, r2
 8000820:	ddf2      	ble.n	8000808 <HAL_GPIO_EXTI_Callback+0x80>
		}
	}
}
 8000822:	bf00      	nop
 8000824:	3710      	adds	r7, #16
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	200000c8 	.word	0x200000c8
 8000830:	20004ef6 	.word	0x20004ef6
 8000834:	20004ef8 	.word	0x20004ef8
 8000838:	200000d8 	.word	0x200000d8
 800083c:	080040bc 	.word	0x080040bc
 8000840:	20004efc 	.word	0x20004efc
 8000844:	20005054 	.word	0x20005054
 8000848:	200000cc 	.word	0x200000cc
 800084c:	200000d0 	.word	0x200000d0
 8000850:	200000d4 	.word	0x200000d4

08000854 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000858:	f000 fd44 	bl	80012e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800085c:	f000 f830 	bl	80008c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000860:	f7ff fede 	bl	8000620 <MX_GPIO_Init>
  MX_SPI2_Init();
 8000864:	f000 f95c 	bl	8000b20 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 8000868:	f000 fca0 	bl	80011ac <MX_USART2_UART_Init>
  MX_SPI3_Init();
 800086c:	f000 f98e 	bl	8000b8c <MX_SPI3_Init>
  MX_TIM10_Init();
 8000870:	f000 fb3c 	bl	8000eec <MX_TIM10_Init>
  MX_TIM11_Init();
 8000874:	f000 fb5e 	bl	8000f34 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */

  //Starting the timers with interrupts
  HAL_TIM_Base_Start_IT(&htim10);
 8000878:	480d      	ldr	r0, [pc, #52]	; (80008b0 <main+0x5c>)
 800087a:	f002 f95d 	bl	8002b38 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim11);
 800087e:	480d      	ldr	r0, [pc, #52]	; (80008b4 <main+0x60>)
 8000880:	f002 f95a 	bl	8002b38 <HAL_TIM_Base_Start_IT>

  //Disabling the CS for the sensor
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 8000884:	2201      	movs	r2, #1
 8000886:	f44f 7180 	mov.w	r1, #256	; 0x100
 800088a:	480b      	ldr	r0, [pc, #44]	; (80008b8 <main+0x64>)
 800088c:	f001 f85a 	bl	8001944 <HAL_GPIO_WritePin>

  //Initializing the sensor
  SensorInit();
 8000890:	f000 f88a 	bl	80009a8 <SensorInit>

  //Enable the 7seg displays (we always want to see the steps on it)
  //Shift register LE
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8000894:	2201      	movs	r2, #1
 8000896:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800089a:	4808      	ldr	r0, [pc, #32]	; (80008bc <main+0x68>)
 800089c:	f001 f852 	bl	8001944 <HAL_GPIO_WritePin>

  //Shift register OE
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 80008a0:	2200      	movs	r2, #0
 80008a2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008a6:	4804      	ldr	r0, [pc, #16]	; (80008b8 <main+0x64>)
 80008a8:	f001 f84c 	bl	8001944 <HAL_GPIO_WritePin>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80008ac:	e7fe      	b.n	80008ac <main+0x58>
 80008ae:	bf00      	nop
 80008b0:	20004fc4 	.word	0x20004fc4
 80008b4:	2000500c 	.word	0x2000500c
 80008b8:	40020800 	.word	0x40020800
 80008bc:	40020000 	.word	0x40020000

080008c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b094      	sub	sp, #80	; 0x50
 80008c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008c6:	f107 031c 	add.w	r3, r7, #28
 80008ca:	2234      	movs	r2, #52	; 0x34
 80008cc:	2100      	movs	r1, #0
 80008ce:	4618      	mov	r0, r3
 80008d0:	f002 ff72 	bl	80037b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008d4:	f107 0308 	add.w	r3, r7, #8
 80008d8:	2200      	movs	r2, #0
 80008da:	601a      	str	r2, [r3, #0]
 80008dc:	605a      	str	r2, [r3, #4]
 80008de:	609a      	str	r2, [r3, #8]
 80008e0:	60da      	str	r2, [r3, #12]
 80008e2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008e4:	2300      	movs	r3, #0
 80008e6:	607b      	str	r3, [r7, #4]
 80008e8:	4b2a      	ldr	r3, [pc, #168]	; (8000994 <SystemClock_Config+0xd4>)
 80008ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008ec:	4a29      	ldr	r2, [pc, #164]	; (8000994 <SystemClock_Config+0xd4>)
 80008ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008f2:	6413      	str	r3, [r2, #64]	; 0x40
 80008f4:	4b27      	ldr	r3, [pc, #156]	; (8000994 <SystemClock_Config+0xd4>)
 80008f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008fc:	607b      	str	r3, [r7, #4]
 80008fe:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000900:	2300      	movs	r3, #0
 8000902:	603b      	str	r3, [r7, #0]
 8000904:	4b24      	ldr	r3, [pc, #144]	; (8000998 <SystemClock_Config+0xd8>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800090c:	4a22      	ldr	r2, [pc, #136]	; (8000998 <SystemClock_Config+0xd8>)
 800090e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000912:	6013      	str	r3, [r2, #0]
 8000914:	4b20      	ldr	r3, [pc, #128]	; (8000998 <SystemClock_Config+0xd8>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800091c:	603b      	str	r3, [r7, #0]
 800091e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000920:	2302      	movs	r3, #2
 8000922:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000924:	2301      	movs	r3, #1
 8000926:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000928:	2310      	movs	r3, #16
 800092a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800092c:	2302      	movs	r3, #2
 800092e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000930:	2300      	movs	r3, #0
 8000932:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000934:	2310      	movs	r3, #16
 8000936:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000938:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800093c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800093e:	2304      	movs	r3, #4
 8000940:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000942:	2302      	movs	r3, #2
 8000944:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000946:	2302      	movs	r3, #2
 8000948:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800094a:	f107 031c 	add.w	r3, r7, #28
 800094e:	4618      	mov	r0, r3
 8000950:	f001 fb74 	bl	800203c <HAL_RCC_OscConfig>
 8000954:	4603      	mov	r3, r0
 8000956:	2b00      	cmp	r3, #0
 8000958:	d001      	beq.n	800095e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800095a:	f000 f81f 	bl	800099c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800095e:	230f      	movs	r3, #15
 8000960:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000962:	2302      	movs	r3, #2
 8000964:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000966:	2300      	movs	r3, #0
 8000968:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800096a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800096e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000970:	2300      	movs	r3, #0
 8000972:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000974:	f107 0308 	add.w	r3, r7, #8
 8000978:	2102      	movs	r1, #2
 800097a:	4618      	mov	r0, r3
 800097c:	f001 f814 	bl	80019a8 <HAL_RCC_ClockConfig>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d001      	beq.n	800098a <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000986:	f000 f809 	bl	800099c <Error_Handler>
  }
}
 800098a:	bf00      	nop
 800098c:	3750      	adds	r7, #80	; 0x50
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	40023800 	.word	0x40023800
 8000998:	40007000 	.word	0x40007000

0800099c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800099c:	b480      	push	{r7}
 800099e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009a0:	b672      	cpsid	i
}
 80009a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009a4:	e7fe      	b.n	80009a4 <Error_Handler+0x8>
	...

080009a8 <SensorInit>:
#include "sensor.h"

//Function to initialize the sensor
//We write the specific bits to the required registers
void SensorInit()
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 80009ac:	2200      	movs	r2, #0
 80009ae:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009b2:	484d      	ldr	r0, [pc, #308]	; (8000ae8 <SensorInit+0x140>)
 80009b4:	f000 ffc6 	bl	8001944 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &sensorCTRL1_XLAddress, 1, -1);
 80009b8:	f04f 33ff 	mov.w	r3, #4294967295
 80009bc:	2201      	movs	r2, #1
 80009be:	494b      	ldr	r1, [pc, #300]	; (8000aec <SensorInit+0x144>)
 80009c0:	484b      	ldr	r0, [pc, #300]	; (8000af0 <SensorInit+0x148>)
 80009c2:	f001 fe62 	bl	800268a <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, &sensorCTRL1_XLData, 1, -1);
 80009c6:	f04f 33ff 	mov.w	r3, #4294967295
 80009ca:	2201      	movs	r2, #1
 80009cc:	4949      	ldr	r1, [pc, #292]	; (8000af4 <SensorInit+0x14c>)
 80009ce:	4848      	ldr	r0, [pc, #288]	; (8000af0 <SensorInit+0x148>)
 80009d0:	f001 fe5b 	bl	800268a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 80009d4:	2201      	movs	r2, #1
 80009d6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009da:	4843      	ldr	r0, [pc, #268]	; (8000ae8 <SensorInit+0x140>)
 80009dc:	f000 ffb2 	bl	8001944 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 80009e0:	2200      	movs	r2, #0
 80009e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009e6:	4840      	ldr	r0, [pc, #256]	; (8000ae8 <SensorInit+0x140>)
 80009e8:	f000 ffac 	bl	8001944 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &sensorCTRL10_CAddress, 1, -1);
 80009ec:	f04f 33ff 	mov.w	r3, #4294967295
 80009f0:	2201      	movs	r2, #1
 80009f2:	4941      	ldr	r1, [pc, #260]	; (8000af8 <SensorInit+0x150>)
 80009f4:	483e      	ldr	r0, [pc, #248]	; (8000af0 <SensorInit+0x148>)
 80009f6:	f001 fe48 	bl	800268a <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, &sensorCTRL10_CData, 1, -1);
 80009fa:	f04f 33ff 	mov.w	r3, #4294967295
 80009fe:	2201      	movs	r2, #1
 8000a00:	493e      	ldr	r1, [pc, #248]	; (8000afc <SensorInit+0x154>)
 8000a02:	483b      	ldr	r0, [pc, #236]	; (8000af0 <SensorInit+0x148>)
 8000a04:	f001 fe41 	bl	800268a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 8000a08:	2201      	movs	r2, #1
 8000a0a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a0e:	4836      	ldr	r0, [pc, #216]	; (8000ae8 <SensorInit+0x140>)
 8000a10:	f000 ff98 	bl	8001944 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 8000a14:	2200      	movs	r2, #0
 8000a16:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a1a:	4833      	ldr	r0, [pc, #204]	; (8000ae8 <SensorInit+0x140>)
 8000a1c:	f000 ff92 	bl	8001944 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &sensorTAPCFGAddress, 1, -1);
 8000a20:	f04f 33ff 	mov.w	r3, #4294967295
 8000a24:	2201      	movs	r2, #1
 8000a26:	4936      	ldr	r1, [pc, #216]	; (8000b00 <SensorInit+0x158>)
 8000a28:	4831      	ldr	r0, [pc, #196]	; (8000af0 <SensorInit+0x148>)
 8000a2a:	f001 fe2e 	bl	800268a <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, &sensorTAPCFGData, 1, -1);
 8000a2e:	f04f 33ff 	mov.w	r3, #4294967295
 8000a32:	2201      	movs	r2, #1
 8000a34:	4933      	ldr	r1, [pc, #204]	; (8000b04 <SensorInit+0x15c>)
 8000a36:	482e      	ldr	r0, [pc, #184]	; (8000af0 <SensorInit+0x148>)
 8000a38:	f001 fe27 	bl	800268a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 8000a3c:	2201      	movs	r2, #1
 8000a3e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a42:	4829      	ldr	r0, [pc, #164]	; (8000ae8 <SensorInit+0x140>)
 8000a44:	f000 ff7e 	bl	8001944 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 8000a48:	2200      	movs	r2, #0
 8000a4a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a4e:	4826      	ldr	r0, [pc, #152]	; (8000ae8 <SensorInit+0x140>)
 8000a50:	f000 ff78 	bl	8001944 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &sensorINT1_CTRLAddress, 1, -1);
 8000a54:	f04f 33ff 	mov.w	r3, #4294967295
 8000a58:	2201      	movs	r2, #1
 8000a5a:	492b      	ldr	r1, [pc, #172]	; (8000b08 <SensorInit+0x160>)
 8000a5c:	4824      	ldr	r0, [pc, #144]	; (8000af0 <SensorInit+0x148>)
 8000a5e:	f001 fe14 	bl	800268a <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, &sensorINT1_CTRLData, 1, -1);
 8000a62:	f04f 33ff 	mov.w	r3, #4294967295
 8000a66:	2201      	movs	r2, #1
 8000a68:	4928      	ldr	r1, [pc, #160]	; (8000b0c <SensorInit+0x164>)
 8000a6a:	4821      	ldr	r0, [pc, #132]	; (8000af0 <SensorInit+0x148>)
 8000a6c:	f001 fe0d 	bl	800268a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 8000a70:	2201      	movs	r2, #1
 8000a72:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a76:	481c      	ldr	r0, [pc, #112]	; (8000ae8 <SensorInit+0x140>)
 8000a78:	f000 ff64 	bl	8001944 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a82:	4819      	ldr	r0, [pc, #100]	; (8000ae8 <SensorInit+0x140>)
 8000a84:	f000 ff5e 	bl	8001944 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &sensorSTEP_COUNT_DELTAAddress, 1, -1);
 8000a88:	f04f 33ff 	mov.w	r3, #4294967295
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	4920      	ldr	r1, [pc, #128]	; (8000b10 <SensorInit+0x168>)
 8000a90:	4817      	ldr	r0, [pc, #92]	; (8000af0 <SensorInit+0x148>)
 8000a92:	f001 fdfa 	bl	800268a <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, &sensorSTEP_COUNT_DELTAData, 1, -1);
 8000a96:	f04f 33ff 	mov.w	r3, #4294967295
 8000a9a:	2201      	movs	r2, #1
 8000a9c:	491d      	ldr	r1, [pc, #116]	; (8000b14 <SensorInit+0x16c>)
 8000a9e:	4814      	ldr	r0, [pc, #80]	; (8000af0 <SensorInit+0x148>)
 8000aa0:	f001 fdf3 	bl	800268a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 8000aa4:	2201      	movs	r2, #1
 8000aa6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000aaa:	480f      	ldr	r0, [pc, #60]	; (8000ae8 <SensorInit+0x140>)
 8000aac:	f000 ff4a 	bl	8001944 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ab6:	480c      	ldr	r0, [pc, #48]	; (8000ae8 <SensorInit+0x140>)
 8000ab8:	f000 ff44 	bl	8001944 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &sensorINT2_CTRLAddress, 1, -1);
 8000abc:	f04f 33ff 	mov.w	r3, #4294967295
 8000ac0:	2201      	movs	r2, #1
 8000ac2:	4915      	ldr	r1, [pc, #84]	; (8000b18 <SensorInit+0x170>)
 8000ac4:	480a      	ldr	r0, [pc, #40]	; (8000af0 <SensorInit+0x148>)
 8000ac6:	f001 fde0 	bl	800268a <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, &sensorINT2_CTRLData, 1, -1);
 8000aca:	f04f 33ff 	mov.w	r3, #4294967295
 8000ace:	2201      	movs	r2, #1
 8000ad0:	4912      	ldr	r1, [pc, #72]	; (8000b1c <SensorInit+0x174>)
 8000ad2:	4807      	ldr	r0, [pc, #28]	; (8000af0 <SensorInit+0x148>)
 8000ad4:	f001 fdd9 	bl	800268a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 8000ad8:	2201      	movs	r2, #1
 8000ada:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ade:	4802      	ldr	r0, [pc, #8]	; (8000ae8 <SensorInit+0x140>)
 8000ae0:	f000 ff30 	bl	8001944 <HAL_GPIO_WritePin>


}
 8000ae4:	bf00      	nop
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	40020800 	.word	0x40020800
 8000aec:	20000034 	.word	0x20000034
 8000af0:	20004f68 	.word	0x20004f68
 8000af4:	20000035 	.word	0x20000035
 8000af8:	20000032 	.word	0x20000032
 8000afc:	20000033 	.word	0x20000033
 8000b00:	20000030 	.word	0x20000030
 8000b04:	20000031 	.word	0x20000031
 8000b08:	2000002e 	.word	0x2000002e
 8000b0c:	2000002f 	.word	0x2000002f
 8000b10:	20000036 	.word	0x20000036
 8000b14:	20000037 	.word	0x20000037
 8000b18:	20000038 	.word	0x20000038
 8000b1c:	20000039 	.word	0x20000039

08000b20 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8000b24:	4b17      	ldr	r3, [pc, #92]	; (8000b84 <MX_SPI2_Init+0x64>)
 8000b26:	4a18      	ldr	r2, [pc, #96]	; (8000b88 <MX_SPI2_Init+0x68>)
 8000b28:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000b2a:	4b16      	ldr	r3, [pc, #88]	; (8000b84 <MX_SPI2_Init+0x64>)
 8000b2c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000b30:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000b32:	4b14      	ldr	r3, [pc, #80]	; (8000b84 <MX_SPI2_Init+0x64>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b38:	4b12      	ldr	r3, [pc, #72]	; (8000b84 <MX_SPI2_Init+0x64>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b3e:	4b11      	ldr	r3, [pc, #68]	; (8000b84 <MX_SPI2_Init+0x64>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b44:	4b0f      	ldr	r3, [pc, #60]	; (8000b84 <MX_SPI2_Init+0x64>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000b4a:	4b0e      	ldr	r3, [pc, #56]	; (8000b84 <MX_SPI2_Init+0x64>)
 8000b4c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b50:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000b52:	4b0c      	ldr	r3, [pc, #48]	; (8000b84 <MX_SPI2_Init+0x64>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b58:	4b0a      	ldr	r3, [pc, #40]	; (8000b84 <MX_SPI2_Init+0x64>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b5e:	4b09      	ldr	r3, [pc, #36]	; (8000b84 <MX_SPI2_Init+0x64>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b64:	4b07      	ldr	r3, [pc, #28]	; (8000b84 <MX_SPI2_Init+0x64>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000b6a:	4b06      	ldr	r3, [pc, #24]	; (8000b84 <MX_SPI2_Init+0x64>)
 8000b6c:	220a      	movs	r2, #10
 8000b6e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000b70:	4804      	ldr	r0, [pc, #16]	; (8000b84 <MX_SPI2_Init+0x64>)
 8000b72:	f001 fd01 	bl	8002578 <HAL_SPI_Init>
 8000b76:	4603      	mov	r3, r0
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d001      	beq.n	8000b80 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000b7c:	f7ff ff0e 	bl	800099c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000b80:	bf00      	nop
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	20004f10 	.word	0x20004f10
 8000b88:	40003800 	.word	0x40003800

08000b8c <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8000b90:	4b17      	ldr	r3, [pc, #92]	; (8000bf0 <MX_SPI3_Init+0x64>)
 8000b92:	4a18      	ldr	r2, [pc, #96]	; (8000bf4 <MX_SPI3_Init+0x68>)
 8000b94:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000b96:	4b16      	ldr	r3, [pc, #88]	; (8000bf0 <MX_SPI3_Init+0x64>)
 8000b98:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000b9c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000b9e:	4b14      	ldr	r3, [pc, #80]	; (8000bf0 <MX_SPI3_Init+0x64>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ba4:	4b12      	ldr	r3, [pc, #72]	; (8000bf0 <MX_SPI3_Init+0x64>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000baa:	4b11      	ldr	r3, [pc, #68]	; (8000bf0 <MX_SPI3_Init+0x64>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000bb0:	4b0f      	ldr	r3, [pc, #60]	; (8000bf0 <MX_SPI3_Init+0x64>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000bb6:	4b0e      	ldr	r3, [pc, #56]	; (8000bf0 <MX_SPI3_Init+0x64>)
 8000bb8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000bbc:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000bbe:	4b0c      	ldr	r3, [pc, #48]	; (8000bf0 <MX_SPI3_Init+0x64>)
 8000bc0:	2208      	movs	r2, #8
 8000bc2:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bc4:	4b0a      	ldr	r3, [pc, #40]	; (8000bf0 <MX_SPI3_Init+0x64>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000bca:	4b09      	ldr	r3, [pc, #36]	; (8000bf0 <MX_SPI3_Init+0x64>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000bd0:	4b07      	ldr	r3, [pc, #28]	; (8000bf0 <MX_SPI3_Init+0x64>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8000bd6:	4b06      	ldr	r3, [pc, #24]	; (8000bf0 <MX_SPI3_Init+0x64>)
 8000bd8:	220a      	movs	r2, #10
 8000bda:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000bdc:	4804      	ldr	r0, [pc, #16]	; (8000bf0 <MX_SPI3_Init+0x64>)
 8000bde:	f001 fccb 	bl	8002578 <HAL_SPI_Init>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d001      	beq.n	8000bec <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8000be8:	f7ff fed8 	bl	800099c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000bec:	bf00      	nop
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	20004f68 	.word	0x20004f68
 8000bf4:	40003c00 	.word	0x40003c00

08000bf8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b08e      	sub	sp, #56	; 0x38
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c00:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c04:	2200      	movs	r2, #0
 8000c06:	601a      	str	r2, [r3, #0]
 8000c08:	605a      	str	r2, [r3, #4]
 8000c0a:	609a      	str	r2, [r3, #8]
 8000c0c:	60da      	str	r2, [r3, #12]
 8000c0e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	4a51      	ldr	r2, [pc, #324]	; (8000d5c <HAL_SPI_MspInit+0x164>)
 8000c16:	4293      	cmp	r3, r2
 8000c18:	d14b      	bne.n	8000cb2 <HAL_SPI_MspInit+0xba>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	623b      	str	r3, [r7, #32]
 8000c1e:	4b50      	ldr	r3, [pc, #320]	; (8000d60 <HAL_SPI_MspInit+0x168>)
 8000c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c22:	4a4f      	ldr	r2, [pc, #316]	; (8000d60 <HAL_SPI_MspInit+0x168>)
 8000c24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c28:	6413      	str	r3, [r2, #64]	; 0x40
 8000c2a:	4b4d      	ldr	r3, [pc, #308]	; (8000d60 <HAL_SPI_MspInit+0x168>)
 8000c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c2e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c32:	623b      	str	r3, [r7, #32]
 8000c34:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c36:	2300      	movs	r3, #0
 8000c38:	61fb      	str	r3, [r7, #28]
 8000c3a:	4b49      	ldr	r3, [pc, #292]	; (8000d60 <HAL_SPI_MspInit+0x168>)
 8000c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c3e:	4a48      	ldr	r2, [pc, #288]	; (8000d60 <HAL_SPI_MspInit+0x168>)
 8000c40:	f043 0304 	orr.w	r3, r3, #4
 8000c44:	6313      	str	r3, [r2, #48]	; 0x30
 8000c46:	4b46      	ldr	r3, [pc, #280]	; (8000d60 <HAL_SPI_MspInit+0x168>)
 8000c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c4a:	f003 0304 	and.w	r3, r3, #4
 8000c4e:	61fb      	str	r3, [r7, #28]
 8000c50:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c52:	2300      	movs	r3, #0
 8000c54:	61bb      	str	r3, [r7, #24]
 8000c56:	4b42      	ldr	r3, [pc, #264]	; (8000d60 <HAL_SPI_MspInit+0x168>)
 8000c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5a:	4a41      	ldr	r2, [pc, #260]	; (8000d60 <HAL_SPI_MspInit+0x168>)
 8000c5c:	f043 0302 	orr.w	r3, r3, #2
 8000c60:	6313      	str	r3, [r2, #48]	; 0x30
 8000c62:	4b3f      	ldr	r3, [pc, #252]	; (8000d60 <HAL_SPI_MspInit+0x168>)
 8000c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c66:	f003 0302 	and.w	r3, r3, #2
 8000c6a:	61bb      	str	r3, [r7, #24]
 8000c6c:	69bb      	ldr	r3, [r7, #24]
    /**SPI2 GPIO Configuration
    PC1     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000c6e:	2302      	movs	r3, #2
 8000c70:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c72:	2302      	movs	r3, #2
 8000c74:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c76:	2300      	movs	r3, #0
 8000c78:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c7a:	2303      	movs	r3, #3
 8000c7c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 8000c7e:	2307      	movs	r3, #7
 8000c80:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c82:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c86:	4619      	mov	r1, r3
 8000c88:	4836      	ldr	r0, [pc, #216]	; (8000d64 <HAL_SPI_MspInit+0x16c>)
 8000c8a:	f000 fcaf 	bl	80015ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000c8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c92:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c94:	2302      	movs	r3, #2
 8000c96:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c9c:	2303      	movs	r3, #3
 8000c9e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000ca0:	2305      	movs	r3, #5
 8000ca2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ca4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ca8:	4619      	mov	r1, r3
 8000caa:	482f      	ldr	r0, [pc, #188]	; (8000d68 <HAL_SPI_MspInit+0x170>)
 8000cac:	f000 fc9e 	bl	80015ec <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000cb0:	e04f      	b.n	8000d52 <HAL_SPI_MspInit+0x15a>
  else if(spiHandle->Instance==SPI3)
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	4a2d      	ldr	r2, [pc, #180]	; (8000d6c <HAL_SPI_MspInit+0x174>)
 8000cb8:	4293      	cmp	r3, r2
 8000cba:	d14a      	bne.n	8000d52 <HAL_SPI_MspInit+0x15a>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	617b      	str	r3, [r7, #20]
 8000cc0:	4b27      	ldr	r3, [pc, #156]	; (8000d60 <HAL_SPI_MspInit+0x168>)
 8000cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cc4:	4a26      	ldr	r2, [pc, #152]	; (8000d60 <HAL_SPI_MspInit+0x168>)
 8000cc6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000cca:	6413      	str	r3, [r2, #64]	; 0x40
 8000ccc:	4b24      	ldr	r3, [pc, #144]	; (8000d60 <HAL_SPI_MspInit+0x168>)
 8000cce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cd0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000cd4:	617b      	str	r3, [r7, #20]
 8000cd6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cd8:	2300      	movs	r3, #0
 8000cda:	613b      	str	r3, [r7, #16]
 8000cdc:	4b20      	ldr	r3, [pc, #128]	; (8000d60 <HAL_SPI_MspInit+0x168>)
 8000cde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ce0:	4a1f      	ldr	r2, [pc, #124]	; (8000d60 <HAL_SPI_MspInit+0x168>)
 8000ce2:	f043 0302 	orr.w	r3, r3, #2
 8000ce6:	6313      	str	r3, [r2, #48]	; 0x30
 8000ce8:	4b1d      	ldr	r3, [pc, #116]	; (8000d60 <HAL_SPI_MspInit+0x168>)
 8000cea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cec:	f003 0302 	and.w	r3, r3, #2
 8000cf0:	613b      	str	r3, [r7, #16]
 8000cf2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	60fb      	str	r3, [r7, #12]
 8000cf8:	4b19      	ldr	r3, [pc, #100]	; (8000d60 <HAL_SPI_MspInit+0x168>)
 8000cfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cfc:	4a18      	ldr	r2, [pc, #96]	; (8000d60 <HAL_SPI_MspInit+0x168>)
 8000cfe:	f043 0304 	orr.w	r3, r3, #4
 8000d02:	6313      	str	r3, [r2, #48]	; 0x30
 8000d04:	4b16      	ldr	r3, [pc, #88]	; (8000d60 <HAL_SPI_MspInit+0x168>)
 8000d06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d08:	f003 0304 	and.w	r3, r3, #4
 8000d0c:	60fb      	str	r3, [r7, #12]
 8000d0e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000d10:	2301      	movs	r3, #1
 8000d12:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d14:	2302      	movs	r3, #2
 8000d16:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d1c:	2303      	movs	r3, #3
 8000d1e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8000d20:	2307      	movs	r3, #7
 8000d22:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d28:	4619      	mov	r1, r3
 8000d2a:	480f      	ldr	r0, [pc, #60]	; (8000d68 <HAL_SPI_MspInit+0x170>)
 8000d2c:	f000 fc5e 	bl	80015ec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000d30:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000d34:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d36:	2302      	movs	r3, #2
 8000d38:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d3e:	2303      	movs	r3, #3
 8000d40:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000d42:	2306      	movs	r3, #6
 8000d44:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d46:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d4a:	4619      	mov	r1, r3
 8000d4c:	4805      	ldr	r0, [pc, #20]	; (8000d64 <HAL_SPI_MspInit+0x16c>)
 8000d4e:	f000 fc4d 	bl	80015ec <HAL_GPIO_Init>
}
 8000d52:	bf00      	nop
 8000d54:	3738      	adds	r7, #56	; 0x38
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bd80      	pop	{r7, pc}
 8000d5a:	bf00      	nop
 8000d5c:	40003800 	.word	0x40003800
 8000d60:	40023800 	.word	0x40023800
 8000d64:	40020800 	.word	0x40020800
 8000d68:	40020400 	.word	0x40020400
 8000d6c:	40003c00 	.word	0x40003c00

08000d70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b082      	sub	sp, #8
 8000d74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d76:	2300      	movs	r3, #0
 8000d78:	607b      	str	r3, [r7, #4]
 8000d7a:	4b10      	ldr	r3, [pc, #64]	; (8000dbc <HAL_MspInit+0x4c>)
 8000d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d7e:	4a0f      	ldr	r2, [pc, #60]	; (8000dbc <HAL_MspInit+0x4c>)
 8000d80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d84:	6453      	str	r3, [r2, #68]	; 0x44
 8000d86:	4b0d      	ldr	r3, [pc, #52]	; (8000dbc <HAL_MspInit+0x4c>)
 8000d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d8e:	607b      	str	r3, [r7, #4]
 8000d90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d92:	2300      	movs	r3, #0
 8000d94:	603b      	str	r3, [r7, #0]
 8000d96:	4b09      	ldr	r3, [pc, #36]	; (8000dbc <HAL_MspInit+0x4c>)
 8000d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d9a:	4a08      	ldr	r2, [pc, #32]	; (8000dbc <HAL_MspInit+0x4c>)
 8000d9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000da0:	6413      	str	r3, [r2, #64]	; 0x40
 8000da2:	4b06      	ldr	r3, [pc, #24]	; (8000dbc <HAL_MspInit+0x4c>)
 8000da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000da6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000daa:	603b      	str	r3, [r7, #0]
 8000dac:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000dae:	2007      	movs	r0, #7
 8000db0:	f000 fbda 	bl	8001568 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000db4:	bf00      	nop
 8000db6:	3708      	adds	r7, #8
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	40023800 	.word	0x40023800

08000dc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000dc4:	e7fe      	b.n	8000dc4 <NMI_Handler+0x4>

08000dc6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dc6:	b480      	push	{r7}
 8000dc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000dca:	e7fe      	b.n	8000dca <HardFault_Handler+0x4>

08000dcc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000dd0:	e7fe      	b.n	8000dd0 <MemManage_Handler+0x4>

08000dd2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000dd2:	b480      	push	{r7}
 8000dd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000dd6:	e7fe      	b.n	8000dd6 <BusFault_Handler+0x4>

08000dd8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ddc:	e7fe      	b.n	8000ddc <UsageFault_Handler+0x4>

08000dde <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000dde:	b480      	push	{r7}
 8000de0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000de2:	bf00      	nop
 8000de4:	46bd      	mov	sp, r7
 8000de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dea:	4770      	bx	lr

08000dec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000df0:	bf00      	nop
 8000df2:	46bd      	mov	sp, r7
 8000df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df8:	4770      	bx	lr

08000dfa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dfa:	b480      	push	{r7}
 8000dfc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dfe:	bf00      	nop
 8000e00:	46bd      	mov	sp, r7
 8000e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e06:	4770      	bx	lr

08000e08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e0c:	f000 fabc 	bl	8001388 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e10:	bf00      	nop
 8000e12:	bd80      	pop	{r7, pc}

08000e14 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8000e18:	2080      	movs	r0, #128	; 0x80
 8000e1a:	f000 fdad 	bl	8001978 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8000e1e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000e22:	f000 fda9 	bl	8001978 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8000e26:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000e2a:	f000 fda5 	bl	8001978 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000e2e:	bf00      	nop
 8000e30:	bd80      	pop	{r7, pc}
	...

08000e34 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8000e38:	4802      	ldr	r0, [pc, #8]	; (8000e44 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000e3a:	f001 feed 	bl	8002c18 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000e3e:	bf00      	nop
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	20004fc4 	.word	0x20004fc4

08000e48 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8000e4c:	4802      	ldr	r0, [pc, #8]	; (8000e58 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8000e4e:	f001 fee3 	bl	8002c18 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8000e52:	bf00      	nop
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	2000500c 	.word	0x2000500c

08000e5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b086      	sub	sp, #24
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e64:	4a14      	ldr	r2, [pc, #80]	; (8000eb8 <_sbrk+0x5c>)
 8000e66:	4b15      	ldr	r3, [pc, #84]	; (8000ebc <_sbrk+0x60>)
 8000e68:	1ad3      	subs	r3, r2, r3
 8000e6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e6c:	697b      	ldr	r3, [r7, #20]
 8000e6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e70:	4b13      	ldr	r3, [pc, #76]	; (8000ec0 <_sbrk+0x64>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d102      	bne.n	8000e7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e78:	4b11      	ldr	r3, [pc, #68]	; (8000ec0 <_sbrk+0x64>)
 8000e7a:	4a12      	ldr	r2, [pc, #72]	; (8000ec4 <_sbrk+0x68>)
 8000e7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e7e:	4b10      	ldr	r3, [pc, #64]	; (8000ec0 <_sbrk+0x64>)
 8000e80:	681a      	ldr	r2, [r3, #0]
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	4413      	add	r3, r2
 8000e86:	693a      	ldr	r2, [r7, #16]
 8000e88:	429a      	cmp	r2, r3
 8000e8a:	d207      	bcs.n	8000e9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e8c:	f002 fc6a 	bl	8003764 <__errno>
 8000e90:	4603      	mov	r3, r0
 8000e92:	220c      	movs	r2, #12
 8000e94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e96:	f04f 33ff 	mov.w	r3, #4294967295
 8000e9a:	e009      	b.n	8000eb0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e9c:	4b08      	ldr	r3, [pc, #32]	; (8000ec0 <_sbrk+0x64>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ea2:	4b07      	ldr	r3, [pc, #28]	; (8000ec0 <_sbrk+0x64>)
 8000ea4:	681a      	ldr	r2, [r3, #0]
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	4413      	add	r3, r2
 8000eaa:	4a05      	ldr	r2, [pc, #20]	; (8000ec0 <_sbrk+0x64>)
 8000eac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000eae:	68fb      	ldr	r3, [r7, #12]
}
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	3718      	adds	r7, #24
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	20020000 	.word	0x20020000
 8000ebc:	00000400 	.word	0x00000400
 8000ec0:	20004fc0 	.word	0x20004fc0
 8000ec4:	200050b0 	.word	0x200050b0

08000ec8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ecc:	4b06      	ldr	r3, [pc, #24]	; (8000ee8 <SystemInit+0x20>)
 8000ece:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ed2:	4a05      	ldr	r2, [pc, #20]	; (8000ee8 <SystemInit+0x20>)
 8000ed4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ed8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000edc:	bf00      	nop
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop
 8000ee8:	e000ed00 	.word	0xe000ed00

08000eec <MX_TIM10_Init>:
TIM_HandleTypeDef htim10;
TIM_HandleTypeDef htim11;

/* TIM10 init function */
void MX_TIM10_Init(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8000ef0:	4b0e      	ldr	r3, [pc, #56]	; (8000f2c <MX_TIM10_Init+0x40>)
 8000ef2:	4a0f      	ldr	r2, [pc, #60]	; (8000f30 <MX_TIM10_Init+0x44>)
 8000ef4:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 8000 - 1;
 8000ef6:	4b0d      	ldr	r3, [pc, #52]	; (8000f2c <MX_TIM10_Init+0x40>)
 8000ef8:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000efc:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000efe:	4b0b      	ldr	r3, [pc, #44]	; (8000f2c <MX_TIM10_Init+0x40>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 10 - 1;
 8000f04:	4b09      	ldr	r3, [pc, #36]	; (8000f2c <MX_TIM10_Init+0x40>)
 8000f06:	2209      	movs	r2, #9
 8000f08:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f0a:	4b08      	ldr	r3, [pc, #32]	; (8000f2c <MX_TIM10_Init+0x40>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f10:	4b06      	ldr	r3, [pc, #24]	; (8000f2c <MX_TIM10_Init+0x40>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8000f16:	4805      	ldr	r0, [pc, #20]	; (8000f2c <MX_TIM10_Init+0x40>)
 8000f18:	f001 fdbe 	bl	8002a98 <HAL_TIM_Base_Init>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d001      	beq.n	8000f26 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8000f22:	f7ff fd3b 	bl	800099c <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8000f26:	bf00      	nop
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	20004fc4 	.word	0x20004fc4
 8000f30:	40014400 	.word	0x40014400

08000f34 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8000f38:	4b0e      	ldr	r3, [pc, #56]	; (8000f74 <MX_TIM11_Init+0x40>)
 8000f3a:	4a0f      	ldr	r2, [pc, #60]	; (8000f78 <MX_TIM11_Init+0x44>)
 8000f3c:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 8000 - 1;
 8000f3e:	4b0d      	ldr	r3, [pc, #52]	; (8000f74 <MX_TIM11_Init+0x40>)
 8000f40:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000f44:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f46:	4b0b      	ldr	r3, [pc, #44]	; (8000f74 <MX_TIM11_Init+0x40>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 10000 - 1;
 8000f4c:	4b09      	ldr	r3, [pc, #36]	; (8000f74 <MX_TIM11_Init+0x40>)
 8000f4e:	f242 720f 	movw	r2, #9999	; 0x270f
 8000f52:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f54:	4b07      	ldr	r3, [pc, #28]	; (8000f74 <MX_TIM11_Init+0x40>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f5a:	4b06      	ldr	r3, [pc, #24]	; (8000f74 <MX_TIM11_Init+0x40>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8000f60:	4804      	ldr	r0, [pc, #16]	; (8000f74 <MX_TIM11_Init+0x40>)
 8000f62:	f001 fd99 	bl	8002a98 <HAL_TIM_Base_Init>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d001      	beq.n	8000f70 <MX_TIM11_Init+0x3c>
  {
    Error_Handler();
 8000f6c:	f7ff fd16 	bl	800099c <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8000f70:	bf00      	nop
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	2000500c 	.word	0x2000500c
 8000f78:	40014800 	.word	0x40014800

08000f7c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM10)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	4a1c      	ldr	r2, [pc, #112]	; (8000ffc <HAL_TIM_Base_MspInit+0x80>)
 8000f8a:	4293      	cmp	r3, r2
 8000f8c:	d116      	bne.n	8000fbc <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* TIM10 clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8000f8e:	2300      	movs	r3, #0
 8000f90:	60fb      	str	r3, [r7, #12]
 8000f92:	4b1b      	ldr	r3, [pc, #108]	; (8001000 <HAL_TIM_Base_MspInit+0x84>)
 8000f94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f96:	4a1a      	ldr	r2, [pc, #104]	; (8001000 <HAL_TIM_Base_MspInit+0x84>)
 8000f98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f9c:	6453      	str	r3, [r2, #68]	; 0x44
 8000f9e:	4b18      	ldr	r3, [pc, #96]	; (8001000 <HAL_TIM_Base_MspInit+0x84>)
 8000fa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fa2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fa6:	60fb      	str	r3, [r7, #12]
 8000fa8:	68fb      	ldr	r3, [r7, #12]

    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8000faa:	2200      	movs	r2, #0
 8000fac:	2100      	movs	r1, #0
 8000fae:	2019      	movs	r0, #25
 8000fb0:	f000 fae5 	bl	800157e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000fb4:	2019      	movs	r0, #25
 8000fb6:	f000 fafe 	bl	80015b6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 8000fba:	e01a      	b.n	8000ff2 <HAL_TIM_Base_MspInit+0x76>
  else if(tim_baseHandle->Instance==TIM11)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	4a10      	ldr	r2, [pc, #64]	; (8001004 <HAL_TIM_Base_MspInit+0x88>)
 8000fc2:	4293      	cmp	r3, r2
 8000fc4:	d115      	bne.n	8000ff2 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	60bb      	str	r3, [r7, #8]
 8000fca:	4b0d      	ldr	r3, [pc, #52]	; (8001000 <HAL_TIM_Base_MspInit+0x84>)
 8000fcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fce:	4a0c      	ldr	r2, [pc, #48]	; (8001000 <HAL_TIM_Base_MspInit+0x84>)
 8000fd0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000fd4:	6453      	str	r3, [r2, #68]	; 0x44
 8000fd6:	4b0a      	ldr	r3, [pc, #40]	; (8001000 <HAL_TIM_Base_MspInit+0x84>)
 8000fd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fda:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000fde:	60bb      	str	r3, [r7, #8]
 8000fe0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	2100      	movs	r1, #0
 8000fe6:	201a      	movs	r0, #26
 8000fe8:	f000 fac9 	bl	800157e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8000fec:	201a      	movs	r0, #26
 8000fee:	f000 fae2 	bl	80015b6 <HAL_NVIC_EnableIRQ>
}
 8000ff2:	bf00      	nop
 8000ff4:	3710      	adds	r7, #16
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	40014400 	.word	0x40014400
 8001000:	40023800 	.word	0x40023800
 8001004:	40014800 	.word	0x40014800

08001008 <HAL_TIM_PeriodElapsedCallback>:
}

/* USER CODE BEGIN 1 */
//Callback for the timer interrupts
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
	//1 kHz interrupt to shift between the 4 display and send the numbers to them
	//With this frequency we see the displays as if all of them are lit at the same time
	//(of course just one is lit at a time)
	if(htim == &htim10)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	4a57      	ldr	r2, [pc, #348]	; (8001170 <HAL_TIM_PeriodElapsedCallback+0x168>)
 8001014:	4293      	cmp	r3, r2
 8001016:	f040 809d 	bne.w	8001154 <HAL_TIM_PeriodElapsedCallback+0x14c>
	{
		//Shifting between the displays and writing out the data
		if(is7segsel1 == GPIO_PIN_RESET && is7segsel0 == GPIO_PIN_RESET)
 800101a:	4b56      	ldr	r3, [pc, #344]	; (8001174 <HAL_TIM_PeriodElapsedCallback+0x16c>)
 800101c:	781b      	ldrb	r3, [r3, #0]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d110      	bne.n	8001044 <HAL_TIM_PeriodElapsedCallback+0x3c>
 8001022:	4b55      	ldr	r3, [pc, #340]	; (8001178 <HAL_TIM_PeriodElapsedCallback+0x170>)
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d10c      	bne.n	8001044 <HAL_TIM_PeriodElapsedCallback+0x3c>
			{
				Write7segsel(GPIO_PIN_RESET, GPIO_PIN_SET);
 800102a:	2101      	movs	r1, #1
 800102c:	2000      	movs	r0, #0
 800102e:	f7ff fac9 	bl	80005c4 <Write7segsel>

				HAL_SPI_Transmit(&hspi2, &display2[digitindex2], 1, 0);
 8001032:	4b52      	ldr	r3, [pc, #328]	; (800117c <HAL_TIM_PeriodElapsedCallback+0x174>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	4a52      	ldr	r2, [pc, #328]	; (8001180 <HAL_TIM_PeriodElapsedCallback+0x178>)
 8001038:	1899      	adds	r1, r3, r2
 800103a:	2300      	movs	r3, #0
 800103c:	2201      	movs	r2, #1
 800103e:	4851      	ldr	r0, [pc, #324]	; (8001184 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8001040:	f001 fb23 	bl	800268a <HAL_SPI_Transmit>
			}

			if(is7segsel1 == GPIO_PIN_RESET && is7segsel0 == GPIO_PIN_SET)
 8001044:	4b4b      	ldr	r3, [pc, #300]	; (8001174 <HAL_TIM_PeriodElapsedCallback+0x16c>)
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d110      	bne.n	800106e <HAL_TIM_PeriodElapsedCallback+0x66>
 800104c:	4b4a      	ldr	r3, [pc, #296]	; (8001178 <HAL_TIM_PeriodElapsedCallback+0x170>)
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	2b01      	cmp	r3, #1
 8001052:	d10c      	bne.n	800106e <HAL_TIM_PeriodElapsedCallback+0x66>
			{
				Write7segsel(GPIO_PIN_SET, GPIO_PIN_RESET);
 8001054:	2100      	movs	r1, #0
 8001056:	2001      	movs	r0, #1
 8001058:	f7ff fab4 	bl	80005c4 <Write7segsel>

				HAL_SPI_Transmit(&hspi2, &display1[digitindex1], 1, 0);
 800105c:	4b4a      	ldr	r3, [pc, #296]	; (8001188 <HAL_TIM_PeriodElapsedCallback+0x180>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	4a4a      	ldr	r2, [pc, #296]	; (800118c <HAL_TIM_PeriodElapsedCallback+0x184>)
 8001062:	1899      	adds	r1, r3, r2
 8001064:	2300      	movs	r3, #0
 8001066:	2201      	movs	r2, #1
 8001068:	4846      	ldr	r0, [pc, #280]	; (8001184 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 800106a:	f001 fb0e 	bl	800268a <HAL_SPI_Transmit>
			}

			if(is7segsel1 == GPIO_PIN_SET && is7segsel0 == GPIO_PIN_RESET)
 800106e:	4b41      	ldr	r3, [pc, #260]	; (8001174 <HAL_TIM_PeriodElapsedCallback+0x16c>)
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	2b01      	cmp	r3, #1
 8001074:	d110      	bne.n	8001098 <HAL_TIM_PeriodElapsedCallback+0x90>
 8001076:	4b40      	ldr	r3, [pc, #256]	; (8001178 <HAL_TIM_PeriodElapsedCallback+0x170>)
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d10c      	bne.n	8001098 <HAL_TIM_PeriodElapsedCallback+0x90>
			{
				Write7segsel(GPIO_PIN_SET, GPIO_PIN_SET);
 800107e:	2101      	movs	r1, #1
 8001080:	2001      	movs	r0, #1
 8001082:	f7ff fa9f 	bl	80005c4 <Write7segsel>

				HAL_SPI_Transmit(&hspi2, &display0[digitindex0], 1, 0);
 8001086:	4b42      	ldr	r3, [pc, #264]	; (8001190 <HAL_TIM_PeriodElapsedCallback+0x188>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	4a42      	ldr	r2, [pc, #264]	; (8001194 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 800108c:	1899      	adds	r1, r3, r2
 800108e:	2300      	movs	r3, #0
 8001090:	2201      	movs	r2, #1
 8001092:	483c      	ldr	r0, [pc, #240]	; (8001184 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8001094:	f001 faf9 	bl	800268a <HAL_SPI_Transmit>
			}

			if(is7segsel1 == GPIO_PIN_SET && is7segsel0 == GPIO_PIN_SET)
 8001098:	4b36      	ldr	r3, [pc, #216]	; (8001174 <HAL_TIM_PeriodElapsedCallback+0x16c>)
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	2b01      	cmp	r3, #1
 800109e:	d110      	bne.n	80010c2 <HAL_TIM_PeriodElapsedCallback+0xba>
 80010a0:	4b35      	ldr	r3, [pc, #212]	; (8001178 <HAL_TIM_PeriodElapsedCallback+0x170>)
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	2b01      	cmp	r3, #1
 80010a6:	d10c      	bne.n	80010c2 <HAL_TIM_PeriodElapsedCallback+0xba>
			{
				Write7segsel(GPIO_PIN_RESET, GPIO_PIN_RESET);
 80010a8:	2100      	movs	r1, #0
 80010aa:	2000      	movs	r0, #0
 80010ac:	f7ff fa8a 	bl	80005c4 <Write7segsel>

				HAL_SPI_Transmit(&hspi2, &display3[digitindex3], 1, 0);
 80010b0:	4b39      	ldr	r3, [pc, #228]	; (8001198 <HAL_TIM_PeriodElapsedCallback+0x190>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4a39      	ldr	r2, [pc, #228]	; (800119c <HAL_TIM_PeriodElapsedCallback+0x194>)
 80010b6:	1899      	adds	r1, r3, r2
 80010b8:	2300      	movs	r3, #0
 80010ba:	2201      	movs	r2, #1
 80010bc:	4831      	ldr	r0, [pc, #196]	; (8001184 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 80010be:	f001 fae4 	bl	800268a <HAL_SPI_Transmit>
			}


			is7segsel0 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11);
 80010c2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010c6:	4836      	ldr	r0, [pc, #216]	; (80011a0 <HAL_TIM_PeriodElapsedCallback+0x198>)
 80010c8:	f000 fc24 	bl	8001914 <HAL_GPIO_ReadPin>
 80010cc:	4603      	mov	r3, r0
 80010ce:	461a      	mov	r2, r3
 80010d0:	4b29      	ldr	r3, [pc, #164]	; (8001178 <HAL_TIM_PeriodElapsedCallback+0x170>)
 80010d2:	701a      	strb	r2, [r3, #0]
			is7segsel1 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_12);
 80010d4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010d8:	4831      	ldr	r0, [pc, #196]	; (80011a0 <HAL_TIM_PeriodElapsedCallback+0x198>)
 80010da:	f000 fc1b 	bl	8001914 <HAL_GPIO_ReadPin>
 80010de:	4603      	mov	r3, r0
 80010e0:	461a      	mov	r2, r3
 80010e2:	4b24      	ldr	r3, [pc, #144]	; (8001174 <HAL_TIM_PeriodElapsedCallback+0x16c>)
 80010e4:	701a      	strb	r2, [r3, #0]

		//Checking if a specific digit reaches the maximum value (9)
		//If a digit reaches 9, then it has to become 0 at the next incrementation and we must increment the higher one
		if(digitindex0 == 10)
 80010e6:	4b2a      	ldr	r3, [pc, #168]	; (8001190 <HAL_TIM_PeriodElapsedCallback+0x188>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	2b0a      	cmp	r3, #10
 80010ec:	d132      	bne.n	8001154 <HAL_TIM_PeriodElapsedCallback+0x14c>
		{
			digitindex0 = 0;
 80010ee:	4b28      	ldr	r3, [pc, #160]	; (8001190 <HAL_TIM_PeriodElapsedCallback+0x188>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	601a      	str	r2, [r3, #0]

			if(digitindex1 != 9)
 80010f4:	4b24      	ldr	r3, [pc, #144]	; (8001188 <HAL_TIM_PeriodElapsedCallback+0x180>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	2b09      	cmp	r3, #9
 80010fa:	d005      	beq.n	8001108 <HAL_TIM_PeriodElapsedCallback+0x100>
			{
				digitindex1++;
 80010fc:	4b22      	ldr	r3, [pc, #136]	; (8001188 <HAL_TIM_PeriodElapsedCallback+0x180>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	3301      	adds	r3, #1
 8001102:	4a21      	ldr	r2, [pc, #132]	; (8001188 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8001104:	6013      	str	r3, [r2, #0]
 8001106:	e025      	b.n	8001154 <HAL_TIM_PeriodElapsedCallback+0x14c>
			}
			else
			{
				digitindex1 = 0;
 8001108:	4b1f      	ldr	r3, [pc, #124]	; (8001188 <HAL_TIM_PeriodElapsedCallback+0x180>)
 800110a:	2200      	movs	r2, #0
 800110c:	601a      	str	r2, [r3, #0]

				if(digitindex2 != 9)
 800110e:	4b1b      	ldr	r3, [pc, #108]	; (800117c <HAL_TIM_PeriodElapsedCallback+0x174>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	2b09      	cmp	r3, #9
 8001114:	d005      	beq.n	8001122 <HAL_TIM_PeriodElapsedCallback+0x11a>
				{
					digitindex2++;
 8001116:	4b19      	ldr	r3, [pc, #100]	; (800117c <HAL_TIM_PeriodElapsedCallback+0x174>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	3301      	adds	r3, #1
 800111c:	4a17      	ldr	r2, [pc, #92]	; (800117c <HAL_TIM_PeriodElapsedCallback+0x174>)
 800111e:	6013      	str	r3, [r2, #0]
 8001120:	e018      	b.n	8001154 <HAL_TIM_PeriodElapsedCallback+0x14c>
				}
				else
				{
					digitindex2 = 0;
 8001122:	4b16      	ldr	r3, [pc, #88]	; (800117c <HAL_TIM_PeriodElapsedCallback+0x174>)
 8001124:	2200      	movs	r2, #0
 8001126:	601a      	str	r2, [r3, #0]

					if(digitindex3 != 9)
 8001128:	4b1b      	ldr	r3, [pc, #108]	; (8001198 <HAL_TIM_PeriodElapsedCallback+0x190>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	2b09      	cmp	r3, #9
 800112e:	d005      	beq.n	800113c <HAL_TIM_PeriodElapsedCallback+0x134>
					{
						digitindex3++;
 8001130:	4b19      	ldr	r3, [pc, #100]	; (8001198 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	3301      	adds	r3, #1
 8001136:	4a18      	ldr	r2, [pc, #96]	; (8001198 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8001138:	6013      	str	r3, [r2, #0]
 800113a:	e00b      	b.n	8001154 <HAL_TIM_PeriodElapsedCallback+0x14c>
					}
					else
					{
						digitindex0 = 0;
 800113c:	4b14      	ldr	r3, [pc, #80]	; (8001190 <HAL_TIM_PeriodElapsedCallback+0x188>)
 800113e:	2200      	movs	r2, #0
 8001140:	601a      	str	r2, [r3, #0]
						digitindex1 = 0;
 8001142:	4b11      	ldr	r3, [pc, #68]	; (8001188 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8001144:	2200      	movs	r2, #0
 8001146:	601a      	str	r2, [r3, #0]
						digitindex2 = 0;
 8001148:	4b0c      	ldr	r3, [pc, #48]	; (800117c <HAL_TIM_PeriodElapsedCallback+0x174>)
 800114a:	2200      	movs	r2, #0
 800114c:	601a      	str	r2, [r3, #0]
						digitindex3 = 0;
 800114e:	4b12      	ldr	r3, [pc, #72]	; (8001198 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8001150:	2200      	movs	r2, #0
 8001152:	601a      	str	r2, [r3, #0]
		}
	}

	//The tim11 generates an interrupt every 1 second, here we just increment the time variable
	//If the sensor detects a step we save the value of this time variable into the detected step's timestamp
	if(htim == &htim11)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	4a13      	ldr	r2, [pc, #76]	; (80011a4 <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8001158:	4293      	cmp	r3, r2
 800115a:	d105      	bne.n	8001168 <HAL_TIM_PeriodElapsedCallback+0x160>
		{
			time++;
 800115c:	4b12      	ldr	r3, [pc, #72]	; (80011a8 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 800115e:	881b      	ldrh	r3, [r3, #0]
 8001160:	3301      	adds	r3, #1
 8001162:	b29a      	uxth	r2, r3
 8001164:	4b10      	ldr	r3, [pc, #64]	; (80011a8 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8001166:	801a      	strh	r2, [r3, #0]
		}

}
 8001168:	bf00      	nop
 800116a:	3708      	adds	r7, #8
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}
 8001170:	20004fc4 	.word	0x20004fc4
 8001174:	20004f0d 	.word	0x20004f0d
 8001178:	20004f0c 	.word	0x20004f0c
 800117c:	200000d0 	.word	0x200000d0
 8001180:	20000018 	.word	0x20000018
 8001184:	20004f10 	.word	0x20004f10
 8001188:	200000cc 	.word	0x200000cc
 800118c:	2000000c 	.word	0x2000000c
 8001190:	200000c8 	.word	0x200000c8
 8001194:	20000000 	.word	0x20000000
 8001198:	200000d4 	.word	0x200000d4
 800119c:	20000024 	.word	0x20000024
 80011a0:	40020000 	.word	0x40020000
 80011a4:	2000500c 	.word	0x2000500c
 80011a8:	20004ef8 	.word	0x20004ef8

080011ac <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80011b0:	4b11      	ldr	r3, [pc, #68]	; (80011f8 <MX_USART2_UART_Init+0x4c>)
 80011b2:	4a12      	ldr	r2, [pc, #72]	; (80011fc <MX_USART2_UART_Init+0x50>)
 80011b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80011b6:	4b10      	ldr	r3, [pc, #64]	; (80011f8 <MX_USART2_UART_Init+0x4c>)
 80011b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011be:	4b0e      	ldr	r3, [pc, #56]	; (80011f8 <MX_USART2_UART_Init+0x4c>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011c4:	4b0c      	ldr	r3, [pc, #48]	; (80011f8 <MX_USART2_UART_Init+0x4c>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011ca:	4b0b      	ldr	r3, [pc, #44]	; (80011f8 <MX_USART2_UART_Init+0x4c>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011d0:	4b09      	ldr	r3, [pc, #36]	; (80011f8 <MX_USART2_UART_Init+0x4c>)
 80011d2:	220c      	movs	r2, #12
 80011d4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011d6:	4b08      	ldr	r3, [pc, #32]	; (80011f8 <MX_USART2_UART_Init+0x4c>)
 80011d8:	2200      	movs	r2, #0
 80011da:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011dc:	4b06      	ldr	r3, [pc, #24]	; (80011f8 <MX_USART2_UART_Init+0x4c>)
 80011de:	2200      	movs	r2, #0
 80011e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011e2:	4805      	ldr	r0, [pc, #20]	; (80011f8 <MX_USART2_UART_Init+0x4c>)
 80011e4:	f001 fefc 	bl	8002fe0 <HAL_UART_Init>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d001      	beq.n	80011f2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80011ee:	f7ff fbd5 	bl	800099c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011f2:	bf00      	nop
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	20005054 	.word	0x20005054
 80011fc:	40004400 	.word	0x40004400

08001200 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b08a      	sub	sp, #40	; 0x28
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001208:	f107 0314 	add.w	r3, r7, #20
 800120c:	2200      	movs	r2, #0
 800120e:	601a      	str	r2, [r3, #0]
 8001210:	605a      	str	r2, [r3, #4]
 8001212:	609a      	str	r2, [r3, #8]
 8001214:	60da      	str	r2, [r3, #12]
 8001216:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a19      	ldr	r2, [pc, #100]	; (8001284 <HAL_UART_MspInit+0x84>)
 800121e:	4293      	cmp	r3, r2
 8001220:	d12b      	bne.n	800127a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001222:	2300      	movs	r3, #0
 8001224:	613b      	str	r3, [r7, #16]
 8001226:	4b18      	ldr	r3, [pc, #96]	; (8001288 <HAL_UART_MspInit+0x88>)
 8001228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800122a:	4a17      	ldr	r2, [pc, #92]	; (8001288 <HAL_UART_MspInit+0x88>)
 800122c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001230:	6413      	str	r3, [r2, #64]	; 0x40
 8001232:	4b15      	ldr	r3, [pc, #84]	; (8001288 <HAL_UART_MspInit+0x88>)
 8001234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001236:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800123a:	613b      	str	r3, [r7, #16]
 800123c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800123e:	2300      	movs	r3, #0
 8001240:	60fb      	str	r3, [r7, #12]
 8001242:	4b11      	ldr	r3, [pc, #68]	; (8001288 <HAL_UART_MspInit+0x88>)
 8001244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001246:	4a10      	ldr	r2, [pc, #64]	; (8001288 <HAL_UART_MspInit+0x88>)
 8001248:	f043 0301 	orr.w	r3, r3, #1
 800124c:	6313      	str	r3, [r2, #48]	; 0x30
 800124e:	4b0e      	ldr	r3, [pc, #56]	; (8001288 <HAL_UART_MspInit+0x88>)
 8001250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001252:	f003 0301 	and.w	r3, r3, #1
 8001256:	60fb      	str	r3, [r7, #12]
 8001258:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800125a:	230c      	movs	r3, #12
 800125c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800125e:	2302      	movs	r3, #2
 8001260:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001262:	2300      	movs	r3, #0
 8001264:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001266:	2303      	movs	r3, #3
 8001268:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800126a:	2307      	movs	r3, #7
 800126c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800126e:	f107 0314 	add.w	r3, r7, #20
 8001272:	4619      	mov	r1, r3
 8001274:	4805      	ldr	r0, [pc, #20]	; (800128c <HAL_UART_MspInit+0x8c>)
 8001276:	f000 f9b9 	bl	80015ec <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800127a:	bf00      	nop
 800127c:	3728      	adds	r7, #40	; 0x28
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	40004400 	.word	0x40004400
 8001288:	40023800 	.word	0x40023800
 800128c:	40020000 	.word	0x40020000

08001290 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001290:	f8df d034 	ldr.w	sp, [pc, #52]	; 80012c8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001294:	480d      	ldr	r0, [pc, #52]	; (80012cc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001296:	490e      	ldr	r1, [pc, #56]	; (80012d0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001298:	4a0e      	ldr	r2, [pc, #56]	; (80012d4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800129a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800129c:	e002      	b.n	80012a4 <LoopCopyDataInit>

0800129e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800129e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012a2:	3304      	adds	r3, #4

080012a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012a8:	d3f9      	bcc.n	800129e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012aa:	4a0b      	ldr	r2, [pc, #44]	; (80012d8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80012ac:	4c0b      	ldr	r4, [pc, #44]	; (80012dc <LoopFillZerobss+0x26>)
  movs r3, #0
 80012ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012b0:	e001      	b.n	80012b6 <LoopFillZerobss>

080012b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012b4:	3204      	adds	r2, #4

080012b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012b8:	d3fb      	bcc.n	80012b2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80012ba:	f7ff fe05 	bl	8000ec8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80012be:	f002 fa57 	bl	8003770 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012c2:	f7ff fac7 	bl	8000854 <main>
  bx  lr    
 80012c6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80012c8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80012cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012d0:	200000ac 	.word	0x200000ac
  ldr r2, =_sidata
 80012d4:	08004120 	.word	0x08004120
  ldr r2, =_sbss
 80012d8:	200000ac 	.word	0x200000ac
  ldr r4, =_ebss
 80012dc:	200050ac 	.word	0x200050ac

080012e0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012e0:	e7fe      	b.n	80012e0 <ADC_IRQHandler>
	...

080012e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80012e8:	4b0e      	ldr	r3, [pc, #56]	; (8001324 <HAL_Init+0x40>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4a0d      	ldr	r2, [pc, #52]	; (8001324 <HAL_Init+0x40>)
 80012ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80012f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80012f4:	4b0b      	ldr	r3, [pc, #44]	; (8001324 <HAL_Init+0x40>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4a0a      	ldr	r2, [pc, #40]	; (8001324 <HAL_Init+0x40>)
 80012fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80012fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001300:	4b08      	ldr	r3, [pc, #32]	; (8001324 <HAL_Init+0x40>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4a07      	ldr	r2, [pc, #28]	; (8001324 <HAL_Init+0x40>)
 8001306:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800130a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800130c:	2003      	movs	r0, #3
 800130e:	f000 f92b 	bl	8001568 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001312:	2000      	movs	r0, #0
 8001314:	f000 f808 	bl	8001328 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001318:	f7ff fd2a 	bl	8000d70 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800131c:	2300      	movs	r3, #0
}
 800131e:	4618      	mov	r0, r3
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	40023c00 	.word	0x40023c00

08001328 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001330:	4b12      	ldr	r3, [pc, #72]	; (800137c <HAL_InitTick+0x54>)
 8001332:	681a      	ldr	r2, [r3, #0]
 8001334:	4b12      	ldr	r3, [pc, #72]	; (8001380 <HAL_InitTick+0x58>)
 8001336:	781b      	ldrb	r3, [r3, #0]
 8001338:	4619      	mov	r1, r3
 800133a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800133e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001342:	fbb2 f3f3 	udiv	r3, r2, r3
 8001346:	4618      	mov	r0, r3
 8001348:	f000 f943 	bl	80015d2 <HAL_SYSTICK_Config>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001352:	2301      	movs	r3, #1
 8001354:	e00e      	b.n	8001374 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	2b0f      	cmp	r3, #15
 800135a:	d80a      	bhi.n	8001372 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800135c:	2200      	movs	r2, #0
 800135e:	6879      	ldr	r1, [r7, #4]
 8001360:	f04f 30ff 	mov.w	r0, #4294967295
 8001364:	f000 f90b 	bl	800157e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001368:	4a06      	ldr	r2, [pc, #24]	; (8001384 <HAL_InitTick+0x5c>)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800136e:	2300      	movs	r3, #0
 8001370:	e000      	b.n	8001374 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001372:	2301      	movs	r3, #1
}
 8001374:	4618      	mov	r0, r3
 8001376:	3708      	adds	r7, #8
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	2000003c 	.word	0x2000003c
 8001380:	20000044 	.word	0x20000044
 8001384:	20000040 	.word	0x20000040

08001388 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800138c:	4b06      	ldr	r3, [pc, #24]	; (80013a8 <HAL_IncTick+0x20>)
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	461a      	mov	r2, r3
 8001392:	4b06      	ldr	r3, [pc, #24]	; (80013ac <HAL_IncTick+0x24>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4413      	add	r3, r2
 8001398:	4a04      	ldr	r2, [pc, #16]	; (80013ac <HAL_IncTick+0x24>)
 800139a:	6013      	str	r3, [r2, #0]
}
 800139c:	bf00      	nop
 800139e:	46bd      	mov	sp, r7
 80013a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a4:	4770      	bx	lr
 80013a6:	bf00      	nop
 80013a8:	20000044 	.word	0x20000044
 80013ac:	20005098 	.word	0x20005098

080013b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  return uwTick;
 80013b4:	4b03      	ldr	r3, [pc, #12]	; (80013c4 <HAL_GetTick+0x14>)
 80013b6:	681b      	ldr	r3, [r3, #0]
}
 80013b8:	4618      	mov	r0, r3
 80013ba:	46bd      	mov	sp, r7
 80013bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c0:	4770      	bx	lr
 80013c2:	bf00      	nop
 80013c4:	20005098 	.word	0x20005098

080013c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013c8:	b480      	push	{r7}
 80013ca:	b085      	sub	sp, #20
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	f003 0307 	and.w	r3, r3, #7
 80013d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013d8:	4b0c      	ldr	r3, [pc, #48]	; (800140c <__NVIC_SetPriorityGrouping+0x44>)
 80013da:	68db      	ldr	r3, [r3, #12]
 80013dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013de:	68ba      	ldr	r2, [r7, #8]
 80013e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80013e4:	4013      	ands	r3, r2
 80013e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013ec:	68bb      	ldr	r3, [r7, #8]
 80013ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80013f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013fa:	4a04      	ldr	r2, [pc, #16]	; (800140c <__NVIC_SetPriorityGrouping+0x44>)
 80013fc:	68bb      	ldr	r3, [r7, #8]
 80013fe:	60d3      	str	r3, [r2, #12]
}
 8001400:	bf00      	nop
 8001402:	3714      	adds	r7, #20
 8001404:	46bd      	mov	sp, r7
 8001406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140a:	4770      	bx	lr
 800140c:	e000ed00 	.word	0xe000ed00

08001410 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001414:	4b04      	ldr	r3, [pc, #16]	; (8001428 <__NVIC_GetPriorityGrouping+0x18>)
 8001416:	68db      	ldr	r3, [r3, #12]
 8001418:	0a1b      	lsrs	r3, r3, #8
 800141a:	f003 0307 	and.w	r3, r3, #7
}
 800141e:	4618      	mov	r0, r3
 8001420:	46bd      	mov	sp, r7
 8001422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001426:	4770      	bx	lr
 8001428:	e000ed00 	.word	0xe000ed00

0800142c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800142c:	b480      	push	{r7}
 800142e:	b083      	sub	sp, #12
 8001430:	af00      	add	r7, sp, #0
 8001432:	4603      	mov	r3, r0
 8001434:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001436:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800143a:	2b00      	cmp	r3, #0
 800143c:	db0b      	blt.n	8001456 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800143e:	79fb      	ldrb	r3, [r7, #7]
 8001440:	f003 021f 	and.w	r2, r3, #31
 8001444:	4907      	ldr	r1, [pc, #28]	; (8001464 <__NVIC_EnableIRQ+0x38>)
 8001446:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800144a:	095b      	lsrs	r3, r3, #5
 800144c:	2001      	movs	r0, #1
 800144e:	fa00 f202 	lsl.w	r2, r0, r2
 8001452:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001456:	bf00      	nop
 8001458:	370c      	adds	r7, #12
 800145a:	46bd      	mov	sp, r7
 800145c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001460:	4770      	bx	lr
 8001462:	bf00      	nop
 8001464:	e000e100 	.word	0xe000e100

08001468 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001468:	b480      	push	{r7}
 800146a:	b083      	sub	sp, #12
 800146c:	af00      	add	r7, sp, #0
 800146e:	4603      	mov	r3, r0
 8001470:	6039      	str	r1, [r7, #0]
 8001472:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001474:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001478:	2b00      	cmp	r3, #0
 800147a:	db0a      	blt.n	8001492 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	b2da      	uxtb	r2, r3
 8001480:	490c      	ldr	r1, [pc, #48]	; (80014b4 <__NVIC_SetPriority+0x4c>)
 8001482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001486:	0112      	lsls	r2, r2, #4
 8001488:	b2d2      	uxtb	r2, r2
 800148a:	440b      	add	r3, r1
 800148c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001490:	e00a      	b.n	80014a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	b2da      	uxtb	r2, r3
 8001496:	4908      	ldr	r1, [pc, #32]	; (80014b8 <__NVIC_SetPriority+0x50>)
 8001498:	79fb      	ldrb	r3, [r7, #7]
 800149a:	f003 030f 	and.w	r3, r3, #15
 800149e:	3b04      	subs	r3, #4
 80014a0:	0112      	lsls	r2, r2, #4
 80014a2:	b2d2      	uxtb	r2, r2
 80014a4:	440b      	add	r3, r1
 80014a6:	761a      	strb	r2, [r3, #24]
}
 80014a8:	bf00      	nop
 80014aa:	370c      	adds	r7, #12
 80014ac:	46bd      	mov	sp, r7
 80014ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b2:	4770      	bx	lr
 80014b4:	e000e100 	.word	0xe000e100
 80014b8:	e000ed00 	.word	0xe000ed00

080014bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014bc:	b480      	push	{r7}
 80014be:	b089      	sub	sp, #36	; 0x24
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	60f8      	str	r0, [r7, #12]
 80014c4:	60b9      	str	r1, [r7, #8]
 80014c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	f003 0307 	and.w	r3, r3, #7
 80014ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014d0:	69fb      	ldr	r3, [r7, #28]
 80014d2:	f1c3 0307 	rsb	r3, r3, #7
 80014d6:	2b04      	cmp	r3, #4
 80014d8:	bf28      	it	cs
 80014da:	2304      	movcs	r3, #4
 80014dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014de:	69fb      	ldr	r3, [r7, #28]
 80014e0:	3304      	adds	r3, #4
 80014e2:	2b06      	cmp	r3, #6
 80014e4:	d902      	bls.n	80014ec <NVIC_EncodePriority+0x30>
 80014e6:	69fb      	ldr	r3, [r7, #28]
 80014e8:	3b03      	subs	r3, #3
 80014ea:	e000      	b.n	80014ee <NVIC_EncodePriority+0x32>
 80014ec:	2300      	movs	r3, #0
 80014ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014f0:	f04f 32ff 	mov.w	r2, #4294967295
 80014f4:	69bb      	ldr	r3, [r7, #24]
 80014f6:	fa02 f303 	lsl.w	r3, r2, r3
 80014fa:	43da      	mvns	r2, r3
 80014fc:	68bb      	ldr	r3, [r7, #8]
 80014fe:	401a      	ands	r2, r3
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001504:	f04f 31ff 	mov.w	r1, #4294967295
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	fa01 f303 	lsl.w	r3, r1, r3
 800150e:	43d9      	mvns	r1, r3
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001514:	4313      	orrs	r3, r2
         );
}
 8001516:	4618      	mov	r0, r3
 8001518:	3724      	adds	r7, #36	; 0x24
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr
	...

08001524 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	3b01      	subs	r3, #1
 8001530:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001534:	d301      	bcc.n	800153a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001536:	2301      	movs	r3, #1
 8001538:	e00f      	b.n	800155a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800153a:	4a0a      	ldr	r2, [pc, #40]	; (8001564 <SysTick_Config+0x40>)
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	3b01      	subs	r3, #1
 8001540:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001542:	210f      	movs	r1, #15
 8001544:	f04f 30ff 	mov.w	r0, #4294967295
 8001548:	f7ff ff8e 	bl	8001468 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800154c:	4b05      	ldr	r3, [pc, #20]	; (8001564 <SysTick_Config+0x40>)
 800154e:	2200      	movs	r2, #0
 8001550:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001552:	4b04      	ldr	r3, [pc, #16]	; (8001564 <SysTick_Config+0x40>)
 8001554:	2207      	movs	r2, #7
 8001556:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001558:	2300      	movs	r3, #0
}
 800155a:	4618      	mov	r0, r3
 800155c:	3708      	adds	r7, #8
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	e000e010 	.word	0xe000e010

08001568 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001570:	6878      	ldr	r0, [r7, #4]
 8001572:	f7ff ff29 	bl	80013c8 <__NVIC_SetPriorityGrouping>
}
 8001576:	bf00      	nop
 8001578:	3708      	adds	r7, #8
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}

0800157e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800157e:	b580      	push	{r7, lr}
 8001580:	b086      	sub	sp, #24
 8001582:	af00      	add	r7, sp, #0
 8001584:	4603      	mov	r3, r0
 8001586:	60b9      	str	r1, [r7, #8]
 8001588:	607a      	str	r2, [r7, #4]
 800158a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800158c:	2300      	movs	r3, #0
 800158e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001590:	f7ff ff3e 	bl	8001410 <__NVIC_GetPriorityGrouping>
 8001594:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001596:	687a      	ldr	r2, [r7, #4]
 8001598:	68b9      	ldr	r1, [r7, #8]
 800159a:	6978      	ldr	r0, [r7, #20]
 800159c:	f7ff ff8e 	bl	80014bc <NVIC_EncodePriority>
 80015a0:	4602      	mov	r2, r0
 80015a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015a6:	4611      	mov	r1, r2
 80015a8:	4618      	mov	r0, r3
 80015aa:	f7ff ff5d 	bl	8001468 <__NVIC_SetPriority>
}
 80015ae:	bf00      	nop
 80015b0:	3718      	adds	r7, #24
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}

080015b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015b6:	b580      	push	{r7, lr}
 80015b8:	b082      	sub	sp, #8
 80015ba:	af00      	add	r7, sp, #0
 80015bc:	4603      	mov	r3, r0
 80015be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015c4:	4618      	mov	r0, r3
 80015c6:	f7ff ff31 	bl	800142c <__NVIC_EnableIRQ>
}
 80015ca:	bf00      	nop
 80015cc:	3708      	adds	r7, #8
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}

080015d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015d2:	b580      	push	{r7, lr}
 80015d4:	b082      	sub	sp, #8
 80015d6:	af00      	add	r7, sp, #0
 80015d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015da:	6878      	ldr	r0, [r7, #4]
 80015dc:	f7ff ffa2 	bl	8001524 <SysTick_Config>
 80015e0:	4603      	mov	r3, r0
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	3708      	adds	r7, #8
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
	...

080015ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b089      	sub	sp, #36	; 0x24
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
 80015f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80015f6:	2300      	movs	r3, #0
 80015f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80015fa:	2300      	movs	r3, #0
 80015fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80015fe:	2300      	movs	r3, #0
 8001600:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001602:	2300      	movs	r3, #0
 8001604:	61fb      	str	r3, [r7, #28]
 8001606:	e165      	b.n	80018d4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001608:	2201      	movs	r2, #1
 800160a:	69fb      	ldr	r3, [r7, #28]
 800160c:	fa02 f303 	lsl.w	r3, r2, r3
 8001610:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	697a      	ldr	r2, [r7, #20]
 8001618:	4013      	ands	r3, r2
 800161a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800161c:	693a      	ldr	r2, [r7, #16]
 800161e:	697b      	ldr	r3, [r7, #20]
 8001620:	429a      	cmp	r2, r3
 8001622:	f040 8154 	bne.w	80018ce <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	f003 0303 	and.w	r3, r3, #3
 800162e:	2b01      	cmp	r3, #1
 8001630:	d005      	beq.n	800163e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800163a:	2b02      	cmp	r3, #2
 800163c:	d130      	bne.n	80016a0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	689b      	ldr	r3, [r3, #8]
 8001642:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001644:	69fb      	ldr	r3, [r7, #28]
 8001646:	005b      	lsls	r3, r3, #1
 8001648:	2203      	movs	r2, #3
 800164a:	fa02 f303 	lsl.w	r3, r2, r3
 800164e:	43db      	mvns	r3, r3
 8001650:	69ba      	ldr	r2, [r7, #24]
 8001652:	4013      	ands	r3, r2
 8001654:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	68da      	ldr	r2, [r3, #12]
 800165a:	69fb      	ldr	r3, [r7, #28]
 800165c:	005b      	lsls	r3, r3, #1
 800165e:	fa02 f303 	lsl.w	r3, r2, r3
 8001662:	69ba      	ldr	r2, [r7, #24]
 8001664:	4313      	orrs	r3, r2
 8001666:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	69ba      	ldr	r2, [r7, #24]
 800166c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001674:	2201      	movs	r2, #1
 8001676:	69fb      	ldr	r3, [r7, #28]
 8001678:	fa02 f303 	lsl.w	r3, r2, r3
 800167c:	43db      	mvns	r3, r3
 800167e:	69ba      	ldr	r2, [r7, #24]
 8001680:	4013      	ands	r3, r2
 8001682:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	091b      	lsrs	r3, r3, #4
 800168a:	f003 0201 	and.w	r2, r3, #1
 800168e:	69fb      	ldr	r3, [r7, #28]
 8001690:	fa02 f303 	lsl.w	r3, r2, r3
 8001694:	69ba      	ldr	r2, [r7, #24]
 8001696:	4313      	orrs	r3, r2
 8001698:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	69ba      	ldr	r2, [r7, #24]
 800169e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	f003 0303 	and.w	r3, r3, #3
 80016a8:	2b03      	cmp	r3, #3
 80016aa:	d017      	beq.n	80016dc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	68db      	ldr	r3, [r3, #12]
 80016b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80016b2:	69fb      	ldr	r3, [r7, #28]
 80016b4:	005b      	lsls	r3, r3, #1
 80016b6:	2203      	movs	r2, #3
 80016b8:	fa02 f303 	lsl.w	r3, r2, r3
 80016bc:	43db      	mvns	r3, r3
 80016be:	69ba      	ldr	r2, [r7, #24]
 80016c0:	4013      	ands	r3, r2
 80016c2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	689a      	ldr	r2, [r3, #8]
 80016c8:	69fb      	ldr	r3, [r7, #28]
 80016ca:	005b      	lsls	r3, r3, #1
 80016cc:	fa02 f303 	lsl.w	r3, r2, r3
 80016d0:	69ba      	ldr	r2, [r7, #24]
 80016d2:	4313      	orrs	r3, r2
 80016d4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	69ba      	ldr	r2, [r7, #24]
 80016da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	f003 0303 	and.w	r3, r3, #3
 80016e4:	2b02      	cmp	r3, #2
 80016e6:	d123      	bne.n	8001730 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80016e8:	69fb      	ldr	r3, [r7, #28]
 80016ea:	08da      	lsrs	r2, r3, #3
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	3208      	adds	r2, #8
 80016f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80016f6:	69fb      	ldr	r3, [r7, #28]
 80016f8:	f003 0307 	and.w	r3, r3, #7
 80016fc:	009b      	lsls	r3, r3, #2
 80016fe:	220f      	movs	r2, #15
 8001700:	fa02 f303 	lsl.w	r3, r2, r3
 8001704:	43db      	mvns	r3, r3
 8001706:	69ba      	ldr	r2, [r7, #24]
 8001708:	4013      	ands	r3, r2
 800170a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	691a      	ldr	r2, [r3, #16]
 8001710:	69fb      	ldr	r3, [r7, #28]
 8001712:	f003 0307 	and.w	r3, r3, #7
 8001716:	009b      	lsls	r3, r3, #2
 8001718:	fa02 f303 	lsl.w	r3, r2, r3
 800171c:	69ba      	ldr	r2, [r7, #24]
 800171e:	4313      	orrs	r3, r2
 8001720:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001722:	69fb      	ldr	r3, [r7, #28]
 8001724:	08da      	lsrs	r2, r3, #3
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	3208      	adds	r2, #8
 800172a:	69b9      	ldr	r1, [r7, #24]
 800172c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001736:	69fb      	ldr	r3, [r7, #28]
 8001738:	005b      	lsls	r3, r3, #1
 800173a:	2203      	movs	r2, #3
 800173c:	fa02 f303 	lsl.w	r3, r2, r3
 8001740:	43db      	mvns	r3, r3
 8001742:	69ba      	ldr	r2, [r7, #24]
 8001744:	4013      	ands	r3, r2
 8001746:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	f003 0203 	and.w	r2, r3, #3
 8001750:	69fb      	ldr	r3, [r7, #28]
 8001752:	005b      	lsls	r3, r3, #1
 8001754:	fa02 f303 	lsl.w	r3, r2, r3
 8001758:	69ba      	ldr	r2, [r7, #24]
 800175a:	4313      	orrs	r3, r2
 800175c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	69ba      	ldr	r2, [r7, #24]
 8001762:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	685b      	ldr	r3, [r3, #4]
 8001768:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800176c:	2b00      	cmp	r3, #0
 800176e:	f000 80ae 	beq.w	80018ce <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001772:	2300      	movs	r3, #0
 8001774:	60fb      	str	r3, [r7, #12]
 8001776:	4b5d      	ldr	r3, [pc, #372]	; (80018ec <HAL_GPIO_Init+0x300>)
 8001778:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800177a:	4a5c      	ldr	r2, [pc, #368]	; (80018ec <HAL_GPIO_Init+0x300>)
 800177c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001780:	6453      	str	r3, [r2, #68]	; 0x44
 8001782:	4b5a      	ldr	r3, [pc, #360]	; (80018ec <HAL_GPIO_Init+0x300>)
 8001784:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001786:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800178a:	60fb      	str	r3, [r7, #12]
 800178c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800178e:	4a58      	ldr	r2, [pc, #352]	; (80018f0 <HAL_GPIO_Init+0x304>)
 8001790:	69fb      	ldr	r3, [r7, #28]
 8001792:	089b      	lsrs	r3, r3, #2
 8001794:	3302      	adds	r3, #2
 8001796:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800179a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800179c:	69fb      	ldr	r3, [r7, #28]
 800179e:	f003 0303 	and.w	r3, r3, #3
 80017a2:	009b      	lsls	r3, r3, #2
 80017a4:	220f      	movs	r2, #15
 80017a6:	fa02 f303 	lsl.w	r3, r2, r3
 80017aa:	43db      	mvns	r3, r3
 80017ac:	69ba      	ldr	r2, [r7, #24]
 80017ae:	4013      	ands	r3, r2
 80017b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	4a4f      	ldr	r2, [pc, #316]	; (80018f4 <HAL_GPIO_Init+0x308>)
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d025      	beq.n	8001806 <HAL_GPIO_Init+0x21a>
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	4a4e      	ldr	r2, [pc, #312]	; (80018f8 <HAL_GPIO_Init+0x30c>)
 80017be:	4293      	cmp	r3, r2
 80017c0:	d01f      	beq.n	8001802 <HAL_GPIO_Init+0x216>
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	4a4d      	ldr	r2, [pc, #308]	; (80018fc <HAL_GPIO_Init+0x310>)
 80017c6:	4293      	cmp	r3, r2
 80017c8:	d019      	beq.n	80017fe <HAL_GPIO_Init+0x212>
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	4a4c      	ldr	r2, [pc, #304]	; (8001900 <HAL_GPIO_Init+0x314>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d013      	beq.n	80017fa <HAL_GPIO_Init+0x20e>
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	4a4b      	ldr	r2, [pc, #300]	; (8001904 <HAL_GPIO_Init+0x318>)
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d00d      	beq.n	80017f6 <HAL_GPIO_Init+0x20a>
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	4a4a      	ldr	r2, [pc, #296]	; (8001908 <HAL_GPIO_Init+0x31c>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d007      	beq.n	80017f2 <HAL_GPIO_Init+0x206>
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	4a49      	ldr	r2, [pc, #292]	; (800190c <HAL_GPIO_Init+0x320>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d101      	bne.n	80017ee <HAL_GPIO_Init+0x202>
 80017ea:	2306      	movs	r3, #6
 80017ec:	e00c      	b.n	8001808 <HAL_GPIO_Init+0x21c>
 80017ee:	2307      	movs	r3, #7
 80017f0:	e00a      	b.n	8001808 <HAL_GPIO_Init+0x21c>
 80017f2:	2305      	movs	r3, #5
 80017f4:	e008      	b.n	8001808 <HAL_GPIO_Init+0x21c>
 80017f6:	2304      	movs	r3, #4
 80017f8:	e006      	b.n	8001808 <HAL_GPIO_Init+0x21c>
 80017fa:	2303      	movs	r3, #3
 80017fc:	e004      	b.n	8001808 <HAL_GPIO_Init+0x21c>
 80017fe:	2302      	movs	r3, #2
 8001800:	e002      	b.n	8001808 <HAL_GPIO_Init+0x21c>
 8001802:	2301      	movs	r3, #1
 8001804:	e000      	b.n	8001808 <HAL_GPIO_Init+0x21c>
 8001806:	2300      	movs	r3, #0
 8001808:	69fa      	ldr	r2, [r7, #28]
 800180a:	f002 0203 	and.w	r2, r2, #3
 800180e:	0092      	lsls	r2, r2, #2
 8001810:	4093      	lsls	r3, r2
 8001812:	69ba      	ldr	r2, [r7, #24]
 8001814:	4313      	orrs	r3, r2
 8001816:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001818:	4935      	ldr	r1, [pc, #212]	; (80018f0 <HAL_GPIO_Init+0x304>)
 800181a:	69fb      	ldr	r3, [r7, #28]
 800181c:	089b      	lsrs	r3, r3, #2
 800181e:	3302      	adds	r3, #2
 8001820:	69ba      	ldr	r2, [r7, #24]
 8001822:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001826:	4b3a      	ldr	r3, [pc, #232]	; (8001910 <HAL_GPIO_Init+0x324>)
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800182c:	693b      	ldr	r3, [r7, #16]
 800182e:	43db      	mvns	r3, r3
 8001830:	69ba      	ldr	r2, [r7, #24]
 8001832:	4013      	ands	r3, r2
 8001834:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800183e:	2b00      	cmp	r3, #0
 8001840:	d003      	beq.n	800184a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001842:	69ba      	ldr	r2, [r7, #24]
 8001844:	693b      	ldr	r3, [r7, #16]
 8001846:	4313      	orrs	r3, r2
 8001848:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800184a:	4a31      	ldr	r2, [pc, #196]	; (8001910 <HAL_GPIO_Init+0x324>)
 800184c:	69bb      	ldr	r3, [r7, #24]
 800184e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001850:	4b2f      	ldr	r3, [pc, #188]	; (8001910 <HAL_GPIO_Init+0x324>)
 8001852:	68db      	ldr	r3, [r3, #12]
 8001854:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001856:	693b      	ldr	r3, [r7, #16]
 8001858:	43db      	mvns	r3, r3
 800185a:	69ba      	ldr	r2, [r7, #24]
 800185c:	4013      	ands	r3, r2
 800185e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001868:	2b00      	cmp	r3, #0
 800186a:	d003      	beq.n	8001874 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800186c:	69ba      	ldr	r2, [r7, #24]
 800186e:	693b      	ldr	r3, [r7, #16]
 8001870:	4313      	orrs	r3, r2
 8001872:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001874:	4a26      	ldr	r2, [pc, #152]	; (8001910 <HAL_GPIO_Init+0x324>)
 8001876:	69bb      	ldr	r3, [r7, #24]
 8001878:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800187a:	4b25      	ldr	r3, [pc, #148]	; (8001910 <HAL_GPIO_Init+0x324>)
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001880:	693b      	ldr	r3, [r7, #16]
 8001882:	43db      	mvns	r3, r3
 8001884:	69ba      	ldr	r2, [r7, #24]
 8001886:	4013      	ands	r3, r2
 8001888:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001892:	2b00      	cmp	r3, #0
 8001894:	d003      	beq.n	800189e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001896:	69ba      	ldr	r2, [r7, #24]
 8001898:	693b      	ldr	r3, [r7, #16]
 800189a:	4313      	orrs	r3, r2
 800189c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800189e:	4a1c      	ldr	r2, [pc, #112]	; (8001910 <HAL_GPIO_Init+0x324>)
 80018a0:	69bb      	ldr	r3, [r7, #24]
 80018a2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80018a4:	4b1a      	ldr	r3, [pc, #104]	; (8001910 <HAL_GPIO_Init+0x324>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018aa:	693b      	ldr	r3, [r7, #16]
 80018ac:	43db      	mvns	r3, r3
 80018ae:	69ba      	ldr	r2, [r7, #24]
 80018b0:	4013      	ands	r3, r2
 80018b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d003      	beq.n	80018c8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80018c0:	69ba      	ldr	r2, [r7, #24]
 80018c2:	693b      	ldr	r3, [r7, #16]
 80018c4:	4313      	orrs	r3, r2
 80018c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80018c8:	4a11      	ldr	r2, [pc, #68]	; (8001910 <HAL_GPIO_Init+0x324>)
 80018ca:	69bb      	ldr	r3, [r7, #24]
 80018cc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018ce:	69fb      	ldr	r3, [r7, #28]
 80018d0:	3301      	adds	r3, #1
 80018d2:	61fb      	str	r3, [r7, #28]
 80018d4:	69fb      	ldr	r3, [r7, #28]
 80018d6:	2b0f      	cmp	r3, #15
 80018d8:	f67f ae96 	bls.w	8001608 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80018dc:	bf00      	nop
 80018de:	bf00      	nop
 80018e0:	3724      	adds	r7, #36	; 0x24
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr
 80018ea:	bf00      	nop
 80018ec:	40023800 	.word	0x40023800
 80018f0:	40013800 	.word	0x40013800
 80018f4:	40020000 	.word	0x40020000
 80018f8:	40020400 	.word	0x40020400
 80018fc:	40020800 	.word	0x40020800
 8001900:	40020c00 	.word	0x40020c00
 8001904:	40021000 	.word	0x40021000
 8001908:	40021400 	.word	0x40021400
 800190c:	40021800 	.word	0x40021800
 8001910:	40013c00 	.word	0x40013c00

08001914 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001914:	b480      	push	{r7}
 8001916:	b085      	sub	sp, #20
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
 800191c:	460b      	mov	r3, r1
 800191e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	691a      	ldr	r2, [r3, #16]
 8001924:	887b      	ldrh	r3, [r7, #2]
 8001926:	4013      	ands	r3, r2
 8001928:	2b00      	cmp	r3, #0
 800192a:	d002      	beq.n	8001932 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800192c:	2301      	movs	r3, #1
 800192e:	73fb      	strb	r3, [r7, #15]
 8001930:	e001      	b.n	8001936 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001932:	2300      	movs	r3, #0
 8001934:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001936:	7bfb      	ldrb	r3, [r7, #15]
}
 8001938:	4618      	mov	r0, r3
 800193a:	3714      	adds	r7, #20
 800193c:	46bd      	mov	sp, r7
 800193e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001942:	4770      	bx	lr

08001944 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001944:	b480      	push	{r7}
 8001946:	b083      	sub	sp, #12
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
 800194c:	460b      	mov	r3, r1
 800194e:	807b      	strh	r3, [r7, #2]
 8001950:	4613      	mov	r3, r2
 8001952:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001954:	787b      	ldrb	r3, [r7, #1]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d003      	beq.n	8001962 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800195a:	887a      	ldrh	r2, [r7, #2]
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001960:	e003      	b.n	800196a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001962:	887b      	ldrh	r3, [r7, #2]
 8001964:	041a      	lsls	r2, r3, #16
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	619a      	str	r2, [r3, #24]
}
 800196a:	bf00      	nop
 800196c:	370c      	adds	r7, #12
 800196e:	46bd      	mov	sp, r7
 8001970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001974:	4770      	bx	lr
	...

08001978 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
 800197e:	4603      	mov	r3, r0
 8001980:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001982:	4b08      	ldr	r3, [pc, #32]	; (80019a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001984:	695a      	ldr	r2, [r3, #20]
 8001986:	88fb      	ldrh	r3, [r7, #6]
 8001988:	4013      	ands	r3, r2
 800198a:	2b00      	cmp	r3, #0
 800198c:	d006      	beq.n	800199c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800198e:	4a05      	ldr	r2, [pc, #20]	; (80019a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001990:	88fb      	ldrh	r3, [r7, #6]
 8001992:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001994:	88fb      	ldrh	r3, [r7, #6]
 8001996:	4618      	mov	r0, r3
 8001998:	f7fe fef6 	bl	8000788 <HAL_GPIO_EXTI_Callback>
  }
}
 800199c:	bf00      	nop
 800199e:	3708      	adds	r7, #8
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	40013c00 	.word	0x40013c00

080019a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b084      	sub	sp, #16
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
 80019b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d101      	bne.n	80019bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80019b8:	2301      	movs	r3, #1
 80019ba:	e0cc      	b.n	8001b56 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80019bc:	4b68      	ldr	r3, [pc, #416]	; (8001b60 <HAL_RCC_ClockConfig+0x1b8>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f003 030f 	and.w	r3, r3, #15
 80019c4:	683a      	ldr	r2, [r7, #0]
 80019c6:	429a      	cmp	r2, r3
 80019c8:	d90c      	bls.n	80019e4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019ca:	4b65      	ldr	r3, [pc, #404]	; (8001b60 <HAL_RCC_ClockConfig+0x1b8>)
 80019cc:	683a      	ldr	r2, [r7, #0]
 80019ce:	b2d2      	uxtb	r2, r2
 80019d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019d2:	4b63      	ldr	r3, [pc, #396]	; (8001b60 <HAL_RCC_ClockConfig+0x1b8>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f003 030f 	and.w	r3, r3, #15
 80019da:	683a      	ldr	r2, [r7, #0]
 80019dc:	429a      	cmp	r2, r3
 80019de:	d001      	beq.n	80019e4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80019e0:	2301      	movs	r3, #1
 80019e2:	e0b8      	b.n	8001b56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f003 0302 	and.w	r3, r3, #2
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d020      	beq.n	8001a32 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f003 0304 	and.w	r3, r3, #4
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d005      	beq.n	8001a08 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019fc:	4b59      	ldr	r3, [pc, #356]	; (8001b64 <HAL_RCC_ClockConfig+0x1bc>)
 80019fe:	689b      	ldr	r3, [r3, #8]
 8001a00:	4a58      	ldr	r2, [pc, #352]	; (8001b64 <HAL_RCC_ClockConfig+0x1bc>)
 8001a02:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001a06:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f003 0308 	and.w	r3, r3, #8
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d005      	beq.n	8001a20 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a14:	4b53      	ldr	r3, [pc, #332]	; (8001b64 <HAL_RCC_ClockConfig+0x1bc>)
 8001a16:	689b      	ldr	r3, [r3, #8]
 8001a18:	4a52      	ldr	r2, [pc, #328]	; (8001b64 <HAL_RCC_ClockConfig+0x1bc>)
 8001a1a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001a1e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a20:	4b50      	ldr	r3, [pc, #320]	; (8001b64 <HAL_RCC_ClockConfig+0x1bc>)
 8001a22:	689b      	ldr	r3, [r3, #8]
 8001a24:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	689b      	ldr	r3, [r3, #8]
 8001a2c:	494d      	ldr	r1, [pc, #308]	; (8001b64 <HAL_RCC_ClockConfig+0x1bc>)
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f003 0301 	and.w	r3, r3, #1
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d044      	beq.n	8001ac8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	2b01      	cmp	r3, #1
 8001a44:	d107      	bne.n	8001a56 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a46:	4b47      	ldr	r3, [pc, #284]	; (8001b64 <HAL_RCC_ClockConfig+0x1bc>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d119      	bne.n	8001a86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a52:	2301      	movs	r3, #1
 8001a54:	e07f      	b.n	8001b56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	2b02      	cmp	r3, #2
 8001a5c:	d003      	beq.n	8001a66 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a62:	2b03      	cmp	r3, #3
 8001a64:	d107      	bne.n	8001a76 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a66:	4b3f      	ldr	r3, [pc, #252]	; (8001b64 <HAL_RCC_ClockConfig+0x1bc>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d109      	bne.n	8001a86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a72:	2301      	movs	r3, #1
 8001a74:	e06f      	b.n	8001b56 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a76:	4b3b      	ldr	r3, [pc, #236]	; (8001b64 <HAL_RCC_ClockConfig+0x1bc>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f003 0302 	and.w	r3, r3, #2
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d101      	bne.n	8001a86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a82:	2301      	movs	r3, #1
 8001a84:	e067      	b.n	8001b56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a86:	4b37      	ldr	r3, [pc, #220]	; (8001b64 <HAL_RCC_ClockConfig+0x1bc>)
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	f023 0203 	bic.w	r2, r3, #3
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	685b      	ldr	r3, [r3, #4]
 8001a92:	4934      	ldr	r1, [pc, #208]	; (8001b64 <HAL_RCC_ClockConfig+0x1bc>)
 8001a94:	4313      	orrs	r3, r2
 8001a96:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a98:	f7ff fc8a 	bl	80013b0 <HAL_GetTick>
 8001a9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a9e:	e00a      	b.n	8001ab6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001aa0:	f7ff fc86 	bl	80013b0 <HAL_GetTick>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	1ad3      	subs	r3, r2, r3
 8001aaa:	f241 3288 	movw	r2, #5000	; 0x1388
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d901      	bls.n	8001ab6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001ab2:	2303      	movs	r3, #3
 8001ab4:	e04f      	b.n	8001b56 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ab6:	4b2b      	ldr	r3, [pc, #172]	; (8001b64 <HAL_RCC_ClockConfig+0x1bc>)
 8001ab8:	689b      	ldr	r3, [r3, #8]
 8001aba:	f003 020c 	and.w	r2, r3, #12
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	009b      	lsls	r3, r3, #2
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	d1eb      	bne.n	8001aa0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ac8:	4b25      	ldr	r3, [pc, #148]	; (8001b60 <HAL_RCC_ClockConfig+0x1b8>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f003 030f 	and.w	r3, r3, #15
 8001ad0:	683a      	ldr	r2, [r7, #0]
 8001ad2:	429a      	cmp	r2, r3
 8001ad4:	d20c      	bcs.n	8001af0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ad6:	4b22      	ldr	r3, [pc, #136]	; (8001b60 <HAL_RCC_ClockConfig+0x1b8>)
 8001ad8:	683a      	ldr	r2, [r7, #0]
 8001ada:	b2d2      	uxtb	r2, r2
 8001adc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ade:	4b20      	ldr	r3, [pc, #128]	; (8001b60 <HAL_RCC_ClockConfig+0x1b8>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f003 030f 	and.w	r3, r3, #15
 8001ae6:	683a      	ldr	r2, [r7, #0]
 8001ae8:	429a      	cmp	r2, r3
 8001aea:	d001      	beq.n	8001af0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001aec:	2301      	movs	r3, #1
 8001aee:	e032      	b.n	8001b56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f003 0304 	and.w	r3, r3, #4
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d008      	beq.n	8001b0e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001afc:	4b19      	ldr	r3, [pc, #100]	; (8001b64 <HAL_RCC_ClockConfig+0x1bc>)
 8001afe:	689b      	ldr	r3, [r3, #8]
 8001b00:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	68db      	ldr	r3, [r3, #12]
 8001b08:	4916      	ldr	r1, [pc, #88]	; (8001b64 <HAL_RCC_ClockConfig+0x1bc>)
 8001b0a:	4313      	orrs	r3, r2
 8001b0c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f003 0308 	and.w	r3, r3, #8
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d009      	beq.n	8001b2e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b1a:	4b12      	ldr	r3, [pc, #72]	; (8001b64 <HAL_RCC_ClockConfig+0x1bc>)
 8001b1c:	689b      	ldr	r3, [r3, #8]
 8001b1e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	691b      	ldr	r3, [r3, #16]
 8001b26:	00db      	lsls	r3, r3, #3
 8001b28:	490e      	ldr	r1, [pc, #56]	; (8001b64 <HAL_RCC_ClockConfig+0x1bc>)
 8001b2a:	4313      	orrs	r3, r2
 8001b2c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001b2e:	f000 f855 	bl	8001bdc <HAL_RCC_GetSysClockFreq>
 8001b32:	4602      	mov	r2, r0
 8001b34:	4b0b      	ldr	r3, [pc, #44]	; (8001b64 <HAL_RCC_ClockConfig+0x1bc>)
 8001b36:	689b      	ldr	r3, [r3, #8]
 8001b38:	091b      	lsrs	r3, r3, #4
 8001b3a:	f003 030f 	and.w	r3, r3, #15
 8001b3e:	490a      	ldr	r1, [pc, #40]	; (8001b68 <HAL_RCC_ClockConfig+0x1c0>)
 8001b40:	5ccb      	ldrb	r3, [r1, r3]
 8001b42:	fa22 f303 	lsr.w	r3, r2, r3
 8001b46:	4a09      	ldr	r2, [pc, #36]	; (8001b6c <HAL_RCC_ClockConfig+0x1c4>)
 8001b48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001b4a:	4b09      	ldr	r3, [pc, #36]	; (8001b70 <HAL_RCC_ClockConfig+0x1c8>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f7ff fbea 	bl	8001328 <HAL_InitTick>

  return HAL_OK;
 8001b54:	2300      	movs	r3, #0
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	3710      	adds	r7, #16
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	40023c00 	.word	0x40023c00
 8001b64:	40023800 	.word	0x40023800
 8001b68:	080040c4 	.word	0x080040c4
 8001b6c:	2000003c 	.word	0x2000003c
 8001b70:	20000040 	.word	0x20000040

08001b74 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b74:	b480      	push	{r7}
 8001b76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b78:	4b03      	ldr	r3, [pc, #12]	; (8001b88 <HAL_RCC_GetHCLKFreq+0x14>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr
 8001b86:	bf00      	nop
 8001b88:	2000003c 	.word	0x2000003c

08001b8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001b90:	f7ff fff0 	bl	8001b74 <HAL_RCC_GetHCLKFreq>
 8001b94:	4602      	mov	r2, r0
 8001b96:	4b05      	ldr	r3, [pc, #20]	; (8001bac <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b98:	689b      	ldr	r3, [r3, #8]
 8001b9a:	0a9b      	lsrs	r3, r3, #10
 8001b9c:	f003 0307 	and.w	r3, r3, #7
 8001ba0:	4903      	ldr	r1, [pc, #12]	; (8001bb0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ba2:	5ccb      	ldrb	r3, [r1, r3]
 8001ba4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	40023800 	.word	0x40023800
 8001bb0:	080040d4 	.word	0x080040d4

08001bb4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001bb8:	f7ff ffdc 	bl	8001b74 <HAL_RCC_GetHCLKFreq>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	4b05      	ldr	r3, [pc, #20]	; (8001bd4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001bc0:	689b      	ldr	r3, [r3, #8]
 8001bc2:	0b5b      	lsrs	r3, r3, #13
 8001bc4:	f003 0307 	and.w	r3, r3, #7
 8001bc8:	4903      	ldr	r1, [pc, #12]	; (8001bd8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001bca:	5ccb      	ldrb	r3, [r1, r3]
 8001bcc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	40023800 	.word	0x40023800
 8001bd8:	080040d4 	.word	0x080040d4

08001bdc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001bdc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001be0:	b0ae      	sub	sp, #184	; 0xb8
 8001be2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001be4:	2300      	movs	r3, #0
 8001be6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8001bea:	2300      	movs	r3, #0
 8001bec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001c02:	4bcb      	ldr	r3, [pc, #812]	; (8001f30 <HAL_RCC_GetSysClockFreq+0x354>)
 8001c04:	689b      	ldr	r3, [r3, #8]
 8001c06:	f003 030c 	and.w	r3, r3, #12
 8001c0a:	2b0c      	cmp	r3, #12
 8001c0c:	f200 8206 	bhi.w	800201c <HAL_RCC_GetSysClockFreq+0x440>
 8001c10:	a201      	add	r2, pc, #4	; (adr r2, 8001c18 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001c12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c16:	bf00      	nop
 8001c18:	08001c4d 	.word	0x08001c4d
 8001c1c:	0800201d 	.word	0x0800201d
 8001c20:	0800201d 	.word	0x0800201d
 8001c24:	0800201d 	.word	0x0800201d
 8001c28:	08001c55 	.word	0x08001c55
 8001c2c:	0800201d 	.word	0x0800201d
 8001c30:	0800201d 	.word	0x0800201d
 8001c34:	0800201d 	.word	0x0800201d
 8001c38:	08001c5d 	.word	0x08001c5d
 8001c3c:	0800201d 	.word	0x0800201d
 8001c40:	0800201d 	.word	0x0800201d
 8001c44:	0800201d 	.word	0x0800201d
 8001c48:	08001e4d 	.word	0x08001e4d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001c4c:	4bb9      	ldr	r3, [pc, #740]	; (8001f34 <HAL_RCC_GetSysClockFreq+0x358>)
 8001c4e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8001c52:	e1e7      	b.n	8002024 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001c54:	4bb8      	ldr	r3, [pc, #736]	; (8001f38 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001c56:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001c5a:	e1e3      	b.n	8002024 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001c5c:	4bb4      	ldr	r3, [pc, #720]	; (8001f30 <HAL_RCC_GetSysClockFreq+0x354>)
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001c64:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c68:	4bb1      	ldr	r3, [pc, #708]	; (8001f30 <HAL_RCC_GetSysClockFreq+0x354>)
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d071      	beq.n	8001d58 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c74:	4bae      	ldr	r3, [pc, #696]	; (8001f30 <HAL_RCC_GetSysClockFreq+0x354>)
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	099b      	lsrs	r3, r3, #6
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001c80:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8001c84:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001c88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001c8c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001c90:	2300      	movs	r3, #0
 8001c92:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001c96:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8001c9a:	4622      	mov	r2, r4
 8001c9c:	462b      	mov	r3, r5
 8001c9e:	f04f 0000 	mov.w	r0, #0
 8001ca2:	f04f 0100 	mov.w	r1, #0
 8001ca6:	0159      	lsls	r1, r3, #5
 8001ca8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001cac:	0150      	lsls	r0, r2, #5
 8001cae:	4602      	mov	r2, r0
 8001cb0:	460b      	mov	r3, r1
 8001cb2:	4621      	mov	r1, r4
 8001cb4:	1a51      	subs	r1, r2, r1
 8001cb6:	6439      	str	r1, [r7, #64]	; 0x40
 8001cb8:	4629      	mov	r1, r5
 8001cba:	eb63 0301 	sbc.w	r3, r3, r1
 8001cbe:	647b      	str	r3, [r7, #68]	; 0x44
 8001cc0:	f04f 0200 	mov.w	r2, #0
 8001cc4:	f04f 0300 	mov.w	r3, #0
 8001cc8:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8001ccc:	4649      	mov	r1, r9
 8001cce:	018b      	lsls	r3, r1, #6
 8001cd0:	4641      	mov	r1, r8
 8001cd2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001cd6:	4641      	mov	r1, r8
 8001cd8:	018a      	lsls	r2, r1, #6
 8001cda:	4641      	mov	r1, r8
 8001cdc:	1a51      	subs	r1, r2, r1
 8001cde:	63b9      	str	r1, [r7, #56]	; 0x38
 8001ce0:	4649      	mov	r1, r9
 8001ce2:	eb63 0301 	sbc.w	r3, r3, r1
 8001ce6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001ce8:	f04f 0200 	mov.w	r2, #0
 8001cec:	f04f 0300 	mov.w	r3, #0
 8001cf0:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8001cf4:	4649      	mov	r1, r9
 8001cf6:	00cb      	lsls	r3, r1, #3
 8001cf8:	4641      	mov	r1, r8
 8001cfa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001cfe:	4641      	mov	r1, r8
 8001d00:	00ca      	lsls	r2, r1, #3
 8001d02:	4610      	mov	r0, r2
 8001d04:	4619      	mov	r1, r3
 8001d06:	4603      	mov	r3, r0
 8001d08:	4622      	mov	r2, r4
 8001d0a:	189b      	adds	r3, r3, r2
 8001d0c:	633b      	str	r3, [r7, #48]	; 0x30
 8001d0e:	462b      	mov	r3, r5
 8001d10:	460a      	mov	r2, r1
 8001d12:	eb42 0303 	adc.w	r3, r2, r3
 8001d16:	637b      	str	r3, [r7, #52]	; 0x34
 8001d18:	f04f 0200 	mov.w	r2, #0
 8001d1c:	f04f 0300 	mov.w	r3, #0
 8001d20:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001d24:	4629      	mov	r1, r5
 8001d26:	024b      	lsls	r3, r1, #9
 8001d28:	4621      	mov	r1, r4
 8001d2a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001d2e:	4621      	mov	r1, r4
 8001d30:	024a      	lsls	r2, r1, #9
 8001d32:	4610      	mov	r0, r2
 8001d34:	4619      	mov	r1, r3
 8001d36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001d40:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001d44:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8001d48:	f7fe faba 	bl	80002c0 <__aeabi_uldivmod>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	460b      	mov	r3, r1
 8001d50:	4613      	mov	r3, r2
 8001d52:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001d56:	e067      	b.n	8001e28 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d58:	4b75      	ldr	r3, [pc, #468]	; (8001f30 <HAL_RCC_GetSysClockFreq+0x354>)
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	099b      	lsrs	r3, r3, #6
 8001d5e:	2200      	movs	r2, #0
 8001d60:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001d64:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8001d68:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001d6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001d70:	67bb      	str	r3, [r7, #120]	; 0x78
 8001d72:	2300      	movs	r3, #0
 8001d74:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001d76:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8001d7a:	4622      	mov	r2, r4
 8001d7c:	462b      	mov	r3, r5
 8001d7e:	f04f 0000 	mov.w	r0, #0
 8001d82:	f04f 0100 	mov.w	r1, #0
 8001d86:	0159      	lsls	r1, r3, #5
 8001d88:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d8c:	0150      	lsls	r0, r2, #5
 8001d8e:	4602      	mov	r2, r0
 8001d90:	460b      	mov	r3, r1
 8001d92:	4621      	mov	r1, r4
 8001d94:	1a51      	subs	r1, r2, r1
 8001d96:	62b9      	str	r1, [r7, #40]	; 0x28
 8001d98:	4629      	mov	r1, r5
 8001d9a:	eb63 0301 	sbc.w	r3, r3, r1
 8001d9e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001da0:	f04f 0200 	mov.w	r2, #0
 8001da4:	f04f 0300 	mov.w	r3, #0
 8001da8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8001dac:	4649      	mov	r1, r9
 8001dae:	018b      	lsls	r3, r1, #6
 8001db0:	4641      	mov	r1, r8
 8001db2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001db6:	4641      	mov	r1, r8
 8001db8:	018a      	lsls	r2, r1, #6
 8001dba:	4641      	mov	r1, r8
 8001dbc:	ebb2 0a01 	subs.w	sl, r2, r1
 8001dc0:	4649      	mov	r1, r9
 8001dc2:	eb63 0b01 	sbc.w	fp, r3, r1
 8001dc6:	f04f 0200 	mov.w	r2, #0
 8001dca:	f04f 0300 	mov.w	r3, #0
 8001dce:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001dd2:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001dd6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001dda:	4692      	mov	sl, r2
 8001ddc:	469b      	mov	fp, r3
 8001dde:	4623      	mov	r3, r4
 8001de0:	eb1a 0303 	adds.w	r3, sl, r3
 8001de4:	623b      	str	r3, [r7, #32]
 8001de6:	462b      	mov	r3, r5
 8001de8:	eb4b 0303 	adc.w	r3, fp, r3
 8001dec:	627b      	str	r3, [r7, #36]	; 0x24
 8001dee:	f04f 0200 	mov.w	r2, #0
 8001df2:	f04f 0300 	mov.w	r3, #0
 8001df6:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001dfa:	4629      	mov	r1, r5
 8001dfc:	028b      	lsls	r3, r1, #10
 8001dfe:	4621      	mov	r1, r4
 8001e00:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001e04:	4621      	mov	r1, r4
 8001e06:	028a      	lsls	r2, r1, #10
 8001e08:	4610      	mov	r0, r2
 8001e0a:	4619      	mov	r1, r3
 8001e0c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001e10:	2200      	movs	r2, #0
 8001e12:	673b      	str	r3, [r7, #112]	; 0x70
 8001e14:	677a      	str	r2, [r7, #116]	; 0x74
 8001e16:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001e1a:	f7fe fa51 	bl	80002c0 <__aeabi_uldivmod>
 8001e1e:	4602      	mov	r2, r0
 8001e20:	460b      	mov	r3, r1
 8001e22:	4613      	mov	r3, r2
 8001e24:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001e28:	4b41      	ldr	r3, [pc, #260]	; (8001f30 <HAL_RCC_GetSysClockFreq+0x354>)
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	0c1b      	lsrs	r3, r3, #16
 8001e2e:	f003 0303 	and.w	r3, r3, #3
 8001e32:	3301      	adds	r3, #1
 8001e34:	005b      	lsls	r3, r3, #1
 8001e36:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8001e3a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001e3e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001e42:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e46:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001e4a:	e0eb      	b.n	8002024 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001e4c:	4b38      	ldr	r3, [pc, #224]	; (8001f30 <HAL_RCC_GetSysClockFreq+0x354>)
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001e54:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001e58:	4b35      	ldr	r3, [pc, #212]	; (8001f30 <HAL_RCC_GetSysClockFreq+0x354>)
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d06b      	beq.n	8001f3c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e64:	4b32      	ldr	r3, [pc, #200]	; (8001f30 <HAL_RCC_GetSysClockFreq+0x354>)
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	099b      	lsrs	r3, r3, #6
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	66bb      	str	r3, [r7, #104]	; 0x68
 8001e6e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001e70:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001e72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e76:	663b      	str	r3, [r7, #96]	; 0x60
 8001e78:	2300      	movs	r3, #0
 8001e7a:	667b      	str	r3, [r7, #100]	; 0x64
 8001e7c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8001e80:	4622      	mov	r2, r4
 8001e82:	462b      	mov	r3, r5
 8001e84:	f04f 0000 	mov.w	r0, #0
 8001e88:	f04f 0100 	mov.w	r1, #0
 8001e8c:	0159      	lsls	r1, r3, #5
 8001e8e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001e92:	0150      	lsls	r0, r2, #5
 8001e94:	4602      	mov	r2, r0
 8001e96:	460b      	mov	r3, r1
 8001e98:	4621      	mov	r1, r4
 8001e9a:	1a51      	subs	r1, r2, r1
 8001e9c:	61b9      	str	r1, [r7, #24]
 8001e9e:	4629      	mov	r1, r5
 8001ea0:	eb63 0301 	sbc.w	r3, r3, r1
 8001ea4:	61fb      	str	r3, [r7, #28]
 8001ea6:	f04f 0200 	mov.w	r2, #0
 8001eaa:	f04f 0300 	mov.w	r3, #0
 8001eae:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001eb2:	4659      	mov	r1, fp
 8001eb4:	018b      	lsls	r3, r1, #6
 8001eb6:	4651      	mov	r1, sl
 8001eb8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001ebc:	4651      	mov	r1, sl
 8001ebe:	018a      	lsls	r2, r1, #6
 8001ec0:	4651      	mov	r1, sl
 8001ec2:	ebb2 0801 	subs.w	r8, r2, r1
 8001ec6:	4659      	mov	r1, fp
 8001ec8:	eb63 0901 	sbc.w	r9, r3, r1
 8001ecc:	f04f 0200 	mov.w	r2, #0
 8001ed0:	f04f 0300 	mov.w	r3, #0
 8001ed4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001ed8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001edc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001ee0:	4690      	mov	r8, r2
 8001ee2:	4699      	mov	r9, r3
 8001ee4:	4623      	mov	r3, r4
 8001ee6:	eb18 0303 	adds.w	r3, r8, r3
 8001eea:	613b      	str	r3, [r7, #16]
 8001eec:	462b      	mov	r3, r5
 8001eee:	eb49 0303 	adc.w	r3, r9, r3
 8001ef2:	617b      	str	r3, [r7, #20]
 8001ef4:	f04f 0200 	mov.w	r2, #0
 8001ef8:	f04f 0300 	mov.w	r3, #0
 8001efc:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001f00:	4629      	mov	r1, r5
 8001f02:	024b      	lsls	r3, r1, #9
 8001f04:	4621      	mov	r1, r4
 8001f06:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001f0a:	4621      	mov	r1, r4
 8001f0c:	024a      	lsls	r2, r1, #9
 8001f0e:	4610      	mov	r0, r2
 8001f10:	4619      	mov	r1, r3
 8001f12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001f16:	2200      	movs	r2, #0
 8001f18:	65bb      	str	r3, [r7, #88]	; 0x58
 8001f1a:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001f1c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001f20:	f7fe f9ce 	bl	80002c0 <__aeabi_uldivmod>
 8001f24:	4602      	mov	r2, r0
 8001f26:	460b      	mov	r3, r1
 8001f28:	4613      	mov	r3, r2
 8001f2a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001f2e:	e065      	b.n	8001ffc <HAL_RCC_GetSysClockFreq+0x420>
 8001f30:	40023800 	.word	0x40023800
 8001f34:	00f42400 	.word	0x00f42400
 8001f38:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f3c:	4b3d      	ldr	r3, [pc, #244]	; (8002034 <HAL_RCC_GetSysClockFreq+0x458>)
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	099b      	lsrs	r3, r3, #6
 8001f42:	2200      	movs	r2, #0
 8001f44:	4618      	mov	r0, r3
 8001f46:	4611      	mov	r1, r2
 8001f48:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001f4c:	653b      	str	r3, [r7, #80]	; 0x50
 8001f4e:	2300      	movs	r3, #0
 8001f50:	657b      	str	r3, [r7, #84]	; 0x54
 8001f52:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8001f56:	4642      	mov	r2, r8
 8001f58:	464b      	mov	r3, r9
 8001f5a:	f04f 0000 	mov.w	r0, #0
 8001f5e:	f04f 0100 	mov.w	r1, #0
 8001f62:	0159      	lsls	r1, r3, #5
 8001f64:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001f68:	0150      	lsls	r0, r2, #5
 8001f6a:	4602      	mov	r2, r0
 8001f6c:	460b      	mov	r3, r1
 8001f6e:	4641      	mov	r1, r8
 8001f70:	1a51      	subs	r1, r2, r1
 8001f72:	60b9      	str	r1, [r7, #8]
 8001f74:	4649      	mov	r1, r9
 8001f76:	eb63 0301 	sbc.w	r3, r3, r1
 8001f7a:	60fb      	str	r3, [r7, #12]
 8001f7c:	f04f 0200 	mov.w	r2, #0
 8001f80:	f04f 0300 	mov.w	r3, #0
 8001f84:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001f88:	4659      	mov	r1, fp
 8001f8a:	018b      	lsls	r3, r1, #6
 8001f8c:	4651      	mov	r1, sl
 8001f8e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001f92:	4651      	mov	r1, sl
 8001f94:	018a      	lsls	r2, r1, #6
 8001f96:	4651      	mov	r1, sl
 8001f98:	1a54      	subs	r4, r2, r1
 8001f9a:	4659      	mov	r1, fp
 8001f9c:	eb63 0501 	sbc.w	r5, r3, r1
 8001fa0:	f04f 0200 	mov.w	r2, #0
 8001fa4:	f04f 0300 	mov.w	r3, #0
 8001fa8:	00eb      	lsls	r3, r5, #3
 8001faa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001fae:	00e2      	lsls	r2, r4, #3
 8001fb0:	4614      	mov	r4, r2
 8001fb2:	461d      	mov	r5, r3
 8001fb4:	4643      	mov	r3, r8
 8001fb6:	18e3      	adds	r3, r4, r3
 8001fb8:	603b      	str	r3, [r7, #0]
 8001fba:	464b      	mov	r3, r9
 8001fbc:	eb45 0303 	adc.w	r3, r5, r3
 8001fc0:	607b      	str	r3, [r7, #4]
 8001fc2:	f04f 0200 	mov.w	r2, #0
 8001fc6:	f04f 0300 	mov.w	r3, #0
 8001fca:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001fce:	4629      	mov	r1, r5
 8001fd0:	028b      	lsls	r3, r1, #10
 8001fd2:	4621      	mov	r1, r4
 8001fd4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001fd8:	4621      	mov	r1, r4
 8001fda:	028a      	lsls	r2, r1, #10
 8001fdc:	4610      	mov	r0, r2
 8001fde:	4619      	mov	r1, r3
 8001fe0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	64bb      	str	r3, [r7, #72]	; 0x48
 8001fe8:	64fa      	str	r2, [r7, #76]	; 0x4c
 8001fea:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001fee:	f7fe f967 	bl	80002c0 <__aeabi_uldivmod>
 8001ff2:	4602      	mov	r2, r0
 8001ff4:	460b      	mov	r3, r1
 8001ff6:	4613      	mov	r3, r2
 8001ff8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001ffc:	4b0d      	ldr	r3, [pc, #52]	; (8002034 <HAL_RCC_GetSysClockFreq+0x458>)
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	0f1b      	lsrs	r3, r3, #28
 8002002:	f003 0307 	and.w	r3, r3, #7
 8002006:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 800200a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800200e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002012:	fbb2 f3f3 	udiv	r3, r2, r3
 8002016:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800201a:	e003      	b.n	8002024 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800201c:	4b06      	ldr	r3, [pc, #24]	; (8002038 <HAL_RCC_GetSysClockFreq+0x45c>)
 800201e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002022:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002024:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8002028:	4618      	mov	r0, r3
 800202a:	37b8      	adds	r7, #184	; 0xb8
 800202c:	46bd      	mov	sp, r7
 800202e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002032:	bf00      	nop
 8002034:	40023800 	.word	0x40023800
 8002038:	00f42400 	.word	0x00f42400

0800203c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b086      	sub	sp, #24
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d101      	bne.n	800204e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800204a:	2301      	movs	r3, #1
 800204c:	e28d      	b.n	800256a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f003 0301 	and.w	r3, r3, #1
 8002056:	2b00      	cmp	r3, #0
 8002058:	f000 8083 	beq.w	8002162 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800205c:	4b94      	ldr	r3, [pc, #592]	; (80022b0 <HAL_RCC_OscConfig+0x274>)
 800205e:	689b      	ldr	r3, [r3, #8]
 8002060:	f003 030c 	and.w	r3, r3, #12
 8002064:	2b04      	cmp	r3, #4
 8002066:	d019      	beq.n	800209c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002068:	4b91      	ldr	r3, [pc, #580]	; (80022b0 <HAL_RCC_OscConfig+0x274>)
 800206a:	689b      	ldr	r3, [r3, #8]
 800206c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002070:	2b08      	cmp	r3, #8
 8002072:	d106      	bne.n	8002082 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002074:	4b8e      	ldr	r3, [pc, #568]	; (80022b0 <HAL_RCC_OscConfig+0x274>)
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800207c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002080:	d00c      	beq.n	800209c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002082:	4b8b      	ldr	r3, [pc, #556]	; (80022b0 <HAL_RCC_OscConfig+0x274>)
 8002084:	689b      	ldr	r3, [r3, #8]
 8002086:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800208a:	2b0c      	cmp	r3, #12
 800208c:	d112      	bne.n	80020b4 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800208e:	4b88      	ldr	r3, [pc, #544]	; (80022b0 <HAL_RCC_OscConfig+0x274>)
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002096:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800209a:	d10b      	bne.n	80020b4 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800209c:	4b84      	ldr	r3, [pc, #528]	; (80022b0 <HAL_RCC_OscConfig+0x274>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d05b      	beq.n	8002160 <HAL_RCC_OscConfig+0x124>
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d157      	bne.n	8002160 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80020b0:	2301      	movs	r3, #1
 80020b2:	e25a      	b.n	800256a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020bc:	d106      	bne.n	80020cc <HAL_RCC_OscConfig+0x90>
 80020be:	4b7c      	ldr	r3, [pc, #496]	; (80022b0 <HAL_RCC_OscConfig+0x274>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4a7b      	ldr	r2, [pc, #492]	; (80022b0 <HAL_RCC_OscConfig+0x274>)
 80020c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020c8:	6013      	str	r3, [r2, #0]
 80020ca:	e01d      	b.n	8002108 <HAL_RCC_OscConfig+0xcc>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80020d4:	d10c      	bne.n	80020f0 <HAL_RCC_OscConfig+0xb4>
 80020d6:	4b76      	ldr	r3, [pc, #472]	; (80022b0 <HAL_RCC_OscConfig+0x274>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4a75      	ldr	r2, [pc, #468]	; (80022b0 <HAL_RCC_OscConfig+0x274>)
 80020dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80020e0:	6013      	str	r3, [r2, #0]
 80020e2:	4b73      	ldr	r3, [pc, #460]	; (80022b0 <HAL_RCC_OscConfig+0x274>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4a72      	ldr	r2, [pc, #456]	; (80022b0 <HAL_RCC_OscConfig+0x274>)
 80020e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020ec:	6013      	str	r3, [r2, #0]
 80020ee:	e00b      	b.n	8002108 <HAL_RCC_OscConfig+0xcc>
 80020f0:	4b6f      	ldr	r3, [pc, #444]	; (80022b0 <HAL_RCC_OscConfig+0x274>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a6e      	ldr	r2, [pc, #440]	; (80022b0 <HAL_RCC_OscConfig+0x274>)
 80020f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020fa:	6013      	str	r3, [r2, #0]
 80020fc:	4b6c      	ldr	r3, [pc, #432]	; (80022b0 <HAL_RCC_OscConfig+0x274>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a6b      	ldr	r2, [pc, #428]	; (80022b0 <HAL_RCC_OscConfig+0x274>)
 8002102:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002106:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d013      	beq.n	8002138 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002110:	f7ff f94e 	bl	80013b0 <HAL_GetTick>
 8002114:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002116:	e008      	b.n	800212a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002118:	f7ff f94a 	bl	80013b0 <HAL_GetTick>
 800211c:	4602      	mov	r2, r0
 800211e:	693b      	ldr	r3, [r7, #16]
 8002120:	1ad3      	subs	r3, r2, r3
 8002122:	2b64      	cmp	r3, #100	; 0x64
 8002124:	d901      	bls.n	800212a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002126:	2303      	movs	r3, #3
 8002128:	e21f      	b.n	800256a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800212a:	4b61      	ldr	r3, [pc, #388]	; (80022b0 <HAL_RCC_OscConfig+0x274>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002132:	2b00      	cmp	r3, #0
 8002134:	d0f0      	beq.n	8002118 <HAL_RCC_OscConfig+0xdc>
 8002136:	e014      	b.n	8002162 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002138:	f7ff f93a 	bl	80013b0 <HAL_GetTick>
 800213c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800213e:	e008      	b.n	8002152 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002140:	f7ff f936 	bl	80013b0 <HAL_GetTick>
 8002144:	4602      	mov	r2, r0
 8002146:	693b      	ldr	r3, [r7, #16]
 8002148:	1ad3      	subs	r3, r2, r3
 800214a:	2b64      	cmp	r3, #100	; 0x64
 800214c:	d901      	bls.n	8002152 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800214e:	2303      	movs	r3, #3
 8002150:	e20b      	b.n	800256a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002152:	4b57      	ldr	r3, [pc, #348]	; (80022b0 <HAL_RCC_OscConfig+0x274>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800215a:	2b00      	cmp	r3, #0
 800215c:	d1f0      	bne.n	8002140 <HAL_RCC_OscConfig+0x104>
 800215e:	e000      	b.n	8002162 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002160:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f003 0302 	and.w	r3, r3, #2
 800216a:	2b00      	cmp	r3, #0
 800216c:	d06f      	beq.n	800224e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800216e:	4b50      	ldr	r3, [pc, #320]	; (80022b0 <HAL_RCC_OscConfig+0x274>)
 8002170:	689b      	ldr	r3, [r3, #8]
 8002172:	f003 030c 	and.w	r3, r3, #12
 8002176:	2b00      	cmp	r3, #0
 8002178:	d017      	beq.n	80021aa <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800217a:	4b4d      	ldr	r3, [pc, #308]	; (80022b0 <HAL_RCC_OscConfig+0x274>)
 800217c:	689b      	ldr	r3, [r3, #8]
 800217e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002182:	2b08      	cmp	r3, #8
 8002184:	d105      	bne.n	8002192 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002186:	4b4a      	ldr	r3, [pc, #296]	; (80022b0 <HAL_RCC_OscConfig+0x274>)
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800218e:	2b00      	cmp	r3, #0
 8002190:	d00b      	beq.n	80021aa <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002192:	4b47      	ldr	r3, [pc, #284]	; (80022b0 <HAL_RCC_OscConfig+0x274>)
 8002194:	689b      	ldr	r3, [r3, #8]
 8002196:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800219a:	2b0c      	cmp	r3, #12
 800219c:	d11c      	bne.n	80021d8 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800219e:	4b44      	ldr	r3, [pc, #272]	; (80022b0 <HAL_RCC_OscConfig+0x274>)
 80021a0:	685b      	ldr	r3, [r3, #4]
 80021a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d116      	bne.n	80021d8 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021aa:	4b41      	ldr	r3, [pc, #260]	; (80022b0 <HAL_RCC_OscConfig+0x274>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 0302 	and.w	r3, r3, #2
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d005      	beq.n	80021c2 <HAL_RCC_OscConfig+0x186>
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	68db      	ldr	r3, [r3, #12]
 80021ba:	2b01      	cmp	r3, #1
 80021bc:	d001      	beq.n	80021c2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80021be:	2301      	movs	r3, #1
 80021c0:	e1d3      	b.n	800256a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021c2:	4b3b      	ldr	r3, [pc, #236]	; (80022b0 <HAL_RCC_OscConfig+0x274>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	691b      	ldr	r3, [r3, #16]
 80021ce:	00db      	lsls	r3, r3, #3
 80021d0:	4937      	ldr	r1, [pc, #220]	; (80022b0 <HAL_RCC_OscConfig+0x274>)
 80021d2:	4313      	orrs	r3, r2
 80021d4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021d6:	e03a      	b.n	800224e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	68db      	ldr	r3, [r3, #12]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d020      	beq.n	8002222 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80021e0:	4b34      	ldr	r3, [pc, #208]	; (80022b4 <HAL_RCC_OscConfig+0x278>)
 80021e2:	2201      	movs	r2, #1
 80021e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021e6:	f7ff f8e3 	bl	80013b0 <HAL_GetTick>
 80021ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021ec:	e008      	b.n	8002200 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80021ee:	f7ff f8df 	bl	80013b0 <HAL_GetTick>
 80021f2:	4602      	mov	r2, r0
 80021f4:	693b      	ldr	r3, [r7, #16]
 80021f6:	1ad3      	subs	r3, r2, r3
 80021f8:	2b02      	cmp	r3, #2
 80021fa:	d901      	bls.n	8002200 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80021fc:	2303      	movs	r3, #3
 80021fe:	e1b4      	b.n	800256a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002200:	4b2b      	ldr	r3, [pc, #172]	; (80022b0 <HAL_RCC_OscConfig+0x274>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f003 0302 	and.w	r3, r3, #2
 8002208:	2b00      	cmp	r3, #0
 800220a:	d0f0      	beq.n	80021ee <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800220c:	4b28      	ldr	r3, [pc, #160]	; (80022b0 <HAL_RCC_OscConfig+0x274>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	691b      	ldr	r3, [r3, #16]
 8002218:	00db      	lsls	r3, r3, #3
 800221a:	4925      	ldr	r1, [pc, #148]	; (80022b0 <HAL_RCC_OscConfig+0x274>)
 800221c:	4313      	orrs	r3, r2
 800221e:	600b      	str	r3, [r1, #0]
 8002220:	e015      	b.n	800224e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002222:	4b24      	ldr	r3, [pc, #144]	; (80022b4 <HAL_RCC_OscConfig+0x278>)
 8002224:	2200      	movs	r2, #0
 8002226:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002228:	f7ff f8c2 	bl	80013b0 <HAL_GetTick>
 800222c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800222e:	e008      	b.n	8002242 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002230:	f7ff f8be 	bl	80013b0 <HAL_GetTick>
 8002234:	4602      	mov	r2, r0
 8002236:	693b      	ldr	r3, [r7, #16]
 8002238:	1ad3      	subs	r3, r2, r3
 800223a:	2b02      	cmp	r3, #2
 800223c:	d901      	bls.n	8002242 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800223e:	2303      	movs	r3, #3
 8002240:	e193      	b.n	800256a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002242:	4b1b      	ldr	r3, [pc, #108]	; (80022b0 <HAL_RCC_OscConfig+0x274>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f003 0302 	and.w	r3, r3, #2
 800224a:	2b00      	cmp	r3, #0
 800224c:	d1f0      	bne.n	8002230 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f003 0308 	and.w	r3, r3, #8
 8002256:	2b00      	cmp	r3, #0
 8002258:	d036      	beq.n	80022c8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	695b      	ldr	r3, [r3, #20]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d016      	beq.n	8002290 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002262:	4b15      	ldr	r3, [pc, #84]	; (80022b8 <HAL_RCC_OscConfig+0x27c>)
 8002264:	2201      	movs	r2, #1
 8002266:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002268:	f7ff f8a2 	bl	80013b0 <HAL_GetTick>
 800226c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800226e:	e008      	b.n	8002282 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002270:	f7ff f89e 	bl	80013b0 <HAL_GetTick>
 8002274:	4602      	mov	r2, r0
 8002276:	693b      	ldr	r3, [r7, #16]
 8002278:	1ad3      	subs	r3, r2, r3
 800227a:	2b02      	cmp	r3, #2
 800227c:	d901      	bls.n	8002282 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800227e:	2303      	movs	r3, #3
 8002280:	e173      	b.n	800256a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002282:	4b0b      	ldr	r3, [pc, #44]	; (80022b0 <HAL_RCC_OscConfig+0x274>)
 8002284:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002286:	f003 0302 	and.w	r3, r3, #2
 800228a:	2b00      	cmp	r3, #0
 800228c:	d0f0      	beq.n	8002270 <HAL_RCC_OscConfig+0x234>
 800228e:	e01b      	b.n	80022c8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002290:	4b09      	ldr	r3, [pc, #36]	; (80022b8 <HAL_RCC_OscConfig+0x27c>)
 8002292:	2200      	movs	r2, #0
 8002294:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002296:	f7ff f88b 	bl	80013b0 <HAL_GetTick>
 800229a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800229c:	e00e      	b.n	80022bc <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800229e:	f7ff f887 	bl	80013b0 <HAL_GetTick>
 80022a2:	4602      	mov	r2, r0
 80022a4:	693b      	ldr	r3, [r7, #16]
 80022a6:	1ad3      	subs	r3, r2, r3
 80022a8:	2b02      	cmp	r3, #2
 80022aa:	d907      	bls.n	80022bc <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80022ac:	2303      	movs	r3, #3
 80022ae:	e15c      	b.n	800256a <HAL_RCC_OscConfig+0x52e>
 80022b0:	40023800 	.word	0x40023800
 80022b4:	42470000 	.word	0x42470000
 80022b8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022bc:	4b8a      	ldr	r3, [pc, #552]	; (80024e8 <HAL_RCC_OscConfig+0x4ac>)
 80022be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80022c0:	f003 0302 	and.w	r3, r3, #2
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d1ea      	bne.n	800229e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f003 0304 	and.w	r3, r3, #4
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	f000 8097 	beq.w	8002404 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022d6:	2300      	movs	r3, #0
 80022d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022da:	4b83      	ldr	r3, [pc, #524]	; (80024e8 <HAL_RCC_OscConfig+0x4ac>)
 80022dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d10f      	bne.n	8002306 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022e6:	2300      	movs	r3, #0
 80022e8:	60bb      	str	r3, [r7, #8]
 80022ea:	4b7f      	ldr	r3, [pc, #508]	; (80024e8 <HAL_RCC_OscConfig+0x4ac>)
 80022ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ee:	4a7e      	ldr	r2, [pc, #504]	; (80024e8 <HAL_RCC_OscConfig+0x4ac>)
 80022f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022f4:	6413      	str	r3, [r2, #64]	; 0x40
 80022f6:	4b7c      	ldr	r3, [pc, #496]	; (80024e8 <HAL_RCC_OscConfig+0x4ac>)
 80022f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022fe:	60bb      	str	r3, [r7, #8]
 8002300:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002302:	2301      	movs	r3, #1
 8002304:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002306:	4b79      	ldr	r3, [pc, #484]	; (80024ec <HAL_RCC_OscConfig+0x4b0>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800230e:	2b00      	cmp	r3, #0
 8002310:	d118      	bne.n	8002344 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002312:	4b76      	ldr	r3, [pc, #472]	; (80024ec <HAL_RCC_OscConfig+0x4b0>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4a75      	ldr	r2, [pc, #468]	; (80024ec <HAL_RCC_OscConfig+0x4b0>)
 8002318:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800231c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800231e:	f7ff f847 	bl	80013b0 <HAL_GetTick>
 8002322:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002324:	e008      	b.n	8002338 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002326:	f7ff f843 	bl	80013b0 <HAL_GetTick>
 800232a:	4602      	mov	r2, r0
 800232c:	693b      	ldr	r3, [r7, #16]
 800232e:	1ad3      	subs	r3, r2, r3
 8002330:	2b02      	cmp	r3, #2
 8002332:	d901      	bls.n	8002338 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002334:	2303      	movs	r3, #3
 8002336:	e118      	b.n	800256a <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002338:	4b6c      	ldr	r3, [pc, #432]	; (80024ec <HAL_RCC_OscConfig+0x4b0>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002340:	2b00      	cmp	r3, #0
 8002342:	d0f0      	beq.n	8002326 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	689b      	ldr	r3, [r3, #8]
 8002348:	2b01      	cmp	r3, #1
 800234a:	d106      	bne.n	800235a <HAL_RCC_OscConfig+0x31e>
 800234c:	4b66      	ldr	r3, [pc, #408]	; (80024e8 <HAL_RCC_OscConfig+0x4ac>)
 800234e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002350:	4a65      	ldr	r2, [pc, #404]	; (80024e8 <HAL_RCC_OscConfig+0x4ac>)
 8002352:	f043 0301 	orr.w	r3, r3, #1
 8002356:	6713      	str	r3, [r2, #112]	; 0x70
 8002358:	e01c      	b.n	8002394 <HAL_RCC_OscConfig+0x358>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	689b      	ldr	r3, [r3, #8]
 800235e:	2b05      	cmp	r3, #5
 8002360:	d10c      	bne.n	800237c <HAL_RCC_OscConfig+0x340>
 8002362:	4b61      	ldr	r3, [pc, #388]	; (80024e8 <HAL_RCC_OscConfig+0x4ac>)
 8002364:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002366:	4a60      	ldr	r2, [pc, #384]	; (80024e8 <HAL_RCC_OscConfig+0x4ac>)
 8002368:	f043 0304 	orr.w	r3, r3, #4
 800236c:	6713      	str	r3, [r2, #112]	; 0x70
 800236e:	4b5e      	ldr	r3, [pc, #376]	; (80024e8 <HAL_RCC_OscConfig+0x4ac>)
 8002370:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002372:	4a5d      	ldr	r2, [pc, #372]	; (80024e8 <HAL_RCC_OscConfig+0x4ac>)
 8002374:	f043 0301 	orr.w	r3, r3, #1
 8002378:	6713      	str	r3, [r2, #112]	; 0x70
 800237a:	e00b      	b.n	8002394 <HAL_RCC_OscConfig+0x358>
 800237c:	4b5a      	ldr	r3, [pc, #360]	; (80024e8 <HAL_RCC_OscConfig+0x4ac>)
 800237e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002380:	4a59      	ldr	r2, [pc, #356]	; (80024e8 <HAL_RCC_OscConfig+0x4ac>)
 8002382:	f023 0301 	bic.w	r3, r3, #1
 8002386:	6713      	str	r3, [r2, #112]	; 0x70
 8002388:	4b57      	ldr	r3, [pc, #348]	; (80024e8 <HAL_RCC_OscConfig+0x4ac>)
 800238a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800238c:	4a56      	ldr	r2, [pc, #344]	; (80024e8 <HAL_RCC_OscConfig+0x4ac>)
 800238e:	f023 0304 	bic.w	r3, r3, #4
 8002392:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	689b      	ldr	r3, [r3, #8]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d015      	beq.n	80023c8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800239c:	f7ff f808 	bl	80013b0 <HAL_GetTick>
 80023a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023a2:	e00a      	b.n	80023ba <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023a4:	f7ff f804 	bl	80013b0 <HAL_GetTick>
 80023a8:	4602      	mov	r2, r0
 80023aa:	693b      	ldr	r3, [r7, #16]
 80023ac:	1ad3      	subs	r3, r2, r3
 80023ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d901      	bls.n	80023ba <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80023b6:	2303      	movs	r3, #3
 80023b8:	e0d7      	b.n	800256a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023ba:	4b4b      	ldr	r3, [pc, #300]	; (80024e8 <HAL_RCC_OscConfig+0x4ac>)
 80023bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023be:	f003 0302 	and.w	r3, r3, #2
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d0ee      	beq.n	80023a4 <HAL_RCC_OscConfig+0x368>
 80023c6:	e014      	b.n	80023f2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023c8:	f7fe fff2 	bl	80013b0 <HAL_GetTick>
 80023cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023ce:	e00a      	b.n	80023e6 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023d0:	f7fe ffee 	bl	80013b0 <HAL_GetTick>
 80023d4:	4602      	mov	r2, r0
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	1ad3      	subs	r3, r2, r3
 80023da:	f241 3288 	movw	r2, #5000	; 0x1388
 80023de:	4293      	cmp	r3, r2
 80023e0:	d901      	bls.n	80023e6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80023e2:	2303      	movs	r3, #3
 80023e4:	e0c1      	b.n	800256a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023e6:	4b40      	ldr	r3, [pc, #256]	; (80024e8 <HAL_RCC_OscConfig+0x4ac>)
 80023e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023ea:	f003 0302 	and.w	r3, r3, #2
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d1ee      	bne.n	80023d0 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80023f2:	7dfb      	ldrb	r3, [r7, #23]
 80023f4:	2b01      	cmp	r3, #1
 80023f6:	d105      	bne.n	8002404 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023f8:	4b3b      	ldr	r3, [pc, #236]	; (80024e8 <HAL_RCC_OscConfig+0x4ac>)
 80023fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023fc:	4a3a      	ldr	r2, [pc, #232]	; (80024e8 <HAL_RCC_OscConfig+0x4ac>)
 80023fe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002402:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	699b      	ldr	r3, [r3, #24]
 8002408:	2b00      	cmp	r3, #0
 800240a:	f000 80ad 	beq.w	8002568 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800240e:	4b36      	ldr	r3, [pc, #216]	; (80024e8 <HAL_RCC_OscConfig+0x4ac>)
 8002410:	689b      	ldr	r3, [r3, #8]
 8002412:	f003 030c 	and.w	r3, r3, #12
 8002416:	2b08      	cmp	r3, #8
 8002418:	d060      	beq.n	80024dc <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	699b      	ldr	r3, [r3, #24]
 800241e:	2b02      	cmp	r3, #2
 8002420:	d145      	bne.n	80024ae <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002422:	4b33      	ldr	r3, [pc, #204]	; (80024f0 <HAL_RCC_OscConfig+0x4b4>)
 8002424:	2200      	movs	r2, #0
 8002426:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002428:	f7fe ffc2 	bl	80013b0 <HAL_GetTick>
 800242c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800242e:	e008      	b.n	8002442 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002430:	f7fe ffbe 	bl	80013b0 <HAL_GetTick>
 8002434:	4602      	mov	r2, r0
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	1ad3      	subs	r3, r2, r3
 800243a:	2b02      	cmp	r3, #2
 800243c:	d901      	bls.n	8002442 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800243e:	2303      	movs	r3, #3
 8002440:	e093      	b.n	800256a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002442:	4b29      	ldr	r3, [pc, #164]	; (80024e8 <HAL_RCC_OscConfig+0x4ac>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800244a:	2b00      	cmp	r3, #0
 800244c:	d1f0      	bne.n	8002430 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	69da      	ldr	r2, [r3, #28]
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6a1b      	ldr	r3, [r3, #32]
 8002456:	431a      	orrs	r2, r3
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800245c:	019b      	lsls	r3, r3, #6
 800245e:	431a      	orrs	r2, r3
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002464:	085b      	lsrs	r3, r3, #1
 8002466:	3b01      	subs	r3, #1
 8002468:	041b      	lsls	r3, r3, #16
 800246a:	431a      	orrs	r2, r3
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002470:	061b      	lsls	r3, r3, #24
 8002472:	431a      	orrs	r2, r3
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002478:	071b      	lsls	r3, r3, #28
 800247a:	491b      	ldr	r1, [pc, #108]	; (80024e8 <HAL_RCC_OscConfig+0x4ac>)
 800247c:	4313      	orrs	r3, r2
 800247e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002480:	4b1b      	ldr	r3, [pc, #108]	; (80024f0 <HAL_RCC_OscConfig+0x4b4>)
 8002482:	2201      	movs	r2, #1
 8002484:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002486:	f7fe ff93 	bl	80013b0 <HAL_GetTick>
 800248a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800248c:	e008      	b.n	80024a0 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800248e:	f7fe ff8f 	bl	80013b0 <HAL_GetTick>
 8002492:	4602      	mov	r2, r0
 8002494:	693b      	ldr	r3, [r7, #16]
 8002496:	1ad3      	subs	r3, r2, r3
 8002498:	2b02      	cmp	r3, #2
 800249a:	d901      	bls.n	80024a0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800249c:	2303      	movs	r3, #3
 800249e:	e064      	b.n	800256a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024a0:	4b11      	ldr	r3, [pc, #68]	; (80024e8 <HAL_RCC_OscConfig+0x4ac>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d0f0      	beq.n	800248e <HAL_RCC_OscConfig+0x452>
 80024ac:	e05c      	b.n	8002568 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024ae:	4b10      	ldr	r3, [pc, #64]	; (80024f0 <HAL_RCC_OscConfig+0x4b4>)
 80024b0:	2200      	movs	r2, #0
 80024b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024b4:	f7fe ff7c 	bl	80013b0 <HAL_GetTick>
 80024b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024ba:	e008      	b.n	80024ce <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024bc:	f7fe ff78 	bl	80013b0 <HAL_GetTick>
 80024c0:	4602      	mov	r2, r0
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	2b02      	cmp	r3, #2
 80024c8:	d901      	bls.n	80024ce <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80024ca:	2303      	movs	r3, #3
 80024cc:	e04d      	b.n	800256a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024ce:	4b06      	ldr	r3, [pc, #24]	; (80024e8 <HAL_RCC_OscConfig+0x4ac>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d1f0      	bne.n	80024bc <HAL_RCC_OscConfig+0x480>
 80024da:	e045      	b.n	8002568 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	699b      	ldr	r3, [r3, #24]
 80024e0:	2b01      	cmp	r3, #1
 80024e2:	d107      	bne.n	80024f4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80024e4:	2301      	movs	r3, #1
 80024e6:	e040      	b.n	800256a <HAL_RCC_OscConfig+0x52e>
 80024e8:	40023800 	.word	0x40023800
 80024ec:	40007000 	.word	0x40007000
 80024f0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80024f4:	4b1f      	ldr	r3, [pc, #124]	; (8002574 <HAL_RCC_OscConfig+0x538>)
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	699b      	ldr	r3, [r3, #24]
 80024fe:	2b01      	cmp	r3, #1
 8002500:	d030      	beq.n	8002564 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800250c:	429a      	cmp	r2, r3
 800250e:	d129      	bne.n	8002564 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800251a:	429a      	cmp	r2, r3
 800251c:	d122      	bne.n	8002564 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800251e:	68fa      	ldr	r2, [r7, #12]
 8002520:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002524:	4013      	ands	r3, r2
 8002526:	687a      	ldr	r2, [r7, #4]
 8002528:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800252a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800252c:	4293      	cmp	r3, r2
 800252e:	d119      	bne.n	8002564 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800253a:	085b      	lsrs	r3, r3, #1
 800253c:	3b01      	subs	r3, #1
 800253e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002540:	429a      	cmp	r2, r3
 8002542:	d10f      	bne.n	8002564 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800254e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002550:	429a      	cmp	r2, r3
 8002552:	d107      	bne.n	8002564 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800255e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002560:	429a      	cmp	r2, r3
 8002562:	d001      	beq.n	8002568 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002564:	2301      	movs	r3, #1
 8002566:	e000      	b.n	800256a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002568:	2300      	movs	r3, #0
}
 800256a:	4618      	mov	r0, r3
 800256c:	3718      	adds	r7, #24
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}
 8002572:	bf00      	nop
 8002574:	40023800 	.word	0x40023800

08002578 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d101      	bne.n	800258a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	e07b      	b.n	8002682 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800258e:	2b00      	cmp	r3, #0
 8002590:	d108      	bne.n	80025a4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800259a:	d009      	beq.n	80025b0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2200      	movs	r2, #0
 80025a0:	61da      	str	r2, [r3, #28]
 80025a2:	e005      	b.n	80025b0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2200      	movs	r2, #0
 80025a8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2200      	movs	r2, #0
 80025ae:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2200      	movs	r2, #0
 80025b4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80025bc:	b2db      	uxtb	r3, r3
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d106      	bne.n	80025d0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2200      	movs	r2, #0
 80025c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80025ca:	6878      	ldr	r0, [r7, #4]
 80025cc:	f7fe fb14 	bl	8000bf8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2202      	movs	r2, #2
 80025d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80025e6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80025f8:	431a      	orrs	r2, r3
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	68db      	ldr	r3, [r3, #12]
 80025fe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002602:	431a      	orrs	r2, r3
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	691b      	ldr	r3, [r3, #16]
 8002608:	f003 0302 	and.w	r3, r3, #2
 800260c:	431a      	orrs	r2, r3
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	695b      	ldr	r3, [r3, #20]
 8002612:	f003 0301 	and.w	r3, r3, #1
 8002616:	431a      	orrs	r2, r3
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	699b      	ldr	r3, [r3, #24]
 800261c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002620:	431a      	orrs	r2, r3
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	69db      	ldr	r3, [r3, #28]
 8002626:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800262a:	431a      	orrs	r2, r3
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6a1b      	ldr	r3, [r3, #32]
 8002630:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002634:	ea42 0103 	orr.w	r1, r2, r3
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800263c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	430a      	orrs	r2, r1
 8002646:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	699b      	ldr	r3, [r3, #24]
 800264c:	0c1b      	lsrs	r3, r3, #16
 800264e:	f003 0104 	and.w	r1, r3, #4
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002656:	f003 0210 	and.w	r2, r3, #16
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	430a      	orrs	r2, r1
 8002660:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	69da      	ldr	r2, [r3, #28]
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002670:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2200      	movs	r2, #0
 8002676:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2201      	movs	r2, #1
 800267c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002680:	2300      	movs	r3, #0
}
 8002682:	4618      	mov	r0, r3
 8002684:	3708      	adds	r7, #8
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}

0800268a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800268a:	b580      	push	{r7, lr}
 800268c:	b088      	sub	sp, #32
 800268e:	af00      	add	r7, sp, #0
 8002690:	60f8      	str	r0, [r7, #12]
 8002692:	60b9      	str	r1, [r7, #8]
 8002694:	603b      	str	r3, [r7, #0]
 8002696:	4613      	mov	r3, r2
 8002698:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800269a:	2300      	movs	r3, #0
 800269c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80026a4:	2b01      	cmp	r3, #1
 80026a6:	d101      	bne.n	80026ac <HAL_SPI_Transmit+0x22>
 80026a8:	2302      	movs	r3, #2
 80026aa:	e126      	b.n	80028fa <HAL_SPI_Transmit+0x270>
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	2201      	movs	r2, #1
 80026b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80026b4:	f7fe fe7c 	bl	80013b0 <HAL_GetTick>
 80026b8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80026ba:	88fb      	ldrh	r3, [r7, #6]
 80026bc:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80026c4:	b2db      	uxtb	r3, r3
 80026c6:	2b01      	cmp	r3, #1
 80026c8:	d002      	beq.n	80026d0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80026ca:	2302      	movs	r3, #2
 80026cc:	77fb      	strb	r3, [r7, #31]
    goto error;
 80026ce:	e10b      	b.n	80028e8 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d002      	beq.n	80026dc <HAL_SPI_Transmit+0x52>
 80026d6:	88fb      	ldrh	r3, [r7, #6]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d102      	bne.n	80026e2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80026dc:	2301      	movs	r3, #1
 80026de:	77fb      	strb	r3, [r7, #31]
    goto error;
 80026e0:	e102      	b.n	80028e8 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	2203      	movs	r2, #3
 80026e6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	2200      	movs	r2, #0
 80026ee:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	68ba      	ldr	r2, [r7, #8]
 80026f4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	88fa      	ldrh	r2, [r7, #6]
 80026fa:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	88fa      	ldrh	r2, [r7, #6]
 8002700:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	2200      	movs	r2, #0
 8002706:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	2200      	movs	r2, #0
 800270c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	2200      	movs	r2, #0
 8002712:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	2200      	movs	r2, #0
 8002718:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	2200      	movs	r2, #0
 800271e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	689b      	ldr	r3, [r3, #8]
 8002724:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002728:	d10f      	bne.n	800274a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	681a      	ldr	r2, [r3, #0]
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002738:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	681a      	ldr	r2, [r3, #0]
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002748:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002754:	2b40      	cmp	r3, #64	; 0x40
 8002756:	d007      	beq.n	8002768 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	681a      	ldr	r2, [r3, #0]
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002766:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	68db      	ldr	r3, [r3, #12]
 800276c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002770:	d14b      	bne.n	800280a <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d002      	beq.n	8002780 <HAL_SPI_Transmit+0xf6>
 800277a:	8afb      	ldrh	r3, [r7, #22]
 800277c:	2b01      	cmp	r3, #1
 800277e:	d13e      	bne.n	80027fe <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002784:	881a      	ldrh	r2, [r3, #0]
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002790:	1c9a      	adds	r2, r3, #2
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800279a:	b29b      	uxth	r3, r3
 800279c:	3b01      	subs	r3, #1
 800279e:	b29a      	uxth	r2, r3
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80027a4:	e02b      	b.n	80027fe <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	689b      	ldr	r3, [r3, #8]
 80027ac:	f003 0302 	and.w	r3, r3, #2
 80027b0:	2b02      	cmp	r3, #2
 80027b2:	d112      	bne.n	80027da <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b8:	881a      	ldrh	r2, [r3, #0]
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027c4:	1c9a      	adds	r2, r3, #2
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80027ce:	b29b      	uxth	r3, r3
 80027d0:	3b01      	subs	r3, #1
 80027d2:	b29a      	uxth	r2, r3
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	86da      	strh	r2, [r3, #54]	; 0x36
 80027d8:	e011      	b.n	80027fe <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80027da:	f7fe fde9 	bl	80013b0 <HAL_GetTick>
 80027de:	4602      	mov	r2, r0
 80027e0:	69bb      	ldr	r3, [r7, #24]
 80027e2:	1ad3      	subs	r3, r2, r3
 80027e4:	683a      	ldr	r2, [r7, #0]
 80027e6:	429a      	cmp	r2, r3
 80027e8:	d803      	bhi.n	80027f2 <HAL_SPI_Transmit+0x168>
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027f0:	d102      	bne.n	80027f8 <HAL_SPI_Transmit+0x16e>
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d102      	bne.n	80027fe <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80027f8:	2303      	movs	r3, #3
 80027fa:	77fb      	strb	r3, [r7, #31]
          goto error;
 80027fc:	e074      	b.n	80028e8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002802:	b29b      	uxth	r3, r3
 8002804:	2b00      	cmp	r3, #0
 8002806:	d1ce      	bne.n	80027a6 <HAL_SPI_Transmit+0x11c>
 8002808:	e04c      	b.n	80028a4 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d002      	beq.n	8002818 <HAL_SPI_Transmit+0x18e>
 8002812:	8afb      	ldrh	r3, [r7, #22]
 8002814:	2b01      	cmp	r3, #1
 8002816:	d140      	bne.n	800289a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	330c      	adds	r3, #12
 8002822:	7812      	ldrb	r2, [r2, #0]
 8002824:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800282a:	1c5a      	adds	r2, r3, #1
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002834:	b29b      	uxth	r3, r3
 8002836:	3b01      	subs	r3, #1
 8002838:	b29a      	uxth	r2, r3
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800283e:	e02c      	b.n	800289a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	689b      	ldr	r3, [r3, #8]
 8002846:	f003 0302 	and.w	r3, r3, #2
 800284a:	2b02      	cmp	r3, #2
 800284c:	d113      	bne.n	8002876 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	330c      	adds	r3, #12
 8002858:	7812      	ldrb	r2, [r2, #0]
 800285a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002860:	1c5a      	adds	r2, r3, #1
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800286a:	b29b      	uxth	r3, r3
 800286c:	3b01      	subs	r3, #1
 800286e:	b29a      	uxth	r2, r3
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	86da      	strh	r2, [r3, #54]	; 0x36
 8002874:	e011      	b.n	800289a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002876:	f7fe fd9b 	bl	80013b0 <HAL_GetTick>
 800287a:	4602      	mov	r2, r0
 800287c:	69bb      	ldr	r3, [r7, #24]
 800287e:	1ad3      	subs	r3, r2, r3
 8002880:	683a      	ldr	r2, [r7, #0]
 8002882:	429a      	cmp	r2, r3
 8002884:	d803      	bhi.n	800288e <HAL_SPI_Transmit+0x204>
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	f1b3 3fff 	cmp.w	r3, #4294967295
 800288c:	d102      	bne.n	8002894 <HAL_SPI_Transmit+0x20a>
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d102      	bne.n	800289a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8002894:	2303      	movs	r3, #3
 8002896:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002898:	e026      	b.n	80028e8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800289e:	b29b      	uxth	r3, r3
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d1cd      	bne.n	8002840 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80028a4:	69ba      	ldr	r2, [r7, #24]
 80028a6:	6839      	ldr	r1, [r7, #0]
 80028a8:	68f8      	ldr	r0, [r7, #12]
 80028aa:	f000 f8b3 	bl	8002a14 <SPI_EndRxTxTransaction>
 80028ae:	4603      	mov	r3, r0
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d002      	beq.n	80028ba <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	2220      	movs	r2, #32
 80028b8:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	689b      	ldr	r3, [r3, #8]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d10a      	bne.n	80028d8 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80028c2:	2300      	movs	r3, #0
 80028c4:	613b      	str	r3, [r7, #16]
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	68db      	ldr	r3, [r3, #12]
 80028cc:	613b      	str	r3, [r7, #16]
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	613b      	str	r3, [r7, #16]
 80028d6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d002      	beq.n	80028e6 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80028e0:	2301      	movs	r3, #1
 80028e2:	77fb      	strb	r3, [r7, #31]
 80028e4:	e000      	b.n	80028e8 <HAL_SPI_Transmit+0x25e>
  }

error:
 80028e6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	2201      	movs	r2, #1
 80028ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	2200      	movs	r2, #0
 80028f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80028f8:	7ffb      	ldrb	r3, [r7, #31]
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	3720      	adds	r7, #32
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}
	...

08002904 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b088      	sub	sp, #32
 8002908:	af00      	add	r7, sp, #0
 800290a:	60f8      	str	r0, [r7, #12]
 800290c:	60b9      	str	r1, [r7, #8]
 800290e:	603b      	str	r3, [r7, #0]
 8002910:	4613      	mov	r3, r2
 8002912:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002914:	f7fe fd4c 	bl	80013b0 <HAL_GetTick>
 8002918:	4602      	mov	r2, r0
 800291a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800291c:	1a9b      	subs	r3, r3, r2
 800291e:	683a      	ldr	r2, [r7, #0]
 8002920:	4413      	add	r3, r2
 8002922:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002924:	f7fe fd44 	bl	80013b0 <HAL_GetTick>
 8002928:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800292a:	4b39      	ldr	r3, [pc, #228]	; (8002a10 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	015b      	lsls	r3, r3, #5
 8002930:	0d1b      	lsrs	r3, r3, #20
 8002932:	69fa      	ldr	r2, [r7, #28]
 8002934:	fb02 f303 	mul.w	r3, r2, r3
 8002938:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800293a:	e054      	b.n	80029e6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002942:	d050      	beq.n	80029e6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002944:	f7fe fd34 	bl	80013b0 <HAL_GetTick>
 8002948:	4602      	mov	r2, r0
 800294a:	69bb      	ldr	r3, [r7, #24]
 800294c:	1ad3      	subs	r3, r2, r3
 800294e:	69fa      	ldr	r2, [r7, #28]
 8002950:	429a      	cmp	r2, r3
 8002952:	d902      	bls.n	800295a <SPI_WaitFlagStateUntilTimeout+0x56>
 8002954:	69fb      	ldr	r3, [r7, #28]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d13d      	bne.n	80029d6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	685a      	ldr	r2, [r3, #4]
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002968:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002972:	d111      	bne.n	8002998 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800297c:	d004      	beq.n	8002988 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	689b      	ldr	r3, [r3, #8]
 8002982:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002986:	d107      	bne.n	8002998 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002996:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800299c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029a0:	d10f      	bne.n	80029c2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	681a      	ldr	r2, [r3, #0]
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80029b0:	601a      	str	r2, [r3, #0]
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80029c0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	2201      	movs	r2, #1
 80029c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	2200      	movs	r2, #0
 80029ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80029d2:	2303      	movs	r3, #3
 80029d4:	e017      	b.n	8002a06 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d101      	bne.n	80029e0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80029dc:	2300      	movs	r3, #0
 80029de:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80029e0:	697b      	ldr	r3, [r7, #20]
 80029e2:	3b01      	subs	r3, #1
 80029e4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	689a      	ldr	r2, [r3, #8]
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	4013      	ands	r3, r2
 80029f0:	68ba      	ldr	r2, [r7, #8]
 80029f2:	429a      	cmp	r2, r3
 80029f4:	bf0c      	ite	eq
 80029f6:	2301      	moveq	r3, #1
 80029f8:	2300      	movne	r3, #0
 80029fa:	b2db      	uxtb	r3, r3
 80029fc:	461a      	mov	r2, r3
 80029fe:	79fb      	ldrb	r3, [r7, #7]
 8002a00:	429a      	cmp	r2, r3
 8002a02:	d19b      	bne.n	800293c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002a04:	2300      	movs	r3, #0
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	3720      	adds	r7, #32
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}
 8002a0e:	bf00      	nop
 8002a10:	2000003c 	.word	0x2000003c

08002a14 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b088      	sub	sp, #32
 8002a18:	af02      	add	r7, sp, #8
 8002a1a:	60f8      	str	r0, [r7, #12]
 8002a1c:	60b9      	str	r1, [r7, #8]
 8002a1e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002a20:	4b1b      	ldr	r3, [pc, #108]	; (8002a90 <SPI_EndRxTxTransaction+0x7c>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a1b      	ldr	r2, [pc, #108]	; (8002a94 <SPI_EndRxTxTransaction+0x80>)
 8002a26:	fba2 2303 	umull	r2, r3, r2, r3
 8002a2a:	0d5b      	lsrs	r3, r3, #21
 8002a2c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002a30:	fb02 f303 	mul.w	r3, r2, r3
 8002a34:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002a3e:	d112      	bne.n	8002a66 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	9300      	str	r3, [sp, #0]
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	2200      	movs	r2, #0
 8002a48:	2180      	movs	r1, #128	; 0x80
 8002a4a:	68f8      	ldr	r0, [r7, #12]
 8002a4c:	f7ff ff5a 	bl	8002904 <SPI_WaitFlagStateUntilTimeout>
 8002a50:	4603      	mov	r3, r0
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d016      	beq.n	8002a84 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a5a:	f043 0220 	orr.w	r2, r3, #32
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002a62:	2303      	movs	r3, #3
 8002a64:	e00f      	b.n	8002a86 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d00a      	beq.n	8002a82 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	3b01      	subs	r3, #1
 8002a70:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a7c:	2b80      	cmp	r3, #128	; 0x80
 8002a7e:	d0f2      	beq.n	8002a66 <SPI_EndRxTxTransaction+0x52>
 8002a80:	e000      	b.n	8002a84 <SPI_EndRxTxTransaction+0x70>
        break;
 8002a82:	bf00      	nop
  }

  return HAL_OK;
 8002a84:	2300      	movs	r3, #0
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	3718      	adds	r7, #24
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	bf00      	nop
 8002a90:	2000003c 	.word	0x2000003c
 8002a94:	165e9f81 	.word	0x165e9f81

08002a98 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b082      	sub	sp, #8
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d101      	bne.n	8002aaa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e041      	b.n	8002b2e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ab0:	b2db      	uxtb	r3, r3
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d106      	bne.n	8002ac4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002abe:	6878      	ldr	r0, [r7, #4]
 8002ac0:	f7fe fa5c 	bl	8000f7c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2202      	movs	r2, #2
 8002ac8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	3304      	adds	r3, #4
 8002ad4:	4619      	mov	r1, r3
 8002ad6:	4610      	mov	r0, r2
 8002ad8:	f000 f9ce 	bl	8002e78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2201      	movs	r2, #1
 8002ae0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2201      	movs	r2, #1
 8002af0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2201      	movs	r2, #1
 8002af8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2201      	movs	r2, #1
 8002b00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2201      	movs	r2, #1
 8002b08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2201      	movs	r2, #1
 8002b10:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2201      	movs	r2, #1
 8002b18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2201      	movs	r2, #1
 8002b20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2201      	movs	r2, #1
 8002b28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002b2c:	2300      	movs	r3, #0
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	3708      	adds	r7, #8
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}
	...

08002b38 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b085      	sub	sp, #20
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b46:	b2db      	uxtb	r3, r3
 8002b48:	2b01      	cmp	r3, #1
 8002b4a:	d001      	beq.n	8002b50 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	e04e      	b.n	8002bee <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2202      	movs	r2, #2
 8002b54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	68da      	ldr	r2, [r3, #12]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f042 0201 	orr.w	r2, r2, #1
 8002b66:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a23      	ldr	r2, [pc, #140]	; (8002bfc <HAL_TIM_Base_Start_IT+0xc4>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d022      	beq.n	8002bb8 <HAL_TIM_Base_Start_IT+0x80>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b7a:	d01d      	beq.n	8002bb8 <HAL_TIM_Base_Start_IT+0x80>
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a1f      	ldr	r2, [pc, #124]	; (8002c00 <HAL_TIM_Base_Start_IT+0xc8>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d018      	beq.n	8002bb8 <HAL_TIM_Base_Start_IT+0x80>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a1e      	ldr	r2, [pc, #120]	; (8002c04 <HAL_TIM_Base_Start_IT+0xcc>)
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d013      	beq.n	8002bb8 <HAL_TIM_Base_Start_IT+0x80>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a1c      	ldr	r2, [pc, #112]	; (8002c08 <HAL_TIM_Base_Start_IT+0xd0>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d00e      	beq.n	8002bb8 <HAL_TIM_Base_Start_IT+0x80>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a1b      	ldr	r2, [pc, #108]	; (8002c0c <HAL_TIM_Base_Start_IT+0xd4>)
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d009      	beq.n	8002bb8 <HAL_TIM_Base_Start_IT+0x80>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a19      	ldr	r2, [pc, #100]	; (8002c10 <HAL_TIM_Base_Start_IT+0xd8>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d004      	beq.n	8002bb8 <HAL_TIM_Base_Start_IT+0x80>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a18      	ldr	r2, [pc, #96]	; (8002c14 <HAL_TIM_Base_Start_IT+0xdc>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d111      	bne.n	8002bdc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	689b      	ldr	r3, [r3, #8]
 8002bbe:	f003 0307 	and.w	r3, r3, #7
 8002bc2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	2b06      	cmp	r3, #6
 8002bc8:	d010      	beq.n	8002bec <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	681a      	ldr	r2, [r3, #0]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f042 0201 	orr.w	r2, r2, #1
 8002bd8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002bda:	e007      	b.n	8002bec <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f042 0201 	orr.w	r2, r2, #1
 8002bea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002bec:	2300      	movs	r3, #0
}
 8002bee:	4618      	mov	r0, r3
 8002bf0:	3714      	adds	r7, #20
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf8:	4770      	bx	lr
 8002bfa:	bf00      	nop
 8002bfc:	40010000 	.word	0x40010000
 8002c00:	40000400 	.word	0x40000400
 8002c04:	40000800 	.word	0x40000800
 8002c08:	40000c00 	.word	0x40000c00
 8002c0c:	40010400 	.word	0x40010400
 8002c10:	40014000 	.word	0x40014000
 8002c14:	40001800 	.word	0x40001800

08002c18 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b082      	sub	sp, #8
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	691b      	ldr	r3, [r3, #16]
 8002c26:	f003 0302 	and.w	r3, r3, #2
 8002c2a:	2b02      	cmp	r3, #2
 8002c2c:	d122      	bne.n	8002c74 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	68db      	ldr	r3, [r3, #12]
 8002c34:	f003 0302 	and.w	r3, r3, #2
 8002c38:	2b02      	cmp	r3, #2
 8002c3a:	d11b      	bne.n	8002c74 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f06f 0202 	mvn.w	r2, #2
 8002c44:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2201      	movs	r2, #1
 8002c4a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	699b      	ldr	r3, [r3, #24]
 8002c52:	f003 0303 	and.w	r3, r3, #3
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d003      	beq.n	8002c62 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002c5a:	6878      	ldr	r0, [r7, #4]
 8002c5c:	f000 f8ee 	bl	8002e3c <HAL_TIM_IC_CaptureCallback>
 8002c60:	e005      	b.n	8002c6e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c62:	6878      	ldr	r0, [r7, #4]
 8002c64:	f000 f8e0 	bl	8002e28 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c68:	6878      	ldr	r0, [r7, #4]
 8002c6a:	f000 f8f1 	bl	8002e50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2200      	movs	r2, #0
 8002c72:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	691b      	ldr	r3, [r3, #16]
 8002c7a:	f003 0304 	and.w	r3, r3, #4
 8002c7e:	2b04      	cmp	r3, #4
 8002c80:	d122      	bne.n	8002cc8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	68db      	ldr	r3, [r3, #12]
 8002c88:	f003 0304 	and.w	r3, r3, #4
 8002c8c:	2b04      	cmp	r3, #4
 8002c8e:	d11b      	bne.n	8002cc8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f06f 0204 	mvn.w	r2, #4
 8002c98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2202      	movs	r2, #2
 8002c9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	699b      	ldr	r3, [r3, #24]
 8002ca6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d003      	beq.n	8002cb6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002cae:	6878      	ldr	r0, [r7, #4]
 8002cb0:	f000 f8c4 	bl	8002e3c <HAL_TIM_IC_CaptureCallback>
 8002cb4:	e005      	b.n	8002cc2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cb6:	6878      	ldr	r0, [r7, #4]
 8002cb8:	f000 f8b6 	bl	8002e28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cbc:	6878      	ldr	r0, [r7, #4]
 8002cbe:	f000 f8c7 	bl	8002e50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	691b      	ldr	r3, [r3, #16]
 8002cce:	f003 0308 	and.w	r3, r3, #8
 8002cd2:	2b08      	cmp	r3, #8
 8002cd4:	d122      	bne.n	8002d1c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	68db      	ldr	r3, [r3, #12]
 8002cdc:	f003 0308 	and.w	r3, r3, #8
 8002ce0:	2b08      	cmp	r3, #8
 8002ce2:	d11b      	bne.n	8002d1c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f06f 0208 	mvn.w	r2, #8
 8002cec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2204      	movs	r2, #4
 8002cf2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	69db      	ldr	r3, [r3, #28]
 8002cfa:	f003 0303 	and.w	r3, r3, #3
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d003      	beq.n	8002d0a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	f000 f89a 	bl	8002e3c <HAL_TIM_IC_CaptureCallback>
 8002d08:	e005      	b.n	8002d16 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d0a:	6878      	ldr	r0, [r7, #4]
 8002d0c:	f000 f88c 	bl	8002e28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d10:	6878      	ldr	r0, [r7, #4]
 8002d12:	f000 f89d 	bl	8002e50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	691b      	ldr	r3, [r3, #16]
 8002d22:	f003 0310 	and.w	r3, r3, #16
 8002d26:	2b10      	cmp	r3, #16
 8002d28:	d122      	bne.n	8002d70 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	68db      	ldr	r3, [r3, #12]
 8002d30:	f003 0310 	and.w	r3, r3, #16
 8002d34:	2b10      	cmp	r3, #16
 8002d36:	d11b      	bne.n	8002d70 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f06f 0210 	mvn.w	r2, #16
 8002d40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2208      	movs	r2, #8
 8002d46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	69db      	ldr	r3, [r3, #28]
 8002d4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d003      	beq.n	8002d5e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	f000 f870 	bl	8002e3c <HAL_TIM_IC_CaptureCallback>
 8002d5c:	e005      	b.n	8002d6a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d5e:	6878      	ldr	r0, [r7, #4]
 8002d60:	f000 f862 	bl	8002e28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d64:	6878      	ldr	r0, [r7, #4]
 8002d66:	f000 f873 	bl	8002e50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	691b      	ldr	r3, [r3, #16]
 8002d76:	f003 0301 	and.w	r3, r3, #1
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d10e      	bne.n	8002d9c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	68db      	ldr	r3, [r3, #12]
 8002d84:	f003 0301 	and.w	r3, r3, #1
 8002d88:	2b01      	cmp	r3, #1
 8002d8a:	d107      	bne.n	8002d9c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f06f 0201 	mvn.w	r2, #1
 8002d94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	f7fe f936 	bl	8001008 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	691b      	ldr	r3, [r3, #16]
 8002da2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002da6:	2b80      	cmp	r3, #128	; 0x80
 8002da8:	d10e      	bne.n	8002dc8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	68db      	ldr	r3, [r3, #12]
 8002db0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002db4:	2b80      	cmp	r3, #128	; 0x80
 8002db6:	d107      	bne.n	8002dc8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002dc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002dc2:	6878      	ldr	r0, [r7, #4]
 8002dc4:	f000 f902 	bl	8002fcc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	691b      	ldr	r3, [r3, #16]
 8002dce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dd2:	2b40      	cmp	r3, #64	; 0x40
 8002dd4:	d10e      	bne.n	8002df4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	68db      	ldr	r3, [r3, #12]
 8002ddc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002de0:	2b40      	cmp	r3, #64	; 0x40
 8002de2:	d107      	bne.n	8002df4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002dec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002dee:	6878      	ldr	r0, [r7, #4]
 8002df0:	f000 f838 	bl	8002e64 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	691b      	ldr	r3, [r3, #16]
 8002dfa:	f003 0320 	and.w	r3, r3, #32
 8002dfe:	2b20      	cmp	r3, #32
 8002e00:	d10e      	bne.n	8002e20 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	68db      	ldr	r3, [r3, #12]
 8002e08:	f003 0320 	and.w	r3, r3, #32
 8002e0c:	2b20      	cmp	r3, #32
 8002e0e:	d107      	bne.n	8002e20 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f06f 0220 	mvn.w	r2, #32
 8002e18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002e1a:	6878      	ldr	r0, [r7, #4]
 8002e1c:	f000 f8cc 	bl	8002fb8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002e20:	bf00      	nop
 8002e22:	3708      	adds	r7, #8
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}

08002e28 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b083      	sub	sp, #12
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002e30:	bf00      	nop
 8002e32:	370c      	adds	r7, #12
 8002e34:	46bd      	mov	sp, r7
 8002e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3a:	4770      	bx	lr

08002e3c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	b083      	sub	sp, #12
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002e44:	bf00      	nop
 8002e46:	370c      	adds	r7, #12
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4e:	4770      	bx	lr

08002e50 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002e50:	b480      	push	{r7}
 8002e52:	b083      	sub	sp, #12
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002e58:	bf00      	nop
 8002e5a:	370c      	adds	r7, #12
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e62:	4770      	bx	lr

08002e64 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b083      	sub	sp, #12
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002e6c:	bf00      	nop
 8002e6e:	370c      	adds	r7, #12
 8002e70:	46bd      	mov	sp, r7
 8002e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e76:	4770      	bx	lr

08002e78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b085      	sub	sp, #20
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
 8002e80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	4a40      	ldr	r2, [pc, #256]	; (8002f8c <TIM_Base_SetConfig+0x114>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d013      	beq.n	8002eb8 <TIM_Base_SetConfig+0x40>
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e96:	d00f      	beq.n	8002eb8 <TIM_Base_SetConfig+0x40>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	4a3d      	ldr	r2, [pc, #244]	; (8002f90 <TIM_Base_SetConfig+0x118>)
 8002e9c:	4293      	cmp	r3, r2
 8002e9e:	d00b      	beq.n	8002eb8 <TIM_Base_SetConfig+0x40>
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	4a3c      	ldr	r2, [pc, #240]	; (8002f94 <TIM_Base_SetConfig+0x11c>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d007      	beq.n	8002eb8 <TIM_Base_SetConfig+0x40>
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	4a3b      	ldr	r2, [pc, #236]	; (8002f98 <TIM_Base_SetConfig+0x120>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d003      	beq.n	8002eb8 <TIM_Base_SetConfig+0x40>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	4a3a      	ldr	r2, [pc, #232]	; (8002f9c <TIM_Base_SetConfig+0x124>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d108      	bne.n	8002eca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ebe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	68fa      	ldr	r2, [r7, #12]
 8002ec6:	4313      	orrs	r3, r2
 8002ec8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	4a2f      	ldr	r2, [pc, #188]	; (8002f8c <TIM_Base_SetConfig+0x114>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d02b      	beq.n	8002f2a <TIM_Base_SetConfig+0xb2>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ed8:	d027      	beq.n	8002f2a <TIM_Base_SetConfig+0xb2>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	4a2c      	ldr	r2, [pc, #176]	; (8002f90 <TIM_Base_SetConfig+0x118>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d023      	beq.n	8002f2a <TIM_Base_SetConfig+0xb2>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	4a2b      	ldr	r2, [pc, #172]	; (8002f94 <TIM_Base_SetConfig+0x11c>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d01f      	beq.n	8002f2a <TIM_Base_SetConfig+0xb2>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	4a2a      	ldr	r2, [pc, #168]	; (8002f98 <TIM_Base_SetConfig+0x120>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d01b      	beq.n	8002f2a <TIM_Base_SetConfig+0xb2>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	4a29      	ldr	r2, [pc, #164]	; (8002f9c <TIM_Base_SetConfig+0x124>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d017      	beq.n	8002f2a <TIM_Base_SetConfig+0xb2>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	4a28      	ldr	r2, [pc, #160]	; (8002fa0 <TIM_Base_SetConfig+0x128>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d013      	beq.n	8002f2a <TIM_Base_SetConfig+0xb2>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	4a27      	ldr	r2, [pc, #156]	; (8002fa4 <TIM_Base_SetConfig+0x12c>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d00f      	beq.n	8002f2a <TIM_Base_SetConfig+0xb2>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	4a26      	ldr	r2, [pc, #152]	; (8002fa8 <TIM_Base_SetConfig+0x130>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d00b      	beq.n	8002f2a <TIM_Base_SetConfig+0xb2>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	4a25      	ldr	r2, [pc, #148]	; (8002fac <TIM_Base_SetConfig+0x134>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d007      	beq.n	8002f2a <TIM_Base_SetConfig+0xb2>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	4a24      	ldr	r2, [pc, #144]	; (8002fb0 <TIM_Base_SetConfig+0x138>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d003      	beq.n	8002f2a <TIM_Base_SetConfig+0xb2>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	4a23      	ldr	r2, [pc, #140]	; (8002fb4 <TIM_Base_SetConfig+0x13c>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d108      	bne.n	8002f3c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	68db      	ldr	r3, [r3, #12]
 8002f36:	68fa      	ldr	r2, [r7, #12]
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	695b      	ldr	r3, [r3, #20]
 8002f46:	4313      	orrs	r3, r2
 8002f48:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	68fa      	ldr	r2, [r7, #12]
 8002f4e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	689a      	ldr	r2, [r3, #8]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	4a0a      	ldr	r2, [pc, #40]	; (8002f8c <TIM_Base_SetConfig+0x114>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d003      	beq.n	8002f70 <TIM_Base_SetConfig+0xf8>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	4a0c      	ldr	r2, [pc, #48]	; (8002f9c <TIM_Base_SetConfig+0x124>)
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d103      	bne.n	8002f78 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	691a      	ldr	r2, [r3, #16]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	615a      	str	r2, [r3, #20]
}
 8002f7e:	bf00      	nop
 8002f80:	3714      	adds	r7, #20
 8002f82:	46bd      	mov	sp, r7
 8002f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f88:	4770      	bx	lr
 8002f8a:	bf00      	nop
 8002f8c:	40010000 	.word	0x40010000
 8002f90:	40000400 	.word	0x40000400
 8002f94:	40000800 	.word	0x40000800
 8002f98:	40000c00 	.word	0x40000c00
 8002f9c:	40010400 	.word	0x40010400
 8002fa0:	40014000 	.word	0x40014000
 8002fa4:	40014400 	.word	0x40014400
 8002fa8:	40014800 	.word	0x40014800
 8002fac:	40001800 	.word	0x40001800
 8002fb0:	40001c00 	.word	0x40001c00
 8002fb4:	40002000 	.word	0x40002000

08002fb8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b083      	sub	sp, #12
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002fc0:	bf00      	nop
 8002fc2:	370c      	adds	r7, #12
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fca:	4770      	bx	lr

08002fcc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	b083      	sub	sp, #12
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002fd4:	bf00      	nop
 8002fd6:	370c      	adds	r7, #12
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fde:	4770      	bx	lr

08002fe0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b082      	sub	sp, #8
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d101      	bne.n	8002ff2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	e03f      	b.n	8003072 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ff8:	b2db      	uxtb	r3, r3
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d106      	bne.n	800300c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2200      	movs	r2, #0
 8003002:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003006:	6878      	ldr	r0, [r7, #4]
 8003008:	f7fe f8fa 	bl	8001200 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2224      	movs	r2, #36	; 0x24
 8003010:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	68da      	ldr	r2, [r3, #12]
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003022:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003024:	6878      	ldr	r0, [r7, #4]
 8003026:	f000 f929 	bl	800327c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	691a      	ldr	r2, [r3, #16]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003038:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	695a      	ldr	r2, [r3, #20]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003048:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	68da      	ldr	r2, [r3, #12]
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003058:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2200      	movs	r2, #0
 800305e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2220      	movs	r2, #32
 8003064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2220      	movs	r2, #32
 800306c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003070:	2300      	movs	r3, #0
}
 8003072:	4618      	mov	r0, r3
 8003074:	3708      	adds	r7, #8
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}

0800307a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800307a:	b580      	push	{r7, lr}
 800307c:	b08a      	sub	sp, #40	; 0x28
 800307e:	af02      	add	r7, sp, #8
 8003080:	60f8      	str	r0, [r7, #12]
 8003082:	60b9      	str	r1, [r7, #8]
 8003084:	603b      	str	r3, [r7, #0]
 8003086:	4613      	mov	r3, r2
 8003088:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800308a:	2300      	movs	r3, #0
 800308c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003094:	b2db      	uxtb	r3, r3
 8003096:	2b20      	cmp	r3, #32
 8003098:	d17c      	bne.n	8003194 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d002      	beq.n	80030a6 <HAL_UART_Transmit+0x2c>
 80030a0:	88fb      	ldrh	r3, [r7, #6]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d101      	bne.n	80030aa <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80030a6:	2301      	movs	r3, #1
 80030a8:	e075      	b.n	8003196 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030b0:	2b01      	cmp	r3, #1
 80030b2:	d101      	bne.n	80030b8 <HAL_UART_Transmit+0x3e>
 80030b4:	2302      	movs	r3, #2
 80030b6:	e06e      	b.n	8003196 <HAL_UART_Transmit+0x11c>
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	2201      	movs	r2, #1
 80030bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	2200      	movs	r2, #0
 80030c4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	2221      	movs	r2, #33	; 0x21
 80030ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80030ce:	f7fe f96f 	bl	80013b0 <HAL_GetTick>
 80030d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	88fa      	ldrh	r2, [r7, #6]
 80030d8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	88fa      	ldrh	r2, [r7, #6]
 80030de:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030e8:	d108      	bne.n	80030fc <HAL_UART_Transmit+0x82>
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	691b      	ldr	r3, [r3, #16]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d104      	bne.n	80030fc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80030f2:	2300      	movs	r3, #0
 80030f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80030f6:	68bb      	ldr	r3, [r7, #8]
 80030f8:	61bb      	str	r3, [r7, #24]
 80030fa:	e003      	b.n	8003104 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003100:	2300      	movs	r3, #0
 8003102:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	2200      	movs	r2, #0
 8003108:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800310c:	e02a      	b.n	8003164 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	9300      	str	r3, [sp, #0]
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	2200      	movs	r2, #0
 8003116:	2180      	movs	r1, #128	; 0x80
 8003118:	68f8      	ldr	r0, [r7, #12]
 800311a:	f000 f840 	bl	800319e <UART_WaitOnFlagUntilTimeout>
 800311e:	4603      	mov	r3, r0
 8003120:	2b00      	cmp	r3, #0
 8003122:	d001      	beq.n	8003128 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003124:	2303      	movs	r3, #3
 8003126:	e036      	b.n	8003196 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003128:	69fb      	ldr	r3, [r7, #28]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d10b      	bne.n	8003146 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800312e:	69bb      	ldr	r3, [r7, #24]
 8003130:	881b      	ldrh	r3, [r3, #0]
 8003132:	461a      	mov	r2, r3
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800313c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800313e:	69bb      	ldr	r3, [r7, #24]
 8003140:	3302      	adds	r3, #2
 8003142:	61bb      	str	r3, [r7, #24]
 8003144:	e007      	b.n	8003156 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003146:	69fb      	ldr	r3, [r7, #28]
 8003148:	781a      	ldrb	r2, [r3, #0]
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003150:	69fb      	ldr	r3, [r7, #28]
 8003152:	3301      	adds	r3, #1
 8003154:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800315a:	b29b      	uxth	r3, r3
 800315c:	3b01      	subs	r3, #1
 800315e:	b29a      	uxth	r2, r3
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003168:	b29b      	uxth	r3, r3
 800316a:	2b00      	cmp	r3, #0
 800316c:	d1cf      	bne.n	800310e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	9300      	str	r3, [sp, #0]
 8003172:	697b      	ldr	r3, [r7, #20]
 8003174:	2200      	movs	r2, #0
 8003176:	2140      	movs	r1, #64	; 0x40
 8003178:	68f8      	ldr	r0, [r7, #12]
 800317a:	f000 f810 	bl	800319e <UART_WaitOnFlagUntilTimeout>
 800317e:	4603      	mov	r3, r0
 8003180:	2b00      	cmp	r3, #0
 8003182:	d001      	beq.n	8003188 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003184:	2303      	movs	r3, #3
 8003186:	e006      	b.n	8003196 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	2220      	movs	r2, #32
 800318c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003190:	2300      	movs	r3, #0
 8003192:	e000      	b.n	8003196 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003194:	2302      	movs	r3, #2
  }
}
 8003196:	4618      	mov	r0, r3
 8003198:	3720      	adds	r7, #32
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}

0800319e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800319e:	b580      	push	{r7, lr}
 80031a0:	b090      	sub	sp, #64	; 0x40
 80031a2:	af00      	add	r7, sp, #0
 80031a4:	60f8      	str	r0, [r7, #12]
 80031a6:	60b9      	str	r1, [r7, #8]
 80031a8:	603b      	str	r3, [r7, #0]
 80031aa:	4613      	mov	r3, r2
 80031ac:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031ae:	e050      	b.n	8003252 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80031b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031b6:	d04c      	beq.n	8003252 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80031b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d007      	beq.n	80031ce <UART_WaitOnFlagUntilTimeout+0x30>
 80031be:	f7fe f8f7 	bl	80013b0 <HAL_GetTick>
 80031c2:	4602      	mov	r2, r0
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	1ad3      	subs	r3, r2, r3
 80031c8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80031ca:	429a      	cmp	r2, r3
 80031cc:	d241      	bcs.n	8003252 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	330c      	adds	r3, #12
 80031d4:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031d8:	e853 3f00 	ldrex	r3, [r3]
 80031dc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80031de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031e0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80031e4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	330c      	adds	r3, #12
 80031ec:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80031ee:	637a      	str	r2, [r7, #52]	; 0x34
 80031f0:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031f2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80031f4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80031f6:	e841 2300 	strex	r3, r2, [r1]
 80031fa:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80031fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d1e5      	bne.n	80031ce <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	3314      	adds	r3, #20
 8003208:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800320a:	697b      	ldr	r3, [r7, #20]
 800320c:	e853 3f00 	ldrex	r3, [r3]
 8003210:	613b      	str	r3, [r7, #16]
   return(result);
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	f023 0301 	bic.w	r3, r3, #1
 8003218:	63bb      	str	r3, [r7, #56]	; 0x38
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	3314      	adds	r3, #20
 8003220:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003222:	623a      	str	r2, [r7, #32]
 8003224:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003226:	69f9      	ldr	r1, [r7, #28]
 8003228:	6a3a      	ldr	r2, [r7, #32]
 800322a:	e841 2300 	strex	r3, r2, [r1]
 800322e:	61bb      	str	r3, [r7, #24]
   return(result);
 8003230:	69bb      	ldr	r3, [r7, #24]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d1e5      	bne.n	8003202 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	2220      	movs	r2, #32
 800323a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	2220      	movs	r2, #32
 8003242:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	2200      	movs	r2, #0
 800324a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800324e:	2303      	movs	r3, #3
 8003250:	e00f      	b.n	8003272 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	681a      	ldr	r2, [r3, #0]
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	4013      	ands	r3, r2
 800325c:	68ba      	ldr	r2, [r7, #8]
 800325e:	429a      	cmp	r2, r3
 8003260:	bf0c      	ite	eq
 8003262:	2301      	moveq	r3, #1
 8003264:	2300      	movne	r3, #0
 8003266:	b2db      	uxtb	r3, r3
 8003268:	461a      	mov	r2, r3
 800326a:	79fb      	ldrb	r3, [r7, #7]
 800326c:	429a      	cmp	r2, r3
 800326e:	d09f      	beq.n	80031b0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003270:	2300      	movs	r3, #0
}
 8003272:	4618      	mov	r0, r3
 8003274:	3740      	adds	r7, #64	; 0x40
 8003276:	46bd      	mov	sp, r7
 8003278:	bd80      	pop	{r7, pc}
	...

0800327c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800327c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003280:	b0c0      	sub	sp, #256	; 0x100
 8003282:	af00      	add	r7, sp, #0
 8003284:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003288:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	691b      	ldr	r3, [r3, #16]
 8003290:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003294:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003298:	68d9      	ldr	r1, [r3, #12]
 800329a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800329e:	681a      	ldr	r2, [r3, #0]
 80032a0:	ea40 0301 	orr.w	r3, r0, r1
 80032a4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80032a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032aa:	689a      	ldr	r2, [r3, #8]
 80032ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032b0:	691b      	ldr	r3, [r3, #16]
 80032b2:	431a      	orrs	r2, r3
 80032b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032b8:	695b      	ldr	r3, [r3, #20]
 80032ba:	431a      	orrs	r2, r3
 80032bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032c0:	69db      	ldr	r3, [r3, #28]
 80032c2:	4313      	orrs	r3, r2
 80032c4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80032c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	68db      	ldr	r3, [r3, #12]
 80032d0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80032d4:	f021 010c 	bic.w	r1, r1, #12
 80032d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80032e2:	430b      	orrs	r3, r1
 80032e4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80032e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	695b      	ldr	r3, [r3, #20]
 80032ee:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80032f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032f6:	6999      	ldr	r1, [r3, #24]
 80032f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032fc:	681a      	ldr	r2, [r3, #0]
 80032fe:	ea40 0301 	orr.w	r3, r0, r1
 8003302:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003304:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003308:	681a      	ldr	r2, [r3, #0]
 800330a:	4b8f      	ldr	r3, [pc, #572]	; (8003548 <UART_SetConfig+0x2cc>)
 800330c:	429a      	cmp	r2, r3
 800330e:	d005      	beq.n	800331c <UART_SetConfig+0xa0>
 8003310:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003314:	681a      	ldr	r2, [r3, #0]
 8003316:	4b8d      	ldr	r3, [pc, #564]	; (800354c <UART_SetConfig+0x2d0>)
 8003318:	429a      	cmp	r2, r3
 800331a:	d104      	bne.n	8003326 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800331c:	f7fe fc4a 	bl	8001bb4 <HAL_RCC_GetPCLK2Freq>
 8003320:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003324:	e003      	b.n	800332e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003326:	f7fe fc31 	bl	8001b8c <HAL_RCC_GetPCLK1Freq>
 800332a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800332e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003332:	69db      	ldr	r3, [r3, #28]
 8003334:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003338:	f040 810c 	bne.w	8003554 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800333c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003340:	2200      	movs	r2, #0
 8003342:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003346:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800334a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800334e:	4622      	mov	r2, r4
 8003350:	462b      	mov	r3, r5
 8003352:	1891      	adds	r1, r2, r2
 8003354:	65b9      	str	r1, [r7, #88]	; 0x58
 8003356:	415b      	adcs	r3, r3
 8003358:	65fb      	str	r3, [r7, #92]	; 0x5c
 800335a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800335e:	4621      	mov	r1, r4
 8003360:	eb12 0801 	adds.w	r8, r2, r1
 8003364:	4629      	mov	r1, r5
 8003366:	eb43 0901 	adc.w	r9, r3, r1
 800336a:	f04f 0200 	mov.w	r2, #0
 800336e:	f04f 0300 	mov.w	r3, #0
 8003372:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003376:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800337a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800337e:	4690      	mov	r8, r2
 8003380:	4699      	mov	r9, r3
 8003382:	4623      	mov	r3, r4
 8003384:	eb18 0303 	adds.w	r3, r8, r3
 8003388:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800338c:	462b      	mov	r3, r5
 800338e:	eb49 0303 	adc.w	r3, r9, r3
 8003392:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003396:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	2200      	movs	r2, #0
 800339e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80033a2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80033a6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80033aa:	460b      	mov	r3, r1
 80033ac:	18db      	adds	r3, r3, r3
 80033ae:	653b      	str	r3, [r7, #80]	; 0x50
 80033b0:	4613      	mov	r3, r2
 80033b2:	eb42 0303 	adc.w	r3, r2, r3
 80033b6:	657b      	str	r3, [r7, #84]	; 0x54
 80033b8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80033bc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80033c0:	f7fc ff7e 	bl	80002c0 <__aeabi_uldivmod>
 80033c4:	4602      	mov	r2, r0
 80033c6:	460b      	mov	r3, r1
 80033c8:	4b61      	ldr	r3, [pc, #388]	; (8003550 <UART_SetConfig+0x2d4>)
 80033ca:	fba3 2302 	umull	r2, r3, r3, r2
 80033ce:	095b      	lsrs	r3, r3, #5
 80033d0:	011c      	lsls	r4, r3, #4
 80033d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80033d6:	2200      	movs	r2, #0
 80033d8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80033dc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80033e0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80033e4:	4642      	mov	r2, r8
 80033e6:	464b      	mov	r3, r9
 80033e8:	1891      	adds	r1, r2, r2
 80033ea:	64b9      	str	r1, [r7, #72]	; 0x48
 80033ec:	415b      	adcs	r3, r3
 80033ee:	64fb      	str	r3, [r7, #76]	; 0x4c
 80033f0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80033f4:	4641      	mov	r1, r8
 80033f6:	eb12 0a01 	adds.w	sl, r2, r1
 80033fa:	4649      	mov	r1, r9
 80033fc:	eb43 0b01 	adc.w	fp, r3, r1
 8003400:	f04f 0200 	mov.w	r2, #0
 8003404:	f04f 0300 	mov.w	r3, #0
 8003408:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800340c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003410:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003414:	4692      	mov	sl, r2
 8003416:	469b      	mov	fp, r3
 8003418:	4643      	mov	r3, r8
 800341a:	eb1a 0303 	adds.w	r3, sl, r3
 800341e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003422:	464b      	mov	r3, r9
 8003424:	eb4b 0303 	adc.w	r3, fp, r3
 8003428:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800342c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	2200      	movs	r2, #0
 8003434:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003438:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800343c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003440:	460b      	mov	r3, r1
 8003442:	18db      	adds	r3, r3, r3
 8003444:	643b      	str	r3, [r7, #64]	; 0x40
 8003446:	4613      	mov	r3, r2
 8003448:	eb42 0303 	adc.w	r3, r2, r3
 800344c:	647b      	str	r3, [r7, #68]	; 0x44
 800344e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003452:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003456:	f7fc ff33 	bl	80002c0 <__aeabi_uldivmod>
 800345a:	4602      	mov	r2, r0
 800345c:	460b      	mov	r3, r1
 800345e:	4611      	mov	r1, r2
 8003460:	4b3b      	ldr	r3, [pc, #236]	; (8003550 <UART_SetConfig+0x2d4>)
 8003462:	fba3 2301 	umull	r2, r3, r3, r1
 8003466:	095b      	lsrs	r3, r3, #5
 8003468:	2264      	movs	r2, #100	; 0x64
 800346a:	fb02 f303 	mul.w	r3, r2, r3
 800346e:	1acb      	subs	r3, r1, r3
 8003470:	00db      	lsls	r3, r3, #3
 8003472:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003476:	4b36      	ldr	r3, [pc, #216]	; (8003550 <UART_SetConfig+0x2d4>)
 8003478:	fba3 2302 	umull	r2, r3, r3, r2
 800347c:	095b      	lsrs	r3, r3, #5
 800347e:	005b      	lsls	r3, r3, #1
 8003480:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003484:	441c      	add	r4, r3
 8003486:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800348a:	2200      	movs	r2, #0
 800348c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003490:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003494:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003498:	4642      	mov	r2, r8
 800349a:	464b      	mov	r3, r9
 800349c:	1891      	adds	r1, r2, r2
 800349e:	63b9      	str	r1, [r7, #56]	; 0x38
 80034a0:	415b      	adcs	r3, r3
 80034a2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80034a4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80034a8:	4641      	mov	r1, r8
 80034aa:	1851      	adds	r1, r2, r1
 80034ac:	6339      	str	r1, [r7, #48]	; 0x30
 80034ae:	4649      	mov	r1, r9
 80034b0:	414b      	adcs	r3, r1
 80034b2:	637b      	str	r3, [r7, #52]	; 0x34
 80034b4:	f04f 0200 	mov.w	r2, #0
 80034b8:	f04f 0300 	mov.w	r3, #0
 80034bc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80034c0:	4659      	mov	r1, fp
 80034c2:	00cb      	lsls	r3, r1, #3
 80034c4:	4651      	mov	r1, sl
 80034c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80034ca:	4651      	mov	r1, sl
 80034cc:	00ca      	lsls	r2, r1, #3
 80034ce:	4610      	mov	r0, r2
 80034d0:	4619      	mov	r1, r3
 80034d2:	4603      	mov	r3, r0
 80034d4:	4642      	mov	r2, r8
 80034d6:	189b      	adds	r3, r3, r2
 80034d8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80034dc:	464b      	mov	r3, r9
 80034de:	460a      	mov	r2, r1
 80034e0:	eb42 0303 	adc.w	r3, r2, r3
 80034e4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80034e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	2200      	movs	r2, #0
 80034f0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80034f4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80034f8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80034fc:	460b      	mov	r3, r1
 80034fe:	18db      	adds	r3, r3, r3
 8003500:	62bb      	str	r3, [r7, #40]	; 0x28
 8003502:	4613      	mov	r3, r2
 8003504:	eb42 0303 	adc.w	r3, r2, r3
 8003508:	62fb      	str	r3, [r7, #44]	; 0x2c
 800350a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800350e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003512:	f7fc fed5 	bl	80002c0 <__aeabi_uldivmod>
 8003516:	4602      	mov	r2, r0
 8003518:	460b      	mov	r3, r1
 800351a:	4b0d      	ldr	r3, [pc, #52]	; (8003550 <UART_SetConfig+0x2d4>)
 800351c:	fba3 1302 	umull	r1, r3, r3, r2
 8003520:	095b      	lsrs	r3, r3, #5
 8003522:	2164      	movs	r1, #100	; 0x64
 8003524:	fb01 f303 	mul.w	r3, r1, r3
 8003528:	1ad3      	subs	r3, r2, r3
 800352a:	00db      	lsls	r3, r3, #3
 800352c:	3332      	adds	r3, #50	; 0x32
 800352e:	4a08      	ldr	r2, [pc, #32]	; (8003550 <UART_SetConfig+0x2d4>)
 8003530:	fba2 2303 	umull	r2, r3, r2, r3
 8003534:	095b      	lsrs	r3, r3, #5
 8003536:	f003 0207 	and.w	r2, r3, #7
 800353a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4422      	add	r2, r4
 8003542:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003544:	e105      	b.n	8003752 <UART_SetConfig+0x4d6>
 8003546:	bf00      	nop
 8003548:	40011000 	.word	0x40011000
 800354c:	40011400 	.word	0x40011400
 8003550:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003554:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003558:	2200      	movs	r2, #0
 800355a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800355e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003562:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003566:	4642      	mov	r2, r8
 8003568:	464b      	mov	r3, r9
 800356a:	1891      	adds	r1, r2, r2
 800356c:	6239      	str	r1, [r7, #32]
 800356e:	415b      	adcs	r3, r3
 8003570:	627b      	str	r3, [r7, #36]	; 0x24
 8003572:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003576:	4641      	mov	r1, r8
 8003578:	1854      	adds	r4, r2, r1
 800357a:	4649      	mov	r1, r9
 800357c:	eb43 0501 	adc.w	r5, r3, r1
 8003580:	f04f 0200 	mov.w	r2, #0
 8003584:	f04f 0300 	mov.w	r3, #0
 8003588:	00eb      	lsls	r3, r5, #3
 800358a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800358e:	00e2      	lsls	r2, r4, #3
 8003590:	4614      	mov	r4, r2
 8003592:	461d      	mov	r5, r3
 8003594:	4643      	mov	r3, r8
 8003596:	18e3      	adds	r3, r4, r3
 8003598:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800359c:	464b      	mov	r3, r9
 800359e:	eb45 0303 	adc.w	r3, r5, r3
 80035a2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80035a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	2200      	movs	r2, #0
 80035ae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80035b2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80035b6:	f04f 0200 	mov.w	r2, #0
 80035ba:	f04f 0300 	mov.w	r3, #0
 80035be:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80035c2:	4629      	mov	r1, r5
 80035c4:	008b      	lsls	r3, r1, #2
 80035c6:	4621      	mov	r1, r4
 80035c8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80035cc:	4621      	mov	r1, r4
 80035ce:	008a      	lsls	r2, r1, #2
 80035d0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80035d4:	f7fc fe74 	bl	80002c0 <__aeabi_uldivmod>
 80035d8:	4602      	mov	r2, r0
 80035da:	460b      	mov	r3, r1
 80035dc:	4b60      	ldr	r3, [pc, #384]	; (8003760 <UART_SetConfig+0x4e4>)
 80035de:	fba3 2302 	umull	r2, r3, r3, r2
 80035e2:	095b      	lsrs	r3, r3, #5
 80035e4:	011c      	lsls	r4, r3, #4
 80035e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80035ea:	2200      	movs	r2, #0
 80035ec:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80035f0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80035f4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80035f8:	4642      	mov	r2, r8
 80035fa:	464b      	mov	r3, r9
 80035fc:	1891      	adds	r1, r2, r2
 80035fe:	61b9      	str	r1, [r7, #24]
 8003600:	415b      	adcs	r3, r3
 8003602:	61fb      	str	r3, [r7, #28]
 8003604:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003608:	4641      	mov	r1, r8
 800360a:	1851      	adds	r1, r2, r1
 800360c:	6139      	str	r1, [r7, #16]
 800360e:	4649      	mov	r1, r9
 8003610:	414b      	adcs	r3, r1
 8003612:	617b      	str	r3, [r7, #20]
 8003614:	f04f 0200 	mov.w	r2, #0
 8003618:	f04f 0300 	mov.w	r3, #0
 800361c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003620:	4659      	mov	r1, fp
 8003622:	00cb      	lsls	r3, r1, #3
 8003624:	4651      	mov	r1, sl
 8003626:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800362a:	4651      	mov	r1, sl
 800362c:	00ca      	lsls	r2, r1, #3
 800362e:	4610      	mov	r0, r2
 8003630:	4619      	mov	r1, r3
 8003632:	4603      	mov	r3, r0
 8003634:	4642      	mov	r2, r8
 8003636:	189b      	adds	r3, r3, r2
 8003638:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800363c:	464b      	mov	r3, r9
 800363e:	460a      	mov	r2, r1
 8003640:	eb42 0303 	adc.w	r3, r2, r3
 8003644:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003648:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	2200      	movs	r2, #0
 8003650:	67bb      	str	r3, [r7, #120]	; 0x78
 8003652:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003654:	f04f 0200 	mov.w	r2, #0
 8003658:	f04f 0300 	mov.w	r3, #0
 800365c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003660:	4649      	mov	r1, r9
 8003662:	008b      	lsls	r3, r1, #2
 8003664:	4641      	mov	r1, r8
 8003666:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800366a:	4641      	mov	r1, r8
 800366c:	008a      	lsls	r2, r1, #2
 800366e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003672:	f7fc fe25 	bl	80002c0 <__aeabi_uldivmod>
 8003676:	4602      	mov	r2, r0
 8003678:	460b      	mov	r3, r1
 800367a:	4b39      	ldr	r3, [pc, #228]	; (8003760 <UART_SetConfig+0x4e4>)
 800367c:	fba3 1302 	umull	r1, r3, r3, r2
 8003680:	095b      	lsrs	r3, r3, #5
 8003682:	2164      	movs	r1, #100	; 0x64
 8003684:	fb01 f303 	mul.w	r3, r1, r3
 8003688:	1ad3      	subs	r3, r2, r3
 800368a:	011b      	lsls	r3, r3, #4
 800368c:	3332      	adds	r3, #50	; 0x32
 800368e:	4a34      	ldr	r2, [pc, #208]	; (8003760 <UART_SetConfig+0x4e4>)
 8003690:	fba2 2303 	umull	r2, r3, r2, r3
 8003694:	095b      	lsrs	r3, r3, #5
 8003696:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800369a:	441c      	add	r4, r3
 800369c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80036a0:	2200      	movs	r2, #0
 80036a2:	673b      	str	r3, [r7, #112]	; 0x70
 80036a4:	677a      	str	r2, [r7, #116]	; 0x74
 80036a6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80036aa:	4642      	mov	r2, r8
 80036ac:	464b      	mov	r3, r9
 80036ae:	1891      	adds	r1, r2, r2
 80036b0:	60b9      	str	r1, [r7, #8]
 80036b2:	415b      	adcs	r3, r3
 80036b4:	60fb      	str	r3, [r7, #12]
 80036b6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80036ba:	4641      	mov	r1, r8
 80036bc:	1851      	adds	r1, r2, r1
 80036be:	6039      	str	r1, [r7, #0]
 80036c0:	4649      	mov	r1, r9
 80036c2:	414b      	adcs	r3, r1
 80036c4:	607b      	str	r3, [r7, #4]
 80036c6:	f04f 0200 	mov.w	r2, #0
 80036ca:	f04f 0300 	mov.w	r3, #0
 80036ce:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80036d2:	4659      	mov	r1, fp
 80036d4:	00cb      	lsls	r3, r1, #3
 80036d6:	4651      	mov	r1, sl
 80036d8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80036dc:	4651      	mov	r1, sl
 80036de:	00ca      	lsls	r2, r1, #3
 80036e0:	4610      	mov	r0, r2
 80036e2:	4619      	mov	r1, r3
 80036e4:	4603      	mov	r3, r0
 80036e6:	4642      	mov	r2, r8
 80036e8:	189b      	adds	r3, r3, r2
 80036ea:	66bb      	str	r3, [r7, #104]	; 0x68
 80036ec:	464b      	mov	r3, r9
 80036ee:	460a      	mov	r2, r1
 80036f0:	eb42 0303 	adc.w	r3, r2, r3
 80036f4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80036f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	2200      	movs	r2, #0
 80036fe:	663b      	str	r3, [r7, #96]	; 0x60
 8003700:	667a      	str	r2, [r7, #100]	; 0x64
 8003702:	f04f 0200 	mov.w	r2, #0
 8003706:	f04f 0300 	mov.w	r3, #0
 800370a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800370e:	4649      	mov	r1, r9
 8003710:	008b      	lsls	r3, r1, #2
 8003712:	4641      	mov	r1, r8
 8003714:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003718:	4641      	mov	r1, r8
 800371a:	008a      	lsls	r2, r1, #2
 800371c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003720:	f7fc fdce 	bl	80002c0 <__aeabi_uldivmod>
 8003724:	4602      	mov	r2, r0
 8003726:	460b      	mov	r3, r1
 8003728:	4b0d      	ldr	r3, [pc, #52]	; (8003760 <UART_SetConfig+0x4e4>)
 800372a:	fba3 1302 	umull	r1, r3, r3, r2
 800372e:	095b      	lsrs	r3, r3, #5
 8003730:	2164      	movs	r1, #100	; 0x64
 8003732:	fb01 f303 	mul.w	r3, r1, r3
 8003736:	1ad3      	subs	r3, r2, r3
 8003738:	011b      	lsls	r3, r3, #4
 800373a:	3332      	adds	r3, #50	; 0x32
 800373c:	4a08      	ldr	r2, [pc, #32]	; (8003760 <UART_SetConfig+0x4e4>)
 800373e:	fba2 2303 	umull	r2, r3, r2, r3
 8003742:	095b      	lsrs	r3, r3, #5
 8003744:	f003 020f 	and.w	r2, r3, #15
 8003748:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4422      	add	r2, r4
 8003750:	609a      	str	r2, [r3, #8]
}
 8003752:	bf00      	nop
 8003754:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003758:	46bd      	mov	sp, r7
 800375a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800375e:	bf00      	nop
 8003760:	51eb851f 	.word	0x51eb851f

08003764 <__errno>:
 8003764:	4b01      	ldr	r3, [pc, #4]	; (800376c <__errno+0x8>)
 8003766:	6818      	ldr	r0, [r3, #0]
 8003768:	4770      	bx	lr
 800376a:	bf00      	nop
 800376c:	20000048 	.word	0x20000048

08003770 <__libc_init_array>:
 8003770:	b570      	push	{r4, r5, r6, lr}
 8003772:	4d0d      	ldr	r5, [pc, #52]	; (80037a8 <__libc_init_array+0x38>)
 8003774:	4c0d      	ldr	r4, [pc, #52]	; (80037ac <__libc_init_array+0x3c>)
 8003776:	1b64      	subs	r4, r4, r5
 8003778:	10a4      	asrs	r4, r4, #2
 800377a:	2600      	movs	r6, #0
 800377c:	42a6      	cmp	r6, r4
 800377e:	d109      	bne.n	8003794 <__libc_init_array+0x24>
 8003780:	4d0b      	ldr	r5, [pc, #44]	; (80037b0 <__libc_init_array+0x40>)
 8003782:	4c0c      	ldr	r4, [pc, #48]	; (80037b4 <__libc_init_array+0x44>)
 8003784:	f000 fc8e 	bl	80040a4 <_init>
 8003788:	1b64      	subs	r4, r4, r5
 800378a:	10a4      	asrs	r4, r4, #2
 800378c:	2600      	movs	r6, #0
 800378e:	42a6      	cmp	r6, r4
 8003790:	d105      	bne.n	800379e <__libc_init_array+0x2e>
 8003792:	bd70      	pop	{r4, r5, r6, pc}
 8003794:	f855 3b04 	ldr.w	r3, [r5], #4
 8003798:	4798      	blx	r3
 800379a:	3601      	adds	r6, #1
 800379c:	e7ee      	b.n	800377c <__libc_init_array+0xc>
 800379e:	f855 3b04 	ldr.w	r3, [r5], #4
 80037a2:	4798      	blx	r3
 80037a4:	3601      	adds	r6, #1
 80037a6:	e7f2      	b.n	800378e <__libc_init_array+0x1e>
 80037a8:	08004118 	.word	0x08004118
 80037ac:	08004118 	.word	0x08004118
 80037b0:	08004118 	.word	0x08004118
 80037b4:	0800411c 	.word	0x0800411c

080037b8 <memset>:
 80037b8:	4402      	add	r2, r0
 80037ba:	4603      	mov	r3, r0
 80037bc:	4293      	cmp	r3, r2
 80037be:	d100      	bne.n	80037c2 <memset+0xa>
 80037c0:	4770      	bx	lr
 80037c2:	f803 1b01 	strb.w	r1, [r3], #1
 80037c6:	e7f9      	b.n	80037bc <memset+0x4>

080037c8 <siprintf>:
 80037c8:	b40e      	push	{r1, r2, r3}
 80037ca:	b500      	push	{lr}
 80037cc:	b09c      	sub	sp, #112	; 0x70
 80037ce:	ab1d      	add	r3, sp, #116	; 0x74
 80037d0:	9002      	str	r0, [sp, #8]
 80037d2:	9006      	str	r0, [sp, #24]
 80037d4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80037d8:	4809      	ldr	r0, [pc, #36]	; (8003800 <siprintf+0x38>)
 80037da:	9107      	str	r1, [sp, #28]
 80037dc:	9104      	str	r1, [sp, #16]
 80037de:	4909      	ldr	r1, [pc, #36]	; (8003804 <siprintf+0x3c>)
 80037e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80037e4:	9105      	str	r1, [sp, #20]
 80037e6:	6800      	ldr	r0, [r0, #0]
 80037e8:	9301      	str	r3, [sp, #4]
 80037ea:	a902      	add	r1, sp, #8
 80037ec:	f000 f868 	bl	80038c0 <_svfiprintf_r>
 80037f0:	9b02      	ldr	r3, [sp, #8]
 80037f2:	2200      	movs	r2, #0
 80037f4:	701a      	strb	r2, [r3, #0]
 80037f6:	b01c      	add	sp, #112	; 0x70
 80037f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80037fc:	b003      	add	sp, #12
 80037fe:	4770      	bx	lr
 8003800:	20000048 	.word	0x20000048
 8003804:	ffff0208 	.word	0xffff0208

08003808 <__ssputs_r>:
 8003808:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800380c:	688e      	ldr	r6, [r1, #8]
 800380e:	429e      	cmp	r6, r3
 8003810:	4682      	mov	sl, r0
 8003812:	460c      	mov	r4, r1
 8003814:	4690      	mov	r8, r2
 8003816:	461f      	mov	r7, r3
 8003818:	d838      	bhi.n	800388c <__ssputs_r+0x84>
 800381a:	898a      	ldrh	r2, [r1, #12]
 800381c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003820:	d032      	beq.n	8003888 <__ssputs_r+0x80>
 8003822:	6825      	ldr	r5, [r4, #0]
 8003824:	6909      	ldr	r1, [r1, #16]
 8003826:	eba5 0901 	sub.w	r9, r5, r1
 800382a:	6965      	ldr	r5, [r4, #20]
 800382c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003830:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003834:	3301      	adds	r3, #1
 8003836:	444b      	add	r3, r9
 8003838:	106d      	asrs	r5, r5, #1
 800383a:	429d      	cmp	r5, r3
 800383c:	bf38      	it	cc
 800383e:	461d      	movcc	r5, r3
 8003840:	0553      	lsls	r3, r2, #21
 8003842:	d531      	bpl.n	80038a8 <__ssputs_r+0xa0>
 8003844:	4629      	mov	r1, r5
 8003846:	f000 fb63 	bl	8003f10 <_malloc_r>
 800384a:	4606      	mov	r6, r0
 800384c:	b950      	cbnz	r0, 8003864 <__ssputs_r+0x5c>
 800384e:	230c      	movs	r3, #12
 8003850:	f8ca 3000 	str.w	r3, [sl]
 8003854:	89a3      	ldrh	r3, [r4, #12]
 8003856:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800385a:	81a3      	strh	r3, [r4, #12]
 800385c:	f04f 30ff 	mov.w	r0, #4294967295
 8003860:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003864:	6921      	ldr	r1, [r4, #16]
 8003866:	464a      	mov	r2, r9
 8003868:	f000 fabe 	bl	8003de8 <memcpy>
 800386c:	89a3      	ldrh	r3, [r4, #12]
 800386e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003872:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003876:	81a3      	strh	r3, [r4, #12]
 8003878:	6126      	str	r6, [r4, #16]
 800387a:	6165      	str	r5, [r4, #20]
 800387c:	444e      	add	r6, r9
 800387e:	eba5 0509 	sub.w	r5, r5, r9
 8003882:	6026      	str	r6, [r4, #0]
 8003884:	60a5      	str	r5, [r4, #8]
 8003886:	463e      	mov	r6, r7
 8003888:	42be      	cmp	r6, r7
 800388a:	d900      	bls.n	800388e <__ssputs_r+0x86>
 800388c:	463e      	mov	r6, r7
 800388e:	6820      	ldr	r0, [r4, #0]
 8003890:	4632      	mov	r2, r6
 8003892:	4641      	mov	r1, r8
 8003894:	f000 fab6 	bl	8003e04 <memmove>
 8003898:	68a3      	ldr	r3, [r4, #8]
 800389a:	1b9b      	subs	r3, r3, r6
 800389c:	60a3      	str	r3, [r4, #8]
 800389e:	6823      	ldr	r3, [r4, #0]
 80038a0:	4433      	add	r3, r6
 80038a2:	6023      	str	r3, [r4, #0]
 80038a4:	2000      	movs	r0, #0
 80038a6:	e7db      	b.n	8003860 <__ssputs_r+0x58>
 80038a8:	462a      	mov	r2, r5
 80038aa:	f000 fba5 	bl	8003ff8 <_realloc_r>
 80038ae:	4606      	mov	r6, r0
 80038b0:	2800      	cmp	r0, #0
 80038b2:	d1e1      	bne.n	8003878 <__ssputs_r+0x70>
 80038b4:	6921      	ldr	r1, [r4, #16]
 80038b6:	4650      	mov	r0, sl
 80038b8:	f000 fabe 	bl	8003e38 <_free_r>
 80038bc:	e7c7      	b.n	800384e <__ssputs_r+0x46>
	...

080038c0 <_svfiprintf_r>:
 80038c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038c4:	4698      	mov	r8, r3
 80038c6:	898b      	ldrh	r3, [r1, #12]
 80038c8:	061b      	lsls	r3, r3, #24
 80038ca:	b09d      	sub	sp, #116	; 0x74
 80038cc:	4607      	mov	r7, r0
 80038ce:	460d      	mov	r5, r1
 80038d0:	4614      	mov	r4, r2
 80038d2:	d50e      	bpl.n	80038f2 <_svfiprintf_r+0x32>
 80038d4:	690b      	ldr	r3, [r1, #16]
 80038d6:	b963      	cbnz	r3, 80038f2 <_svfiprintf_r+0x32>
 80038d8:	2140      	movs	r1, #64	; 0x40
 80038da:	f000 fb19 	bl	8003f10 <_malloc_r>
 80038de:	6028      	str	r0, [r5, #0]
 80038e0:	6128      	str	r0, [r5, #16]
 80038e2:	b920      	cbnz	r0, 80038ee <_svfiprintf_r+0x2e>
 80038e4:	230c      	movs	r3, #12
 80038e6:	603b      	str	r3, [r7, #0]
 80038e8:	f04f 30ff 	mov.w	r0, #4294967295
 80038ec:	e0d1      	b.n	8003a92 <_svfiprintf_r+0x1d2>
 80038ee:	2340      	movs	r3, #64	; 0x40
 80038f0:	616b      	str	r3, [r5, #20]
 80038f2:	2300      	movs	r3, #0
 80038f4:	9309      	str	r3, [sp, #36]	; 0x24
 80038f6:	2320      	movs	r3, #32
 80038f8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80038fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8003900:	2330      	movs	r3, #48	; 0x30
 8003902:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8003aac <_svfiprintf_r+0x1ec>
 8003906:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800390a:	f04f 0901 	mov.w	r9, #1
 800390e:	4623      	mov	r3, r4
 8003910:	469a      	mov	sl, r3
 8003912:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003916:	b10a      	cbz	r2, 800391c <_svfiprintf_r+0x5c>
 8003918:	2a25      	cmp	r2, #37	; 0x25
 800391a:	d1f9      	bne.n	8003910 <_svfiprintf_r+0x50>
 800391c:	ebba 0b04 	subs.w	fp, sl, r4
 8003920:	d00b      	beq.n	800393a <_svfiprintf_r+0x7a>
 8003922:	465b      	mov	r3, fp
 8003924:	4622      	mov	r2, r4
 8003926:	4629      	mov	r1, r5
 8003928:	4638      	mov	r0, r7
 800392a:	f7ff ff6d 	bl	8003808 <__ssputs_r>
 800392e:	3001      	adds	r0, #1
 8003930:	f000 80aa 	beq.w	8003a88 <_svfiprintf_r+0x1c8>
 8003934:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003936:	445a      	add	r2, fp
 8003938:	9209      	str	r2, [sp, #36]	; 0x24
 800393a:	f89a 3000 	ldrb.w	r3, [sl]
 800393e:	2b00      	cmp	r3, #0
 8003940:	f000 80a2 	beq.w	8003a88 <_svfiprintf_r+0x1c8>
 8003944:	2300      	movs	r3, #0
 8003946:	f04f 32ff 	mov.w	r2, #4294967295
 800394a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800394e:	f10a 0a01 	add.w	sl, sl, #1
 8003952:	9304      	str	r3, [sp, #16]
 8003954:	9307      	str	r3, [sp, #28]
 8003956:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800395a:	931a      	str	r3, [sp, #104]	; 0x68
 800395c:	4654      	mov	r4, sl
 800395e:	2205      	movs	r2, #5
 8003960:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003964:	4851      	ldr	r0, [pc, #324]	; (8003aac <_svfiprintf_r+0x1ec>)
 8003966:	f7fc fc5b 	bl	8000220 <memchr>
 800396a:	9a04      	ldr	r2, [sp, #16]
 800396c:	b9d8      	cbnz	r0, 80039a6 <_svfiprintf_r+0xe6>
 800396e:	06d0      	lsls	r0, r2, #27
 8003970:	bf44      	itt	mi
 8003972:	2320      	movmi	r3, #32
 8003974:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003978:	0711      	lsls	r1, r2, #28
 800397a:	bf44      	itt	mi
 800397c:	232b      	movmi	r3, #43	; 0x2b
 800397e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003982:	f89a 3000 	ldrb.w	r3, [sl]
 8003986:	2b2a      	cmp	r3, #42	; 0x2a
 8003988:	d015      	beq.n	80039b6 <_svfiprintf_r+0xf6>
 800398a:	9a07      	ldr	r2, [sp, #28]
 800398c:	4654      	mov	r4, sl
 800398e:	2000      	movs	r0, #0
 8003990:	f04f 0c0a 	mov.w	ip, #10
 8003994:	4621      	mov	r1, r4
 8003996:	f811 3b01 	ldrb.w	r3, [r1], #1
 800399a:	3b30      	subs	r3, #48	; 0x30
 800399c:	2b09      	cmp	r3, #9
 800399e:	d94e      	bls.n	8003a3e <_svfiprintf_r+0x17e>
 80039a0:	b1b0      	cbz	r0, 80039d0 <_svfiprintf_r+0x110>
 80039a2:	9207      	str	r2, [sp, #28]
 80039a4:	e014      	b.n	80039d0 <_svfiprintf_r+0x110>
 80039a6:	eba0 0308 	sub.w	r3, r0, r8
 80039aa:	fa09 f303 	lsl.w	r3, r9, r3
 80039ae:	4313      	orrs	r3, r2
 80039b0:	9304      	str	r3, [sp, #16]
 80039b2:	46a2      	mov	sl, r4
 80039b4:	e7d2      	b.n	800395c <_svfiprintf_r+0x9c>
 80039b6:	9b03      	ldr	r3, [sp, #12]
 80039b8:	1d19      	adds	r1, r3, #4
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	9103      	str	r1, [sp, #12]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	bfbb      	ittet	lt
 80039c2:	425b      	neglt	r3, r3
 80039c4:	f042 0202 	orrlt.w	r2, r2, #2
 80039c8:	9307      	strge	r3, [sp, #28]
 80039ca:	9307      	strlt	r3, [sp, #28]
 80039cc:	bfb8      	it	lt
 80039ce:	9204      	strlt	r2, [sp, #16]
 80039d0:	7823      	ldrb	r3, [r4, #0]
 80039d2:	2b2e      	cmp	r3, #46	; 0x2e
 80039d4:	d10c      	bne.n	80039f0 <_svfiprintf_r+0x130>
 80039d6:	7863      	ldrb	r3, [r4, #1]
 80039d8:	2b2a      	cmp	r3, #42	; 0x2a
 80039da:	d135      	bne.n	8003a48 <_svfiprintf_r+0x188>
 80039dc:	9b03      	ldr	r3, [sp, #12]
 80039de:	1d1a      	adds	r2, r3, #4
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	9203      	str	r2, [sp, #12]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	bfb8      	it	lt
 80039e8:	f04f 33ff 	movlt.w	r3, #4294967295
 80039ec:	3402      	adds	r4, #2
 80039ee:	9305      	str	r3, [sp, #20]
 80039f0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003abc <_svfiprintf_r+0x1fc>
 80039f4:	7821      	ldrb	r1, [r4, #0]
 80039f6:	2203      	movs	r2, #3
 80039f8:	4650      	mov	r0, sl
 80039fa:	f7fc fc11 	bl	8000220 <memchr>
 80039fe:	b140      	cbz	r0, 8003a12 <_svfiprintf_r+0x152>
 8003a00:	2340      	movs	r3, #64	; 0x40
 8003a02:	eba0 000a 	sub.w	r0, r0, sl
 8003a06:	fa03 f000 	lsl.w	r0, r3, r0
 8003a0a:	9b04      	ldr	r3, [sp, #16]
 8003a0c:	4303      	orrs	r3, r0
 8003a0e:	3401      	adds	r4, #1
 8003a10:	9304      	str	r3, [sp, #16]
 8003a12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003a16:	4826      	ldr	r0, [pc, #152]	; (8003ab0 <_svfiprintf_r+0x1f0>)
 8003a18:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003a1c:	2206      	movs	r2, #6
 8003a1e:	f7fc fbff 	bl	8000220 <memchr>
 8003a22:	2800      	cmp	r0, #0
 8003a24:	d038      	beq.n	8003a98 <_svfiprintf_r+0x1d8>
 8003a26:	4b23      	ldr	r3, [pc, #140]	; (8003ab4 <_svfiprintf_r+0x1f4>)
 8003a28:	bb1b      	cbnz	r3, 8003a72 <_svfiprintf_r+0x1b2>
 8003a2a:	9b03      	ldr	r3, [sp, #12]
 8003a2c:	3307      	adds	r3, #7
 8003a2e:	f023 0307 	bic.w	r3, r3, #7
 8003a32:	3308      	adds	r3, #8
 8003a34:	9303      	str	r3, [sp, #12]
 8003a36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003a38:	4433      	add	r3, r6
 8003a3a:	9309      	str	r3, [sp, #36]	; 0x24
 8003a3c:	e767      	b.n	800390e <_svfiprintf_r+0x4e>
 8003a3e:	fb0c 3202 	mla	r2, ip, r2, r3
 8003a42:	460c      	mov	r4, r1
 8003a44:	2001      	movs	r0, #1
 8003a46:	e7a5      	b.n	8003994 <_svfiprintf_r+0xd4>
 8003a48:	2300      	movs	r3, #0
 8003a4a:	3401      	adds	r4, #1
 8003a4c:	9305      	str	r3, [sp, #20]
 8003a4e:	4619      	mov	r1, r3
 8003a50:	f04f 0c0a 	mov.w	ip, #10
 8003a54:	4620      	mov	r0, r4
 8003a56:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003a5a:	3a30      	subs	r2, #48	; 0x30
 8003a5c:	2a09      	cmp	r2, #9
 8003a5e:	d903      	bls.n	8003a68 <_svfiprintf_r+0x1a8>
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d0c5      	beq.n	80039f0 <_svfiprintf_r+0x130>
 8003a64:	9105      	str	r1, [sp, #20]
 8003a66:	e7c3      	b.n	80039f0 <_svfiprintf_r+0x130>
 8003a68:	fb0c 2101 	mla	r1, ip, r1, r2
 8003a6c:	4604      	mov	r4, r0
 8003a6e:	2301      	movs	r3, #1
 8003a70:	e7f0      	b.n	8003a54 <_svfiprintf_r+0x194>
 8003a72:	ab03      	add	r3, sp, #12
 8003a74:	9300      	str	r3, [sp, #0]
 8003a76:	462a      	mov	r2, r5
 8003a78:	4b0f      	ldr	r3, [pc, #60]	; (8003ab8 <_svfiprintf_r+0x1f8>)
 8003a7a:	a904      	add	r1, sp, #16
 8003a7c:	4638      	mov	r0, r7
 8003a7e:	f3af 8000 	nop.w
 8003a82:	1c42      	adds	r2, r0, #1
 8003a84:	4606      	mov	r6, r0
 8003a86:	d1d6      	bne.n	8003a36 <_svfiprintf_r+0x176>
 8003a88:	89ab      	ldrh	r3, [r5, #12]
 8003a8a:	065b      	lsls	r3, r3, #25
 8003a8c:	f53f af2c 	bmi.w	80038e8 <_svfiprintf_r+0x28>
 8003a90:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003a92:	b01d      	add	sp, #116	; 0x74
 8003a94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a98:	ab03      	add	r3, sp, #12
 8003a9a:	9300      	str	r3, [sp, #0]
 8003a9c:	462a      	mov	r2, r5
 8003a9e:	4b06      	ldr	r3, [pc, #24]	; (8003ab8 <_svfiprintf_r+0x1f8>)
 8003aa0:	a904      	add	r1, sp, #16
 8003aa2:	4638      	mov	r0, r7
 8003aa4:	f000 f87a 	bl	8003b9c <_printf_i>
 8003aa8:	e7eb      	b.n	8003a82 <_svfiprintf_r+0x1c2>
 8003aaa:	bf00      	nop
 8003aac:	080040dc 	.word	0x080040dc
 8003ab0:	080040e6 	.word	0x080040e6
 8003ab4:	00000000 	.word	0x00000000
 8003ab8:	08003809 	.word	0x08003809
 8003abc:	080040e2 	.word	0x080040e2

08003ac0 <_printf_common>:
 8003ac0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ac4:	4616      	mov	r6, r2
 8003ac6:	4699      	mov	r9, r3
 8003ac8:	688a      	ldr	r2, [r1, #8]
 8003aca:	690b      	ldr	r3, [r1, #16]
 8003acc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	bfb8      	it	lt
 8003ad4:	4613      	movlt	r3, r2
 8003ad6:	6033      	str	r3, [r6, #0]
 8003ad8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003adc:	4607      	mov	r7, r0
 8003ade:	460c      	mov	r4, r1
 8003ae0:	b10a      	cbz	r2, 8003ae6 <_printf_common+0x26>
 8003ae2:	3301      	adds	r3, #1
 8003ae4:	6033      	str	r3, [r6, #0]
 8003ae6:	6823      	ldr	r3, [r4, #0]
 8003ae8:	0699      	lsls	r1, r3, #26
 8003aea:	bf42      	ittt	mi
 8003aec:	6833      	ldrmi	r3, [r6, #0]
 8003aee:	3302      	addmi	r3, #2
 8003af0:	6033      	strmi	r3, [r6, #0]
 8003af2:	6825      	ldr	r5, [r4, #0]
 8003af4:	f015 0506 	ands.w	r5, r5, #6
 8003af8:	d106      	bne.n	8003b08 <_printf_common+0x48>
 8003afa:	f104 0a19 	add.w	sl, r4, #25
 8003afe:	68e3      	ldr	r3, [r4, #12]
 8003b00:	6832      	ldr	r2, [r6, #0]
 8003b02:	1a9b      	subs	r3, r3, r2
 8003b04:	42ab      	cmp	r3, r5
 8003b06:	dc26      	bgt.n	8003b56 <_printf_common+0x96>
 8003b08:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003b0c:	1e13      	subs	r3, r2, #0
 8003b0e:	6822      	ldr	r2, [r4, #0]
 8003b10:	bf18      	it	ne
 8003b12:	2301      	movne	r3, #1
 8003b14:	0692      	lsls	r2, r2, #26
 8003b16:	d42b      	bmi.n	8003b70 <_printf_common+0xb0>
 8003b18:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003b1c:	4649      	mov	r1, r9
 8003b1e:	4638      	mov	r0, r7
 8003b20:	47c0      	blx	r8
 8003b22:	3001      	adds	r0, #1
 8003b24:	d01e      	beq.n	8003b64 <_printf_common+0xa4>
 8003b26:	6823      	ldr	r3, [r4, #0]
 8003b28:	68e5      	ldr	r5, [r4, #12]
 8003b2a:	6832      	ldr	r2, [r6, #0]
 8003b2c:	f003 0306 	and.w	r3, r3, #6
 8003b30:	2b04      	cmp	r3, #4
 8003b32:	bf08      	it	eq
 8003b34:	1aad      	subeq	r5, r5, r2
 8003b36:	68a3      	ldr	r3, [r4, #8]
 8003b38:	6922      	ldr	r2, [r4, #16]
 8003b3a:	bf0c      	ite	eq
 8003b3c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003b40:	2500      	movne	r5, #0
 8003b42:	4293      	cmp	r3, r2
 8003b44:	bfc4      	itt	gt
 8003b46:	1a9b      	subgt	r3, r3, r2
 8003b48:	18ed      	addgt	r5, r5, r3
 8003b4a:	2600      	movs	r6, #0
 8003b4c:	341a      	adds	r4, #26
 8003b4e:	42b5      	cmp	r5, r6
 8003b50:	d11a      	bne.n	8003b88 <_printf_common+0xc8>
 8003b52:	2000      	movs	r0, #0
 8003b54:	e008      	b.n	8003b68 <_printf_common+0xa8>
 8003b56:	2301      	movs	r3, #1
 8003b58:	4652      	mov	r2, sl
 8003b5a:	4649      	mov	r1, r9
 8003b5c:	4638      	mov	r0, r7
 8003b5e:	47c0      	blx	r8
 8003b60:	3001      	adds	r0, #1
 8003b62:	d103      	bne.n	8003b6c <_printf_common+0xac>
 8003b64:	f04f 30ff 	mov.w	r0, #4294967295
 8003b68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b6c:	3501      	adds	r5, #1
 8003b6e:	e7c6      	b.n	8003afe <_printf_common+0x3e>
 8003b70:	18e1      	adds	r1, r4, r3
 8003b72:	1c5a      	adds	r2, r3, #1
 8003b74:	2030      	movs	r0, #48	; 0x30
 8003b76:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003b7a:	4422      	add	r2, r4
 8003b7c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003b80:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003b84:	3302      	adds	r3, #2
 8003b86:	e7c7      	b.n	8003b18 <_printf_common+0x58>
 8003b88:	2301      	movs	r3, #1
 8003b8a:	4622      	mov	r2, r4
 8003b8c:	4649      	mov	r1, r9
 8003b8e:	4638      	mov	r0, r7
 8003b90:	47c0      	blx	r8
 8003b92:	3001      	adds	r0, #1
 8003b94:	d0e6      	beq.n	8003b64 <_printf_common+0xa4>
 8003b96:	3601      	adds	r6, #1
 8003b98:	e7d9      	b.n	8003b4e <_printf_common+0x8e>
	...

08003b9c <_printf_i>:
 8003b9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003ba0:	7e0f      	ldrb	r7, [r1, #24]
 8003ba2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003ba4:	2f78      	cmp	r7, #120	; 0x78
 8003ba6:	4691      	mov	r9, r2
 8003ba8:	4680      	mov	r8, r0
 8003baa:	460c      	mov	r4, r1
 8003bac:	469a      	mov	sl, r3
 8003bae:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003bb2:	d807      	bhi.n	8003bc4 <_printf_i+0x28>
 8003bb4:	2f62      	cmp	r7, #98	; 0x62
 8003bb6:	d80a      	bhi.n	8003bce <_printf_i+0x32>
 8003bb8:	2f00      	cmp	r7, #0
 8003bba:	f000 80d8 	beq.w	8003d6e <_printf_i+0x1d2>
 8003bbe:	2f58      	cmp	r7, #88	; 0x58
 8003bc0:	f000 80a3 	beq.w	8003d0a <_printf_i+0x16e>
 8003bc4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003bc8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003bcc:	e03a      	b.n	8003c44 <_printf_i+0xa8>
 8003bce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003bd2:	2b15      	cmp	r3, #21
 8003bd4:	d8f6      	bhi.n	8003bc4 <_printf_i+0x28>
 8003bd6:	a101      	add	r1, pc, #4	; (adr r1, 8003bdc <_printf_i+0x40>)
 8003bd8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003bdc:	08003c35 	.word	0x08003c35
 8003be0:	08003c49 	.word	0x08003c49
 8003be4:	08003bc5 	.word	0x08003bc5
 8003be8:	08003bc5 	.word	0x08003bc5
 8003bec:	08003bc5 	.word	0x08003bc5
 8003bf0:	08003bc5 	.word	0x08003bc5
 8003bf4:	08003c49 	.word	0x08003c49
 8003bf8:	08003bc5 	.word	0x08003bc5
 8003bfc:	08003bc5 	.word	0x08003bc5
 8003c00:	08003bc5 	.word	0x08003bc5
 8003c04:	08003bc5 	.word	0x08003bc5
 8003c08:	08003d55 	.word	0x08003d55
 8003c0c:	08003c79 	.word	0x08003c79
 8003c10:	08003d37 	.word	0x08003d37
 8003c14:	08003bc5 	.word	0x08003bc5
 8003c18:	08003bc5 	.word	0x08003bc5
 8003c1c:	08003d77 	.word	0x08003d77
 8003c20:	08003bc5 	.word	0x08003bc5
 8003c24:	08003c79 	.word	0x08003c79
 8003c28:	08003bc5 	.word	0x08003bc5
 8003c2c:	08003bc5 	.word	0x08003bc5
 8003c30:	08003d3f 	.word	0x08003d3f
 8003c34:	682b      	ldr	r3, [r5, #0]
 8003c36:	1d1a      	adds	r2, r3, #4
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	602a      	str	r2, [r5, #0]
 8003c3c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003c40:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003c44:	2301      	movs	r3, #1
 8003c46:	e0a3      	b.n	8003d90 <_printf_i+0x1f4>
 8003c48:	6820      	ldr	r0, [r4, #0]
 8003c4a:	6829      	ldr	r1, [r5, #0]
 8003c4c:	0606      	lsls	r6, r0, #24
 8003c4e:	f101 0304 	add.w	r3, r1, #4
 8003c52:	d50a      	bpl.n	8003c6a <_printf_i+0xce>
 8003c54:	680e      	ldr	r6, [r1, #0]
 8003c56:	602b      	str	r3, [r5, #0]
 8003c58:	2e00      	cmp	r6, #0
 8003c5a:	da03      	bge.n	8003c64 <_printf_i+0xc8>
 8003c5c:	232d      	movs	r3, #45	; 0x2d
 8003c5e:	4276      	negs	r6, r6
 8003c60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003c64:	485e      	ldr	r0, [pc, #376]	; (8003de0 <_printf_i+0x244>)
 8003c66:	230a      	movs	r3, #10
 8003c68:	e019      	b.n	8003c9e <_printf_i+0x102>
 8003c6a:	680e      	ldr	r6, [r1, #0]
 8003c6c:	602b      	str	r3, [r5, #0]
 8003c6e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003c72:	bf18      	it	ne
 8003c74:	b236      	sxthne	r6, r6
 8003c76:	e7ef      	b.n	8003c58 <_printf_i+0xbc>
 8003c78:	682b      	ldr	r3, [r5, #0]
 8003c7a:	6820      	ldr	r0, [r4, #0]
 8003c7c:	1d19      	adds	r1, r3, #4
 8003c7e:	6029      	str	r1, [r5, #0]
 8003c80:	0601      	lsls	r1, r0, #24
 8003c82:	d501      	bpl.n	8003c88 <_printf_i+0xec>
 8003c84:	681e      	ldr	r6, [r3, #0]
 8003c86:	e002      	b.n	8003c8e <_printf_i+0xf2>
 8003c88:	0646      	lsls	r6, r0, #25
 8003c8a:	d5fb      	bpl.n	8003c84 <_printf_i+0xe8>
 8003c8c:	881e      	ldrh	r6, [r3, #0]
 8003c8e:	4854      	ldr	r0, [pc, #336]	; (8003de0 <_printf_i+0x244>)
 8003c90:	2f6f      	cmp	r7, #111	; 0x6f
 8003c92:	bf0c      	ite	eq
 8003c94:	2308      	moveq	r3, #8
 8003c96:	230a      	movne	r3, #10
 8003c98:	2100      	movs	r1, #0
 8003c9a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003c9e:	6865      	ldr	r5, [r4, #4]
 8003ca0:	60a5      	str	r5, [r4, #8]
 8003ca2:	2d00      	cmp	r5, #0
 8003ca4:	bfa2      	ittt	ge
 8003ca6:	6821      	ldrge	r1, [r4, #0]
 8003ca8:	f021 0104 	bicge.w	r1, r1, #4
 8003cac:	6021      	strge	r1, [r4, #0]
 8003cae:	b90e      	cbnz	r6, 8003cb4 <_printf_i+0x118>
 8003cb0:	2d00      	cmp	r5, #0
 8003cb2:	d04d      	beq.n	8003d50 <_printf_i+0x1b4>
 8003cb4:	4615      	mov	r5, r2
 8003cb6:	fbb6 f1f3 	udiv	r1, r6, r3
 8003cba:	fb03 6711 	mls	r7, r3, r1, r6
 8003cbe:	5dc7      	ldrb	r7, [r0, r7]
 8003cc0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003cc4:	4637      	mov	r7, r6
 8003cc6:	42bb      	cmp	r3, r7
 8003cc8:	460e      	mov	r6, r1
 8003cca:	d9f4      	bls.n	8003cb6 <_printf_i+0x11a>
 8003ccc:	2b08      	cmp	r3, #8
 8003cce:	d10b      	bne.n	8003ce8 <_printf_i+0x14c>
 8003cd0:	6823      	ldr	r3, [r4, #0]
 8003cd2:	07de      	lsls	r6, r3, #31
 8003cd4:	d508      	bpl.n	8003ce8 <_printf_i+0x14c>
 8003cd6:	6923      	ldr	r3, [r4, #16]
 8003cd8:	6861      	ldr	r1, [r4, #4]
 8003cda:	4299      	cmp	r1, r3
 8003cdc:	bfde      	ittt	le
 8003cde:	2330      	movle	r3, #48	; 0x30
 8003ce0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003ce4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003ce8:	1b52      	subs	r2, r2, r5
 8003cea:	6122      	str	r2, [r4, #16]
 8003cec:	f8cd a000 	str.w	sl, [sp]
 8003cf0:	464b      	mov	r3, r9
 8003cf2:	aa03      	add	r2, sp, #12
 8003cf4:	4621      	mov	r1, r4
 8003cf6:	4640      	mov	r0, r8
 8003cf8:	f7ff fee2 	bl	8003ac0 <_printf_common>
 8003cfc:	3001      	adds	r0, #1
 8003cfe:	d14c      	bne.n	8003d9a <_printf_i+0x1fe>
 8003d00:	f04f 30ff 	mov.w	r0, #4294967295
 8003d04:	b004      	add	sp, #16
 8003d06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d0a:	4835      	ldr	r0, [pc, #212]	; (8003de0 <_printf_i+0x244>)
 8003d0c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003d10:	6829      	ldr	r1, [r5, #0]
 8003d12:	6823      	ldr	r3, [r4, #0]
 8003d14:	f851 6b04 	ldr.w	r6, [r1], #4
 8003d18:	6029      	str	r1, [r5, #0]
 8003d1a:	061d      	lsls	r5, r3, #24
 8003d1c:	d514      	bpl.n	8003d48 <_printf_i+0x1ac>
 8003d1e:	07df      	lsls	r7, r3, #31
 8003d20:	bf44      	itt	mi
 8003d22:	f043 0320 	orrmi.w	r3, r3, #32
 8003d26:	6023      	strmi	r3, [r4, #0]
 8003d28:	b91e      	cbnz	r6, 8003d32 <_printf_i+0x196>
 8003d2a:	6823      	ldr	r3, [r4, #0]
 8003d2c:	f023 0320 	bic.w	r3, r3, #32
 8003d30:	6023      	str	r3, [r4, #0]
 8003d32:	2310      	movs	r3, #16
 8003d34:	e7b0      	b.n	8003c98 <_printf_i+0xfc>
 8003d36:	6823      	ldr	r3, [r4, #0]
 8003d38:	f043 0320 	orr.w	r3, r3, #32
 8003d3c:	6023      	str	r3, [r4, #0]
 8003d3e:	2378      	movs	r3, #120	; 0x78
 8003d40:	4828      	ldr	r0, [pc, #160]	; (8003de4 <_printf_i+0x248>)
 8003d42:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003d46:	e7e3      	b.n	8003d10 <_printf_i+0x174>
 8003d48:	0659      	lsls	r1, r3, #25
 8003d4a:	bf48      	it	mi
 8003d4c:	b2b6      	uxthmi	r6, r6
 8003d4e:	e7e6      	b.n	8003d1e <_printf_i+0x182>
 8003d50:	4615      	mov	r5, r2
 8003d52:	e7bb      	b.n	8003ccc <_printf_i+0x130>
 8003d54:	682b      	ldr	r3, [r5, #0]
 8003d56:	6826      	ldr	r6, [r4, #0]
 8003d58:	6961      	ldr	r1, [r4, #20]
 8003d5a:	1d18      	adds	r0, r3, #4
 8003d5c:	6028      	str	r0, [r5, #0]
 8003d5e:	0635      	lsls	r5, r6, #24
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	d501      	bpl.n	8003d68 <_printf_i+0x1cc>
 8003d64:	6019      	str	r1, [r3, #0]
 8003d66:	e002      	b.n	8003d6e <_printf_i+0x1d2>
 8003d68:	0670      	lsls	r0, r6, #25
 8003d6a:	d5fb      	bpl.n	8003d64 <_printf_i+0x1c8>
 8003d6c:	8019      	strh	r1, [r3, #0]
 8003d6e:	2300      	movs	r3, #0
 8003d70:	6123      	str	r3, [r4, #16]
 8003d72:	4615      	mov	r5, r2
 8003d74:	e7ba      	b.n	8003cec <_printf_i+0x150>
 8003d76:	682b      	ldr	r3, [r5, #0]
 8003d78:	1d1a      	adds	r2, r3, #4
 8003d7a:	602a      	str	r2, [r5, #0]
 8003d7c:	681d      	ldr	r5, [r3, #0]
 8003d7e:	6862      	ldr	r2, [r4, #4]
 8003d80:	2100      	movs	r1, #0
 8003d82:	4628      	mov	r0, r5
 8003d84:	f7fc fa4c 	bl	8000220 <memchr>
 8003d88:	b108      	cbz	r0, 8003d8e <_printf_i+0x1f2>
 8003d8a:	1b40      	subs	r0, r0, r5
 8003d8c:	6060      	str	r0, [r4, #4]
 8003d8e:	6863      	ldr	r3, [r4, #4]
 8003d90:	6123      	str	r3, [r4, #16]
 8003d92:	2300      	movs	r3, #0
 8003d94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003d98:	e7a8      	b.n	8003cec <_printf_i+0x150>
 8003d9a:	6923      	ldr	r3, [r4, #16]
 8003d9c:	462a      	mov	r2, r5
 8003d9e:	4649      	mov	r1, r9
 8003da0:	4640      	mov	r0, r8
 8003da2:	47d0      	blx	sl
 8003da4:	3001      	adds	r0, #1
 8003da6:	d0ab      	beq.n	8003d00 <_printf_i+0x164>
 8003da8:	6823      	ldr	r3, [r4, #0]
 8003daa:	079b      	lsls	r3, r3, #30
 8003dac:	d413      	bmi.n	8003dd6 <_printf_i+0x23a>
 8003dae:	68e0      	ldr	r0, [r4, #12]
 8003db0:	9b03      	ldr	r3, [sp, #12]
 8003db2:	4298      	cmp	r0, r3
 8003db4:	bfb8      	it	lt
 8003db6:	4618      	movlt	r0, r3
 8003db8:	e7a4      	b.n	8003d04 <_printf_i+0x168>
 8003dba:	2301      	movs	r3, #1
 8003dbc:	4632      	mov	r2, r6
 8003dbe:	4649      	mov	r1, r9
 8003dc0:	4640      	mov	r0, r8
 8003dc2:	47d0      	blx	sl
 8003dc4:	3001      	adds	r0, #1
 8003dc6:	d09b      	beq.n	8003d00 <_printf_i+0x164>
 8003dc8:	3501      	adds	r5, #1
 8003dca:	68e3      	ldr	r3, [r4, #12]
 8003dcc:	9903      	ldr	r1, [sp, #12]
 8003dce:	1a5b      	subs	r3, r3, r1
 8003dd0:	42ab      	cmp	r3, r5
 8003dd2:	dcf2      	bgt.n	8003dba <_printf_i+0x21e>
 8003dd4:	e7eb      	b.n	8003dae <_printf_i+0x212>
 8003dd6:	2500      	movs	r5, #0
 8003dd8:	f104 0619 	add.w	r6, r4, #25
 8003ddc:	e7f5      	b.n	8003dca <_printf_i+0x22e>
 8003dde:	bf00      	nop
 8003de0:	080040ed 	.word	0x080040ed
 8003de4:	080040fe 	.word	0x080040fe

08003de8 <memcpy>:
 8003de8:	440a      	add	r2, r1
 8003dea:	4291      	cmp	r1, r2
 8003dec:	f100 33ff 	add.w	r3, r0, #4294967295
 8003df0:	d100      	bne.n	8003df4 <memcpy+0xc>
 8003df2:	4770      	bx	lr
 8003df4:	b510      	push	{r4, lr}
 8003df6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003dfa:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003dfe:	4291      	cmp	r1, r2
 8003e00:	d1f9      	bne.n	8003df6 <memcpy+0xe>
 8003e02:	bd10      	pop	{r4, pc}

08003e04 <memmove>:
 8003e04:	4288      	cmp	r0, r1
 8003e06:	b510      	push	{r4, lr}
 8003e08:	eb01 0402 	add.w	r4, r1, r2
 8003e0c:	d902      	bls.n	8003e14 <memmove+0x10>
 8003e0e:	4284      	cmp	r4, r0
 8003e10:	4623      	mov	r3, r4
 8003e12:	d807      	bhi.n	8003e24 <memmove+0x20>
 8003e14:	1e43      	subs	r3, r0, #1
 8003e16:	42a1      	cmp	r1, r4
 8003e18:	d008      	beq.n	8003e2c <memmove+0x28>
 8003e1a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003e1e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003e22:	e7f8      	b.n	8003e16 <memmove+0x12>
 8003e24:	4402      	add	r2, r0
 8003e26:	4601      	mov	r1, r0
 8003e28:	428a      	cmp	r2, r1
 8003e2a:	d100      	bne.n	8003e2e <memmove+0x2a>
 8003e2c:	bd10      	pop	{r4, pc}
 8003e2e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003e32:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003e36:	e7f7      	b.n	8003e28 <memmove+0x24>

08003e38 <_free_r>:
 8003e38:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003e3a:	2900      	cmp	r1, #0
 8003e3c:	d044      	beq.n	8003ec8 <_free_r+0x90>
 8003e3e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003e42:	9001      	str	r0, [sp, #4]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	f1a1 0404 	sub.w	r4, r1, #4
 8003e4a:	bfb8      	it	lt
 8003e4c:	18e4      	addlt	r4, r4, r3
 8003e4e:	f000 f913 	bl	8004078 <__malloc_lock>
 8003e52:	4a1e      	ldr	r2, [pc, #120]	; (8003ecc <_free_r+0x94>)
 8003e54:	9801      	ldr	r0, [sp, #4]
 8003e56:	6813      	ldr	r3, [r2, #0]
 8003e58:	b933      	cbnz	r3, 8003e68 <_free_r+0x30>
 8003e5a:	6063      	str	r3, [r4, #4]
 8003e5c:	6014      	str	r4, [r2, #0]
 8003e5e:	b003      	add	sp, #12
 8003e60:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003e64:	f000 b90e 	b.w	8004084 <__malloc_unlock>
 8003e68:	42a3      	cmp	r3, r4
 8003e6a:	d908      	bls.n	8003e7e <_free_r+0x46>
 8003e6c:	6825      	ldr	r5, [r4, #0]
 8003e6e:	1961      	adds	r1, r4, r5
 8003e70:	428b      	cmp	r3, r1
 8003e72:	bf01      	itttt	eq
 8003e74:	6819      	ldreq	r1, [r3, #0]
 8003e76:	685b      	ldreq	r3, [r3, #4]
 8003e78:	1949      	addeq	r1, r1, r5
 8003e7a:	6021      	streq	r1, [r4, #0]
 8003e7c:	e7ed      	b.n	8003e5a <_free_r+0x22>
 8003e7e:	461a      	mov	r2, r3
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	b10b      	cbz	r3, 8003e88 <_free_r+0x50>
 8003e84:	42a3      	cmp	r3, r4
 8003e86:	d9fa      	bls.n	8003e7e <_free_r+0x46>
 8003e88:	6811      	ldr	r1, [r2, #0]
 8003e8a:	1855      	adds	r5, r2, r1
 8003e8c:	42a5      	cmp	r5, r4
 8003e8e:	d10b      	bne.n	8003ea8 <_free_r+0x70>
 8003e90:	6824      	ldr	r4, [r4, #0]
 8003e92:	4421      	add	r1, r4
 8003e94:	1854      	adds	r4, r2, r1
 8003e96:	42a3      	cmp	r3, r4
 8003e98:	6011      	str	r1, [r2, #0]
 8003e9a:	d1e0      	bne.n	8003e5e <_free_r+0x26>
 8003e9c:	681c      	ldr	r4, [r3, #0]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	6053      	str	r3, [r2, #4]
 8003ea2:	4421      	add	r1, r4
 8003ea4:	6011      	str	r1, [r2, #0]
 8003ea6:	e7da      	b.n	8003e5e <_free_r+0x26>
 8003ea8:	d902      	bls.n	8003eb0 <_free_r+0x78>
 8003eaa:	230c      	movs	r3, #12
 8003eac:	6003      	str	r3, [r0, #0]
 8003eae:	e7d6      	b.n	8003e5e <_free_r+0x26>
 8003eb0:	6825      	ldr	r5, [r4, #0]
 8003eb2:	1961      	adds	r1, r4, r5
 8003eb4:	428b      	cmp	r3, r1
 8003eb6:	bf04      	itt	eq
 8003eb8:	6819      	ldreq	r1, [r3, #0]
 8003eba:	685b      	ldreq	r3, [r3, #4]
 8003ebc:	6063      	str	r3, [r4, #4]
 8003ebe:	bf04      	itt	eq
 8003ec0:	1949      	addeq	r1, r1, r5
 8003ec2:	6021      	streq	r1, [r4, #0]
 8003ec4:	6054      	str	r4, [r2, #4]
 8003ec6:	e7ca      	b.n	8003e5e <_free_r+0x26>
 8003ec8:	b003      	add	sp, #12
 8003eca:	bd30      	pop	{r4, r5, pc}
 8003ecc:	2000509c 	.word	0x2000509c

08003ed0 <sbrk_aligned>:
 8003ed0:	b570      	push	{r4, r5, r6, lr}
 8003ed2:	4e0e      	ldr	r6, [pc, #56]	; (8003f0c <sbrk_aligned+0x3c>)
 8003ed4:	460c      	mov	r4, r1
 8003ed6:	6831      	ldr	r1, [r6, #0]
 8003ed8:	4605      	mov	r5, r0
 8003eda:	b911      	cbnz	r1, 8003ee2 <sbrk_aligned+0x12>
 8003edc:	f000 f8bc 	bl	8004058 <_sbrk_r>
 8003ee0:	6030      	str	r0, [r6, #0]
 8003ee2:	4621      	mov	r1, r4
 8003ee4:	4628      	mov	r0, r5
 8003ee6:	f000 f8b7 	bl	8004058 <_sbrk_r>
 8003eea:	1c43      	adds	r3, r0, #1
 8003eec:	d00a      	beq.n	8003f04 <sbrk_aligned+0x34>
 8003eee:	1cc4      	adds	r4, r0, #3
 8003ef0:	f024 0403 	bic.w	r4, r4, #3
 8003ef4:	42a0      	cmp	r0, r4
 8003ef6:	d007      	beq.n	8003f08 <sbrk_aligned+0x38>
 8003ef8:	1a21      	subs	r1, r4, r0
 8003efa:	4628      	mov	r0, r5
 8003efc:	f000 f8ac 	bl	8004058 <_sbrk_r>
 8003f00:	3001      	adds	r0, #1
 8003f02:	d101      	bne.n	8003f08 <sbrk_aligned+0x38>
 8003f04:	f04f 34ff 	mov.w	r4, #4294967295
 8003f08:	4620      	mov	r0, r4
 8003f0a:	bd70      	pop	{r4, r5, r6, pc}
 8003f0c:	200050a0 	.word	0x200050a0

08003f10 <_malloc_r>:
 8003f10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003f14:	1ccd      	adds	r5, r1, #3
 8003f16:	f025 0503 	bic.w	r5, r5, #3
 8003f1a:	3508      	adds	r5, #8
 8003f1c:	2d0c      	cmp	r5, #12
 8003f1e:	bf38      	it	cc
 8003f20:	250c      	movcc	r5, #12
 8003f22:	2d00      	cmp	r5, #0
 8003f24:	4607      	mov	r7, r0
 8003f26:	db01      	blt.n	8003f2c <_malloc_r+0x1c>
 8003f28:	42a9      	cmp	r1, r5
 8003f2a:	d905      	bls.n	8003f38 <_malloc_r+0x28>
 8003f2c:	230c      	movs	r3, #12
 8003f2e:	603b      	str	r3, [r7, #0]
 8003f30:	2600      	movs	r6, #0
 8003f32:	4630      	mov	r0, r6
 8003f34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f38:	4e2e      	ldr	r6, [pc, #184]	; (8003ff4 <_malloc_r+0xe4>)
 8003f3a:	f000 f89d 	bl	8004078 <__malloc_lock>
 8003f3e:	6833      	ldr	r3, [r6, #0]
 8003f40:	461c      	mov	r4, r3
 8003f42:	bb34      	cbnz	r4, 8003f92 <_malloc_r+0x82>
 8003f44:	4629      	mov	r1, r5
 8003f46:	4638      	mov	r0, r7
 8003f48:	f7ff ffc2 	bl	8003ed0 <sbrk_aligned>
 8003f4c:	1c43      	adds	r3, r0, #1
 8003f4e:	4604      	mov	r4, r0
 8003f50:	d14d      	bne.n	8003fee <_malloc_r+0xde>
 8003f52:	6834      	ldr	r4, [r6, #0]
 8003f54:	4626      	mov	r6, r4
 8003f56:	2e00      	cmp	r6, #0
 8003f58:	d140      	bne.n	8003fdc <_malloc_r+0xcc>
 8003f5a:	6823      	ldr	r3, [r4, #0]
 8003f5c:	4631      	mov	r1, r6
 8003f5e:	4638      	mov	r0, r7
 8003f60:	eb04 0803 	add.w	r8, r4, r3
 8003f64:	f000 f878 	bl	8004058 <_sbrk_r>
 8003f68:	4580      	cmp	r8, r0
 8003f6a:	d13a      	bne.n	8003fe2 <_malloc_r+0xd2>
 8003f6c:	6821      	ldr	r1, [r4, #0]
 8003f6e:	3503      	adds	r5, #3
 8003f70:	1a6d      	subs	r5, r5, r1
 8003f72:	f025 0503 	bic.w	r5, r5, #3
 8003f76:	3508      	adds	r5, #8
 8003f78:	2d0c      	cmp	r5, #12
 8003f7a:	bf38      	it	cc
 8003f7c:	250c      	movcc	r5, #12
 8003f7e:	4629      	mov	r1, r5
 8003f80:	4638      	mov	r0, r7
 8003f82:	f7ff ffa5 	bl	8003ed0 <sbrk_aligned>
 8003f86:	3001      	adds	r0, #1
 8003f88:	d02b      	beq.n	8003fe2 <_malloc_r+0xd2>
 8003f8a:	6823      	ldr	r3, [r4, #0]
 8003f8c:	442b      	add	r3, r5
 8003f8e:	6023      	str	r3, [r4, #0]
 8003f90:	e00e      	b.n	8003fb0 <_malloc_r+0xa0>
 8003f92:	6822      	ldr	r2, [r4, #0]
 8003f94:	1b52      	subs	r2, r2, r5
 8003f96:	d41e      	bmi.n	8003fd6 <_malloc_r+0xc6>
 8003f98:	2a0b      	cmp	r2, #11
 8003f9a:	d916      	bls.n	8003fca <_malloc_r+0xba>
 8003f9c:	1961      	adds	r1, r4, r5
 8003f9e:	42a3      	cmp	r3, r4
 8003fa0:	6025      	str	r5, [r4, #0]
 8003fa2:	bf18      	it	ne
 8003fa4:	6059      	strne	r1, [r3, #4]
 8003fa6:	6863      	ldr	r3, [r4, #4]
 8003fa8:	bf08      	it	eq
 8003faa:	6031      	streq	r1, [r6, #0]
 8003fac:	5162      	str	r2, [r4, r5]
 8003fae:	604b      	str	r3, [r1, #4]
 8003fb0:	4638      	mov	r0, r7
 8003fb2:	f104 060b 	add.w	r6, r4, #11
 8003fb6:	f000 f865 	bl	8004084 <__malloc_unlock>
 8003fba:	f026 0607 	bic.w	r6, r6, #7
 8003fbe:	1d23      	adds	r3, r4, #4
 8003fc0:	1af2      	subs	r2, r6, r3
 8003fc2:	d0b6      	beq.n	8003f32 <_malloc_r+0x22>
 8003fc4:	1b9b      	subs	r3, r3, r6
 8003fc6:	50a3      	str	r3, [r4, r2]
 8003fc8:	e7b3      	b.n	8003f32 <_malloc_r+0x22>
 8003fca:	6862      	ldr	r2, [r4, #4]
 8003fcc:	42a3      	cmp	r3, r4
 8003fce:	bf0c      	ite	eq
 8003fd0:	6032      	streq	r2, [r6, #0]
 8003fd2:	605a      	strne	r2, [r3, #4]
 8003fd4:	e7ec      	b.n	8003fb0 <_malloc_r+0xa0>
 8003fd6:	4623      	mov	r3, r4
 8003fd8:	6864      	ldr	r4, [r4, #4]
 8003fda:	e7b2      	b.n	8003f42 <_malloc_r+0x32>
 8003fdc:	4634      	mov	r4, r6
 8003fde:	6876      	ldr	r6, [r6, #4]
 8003fe0:	e7b9      	b.n	8003f56 <_malloc_r+0x46>
 8003fe2:	230c      	movs	r3, #12
 8003fe4:	603b      	str	r3, [r7, #0]
 8003fe6:	4638      	mov	r0, r7
 8003fe8:	f000 f84c 	bl	8004084 <__malloc_unlock>
 8003fec:	e7a1      	b.n	8003f32 <_malloc_r+0x22>
 8003fee:	6025      	str	r5, [r4, #0]
 8003ff0:	e7de      	b.n	8003fb0 <_malloc_r+0xa0>
 8003ff2:	bf00      	nop
 8003ff4:	2000509c 	.word	0x2000509c

08003ff8 <_realloc_r>:
 8003ff8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ffc:	4680      	mov	r8, r0
 8003ffe:	4614      	mov	r4, r2
 8004000:	460e      	mov	r6, r1
 8004002:	b921      	cbnz	r1, 800400e <_realloc_r+0x16>
 8004004:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004008:	4611      	mov	r1, r2
 800400a:	f7ff bf81 	b.w	8003f10 <_malloc_r>
 800400e:	b92a      	cbnz	r2, 800401c <_realloc_r+0x24>
 8004010:	f7ff ff12 	bl	8003e38 <_free_r>
 8004014:	4625      	mov	r5, r4
 8004016:	4628      	mov	r0, r5
 8004018:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800401c:	f000 f838 	bl	8004090 <_malloc_usable_size_r>
 8004020:	4284      	cmp	r4, r0
 8004022:	4607      	mov	r7, r0
 8004024:	d802      	bhi.n	800402c <_realloc_r+0x34>
 8004026:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800402a:	d812      	bhi.n	8004052 <_realloc_r+0x5a>
 800402c:	4621      	mov	r1, r4
 800402e:	4640      	mov	r0, r8
 8004030:	f7ff ff6e 	bl	8003f10 <_malloc_r>
 8004034:	4605      	mov	r5, r0
 8004036:	2800      	cmp	r0, #0
 8004038:	d0ed      	beq.n	8004016 <_realloc_r+0x1e>
 800403a:	42bc      	cmp	r4, r7
 800403c:	4622      	mov	r2, r4
 800403e:	4631      	mov	r1, r6
 8004040:	bf28      	it	cs
 8004042:	463a      	movcs	r2, r7
 8004044:	f7ff fed0 	bl	8003de8 <memcpy>
 8004048:	4631      	mov	r1, r6
 800404a:	4640      	mov	r0, r8
 800404c:	f7ff fef4 	bl	8003e38 <_free_r>
 8004050:	e7e1      	b.n	8004016 <_realloc_r+0x1e>
 8004052:	4635      	mov	r5, r6
 8004054:	e7df      	b.n	8004016 <_realloc_r+0x1e>
	...

08004058 <_sbrk_r>:
 8004058:	b538      	push	{r3, r4, r5, lr}
 800405a:	4d06      	ldr	r5, [pc, #24]	; (8004074 <_sbrk_r+0x1c>)
 800405c:	2300      	movs	r3, #0
 800405e:	4604      	mov	r4, r0
 8004060:	4608      	mov	r0, r1
 8004062:	602b      	str	r3, [r5, #0]
 8004064:	f7fc fefa 	bl	8000e5c <_sbrk>
 8004068:	1c43      	adds	r3, r0, #1
 800406a:	d102      	bne.n	8004072 <_sbrk_r+0x1a>
 800406c:	682b      	ldr	r3, [r5, #0]
 800406e:	b103      	cbz	r3, 8004072 <_sbrk_r+0x1a>
 8004070:	6023      	str	r3, [r4, #0]
 8004072:	bd38      	pop	{r3, r4, r5, pc}
 8004074:	200050a4 	.word	0x200050a4

08004078 <__malloc_lock>:
 8004078:	4801      	ldr	r0, [pc, #4]	; (8004080 <__malloc_lock+0x8>)
 800407a:	f000 b811 	b.w	80040a0 <__retarget_lock_acquire_recursive>
 800407e:	bf00      	nop
 8004080:	200050a8 	.word	0x200050a8

08004084 <__malloc_unlock>:
 8004084:	4801      	ldr	r0, [pc, #4]	; (800408c <__malloc_unlock+0x8>)
 8004086:	f000 b80c 	b.w	80040a2 <__retarget_lock_release_recursive>
 800408a:	bf00      	nop
 800408c:	200050a8 	.word	0x200050a8

08004090 <_malloc_usable_size_r>:
 8004090:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004094:	1f18      	subs	r0, r3, #4
 8004096:	2b00      	cmp	r3, #0
 8004098:	bfbc      	itt	lt
 800409a:	580b      	ldrlt	r3, [r1, r0]
 800409c:	18c0      	addlt	r0, r0, r3
 800409e:	4770      	bx	lr

080040a0 <__retarget_lock_acquire_recursive>:
 80040a0:	4770      	bx	lr

080040a2 <__retarget_lock_release_recursive>:
 80040a2:	4770      	bx	lr

080040a4 <_init>:
 80040a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040a6:	bf00      	nop
 80040a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040aa:	bc08      	pop	{r3}
 80040ac:	469e      	mov	lr, r3
 80040ae:	4770      	bx	lr

080040b0 <_fini>:
 80040b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040b2:	bf00      	nop
 80040b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80040b6:	bc08      	pop	{r3}
 80040b8:	469e      	mov	lr, r3
 80040ba:	4770      	bx	lr
