#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Jun  6 18:02:11 2021
# Process ID: 7160
# Current directory: D:/GitCode/ImageProcessingofSketch
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12708 D:\GitCode\ImageProcessingofSketch\ImageProcessing.xpr
# Log file: D:/GitCode/ImageProcessingofSketch/vivado.log
# Journal file: D:/GitCode/ImageProcessingofSketch\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitCode/ImageProcessingofSketch/ImageProcessing.xpr
update_compile_order -fileset sources_1
close [ open D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/imageProcessTop.v w ]
add_files D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/imageProcessTop.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name outputBuffer -dir d:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {outputBuffer} CONFIG.INTERFACE_TYPE {AXI_STREAM} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.TUSER_WIDTH {0} CONFIG.FIFO_Implementation_wach {Common_Clock_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_wach {15} CONFIG.Empty_Threshold_Assert_Value_wach {14} CONFIG.FIFO_Implementation_wrch {Common_Clock_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_wrch {15} CONFIG.Empty_Threshold_Assert_Value_wrch {14} CONFIG.FIFO_Implementation_rach {Common_Clock_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_rach {15} CONFIG.Empty_Threshold_Assert_Value_rach {14} CONFIG.Input_Depth_axis {16} CONFIG.Programmable_Full_Type_axis {Single_Programmable_Full_Threshold_Constant} CONFIG.Full_Threshold_Assert_Value_axis {8} CONFIG.Empty_Threshold_Assert_Value_axis {14} CONFIG.Enable_Safety_Circuit {true}] [get_ips outputBuffer]
generate_target {instantiation_template} [get_files d:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer.xci]
catch { config_ip_cache -export [get_ips -all outputBuffer] }
export_ip_user_files -of_objects [get_files d:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer.xci]
launch_runs -jobs 4 outputBuffer_synth_1
export_simulation -of_objects [get_files d:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer.xci] -directory D:/GitCode/ImageProcessingofSketch/ImageProcessing.ip_user_files/sim_scripts -ip_user_files_dir D:/GitCode/ImageProcessingofSketch/ImageProcessing.ip_user_files -ipstatic_source_dir D:/GitCode/ImageProcessingofSketch/ImageProcessing.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitCode/ImageProcessingofSketch/ImageProcessing.cache/compile_simlib/modelsim} {questa=D:/GitCode/ImageProcessingofSketch/ImageProcessing.cache/compile_simlib/questa} {riviera=D:/GitCode/ImageProcessingofSketch/ImageProcessing.cache/compile_simlib/riviera} {activehdl=D:/GitCode/ImageProcessingofSketch/ImageProcessing.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::package_project -root_dir d:/gitcode/imageprocessingofsketch -vendor xilinx.com -library user -taxonomy /UserIP
set_property name imageProcessforSketch [ipx::current_core]
set_property description imageProcessforSketch [ipx::current_core]
ipx::add_bus_interface m_axis [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
ipx::add_port_map TDATA [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name o_data [ipx::get_port_maps TDATA -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TVALID [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name o_data_valid [ipx::get_port_maps TVALID -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_port_map TREADY [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]
set_property physical_name i_data_ready [ipx::get_port_maps TREADY -of_objects [ipx::get_bus_interfaces m_axis -of_objects [ipx::current_core]]]
ipx::add_bus_interface s_axis [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces s_axis -of_objects [ipx::current_core]]
ipx::remove_bus_interface s_axis [ipx::current_core]
ipx::add_bus_interface s_sxis [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:axis_rtl:1.0 [ipx::get_bus_interfaces s_sxis -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:axis:1.0 [ipx::get_bus_interfaces s_sxis -of_objects [ipx::current_core]]
ipx::add_port_map TDATA [ipx::get_bus_interfaces s_sxis -of_objects [ipx::current_core]]
set_property physical_name i_data [ipx::get_port_maps TDATA -of_objects [ipx::get_bus_interfaces s_sxis -of_objects [ipx::current_core]]]
ipx::add_port_map TVALID [ipx::get_bus_interfaces s_sxis -of_objects [ipx::current_core]]
set_property physical_name i_data_valid [ipx::get_port_maps TVALID -of_objects [ipx::get_bus_interfaces s_sxis -of_objects [ipx::current_core]]]
ipx::add_port_map TREADY [ipx::get_bus_interfaces s_sxis -of_objects [ipx::current_core]]
set_property physical_name o_data_ready [ipx::get_port_maps TREADY -of_objects [ipx::get_bus_interfaces s_sxis -of_objects [ipx::current_core]]]
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]
set_property value m_axis:s_axis [ipx::get_bus_parameters ASSOCIATED_BUSIF -of_objects [ipx::get_bus_interfaces axi_clk -of_objects [ipx::current_core]]]
set_property name s_axis [ipx::get_bus_interfaces s_sxis -of_objects [ipx::current_core]]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  d:/gitcode/imageprocessingofsketch [current_project]
update_ip_catalog
file mkdir D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sim_1/new/tb.v w ]
add_files -fileset sim_1 D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sim_1/new/tb.v
update_compile_order -fileset sim_1
ipx::unload_core d:/gitcode/imageprocessingofsketch/component.xml
update_compile_order -fileset sim_1
launch_simulation
source tb.tcl
restart
run all
close_sim
ipx::open_ipxact_file {d:\gitcode\imageprocessingofsketch\component.xml}
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/gitcode/imageprocessingofsketch
close_project
create_project imageProcessingSystem D:/GitCode/imageProcessingSystemofSketch -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property  ip_repo_paths  D:/GitCode/ip_repo [current_project]
update_ip_catalog
create_bd_design "imageProcessingSystem"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:imageProcessforSketch:1.0 imageProcessforSketch_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_length_width {23} CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_include_mm2s {1} CONFIG.c_m_axis_mm2s_tdata_width {8} CONFIG.c_include_mm2s_dre {1} CONFIG.c_mm2s_burst_size {256} CONFIG.c_include_s2mm_dre {1} CONFIG.c_s2mm_burst_size {256}] [get_bd_cells axi_dma_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
regenerate_bd_layout
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins imageProcessforSketch_0/s_axis]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dwidth_converter:2.1 axi_dwidth_converter_0
endgroup
delete_bd_objs [get_bd_cells axi_dwidth_converter_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 axis_dwidth_converter_0
endgroup
set_property -dict [list CONFIG.M_TDATA_NUM_BYTES {4}] [get_bd_cells axis_dwidth_converter_0]
connect_bd_intf_net [get_bd_intf_pins imageProcessforSketch_0/m_axis] [get_bd_intf_pins axis_dwidth_converter_0/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_dwidth_converter_0/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins imageProcessforSketch_0/axi_clk]
endgroup
connect_bd_net [get_bd_pins imageProcessforSketch_0/axi_reset_n] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_ACP {1}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_dma_0/M_AXI_MM2S" intc_ip "Auto" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_ACP]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_ACP" intc_ip "/axi_smc" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
regenerate_bd_layout
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {4 998 552} [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins processing_system7_0/IRQ_F2P] [get_bd_pins xlconcat_0/dout]
connect_bd_net [get_bd_pins imageProcessforSketch_0/o_intr] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins xlconcat_0/In1]
regenerate_bd_layout
save_bd_design
validate_bd_design
regenerate_bd_layout
regenerate_bd_layout
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axi_dma_0_M_AXIS_MM2S }]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {imageProcessforSketch_0_m_axis }]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {imageProcessforSketch_0_o_intr }]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets imageProcessforSketch_0_m_axis] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_nets imageProcessforSketch_0_o_intr] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                         ]
endgroup
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
make_wrapper -files [get_files D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/imageProcessingSystem.bd] -top
add_files -norecurse D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.srcs/sources_1/bd/imageProcessingSystem/hdl/imageProcessingSystem_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file mkdir D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.sdk
file copy -force D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.runs/impl_1/imageProcessingSystem_wrapper.sysdef D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.sdk/imageProcessingSystem_wrapper.hdf

launch_simulation
launch_sdk -workspace D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.sdk -hwspec D:/GitCode/imageProcessingSystemofSketch/imageProcessingSystem.sdk/imageProcessingSystem_wrapper.hdf
