#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-full64' '-lca' '-debug_access+all' '-timescale=1ns/1ps' '-CC' '-I$(VCS_HOME)/include' '-notice' '-line' '+lint=all,noVCDE,noONGS,noUI' '+warn=noTMR' '-error=PCWM-L' '+v2k' '-debug' '+vcs+lic+wait' '+vcs+initreg+random' '+define+no_cache_mem' '+rad' '-quiet' '+define+DEBUG' '+incdir+../../src' '-sverilog' '/home/tmp/eecs151-adm/asic-project-andrew-owen/skel/src/ALU.v' '/home/tmp/eecs151-adm/asic-project-andrew-owen/skel/src/ALUdec.v' '/home/tmp/eecs151-adm/asic-project-andrew-owen/skel/src/Riscv151.v' '/home/tmp/eecs151-adm/asic-project-andrew-owen/skel/src/Memory151.v' '/home/tmp/eecs151-adm/asic-project-andrew-owen/skel/src/ExtMemModel.v' '/home/tmp/eecs151-adm/asic-project-andrew-owen/skel/src/no_cache_mem.v' '/home/tmp/eecs151-adm/asic-project-andrew-owen/skel/src/Cache.v' '/home/tmp/eecs151-adm/asic-project-andrew-owen/skel/src/riscv_top.v' '/home/tmp/eecs151-adm/asic-project-andrew-owen/skel/src/riscv_arbiter.v' '/home/tmp/eecs151-adm/asic-project-andrew-owen/skel/src/ALUTestbench.v' '/home/tmp/eecs151-adm/asic-project-andrew-owen/skel/src/ALUTestVectorTestbench.v' '/home/tmp/eecs151-adm/asic-project-andrew-owen/skel/src/riscv_test_harness.v' '/home/tmp/eecs151-adm/asic-project-andrew-owen/skel/build/tech-sky130-cache/primitives.v' '/home/tmp/eecs151-adm/asic-project-andrew-owen/skel/build/tech-sky130-cache/sky130_fd_sc_hd.v' '/home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/verilog/sky130_ef_io.v' '/home/ff/eecs151/fa23/pdk_mod/lab3/sky130A/libs.ref/sky130_fd_io/verilog/sky130_fd_io.v' '/home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w8/sram22_1024x32m8w8.v' '/home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w32/sram22_64x32m4w32.v' '/home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_1024x32m8w32/sram22_1024x32m8w32.v' '/home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w32/sram22_512x32m4w32.v' '/home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_2048x32m8w8/sram22_2048x32m8w8.v' '/home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x32m4w8/sram22_512x32m4w8.v' '/home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x32m8w8/sram22_4096x32m8w8.v' '/home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x4m4w2/sram22_64x4m4w2.v' '/home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_256x32m4w8/sram22_256x32m4w8.v' '/home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_4096x8m8w8/sram22_4096x8m8w8.v' '/home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x32m4w8/sram22_64x32m4w8.v' '/home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_64x24m4w24/sram22_64x24m4w24.v' '/home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros_20231011/sram22_512x64m4w8/sram22_512x64m4w8.v' '+define+CLOCK_PERIOD=20.00' '+notimingcheck' '+delay_mode_zero' '-top' 'ALUTestbench' '-o' '/home/tmp/eecs151-adm/asic-project-andrew-owen/skel/build/sim-rundir/simv' 2>&1
