[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"Caches.SimpleCache.CacheController$State",
    "definition":{
      "writethrough":4,
      "allocate":2,
      "compareTag":1,
      "idle":0,
      "writewait":3
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"CacheController.CacheController.stateReg",
    "enumTypeName":"Caches.SimpleCache.CacheController$State"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~CacheController|CacheController>io_cacheMiss",
    "sources":[
      "~CacheController|CacheController>io_memAdd",
      "~CacheController|CacheController>io_validReq",
      "~CacheController|CacheController>io_memReady"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~CacheController|CacheController>io_cacheValid",
    "sources":[
      "~CacheController|CacheController>io_validReq",
      "~CacheController|CacheController>io_memReady"
    ]
  }
]