<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6P00/ip/hpm_femc_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM6P00_2ip_2hpm__femc__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_femc_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="HPM6P00_2ip_2hpm__femc__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2025 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_FEMC_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_FEMC_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span>    __RW uint32_t CTRL;                        <span class="comment">/* 0x0: Control Register */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span>    __RW uint32_t IOCTRL;                      <span class="comment">/* 0x4: IO Mux Control Register */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span>    __RW uint32_t BMW0;                        <span class="comment">/* 0x8: Bus (AXI) Weight Control Register 0 */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span>    __RW uint32_t BMW1;                        <span class="comment">/* 0xC: Bus (AXI) Weight Control Register 1 */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span>    __RW uint32_t BR[7];                       <span class="comment">/* 0x10 - 0x28: Base Register 0 (for SDRAM CS0 device) */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span>    __R  uint8_t  RESERVED0[12];               <span class="comment">/* 0x2C - 0x37: Reserved */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span>    __RW uint32_t INTEN;                       <span class="comment">/* 0x38: Interrupt Enable Register */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span>    __W  uint32_t INTR;                        <span class="comment">/* 0x3C: Interrupt Status Register */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span>    __RW uint32_t SDRCTRL0;                    <span class="comment">/* 0x40: SDRAM Control Register 0 */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span>    __RW uint32_t SDRCTRL1;                    <span class="comment">/* 0x44: SDRAM Control Register 1 */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span>    __RW uint32_t SDRCTRL2;                    <span class="comment">/* 0x48: SDRAM Control Register 2 */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span>    __RW uint32_t SDRCTRL3;                    <span class="comment">/* 0x4C: SDRAM Control Register 3 */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span>    __R  uint8_t  RESERVED1[32];               <span class="comment">/* 0x50 - 0x6F: Reserved */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span>    __RW uint32_t SRCTRL0;                     <span class="comment">/* 0x70: SRAM0 control register 0 */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>    __RW uint32_t SRCTRL1;                     <span class="comment">/* 0x74: SRAM0 control register 1 */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>    __R  uint8_t  RESERVED2[24];               <span class="comment">/* 0x78 - 0x8F: Reserved */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>    __RW uint32_t SADDR;                       <span class="comment">/* 0x90: IP Command Control Register 0 */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>    __RW uint32_t DATSZ;                       <span class="comment">/* 0x94: IP Command Control Register 1 */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>    __RW uint32_t BYTEMSK;                     <span class="comment">/* 0x98: IP Command Control Register 2 */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>    __RW uint32_t IPCMD;                       <span class="comment">/* 0x9C: IP Command Register */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>    __RW uint32_t IPTX;                        <span class="comment">/* 0xA0: TX DATA Register */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>    __R  uint8_t  RESERVED3[12];               <span class="comment">/* 0xA4 - 0xAF: Reserved */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>    __RW uint32_t IPRX;                        <span class="comment">/* 0xB0: RX DATA Register */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>    __R  uint8_t  RESERVED4[12];               <span class="comment">/* 0xB4 - 0xBF: Reserved */</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>    __R  uint32_t STAT0;                       <span class="comment">/* 0xC0: Status Register 0 */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>    __R  uint8_t  RESERVED5[60];               <span class="comment">/* 0xC4 - 0xFF: Reserved */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>    __RW uint32_t BR2[2];                      <span class="comment">/* 0x100 - 0x104: Base Register (for SRAM CS1/2 device) */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>    __R  uint8_t  RESERVED6[24];               <span class="comment">/* 0x108 - 0x11F: Reserved */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>    __RW uint32_t SRCTRL2;                     <span class="comment">/* 0x120: SRAM1/2 control register 0 */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>    __RW uint32_t SRCTRL3;                     <span class="comment">/* 0x124: SRAM1/2 control register 1 */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>    __R  uint8_t  RESERVED7[40];               <span class="comment">/* 0x128 - 0x14F: Reserved */</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>    __RW uint32_t DLYCFG;                      <span class="comment">/* 0x150: Delay Line Config Register */</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>} <a class="code hl_struct" href="structFEMC__Type.html">FEMC_Type</a>;</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">/* Bitfield definition for register: CTRL */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">/*</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment"> * BTO (RW)</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment"> *</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment"> * Bus timeout cycles</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment"> * AXI Bus timeout cycle is as following (255*(2^BTO)):</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment"> * 00000b - 255*1</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment"> * 00001-11110b - 255*2 - 255*2^30</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"> * 11111b - 255*2^31</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment"> */</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a793e60a8547e62a54c03331149ae7748">   58</a></span><span class="preprocessor">#define FEMC_CTRL_BTO_MASK (0x1F000000UL)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#af332b13af57597815bcf8c64c2286293">   59</a></span><span class="preprocessor">#define FEMC_CTRL_BTO_SHIFT (24U)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a8e2cedf45210e43110c216b063085411">   60</a></span><span class="preprocessor">#define FEMC_CTRL_BTO_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_CTRL_BTO_SHIFT) &amp; FEMC_CTRL_BTO_MASK)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a4f658c7417fa47d122b2530b5a771c12">   61</a></span><span class="preprocessor">#define FEMC_CTRL_BTO_GET(x) (((uint32_t)(x) &amp; FEMC_CTRL_BTO_MASK) &gt;&gt; FEMC_CTRL_BTO_SHIFT)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">/*</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment"> * CTO (RW)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment"> *</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment"> * Command Execution timeout cycles</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment"> * When Command Execution time exceed this timeout cycles, IPCMDERR or AXICMDERR interrupt is</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment"> * generated. When CTO is set to zero, timeout cycle is 256*1024 cycle. otherwisee timeout cycle is</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment"> * CTO*1024 cycle.</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment"> */</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a5e58962165eeac2bbf6cf6221cdf1d6e">   71</a></span><span class="preprocessor">#define FEMC_CTRL_CTO_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ad47dd061a16c0a442e53e3d23286e7a1">   72</a></span><span class="preprocessor">#define FEMC_CTRL_CTO_SHIFT (16U)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#aa50a68c56de5df9251837989f8a54cd7">   73</a></span><span class="preprocessor">#define FEMC_CTRL_CTO_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_CTRL_CTO_SHIFT) &amp; FEMC_CTRL_CTO_MASK)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ac9bbb006150b841e559fd57a1fd55e1f">   74</a></span><span class="preprocessor">#define FEMC_CTRL_CTO_GET(x) (((uint32_t)(x) &amp; FEMC_CTRL_CTO_MASK) &gt;&gt; FEMC_CTRL_CTO_SHIFT)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span> </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">/*</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment"> * DQS (RW)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment"> *</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment"> * DQS (read strobe) mode</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment"> * 0b - Dummy read strobe loopbacked internally</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment"> * 1b - Dummy read strobe loopbacked from DQS pad</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment"> */</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a73574657576ed5ce48872ad81465dd18">   83</a></span><span class="preprocessor">#define FEMC_CTRL_DQS_MASK (0x4U)</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a90d76a1fa3cc95327ca22fc1bd06ff3b">   84</a></span><span class="preprocessor">#define FEMC_CTRL_DQS_SHIFT (2U)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ab05d679679afa8e5aa40daef1286eb15">   85</a></span><span class="preprocessor">#define FEMC_CTRL_DQS_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_CTRL_DQS_SHIFT) &amp; FEMC_CTRL_DQS_MASK)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a00da92fadd022cdf728a04696a7e4006">   86</a></span><span class="preprocessor">#define FEMC_CTRL_DQS_GET(x) (((uint32_t)(x) &amp; FEMC_CTRL_DQS_MASK) &gt;&gt; FEMC_CTRL_DQS_SHIFT)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">/*</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment"> * DIS (RW)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment"> *</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment"> * Module Disable</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment"> * 0b - Module enabled</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment"> * 1b - Module disabled</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment"> */</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a9963e6a7b70d3856ab22254ff2049a2c">   95</a></span><span class="preprocessor">#define FEMC_CTRL_DIS_MASK (0x2U)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a1df44116e9ec8a401a9c4b2a4092a83a">   96</a></span><span class="preprocessor">#define FEMC_CTRL_DIS_SHIFT (1U)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a040bfb13b8f580f725563067332e0985">   97</a></span><span class="preprocessor">#define FEMC_CTRL_DIS_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_CTRL_DIS_SHIFT) &amp; FEMC_CTRL_DIS_MASK)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a43ae19f956ae69e91de822c5b8376812">   98</a></span><span class="preprocessor">#define FEMC_CTRL_DIS_GET(x) (((uint32_t)(x) &amp; FEMC_CTRL_DIS_MASK) &gt;&gt; FEMC_CTRL_DIS_SHIFT)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span> </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment">/*</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment"> * RST (RW)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment"> *</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment"> * Software Reset</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment"> * Reset all internal logic in SEMC except configuration register</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment"> */</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a759b550a5a1386a862555a11d5f73aa4">  106</a></span><span class="preprocessor">#define FEMC_CTRL_RST_MASK (0x1U)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a1fcb23e2a0fa529cfa6059594c636216">  107</a></span><span class="preprocessor">#define FEMC_CTRL_RST_SHIFT (0U)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ae495eb60ca2319c830febd846a20cd19">  108</a></span><span class="preprocessor">#define FEMC_CTRL_RST_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_CTRL_RST_SHIFT) &amp; FEMC_CTRL_RST_MASK)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a24aad55a662161312711fd386925c6f7">  109</a></span><span class="preprocessor">#define FEMC_CTRL_RST_GET(x) (((uint32_t)(x) &amp; FEMC_CTRL_RST_MASK) &gt;&gt; FEMC_CTRL_RST_SHIFT)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span> </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">/* Bitfield definition for register: IOCTRL */</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">/*</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment"> * IO_SCS_1 (RW)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment"> *</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment"> * IO_SCS_1 output selection</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment"> * 1001b -SRAM CE2#</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment"> */</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ac9666571c3fc9661d2bab7e0b6304b6a">  118</a></span><span class="preprocessor">#define FEMC_IOCTRL_IO_SCS_1_MASK (0xF000U)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a3feeaab5a521955f50159f016ce25a6c">  119</a></span><span class="preprocessor">#define FEMC_IOCTRL_IO_SCS_1_SHIFT (12U)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ae4236ec85e57c9f37761b91c9d4ff4eb">  120</a></span><span class="preprocessor">#define FEMC_IOCTRL_IO_SCS_1_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_IOCTRL_IO_SCS_1_SHIFT) &amp; FEMC_IOCTRL_IO_SCS_1_MASK)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#aec1beb475a4c80815ac5178462418153">  121</a></span><span class="preprocessor">#define FEMC_IOCTRL_IO_SCS_1_GET(x) (((uint32_t)(x) &amp; FEMC_IOCTRL_IO_SCS_1_MASK) &gt;&gt; FEMC_IOCTRL_IO_SCS_1_SHIFT)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">/*</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment"> * IO_SCS_0 (RW)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment"> *</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment"> * IO_SCS_0 output selection</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment"> * 1000b -SRAM CE1#</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment"> */</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a703746a94de427eccb2beccd5863d728">  129</a></span><span class="preprocessor">#define FEMC_IOCTRL_IO_SCS_0_MASK (0xF00U)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a9a9b3864aecf0639cdab6fb7b2e97c98">  130</a></span><span class="preprocessor">#define FEMC_IOCTRL_IO_SCS_0_SHIFT (8U)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a1f88910131fe9da205b220879f823510">  131</a></span><span class="preprocessor">#define FEMC_IOCTRL_IO_SCS_0_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_IOCTRL_IO_SCS_0_SHIFT) &amp; FEMC_IOCTRL_IO_SCS_0_MASK)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#aa6a7f6fc6e3f7a06d1651364400f29f9">  132</a></span><span class="preprocessor">#define FEMC_IOCTRL_IO_SCS_0_GET(x) (((uint32_t)(x) &amp; FEMC_IOCTRL_IO_SCS_0_MASK) &gt;&gt; FEMC_IOCTRL_IO_SCS_0_SHIFT)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">/*</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment"> * IO_CSX (RW)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment"> *</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment"> * IO_CSX output selection</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment"> * 0001b - SDRAM CS1</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment"> * 0110b - SRAM CE0#</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment"> */</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a5b9ec758fe794fbc79a707feced44b1c">  141</a></span><span class="preprocessor">#define FEMC_IOCTRL_IO_CSX_MASK (0xF0U)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#af7669f5b8884b06042c5a3e863b4c656">  142</a></span><span class="preprocessor">#define FEMC_IOCTRL_IO_CSX_SHIFT (4U)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a002c87964137ca57580050c6faff6ea6">  143</a></span><span class="preprocessor">#define FEMC_IOCTRL_IO_CSX_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_IOCTRL_IO_CSX_SHIFT) &amp; FEMC_IOCTRL_IO_CSX_MASK)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ad0d8b0b0e6b9a244d792d53a138bfce2">  144</a></span><span class="preprocessor">#define FEMC_IOCTRL_IO_CSX_GET(x) (((uint32_t)(x) &amp; FEMC_IOCTRL_IO_CSX_MASK) &gt;&gt; FEMC_IOCTRL_IO_CSX_SHIFT)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span> </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment">/* Bitfield definition for register: BMW0 */</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">/*</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment"> * RWS (RW)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment"> *</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment"> * Weight of slave hit with Read/Write Switch. This weight score is valid when queue command&#39;s slave is</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment"> * same as current executing command with read/write operation switch.</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment"> */</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a53456f8664bf5ffabc0911e5d11843b3">  153</a></span><span class="preprocessor">#define FEMC_BMW0_RWS_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a408455592bdc27640e34beae578228d9">  154</a></span><span class="preprocessor">#define FEMC_BMW0_RWS_SHIFT (16U)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a8ce5888c3fc1fe469231d9dfd4d4546e">  155</a></span><span class="preprocessor">#define FEMC_BMW0_RWS_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_BMW0_RWS_SHIFT) &amp; FEMC_BMW0_RWS_MASK)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a4d7fd85c93590c4aa4819aaed5021809">  156</a></span><span class="preprocessor">#define FEMC_BMW0_RWS_GET(x) (((uint32_t)(x) &amp; FEMC_BMW0_RWS_MASK) &gt;&gt; FEMC_BMW0_RWS_SHIFT)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span> </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment">/*</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment"> * SH (RW)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment"> *</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment"> * Weight of Slave Hit without read/write switch. This weight score is valid when queue command&#39;s slave is</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment"> * same as current executing command without read/write operation switch.</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment"> */</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a8732aa7409b84979d98f788a84267119">  164</a></span><span class="preprocessor">#define FEMC_BMW0_SH_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a015ecbc4c2b99748e31d10f08e6d1d19">  165</a></span><span class="preprocessor">#define FEMC_BMW0_SH_SHIFT (8U)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a5f3416d69d7cd128a27ba48e0323cde0">  166</a></span><span class="preprocessor">#define FEMC_BMW0_SH_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_BMW0_SH_SHIFT) &amp; FEMC_BMW0_SH_MASK)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a308caf029faca20ad844e606c66c5330">  167</a></span><span class="preprocessor">#define FEMC_BMW0_SH_GET(x) (((uint32_t)(x) &amp; FEMC_BMW0_SH_MASK) &gt;&gt; FEMC_BMW0_SH_SHIFT)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span> </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">/*</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment"> * AGE (RW)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment"> *</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment"> * Weight of AGE calculation. Each command in queue has an age signal to indicate its wait period. It is</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment"> * multiplied by WAGE to get weight score.</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment"> */</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a91eff1cddb4ae23ff9a3e1b23fb2f547">  175</a></span><span class="preprocessor">#define FEMC_BMW0_AGE_MASK (0xF0U)</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#aee0921d0f18af9300e60d8d61b01bd7f">  176</a></span><span class="preprocessor">#define FEMC_BMW0_AGE_SHIFT (4U)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ad360f363efc664267e844c3dd8f3a33b">  177</a></span><span class="preprocessor">#define FEMC_BMW0_AGE_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_BMW0_AGE_SHIFT) &amp; FEMC_BMW0_AGE_MASK)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a942c5fedc5af4659e55456b18c303012">  178</a></span><span class="preprocessor">#define FEMC_BMW0_AGE_GET(x) (((uint32_t)(x) &amp; FEMC_BMW0_AGE_MASK) &gt;&gt; FEMC_BMW0_AGE_SHIFT)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span> </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment">/*</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment"> * QOS (RW)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment"> *</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment"> * Weight of QOS calculation. AXI bus access has AxQOS signal set, which is used as a priority indicator</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment"> * for the associated write or read transaction. A higher value indicates a higher priority transaction. AxQOS</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment"> * is multiplied by WQOS to get weight score.</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment"> */</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a054cc6d74c0bc4093b1ecdea5bf8b6b0">  187</a></span><span class="preprocessor">#define FEMC_BMW0_QOS_MASK (0xFU)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a32240440004f028935d1b1a450393593">  188</a></span><span class="preprocessor">#define FEMC_BMW0_QOS_SHIFT (0U)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a622ed1385dcf0313eca2e119c8f7836d">  189</a></span><span class="preprocessor">#define FEMC_BMW0_QOS_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_BMW0_QOS_SHIFT) &amp; FEMC_BMW0_QOS_MASK)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#aac938228c0dd5fd9b1ae5f0f97f96701">  190</a></span><span class="preprocessor">#define FEMC_BMW0_QOS_GET(x) (((uint32_t)(x) &amp; FEMC_BMW0_QOS_MASK) &gt;&gt; FEMC_BMW0_QOS_SHIFT)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span> </div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment">/* Bitfield definition for register: BMW1 */</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment">/*</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment"> * BR (RW)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment"> *</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment"> * Weight of Bank Rotation. This weight score is valid when queue command&#39;s bank is not same as current</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment"> * executing command.</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment"> */</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a24f79e1e942f7561dd294065845556bd">  199</a></span><span class="preprocessor">#define FEMC_BMW1_BR_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a391f6ea1ef69196d141872414c417c46">  200</a></span><span class="preprocessor">#define FEMC_BMW1_BR_SHIFT (24U)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a827ce2968b8cd23ceb33f8bae21bb01a">  201</a></span><span class="preprocessor">#define FEMC_BMW1_BR_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_BMW1_BR_SHIFT) &amp; FEMC_BMW1_BR_MASK)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a2a645ecc06f5933d717ab4031a1b125f">  202</a></span><span class="preprocessor">#define FEMC_BMW1_BR_GET(x) (((uint32_t)(x) &amp; FEMC_BMW1_BR_MASK) &gt;&gt; FEMC_BMW1_BR_SHIFT)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment">/*</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment"> * RWS (RW)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment"> *</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment"> * Weight of slave hit with Read/Write Switch. This weight score is valid when queue command&#39;s slave is</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment"> * same as current executing command with read/write operation switch.</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment"> */</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a92f80de99f0b9ea1dd6f9e709896b31b">  210</a></span><span class="preprocessor">#define FEMC_BMW1_RWS_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ad5f4840fb9e69f830d7b12bc566bbc7e">  211</a></span><span class="preprocessor">#define FEMC_BMW1_RWS_SHIFT (16U)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a7b17b2f0606a96fb4782233fdfbe3e98">  212</a></span><span class="preprocessor">#define FEMC_BMW1_RWS_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_BMW1_RWS_SHIFT) &amp; FEMC_BMW1_RWS_MASK)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a64e9caff121fde2dd862cfd9550a2750">  213</a></span><span class="preprocessor">#define FEMC_BMW1_RWS_GET(x) (((uint32_t)(x) &amp; FEMC_BMW1_RWS_MASK) &gt;&gt; FEMC_BMW1_RWS_SHIFT)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span> </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment">/*</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment"> * PH (RW)</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment"> *</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment"> * Weight of Slave Hit without read/write switch. This weight score is valid when queue command&#39;s slave is</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment"> * same as current executing command without read/write operation switch.</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment"> */</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#abf19df3c907a551fa6cc0958b690db92">  221</a></span><span class="preprocessor">#define FEMC_BMW1_PH_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a01b2c75ac08849f11db95ec15a3a1b40">  222</a></span><span class="preprocessor">#define FEMC_BMW1_PH_SHIFT (8U)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a255e9b4aff081106a728d5c4eb9b5432">  223</a></span><span class="preprocessor">#define FEMC_BMW1_PH_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_BMW1_PH_SHIFT) &amp; FEMC_BMW1_PH_MASK)</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a6ed3fef1a7c299722480502ac31326c1">  224</a></span><span class="preprocessor">#define FEMC_BMW1_PH_GET(x) (((uint32_t)(x) &amp; FEMC_BMW1_PH_MASK) &gt;&gt; FEMC_BMW1_PH_SHIFT)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span> </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment">/*</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment"> * AGE (RW)</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment"> *</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment"> * Weight of AGE calculation. Each command in queue has an age signal to indicate its wait period. It is</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment"> * multiplied by WAGE to get weight score.</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment"> */</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a609158ed3691b71a354b52bac4a656c2">  232</a></span><span class="preprocessor">#define FEMC_BMW1_AGE_MASK (0xF0U)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#abeebc5257d0abd7485d053c3dbc14df5">  233</a></span><span class="preprocessor">#define FEMC_BMW1_AGE_SHIFT (4U)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a5f20f60a313418de5aca55bc2f6d34f9">  234</a></span><span class="preprocessor">#define FEMC_BMW1_AGE_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_BMW1_AGE_SHIFT) &amp; FEMC_BMW1_AGE_MASK)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#aa9de073af4cd72eaa9a71bbaebd82d0f">  235</a></span><span class="preprocessor">#define FEMC_BMW1_AGE_GET(x) (((uint32_t)(x) &amp; FEMC_BMW1_AGE_MASK) &gt;&gt; FEMC_BMW1_AGE_SHIFT)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span> </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment">/*</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment"> * QOS (RW)</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment"> *</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment"> * Weight of QOS calculation. AXI bus access has AxQOS signal set, which is used as a priority indicator</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment"> * for the associated write or read transaction. A higher value indicates a higher priority transaction. AxQOS</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment"> * is multiplied by WQOS to get weight score.</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment"> */</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a69169da40be335d28a20a4b17eb99849">  244</a></span><span class="preprocessor">#define FEMC_BMW1_QOS_MASK (0xFU)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a6acb0b3653ef93a68bb64cf80c30b5a6">  245</a></span><span class="preprocessor">#define FEMC_BMW1_QOS_SHIFT (0U)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a2848c73531fb407dbd39512d34335a38">  246</a></span><span class="preprocessor">#define FEMC_BMW1_QOS_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_BMW1_QOS_SHIFT) &amp; FEMC_BMW1_QOS_MASK)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ac838b9a975c2ec527f7530554fa78af5">  247</a></span><span class="preprocessor">#define FEMC_BMW1_QOS_GET(x) (((uint32_t)(x) &amp; FEMC_BMW1_QOS_MASK) &gt;&gt; FEMC_BMW1_QOS_SHIFT)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span> </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment">/* Bitfield definition for register array: BR */</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">/*</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment"> * BASE (RW)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment"> *</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment"> * Base Address</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment"> * This field determines high position 20 bits of SoC level Base Address. SoC level Base Address low</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment"> * position 12 bits are all zero.</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment"> */</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a13de26e6e047276a8ab7d590e9078637">  257</a></span><span class="preprocessor">#define FEMC_BR_BASE_MASK (0xFFFFF000UL)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a45734ca25ca8548a1118fcbda3475e5c">  258</a></span><span class="preprocessor">#define FEMC_BR_BASE_SHIFT (12U)</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ae995f63e04f4e40c4f6b5c6f5832ad6c">  259</a></span><span class="preprocessor">#define FEMC_BR_BASE_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_BR_BASE_SHIFT) &amp; FEMC_BR_BASE_MASK)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a7247fc46be7f76c30d15ed7a655c5615">  260</a></span><span class="preprocessor">#define FEMC_BR_BASE_GET(x) (((uint32_t)(x) &amp; FEMC_BR_BASE_MASK) &gt;&gt; FEMC_BR_BASE_SHIFT)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span> </div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment">/*</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment"> * SIZE (RW)</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment"> *</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment"> * Memory size</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment"> * 00000b - 4KB</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment"> * 00001b - 8KB</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment"> * 00010b - 16KB</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment"> * 00011b - 32KB</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment"> * 00100b - 64KB</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment"> * 00101b - 128KB</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment"> * 00110b - 256KB</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment"> * 00111b - 512KB</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment"> * 01000b - 1MB</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment"> * 01001b - 2MB</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment"> * 01010b - 4MB</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment"> * 01011b - 8MB</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment"> * 01100b - 16MB</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment"> * 01101b - 32MB</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment"> * 01110b - 64MB</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment"> * 01111b - 128MB</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment"> * 10000b - 256MB</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment"> * 10001b - 512MB</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment"> * 10010b - 1GB</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment"> * 10011b - 2GB</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment"> * 10100-11111b - 4GB</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment"> */</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ae7f8a940e6e5cb839b25786a0845c8f3">  288</a></span><span class="preprocessor">#define FEMC_BR_SIZE_MASK (0x3EU)</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a2bd9befad5b3cedcbbe11c91e0f6a392">  289</a></span><span class="preprocessor">#define FEMC_BR_SIZE_SHIFT (1U)</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a1e0beb2c7f7775aa2ea36d94d790614d">  290</a></span><span class="preprocessor">#define FEMC_BR_SIZE_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_BR_SIZE_SHIFT) &amp; FEMC_BR_SIZE_MASK)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ad761b6bb8b7f53efb5b6bbae91dc2642">  291</a></span><span class="preprocessor">#define FEMC_BR_SIZE_GET(x) (((uint32_t)(x) &amp; FEMC_BR_SIZE_MASK) &gt;&gt; FEMC_BR_SIZE_SHIFT)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span> </div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment">/*</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment"> * VLD (RW)</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment"> *</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment"> * Valid</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment"> */</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a53689ce434154ad8782f2ae3a7feb982">  298</a></span><span class="preprocessor">#define FEMC_BR_VLD_MASK (0x1U)</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ae5846af35b04b015f80369a1d2dc5e67">  299</a></span><span class="preprocessor">#define FEMC_BR_VLD_SHIFT (0U)</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a448cf99b12f6e815cd871a11107c00e7">  300</a></span><span class="preprocessor">#define FEMC_BR_VLD_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_BR_VLD_SHIFT) &amp; FEMC_BR_VLD_MASK)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#aecffe98181324fc78c2628865a7d0902">  301</a></span><span class="preprocessor">#define FEMC_BR_VLD_GET(x) (((uint32_t)(x) &amp; FEMC_BR_VLD_MASK) &gt;&gt; FEMC_BR_VLD_SHIFT)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span> </div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">/* Bitfield definition for register: INTEN */</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">/*</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment"> * AXIBUSERR (RW)</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment"> *</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment"> * AXI BUS error interrupt enable</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment"> * 0b - Interrupt is disabled</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment"> * 1b - Interrupt is enabled</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment"> */</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ab7ff45041db8a2cfb48b47a582f91770">  311</a></span><span class="preprocessor">#define FEMC_INTEN_AXIBUSERR_MASK (0x8U)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a963050c699e896ba2b11dfe81450d645">  312</a></span><span class="preprocessor">#define FEMC_INTEN_AXIBUSERR_SHIFT (3U)</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#af70cd4949b7c54fa24a9d92e11db36fe">  313</a></span><span class="preprocessor">#define FEMC_INTEN_AXIBUSERR_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_INTEN_AXIBUSERR_SHIFT) &amp; FEMC_INTEN_AXIBUSERR_MASK)</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#aac65e4d57610d9a41068a52233735dc6">  314</a></span><span class="preprocessor">#define FEMC_INTEN_AXIBUSERR_GET(x) (((uint32_t)(x) &amp; FEMC_INTEN_AXIBUSERR_MASK) &gt;&gt; FEMC_INTEN_AXIBUSERR_SHIFT)</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span> </div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment">/*</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment"> * AXICMDERR (RW)</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment"> *</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment"> * AXI command error interrupt enable</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment"> * 0b - Interrupt is disabled</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment"> * 1b - Interrupt is enabled</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment"> */</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a692082916495b66c103e3ece2cd9f9af">  323</a></span><span class="preprocessor">#define FEMC_INTEN_AXICMDERR_MASK (0x4U)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a3f3577fe7243af74476b2d482be63388">  324</a></span><span class="preprocessor">#define FEMC_INTEN_AXICMDERR_SHIFT (2U)</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#af4064dcd17a4c3aa8ec5327debbea540">  325</a></span><span class="preprocessor">#define FEMC_INTEN_AXICMDERR_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_INTEN_AXICMDERR_SHIFT) &amp; FEMC_INTEN_AXICMDERR_MASK)</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a729d05ff0f0c3bf7fbe968962447eb3d">  326</a></span><span class="preprocessor">#define FEMC_INTEN_AXICMDERR_GET(x) (((uint32_t)(x) &amp; FEMC_INTEN_AXICMDERR_MASK) &gt;&gt; FEMC_INTEN_AXICMDERR_SHIFT)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span> </div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment">/*</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment"> * IPCMDERR (RW)</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment"> *</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment"> * IP command error interrupt enable</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment"> * 0b - Interrupt is disabled</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment"> * 1b - Interrupt is enabled</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment"> */</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#af05ebd7ea6422a28c0be16b2f74328a5">  335</a></span><span class="preprocessor">#define FEMC_INTEN_IPCMDERR_MASK (0x2U)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a873ef7b582e38b2eeac7c17c292b35c6">  336</a></span><span class="preprocessor">#define FEMC_INTEN_IPCMDERR_SHIFT (1U)</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ac876aa7589a0611551e850c17d8c18e5">  337</a></span><span class="preprocessor">#define FEMC_INTEN_IPCMDERR_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_INTEN_IPCMDERR_SHIFT) &amp; FEMC_INTEN_IPCMDERR_MASK)</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a8370a45e4fabc5b4c932ff7bf7053e15">  338</a></span><span class="preprocessor">#define FEMC_INTEN_IPCMDERR_GET(x) (((uint32_t)(x) &amp; FEMC_INTEN_IPCMDERR_MASK) &gt;&gt; FEMC_INTEN_IPCMDERR_SHIFT)</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span> </div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment">/*</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment"> * IPCMDDONE (RW)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment"> *</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment"> * IP command done interrupt enable</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment"> * 0b - Interrupt is disabled</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment"> * 1b - Interrupt is enabled</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment"> */</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a26ddfd9e83f5ced2bcdeb9f21fa1992c">  347</a></span><span class="preprocessor">#define FEMC_INTEN_IPCMDDONE_MASK (0x1U)</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ab1587b79d7c9436f4d229d360432a52b">  348</a></span><span class="preprocessor">#define FEMC_INTEN_IPCMDDONE_SHIFT (0U)</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ac0d47c5553334c0ad2b56db175c4366e">  349</a></span><span class="preprocessor">#define FEMC_INTEN_IPCMDDONE_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_INTEN_IPCMDDONE_SHIFT) &amp; FEMC_INTEN_IPCMDDONE_MASK)</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#aaa77089482c07db1487247b67791b747">  350</a></span><span class="preprocessor">#define FEMC_INTEN_IPCMDDONE_GET(x) (((uint32_t)(x) &amp; FEMC_INTEN_IPCMDDONE_MASK) &gt;&gt; FEMC_INTEN_IPCMDDONE_SHIFT)</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span> </div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment">/* Bitfield definition for register: INTR */</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment">/*</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment"> * AXIBUSERR (W1C)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment"> *</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment"> * AXI bus error interrupt</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment"> * AXI Bus error interrupt is generated in following cases:</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment"> *  AXI address is invalid</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment"> *  AXI 8-bit or 16-bit WRAP write/read</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment"> */</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#afcf79ff89609b8e7dbd1df65ab0aeced">  361</a></span><span class="preprocessor">#define FEMC_INTR_AXIBUSERR_MASK (0x8U)</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a5d9cf1156422cdbab5c0c5e41658f9fc">  362</a></span><span class="preprocessor">#define FEMC_INTR_AXIBUSERR_SHIFT (3U)</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a042fd4e4289349f9b98decfa65a52c26">  363</a></span><span class="preprocessor">#define FEMC_INTR_AXIBUSERR_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_INTR_AXIBUSERR_SHIFT) &amp; FEMC_INTR_AXIBUSERR_MASK)</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a926a1651e2031255f53c67527c973f86">  364</a></span><span class="preprocessor">#define FEMC_INTR_AXIBUSERR_GET(x) (((uint32_t)(x) &amp; FEMC_INTR_AXIBUSERR_MASK) &gt;&gt; FEMC_INTR_AXIBUSERR_SHIFT)</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span> </div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment">/*</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment"> * AXICMDERR (W1C)</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment"> *</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment"> * AXI command error interrupt</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment"> * AXI command error interrupt is generated when AXI command execution timeout.</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment"> */</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#aadb2b77d5ed39d6b47829be90558fee6">  372</a></span><span class="preprocessor">#define FEMC_INTR_AXICMDERR_MASK (0x4U)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a1223d6c7806955954dfd0a86323cb81a">  373</a></span><span class="preprocessor">#define FEMC_INTR_AXICMDERR_SHIFT (2U)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a5857247a508549a7bd8497321ac0b9af">  374</a></span><span class="preprocessor">#define FEMC_INTR_AXICMDERR_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_INTR_AXICMDERR_SHIFT) &amp; FEMC_INTR_AXICMDERR_MASK)</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a78bd0083ec2ffefce1abc0bedc2348f7">  375</a></span><span class="preprocessor">#define FEMC_INTR_AXICMDERR_GET(x) (((uint32_t)(x) &amp; FEMC_INTR_AXICMDERR_MASK) &gt;&gt; FEMC_INTR_AXICMDERR_SHIFT)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span> </div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment">/*</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment"> * IPCMDERR (W1C)</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment"> *</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment"> * IP command error done interrupt</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment"> * IP command error interrupt is generated in following case:</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment"> *  IP Command Address target invalid device space</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment"> *  IP Command Code unsupported</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="comment"> *  IP Command triggered when previous command</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment"> */</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a405ca38fb60fc0f78c52bc2e473e107d">  386</a></span><span class="preprocessor">#define FEMC_INTR_IPCMDERR_MASK (0x2U)</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ab915a53ad59b8312ac196abfce1135ba">  387</a></span><span class="preprocessor">#define FEMC_INTR_IPCMDERR_SHIFT (1U)</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ac637c6ea97fcbb605fe7709615030765">  388</a></span><span class="preprocessor">#define FEMC_INTR_IPCMDERR_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_INTR_IPCMDERR_SHIFT) &amp; FEMC_INTR_IPCMDERR_MASK)</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a97fd34b711584f90b827124b32f5be23">  389</a></span><span class="preprocessor">#define FEMC_INTR_IPCMDERR_GET(x) (((uint32_t)(x) &amp; FEMC_INTR_IPCMDERR_MASK) &gt;&gt; FEMC_INTR_IPCMDERR_SHIFT)</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span> </div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment">/*</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment"> * IPCMDDONE (W1C)</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment"> *</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment"> * IP command normal done interrupt</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment"> */</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ac46f29a18607dd4d2994b5edff1ea23d">  396</a></span><span class="preprocessor">#define FEMC_INTR_IPCMDDONE_MASK (0x1U)</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a6abe4aeb00231420cbc59ef3428c724e">  397</a></span><span class="preprocessor">#define FEMC_INTR_IPCMDDONE_SHIFT (0U)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ad06cf5d66b82e7bb4e94a6cc59c56daf">  398</a></span><span class="preprocessor">#define FEMC_INTR_IPCMDDONE_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_INTR_IPCMDDONE_SHIFT) &amp; FEMC_INTR_IPCMDDONE_MASK)</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a0dc78f4e2b1003b3662b41dbbeddfaff">  399</a></span><span class="preprocessor">#define FEMC_INTR_IPCMDDONE_GET(x) (((uint32_t)(x) &amp; FEMC_INTR_IPCMDDONE_MASK) &gt;&gt; FEMC_INTR_IPCMDDONE_SHIFT)</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span> </div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment">/* Bitfield definition for register: SDRCTRL0 */</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment">/*</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment"> * BANK2 (RW)</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment"> *</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment"> * 2 Bank selection bit</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment"> * 0b - SDRAM device has 4 banks.</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment"> * 1b - SDRAM device has 2 banks.</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment"> */</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a8c9814cd505eae184ea1fbaa1b37acf9">  409</a></span><span class="preprocessor">#define FEMC_SDRCTRL0_BANK2_MASK (0x4000U)</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a416eefe20050e28ba6704c288a11e306">  410</a></span><span class="preprocessor">#define FEMC_SDRCTRL0_BANK2_SHIFT (14U)</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a26779bcf3a8da95f35fba480932232e3">  411</a></span><span class="preprocessor">#define FEMC_SDRCTRL0_BANK2_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SDRCTRL0_BANK2_SHIFT) &amp; FEMC_SDRCTRL0_BANK2_MASK)</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#aad6637446bb9fb0769a1e3bfa55b917e">  412</a></span><span class="preprocessor">#define FEMC_SDRCTRL0_BANK2_GET(x) (((uint32_t)(x) &amp; FEMC_SDRCTRL0_BANK2_MASK) &gt;&gt; FEMC_SDRCTRL0_BANK2_SHIFT)</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span> </div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment">/*</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment"> * CAS (RW)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment"> *</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment"> * CAS Latency</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment"> * 00b - 1</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment"> * 01b - 1</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment"> * 10b - 2</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment"> * 11b - 3</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment"> */</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a2f1e581b1e4a8451af53d5b621e03fa2">  423</a></span><span class="preprocessor">#define FEMC_SDRCTRL0_CAS_MASK (0xC00U)</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a6471507d7ca0638f8f8a4cec10013120">  424</a></span><span class="preprocessor">#define FEMC_SDRCTRL0_CAS_SHIFT (10U)</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ae2aac4f4525dfa5694feff404f021818">  425</a></span><span class="preprocessor">#define FEMC_SDRCTRL0_CAS_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SDRCTRL0_CAS_SHIFT) &amp; FEMC_SDRCTRL0_CAS_MASK)</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#abf79455ce955354ad82d4be2736b55ca">  426</a></span><span class="preprocessor">#define FEMC_SDRCTRL0_CAS_GET(x) (((uint32_t)(x) &amp; FEMC_SDRCTRL0_CAS_MASK) &gt;&gt; FEMC_SDRCTRL0_CAS_SHIFT)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span> </div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="comment">/*</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment"> * COL (RW)</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment"> *</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment"> * Column address bit number</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment"> * 00b - 12 bit</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment"> * 01b - 11 bit</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment"> * 10b - 10 bit</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment"> * 11b - 9 bit</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment"> */</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a83d7fd5c0e530c0230c073236d05c65c">  437</a></span><span class="preprocessor">#define FEMC_SDRCTRL0_COL_MASK (0x300U)</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a68eb84e5479b173e6d4f5ccabc6ee570">  438</a></span><span class="preprocessor">#define FEMC_SDRCTRL0_COL_SHIFT (8U)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a62b63c839451cb30fecdc597ca417528">  439</a></span><span class="preprocessor">#define FEMC_SDRCTRL0_COL_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SDRCTRL0_COL_SHIFT) &amp; FEMC_SDRCTRL0_COL_MASK)</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#aaa262108836b3b1312205056f145dd55">  440</a></span><span class="preprocessor">#define FEMC_SDRCTRL0_COL_GET(x) (((uint32_t)(x) &amp; FEMC_SDRCTRL0_COL_MASK) &gt;&gt; FEMC_SDRCTRL0_COL_SHIFT)</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span> </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment">/*</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment"> * COL8 (RW)</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment"> *</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment"> * Column 8 selection bit</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment"> * 0b - Column address bit number is decided by COL field.</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment"> * 1b - Column address bit number is 8. COL field is ignored.</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment"> */</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a9341338cf76481b460ab156a305e4b26">  449</a></span><span class="preprocessor">#define FEMC_SDRCTRL0_COL8_MASK (0x80U)</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a7203dc82ec0aca9a6270312b3d44dc8a">  450</a></span><span class="preprocessor">#define FEMC_SDRCTRL0_COL8_SHIFT (7U)</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#aa0754e5ca333395c5e93cd1109f7e29a">  451</a></span><span class="preprocessor">#define FEMC_SDRCTRL0_COL8_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SDRCTRL0_COL8_SHIFT) &amp; FEMC_SDRCTRL0_COL8_MASK)</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a497fb41c0e39b7ff9d9cc684631d0b10">  452</a></span><span class="preprocessor">#define FEMC_SDRCTRL0_COL8_GET(x) (((uint32_t)(x) &amp; FEMC_SDRCTRL0_COL8_MASK) &gt;&gt; FEMC_SDRCTRL0_COL8_SHIFT)</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span> </div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment">/*</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment"> * BURSTLEN (RW)</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment"> *</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment"> * Burst Length</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment"> * 000b - 1</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment"> * 001b - 2</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment"> * 010b - 4</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment"> * 011b - 8</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment"> * 100b - 8</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment"> * 101b - 8</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment"> * 110b - 8</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="comment"> * 111b - 8</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment"> */</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ab26dd6c9fe799e9338228d1d7f5854f6">  467</a></span><span class="preprocessor">#define FEMC_SDRCTRL0_BURSTLEN_MASK (0x70U)</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a8deaf268e66ca9f89d0debaea6a93b6b">  468</a></span><span class="preprocessor">#define FEMC_SDRCTRL0_BURSTLEN_SHIFT (4U)</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#adbdb8bb1024d7c0cbfc789766654a172">  469</a></span><span class="preprocessor">#define FEMC_SDRCTRL0_BURSTLEN_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SDRCTRL0_BURSTLEN_SHIFT) &amp; FEMC_SDRCTRL0_BURSTLEN_MASK)</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ab59779f78d42a19817a166def67f98b7">  470</a></span><span class="preprocessor">#define FEMC_SDRCTRL0_BURSTLEN_GET(x) (((uint32_t)(x) &amp; FEMC_SDRCTRL0_BURSTLEN_MASK) &gt;&gt; FEMC_SDRCTRL0_BURSTLEN_SHIFT)</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span> </div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment">/*</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment"> * HIGHBAND (RW)</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment"> *</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="comment"> * high band select</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="comment"> * 0: use data[15:0] for 16bit SDRAM;</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="comment"> * 1: use data[31:16] for 16bit SDRAM;</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment"> * only used when Port Size is 16bit(PORTSZ=01b)</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment"> */</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#abde04fa529ac66c696d13f8fa71dd677">  480</a></span><span class="preprocessor">#define FEMC_SDRCTRL0_HIGHBAND_MASK (0x8U)</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ad9290bbcf5919ff63a7b6e8306eba4e6">  481</a></span><span class="preprocessor">#define FEMC_SDRCTRL0_HIGHBAND_SHIFT (3U)</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a7840de90cb35c3acfdec565c54eaa1c1">  482</a></span><span class="preprocessor">#define FEMC_SDRCTRL0_HIGHBAND_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SDRCTRL0_HIGHBAND_SHIFT) &amp; FEMC_SDRCTRL0_HIGHBAND_MASK)</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ae35dfb35c708975b70f670e46820989a">  483</a></span><span class="preprocessor">#define FEMC_SDRCTRL0_HIGHBAND_GET(x) (((uint32_t)(x) &amp; FEMC_SDRCTRL0_HIGHBAND_MASK) &gt;&gt; FEMC_SDRCTRL0_HIGHBAND_SHIFT)</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span> </div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment">/*</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment"> * PORTSZ (RW)</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment"> *</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment"> * Port Size</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment"> * 00b - 8bit</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment"> * 01b - 16bit</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment"> * 10b - 32bit</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="comment"> */</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a370369781f1182778884b79ade9de358">  493</a></span><span class="preprocessor">#define FEMC_SDRCTRL0_PORTSZ_MASK (0x3U)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a8fda245cf3d1c1363fb73693ae8a55fc">  494</a></span><span class="preprocessor">#define FEMC_SDRCTRL0_PORTSZ_SHIFT (0U)</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a040798fffb3dfc6414fea671cddad586">  495</a></span><span class="preprocessor">#define FEMC_SDRCTRL0_PORTSZ_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SDRCTRL0_PORTSZ_SHIFT) &amp; FEMC_SDRCTRL0_PORTSZ_MASK)</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a7c4445f8430b8d424c70f69da43be8ba">  496</a></span><span class="preprocessor">#define FEMC_SDRCTRL0_PORTSZ_GET(x) (((uint32_t)(x) &amp; FEMC_SDRCTRL0_PORTSZ_MASK) &gt;&gt; FEMC_SDRCTRL0_PORTSZ_SHIFT)</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span> </div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment">/* Bitfield definition for register: SDRCTRL1 */</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment">/*</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment"> * ACT2PRE (RW)</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment"> *</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment"> * ACT to Precharge minimum time</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment"> * It is promised ACT2PRE+1 clock cycles delay between ACTIVE command to PRECHARGE/PRECHARGE_ALL command.</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="comment"> */</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#aea2c6e28e015185c7b9cbe85b3ce798f">  505</a></span><span class="preprocessor">#define FEMC_SDRCTRL1_ACT2PRE_MASK (0xF00000UL)</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a2fb17674a8c6c4832c94c2dbb350a417">  506</a></span><span class="preprocessor">#define FEMC_SDRCTRL1_ACT2PRE_SHIFT (20U)</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a7e90a3a6b232ff1d08773f0eecadd78c">  507</a></span><span class="preprocessor">#define FEMC_SDRCTRL1_ACT2PRE_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SDRCTRL1_ACT2PRE_SHIFT) &amp; FEMC_SDRCTRL1_ACT2PRE_MASK)</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ace08b0f9245be50c02deae093853e924">  508</a></span><span class="preprocessor">#define FEMC_SDRCTRL1_ACT2PRE_GET(x) (((uint32_t)(x) &amp; FEMC_SDRCTRL1_ACT2PRE_MASK) &gt;&gt; FEMC_SDRCTRL1_ACT2PRE_SHIFT)</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span> </div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment">/*</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment"> * CKEOFF (RW)</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment"> *</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment"> * CKE OFF minimum time</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment"> * It is promised clock suspend last at leat CKEOFF+1 clock cycles.</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment"> */</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a6a25d920fe210c4e25bc2cb27107fefb">  516</a></span><span class="preprocessor">#define FEMC_SDRCTRL1_CKEOFF_MASK (0xF0000UL)</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#aab843937069ca50a383abdc0e31e3e7a">  517</a></span><span class="preprocessor">#define FEMC_SDRCTRL1_CKEOFF_SHIFT (16U)</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a8317ab862003a54d078f67f6db568039">  518</a></span><span class="preprocessor">#define FEMC_SDRCTRL1_CKEOFF_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SDRCTRL1_CKEOFF_SHIFT) &amp; FEMC_SDRCTRL1_CKEOFF_MASK)</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a7f4fe210f0f7f0153a4da39d04b9a36c">  519</a></span><span class="preprocessor">#define FEMC_SDRCTRL1_CKEOFF_GET(x) (((uint32_t)(x) &amp; FEMC_SDRCTRL1_CKEOFF_MASK) &gt;&gt; FEMC_SDRCTRL1_CKEOFF_SHIFT)</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span> </div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment">/*</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment"> * WRC (RW)</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment"> *</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment"> * Write recovery time</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment"> * It is promised WRC+1 clock cycles delay between WRITE command to PRECHARGE/PRECHARGE_ALL command. This could help to meet tWR timing requirement by SDRAM device.</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="comment"> */</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a1369599d8bf480f32a1d953a109a78e0">  527</a></span><span class="preprocessor">#define FEMC_SDRCTRL1_WRC_MASK (0xE000U)</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a48fd71093c6c0cb16ea55cf341762f14">  528</a></span><span class="preprocessor">#define FEMC_SDRCTRL1_WRC_SHIFT (13U)</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#acca656b21340e415842b85d8e4d8b8b2">  529</a></span><span class="preprocessor">#define FEMC_SDRCTRL1_WRC_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SDRCTRL1_WRC_SHIFT) &amp; FEMC_SDRCTRL1_WRC_MASK)</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ab3c1fb0ad1d3b2477ad3e642f4627ffa">  530</a></span><span class="preprocessor">#define FEMC_SDRCTRL1_WRC_GET(x) (((uint32_t)(x) &amp; FEMC_SDRCTRL1_WRC_MASK) &gt;&gt; FEMC_SDRCTRL1_WRC_SHIFT)</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span> </div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment">/*</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment"> * RFRC (RW)</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment"> *</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment"> * Refresh recovery time</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="comment"> * It is promised RFRC+1 clock cycles delay between REFRESH command to ACTIVE command. Thiscould help to meet tRFC timing requirement by SDRAM device.</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment"> */</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#adea4e076968ebb617b84049dc5656973">  538</a></span><span class="preprocessor">#define FEMC_SDRCTRL1_RFRC_MASK (0x1F00U)</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a63bca10068047b983bc821839e05e43d">  539</a></span><span class="preprocessor">#define FEMC_SDRCTRL1_RFRC_SHIFT (8U)</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#abc70e694ad57cf4d4a1fd3432830ee66">  540</a></span><span class="preprocessor">#define FEMC_SDRCTRL1_RFRC_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SDRCTRL1_RFRC_SHIFT) &amp; FEMC_SDRCTRL1_RFRC_MASK)</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a2307df95314f9e1bbc571157afb54a7f">  541</a></span><span class="preprocessor">#define FEMC_SDRCTRL1_RFRC_GET(x) (((uint32_t)(x) &amp; FEMC_SDRCTRL1_RFRC_MASK) &gt;&gt; FEMC_SDRCTRL1_RFRC_SHIFT)</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span> </div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment">/*</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment"> * ACT2RW (RW)</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment"> *</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment"> * ACT to Read/Write wait time</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="comment"> * It is promised ACT2RW+1 clock cycles delay between ACTIVE command to READ/WRITE command.This could help to meet tRCD timing requirement by SDRAM device.</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment"> */</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ac083c4f3a61f38f59731f9fd9380f0f9">  549</a></span><span class="preprocessor">#define FEMC_SDRCTRL1_ACT2RW_MASK (0xF0U)</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a76ca9c3adb0c9513363c9ae81e9f148d">  550</a></span><span class="preprocessor">#define FEMC_SDRCTRL1_ACT2RW_SHIFT (4U)</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ac7b1012d182b6cd85951a024b2cba6f3">  551</a></span><span class="preprocessor">#define FEMC_SDRCTRL1_ACT2RW_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SDRCTRL1_ACT2RW_SHIFT) &amp; FEMC_SDRCTRL1_ACT2RW_MASK)</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a2d969b9d60b21ff5802054c554e2685d">  552</a></span><span class="preprocessor">#define FEMC_SDRCTRL1_ACT2RW_GET(x) (((uint32_t)(x) &amp; FEMC_SDRCTRL1_ACT2RW_MASK) &gt;&gt; FEMC_SDRCTRL1_ACT2RW_SHIFT)</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span> </div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment">/*</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment"> * PRE2ACT (RW)</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment"> *</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment"> * PRECHARGE to ACT/Refresh wait time</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment"> * It is promised PRE2ACT+1 clock cycles delay between PRECHARGE/PRECHARGE_ALL commandto ACTIVE/REFRESH command. This could help to meet tRP timing requirement by SDRAM device.</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment"> */</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a7f5da91ea1e7c590574e225be04a1965">  560</a></span><span class="preprocessor">#define FEMC_SDRCTRL1_PRE2ACT_MASK (0xFU)</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a66130d1697f41beb0acf860934873586">  561</a></span><span class="preprocessor">#define FEMC_SDRCTRL1_PRE2ACT_SHIFT (0U)</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a7e9d29c084a9e8450fd1f27fff1c0fe3">  562</a></span><span class="preprocessor">#define FEMC_SDRCTRL1_PRE2ACT_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SDRCTRL1_PRE2ACT_SHIFT) &amp; FEMC_SDRCTRL1_PRE2ACT_MASK)</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a88cb798ed3099d2ac39c32089b917177">  563</a></span><span class="preprocessor">#define FEMC_SDRCTRL1_PRE2ACT_GET(x) (((uint32_t)(x) &amp; FEMC_SDRCTRL1_PRE2ACT_MASK) &gt;&gt; FEMC_SDRCTRL1_PRE2ACT_SHIFT)</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span> </div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment">/* Bitfield definition for register: SDRCTRL2 */</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="comment">/*</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="comment"> * ITO (RW)</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment"> *</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment"> * SDRAM Idle timeout</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment"> * It closes all opened pages if the SDRAM idle time lasts more than idle timeout period. SDRAM is</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment"> * considered idle when there is no AXI Bus transfer and no SDRAM command pending.</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment"> * 00000000b - IDLE timeout period is 256*Prescale period.</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment"> * 00000001-11111111b - IDLE timeout period is ITO*Prescale period.</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="comment"> */</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a37f86fe0c5307c0e3c406690d7f057de">  575</a></span><span class="preprocessor">#define FEMC_SDRCTRL2_ITO_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#aa2db73d3e68f2f2459c2441dd0b4a232">  576</a></span><span class="preprocessor">#define FEMC_SDRCTRL2_ITO_SHIFT (24U)</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a821eb4d556971588bfe55ae3a194edec">  577</a></span><span class="preprocessor">#define FEMC_SDRCTRL2_ITO_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SDRCTRL2_ITO_SHIFT) &amp; FEMC_SDRCTRL2_ITO_MASK)</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ae4e1ddf655c39dd8e66afa4e85e8991c">  578</a></span><span class="preprocessor">#define FEMC_SDRCTRL2_ITO_GET(x) (((uint32_t)(x) &amp; FEMC_SDRCTRL2_ITO_MASK) &gt;&gt; FEMC_SDRCTRL2_ITO_SHIFT)</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span> </div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="comment">/*</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment"> * ACT2ACT (RW)</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment"> *</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment"> * ACT to ACT wait time</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment"> * It is promised ACT2ACT+1 clock cycles delay between ACTIVE command to ACTIVE command. This</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment"> * could help to meet tRRD timing requirement by SDRAM device.</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment"> */</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a1d6a70d90378dee0de764ce753156605">  587</a></span><span class="preprocessor">#define FEMC_SDRCTRL2_ACT2ACT_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#aaf19d9ecbb4e43dd7931f515e3042032">  588</a></span><span class="preprocessor">#define FEMC_SDRCTRL2_ACT2ACT_SHIFT (16U)</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a4d6694f760757103bafca37557dbe37c">  589</a></span><span class="preprocessor">#define FEMC_SDRCTRL2_ACT2ACT_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SDRCTRL2_ACT2ACT_SHIFT) &amp; FEMC_SDRCTRL2_ACT2ACT_MASK)</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a29bb7696cf894b62ad5c3333e76a577f">  590</a></span><span class="preprocessor">#define FEMC_SDRCTRL2_ACT2ACT_GET(x) (((uint32_t)(x) &amp; FEMC_SDRCTRL2_ACT2ACT_MASK) &gt;&gt; FEMC_SDRCTRL2_ACT2ACT_SHIFT)</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span> </div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment">/*</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment"> * REF2REF (RW)</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="comment"> *</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="comment"> * Refresh to Refresh wait time</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="comment"> * It is promised REF2REF+1 clock cycles delay between REFRESH command to REFRESH command.</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment"> * This could help to meet tRFC timing requirement by SDRAM device.</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment"> */</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#aa0c1ad053c33ea341302080db4eb2cd7">  599</a></span><span class="preprocessor">#define FEMC_SDRCTRL2_REF2REF_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#afd2cf5c5119138eba0a5003d54c1d52e">  600</a></span><span class="preprocessor">#define FEMC_SDRCTRL2_REF2REF_SHIFT (8U)</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a32dc69a35a18afc5bcc33621a6afa51c">  601</a></span><span class="preprocessor">#define FEMC_SDRCTRL2_REF2REF_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SDRCTRL2_REF2REF_SHIFT) &amp; FEMC_SDRCTRL2_REF2REF_MASK)</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a35e7eaf7a8a5ae0d910543a6c26e8baa">  602</a></span><span class="preprocessor">#define FEMC_SDRCTRL2_REF2REF_GET(x) (((uint32_t)(x) &amp; FEMC_SDRCTRL2_REF2REF_MASK) &gt;&gt; FEMC_SDRCTRL2_REF2REF_SHIFT)</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span> </div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment">/*</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="comment"> * SRRC (RW)</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment"> *</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment"> * Self Refresh Recovery time</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment"> * It is promised SRRC+1 clock cycles delay between Self-REFRESH command to any command.</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment"> */</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ab87881f34ccebdec36444d65bf2481d7">  610</a></span><span class="preprocessor">#define FEMC_SDRCTRL2_SRRC_MASK (0xFFU)</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ac3b5302064ed1de71d409125164ab5fa">  611</a></span><span class="preprocessor">#define FEMC_SDRCTRL2_SRRC_SHIFT (0U)</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ae81960ceddc3034018183f5a67a1cee0">  612</a></span><span class="preprocessor">#define FEMC_SDRCTRL2_SRRC_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SDRCTRL2_SRRC_SHIFT) &amp; FEMC_SDRCTRL2_SRRC_MASK)</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a97a5850b760b001dd0dd4e20033f8ded">  613</a></span><span class="preprocessor">#define FEMC_SDRCTRL2_SRRC_GET(x) (((uint32_t)(x) &amp; FEMC_SDRCTRL2_SRRC_MASK) &gt;&gt; FEMC_SDRCTRL2_SRRC_SHIFT)</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span> </div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment">/* Bitfield definition for register: SDRCTRL3 */</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment">/*</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment"> * UT (RW)</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="comment"> *</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="comment"> * Refresh urgent threshold</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment"> * Internal refresh request is generated on every Refresh period. Before internal request timer count up to</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment"> * urgent request threshold, the refresh request is considered as normal refresh request. Normal refresh</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment"> * request is handled in lower priority than any pending AXI command or IP command to SDRAM device.</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment"> * When internal request timer count up to this urgent threshold, refresh request is considered as urgent</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment"> * refresh request. Urgent refresh request is handled in higher priority than any pending AXI command or IP</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment"> * command to SDRAM device.</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment"> * NOTE: When urgent threshold is no less than refresh period, refresh request is always considered as</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment"> * urgent refresh request.</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment"> * Refresh urgent threshold is as follwoing:</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment"> * 00000000b - 256*Prescaler period</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment"> * 00000001-11111111b - UT*Prescaler period</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="comment"> */</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ab33a52fa99ca42a3790a88b89c245d8f">  632</a></span><span class="preprocessor">#define FEMC_SDRCTRL3_UT_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#aed94ccb9f3b3ccaec85e515a051d3d1e">  633</a></span><span class="preprocessor">#define FEMC_SDRCTRL3_UT_SHIFT (24U)</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a4ff3f342af2f0db1a27ab63863b6d3b0">  634</a></span><span class="preprocessor">#define FEMC_SDRCTRL3_UT_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SDRCTRL3_UT_SHIFT) &amp; FEMC_SDRCTRL3_UT_MASK)</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a695244d2799190ab685600da1e16e0c9">  635</a></span><span class="preprocessor">#define FEMC_SDRCTRL3_UT_GET(x) (((uint32_t)(x) &amp; FEMC_SDRCTRL3_UT_MASK) &gt;&gt; FEMC_SDRCTRL3_UT_SHIFT)</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span> </div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment">/*</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment"> * RT (RW)</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment"> *</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment"> * Refresh timer period</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment"> * Refresh timer period is as following:</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="comment"> * 00000000b - 256*Prescaler period</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="comment"> * 00000001-11111111b - RT*Prescaler period</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment"> */</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#adb73a70736135b31ea588ced681e87e2">  645</a></span><span class="preprocessor">#define FEMC_SDRCTRL3_RT_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a97ebe2f15cad806cde4f30170265a121">  646</a></span><span class="preprocessor">#define FEMC_SDRCTRL3_RT_SHIFT (16U)</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a97064b26a7e5e6764535a3f566028e4d">  647</a></span><span class="preprocessor">#define FEMC_SDRCTRL3_RT_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SDRCTRL3_RT_SHIFT) &amp; FEMC_SDRCTRL3_RT_MASK)</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ae2b39f97cab0821bf3ed6df535b7d625">  648</a></span><span class="preprocessor">#define FEMC_SDRCTRL3_RT_GET(x) (((uint32_t)(x) &amp; FEMC_SDRCTRL3_RT_MASK) &gt;&gt; FEMC_SDRCTRL3_RT_SHIFT)</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span> </div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment">/*</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment"> * PRESCALE (RW)</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="comment"> *</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="comment"> * Prescaler timer period</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="comment"> * Prescaler timer period is as following:</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment"> * 00000000b - 256*16 clock cycles</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment"> * 00000001-11111111b - PRESCALE*16 clock cycles</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment"> */</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#af5d51d7993ae4e655fa84c8917e1c160">  658</a></span><span class="preprocessor">#define FEMC_SDRCTRL3_PRESCALE_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a4e317a4c4b87571aa188ce29707a1e27">  659</a></span><span class="preprocessor">#define FEMC_SDRCTRL3_PRESCALE_SHIFT (8U)</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ad22fd79f620f9c3afc57e4ec5ce302e2">  660</a></span><span class="preprocessor">#define FEMC_SDRCTRL3_PRESCALE_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SDRCTRL3_PRESCALE_SHIFT) &amp; FEMC_SDRCTRL3_PRESCALE_MASK)</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a2a25cd5c8d0de8c385919a558b724c38">  661</a></span><span class="preprocessor">#define FEMC_SDRCTRL3_PRESCALE_GET(x) (((uint32_t)(x) &amp; FEMC_SDRCTRL3_PRESCALE_MASK) &gt;&gt; FEMC_SDRCTRL3_PRESCALE_SHIFT)</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span> </div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="comment">/*</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="comment"> * REBL (RW)</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="comment"> *</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="comment"> * Refresh burst length</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment"> * It could send multiple Auto-Refresh command in one burst when REBL is set to non-zero. The</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment"> * number of Auto-Refresh command cycle sent to all SDRAM device in one refresh period is as following.</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment"> * 000b - 1</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment"> * 001b - 2</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment"> * 010b - 3</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="comment"> * 011b - 4</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="comment"> * 100b - 5</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="comment"> * 101b - 6</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="comment"> * 110b - 7</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="comment"> * 111b - 8</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment"> */</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#af806941e071b3a92e3b968e0fa15eeb8">  678</a></span><span class="preprocessor">#define FEMC_SDRCTRL3_REBL_MASK (0xEU)</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a626822e7aa32ba4c25d231f85159a85e">  679</a></span><span class="preprocessor">#define FEMC_SDRCTRL3_REBL_SHIFT (1U)</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a4bb1c38d4d18130064fd5b49ba766782">  680</a></span><span class="preprocessor">#define FEMC_SDRCTRL3_REBL_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SDRCTRL3_REBL_SHIFT) &amp; FEMC_SDRCTRL3_REBL_MASK)</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a61d22fa22968bca65e39fcfea6b999d9">  681</a></span><span class="preprocessor">#define FEMC_SDRCTRL3_REBL_GET(x) (((uint32_t)(x) &amp; FEMC_SDRCTRL3_REBL_MASK) &gt;&gt; FEMC_SDRCTRL3_REBL_SHIFT)</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span> </div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="comment">/*</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment"> * REN (RW)</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="comment"> *</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="comment"> * Refresh enable</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="comment"> */</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a9e49e1d0b0b20f6c16f8c2c115c46db2">  688</a></span><span class="preprocessor">#define FEMC_SDRCTRL3_REN_MASK (0x1U)</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a3daa5394de3b62dd3465a3bbae458544">  689</a></span><span class="preprocessor">#define FEMC_SDRCTRL3_REN_SHIFT (0U)</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#aa69a8ac9ec6d7390f9111779861dc6e1">  690</a></span><span class="preprocessor">#define FEMC_SDRCTRL3_REN_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SDRCTRL3_REN_SHIFT) &amp; FEMC_SDRCTRL3_REN_MASK)</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a1340a261bab7abeee062311e285f6b5b">  691</a></span><span class="preprocessor">#define FEMC_SDRCTRL3_REN_GET(x) (((uint32_t)(x) &amp; FEMC_SDRCTRL3_REN_MASK) &gt;&gt; FEMC_SDRCTRL3_REN_SHIFT)</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span> </div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment">/* Bitfield definition for register: SRCTRL0 */</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment">/*</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment"> * ADVH (RW)</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="comment"> *</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="comment"> * ADV hold state</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment"> * 0b - ADV is high during address hold state</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="comment"> * 1b - ADV is low during address hold state</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="comment"> */</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#af1afe0d4e5cce2bb89e43480321f4bdb">  701</a></span><span class="preprocessor">#define FEMC_SRCTRL0_ADVH_MASK (0x800U)</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#acf9e77283ad94c21a7b02164484c2cd7">  702</a></span><span class="preprocessor">#define FEMC_SRCTRL0_ADVH_SHIFT (11U)</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a380d7e9d53115d2c07a39bfc15ac9d7f">  703</a></span><span class="preprocessor">#define FEMC_SRCTRL0_ADVH_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SRCTRL0_ADVH_SHIFT) &amp; FEMC_SRCTRL0_ADVH_MASK)</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ab04e018c624f49e6e1687b18da10c3f8">  704</a></span><span class="preprocessor">#define FEMC_SRCTRL0_ADVH_GET(x) (((uint32_t)(x) &amp; FEMC_SRCTRL0_ADVH_MASK) &gt;&gt; FEMC_SRCTRL0_ADVH_SHIFT)</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span> </div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="comment">/*</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="comment"> * ADVP (RW)</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="comment"> *</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="comment"> * ADV polarity</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="comment"> * 0b - ADV is active low</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="comment"> * 1b - ADV is active high</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="comment"> */</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a0a2ec7e11f357e5d21b91847b4de1a65">  713</a></span><span class="preprocessor">#define FEMC_SRCTRL0_ADVP_MASK (0x400U)</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a83b58875532974a27bbda29b40c27bcf">  714</a></span><span class="preprocessor">#define FEMC_SRCTRL0_ADVP_SHIFT (10U)</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#abd60848f7fb421488e440e50efe4b438">  715</a></span><span class="preprocessor">#define FEMC_SRCTRL0_ADVP_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SRCTRL0_ADVP_SHIFT) &amp; FEMC_SRCTRL0_ADVP_MASK)</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a685de1bf1cbbbd9f9e0ae9479d7b83ce">  716</a></span><span class="preprocessor">#define FEMC_SRCTRL0_ADVP_GET(x) (((uint32_t)(x) &amp; FEMC_SRCTRL0_ADVP_MASK) &gt;&gt; FEMC_SRCTRL0_ADVP_SHIFT)</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span> </div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="comment">/*</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="comment"> * ADM (RW)</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="comment"> *</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="comment"> * address data mode</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="comment"> * 00b - address and data MUX mode</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="comment"> * 11b - address and data non-MUX mode</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="comment"> */</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ade9bfab244feac02416f2b6029db40cb">  725</a></span><span class="preprocessor">#define FEMC_SRCTRL0_ADM_MASK (0x300U)</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a89b6c46ea9ea1fe509b33d9a3af23134">  726</a></span><span class="preprocessor">#define FEMC_SRCTRL0_ADM_SHIFT (8U)</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a0155d7bbf61e1c86573ed09d3f0687fe">  727</a></span><span class="preprocessor">#define FEMC_SRCTRL0_ADM_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SRCTRL0_ADM_SHIFT) &amp; FEMC_SRCTRL0_ADM_MASK)</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a3124e50cbfa16a5dc7b6799a78a4168d">  728</a></span><span class="preprocessor">#define FEMC_SRCTRL0_ADM_GET(x) (((uint32_t)(x) &amp; FEMC_SRCTRL0_ADM_MASK) &gt;&gt; FEMC_SRCTRL0_ADM_SHIFT)</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span> </div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment">/*</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment"> * PORTSZ (RW)</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="comment"> *</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="comment"> * port size</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="comment"> * 0b - 8bit</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="comment"> * 1b - 16bit</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment"> */</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a8eb50aa901a855c260120d66bc7b2bfa">  737</a></span><span class="preprocessor">#define FEMC_SRCTRL0_PORTSZ_MASK (0x1U)</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a9c4ea12b32ec89566a82829166f6bfb9">  738</a></span><span class="preprocessor">#define FEMC_SRCTRL0_PORTSZ_SHIFT (0U)</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a3d06f9ae563624f0d982714545823864">  739</a></span><span class="preprocessor">#define FEMC_SRCTRL0_PORTSZ_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SRCTRL0_PORTSZ_SHIFT) &amp; FEMC_SRCTRL0_PORTSZ_MASK)</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a95ae8f3b72ac67fb85466e6e47a972a8">  740</a></span><span class="preprocessor">#define FEMC_SRCTRL0_PORTSZ_GET(x) (((uint32_t)(x) &amp; FEMC_SRCTRL0_PORTSZ_MASK) &gt;&gt; FEMC_SRCTRL0_PORTSZ_SHIFT)</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span> </div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="comment">/* Bitfield definition for register: SRCTRL1 */</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="comment">/*</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="comment"> * OEH (RW)</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="comment"> *</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="comment"> * OE high time, is OEH+1 clock cycles</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="comment"> */</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ab7f2fbc252f3d8383ac07156e399de85">  748</a></span><span class="preprocessor">#define FEMC_SRCTRL1_OEH_MASK (0xF0000000UL)</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a9948855331b1718368e9dc6cf09c05e1">  749</a></span><span class="preprocessor">#define FEMC_SRCTRL1_OEH_SHIFT (28U)</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a6a1a2f5a47658a139bbd73e958e53a65">  750</a></span><span class="preprocessor">#define FEMC_SRCTRL1_OEH_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SRCTRL1_OEH_SHIFT) &amp; FEMC_SRCTRL1_OEH_MASK)</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a87a4bb814a67c234f4d62d5e3e125f5b">  751</a></span><span class="preprocessor">#define FEMC_SRCTRL1_OEH_GET(x) (((uint32_t)(x) &amp; FEMC_SRCTRL1_OEH_MASK) &gt;&gt; FEMC_SRCTRL1_OEH_SHIFT)</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span> </div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="comment">/*</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="comment"> * OEL (RW)</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="comment"> *</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="comment"> * OE low time, is OEL+1 clock cycles</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="comment"> */</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a36bc8bc88893114df05b1d97a2c3b455">  758</a></span><span class="preprocessor">#define FEMC_SRCTRL1_OEL_MASK (0xF000000UL)</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#adff243ee383f8725b6a7a88000a567e6">  759</a></span><span class="preprocessor">#define FEMC_SRCTRL1_OEL_SHIFT (24U)</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#aed05160fc13eebbf9ed5b540f2fa0f1f">  760</a></span><span class="preprocessor">#define FEMC_SRCTRL1_OEL_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SRCTRL1_OEL_SHIFT) &amp; FEMC_SRCTRL1_OEL_MASK)</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ad51c3bd471c89a8b210efefa3610a4bf">  761</a></span><span class="preprocessor">#define FEMC_SRCTRL1_OEL_GET(x) (((uint32_t)(x) &amp; FEMC_SRCTRL1_OEL_MASK) &gt;&gt; FEMC_SRCTRL1_OEL_SHIFT)</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span> </div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment">/*</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="comment"> * WEH (RW)</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="comment"> *</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="comment"> * WE high time, is WEH+1 clock cycles</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="comment"> */</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ab8c08dd39b57ecf1fd3db323d3313e78">  768</a></span><span class="preprocessor">#define FEMC_SRCTRL1_WEH_MASK (0xF00000UL)</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#abd5fa1d94a7761d71ba574663165f20f">  769</a></span><span class="preprocessor">#define FEMC_SRCTRL1_WEH_SHIFT (20U)</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a596cb4dd343f96461a837ea089eb0ce6">  770</a></span><span class="preprocessor">#define FEMC_SRCTRL1_WEH_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SRCTRL1_WEH_SHIFT) &amp; FEMC_SRCTRL1_WEH_MASK)</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a02f5aff57cb9416c6b0d700592f9720c">  771</a></span><span class="preprocessor">#define FEMC_SRCTRL1_WEH_GET(x) (((uint32_t)(x) &amp; FEMC_SRCTRL1_WEH_MASK) &gt;&gt; FEMC_SRCTRL1_WEH_SHIFT)</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span> </div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="comment">/*</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="comment"> * WEL (RW)</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="comment"> *</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="comment"> * WE low time, is WEL+1 clock cycles</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="comment"> */</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a06b1943ce3b71d7facb7afa30f93a1ec">  778</a></span><span class="preprocessor">#define FEMC_SRCTRL1_WEL_MASK (0xF0000UL)</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a1247e6111dda8cf0e411a85b05632782">  779</a></span><span class="preprocessor">#define FEMC_SRCTRL1_WEL_SHIFT (16U)</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a664a8cb4deb12bfb185b53faa2b0cdf8">  780</a></span><span class="preprocessor">#define FEMC_SRCTRL1_WEL_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SRCTRL1_WEL_SHIFT) &amp; FEMC_SRCTRL1_WEL_MASK)</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a593277cd5df97a8397875d3ff57de4ef">  781</a></span><span class="preprocessor">#define FEMC_SRCTRL1_WEL_GET(x) (((uint32_t)(x) &amp; FEMC_SRCTRL1_WEL_MASK) &gt;&gt; FEMC_SRCTRL1_WEL_SHIFT)</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span> </div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="comment">/*</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="comment"> * AH (RW)</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="comment"> *</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="comment"> * Address hold time, is AH+1 clock cycles</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="comment"> */</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a0cc10f4eb538ca9cdfa762297eb06747">  788</a></span><span class="preprocessor">#define FEMC_SRCTRL1_AH_MASK (0xF000U)</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#aa78348b670a52c4ea4459d9ee553c078">  789</a></span><span class="preprocessor">#define FEMC_SRCTRL1_AH_SHIFT (12U)</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a778ac94059e49c2265fa73dd3e855be0">  790</a></span><span class="preprocessor">#define FEMC_SRCTRL1_AH_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SRCTRL1_AH_SHIFT) &amp; FEMC_SRCTRL1_AH_MASK)</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#add17c55a0a213fd9cd3e595a77da373d">  791</a></span><span class="preprocessor">#define FEMC_SRCTRL1_AH_GET(x) (((uint32_t)(x) &amp; FEMC_SRCTRL1_AH_MASK) &gt;&gt; FEMC_SRCTRL1_AH_SHIFT)</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span> </div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="comment">/*</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="comment"> * AS (RW)</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="comment"> *</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="comment"> * Address setup time, is AS+1 clock cycles</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="comment"> */</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#aa5661760ae82fa6fdccd7415583dc226">  798</a></span><span class="preprocessor">#define FEMC_SRCTRL1_AS_MASK (0xF00U)</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a7c41b8db6762f2bde560ee989e3d5c6d">  799</a></span><span class="preprocessor">#define FEMC_SRCTRL1_AS_SHIFT (8U)</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ae8ee0e19837e7391ae6736778722dfa2">  800</a></span><span class="preprocessor">#define FEMC_SRCTRL1_AS_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SRCTRL1_AS_SHIFT) &amp; FEMC_SRCTRL1_AS_MASK)</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a3ae6ae9ef844adb5abeace6528142dca">  801</a></span><span class="preprocessor">#define FEMC_SRCTRL1_AS_GET(x) (((uint32_t)(x) &amp; FEMC_SRCTRL1_AS_MASK) &gt;&gt; FEMC_SRCTRL1_AS_SHIFT)</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span> </div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="comment">/*</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="comment"> * CEH (RW)</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="comment"> *</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="comment"> * Chip enable hold time, is CEH+1 clock cycles</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="comment"> */</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#afb872b53f9032d98d326ac7a68a5e848">  808</a></span><span class="preprocessor">#define FEMC_SRCTRL1_CEH_MASK (0xF0U)</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a2030db651e709b66fd90c5ce55ebdcb1">  809</a></span><span class="preprocessor">#define FEMC_SRCTRL1_CEH_SHIFT (4U)</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a572901a37c79c0b4765a88bc0d07fd78">  810</a></span><span class="preprocessor">#define FEMC_SRCTRL1_CEH_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SRCTRL1_CEH_SHIFT) &amp; FEMC_SRCTRL1_CEH_MASK)</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a4e3048d5479778f1000d2a60f922c396">  811</a></span><span class="preprocessor">#define FEMC_SRCTRL1_CEH_GET(x) (((uint32_t)(x) &amp; FEMC_SRCTRL1_CEH_MASK) &gt;&gt; FEMC_SRCTRL1_CEH_SHIFT)</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span> </div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><span class="comment">/*</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="comment"> * CES (RW)</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="comment"> *</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="comment"> * Chip enable setup time, is CES+1 clock cycles</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="comment"> */</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a9e368bd07c782eee72e71f21cd4cbfe0">  818</a></span><span class="preprocessor">#define FEMC_SRCTRL1_CES_MASK (0xFU)</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#aaf472c12a34c30bfefd29ad5d6746114">  819</a></span><span class="preprocessor">#define FEMC_SRCTRL1_CES_SHIFT (0U)</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a618ea69550d6f67b962fa06006a6b3a1">  820</a></span><span class="preprocessor">#define FEMC_SRCTRL1_CES_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SRCTRL1_CES_SHIFT) &amp; FEMC_SRCTRL1_CES_MASK)</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#aec004e8c48e9f533f0cab2d3c7554fb0">  821</a></span><span class="preprocessor">#define FEMC_SRCTRL1_CES_GET(x) (((uint32_t)(x) &amp; FEMC_SRCTRL1_CES_MASK) &gt;&gt; FEMC_SRCTRL1_CES_SHIFT)</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span> </div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="comment">/* Bitfield definition for register: SADDR */</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="comment">/*</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="comment"> * SA (RW)</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="comment"> *</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="comment"> * Slave address</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="comment"> */</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a8f31277bc3c6ed0e9e902e3a70a3ced0">  829</a></span><span class="preprocessor">#define FEMC_SADDR_SA_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a02c9cd0eadd4a57d967b4935bd4a539d">  830</a></span><span class="preprocessor">#define FEMC_SADDR_SA_SHIFT (0U)</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a6ec00b8ec1b8a561d84929263330cde6">  831</a></span><span class="preprocessor">#define FEMC_SADDR_SA_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SADDR_SA_SHIFT) &amp; FEMC_SADDR_SA_MASK)</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a089af73e37f0b6667e5a69be30516ab7">  832</a></span><span class="preprocessor">#define FEMC_SADDR_SA_GET(x) (((uint32_t)(x) &amp; FEMC_SADDR_SA_MASK) &gt;&gt; FEMC_SADDR_SA_SHIFT)</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span> </div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="comment">/* Bitfield definition for register: DATSZ */</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="comment">/*</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><span class="comment"> * DATSZ (RW)</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="comment"> *</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="comment"> * Data Size in Byte</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="comment"> * When IP command is not a write/read operation, DATSZ field would be ignored.</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span><span class="comment"> * 000b - 4</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span><span class="comment"> * 001b - 1</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span><span class="comment"> * 010b - 2</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span><span class="comment"> * 011b - 3</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span><span class="comment"> * 100b - 4</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="comment"> * 101b - 4</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="comment"> * 110b - 4</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="comment"> * 111b - 4</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="comment"> */</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a4591e18a4d1df6a40f90a6f987252396">  849</a></span><span class="preprocessor">#define FEMC_DATSZ_DATSZ_MASK (0x7U)</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a4cdfb458a95cdbde4dd5c814cba44250">  850</a></span><span class="preprocessor">#define FEMC_DATSZ_DATSZ_SHIFT (0U)</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ab452f8038ba144cfd13de13c077ebb1a">  851</a></span><span class="preprocessor">#define FEMC_DATSZ_DATSZ_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_DATSZ_DATSZ_SHIFT) &amp; FEMC_DATSZ_DATSZ_MASK)</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ae91962458fbdfe57360b505c4c9220e6">  852</a></span><span class="preprocessor">#define FEMC_DATSZ_DATSZ_GET(x) (((uint32_t)(x) &amp; FEMC_DATSZ_DATSZ_MASK) &gt;&gt; FEMC_DATSZ_DATSZ_SHIFT)</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span> </div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="comment">/* Bitfield definition for register: BYTEMSK */</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="comment">/*</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="comment"> * BM3 (RW)</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="comment"> *</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="comment"> * Byte Mask for Byte 3 (IPTXD bit 31:24)</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><span class="comment"> * 0b - Byte Unmasked</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="comment"> * 1b - Byte Masked</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="comment"> */</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ab548506603c4fdfe039e071f6c7bb678">  862</a></span><span class="preprocessor">#define FEMC_BYTEMSK_BM3_MASK (0x8U)</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a06ccf7284ab504ca01394e8bccfd1d9b">  863</a></span><span class="preprocessor">#define FEMC_BYTEMSK_BM3_SHIFT (3U)</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#acb2d25a9f49a45f6c873ae70f1373df5">  864</a></span><span class="preprocessor">#define FEMC_BYTEMSK_BM3_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_BYTEMSK_BM3_SHIFT) &amp; FEMC_BYTEMSK_BM3_MASK)</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a2dae02432c4259d9a620c0510e41b4da">  865</a></span><span class="preprocessor">#define FEMC_BYTEMSK_BM3_GET(x) (((uint32_t)(x) &amp; FEMC_BYTEMSK_BM3_MASK) &gt;&gt; FEMC_BYTEMSK_BM3_SHIFT)</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span> </div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span><span class="comment">/*</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="comment"> * BM2 (RW)</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="comment"> *</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="comment"> * Byte Mask for Byte 2 (IPTXD bit 23:16)</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="comment"> * 0b - Byte Unmasked</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="comment"> * 1b - Byte Masked</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="comment"> */</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a7bec33d89cc3b666c5bb390ab914888b">  874</a></span><span class="preprocessor">#define FEMC_BYTEMSK_BM2_MASK (0x4U)</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a39edf5a6a2ca112c731fe4c54b5134b3">  875</a></span><span class="preprocessor">#define FEMC_BYTEMSK_BM2_SHIFT (2U)</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a7e06512af6d2623ee0d6cc9611945ca8">  876</a></span><span class="preprocessor">#define FEMC_BYTEMSK_BM2_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_BYTEMSK_BM2_SHIFT) &amp; FEMC_BYTEMSK_BM2_MASK)</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a7373dc10dd65a275c9f56ce2e395ba3b">  877</a></span><span class="preprocessor">#define FEMC_BYTEMSK_BM2_GET(x) (((uint32_t)(x) &amp; FEMC_BYTEMSK_BM2_MASK) &gt;&gt; FEMC_BYTEMSK_BM2_SHIFT)</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span> </div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="comment">/*</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span><span class="comment"> * BM1 (RW)</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="comment"> *</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="comment"> * Byte Mask for Byte 1 (IPTXD bit 15:8)</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="comment"> * 0b - Byte Unmasked</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="comment"> * 1b - Byte Masked</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="comment"> */</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a6c001e003435964db3c76df5d0df9fa4">  886</a></span><span class="preprocessor">#define FEMC_BYTEMSK_BM1_MASK (0x2U)</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a7949385f424c8fc000d19312ad85f513">  887</a></span><span class="preprocessor">#define FEMC_BYTEMSK_BM1_SHIFT (1U)</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#aa649e0287b53aacaccf1492e46fd65f0">  888</a></span><span class="preprocessor">#define FEMC_BYTEMSK_BM1_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_BYTEMSK_BM1_SHIFT) &amp; FEMC_BYTEMSK_BM1_MASK)</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#aa329f5e95ff34cadd8e1deb4e6ba8805">  889</a></span><span class="preprocessor">#define FEMC_BYTEMSK_BM1_GET(x) (((uint32_t)(x) &amp; FEMC_BYTEMSK_BM1_MASK) &gt;&gt; FEMC_BYTEMSK_BM1_SHIFT)</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span> </div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><span class="comment">/*</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="comment"> * BM0 (RW)</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="comment"> *</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="comment"> * Byte Mask for Byte 0 (IPTXD bit 7:0)</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="comment"> * 0b - Byte Unmasked</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span><span class="comment"> * 1b - Byte Masked</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span><span class="comment"> */</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a5430d0869a29999e744bec9d102147b4">  898</a></span><span class="preprocessor">#define FEMC_BYTEMSK_BM0_MASK (0x1U)</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a8bf0655feafe7f4b06218107166fddf3">  899</a></span><span class="preprocessor">#define FEMC_BYTEMSK_BM0_SHIFT (0U)</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a9ca140851f426d8e54bc19a1c9a47cfb">  900</a></span><span class="preprocessor">#define FEMC_BYTEMSK_BM0_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_BYTEMSK_BM0_SHIFT) &amp; FEMC_BYTEMSK_BM0_MASK)</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#aa0a7d732de86303785120d785bba3f62">  901</a></span><span class="preprocessor">#define FEMC_BYTEMSK_BM0_GET(x) (((uint32_t)(x) &amp; FEMC_BYTEMSK_BM0_MASK) &gt;&gt; FEMC_BYTEMSK_BM0_SHIFT)</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span> </div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="comment">/* Bitfield definition for register: IPCMD */</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="comment">/*</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="comment"> * KEY (WO)</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="comment"> *</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="comment"> * This field should be written with 0x5AA5 when trigging an IP command for all device types. The memory</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="comment"> * device is selected by BRx settings and IPCR0 registers.</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="comment"> */</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a09f488a3a37d3d8e85bf4fb72f0db1d6">  910</a></span><span class="preprocessor">#define FEMC_IPCMD_KEY_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a68994ec5982b945669854961c5a0c99f">  911</a></span><span class="preprocessor">#define FEMC_IPCMD_KEY_SHIFT (16U)</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a6064e05955a50bb31aa4a97d491e9078">  912</a></span><span class="preprocessor">#define FEMC_IPCMD_KEY_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_IPCMD_KEY_SHIFT) &amp; FEMC_IPCMD_KEY_MASK)</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#afe4101d118362f4749b6645fce391c9c">  913</a></span><span class="preprocessor">#define FEMC_IPCMD_KEY_GET(x) (((uint32_t)(x) &amp; FEMC_IPCMD_KEY_MASK) &gt;&gt; FEMC_IPCMD_KEY_SHIFT)</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span> </div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="comment">/*</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="comment"> * CMD (RW)</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="comment"> *</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="comment"> * SDRAM Commands:</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="comment"> *  0x8: READ</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="comment"> *  0x9: WRITE</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="comment"> *  0xA: MODESET</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="comment"> *  0xB: ACTIVE</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="comment"> *  0xC: AUTO REFRESH</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="comment"> *  0xD: SELF REFRESH</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="comment"> *  0xE: PRECHARGE</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="comment"> *  0xF: PRECHARGE ALL</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="comment"> *  Others: RSVD</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="comment"> * NOTE: SELF REFRESH is sent to all SDRAM devices because they shared same CLK pin.</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span><span class="comment"> */</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a5dfc0a077a5a881ca220e2fd5756fd98">  930</a></span><span class="preprocessor">#define FEMC_IPCMD_CMD_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a741b6137b210cd8c6e8fac1fcafbc247">  931</a></span><span class="preprocessor">#define FEMC_IPCMD_CMD_SHIFT (0U)</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a1038e34c86274ff53e9eba7d1cb504c4">  932</a></span><span class="preprocessor">#define FEMC_IPCMD_CMD_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_IPCMD_CMD_SHIFT) &amp; FEMC_IPCMD_CMD_MASK)</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#af5b1e044ccdd44f89bfdd6f582d0154d">  933</a></span><span class="preprocessor">#define FEMC_IPCMD_CMD_GET(x) (((uint32_t)(x) &amp; FEMC_IPCMD_CMD_MASK) &gt;&gt; FEMC_IPCMD_CMD_SHIFT)</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span> </div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="comment">/* Bitfield definition for register: IPTX */</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="comment">/*</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="comment"> * DAT (RW)</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="comment"> *</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="comment"> * Data</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="comment"> */</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ae25c3bd38789237db3eb6185eca9dcfe">  941</a></span><span class="preprocessor">#define FEMC_IPTX_DAT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a87ab917a744e6fe0b41ebf47ae6fb65f">  942</a></span><span class="preprocessor">#define FEMC_IPTX_DAT_SHIFT (0U)</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#acaa67616a9c0103f159537f9e901d83f">  943</a></span><span class="preprocessor">#define FEMC_IPTX_DAT_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_IPTX_DAT_SHIFT) &amp; FEMC_IPTX_DAT_MASK)</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#af3df70ca42e2f303a91845372581f76c">  944</a></span><span class="preprocessor">#define FEMC_IPTX_DAT_GET(x) (((uint32_t)(x) &amp; FEMC_IPTX_DAT_MASK) &gt;&gt; FEMC_IPTX_DAT_SHIFT)</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span> </div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="comment">/* Bitfield definition for register: IPRX */</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="comment">/*</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="comment"> * DAT (RW)</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="comment"> *</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="comment"> * Data</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="comment"> */</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a95020c6b32ecc23b97e502a3a01423fb">  952</a></span><span class="preprocessor">#define FEMC_IPRX_DAT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#af24a74825147fe1a6c9ca5bd1d7809ce">  953</a></span><span class="preprocessor">#define FEMC_IPRX_DAT_SHIFT (0U)</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a8f4ebea2f59ffc05953c16819276fbc3">  954</a></span><span class="preprocessor">#define FEMC_IPRX_DAT_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_IPRX_DAT_SHIFT) &amp; FEMC_IPRX_DAT_MASK)</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a391b670360c7b70e115af5bb7148c80b">  955</a></span><span class="preprocessor">#define FEMC_IPRX_DAT_GET(x) (((uint32_t)(x) &amp; FEMC_IPRX_DAT_MASK) &gt;&gt; FEMC_IPRX_DAT_SHIFT)</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span> </div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="comment">/* Bitfield definition for register: STAT0 */</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="comment">/*</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span><span class="comment"> * IDLE (RO)</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><span class="comment"> *</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="comment"> * Indicating whether it is in IDLE state.</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="comment"> * When IDLE=1, it is in IDLE state. There is no pending AXI command in internal queue and no</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="comment"> * pending device access.</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="comment"> */</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ab1d654a03977b4a0d5e839d50603f05d">  965</a></span><span class="preprocessor">#define FEMC_STAT0_IDLE_MASK (0x1U)</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a9dc8a5bd8c9ba03cecb4e2116f98c710">  966</a></span><span class="preprocessor">#define FEMC_STAT0_IDLE_SHIFT (0U)</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ada63669a23e0c83eff0f2f746ef7f97f">  967</a></span><span class="preprocessor">#define FEMC_STAT0_IDLE_GET(x) (((uint32_t)(x) &amp; FEMC_STAT0_IDLE_MASK) &gt;&gt; FEMC_STAT0_IDLE_SHIFT)</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span> </div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="comment">/* Bitfield definition for register array: BR2 */</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="comment">/*</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="comment"> * BASE (RW)</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="comment"> *</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="comment"> * Base Address</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="comment"> * This field determines high position 20 bits of SoC level Base Address. SoC level Base Address low</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><span class="comment"> * position 12 bits are all zero.</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="comment"> */</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#aa941a07e30f1e4594355804c16d869fb">  977</a></span><span class="preprocessor">#define FEMC_BR2_BASE_MASK (0xFFFFF000UL)</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a2e77279adc3c3d4f23280a7beb55d953">  978</a></span><span class="preprocessor">#define FEMC_BR2_BASE_SHIFT (12U)</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a3ae0d053274f5de05ecded433d17207c">  979</a></span><span class="preprocessor">#define FEMC_BR2_BASE_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_BR2_BASE_SHIFT) &amp; FEMC_BR2_BASE_MASK)</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a7dd869bdf51facda24a486d984846679">  980</a></span><span class="preprocessor">#define FEMC_BR2_BASE_GET(x) (((uint32_t)(x) &amp; FEMC_BR2_BASE_MASK) &gt;&gt; FEMC_BR2_BASE_SHIFT)</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span> </div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span><span class="comment">/*</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span><span class="comment"> * SIZE (RW)</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="comment"> *</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><span class="comment"> * Memory size</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="comment"> * 00000b - 4KB</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="comment"> * 00001b - 8KB</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="comment"> * 00010b - 16KB</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="comment"> * 00011b - 32KB</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="comment"> * 00100b - 64KB</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="comment"> * 00101b - 128KB</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><span class="comment"> * 00110b - 256KB</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="comment"> * 00111b - 512KB</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="comment"> * 01000b - 1MB</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span><span class="comment"> * 01001b - 2MB</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="comment"> * 01010b - 4MB</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="comment"> * 01011b - 8MB</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="comment"> * 01100b - 16MB</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span><span class="comment"> * 01101b - 32MB</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="comment"> * 01110b - 64MB</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="comment"> * 01111b - 128MB</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="comment"> * 10000b - 256MB</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span><span class="comment"> * 10001b - 512MB</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span><span class="comment"> * 10010b - 1GB</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span><span class="comment"> * 10011b - 2GB</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="comment"> * 10100-11111b - 4GB</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span><span class="comment"> */</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#aebc2767587ed9eb3b29a38c2afe071cf"> 1008</a></span><span class="preprocessor">#define FEMC_BR2_SIZE_MASK (0x3EU)</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a08215636e3b8c0ecf370528c8e73187d"> 1009</a></span><span class="preprocessor">#define FEMC_BR2_SIZE_SHIFT (1U)</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ada6872e556f908a9a377fbae631e6707"> 1010</a></span><span class="preprocessor">#define FEMC_BR2_SIZE_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_BR2_SIZE_SHIFT) &amp; FEMC_BR2_SIZE_MASK)</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a6b57fb3b366e63b92fec2f2151714cd2"> 1011</a></span><span class="preprocessor">#define FEMC_BR2_SIZE_GET(x) (((uint32_t)(x) &amp; FEMC_BR2_SIZE_MASK) &gt;&gt; FEMC_BR2_SIZE_SHIFT)</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span> </div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="comment">/*</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="comment"> * VLD (RW)</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="comment"> *</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="comment"> * Valid</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="comment"> */</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a5a08757ae00877aade65aa9aee4171d9"> 1018</a></span><span class="preprocessor">#define FEMC_BR2_VLD_MASK (0x1U)</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a0c0037648e4289a9e80a7b3017075d56"> 1019</a></span><span class="preprocessor">#define FEMC_BR2_VLD_SHIFT (0U)</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a405e984c6301307e6fafa86596f5265c"> 1020</a></span><span class="preprocessor">#define FEMC_BR2_VLD_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_BR2_VLD_SHIFT) &amp; FEMC_BR2_VLD_MASK)</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a87e11c0ba2294832545a1acaddc875e1"> 1021</a></span><span class="preprocessor">#define FEMC_BR2_VLD_GET(x) (((uint32_t)(x) &amp; FEMC_BR2_VLD_MASK) &gt;&gt; FEMC_BR2_VLD_SHIFT)</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span> </div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="comment">/* Bitfield definition for register: SRCTRL2 */</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="comment">/*</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="comment"> * ADVH (RW)</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="comment"> *</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="comment"> * ADV hold state</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span><span class="comment"> * 0b - ADV is high during address hold state</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span><span class="comment"> * 1b - ADV is low during address hold state</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span><span class="comment"> */</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ad22ab1f6fd8e425e9a115493e3b2008b"> 1031</a></span><span class="preprocessor">#define FEMC_SRCTRL2_ADVH_MASK (0x800U)</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a6543fc05c3c76b53dcb06c393f63ed70"> 1032</a></span><span class="preprocessor">#define FEMC_SRCTRL2_ADVH_SHIFT (11U)</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ab778e552a2fb1d9f636d2ea22681c0aa"> 1033</a></span><span class="preprocessor">#define FEMC_SRCTRL2_ADVH_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SRCTRL2_ADVH_SHIFT) &amp; FEMC_SRCTRL2_ADVH_MASK)</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a3f90c7a77e75853989facaf0fbeee4c4"> 1034</a></span><span class="preprocessor">#define FEMC_SRCTRL2_ADVH_GET(x) (((uint32_t)(x) &amp; FEMC_SRCTRL2_ADVH_MASK) &gt;&gt; FEMC_SRCTRL2_ADVH_SHIFT)</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span> </div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span><span class="comment">/*</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span><span class="comment"> * ADVP (RW)</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span><span class="comment"> *</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span><span class="comment"> * ADV polarity</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="comment"> * 0b - ADV is active low</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="comment"> * 1b - ADV is active high</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span><span class="comment"> */</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a76bfa21bcc6f843cb97205d8b3c0dc23"> 1043</a></span><span class="preprocessor">#define FEMC_SRCTRL2_ADVP_MASK (0x400U)</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ac88b6ba27c08dd6286c2a123e6ec81c3"> 1044</a></span><span class="preprocessor">#define FEMC_SRCTRL2_ADVP_SHIFT (10U)</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#acc59770b06fbe56bcd09426783aa8a56"> 1045</a></span><span class="preprocessor">#define FEMC_SRCTRL2_ADVP_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SRCTRL2_ADVP_SHIFT) &amp; FEMC_SRCTRL2_ADVP_MASK)</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#aab904df8dd508f87a710e9031b2bca19"> 1046</a></span><span class="preprocessor">#define FEMC_SRCTRL2_ADVP_GET(x) (((uint32_t)(x) &amp; FEMC_SRCTRL2_ADVP_MASK) &gt;&gt; FEMC_SRCTRL2_ADVP_SHIFT)</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span> </div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span><span class="comment">/*</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="comment"> * ADM (RW)</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="comment"> *</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="comment"> * address data mode</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="comment"> * 00b - address and data MUX mode</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="comment"> * 11b - address and data non-MUX mode</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><span class="comment"> */</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ab98818cb75fa9e7f16130fe0cc81954f"> 1055</a></span><span class="preprocessor">#define FEMC_SRCTRL2_ADM_MASK (0x300U)</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a608bbc590eae9e352f081b781beddf76"> 1056</a></span><span class="preprocessor">#define FEMC_SRCTRL2_ADM_SHIFT (8U)</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a2dfe4ceb4dbe6b0866de620a8a54396a"> 1057</a></span><span class="preprocessor">#define FEMC_SRCTRL2_ADM_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SRCTRL2_ADM_SHIFT) &amp; FEMC_SRCTRL2_ADM_MASK)</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a09b5e68696e677063370158b70f9e8ec"> 1058</a></span><span class="preprocessor">#define FEMC_SRCTRL2_ADM_GET(x) (((uint32_t)(x) &amp; FEMC_SRCTRL2_ADM_MASK) &gt;&gt; FEMC_SRCTRL2_ADM_SHIFT)</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span> </div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="comment">/*</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span><span class="comment"> * PORTSZ (RW)</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span><span class="comment"> *</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span><span class="comment"> * port size</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span><span class="comment"> * 0b - 8bit</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="comment"> * 1b - 16bit</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="comment"> */</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ab1568b3fcce856c22b45f68a3126fddf"> 1067</a></span><span class="preprocessor">#define FEMC_SRCTRL2_PORTSZ_MASK (0x1U)</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#aa024b18010efb7b746487154b6d5ccd3"> 1068</a></span><span class="preprocessor">#define FEMC_SRCTRL2_PORTSZ_SHIFT (0U)</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a077cb22bc727bde9749dd48efb3f5799"> 1069</a></span><span class="preprocessor">#define FEMC_SRCTRL2_PORTSZ_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SRCTRL2_PORTSZ_SHIFT) &amp; FEMC_SRCTRL2_PORTSZ_MASK)</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#af3d2621f2c2b5522a4e3fbc085cb810d"> 1070</a></span><span class="preprocessor">#define FEMC_SRCTRL2_PORTSZ_GET(x) (((uint32_t)(x) &amp; FEMC_SRCTRL2_PORTSZ_MASK) &gt;&gt; FEMC_SRCTRL2_PORTSZ_SHIFT)</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span> </div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span><span class="comment">/* Bitfield definition for register: SRCTRL3 */</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span><span class="comment">/*</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span><span class="comment"> * OEH (RW)</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span><span class="comment"> *</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span><span class="comment"> * OE high time, is OEH+1 clock cycles</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="comment"> */</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a9401386b5b24fec88b22513244fe3509"> 1078</a></span><span class="preprocessor">#define FEMC_SRCTRL3_OEH_MASK (0xF0000000UL)</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a88aede7b578cc67ec57ea11fa2b04dfa"> 1079</a></span><span class="preprocessor">#define FEMC_SRCTRL3_OEH_SHIFT (28U)</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a9c7345783ad50bf3bb56f1a02dc861f4"> 1080</a></span><span class="preprocessor">#define FEMC_SRCTRL3_OEH_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SRCTRL3_OEH_SHIFT) &amp; FEMC_SRCTRL3_OEH_MASK)</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ae9214c45baf1deea0b52ee61afcea875"> 1081</a></span><span class="preprocessor">#define FEMC_SRCTRL3_OEH_GET(x) (((uint32_t)(x) &amp; FEMC_SRCTRL3_OEH_MASK) &gt;&gt; FEMC_SRCTRL3_OEH_SHIFT)</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span> </div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span><span class="comment">/*</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="comment"> * OEL (RW)</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="comment"> *</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span><span class="comment"> * OE low time, is OEL+1 clock cycles</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="comment"> */</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#acb002f7a0dfffd6b17739d7f5297a10e"> 1088</a></span><span class="preprocessor">#define FEMC_SRCTRL3_OEL_MASK (0xF000000UL)</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ae38ed27b2312190370440838f1271a5d"> 1089</a></span><span class="preprocessor">#define FEMC_SRCTRL3_OEL_SHIFT (24U)</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a2176c448b80d68796d2f37a63b5dee6f"> 1090</a></span><span class="preprocessor">#define FEMC_SRCTRL3_OEL_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SRCTRL3_OEL_SHIFT) &amp; FEMC_SRCTRL3_OEL_MASK)</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a8943787998b8d0694b0dcd69c65cddb5"> 1091</a></span><span class="preprocessor">#define FEMC_SRCTRL3_OEL_GET(x) (((uint32_t)(x) &amp; FEMC_SRCTRL3_OEL_MASK) &gt;&gt; FEMC_SRCTRL3_OEL_SHIFT)</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span> </div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="comment">/*</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="comment"> * WEH (RW)</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span><span class="comment"> *</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span><span class="comment"> * WE high time, is WEH+1 clock cycles</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span><span class="comment"> */</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a60fa34479a527b5e75fc1ce42ded3b4d"> 1098</a></span><span class="preprocessor">#define FEMC_SRCTRL3_WEH_MASK (0xF00000UL)</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a58fb75cb87c725f5910569ec168986db"> 1099</a></span><span class="preprocessor">#define FEMC_SRCTRL3_WEH_SHIFT (20U)</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a6a468a6894d52fcfa4da84ece25ae4ff"> 1100</a></span><span class="preprocessor">#define FEMC_SRCTRL3_WEH_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SRCTRL3_WEH_SHIFT) &amp; FEMC_SRCTRL3_WEH_MASK)</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a7f7b2efb5a5f3237b829fab09d26fbe0"> 1101</a></span><span class="preprocessor">#define FEMC_SRCTRL3_WEH_GET(x) (((uint32_t)(x) &amp; FEMC_SRCTRL3_WEH_MASK) &gt;&gt; FEMC_SRCTRL3_WEH_SHIFT)</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span> </div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span><span class="comment">/*</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span><span class="comment"> * WEL (RW)</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span><span class="comment"> *</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span><span class="comment"> * WE low time, is WEL+1 clock cycles</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span><span class="comment"> */</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a14cfdaabbbe344e4713e6bb362242917"> 1108</a></span><span class="preprocessor">#define FEMC_SRCTRL3_WEL_MASK (0xF0000UL)</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#aed243bd10bc6c89e87461c934cebdc83"> 1109</a></span><span class="preprocessor">#define FEMC_SRCTRL3_WEL_SHIFT (16U)</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a059d2db062d05b513db7818e9338e154"> 1110</a></span><span class="preprocessor">#define FEMC_SRCTRL3_WEL_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SRCTRL3_WEL_SHIFT) &amp; FEMC_SRCTRL3_WEL_MASK)</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ae2cd4d2dfd991fcbbf28179dbd052a0d"> 1111</a></span><span class="preprocessor">#define FEMC_SRCTRL3_WEL_GET(x) (((uint32_t)(x) &amp; FEMC_SRCTRL3_WEL_MASK) &gt;&gt; FEMC_SRCTRL3_WEL_SHIFT)</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span> </div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span><span class="comment">/*</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="comment"> * AH (RW)</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span><span class="comment"> *</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span><span class="comment"> * Address hold time, is AH+1 clock cycles</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span><span class="comment"> */</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ab4aa1bed418f11a30f0acd2861f51870"> 1118</a></span><span class="preprocessor">#define FEMC_SRCTRL3_AH_MASK (0xF000U)</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a084dd76e81e377ca365b06890f52b33e"> 1119</a></span><span class="preprocessor">#define FEMC_SRCTRL3_AH_SHIFT (12U)</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a8059c0414641679b99904aef3f51063b"> 1120</a></span><span class="preprocessor">#define FEMC_SRCTRL3_AH_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SRCTRL3_AH_SHIFT) &amp; FEMC_SRCTRL3_AH_MASK)</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ae4482b30f9fb5ca1d0b5b944d3e702a1"> 1121</a></span><span class="preprocessor">#define FEMC_SRCTRL3_AH_GET(x) (((uint32_t)(x) &amp; FEMC_SRCTRL3_AH_MASK) &gt;&gt; FEMC_SRCTRL3_AH_SHIFT)</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span> </div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span><span class="comment">/*</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span><span class="comment"> * AS (RW)</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span><span class="comment"> *</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span><span class="comment"> * Address setup time, is AS+1 clock cycles</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span><span class="comment"> */</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a4c80f91e534474cb487857e2545c2f6e"> 1128</a></span><span class="preprocessor">#define FEMC_SRCTRL3_AS_MASK (0xF00U)</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#aaa42f0b21ffcd9d869edd81fae0f72e6"> 1129</a></span><span class="preprocessor">#define FEMC_SRCTRL3_AS_SHIFT (8U)</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ab41b3c51ed38214f837bf5fbdbbfb529"> 1130</a></span><span class="preprocessor">#define FEMC_SRCTRL3_AS_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SRCTRL3_AS_SHIFT) &amp; FEMC_SRCTRL3_AS_MASK)</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a25a8d812f9c04a54c327705ac9dac7de"> 1131</a></span><span class="preprocessor">#define FEMC_SRCTRL3_AS_GET(x) (((uint32_t)(x) &amp; FEMC_SRCTRL3_AS_MASK) &gt;&gt; FEMC_SRCTRL3_AS_SHIFT)</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span> </div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span><span class="comment">/*</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span><span class="comment"> * CEH (RW)</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span><span class="comment"> *</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span><span class="comment"> * Chip enable hold time, is CEH+1 clock cycles</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span><span class="comment"> */</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a2c39ec29d7dbe353e9ee46693bf7a491"> 1138</a></span><span class="preprocessor">#define FEMC_SRCTRL3_CEH_MASK (0xF0U)</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a97aa688b64d943dab89f8ea084cf5134"> 1139</a></span><span class="preprocessor">#define FEMC_SRCTRL3_CEH_SHIFT (4U)</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#aded6e1d952236894f97f24ee6b5475be"> 1140</a></span><span class="preprocessor">#define FEMC_SRCTRL3_CEH_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SRCTRL3_CEH_SHIFT) &amp; FEMC_SRCTRL3_CEH_MASK)</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a78362f7af18e6474d1027ea8f4f5c640"> 1141</a></span><span class="preprocessor">#define FEMC_SRCTRL3_CEH_GET(x) (((uint32_t)(x) &amp; FEMC_SRCTRL3_CEH_MASK) &gt;&gt; FEMC_SRCTRL3_CEH_SHIFT)</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span> </div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span><span class="comment">/*</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span><span class="comment"> * CES (RW)</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span><span class="comment"> *</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span><span class="comment"> * Chip enable setup time, is CES+1 clock cycles</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span><span class="comment"> */</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ac97be27886e8e29db856bad960bbed70"> 1148</a></span><span class="preprocessor">#define FEMC_SRCTRL3_CES_MASK (0xFU)</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#aeea357919d9de33f2e3d26f7c8177ba0"> 1149</a></span><span class="preprocessor">#define FEMC_SRCTRL3_CES_SHIFT (0U)</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a7a35a7291e639a02ce05a1ec5e4a3742"> 1150</a></span><span class="preprocessor">#define FEMC_SRCTRL3_CES_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_SRCTRL3_CES_SHIFT) &amp; FEMC_SRCTRL3_CES_MASK)</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a602ce9b5c29f4e2659f7f9c1828787e8"> 1151</a></span><span class="preprocessor">#define FEMC_SRCTRL3_CES_GET(x) (((uint32_t)(x) &amp; FEMC_SRCTRL3_CES_MASK) &gt;&gt; FEMC_SRCTRL3_CES_SHIFT)</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span> </div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span><span class="comment">/* Bitfield definition for register: DLYCFG */</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span><span class="comment">/*</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span><span class="comment"> * OE (RW)</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span><span class="comment"> *</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span><span class="comment"> * delay clock output enable, should be set after setting DLYEN and DLYSEL</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span><span class="comment"> */</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ad68a3e0fa6043e22e829374b8c1ecd9e"> 1159</a></span><span class="preprocessor">#define FEMC_DLYCFG_OE_MASK (0x2000U)</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a0d921cdff4ac997fad779b58f9c4a2ac"> 1160</a></span><span class="preprocessor">#define FEMC_DLYCFG_OE_SHIFT (13U)</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a000f8317a19981036cc52cb04409ac7a"> 1161</a></span><span class="preprocessor">#define FEMC_DLYCFG_OE_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_DLYCFG_OE_SHIFT) &amp; FEMC_DLYCFG_OE_MASK)</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a692763d7bf104458fd152c6534f05dd3"> 1162</a></span><span class="preprocessor">#define FEMC_DLYCFG_OE_GET(x) (((uint32_t)(x) &amp; FEMC_DLYCFG_OE_MASK) &gt;&gt; FEMC_DLYCFG_OE_SHIFT)</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span> </div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span><span class="comment">/*</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span><span class="comment"> * DLYSEL (RW)</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span><span class="comment"> *</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span><span class="comment"> * delay line select, 0 for 1 cell, 31 for all 32 cells</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span><span class="comment"> */</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#af929231c4bc8ddb1a9a0e312ea2e3133"> 1169</a></span><span class="preprocessor">#define FEMC_DLYCFG_DLYSEL_MASK (0x3EU)</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#afce8f8854a0c623d5f6fa5658efc6274"> 1170</a></span><span class="preprocessor">#define FEMC_DLYCFG_DLYSEL_SHIFT (1U)</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ad19db612a6356dfe5027f78df30ef87b"> 1171</a></span><span class="preprocessor">#define FEMC_DLYCFG_DLYSEL_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_DLYCFG_DLYSEL_SHIFT) &amp; FEMC_DLYCFG_DLYSEL_MASK)</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ac9dd5b112de55ca34d54c12120ae0170"> 1172</a></span><span class="preprocessor">#define FEMC_DLYCFG_DLYSEL_GET(x) (((uint32_t)(x) &amp; FEMC_DLYCFG_DLYSEL_MASK) &gt;&gt; FEMC_DLYCFG_DLYSEL_SHIFT)</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span> </div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="comment">/*</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="comment"> * DLYEN (RW)</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span><span class="comment"> *</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="comment"> * delay line enable</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="comment"> */</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a76f2741f41a0511d95e33fb912951398"> 1179</a></span><span class="preprocessor">#define FEMC_DLYCFG_DLYEN_MASK (0x1U)</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a0986e55c3ec9ba00db12f228cb82d3e2"> 1180</a></span><span class="preprocessor">#define FEMC_DLYCFG_DLYEN_SHIFT (0U)</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#ac19801f45890280644aa0418aaf4c32a"> 1181</a></span><span class="preprocessor">#define FEMC_DLYCFG_DLYEN_SET(x) (((uint32_t)(x) &lt;&lt; FEMC_DLYCFG_DLYEN_SHIFT) &amp; FEMC_DLYCFG_DLYEN_MASK)</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a4fa86a24518833da3d623454466d09ba"> 1182</a></span><span class="preprocessor">#define FEMC_DLYCFG_DLYEN_GET(x) (((uint32_t)(x) &amp; FEMC_DLYCFG_DLYEN_MASK) &gt;&gt; FEMC_DLYCFG_DLYEN_SHIFT)</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span> </div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span> </div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span> </div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span><span class="comment">/* BR register group index macro definition */</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a18daa826408dfccaa967afdcb43acffc"> 1187</a></span><span class="preprocessor">#define FEMC_BR_BASE0 (0UL)</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a8ee6017c04c3172006d28d9d1da43cb9"> 1188</a></span><span class="preprocessor">#define FEMC_BR_BASE1 (1UL)</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#abf0586571d2a642f5acafeb407371613"> 1189</a></span><span class="preprocessor">#define FEMC_BR_BASE6 (6UL)</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span> </div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span><span class="comment">/* BR2 register group index macro definition */</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#a2c35f26b54b00766bf87f656353db431"> 1192</a></span><span class="preprocessor">#define FEMC_BR2_BASE0 (0UL)</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__femc__regs_8h.html#aabbfc8ed944e7965ed1f23d63d986dc8"> 1193</a></span><span class="preprocessor">#define FEMC_BR2_BASE1 (1UL)</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span> </div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span> </div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_FEMC_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructFEMC__Type_html"><div class="ttname"><a href="structFEMC__Type.html">FEMC_Type</a></div><div class="ttdef"><b>Definition</b> hpm_femc_regs.h:12</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_0bab427931d655ddd2af7139442554af.html">HPM6P00</a></li><li class="navelem"><a class="el" href="dir_816c333c49150c31054324385fcb9ab7.html">ip</a></li><li class="navelem"><a class="el" href="HPM6P00_2ip_2hpm__femc__regs_8h.html">hpm_femc_regs.h</a></li>
    <li class="footer">Generated on Mon Mar 31 2025 13:17:18 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
