static void\r\nF_1 ( T_1 * V_1 , T_2 * V_2 , T_3 * V_3 )\r\n{\r\nT_4 * V_4 ;\r\nT_3 * V_5 ;\r\nT_5 V_6 , V_7 ;\r\nT_1 * V_8 ;\r\nV_6 = F_2 ( V_1 , 6 ) ;\r\nV_7 = F_2 ( V_1 , 10 ) ;\r\nif ( ( V_6 == 0 ) == ( V_7 == 0 ) )\r\nreturn;\r\nF_3 ( V_2 -> V_9 , V_10 , L_1 ) ;\r\nif ( V_7 == 0 ) {\r\nF_3 ( V_2 -> V_9 , V_11 , L_2 ) ;\r\nV_4 = F_4 ( V_3 , V_12 , V_1 ,\r\n0 , 44 , L_3 ) ;\r\nV_5 = F_5 ( V_4 , V_13 ) ;\r\nF_6 ( V_5 , V_14 , V_1 ,\r\n0 , 4 , V_15 ) ;\r\nF_7 ( V_5 , V_16 , V_1 ,\r\n6 , 2 , V_6 ) ;\r\nV_8 = F_8 ( V_1 , 44 ) ;\r\nF_9 ( V_17 , V_6 , V_8 , V_2 ,\r\nV_3 ) ;\r\n}\r\nif ( V_6 == 0 ) {\r\nF_3 ( V_2 -> V_9 , V_11 , L_4 ) ;\r\nV_4 = F_4 ( V_3 , V_12 , V_1 ,\r\n0 , 56 , L_5 ) ;\r\nV_5 = F_5 ( V_4 , V_13 ) ;\r\nF_6 ( V_5 , V_14 , V_1 ,\r\n0 , 4 , V_15 ) ;\r\nF_7 ( V_5 , V_16 , V_1 ,\r\n10 , 2 , V_7 ) ;\r\nV_8 = F_8 ( V_1 , 56 ) ;\r\nF_9 ( V_17 , V_7 , V_8 , V_2 ,\r\nV_3 ) ;\r\n}\r\n}\r\nvoid\r\nF_10 ( void )\r\n{\r\nstatic T_6 V_18 [] = {\r\n{ & V_14 ,\r\n{ L_6 , L_7 , V_19 , V_20 , NULL , 0x0 ,\r\nNULL , V_21 } } ,\r\n{ & V_16 ,\r\n{ L_8 , L_9 , V_22 , V_23 , F_11 ( V_24 ) , 0x0 ,\r\nNULL , V_21 } } ,\r\n} ;\r\nstatic T_7 * V_25 [] = {\r\n& V_13 ,\r\n} ;\r\nV_12 = F_12 ( L_2 ,\r\nL_1 , L_10 ) ;\r\nF_13 ( V_12 , V_18 , F_14 ( V_18 ) ) ;\r\nF_15 ( V_25 , F_14 ( V_25 ) ) ;\r\n}\r\nvoid\r\nF_16 ( void )\r\n{\r\nT_8 V_26 ;\r\nV_17 = F_17 ( L_11 ) ;\r\nV_26 = F_18 ( F_1 ,\r\nV_12 ) ;\r\nF_19 ( L_12 , V_27 , V_26 ) ;\r\n}
