

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_33_2'
================================================================
* Date:           Sun Apr  2 17:25:25 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_20
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.558 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_2  |        8|        8|         2|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     51|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     42|    -|
|Memory           |        8|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    0|      10|    138|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+--------------+---------+----+---+----+-----+
    |     Instance    |    Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------+--------------+---------+----+---+----+-----+
    |mux_83_8_1_1_U1  |mux_83_8_1_1  |        0|   0|  0|  42|    0|
    +-----------------+--------------+---------+----+---+----+-----+
    |Total            |              |        0|   0|  0|  42|    0|
    +-----------------+--------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+-------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                         Module                        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |bram1_0_U  |dut_Pipeline_VITIS_LOOP_33_2_bram1_0_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     8|    3|     1|           24|
    |bram1_1_U  |dut_Pipeline_VITIS_LOOP_33_2_bram1_1_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     8|    4|     1|           32|
    |bram1_3_U  |dut_Pipeline_VITIS_LOOP_33_2_bram1_1_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     8|    4|     1|           32|
    |bram1_7_U  |dut_Pipeline_VITIS_LOOP_33_2_bram1_1_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     8|    4|     1|           32|
    |bram1_2_U  |dut_Pipeline_VITIS_LOOP_33_2_bram1_2_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     8|    5|     1|           40|
    |bram1_6_U  |dut_Pipeline_VITIS_LOOP_33_2_bram1_2_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     8|    5|     1|           40|
    |bram1_4_U  |dut_Pipeline_VITIS_LOOP_33_2_bram1_4_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     8|    6|     1|           48|
    |bram1_5_U  |dut_Pipeline_VITIS_LOOP_33_2_bram1_5_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|     8|    6|     1|           48|
    +-----------+-------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                       |        8|  0|   0|    0|    64|   37|     8|          296|
    +-----------+-------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1495_1_fu_237_p2     |         +|   0|  0|  11|           3|           3|
    |j_V_fu_217_p2              |         +|   0|  0|  13|           4|           1|
    |ret_V_fu_231_p2            |         +|   0|  0|  14|           6|           6|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1027_fu_211_p2      |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  51|          19|          18|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_V_3   |   9|          2|    4|          8|
    |output_r_TDATA_blk_n     |   9|          2|    1|          2|
    |rhs_fu_76                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   11|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |rhs_fu_76                |  4|   0|    4|          0|
    |trunc_ln2_reg_386        |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 10|   0|   10|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+-----------------+-----+-----+------------+------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_33_2|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_33_2|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_33_2|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_33_2|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_33_2|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  dut_Pipeline_VITIS_LOOP_33_2|  return value|
|output_r_TREADY  |   in|    1|        axis|                      output_r|       pointer|
|output_r_TDATA   |  out|    8|        axis|                      output_r|       pointer|
|output_r_TVALID  |  out|    1|        axis|                      output_r|       pointer|
|trunc_ln         |   in|    6|     ap_none|                      trunc_ln|        scalar|
|trunc_ln1        |   in|    3|     ap_none|                     trunc_ln1|        scalar|
+-----------------+-----+-----+------------+------------------------------+--------------+

