Release 12.4 - xst M.81d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to tmpdir


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "design.prj"

---- Target Parameters
Output File Name                   : "design.ngc"
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : VGA_lab

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED

=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/edu/johmy592/minesweeper/proj/marker_test/proj-synthdir/xst/synth/../../../VGA_lab.vhd" into library work
Parsing entity <VGA_lab>.
Parsing architecture <Behavioral> of entity <vga_lab>.
Parsing VHDL file "/edu/johmy592/minesweeper/proj/marker_test/proj-synthdir/xst/synth/../../../PICT_MEM.vhd" into library work
Parsing entity <PICT_MEM>.
Parsing architecture <Behavioral> of entity <pict_mem>.
Parsing VHDL file "/edu/johmy592/minesweeper/proj/marker_test/proj-synthdir/xst/synth/../../../VGA_MOTOR.vhd" into library work
Parsing entity <VGA_MOTOR>.
Parsing architecture <Behavioral> of entity <vga_motor>.
Parsing VHDL file "/edu/johmy592/minesweeper/proj/marker_test/proj-synthdir/xst/synth/../../../keyboard_handler.vhd" into library work
Parsing entity <keyboard_handler>.
Parsing architecture <behavioral> of entity <keyboard_handler>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <VGA_lab> (architecture <Behavioral>) from library <work>.

Elaborating entity <PICT_MEM> (architecture <Behavioral>) from library <work>.

Elaborating entity <VGA_MOTOR> (architecture <Behavioral>) from library <work>.

Elaborating entity <keyboard_handler> (architecture <behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <VGA_lab>.
    Related source file is "/edu/johmy592/minesweeper/proj/marker_test/VGA_lab.vhd".
INFO:Xst:3010 - "/edu/johmy592/minesweeper/proj/marker_test/VGA_lab.vhd" line 82: Output port <data_out1> of the instance <U1> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/edu/johmy592/minesweeper/proj/marker_test/VGA_lab.vhd" line 88: Output port <KeyPressedOut> of the instance <U3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <VGA_lab> synthesized.

Synthesizing Unit <PICT_MEM>.
    Related source file is "/edu/johmy592/minesweeper/proj/marker_test/PICT_MEM.vhd".
    Found 2048x8-bit dual-port RAM <Mram_pictMem> for signal <pictMem>.
    Found 8-bit register for signal <data_out2>.
    Found 8-bit register for signal <data_out1>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <PICT_MEM> synthesized.

Synthesizing Unit <VGA_MOTOR>.
    Related source file is "/edu/johmy592/minesweeper/proj/marker_test/VGA_MOTOR.vhd".
WARNING:Xst:647 - Input <data<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'tileMem', unconnected in block 'VGA_MOTOR', is tied to its initial value.
WARNING:Xst:2999 - Signal 'marker_rom', unconnected in block 'VGA_MOTOR', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <tileMem>, simulation mismatch.
    Found 3840x8-bit single-port Read Only RAM <Mram_tileMem> for signal <tileMem>.
    Found 256x8-bit single-port Read Only RAM <Mram_marker_rom> for signal <marker_rom>.
    Found 10-bit register for signal <Xpixel>.
    Found 10-bit register for signal <Ypixel>.
    Found 8-bit register for signal <tilePixel>.
    Found 8-bit register for signal <markerPixel>.
    Found 2-bit register for signal <ClkDiv>.
    Found 2-bit adder for signal <ClkDiv[1]_GND_35_o_add_0_OUT> created at line 1241.
    Found 10-bit adder for signal <Xpixel[9]_GND_35_o_add_5_OUT> created at line 1241.
    Found 10-bit adder for signal <Ypixel[9]_GND_35_o_add_14_OUT> created at line 1241.
    Found 11-bit adder for signal <addr> created at line 424.
    Found 5x4-bit multiplier for signal <PWR_6_o_Ypixel[8]_MuLt_33_OUT> created at line 424.
    Found 10-bit comparator lessequal for signal <n0010> created at line 363
    Found 10-bit comparator lessequal for signal <n0012> created at line 363
    Found 10-bit comparator lessequal for signal <n0023> created at line 385
    Found 10-bit comparator lessequal for signal <n0025> created at line 385
    Found 10-bit comparator lessequal for signal <n0029> created at line 393
    Found 10-bit comparator lessequal for signal <n0031> created at line 393
    Found 4-bit comparator equal for signal <Ypixel[8]_y_pos[3]_equal_28_o> created at line 411
    Found 5-bit comparator equal for signal <Xpixel[9]_x_pos[4]_equal_29_o> created at line 411
    Summary:
	inferred   2 RAM(s).
	inferred   1 Multiplier(s).
	inferred   4 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <VGA_MOTOR> synthesized.

Synthesizing Unit <keyboard_handler>.
    Related source file is "/edu/johmy592/minesweeper/proj/marker_test/keyboard_handler.vhd".
    Found 1-bit register for signal <PS2Data>.
    Found 1-bit register for signal <PS2Clk_Q1>.
    Found 1-bit register for signal <PS2Clk_Q2>.
    Found 11-bit register for signal <PS2Data_sr>.
    Found 5-bit register for signal <Xpos>.
    Found 4-bit register for signal <Ypos>.
    Found 1-bit register for signal <PS2Clk>.
    Found 128x4-bit Read Only RAM for signal <_n0482>
    Summary:
	inferred   1 RAM(s).
	inferred  24 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <keyboard_handler> synthesized.
RTL-Simplification CPUSTAT: 0.09 
RTL-BasicInf CPUSTAT: 0.15 
RTL-BasicOpt CPUSTAT: 0.01 
RTL-Remain-Bus CPUSTAT: 0.00 

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 128x4-bit single-port Read Only RAM                   : 1
 2048x8-bit dual-port RAM                              : 1
 256x8-bit single-port Read Only RAM                   : 1
 3840x8-bit single-port Read Only RAM                  : 1
# Multipliers                                          : 1
 5x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 2
 11-bit adder                                          : 1
 2-bit adder                                           : 1
# Registers                                            : 14
 1-bit register                                        : 4
 10-bit register                                       : 2
 11-bit register                                       : 1
 2-bit register                                        : 1
 4-bit register                                        : 1
 5-bit register                                        : 1
 8-bit register                                        : 4
# Comparators                                          : 8
 10-bit comparator lessequal                           : 6
 4-bit comparator equal                                : 1
 5-bit comparator equal                                : 1
# Multiplexers                                         : 6
 4-bit 2-to-1 multiplexer                              : 3
 5-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <PICT_MEM>.
INFO:Xst:3040 - The RAM <Mram_pictMem> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_out1> <data_out2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <data_out1>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <addr2>         |          |
    |     diB            | connected to signal <GND>           |          |
    |     doB            | connected to signal <data_out2>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <PICT_MEM> synthesized (advanced).

Synthesizing (advanced) Unit <VGA_MOTOR>.
The following registers are absorbed into counter <ClkDiv>: 1 register on signal <ClkDiv>.
The following registers are absorbed into counter <Xpixel>: 1 register on signal <Xpixel>.
The following registers are absorbed into counter <Ypixel>: 1 register on signal <Ypixel>.
	Multiplier <Mmult_PWR_6_o_Ypixel[8]_MuLt_33_OUT> in block <VGA_MOTOR> and adder/subtractor <Madd_addr> in block <VGA_MOTOR> are combined into a MAC<Maddsub_PWR_6_o_Ypixel[8]_MuLt_33_OUT>.
INFO:Xst:3040 - The RAM <Mram_tileMem> will be implemented as a BLOCK RAM, absorbing the following register(s): <tilePixel>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 3840-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(data,Ypixel<4:1>,Xpixel<4:1>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <tilePixel>     |          |
    |     dorstA         | connected to signal <blank>         | high     |
    | reset value        | 00000000                                       |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3040 - The RAM <Mram_marker_rom> will be implemented as a BLOCK RAM, absorbing the following register(s): <markerPixel>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(Ypixel<4:1>,Xpixel<4:1>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <markerPixel>   |          |
    |     dorstA         | connected to internal node          | low      |
    | reset value        | 11111111                                       |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <VGA_MOTOR> synthesized (advanced).

Synthesizing (advanced) Unit <keyboard_handler>.
INFO:Xst:3048 - The small RAM <Mram__n0482> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 4-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PS2Data_sr<7:1>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <keyboard_handler> synthesized (advanced).
WARNING:Xst:2677 - Node <PS2Data_sr_0> of sequential type is unconnected in block <keyboard_handler>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 128x4-bit single-port distributed Read Only RAM       : 1
 2048x8-bit dual-port block RAM                        : 1
 256x8-bit single-port block Read Only RAM             : 1
 3840x8-bit single-port block Read Only RAM            : 1
# MACs                                                 : 1
 5x4-to-11-bit MAC                                     : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 2-bit up counter                                      : 1
# Registers                                            : 23
 Flip-Flops                                            : 23
# Comparators                                          : 8
 10-bit comparator lessequal                           : 6
 4-bit comparator equal                                : 1
 5-bit comparator equal                                : 1
# Multiplexers                                         : 6
 4-bit 2-to-1 multiplexer                              : 3
 5-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <Ypos_3> has a constant value of 0 in block <keyboard_handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Xpos_3> has a constant value of 0 in block <keyboard_handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Xpos_4> has a constant value of 0 in block <keyboard_handler>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Ypos_1> in Unit <keyboard_handler> is equivalent to the following FF/Latch, which will be removed : <Xpos_1> 
INFO:Xst:2261 - The FF/Latch <Ypos_2> in Unit <keyboard_handler> is equivalent to the following FF/Latch, which will be removed : <Xpos_2> 
INFO:Xst:2261 - The FF/Latch <Ypos_0> in Unit <keyboard_handler> is equivalent to the following FF/Latch, which will be removed : <Xpos_0> 

Optimizing unit <VGA_lab> ...

Optimizing unit <VGA_MOTOR> ...

Optimizing unit <keyboard_handler> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block VGA_lab, actual ratio is 1.

Final Macro Processing ...

Processing Unit <VGA_lab> :
	Found 3-bit shift register for signal <U3/PS2Data_sr_8>.
Unit <VGA_lab> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 36
 Flip-Flops                                            : 36
# Shift Registers                                      : 1
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : design.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 146
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 20
#      LUT2                        : 10
#      LUT3                        : 14
#      LUT4                        : 24
#      LUT5                        : 9
#      LUT6                        : 15
#      MUXCY                       : 22
#      VCC                         : 1
#      XORCY                       : 24
# FlipFlops/Latches                : 37
#      FD                          : 22
#      FDE                         : 11
#      FDR                         : 3
#      FDS                         : 1
# RAMS                             : 4
#      RAMB16BWER                  : 3
#      RAMB8BWER                   : 1
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 3
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              37  out of  18224     0%  
 Number of Slice LUTs:                   99  out of   9112     1%  
    Number used as Logic:                98  out of   9112     1%  
    Number used as Memory:                1  out of   2176     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    107
   Number with an unused Flip Flop:      70  out of    107    65%  
   Number with an unused LUT:             8  out of    107     7%  
   Number of fully used LUT-FF pairs:    29  out of    107    27%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    232     6%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                4  out of     32    12%  
    Number using Block RAM only:          4
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 42    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.585ns (Maximum Frequency: 218.122MHz)
   Minimum input arrival time before clock: 3.698ns
   Maximum output required time after clock: 7.870ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.585ns (frequency: 218.122MHz)
  Total number of paths / destination ports: 938 / 93
-------------------------------------------------------------------------
Delay:               4.585ns (Levels of Logic = 4)
  Source:            U2/Xpixel_0 (FF)
  Destination:       U2/Ypixel_5 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U2/Xpixel_0 to U2/Ypixel_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   1.028  U2/Xpixel_0 (U2/Xpixel_0)
     LUT5:I0->O            1   0.203   0.580  U2/Xpixel[9]_PWR_6_o_equal_5_o<9>_SW0 (N4)
     LUT6:I5->O            3   0.205   0.651  U2/Xpixel[9]_PWR_6_o_equal_5_o<9> (U2/Xpixel[9]_PWR_6_o_equal_5_o)
     LUT3:I2->O           10   0.205   0.961  U2/_n0115_inv1 (U2/_n0115_inv)
     LUT4:I2->O            1   0.203   0.000  U2/Ypixel_5_rstpot (U2/Ypixel_5_rstpot)
     FD:D                      0.102          U2/Ypixel_5
    ----------------------------------------
    Total                      4.585ns (1.365ns logic, 3.220ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 26 / 26
-------------------------------------------------------------------------
Offset:              3.698ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       U2/Ypixel_5 (FF)
  Destination Clock: clk rising

  Data Path: rst to U2/Ypixel_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   1.109  rst_IBUF (rst_IBUF)
     LUT6:I0->O           10   0.203   0.857  U2/Mcount_Ypixel_val3 (U2/Mcount_Ypixel_val)
     LUT4:I3->O            1   0.205   0.000  U2/Ypixel_5_rstpot (U2/Ypixel_5_rstpot)
     FD:D                      0.102          U2/Ypixel_5
    ----------------------------------------
    Total                      3.698ns (1.732ns logic, 1.966ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 103 / 10
-------------------------------------------------------------------------
Offset:              7.870ns (Levels of Logic = 4)
  Source:            U2_Mram_marker_rom (RAM)
  Destination:       vgaRed<2> (PAD)
  Source Clock:      clk rising

  Data Path: U2_Mram_marker_rom to vgaRed<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKAWRCLK->DOADO2    2   1.650   0.845  U2_Mram_marker_rom (U2/markerPixel<2>)
     LUT3:I0->O            1   0.205   0.580  U2/PWR_6_o_markerPixel[7]_equal_36_o<7>_SW0 (N2)
     LUT6:I5->O            8   0.205   1.031  U2/PWR_6_o_markerPixel[7]_equal_36_o<7> (U2/PWR_6_o_markerPixel[7]_equal_36_o)
     LUT3:I0->O            1   0.205   0.579  U2/Mmux_pixel_out81 (vgaRed_2_OBUF)
     OBUF:I->O                 2.571          vgaRed_2_OBUF (vgaRed<2>)
    ----------------------------------------
    Total                      7.870ns (4.836ns logic, 3.035ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.585|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 4.76 secs
 
--> 


Total memory usage is 461700 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    9 (   0 filtered)

