<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `ostd/src/arch/x86/io.rs`."><title>io.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../../../../" data-static-root-path="../../../../static.files/" data-current-crate="ostd" data-themes="" data-resource-suffix="" data-rustdoc-version="1.94.0-nightly (1aa9bab4e 2025-12-05)" data-channel="nightly" data-search-js="search-9e2438ea.js" data-stringdex-js="stringdex-a3946164.js" data-settings-js="settings-c38705f0.js" ><script src="../../../../static.files/storage-e2aeef58.js"></script><script defer src="../../../../static.files/src-script-813739b1.js"></script><script defer src="../../../../src-files.js"></script><script defer src="../../../../static.files/main-a410ff4d.js"></script><noscript><link rel="stylesheet" href="../../../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">ostd/arch/x86/</div>io.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-2"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="comment">// SPDX-License-Identifier: MPL-2.0
<a href=#2 id=2 data-nosnippet>2</a>
<a href=#3 id=3 data-nosnippet>3</a></span><span class="kw">use </span>alloc::vec::Vec;
<a href=#4 id=4 data-nosnippet>4</a>
<a href=#5 id=5 data-nosnippet>5</a><span class="kw">use </span>align_ext::AlignExt;
<a href=#6 id=6 data-nosnippet>6</a>
<a href=#7 id=7 data-nosnippet>7</a><span class="kw">use crate</span>::{boot::memory_region::MemoryRegionType, io::IoMemAllocatorBuilder};
<a href=#8 id=8 data-nosnippet>8</a>
<a href=#9 id=9 data-nosnippet>9</a><span class="doccomment">/// Initializes the allocatable MMIO area based on the x86-64 memory distribution map.
<a href=#10 id=10 data-nosnippet>10</a>///
<a href=#11 id=11 data-nosnippet>11</a>/// In x86-64, the available physical memory area is divided into two regions below 32 bits (Low memory)
<a href=#12 id=12 data-nosnippet>12</a>/// and above (High memory). The area from the top of low memory to 0xffff_ffff and the area after the
<a href=#13 id=13 data-nosnippet>13</a>/// top of high memory are available MMIO areas.
<a href=#14 id=14 data-nosnippet>14</a>///
<a href=#15 id=15 data-nosnippet>15</a>/// This memory layout is documented in Intel's datasheets. The MMIO area is defined by specific
<a href=#16 id=16 data-nosnippet>16</a>/// registers that are configured by the BIOS and locked down, preventing the OS from reconfiguring
<a href=#17 id=17 data-nosnippet>17</a>/// them. For the details, one can read the "Processor Configuration Register Definitions and
<a href=#18 id=18 data-nosnippet>18</a>/// Address Ranges" section in the "10th Generation Intel(R) Processor Families" datasheet
<a href=#19 id=19 data-nosnippet>19</a>/// (&lt;https://www.intel.com/content/dam/www/public/us/en/documents/datasheets/10th-gen-core-families-datasheet-vol-2-datasheet.pdf&gt;).
<a href=#20 id=20 data-nosnippet>20</a>/// However, note that these specifics may differ between CPU generations and those manufactured by
<a href=#21 id=21 data-nosnippet>21</a>/// other vendors.
<a href=#22 id=22 data-nosnippet>22</a>///
<a href=#23 id=23 data-nosnippet>23</a>/// # Safety
<a href=#24 id=24 data-nosnippet>24</a>///
<a href=#25 id=25 data-nosnippet>25</a>/// 1. This function must be called only once in the boot context of the
<a href=#26 id=26 data-nosnippet>26</a>///    bootstrapping processor.
<a href=#27 id=27 data-nosnippet>27</a>/// 2. This function must be called after the kernel page table is activated on
<a href=#28 id=28 data-nosnippet>28</a>///    the bootstrapping processor.
<a href=#29 id=29 data-nosnippet>29</a></span><span class="kw">pub</span>(<span class="kw">super</span>) <span class="kw">unsafe fn </span>construct_io_mem_allocator_builder() -&gt; IoMemAllocatorBuilder {
<a href=#30 id=30 data-nosnippet>30</a>    <span class="comment">// TODO: Add MMIO regions below 1MB (e.g., VGA framebuffer).
<a href=#31 id=31 data-nosnippet>31</a>    </span><span class="kw">let </span>regions = <span class="kw-2">&amp;</span><span class="kw">crate</span>::boot::EARLY_INFO.get().unwrap().memory_regions;
<a href=#32 id=32 data-nosnippet>32</a>    <span class="kw">let </span><span class="kw-2">mut </span>ranges = Vec::with_capacity(<span class="number">2</span>);
<a href=#33 id=33 data-nosnippet>33</a>
<a href=#34 id=34 data-nosnippet>34</a>    <span class="kw">let </span>reserved_filter = regions.iter().filter(|r| {
<a href=#35 id=35 data-nosnippet>35</a>        r.typ() != MemoryRegionType::Unknown
<a href=#36 id=36 data-nosnippet>36</a>            &amp;&amp; r.typ() != MemoryRegionType::Reserved
<a href=#37 id=37 data-nosnippet>37</a>            &amp;&amp; r.typ() != MemoryRegionType::Framebuffer
<a href=#38 id=38 data-nosnippet>38</a>    });
<a href=#39 id=39 data-nosnippet>39</a>
<a href=#40 id=40 data-nosnippet>40</a>    <span class="comment">// Find the TOLM (Top of Low Memory) and initialize Low MMIO region (TOLM ~ LOW_MMIO_TOP).
<a href=#41 id=41 data-nosnippet>41</a>    // Align start address to LOW_MMIO_ALIGN (according to Intel's datasheets, the lower 20 bits
<a href=#42 id=42 data-nosnippet>42</a>    // are zeroed).
<a href=#43 id=43 data-nosnippet>43</a>    </span><span class="kw">const </span>LOW_MMIO_TOP: usize = <span class="number">0x1_0000_0000</span>; <span class="comment">// 4 GiB, 32 bits
<a href=#44 id=44 data-nosnippet>44</a>    </span><span class="kw">const </span>LOW_MMIO_ALIGN: usize = <span class="number">0x10_0000</span>; <span class="comment">// 1 MiB, 20 bits
<a href=#45 id=45 data-nosnippet>45</a>    </span><span class="kw">let </span>(lower_half_base, lower_half_len) = reserved_filter
<a href=#46 id=46 data-nosnippet>46</a>        .clone()
<a href=#47 id=47 data-nosnippet>47</a>        .filter(|r| r.base() &lt; LOW_MMIO_TOP)
<a href=#48 id=48 data-nosnippet>48</a>        .max_by(|a, b| a.base().cmp(<span class="kw-2">&amp;</span>b.base()))
<a href=#49 id=49 data-nosnippet>49</a>        .map(|reg| (reg.base(), reg.len()))
<a href=#50 id=50 data-nosnippet>50</a>        .unwrap();
<a href=#51 id=51 data-nosnippet>51</a>
<a href=#52 id=52 data-nosnippet>52</a>    <span class="kw">let </span>mmio_start_addr = (lower_half_base + lower_half_len).align_up(LOW_MMIO_ALIGN);
<a href=#53 id=53 data-nosnippet>53</a>    <span class="macro">assert!</span>(mmio_start_addr &lt; LOW_MMIO_TOP);
<a href=#54 id=54 data-nosnippet>54</a>    ranges.push(mmio_start_addr..LOW_MMIO_TOP);
<a href=#55 id=55 data-nosnippet>55</a>
<a href=#56 id=56 data-nosnippet>56</a>    <span class="comment">// Find the TOHM (Top of High Memory) and initialize High MMIO region (TOHM ~ HIGH_MMIO_TOP).
<a href=#57 id=57 data-nosnippet>57</a>    // Align start address to HIGH_MMIO_ALIGN (according to Intel's datasheets, the lower 20 bits
<a href=#58 id=58 data-nosnippet>58</a>    // are zeroed).
<a href=#59 id=59 data-nosnippet>59</a>    //
<a href=#60 id=60 data-nosnippet>60</a>    // TODO: Use the CPUID instruction to determine the maximum number of bits in physical
<a href=#61 id=61 data-nosnippet>61</a>    // addresses. We use 52 bits here, which is the architectural limit for physical addresses.
<a href=#62 id=62 data-nosnippet>62</a>    </span><span class="kw">const </span>HIGH_MMIO_TOP: usize = <span class="number">0x10_0000_0000_0000</span>; <span class="comment">// 4 PiB, 52 bits
<a href=#63 id=63 data-nosnippet>63</a>    </span><span class="kw">const </span>HIGH_MMIO_ALIGN: usize = <span class="number">0x10_0000</span>; <span class="comment">// 1 MiB, 20 bits
<a href=#64 id=64 data-nosnippet>64</a>    </span><span class="kw">let </span>(upper_half_base, upper_half_len) = reserved_filter
<a href=#65 id=65 data-nosnippet>65</a>        .filter(|r| r.base() &gt;= LOW_MMIO_TOP)
<a href=#66 id=66 data-nosnippet>66</a>        .max_by(|a, b| a.base().cmp(<span class="kw-2">&amp;</span>b.base()))
<a href=#67 id=67 data-nosnippet>67</a>        .map(|reg| (reg.base(), reg.len()))
<a href=#68 id=68 data-nosnippet>68</a>        .unwrap_or((LOW_MMIO_TOP, <span class="number">0</span>));
<a href=#69 id=69 data-nosnippet>69</a>
<a href=#70 id=70 data-nosnippet>70</a>    <span class="kw">let </span>mmio_start_addr = (upper_half_base + upper_half_len).align_up(HIGH_MMIO_ALIGN);
<a href=#71 id=71 data-nosnippet>71</a>    <span class="macro">assert!</span>(mmio_start_addr &lt; HIGH_MMIO_TOP);
<a href=#72 id=72 data-nosnippet>72</a>    ranges.push(mmio_start_addr..HIGH_MMIO_TOP);
<a href=#73 id=73 data-nosnippet>73</a>
<a href=#74 id=74 data-nosnippet>74</a>    <span class="comment">// SAFETY:
<a href=#75 id=75 data-nosnippet>75</a>    // 1. This is the only place that creates an `IoMemAllocatorBuilder`. The
<a href=#76 id=76 data-nosnippet>76</a>    //    caller ensures that the function is only called once.
<a href=#77 id=77 data-nosnippet>77</a>    // 2. The caller ensures that the kernel page table is already activated.
<a href=#78 id=78 data-nosnippet>78</a>    // 3. The range is guaranteed not to access physical memory.
<a href=#79 id=79 data-nosnippet>79</a>    </span><span class="kw">unsafe </span>{ IoMemAllocatorBuilder::new(ranges) }
<a href=#80 id=80 data-nosnippet>80</a>}
<a href=#81 id=81 data-nosnippet>81</a>
<a href=#82 id=82 data-nosnippet>82</a><span class="doccomment">/// Port I/O definition reference: &lt;https://bochs.sourceforge.io/techspec/PORTS.LST&gt;.
<a href=#83 id=83 data-nosnippet>83</a></span><span class="kw">pub const </span>MAX_IO_PORT: u16 = u16::MAX;
</code></pre></div></section></main></body></html>