@E: CD145 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd":25:8:25:16|Formal, "fifo_data", and actual agree on type but not on size
@E: CD145 :"C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Top.vhd":176:4:176:30|Formal, "fifo_data", and actual agree on type but not on size
@E::Errors, while synthesis.

