{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "vce_HuC6260.sv(150) " "Verilog HDL warning at vce_HuC6260.sv(150): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../HuC6260/vce_HuC6260.sv" "" { Text "/afs/ece.cmu.edu/usr/fseidel/Private/18-500/PCE-HD/src/rtl/HuC6260/vce_HuC6260.sv" 150 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 1 0 "Analysis & Synthesis" 1 -1 1522547078746 "|ChipInterface|vce_HuC6260:vce"}
