INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Lab/Lab2/Lav1_indicator.sim/sim_1/synth/func/xsim/testbench_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module SevenSegmentLED
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-311] analyzing module cnt__parameterized0
INFO: [VRFC 10-311] analyzing module cnt__parameterized0_3
INFO: [VRFC 10-311] analyzing module cnt__parameterized0_5
INFO: [VRFC 10-311] analyzing module cnt__parameterized0_7
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-311] analyzing module debouncer_0
INFO: [VRFC 10-311] analyzing module debouncer_1
INFO: [VRFC 10-311] analyzing module debouncer_2
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-311] analyzing module sync
INFO: [VRFC 10-311] analyzing module sync_4
INFO: [VRFC 10-311] analyzing module sync_6
INFO: [VRFC 10-311] analyzing module sync_8
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Lab/Lab2/Lav1_indicator.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
