#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Apr  5 14:22:08 2024
# Process ID: 24976
# Current directory: K:/Z01_ArchiveProj/00_Project/03_DESD/07_LAB2/01_proj/jstkLab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17916 K:\Z01_ArchiveProj\00_Project\03_DESD\07_LAB2\01_proj\jstkLab2\jstkLab2.xpr
# Log file: K:/Z01_ArchiveProj/00_Project/03_DESD/07_LAB2/01_proj/jstkLab2/vivado.log
# Journal file: K:/Z01_ArchiveProj/00_Project/03_DESD/07_LAB2/01_proj/jstkLab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project K:/Z01_ArchiveProj/00_Project/03_DESD/07_LAB2/01_proj/jstkLab2/jstkLab2.xpr
INFO: [Project 1-313] Project file moved from 'K:/Z01_ArchiveProj/00_Project/03_DESD/07_LAB2/jstkLab2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'K:/A00_LINUX/VIVADO/xlinx202002/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {K:/Z01_ArchiveProj/00_Project/03_DESD/07_LAB2/01_proj/jstkLab2/jstkLab2.srcs/sources_1/bd/jsk_top/jsk_top.bd}
Reading block design file <K:/Z01_ArchiveProj/00_Project/03_DESD/07_LAB2/01_proj/jstkLab2/jstkLab2.srcs/sources_1/bd/jsk_top/jsk_top.bd>...
Successfully read diagram <jsk_top> from block design file <K:/Z01_ArchiveProj/00_Project/03_DESD/07_LAB2/01_proj/jstkLab2/jstkLab2.srcs/sources_1/bd/jsk_top/jsk_top.bd>
set_property  ip_repo_paths  K:/Z01_ArchiveProj/00_Project/03_DESD/DOC/IP_CORE/AXI4-Stream_UART [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'k:/Z01_ArchiveProj/00_Project/03_DESD/DOC/IP_CORE/AXI4-Stream_UART'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  K:/Z01_ArchiveProj/00_Project/03_DESD/DOC/IP_CORE [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'k:/Z01_ArchiveProj/00_Project/03_DESD/DOC/IP_CORE'.
startgroup
create_bd_cell -type ip -vlnv DigiLAB:ip:axi4stream_spi_master:1.0 axi4stream_spi_master_0
endgroup
startgroup
create_bd_cell -type ip -vlnv DigiLAB:ip:AXI4Stream_UART:1.1 AXI4Stream_UART_0
endgroup
set_property location {2 443 -287} [get_bd_cells AXI4Stream_UART_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "jsk_top" 
INFO: [BoardInterface 100-3] current_bd_design jsk_top
INFO: [BoardInterface 100-10] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /clk_wiz_0]
INFO: [BoardInterface 100-12] set_property CONFIG.CLK_IN1_BOARD_INTERFACE sys_clock [get_bd_cells -quiet /clk_wiz_0]
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
INFO: [BoardInterface 100-110] create_bd_port -dir I sys_clock -type clk
INFO: [BoardInterface 100-105] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
INFO: [BoardInterface 100-106] set_property CONFIG.PHASE 0.000 /sys_clock
INFO: [BoardInterface 100-111] connect_bd_net /sys_clock /clk_wiz_0/clk_in1
INFO: [BoardInterface 100-114] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
endgroup
set_property location {0.5 35 -132} [get_bd_cells clk_wiz_0]
regenerate_bd_layout -routing
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
apply_board_connection -board_interface "reset" -ip_intf "clk_wiz_0/reset" -diagram "jsk_top" 
INFO: [BoardInterface 100-3] current_bd_design jsk_top
INFO: [BoardInterface 100-12] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells -quiet /clk_wiz_0]
INFO: [BoardInterface 100-110] create_bd_port -dir I reset -type rst
INFO: [BoardInterface 100-107] set_property CONFIG.POLARITY  /reset
INFO: [BoardInterface 100-111] connect_bd_net /reset /clk_wiz_0/reset
INFO: [BoardInterface 100-123] set_property CONFIG.POLARITY ACTIVE_HIGH /reset
set_property location {1 87 70} [get_bd_cells clk_wiz_0]
set_property location {1.5 425 95} [get_bd_cells proc_sys_reset_0]
regenerate_bd_layout -routing
set_property location {1 123 213} [get_bd_cells proc_sys_reset_0]
regenerate_bd_layout -routing
apply_board_connection -board_interface "usb_uart" -ip_intf "AXI4Stream_UART_0/UART" -diagram "jsk_top" 
INFO: [BoardInterface 100-3] current_bd_design jsk_top
INFO: [BoardInterface 100-10] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /AXI4Stream_UART_0]
INFO: [BoardInterface 100-12] set_property CONFIG.UART_BOARD_INTERFACE usb_uart [get_bd_cells -quiet /AXI4Stream_UART_0]
INFO: [BoardInterface 100-108] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 usb_uart
INFO: [BoardInterface 100-109] connect_bd_intf_net /usb_uart /AXI4Stream_UART_0/UART
save_bd_design
Wrote  : <K:\Z01_ArchiveProj\00_Project\03_DESD\07_LAB2\01_proj\jstkLab2\jstkLab2.srcs\sources_1\bd\jsk_top\jsk_top.bd> 
Wrote  : <K:/Z01_ArchiveProj/00_Project/03_DESD/07_LAB2/01_proj/jstkLab2/jstkLab2.srcs/sources_1/bd/jsk_top/ui/bd_92eaaef8.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr  5 14:58:02 2024...
