set_min_delay 4.0 -from {clk1 clk2} -rise_from [get_ports {clk0}] -through net1 -rise_through net1 -fall_through xor* -to [get_pins flop_Q] -rise_to pin* -fall_to clk1 -ignore_clock_latency -probe -reset_path
