

================================================================
== Vitis HLS Report for 'conv3'
================================================================
* Date:           Mon Oct 30 16:35:29 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  1272181306|  1272181306|  12.722 sec|  12.722 sec|  1272181306|  1272181306|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+------------+------------+----------+-----------+-----------+------+----------+
        |                             |     Latency (cycles)    | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |     min    |     max    |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+------------+------------+----------+-----------+-----------+------+----------+
        |- TJ                         |  1272181305|  1272181305|  84812087|          -|          -|    15|        no|
        | + TI                        |    84812085|    84812085|   5654139|          -|          -|    15|        no|
        |  ++ TN                      |     5648032|     5648032|   1412008|          -|          -|     4|        no|
        |   +++ TN.1                  |        3528|        3528|         1|          -|          -|  3528|        no|
        |   +++ VITIS_LOOP_98_1       |       39160|       39160|      4895|          -|          -|     8|        no|
        |    ++++ VITIS_LOOP_99_2     |        4893|        4893|       233|          -|          -|    21|        no|
        |     +++++ VITIS_LOOP_100_3  |         231|         231|        11|          -|          -|    21|        no|
        |   +++ TY                    |     1369316|     1369316|     80548|          -|          -|    17|        no|
        |    ++++ TX                  |       80546|       80546|      4738|          -|          -|    17|        no|
        |     +++++ KY                |        4735|        4735|       947|          -|          -|     5|        no|
        |      ++++++ KX              |         945|         945|       189|          -|          -|     5|        no|
        |       +++++++ NIN           |         187|         187|        23|          -|          -|     8|        no|
        |  ++ VITIS_LOOP_121_2        |        5814|        5814|       342|          -|          -|    17|        no|
        |   +++ VITIS_LOOP_122_3      |         340|         340|        20|          -|          -|    17|        no|
        |  ++ TI.3                    |         289|         289|         1|          -|          -|   289|        no|
        +-----------------------------+------------+------------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 68
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 47 
5 --> 5 6 
6 --> 7 19 
7 --> 8 6 
8 --> 9 7 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 8 
19 --> 20 4 
20 --> 21 19 
21 --> 22 
22 --> 23 20 
23 --> 24 22 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 23 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 24 
47 --> 48 68 
48 --> 49 47 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 48 
68 --> 68 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 69 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_21, i32 0, i32 0, void @empty_32, i32 0, i32 1, void @empty_39, void @empty_35, void @empty_32, i32 16, i32 16, i32 16, i32 16, void @empty_32, void @empty_32, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv3.cpp:31]   --->   Operation 71 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%conv3_biases_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv3_biases_0_0_val" [src/conv3.cpp:31]   --->   Operation 72 'read' 'conv3_biases_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv3_weights" [src/conv3.cpp:31]   --->   Operation 73 'read' 'conv3_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv3.cpp:31]   --->   Operation 74 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 0, i4 %tj" [src/conv3.cpp:31]   --->   Operation 75 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TI" [src/conv3.cpp:31]   --->   Operation 76 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tj_1 = load i4 %tj" [src/conv3.cpp:31]   --->   Operation 77 'load' 'tj_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.79ns)   --->   "%icmp_ln31 = icmp_eq  i4 %tj_1, i4 15" [src/conv3.cpp:31]   --->   Operation 78 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.79ns)   --->   "%add_ln31 = add i4 %tj_1, i4 1" [src/conv3.cpp:31]   --->   Operation 79 'add' 'add_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %TI.split, void %for.end81" [src/conv3.cpp:31]   --->   Operation 80 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv3.cpp:31]   --->   Operation 81 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [src/conv3.cpp:31]   --->   Operation 82 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tj_1, i4 %tj_1" [src/conv3.cpp:31]   --->   Operation 83 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i8 %tmp" [src/conv3.cpp:32]   --->   Operation 84 'zext' 'zext_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.42ns)   --->   "%br_ln32 = br void %TN" [src/conv3.cpp:32]   --->   Operation 85 'br' 'br_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.42>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln79 = ret" [src/conv3.cpp:79]   --->   Operation 86 'ret' 'ret_ln79' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.22>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%ti = phi i4 %add_ln32, void %_Z21export_buffer_tile_c3PA17_A17_fPA255_A255_fiiPf.exit, i4 0, void %TI.split" [src/conv3.cpp:32]   --->   Operation 87 'phi' 'ti' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.79ns)   --->   "%icmp_ln32 = icmp_eq  i4 %ti, i4 15" [src/conv3.cpp:32]   --->   Operation 88 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.79ns)   --->   "%add_ln32 = add i4 %ti, i4 1" [src/conv3.cpp:32]   --->   Operation 89 'add' 'add_ln32' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %TN.split, void %for.inc79" [src/conv3.cpp:32]   --->   Operation 90 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv3.cpp:32]   --->   Operation 91 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [src/conv3.cpp:32]   --->   Operation 92 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %ti, i4 0" [src/conv3.cpp:32]   --->   Operation 93 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%ti_cast17 = zext i4 %ti" [src/conv3.cpp:32]   --->   Operation 94 'zext' 'ti_cast17' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.42ns)   --->   "%br_ln39 = br void %NOUT" [src/conv3.cpp:39]   --->   Operation 95 'br' 'br_ln39' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_3 : Operation 96 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 %add_ln31, i4 %tj" [src/conv3.cpp:31]   --->   Operation 96 'store' 'store_ln31' <Predicate = (icmp_ln32)> <Delay = 0.42>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TI" [src/conv3.cpp:31]   --->   Operation 97 'br' 'br_ln31' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.67>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%tn = phi i3 %add_ln39, void %for.inc73, i3 0, void %TN.split" [src/conv3.cpp:39]   --->   Operation 98 'phi' 'tn' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.67ns)   --->   "%icmp_ln39 = icmp_eq  i3 %tn, i3 4" [src/conv3.cpp:39]   --->   Operation 99 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.67ns)   --->   "%add_ln39 = add i3 %tn, i3 1" [src/conv3.cpp:39]   --->   Operation 100 'add' 'add_ln39' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %NOUT.split, void %VITIS_LOOP_122_3.i.preheader" [src/conv3.cpp:39]   --->   Operation 101 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%speclooptripcount_ln39 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv3.cpp:39]   --->   Operation 102 'speclooptripcount' 'speclooptripcount_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [src/conv3.cpp:39]   --->   Operation 103 'specloopname' 'specloopname_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.42ns)   --->   "%br_ln96 = br void %memset.loop.i" [src/conv3.cpp:96->src/conv3.cpp:48]   --->   Operation 104 'br' 'br_ln96' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_4 : Operation 105 [1/1] (0.42ns)   --->   "%br_ln124 = br void %VITIS_LOOP_122_3.i" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 105 'br' 'br_ln124' <Predicate = (icmp_ln39)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 2.04>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%empty = phi i12 0, void %NOUT.split, i12 %empty_59, void %memset.loop.i.split"   --->   Operation 106 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.80ns)   --->   "%exitcond1 = icmp_eq  i12 %empty, i12 3528"   --->   Operation 107 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.80ns)   --->   "%empty_59 = add i12 %empty, i12 1"   --->   Operation 108 'add' 'empty_59' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond1, void %memset.loop.i.split, void %VITIS_LOOP_98_1.i"   --->   Operation 109 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3528, i64 3528, i64 3528"   --->   Operation 110 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%p_cast49 = zext i12 %empty"   --->   Operation 111 'zext' 'p_cast49' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr = getelementptr i32 %input_fm_buffer, i64 0, i64 %p_cast49"   --->   Operation 112 'getelementptr' 'input_fm_buffer_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i12 %input_fm_buffer_addr"   --->   Operation 113 'store' 'store_ln0' <Predicate = (!exitcond1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i"   --->   Operation 114 'br' 'br_ln0' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i3 %tn" [src/conv3.cpp:41]   --->   Operation 115 'trunc' 'trunc_ln41' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln41, i3 0" [src/conv3.cpp:41]   --->   Operation 116 'bitconcatenate' 'shl_ln1' <Predicate = (exitcond1)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.42ns)   --->   "%br_ln98 = br void %VITIS_LOOP_99_2.i" [src/conv3.cpp:98->src/conv3.cpp:48]   --->   Operation 117 'br' 'br_ln98' <Predicate = (exitcond1)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 4.36>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%nin = phi i4 %add_ln98, void %for.inc26.i, i4 0, void %VITIS_LOOP_98_1.i" [src/conv3.cpp:98->src/conv3.cpp:48]   --->   Operation 118 'phi' 'nin' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%phi_mul = phi i8 %add_ln98_1, void %for.inc26.i, i8 0, void %VITIS_LOOP_98_1.i" [src/conv3.cpp:98->src/conv3.cpp:48]   --->   Operation 119 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.76ns)   --->   "%add_ln98_1 = add i8 %phi_mul, i8 21" [src/conv3.cpp:98->src/conv3.cpp:48]   --->   Operation 120 'add' 'add_ln98_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i4 %nin" [src/conv3.cpp:98->src/conv3.cpp:48]   --->   Operation 121 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.79ns)   --->   "%icmp_ln98 = icmp_eq  i4 %nin, i4 8" [src/conv3.cpp:98->src/conv3.cpp:48]   --->   Operation 122 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.79ns)   --->   "%add_ln98 = add i4 %nin, i4 1" [src/conv3.cpp:98->src/conv3.cpp:48]   --->   Operation 123 'add' 'add_ln98' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98, void %VITIS_LOOP_99_2.i.split, void %TX.preheader" [src/conv3.cpp:98->src/conv3.cpp:48]   --->   Operation 124 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%speclooptripcount_ln98 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv3.cpp:98->src/conv3.cpp:48]   --->   Operation 125 'speclooptripcount' 'speclooptripcount_ln98' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%specloopname_ln98 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [src/conv3.cpp:98->src/conv3.cpp:48]   --->   Operation 126 'specloopname' 'specloopname_ln98' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.78ns)   --->   "%empty_60 = add i5 %zext_ln98, i5 %shl_ln1" [src/conv3.cpp:98->src/conv3.cpp:48]   --->   Operation 127 'add' 'empty_60' <Predicate = (!icmp_ln98)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i5 %empty_60" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 128 'zext' 'zext_ln107' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (2.49ns)   --->   "%mul_ln107 = mul i23 %zext_ln107, i23 260100" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 129 'mul' 'mul_ln107' <Predicate = (!icmp_ln98)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i23 %mul_ln107" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 130 'zext' 'zext_ln99' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (1.08ns)   --->   "%add_ln107 = add i64 %zext_ln99, i64 %input_ftmap_read" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 131 'add' 'add_ln107' <Predicate = (!icmp_ln98)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.42ns)   --->   "%br_ln99 = br void %VITIS_LOOP_100_3.i" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 132 'br' 'br_ln99' <Predicate = (!icmp_ln98)> <Delay = 0.42>
ST_6 : Operation 133 [1/1] (0.42ns)   --->   "%br_ln0 = br void %TX"   --->   Operation 133 'br' 'br_ln0' <Predicate = (icmp_ln98)> <Delay = 0.42>

State 7 <SV = 6> <Delay = 3.63>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%by = phi i5 %add_ln99, void %for.inc23.i, i5 0, void %VITIS_LOOP_99_2.i.split" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 134 'phi' 'by' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln107_1 = zext i5 %by" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 135 'zext' 'zext_ln107_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.76ns)   --->   "%add_ln107_3 = add i8 %phi_mul, i8 %zext_ln107_1" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 136 'add' 'add_ln107_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln99_1 = zext i8 %add_ln107_3" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 137 'zext' 'zext_ln99_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (1.65ns)   --->   "%mul_ln99 = mul i12 %zext_ln99_1, i12 21" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 138 'mul' 'mul_ln99' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln99_2 = zext i5 %by" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 139 'zext' 'zext_ln99_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.78ns)   --->   "%icmp_ln99 = icmp_eq  i5 %by, i5 21" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 140 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (0.78ns)   --->   "%add_ln99 = add i5 %by, i5 1" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 141 'add' 'add_ln99' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %VITIS_LOOP_100_3.i.split, void %for.inc26.i" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 142 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%speclooptripcount_ln99 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 21, i64 21, i64 21" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 143 'speclooptripcount' 'speclooptripcount_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%specloopname_ln99 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 144 'specloopname' 'specloopname_ln99' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.78ns)   --->   "%tmp1 = add i6 %zext_ln99_2, i6 62" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 145 'add' 'tmp1' <Predicate = (!icmp_ln99)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i6 %tmp1" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 146 'sext' 'tmp1_cast' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.76ns)   --->   "%empty_61 = add i10 %tmp1_cast, i10 %zext_ln32" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 147 'add' 'empty_61' <Predicate = (!icmp_ln99)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_61, i32 9" [src/srcnn.cpp:51->src/conv3.cpp:104->src/conv3.cpp:48]   --->   Operation 148 'bitselect' 'tmp_2' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.78ns)   --->   "%icmp_ln52 = icmp_sgt  i10 %empty_61, i10 254" [src/srcnn.cpp:52->src/conv3.cpp:104->src/conv3.cpp:48]   --->   Operation 149 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln99)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_61, i32 9" [src/srcnn.cpp:51->src/conv3.cpp:104->src/conv3.cpp:48]   --->   Operation 150 'bitselect' 'tmp_4' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%select_ln51 = select i1 %tmp_4, i10 0, i10 254" [src/srcnn.cpp:51->src/conv3.cpp:104->src/conv3.cpp:48]   --->   Operation 151 'select' 'select_ln51' <Predicate = (!icmp_ln99)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%or_ln51 = or i1 %tmp_2, i1 %icmp_ln52" [src/srcnn.cpp:51->src/conv3.cpp:104->src/conv3.cpp:48]   --->   Operation 152 'or' 'or_ln51' <Predicate = (!icmp_ln99)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.40ns) (out node of the LUT)   --->   "%yClamped = select i1 %or_ln51, i10 %select_ln51, i10 %empty_61" [src/srcnn.cpp:51->src/conv3.cpp:104->src/conv3.cpp:48]   --->   Operation 153 'select' 'yClamped' <Predicate = (!icmp_ln99)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %yClamped, i10 0" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 154 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%shl_ln107_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %yClamped, i2 0" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 155 'bitconcatenate' 'shl_ln107_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln107 = sext i12 %shl_ln107_1" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 156 'sext' 'sext_ln107' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.89ns)   --->   "%sub_ln107 = sub i20 %shl_ln2, i20 %sext_ln107" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 157 'sub' 'sub_ln107' <Predicate = (!icmp_ln99)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.42ns)   --->   "%br_ln100 = br void %for.inc.i" [src/conv3.cpp:100->src/conv3.cpp:48]   --->   Operation 158 'br' 'br_ln100' <Predicate = (!icmp_ln99)> <Delay = 0.42>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln98 = br void %VITIS_LOOP_99_2.i" [src/conv3.cpp:98->src/conv3.cpp:48]   --->   Operation 159 'br' 'br_ln98' <Predicate = (icmp_ln99)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 4.31>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%bx = phi i5 %add_ln100, void %for.inc.i.split, i5 0, void %VITIS_LOOP_100_3.i.split" [src/conv3.cpp:103->src/conv3.cpp:48]   --->   Operation 160 'phi' 'bx' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln107_2 = zext i5 %bx" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 161 'zext' 'zext_ln107_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.80ns)   --->   "%add_ln107_4 = add i12 %mul_ln99, i12 %zext_ln107_2" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 162 'add' 'add_ln107_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln107_3 = zext i12 %add_ln107_4" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 163 'zext' 'zext_ln107_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_1 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln107_3" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 164 'getelementptr' 'input_fm_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i5 %bx" [src/conv3.cpp:100->src/conv3.cpp:48]   --->   Operation 165 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.78ns)   --->   "%icmp_ln100 = icmp_eq  i5 %bx, i5 21" [src/conv3.cpp:100->src/conv3.cpp:48]   --->   Operation 166 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (0.78ns)   --->   "%add_ln100 = add i5 %bx, i5 1" [src/conv3.cpp:100->src/conv3.cpp:48]   --->   Operation 167 'add' 'add_ln100' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %for.inc.i.split, void %for.inc23.i" [src/conv3.cpp:100->src/conv3.cpp:48]   --->   Operation 168 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%tmp4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %ti, i4 %ti" [src/conv3.cpp:103->src/conv3.cpp:48]   --->   Operation 169 'bitconcatenate' 'tmp4' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i8 %tmp4" [src/conv3.cpp:103->src/conv3.cpp:48]   --->   Operation 170 'zext' 'zext_ln103' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (0.78ns)   --->   "%add_ln103_1 = add i6 %zext_ln100, i6 62" [src/conv3.cpp:103->src/conv3.cpp:48]   --->   Operation 171 'add' 'add_ln103_1' <Predicate = (!icmp_ln100)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln103 = sext i6 %add_ln103_1" [src/conv3.cpp:103->src/conv3.cpp:48]   --->   Operation 172 'sext' 'sext_ln103' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.76ns)   --->   "%add_ln103 = add i10 %sext_ln103, i10 %zext_ln103" [src/conv3.cpp:103->src/conv3.cpp:48]   --->   Operation 173 'add' 'add_ln103' <Predicate = (!icmp_ln100)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node add_ln107_1)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln103, i32 9" [src/srcnn.cpp:51->src/conv3.cpp:103->src/conv3.cpp:48]   --->   Operation 174 'bitselect' 'tmp_5' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (0.78ns)   --->   "%icmp_ln52_1 = icmp_sgt  i10 %add_ln103, i10 254" [src/srcnn.cpp:52->src/conv3.cpp:103->src/conv3.cpp:48]   --->   Operation 175 'icmp' 'icmp_ln52_1' <Predicate = (!icmp_ln100)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node add_ln107_1)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln103, i32 9" [src/srcnn.cpp:51->src/conv3.cpp:103->src/conv3.cpp:48]   --->   Operation 176 'bitselect' 'tmp_6' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node add_ln107_1)   --->   "%or_ln51_1 = or i1 %tmp_5, i1 %icmp_ln52_1" [src/srcnn.cpp:51->src/conv3.cpp:103->src/conv3.cpp:48]   --->   Operation 177 'or' 'or_ln51_1' <Predicate = (!icmp_ln100)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node add_ln107_1)   --->   "%select_ln51_2 = select i1 %tmp_6, i10 0, i10 254" [src/srcnn.cpp:51->src/conv3.cpp:103->src/conv3.cpp:48]   --->   Operation 178 'select' 'select_ln51_2' <Predicate = (!icmp_ln100)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node add_ln107_1)   --->   "%select_ln51_3 = select i1 %or_ln51_1, i10 %select_ln51_2, i10 %add_ln103" [src/srcnn.cpp:51->src/conv3.cpp:103->src/conv3.cpp:48]   --->   Operation 179 'select' 'select_ln51_3' <Predicate = (!icmp_ln100)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node add_ln107_1)   --->   "%shl_ln107_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %select_ln51_3, i2 0" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 180 'bitconcatenate' 'shl_ln107_2' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node add_ln107_1)   --->   "%sext_ln107_2 = sext i12 %shl_ln107_2" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 181 'sext' 'sext_ln107_2' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (0.89ns) (out node of the LUT)   --->   "%add_ln107_1 = add i20 %sub_ln107, i20 %sext_ln107_2" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 182 'add' 'add_ln107_1' <Predicate = (!icmp_ln100)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln107_3 = sext i20 %add_ln107_1" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 183 'sext' 'sext_ln107_3' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (1.08ns)   --->   "%add_ln107_2 = add i64 %sext_ln107_3, i64 %add_ln107" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 184 'add' 'add_ln107_2' <Predicate = (!icmp_ln100)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln107_2, i32 2, i32 63" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 185 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln107_1 = sext i62 %trunc_ln4" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 186 'sext' 'sext_ln107_1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln107_1" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 187 'getelementptr' 'gmem_addr_4' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln99 = br void %VITIS_LOOP_100_3.i" [src/conv3.cpp:99->src/conv3.cpp:48]   --->   Operation 188 'br' 'br_ln99' <Predicate = (icmp_ln100)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 189 [8/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 189 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 190 [7/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 190 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 191 [6/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 191 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 192 [5/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 192 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 193 [4/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 193 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 194 [3/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 194 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 195 [2/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 195 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 196 [1/8] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 196 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 197 [1/1] (7.30ns)   --->   "%gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_4" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 197 'read' 'gmem_addr_4_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 1.23>
ST_18 : Operation 198 [1/1] (0.00ns)   --->   "%speclooptripcount_ln100 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 21, i64 21, i64 21" [src/conv3.cpp:100->src/conv3.cpp:48]   --->   Operation 198 'speclooptripcount' 'speclooptripcount_ln100' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 199 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [src/conv3.cpp:100->src/conv3.cpp:48]   --->   Operation 199 'specloopname' 'specloopname_ln100' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 200 [1/1] (0.00ns)   --->   "%bitcast_ln107 = bitcast i32 %gmem_addr_4_read" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 200 'bitcast' 'bitcast_ln107' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 201 [1/1] (1.23ns)   --->   "%store_ln107 = store i32 %bitcast_ln107, i12 %input_fm_buffer_addr_1" [src/conv3.cpp:107->src/conv3.cpp:48]   --->   Operation 201 'store' 'store_ln107' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_18 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln100 = br void %for.inc.i" [src/conv3.cpp:100->src/conv3.cpp:48]   --->   Operation 202 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>

State 19 <SV = 6> <Delay = 0.78>
ST_19 : Operation 203 [1/1] (0.00ns)   --->   "%ty_1 = phi i5 %add_ln54, void %for.inc67, i5 0, void %TX.preheader" [src/conv3.cpp:54]   --->   Operation 203 'phi' 'ty_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 204 [1/1] (0.00ns)   --->   "%ty_1_cast = zext i5 %ty_1" [src/conv3.cpp:54]   --->   Operation 204 'zext' 'ty_1_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %ty_1, i4 0" [src/conv3.cpp:54]   --->   Operation 205 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 206 [1/1] (0.77ns)   --->   "%empty_62 = add i9 %tmp_3, i9 %ty_1_cast" [src/conv3.cpp:54]   --->   Operation 206 'add' 'empty_62' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 207 [1/1] (0.78ns)   --->   "%icmp_ln54 = icmp_eq  i5 %ty_1, i5 17" [src/conv3.cpp:54]   --->   Operation 207 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 208 [1/1] (0.78ns)   --->   "%add_ln54 = add i5 %ty_1, i5 1" [src/conv3.cpp:54]   --->   Operation 208 'add' 'add_ln54' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %TX.split, void %for.inc73" [src/conv3.cpp:54]   --->   Operation 209 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 210 [1/1] (0.00ns)   --->   "%speclooptripcount_ln54 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv3.cpp:54]   --->   Operation 210 'speclooptripcount' 'speclooptripcount_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_19 : Operation 211 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [src/conv3.cpp:54]   --->   Operation 211 'specloopname' 'specloopname_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_19 : Operation 212 [1/1] (0.42ns)   --->   "%br_ln55 = br void %KY" [src/conv3.cpp:55]   --->   Operation 212 'br' 'br_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.42>
ST_19 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln39 = br void %NOUT" [src/conv3.cpp:39]   --->   Operation 213 'br' 'br_ln39' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 20 <SV = 7> <Delay = 2.01>
ST_20 : Operation 214 [1/1] (0.00ns)   --->   "%tx_1 = phi i5 %add_ln55, void %for.inc64, i5 0, void %TX.split" [src/conv3.cpp:55]   --->   Operation 214 'phi' 'tx_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 215 [1/1] (0.00ns)   --->   "%tx_1_cast = zext i5 %tx_1" [src/conv3.cpp:55]   --->   Operation 215 'zext' 'tx_1_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 216 [1/1] (0.77ns)   --->   "%empty_63 = add i9 %empty_62, i9 %tx_1_cast" [src/conv3.cpp:54]   --->   Operation 216 'add' 'empty_63' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 217 [1/1] (0.00ns)   --->   "%p_cast54 = zext i9 %empty_63" [src/conv3.cpp:54]   --->   Operation 217 'zext' 'p_cast54' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 218 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr_2 = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %p_cast54" [src/conv3.cpp:54]   --->   Operation 218 'getelementptr' 'output_fm_buffer_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 219 [1/1] (0.78ns)   --->   "%icmp_ln55 = icmp_eq  i5 %tx_1, i5 17" [src/conv3.cpp:55]   --->   Operation 219 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 220 [1/1] (0.78ns)   --->   "%add_ln55 = add i5 %tx_1, i5 1" [src/conv3.cpp:55]   --->   Operation 220 'add' 'add_ln55' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %KY.split, void %for.inc67" [src/conv3.cpp:55]   --->   Operation 221 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 222 [2/2] (1.23ns)   --->   "%output_fm_buffer_0_load_1 = load i9 %output_fm_buffer_0_addr_2" [src/conv3.cpp:67]   --->   Operation 222 'load' 'output_fm_buffer_0_load_1' <Predicate = (!icmp_ln55)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_20 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln54 = br void %TX" [src/conv3.cpp:54]   --->   Operation 223 'br' 'br_ln54' <Predicate = (icmp_ln55)> <Delay = 0.00>

State 21 <SV = 8> <Delay = 1.23>
ST_21 : Operation 224 [1/1] (0.00ns)   --->   "%speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv3.cpp:55]   --->   Operation 224 'speclooptripcount' 'speclooptripcount_ln55' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 225 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/conv3.cpp:55]   --->   Operation 225 'specloopname' 'specloopname_ln55' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 226 [1/2] (1.23ns)   --->   "%output_fm_buffer_0_load_1 = load i9 %output_fm_buffer_0_addr_2" [src/conv3.cpp:67]   --->   Operation 226 'load' 'output_fm_buffer_0_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_21 : Operation 227 [1/1] (0.42ns)   --->   "%br_ln58 = br void %KX" [src/conv3.cpp:58]   --->   Operation 227 'br' 'br_ln58' <Predicate = true> <Delay = 0.42>

State 22 <SV = 9> <Delay = 1.90>
ST_22 : Operation 228 [1/1] (0.00ns)   --->   "%ky = phi i3 %add_ln58, void %for.inc61, i3 0, void %KY.split" [src/conv3.cpp:58]   --->   Operation 228 'phi' 'ky' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 229 [1/1] (0.00ns)   --->   "%add57_lcssa_lcssa19 = phi i32 %add57_lcssa18, void %for.inc61, i32 %output_fm_buffer_0_load_1, void %KY.split" [src/conv3.cpp:67]   --->   Operation 229 'phi' 'add57_lcssa_lcssa19' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i3 %ky" [src/conv3.cpp:58]   --->   Operation 230 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 231 [1/1] (0.67ns)   --->   "%icmp_ln58 = icmp_eq  i3 %ky, i3 5" [src/conv3.cpp:58]   --->   Operation 231 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 232 [1/1] (0.67ns)   --->   "%add_ln58 = add i3 %ky, i3 1" [src/conv3.cpp:58]   --->   Operation 232 'add' 'add_ln58' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %KX.split, void %for.inc64" [src/conv3.cpp:58]   --->   Operation 233 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 234 [1/1] (0.00ns)   --->   "%speclooptripcount_ln58 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [src/conv3.cpp:58]   --->   Operation 234 'speclooptripcount' 'speclooptripcount_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_22 : Operation 235 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv3.cpp:58]   --->   Operation 235 'specloopname' 'specloopname_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_22 : Operation 236 [1/1] (0.78ns)   --->   "%empty_64 = add i5 %zext_ln58, i5 %ty_1" [src/conv3.cpp:58]   --->   Operation 236 'add' 'empty_64' <Predicate = (!icmp_ln58)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i5 %empty_64" [src/conv3.cpp:67]   --->   Operation 237 'zext' 'zext_ln67' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_22 : Operation 238 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %ky, i4 0" [src/conv3.cpp:67]   --->   Operation 238 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_22 : Operation 239 [1/1] (0.00ns)   --->   "%shl_ln67_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %ky, i2 0" [src/conv3.cpp:67]   --->   Operation 239 'bitconcatenate' 'shl_ln67_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_22 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i5 %shl_ln67_1" [src/conv3.cpp:59]   --->   Operation 240 'zext' 'zext_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_22 : Operation 241 [1/1] (0.77ns)   --->   "%add_ln67_1 = add i7 %shl_ln3, i7 %zext_ln59" [src/conv3.cpp:67]   --->   Operation 241 'add' 'add_ln67_1' <Predicate = (!icmp_ln58)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln67_1 = zext i7 %add_ln67_1" [src/conv3.cpp:67]   --->   Operation 242 'zext' 'zext_ln67_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_22 : Operation 243 [1/1] (0.42ns)   --->   "%br_ln59 = br void %NIN" [src/conv3.cpp:59]   --->   Operation 243 'br' 'br_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.42>
ST_22 : Operation 244 [1/1] (1.23ns)   --->   "%store_ln67 = store i32 %add57_lcssa_lcssa19, i9 %output_fm_buffer_0_addr_2" [src/conv3.cpp:67]   --->   Operation 244 'store' 'store_ln67' <Predicate = (icmp_ln58)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_22 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln55 = br void %KY" [src/conv3.cpp:55]   --->   Operation 245 'br' 'br_ln55' <Predicate = (icmp_ln58)> <Delay = 0.00>

State 23 <SV = 10> <Delay = 0.78>
ST_23 : Operation 246 [1/1] (0.00ns)   --->   "%kx = phi i3 %add_ln59, void %for.inc58, i3 0, void %KX.split" [src/conv3.cpp:59]   --->   Operation 246 'phi' 'kx' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 247 [1/1] (0.00ns)   --->   "%add57_lcssa18 = phi i32 %empty_65, void %for.inc58, i32 %add57_lcssa_lcssa19, void %KX.split" [src/conv3.cpp:67]   --->   Operation 247 'phi' 'add57_lcssa18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i3 %kx" [src/conv3.cpp:59]   --->   Operation 248 'zext' 'zext_ln59_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 249 [1/1] (0.67ns)   --->   "%icmp_ln59 = icmp_eq  i3 %kx, i3 5" [src/conv3.cpp:59]   --->   Operation 249 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 250 [1/1] (0.67ns)   --->   "%add_ln59 = add i3 %kx, i3 1" [src/conv3.cpp:59]   --->   Operation 250 'add' 'add_ln59' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %NIN.split, void %for.inc61" [src/conv3.cpp:59]   --->   Operation 251 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 252 [1/1] (0.00ns)   --->   "%speclooptripcount_ln59 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [src/conv3.cpp:59]   --->   Operation 252 'speclooptripcount' 'speclooptripcount_ln59' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_23 : Operation 253 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv3.cpp:59]   --->   Operation 253 'specloopname' 'specloopname_ln59' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_23 : Operation 254 [1/1] (0.78ns)   --->   "%add_ln63 = add i5 %zext_ln59_1, i5 %tx_1" [src/conv3.cpp:63]   --->   Operation 254 'add' 'add_ln63' <Predicate = (!icmp_ln59)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln67_3 = zext i5 %add_ln63" [src/conv3.cpp:67]   --->   Operation 255 'zext' 'zext_ln67_3' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_23 : Operation 256 [1/1] (0.00ns)   --->   "%shl_ln67_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %kx, i2 0" [src/conv3.cpp:67]   --->   Operation 256 'bitconcatenate' 'shl_ln67_2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_23 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i5 %shl_ln67_2" [src/conv3.cpp:66]   --->   Operation 257 'zext' 'zext_ln66' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_23 : Operation 258 [1/1] (0.42ns)   --->   "%br_ln66 = br void %for.inc" [src/conv3.cpp:66]   --->   Operation 258 'br' 'br_ln66' <Predicate = (!icmp_ln59)> <Delay = 0.42>
ST_23 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln58 = br void %KX" [src/conv3.cpp:58]   --->   Operation 259 'br' 'br_ln58' <Predicate = (icmp_ln59)> <Delay = 0.00>

State 24 <SV = 11> <Delay = 2.69>
ST_24 : Operation 260 [1/1] (0.00ns)   --->   "%phi_mul46 = phi i8 %add_ln67_7, void %for.inc.split, i8 0, void %NIN.split" [src/conv3.cpp:67]   --->   Operation 260 'phi' 'phi_mul46' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 261 [1/1] (0.76ns)   --->   "%add_ln67_7 = add i8 %phi_mul46, i8 21" [src/conv3.cpp:67]   --->   Operation 261 'add' 'add_ln67_7' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 262 [1/1] (1.69ns) (grouped into DSP with root node add_ln67_6)   --->   "%add_ln67_5 = add i8 %phi_mul46, i8 %zext_ln67" [src/conv3.cpp:67]   --->   Operation 262 'add' 'add_ln67_5' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 263 [1/1] (0.00ns) (grouped into DSP with root node add_ln67_6)   --->   "%zext_ln67_5 = zext i8 %add_ln67_5" [src/conv3.cpp:67]   --->   Operation 263 'zext' 'zext_ln67_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 264 [3/3] (0.99ns) (grouped into DSP with root node add_ln67_6)   --->   "%mul_ln67_1 = mul i12 %zext_ln67_5, i12 21" [src/conv3.cpp:67]   --->   Operation 264 'mul' 'mul_ln67_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 12> <Delay = 0.99>
ST_25 : Operation 265 [2/3] (0.99ns) (grouped into DSP with root node add_ln67_6)   --->   "%mul_ln67_1 = mul i12 %zext_ln67_5, i12 21" [src/conv3.cpp:67]   --->   Operation 265 'mul' 'mul_ln67_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 13> <Delay = 0.64>
ST_26 : Operation 266 [1/3] (0.00ns) (grouped into DSP with root node add_ln67_6)   --->   "%mul_ln67_1 = mul i12 %zext_ln67_5, i12 21" [src/conv3.cpp:67]   --->   Operation 266 'mul' 'mul_ln67_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 267 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln67_6 = add i12 %mul_ln67_1, i12 %zext_ln67_3" [src/conv3.cpp:67]   --->   Operation 267 'add' 'add_ln67_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 14> <Delay = 2.69>
ST_27 : Operation 268 [1/1] (0.00ns)   --->   "%nin_1 = phi i4 %add_ln66, void %for.inc.split, i4 0, void %NIN.split" [src/conv3.cpp:66]   --->   Operation 268 'phi' 'nin_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 269 [1/1] (0.00ns)   --->   "%empty_65 = phi i32 %add, void %for.inc.split, i32 %add57_lcssa18, void %NIN.split" [src/conv3.cpp:67]   --->   Operation 269 'phi' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 270 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln67_6 = add i12 %mul_ln67_1, i12 %zext_ln67_3" [src/conv3.cpp:67]   --->   Operation 270 'add' 'add_ln67_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln67_6 = zext i12 %add_ln67_6" [src/conv3.cpp:67]   --->   Operation 271 'zext' 'zext_ln67_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 272 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_2 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln67_6" [src/conv3.cpp:67]   --->   Operation 272 'getelementptr' 'input_fm_buffer_addr_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i4 %nin_1" [src/conv3.cpp:66]   --->   Operation 273 'zext' 'zext_ln66_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 274 [1/1] (0.79ns)   --->   "%icmp_ln66 = icmp_eq  i4 %nin_1, i4 8" [src/conv3.cpp:66]   --->   Operation 274 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 275 [1/1] (0.79ns)   --->   "%add_ln66 = add i4 %nin_1, i4 1" [src/conv3.cpp:66]   --->   Operation 275 'add' 'add_ln66' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %for.inc.split, void %for.inc58" [src/conv3.cpp:66]   --->   Operation 276 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 277 [1/1] (1.69ns) (grouped into DSP with root node add_ln67_2)   --->   "%add_ln67 = add i5 %zext_ln66_1, i5 %shl_ln1" [src/conv3.cpp:67]   --->   Operation 277 'add' 'add_ln67' <Predicate = (!icmp_ln66)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 278 [1/1] (0.00ns) (grouped into DSP with root node add_ln67_2)   --->   "%zext_ln67_2 = zext i5 %add_ln67" [src/conv3.cpp:67]   --->   Operation 278 'zext' 'zext_ln67_2' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_27 : Operation 279 [3/3] (0.99ns) (grouped into DSP with root node add_ln67_2)   --->   "%mul_ln67 = mul i12 %zext_ln67_2, i12 100" [src/conv3.cpp:67]   --->   Operation 279 'mul' 'mul_ln67' <Predicate = (!icmp_ln66)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln59 = br void %NIN" [src/conv3.cpp:59]   --->   Operation 280 'br' 'br_ln59' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 28 <SV = 15> <Delay = 0.99>
ST_28 : Operation 281 [2/3] (0.99ns) (grouped into DSP with root node add_ln67_2)   --->   "%mul_ln67 = mul i12 %zext_ln67_2, i12 100" [src/conv3.cpp:67]   --->   Operation 281 'mul' 'mul_ln67' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 16> <Delay = 0.64>
ST_29 : Operation 282 [1/3] (0.00ns) (grouped into DSP with root node add_ln67_2)   --->   "%mul_ln67 = mul i12 %zext_ln67_2, i12 100" [src/conv3.cpp:67]   --->   Operation 282 'mul' 'mul_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 283 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln67_2 = add i12 %zext_ln66, i12 %mul_ln67" [src/conv3.cpp:67]   --->   Operation 283 'add' 'add_ln67_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 17> <Delay = 1.46>
ST_30 : Operation 284 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln67_2 = add i12 %zext_ln66, i12 %mul_ln67" [src/conv3.cpp:67]   --->   Operation 284 'add' 'add_ln67_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln67_4 = zext i12 %add_ln67_2" [src/conv3.cpp:67]   --->   Operation 285 'zext' 'zext_ln67_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 286 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_4 = add i64 %zext_ln67_4, i64 %conv3_weights_read" [src/conv3.cpp:67]   --->   Operation 286 'add' 'add_ln67_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 287 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln67_3 = add i64 %add_ln67_4, i64 %zext_ln67_1" [src/conv3.cpp:67]   --->   Operation 287 'add' 'add_ln67_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln67_3, i32 2, i32 63" [src/conv3.cpp:67]   --->   Operation 288 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln67 = sext i62 %trunc_ln5" [src/conv3.cpp:67]   --->   Operation 289 'sext' 'sext_ln67' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 290 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32 %gmem, i64 %sext_ln67" [src/conv3.cpp:67]   --->   Operation 290 'getelementptr' 'gmem_addr_5' <Predicate = true> <Delay = 0.00>

State 31 <SV = 18> <Delay = 7.30>
ST_31 : Operation 291 [8/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:67]   --->   Operation 291 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 19> <Delay = 7.30>
ST_32 : Operation 292 [7/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:67]   --->   Operation 292 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 20> <Delay = 7.30>
ST_33 : Operation 293 [6/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:67]   --->   Operation 293 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 21> <Delay = 7.30>
ST_34 : Operation 294 [5/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:67]   --->   Operation 294 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 22> <Delay = 7.30>
ST_35 : Operation 295 [4/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:67]   --->   Operation 295 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 23> <Delay = 7.30>
ST_36 : Operation 296 [3/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:67]   --->   Operation 296 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 24> <Delay = 7.30>
ST_37 : Operation 297 [2/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:67]   --->   Operation 297 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 25> <Delay = 7.30>
ST_38 : Operation 298 [1/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [src/conv3.cpp:67]   --->   Operation 298 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 299 [2/2] (1.23ns)   --->   "%input_fm_buffer_load = load i12 %input_fm_buffer_addr_2" [src/conv3.cpp:67]   --->   Operation 299 'load' 'input_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 39 <SV = 26> <Delay = 7.30>
ST_39 : Operation 300 [1/1] (7.30ns)   --->   "%gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_5" [src/conv3.cpp:67]   --->   Operation 300 'read' 'gmem_addr_5_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 301 [1/2] (1.23ns)   --->   "%input_fm_buffer_load = load i12 %input_fm_buffer_addr_2" [src/conv3.cpp:67]   --->   Operation 301 'load' 'input_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>

State 40 <SV = 27> <Delay = 7.01>
ST_40 : Operation 302 [1/1] (0.00ns)   --->   "%bitcast_ln67 = bitcast i32 %gmem_addr_5_read" [src/conv3.cpp:67]   --->   Operation 302 'bitcast' 'bitcast_ln67' <Predicate = true> <Delay = 0.00>
ST_40 : [1/1] (0.75ns)   --->   Input mux for Operation 303 '%mul = fmul i32 %bitcast_ln67, i32 %input_fm_buffer_load'
ST_40 : Operation 303 [3/3] (6.26ns)   --->   "%mul = fmul i32 %bitcast_ln67, i32 %input_fm_buffer_load" [src/conv3.cpp:67]   --->   Operation 303 'fmul' 'mul' <Predicate = true> <Delay = 6.26> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 28> <Delay = 7.01>
ST_41 : Operation 304 [2/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln67, i32 %input_fm_buffer_load" [src/conv3.cpp:67]   --->   Operation 304 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 29> <Delay = 7.01>
ST_42 : Operation 305 [1/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln67, i32 %input_fm_buffer_load" [src/conv3.cpp:67]   --->   Operation 305 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 30> <Delay = 6.43>
ST_43 : [1/1] (0.54ns)   --->   Input mux for Operation 306 '%add = fadd i32 %empty_65, i32 %mul'
ST_43 : Operation 306 [4/4] (5.88ns)   --->   "%add = fadd i32 %empty_65, i32 %mul" [src/conv3.cpp:67]   --->   Operation 306 'fadd' 'add' <Predicate = true> <Delay = 5.88> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 31> <Delay = 6.43>
ST_44 : Operation 307 [3/4] (6.43ns)   --->   "%add = fadd i32 %empty_65, i32 %mul" [src/conv3.cpp:67]   --->   Operation 307 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 32> <Delay = 6.43>
ST_45 : Operation 308 [2/4] (6.43ns)   --->   "%add = fadd i32 %empty_65, i32 %mul" [src/conv3.cpp:67]   --->   Operation 308 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 33> <Delay = 6.43>
ST_46 : Operation 309 [1/1] (0.00ns)   --->   "%speclooptripcount_ln66 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv3.cpp:66]   --->   Operation 309 'speclooptripcount' 'speclooptripcount_ln66' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 310 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [src/conv3.cpp:66]   --->   Operation 310 'specloopname' 'specloopname_ln66' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 311 [1/4] (6.43ns)   --->   "%add = fadd i32 %empty_65, i32 %mul" [src/conv3.cpp:67]   --->   Operation 311 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln66 = br void %for.inc" [src/conv3.cpp:66]   --->   Operation 312 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>

State 47 <SV = 4> <Delay = 1.63>
ST_47 : Operation 313 [1/1] (0.00ns)   --->   "%ty = phi i5 %add_ln121, void %for.inc24.i, i5 0, void %VITIS_LOOP_122_3.i.preheader" [src/conv3.cpp:121->src/conv3.cpp:77]   --->   Operation 313 'phi' 'ty' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i5 %ty" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 314 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %ty, i4 0" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 315 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 316 [1/1] (0.77ns)   --->   "%add_ln124_4 = add i9 %tmp_1, i9 %zext_ln124" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 316 'add' 'add_ln124_4' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i5 %ty" [src/conv3.cpp:121->src/conv3.cpp:77]   --->   Operation 317 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 318 [1/1] (0.78ns)   --->   "%icmp_ln121 = icmp_eq  i5 %ty, i5 17" [src/conv3.cpp:121->src/conv3.cpp:77]   --->   Operation 318 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 319 [1/1] (0.78ns)   --->   "%add_ln121 = add i5 %ty, i5 1" [src/conv3.cpp:121->src/conv3.cpp:77]   --->   Operation 319 'add' 'add_ln121' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %icmp_ln121, void %VITIS_LOOP_122_3.i.split, void %memset.loop.i26.preheader" [src/conv3.cpp:121->src/conv3.cpp:77]   --->   Operation 320 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 321 [1/1] (0.00ns)   --->   "%speclooptripcount_ln121 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv3.cpp:121->src/conv3.cpp:77]   --->   Operation 321 'speclooptripcount' 'speclooptripcount_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_47 : Operation 322 [1/1] (0.00ns)   --->   "%specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [src/conv3.cpp:121->src/conv3.cpp:77]   --->   Operation 322 'specloopname' 'specloopname_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_47 : Operation 323 [1/1] (0.76ns)   --->   "%empty_66 = add i8 %zext_ln121, i8 %tmp" [src/conv3.cpp:121->src/conv3.cpp:77]   --->   Operation 323 'add' 'empty_66' <Predicate = (!icmp_ln121)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 324 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %empty_66, i10 0" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 324 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_47 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln124_1 = zext i18 %shl_ln" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 325 'zext' 'zext_ln124_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_47 : Operation 326 [1/1] (0.00ns)   --->   "%shl_ln124_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_66, i2 0" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 326 'bitconcatenate' 'shl_ln124_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_47 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln124_2 = zext i10 %shl_ln124_1" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 327 'zext' 'zext_ln124_2' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_47 : Operation 328 [1/1] (0.87ns)   --->   "%sub_ln124 = sub i19 %zext_ln124_1, i19 %zext_ln124_2" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 328 'sub' 'sub_ln124' <Predicate = (!icmp_ln121)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln122 = sext i19 %sub_ln124" [src/conv3.cpp:122->src/conv3.cpp:77]   --->   Operation 329 'sext' 'sext_ln122' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_47 : Operation 330 [1/1] (0.42ns)   --->   "%br_ln122 = br void %for.inc.i24" [src/conv3.cpp:122->src/conv3.cpp:77]   --->   Operation 330 'br' 'br_ln122' <Predicate = (!icmp_ln121)> <Delay = 0.42>
ST_47 : Operation 331 [1/1] (0.42ns)   --->   "%br_ln0 = br void %memset.loop.i26"   --->   Operation 331 'br' 'br_ln0' <Predicate = (icmp_ln121)> <Delay = 0.42>

State 48 <SV = 5> <Delay = 2.37>
ST_48 : Operation 332 [1/1] (0.00ns)   --->   "%tx = phi i5 %add_ln122, void %for.inc.i24.split, i5 0, void %VITIS_LOOP_122_3.i.split" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 332 'phi' 'tx' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln124_5 = zext i5 %tx" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 333 'zext' 'zext_ln124_5' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 334 [1/1] (0.77ns)   --->   "%add_ln124_5 = add i9 %add_ln124_4, i9 %zext_ln124_5" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 334 'add' 'add_ln124_5' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln124_6 = zext i9 %add_ln124_5" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 335 'zext' 'zext_ln124_6' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 336 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr_1 = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %zext_ln124_6" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 336 'getelementptr' 'output_fm_buffer_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 337 [1/1] (0.78ns)   --->   "%icmp_ln122 = icmp_eq  i5 %tx, i5 17" [src/conv3.cpp:122->src/conv3.cpp:77]   --->   Operation 337 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 338 [1/1] (0.78ns)   --->   "%add_ln122 = add i5 %tx, i5 1" [src/conv3.cpp:122->src/conv3.cpp:77]   --->   Operation 338 'add' 'add_ln122' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %for.inc.i24.split, void %for.inc24.i" [src/conv3.cpp:122->src/conv3.cpp:77]   --->   Operation 339 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 340 [2/2] (1.23ns)   --->   "%output_fm_buffer_0_load = load i9 %output_fm_buffer_0_addr_1" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 340 'load' 'output_fm_buffer_0_load' <Predicate = (!icmp_ln122)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_48 : Operation 341 [1/1] (0.78ns)   --->   "%add_ln124 = add i5 %ti_cast17, i5 %tx" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 341 'add' 'add_ln124' <Predicate = (!icmp_ln122)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln124_3 = zext i5 %add_ln124" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 342 'zext' 'zext_ln124_3' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_48 : Operation 343 [1/1] (0.76ns)   --->   "%add_ln124_1 = add i8 %zext_ln124_3, i8 %p_shl1" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 343 'add' 'add_ln124_1' <Predicate = (!icmp_ln122)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 344 [1/1] (0.00ns)   --->   "%shl_ln124_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln124_1, i2 0" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 344 'bitconcatenate' 'shl_ln124_2' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_48 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln124_4 = zext i10 %shl_ln124_2" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 345 'zext' 'zext_ln124_4' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_48 : Operation 346 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln124_3 = add i64 %zext_ln124_4, i64 %output_ftmap_read" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 346 'add' 'add_ln124_3' <Predicate = (!icmp_ln122)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 347 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln124_2 = add i64 %add_ln124_3, i64 %sext_ln122" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 347 'add' 'add_ln124_2' <Predicate = (!icmp_ln122)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln124_2, i32 2, i32 63" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 348 'partselect' 'trunc_ln' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_48 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln124 = sext i62 %trunc_ln" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 349 'sext' 'sext_ln124' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_48 : Operation 350 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln124" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 350 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_48 : Operation 351 [1/1] (0.00ns)   --->   "%br_ln121 = br void %VITIS_LOOP_122_3.i" [src/conv3.cpp:121->src/conv3.cpp:77]   --->   Operation 351 'br' 'br_ln121' <Predicate = (icmp_ln122)> <Delay = 0.00>

State 49 <SV = 6> <Delay = 7.30>
ST_49 : Operation 352 [1/2] (1.23ns)   --->   "%output_fm_buffer_0_load = load i9 %output_fm_buffer_0_addr_1" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 352 'load' 'output_fm_buffer_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_49 : Operation 353 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 353 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 7> <Delay = 7.30>
ST_50 : [1/1] (0.54ns)   --->   Input mux for Operation 354 '%add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read'
ST_50 : Operation 354 [4/4] (5.88ns)   --->   "%add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 354 'fadd' 'add_i' <Predicate = true> <Delay = 5.88> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 355 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 355 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 8> <Delay = 7.30>
ST_51 : Operation 356 [3/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 356 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 357 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 357 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 9> <Delay = 7.30>
ST_52 : Operation 358 [2/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 358 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 359 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 359 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 10> <Delay = 7.30>
ST_53 : Operation 360 [1/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 360 'fadd' 'add_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 361 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 361 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 11> <Delay = 7.30>
ST_54 : Operation 362 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 362 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 12> <Delay = 7.30>
ST_55 : Operation 363 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 363 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 13> <Delay = 7.30>
ST_56 : Operation 364 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 364 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 14> <Delay = 7.30>
ST_57 : Operation 365 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 365 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 15> <Delay = 7.30>
ST_58 : Operation 366 [1/1] (0.00ns)   --->   "%bitcast_ln124 = bitcast i32 %gmem_addr_read" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 366 'bitcast' 'bitcast_ln124' <Predicate = true> <Delay = 0.00>
ST_58 : [1/1] (0.54ns)   --->   Input mux for Operation 367 '%add23_i = fadd i32 %bitcast_ln124, i32 %add_i'
ST_58 : Operation 367 [4/4] (5.88ns)   --->   "%add23_i = fadd i32 %bitcast_ln124, i32 %add_i" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 367 'fadd' 'add23_i' <Predicate = true> <Delay = 5.88> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 368 [1/1] (7.30ns)   --->   "%gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 368 'writereq' 'gmem_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 16> <Delay = 6.43>
ST_59 : Operation 369 [3/4] (6.43ns)   --->   "%add23_i = fadd i32 %bitcast_ln124, i32 %add_i" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 369 'fadd' 'add23_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 17> <Delay = 6.43>
ST_60 : Operation 370 [2/4] (6.43ns)   --->   "%add23_i = fadd i32 %bitcast_ln124, i32 %add_i" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 370 'fadd' 'add23_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 18> <Delay = 6.43>
ST_61 : Operation 371 [1/4] (6.43ns)   --->   "%add23_i = fadd i32 %bitcast_ln124, i32 %add_i" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 371 'fadd' 'add23_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 19> <Delay = 7.30>
ST_62 : Operation 372 [1/1] (0.00ns)   --->   "%bitcast_ln124_1 = bitcast i32 %add23_i" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 372 'bitcast' 'bitcast_ln124_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 373 [1/1] (7.30ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %bitcast_ln124_1, i4 15" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 373 'write' 'write_ln124' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 20> <Delay = 7.30>
ST_63 : Operation 374 [5/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 374 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 21> <Delay = 7.30>
ST_64 : Operation 375 [4/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 375 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 22> <Delay = 7.30>
ST_65 : Operation 376 [3/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 376 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 23> <Delay = 7.30>
ST_66 : Operation 377 [2/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 377 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 24> <Delay = 7.30>
ST_67 : Operation 378 [1/1] (0.00ns)   --->   "%speclooptripcount_ln122 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17" [src/conv3.cpp:122->src/conv3.cpp:77]   --->   Operation 378 'speclooptripcount' 'speclooptripcount_ln122' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 379 [1/1] (0.00ns)   --->   "%specloopname_ln122 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [src/conv3.cpp:122->src/conv3.cpp:77]   --->   Operation 379 'specloopname' 'specloopname_ln122' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 380 [1/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [src/conv3.cpp:124->src/conv3.cpp:77]   --->   Operation 380 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln122 = br void %for.inc.i24" [src/conv3.cpp:122->src/conv3.cpp:77]   --->   Operation 381 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>

State 68 <SV = 5> <Delay = 2.01>
ST_68 : Operation 382 [1/1] (0.00ns)   --->   "%empty_67 = phi i9 %empty_68, void %memset.loop.i26.split, i9 0, void %memset.loop.i26.preheader"   --->   Operation 382 'phi' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 383 [1/1] (0.77ns)   --->   "%exitcond6713 = icmp_eq  i9 %empty_67, i9 289"   --->   Operation 383 'icmp' 'exitcond6713' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 384 [1/1] (0.77ns)   --->   "%empty_68 = add i9 %empty_67, i9 1"   --->   Operation 384 'add' 'empty_68' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 385 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond6713, void %memset.loop.i26.split, void %_Z21export_buffer_tile_c3PA17_A17_fPA255_A255_fiiPf.exit"   --->   Operation 385 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 386 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 289, i64 289, i64 289"   --->   Operation 386 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond6713)> <Delay = 0.00>
ST_68 : Operation 387 [1/1] (0.00ns)   --->   "%p_cast50 = zext i9 %empty_67"   --->   Operation 387 'zext' 'p_cast50' <Predicate = (!exitcond6713)> <Delay = 0.00>
ST_68 : Operation 388 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %p_cast50"   --->   Operation 388 'getelementptr' 'output_fm_buffer_0_addr' <Predicate = (!exitcond6713)> <Delay = 0.00>
ST_68 : Operation 389 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i9 %output_fm_buffer_0_addr"   --->   Operation 389 'store' 'store_ln0' <Predicate = (!exitcond6713)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_68 : Operation 390 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i26"   --->   Operation 390 'br' 'br_ln0' <Predicate = (!exitcond6713)> <Delay = 0.00>
ST_68 : Operation 391 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TN" [src/conv3.cpp:32]   --->   Operation 391 'br' 'br_ln32' <Predicate = (exitcond6713)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('tj') [8]  (0.000 ns)
	'store' operation ('store_ln31', src/conv3.cpp:31) of constant 0 on local variable 'tj' [14]  (0.427 ns)

 <State 2>: 0.797ns
The critical path consists of the following:
	'load' operation ('tj', src/conv3.cpp:31) on local variable 'tj' [17]  (0.000 ns)
	'icmp' operation ('icmp_ln31', src/conv3.cpp:31) [18]  (0.797 ns)

 <State 3>: 1.224ns
The critical path consists of the following:
	'phi' operation ('ti', src/conv3.cpp:32) with incoming values : ('add_ln32', src/conv3.cpp:32) [28]  (0.000 ns)
	'icmp' operation ('icmp_ln32', src/conv3.cpp:32) [29]  (0.797 ns)
	blocking operation 0.427 ns on control path)

 <State 4>: 0.673ns
The critical path consists of the following:
	'phi' operation ('tn', src/conv3.cpp:39) with incoming values : ('add_ln39', src/conv3.cpp:39) [39]  (0.000 ns)
	'icmp' operation ('icmp_ln39', src/conv3.cpp:39) [40]  (0.673 ns)

 <State 5>: 2.046ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('empty_59') [48]  (0.000 ns)
	'getelementptr' operation ('input_fm_buffer_addr') [55]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on array 'input_fm_buffer' [56]  (1.237 ns)
	blocking operation 0.809 ns on control path)

 <State 6>: 4.364ns
The critical path consists of the following:
	'phi' operation ('nin', src/conv3.cpp:98->src/conv3.cpp:48) with incoming values : ('add_ln98', src/conv3.cpp:98->src/conv3.cpp:48) [63]  (0.000 ns)
	'add' operation ('empty_60', src/conv3.cpp:98->src/conv3.cpp:48) [73]  (0.789 ns)
	'mul' operation ('mul_ln107', src/conv3.cpp:107->src/conv3.cpp:48) [75]  (2.490 ns)
	'add' operation ('add_ln107', src/conv3.cpp:107->src/conv3.cpp:48) [77]  (1.085 ns)

 <State 7>: 3.638ns
The critical path consists of the following:
	'phi' operation ('by', src/conv3.cpp:99->src/conv3.cpp:48) with incoming values : ('add_ln99', src/conv3.cpp:99->src/conv3.cpp:48) [80]  (0.000 ns)
	'add' operation ('tmp1', src/conv3.cpp:99->src/conv3.cpp:48) [92]  (0.789 ns)
	'add' operation ('empty_61', src/conv3.cpp:99->src/conv3.cpp:48) [94]  (0.765 ns)
	'icmp' operation ('icmp_ln52', src/srcnn.cpp:52->src/conv3.cpp:104->src/conv3.cpp:48) [96]  (0.787 ns)
	'or' operation ('or_ln51', src/srcnn.cpp:51->src/conv3.cpp:104->src/conv3.cpp:48) [99]  (0.000 ns)
	'select' operation ('yClamped', src/srcnn.cpp:51->src/conv3.cpp:104->src/conv3.cpp:48) [100]  (0.403 ns)
	'sub' operation ('sub_ln107', src/conv3.cpp:107->src/conv3.cpp:48) [104]  (0.894 ns)

 <State 8>: 4.320ns
The critical path consists of the following:
	'phi' operation ('bx', src/conv3.cpp:103->src/conv3.cpp:48) with incoming values : ('add_ln100', src/conv3.cpp:100->src/conv3.cpp:48) [107]  (0.000 ns)
	'add' operation ('add_ln103_1', src/conv3.cpp:103->src/conv3.cpp:48) [121]  (0.789 ns)
	'add' operation ('add_ln103', src/conv3.cpp:103->src/conv3.cpp:48) [123]  (0.765 ns)
	'icmp' operation ('icmp_ln52_1', src/srcnn.cpp:52->src/conv3.cpp:103->src/conv3.cpp:48) [125]  (0.787 ns)
	'or' operation ('or_ln51_1', src/srcnn.cpp:51->src/conv3.cpp:103->src/conv3.cpp:48) [127]  (0.000 ns)
	'select' operation ('select_ln51_3', src/srcnn.cpp:51->src/conv3.cpp:103->src/conv3.cpp:48) [129]  (0.000 ns)
	'add' operation ('add_ln107_1', src/conv3.cpp:107->src/conv3.cpp:48) [132]  (0.894 ns)
	'add' operation ('add_ln107_2', src/conv3.cpp:107->src/conv3.cpp:48) [134]  (1.085 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', src/conv3.cpp:107->src/conv3.cpp:48) on port 'gmem' (src/conv3.cpp:107->src/conv3.cpp:48) [138]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', src/conv3.cpp:107->src/conv3.cpp:48) on port 'gmem' (src/conv3.cpp:107->src/conv3.cpp:48) [138]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', src/conv3.cpp:107->src/conv3.cpp:48) on port 'gmem' (src/conv3.cpp:107->src/conv3.cpp:48) [138]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', src/conv3.cpp:107->src/conv3.cpp:48) on port 'gmem' (src/conv3.cpp:107->src/conv3.cpp:48) [138]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', src/conv3.cpp:107->src/conv3.cpp:48) on port 'gmem' (src/conv3.cpp:107->src/conv3.cpp:48) [138]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', src/conv3.cpp:107->src/conv3.cpp:48) on port 'gmem' (src/conv3.cpp:107->src/conv3.cpp:48) [138]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', src/conv3.cpp:107->src/conv3.cpp:48) on port 'gmem' (src/conv3.cpp:107->src/conv3.cpp:48) [138]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', src/conv3.cpp:107->src/conv3.cpp:48) on port 'gmem' (src/conv3.cpp:107->src/conv3.cpp:48) [138]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_4_read', src/conv3.cpp:107->src/conv3.cpp:48) on port 'gmem' (src/conv3.cpp:107->src/conv3.cpp:48) [139]  (7.300 ns)

 <State 18>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln107', src/conv3.cpp:107->src/conv3.cpp:48) of variable 'bitcast_ln107', src/conv3.cpp:107->src/conv3.cpp:48 on array 'input_fm_buffer' [141]  (1.237 ns)

 <State 19>: 0.789ns
The critical path consists of the following:
	'phi' operation ('ty', src/conv3.cpp:54) with incoming values : ('add_ln54', src/conv3.cpp:54) [150]  (0.000 ns)
	'icmp' operation ('icmp_ln54', src/conv3.cpp:54) [154]  (0.789 ns)

 <State 20>: 2.013ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv3.cpp:55) with incoming values : ('add_ln55', src/conv3.cpp:55) [162]  (0.000 ns)
	'add' operation ('empty_63', src/conv3.cpp:54) [164]  (0.776 ns)
	'getelementptr' operation ('output_fm_buffer_0_addr_2', src/conv3.cpp:54) [166]  (0.000 ns)
	'load' operation ('output_fm_buffer_0_load_1', src/conv3.cpp:67) on array 'output_fm_buffer_0' [173]  (1.237 ns)

 <State 21>: 1.237ns
The critical path consists of the following:
	'load' operation ('output_fm_buffer_0_load_1', src/conv3.cpp:67) on array 'output_fm_buffer_0' [173]  (1.237 ns)

 <State 22>: 1.910ns
The critical path consists of the following:
	'phi' operation ('add57_lcssa_lcssa19', src/conv3.cpp:67) with incoming values : ('output_fm_buffer_0_load_1', src/conv3.cpp:67) ('add', src/conv3.cpp:67) [177]  (0.000 ns)
	'store' operation ('store_ln67', src/conv3.cpp:67) of variable 'add57_lcssa_lcssa19', src/conv3.cpp:67 on array 'output_fm_buffer_0' [248]  (1.237 ns)
	blocking operation 0.6725 ns on control path)

 <State 23>: 0.789ns
The critical path consists of the following:
	'phi' operation ('kx', src/conv3.cpp:59) with incoming values : ('add_ln59', src/conv3.cpp:59) [194]  (0.000 ns)
	'add' operation ('add_ln63', src/conv3.cpp:63) [203]  (0.789 ns)

 <State 24>: 2.692ns
The critical path consists of the following:
	'phi' operation ('phi_mul46', src/conv3.cpp:67) with incoming values : ('add_ln67_7', src/conv3.cpp:67) [211]  (0.000 ns)
	'add' operation of DSP[216] ('add_ln67_5', src/conv3.cpp:67) [213]  (1.696 ns)
	'mul' operation of DSP[216] ('mul_ln67_1', src/conv3.cpp:67) [215]  (0.996 ns)

 <State 25>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[216] ('mul_ln67_1', src/conv3.cpp:67) [215]  (0.996 ns)

 <State 26>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[216] ('mul_ln67_1', src/conv3.cpp:67) [215]  (0.000 ns)
	'add' operation of DSP[216] ('add_ln67_6', src/conv3.cpp:67) [216]  (0.645 ns)

 <State 27>: 2.692ns
The critical path consists of the following:
	'phi' operation ('nin', src/conv3.cpp:66) with incoming values : ('add_ln66', src/conv3.cpp:66) [209]  (0.000 ns)
	'add' operation of DSP[229] ('add_ln67', src/conv3.cpp:67) [226]  (1.696 ns)
	'mul' operation of DSP[229] ('mul_ln67', src/conv3.cpp:67) [228]  (0.996 ns)

 <State 28>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[229] ('mul_ln67', src/conv3.cpp:67) [228]  (0.996 ns)

 <State 29>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[229] ('mul_ln67', src/conv3.cpp:67) [228]  (0.000 ns)
	'add' operation of DSP[229] ('add_ln67_2', src/conv3.cpp:67) [229]  (0.645 ns)

 <State 30>: 1.464ns
The critical path consists of the following:
	'add' operation of DSP[229] ('add_ln67_2', src/conv3.cpp:67) [229]  (0.645 ns)
	'add' operation ('add_ln67_4', src/conv3.cpp:67) [231]  (0.000 ns)
	'add' operation ('add_ln67_3', src/conv3.cpp:67) [232]  (0.819 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', src/conv3.cpp:67) on port 'gmem' (src/conv3.cpp:67) [236]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', src/conv3.cpp:67) on port 'gmem' (src/conv3.cpp:67) [236]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', src/conv3.cpp:67) on port 'gmem' (src/conv3.cpp:67) [236]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', src/conv3.cpp:67) on port 'gmem' (src/conv3.cpp:67) [236]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', src/conv3.cpp:67) on port 'gmem' (src/conv3.cpp:67) [236]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', src/conv3.cpp:67) on port 'gmem' (src/conv3.cpp:67) [236]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', src/conv3.cpp:67) on port 'gmem' (src/conv3.cpp:67) [236]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_2_req', src/conv3.cpp:67) on port 'gmem' (src/conv3.cpp:67) [236]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_5_read', src/conv3.cpp:67) on port 'gmem' (src/conv3.cpp:67) [237]  (7.300 ns)

 <State 40>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.754 ns)
'fmul' operation ('mul', src/conv3.cpp:67) [240]  (6.262 ns)

 <State 41>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv3.cpp:67) [240]  (7.016 ns)

 <State 42>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv3.cpp:67) [240]  (7.016 ns)

 <State 43>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.547 ns)
'fadd' operation ('add', src/conv3.cpp:67) [241]  (5.889 ns)

 <State 44>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv3.cpp:67) [241]  (6.437 ns)

 <State 45>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv3.cpp:67) [241]  (6.437 ns)

 <State 46>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv3.cpp:67) [241]  (6.437 ns)

 <State 47>: 1.638ns
The critical path consists of the following:
	'phi' operation ('ty', src/conv3.cpp:121->src/conv3.cpp:77) with incoming values : ('add_ln121', src/conv3.cpp:121->src/conv3.cpp:77) [257]  (0.000 ns)
	'add' operation ('empty_66', src/conv3.cpp:121->src/conv3.cpp:77) [268]  (0.765 ns)
	'sub' operation ('sub_ln124', src/conv3.cpp:124->src/conv3.cpp:77) [273]  (0.873 ns)

 <State 48>: 2.373ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv3.cpp:124->src/conv3.cpp:77) with incoming values : ('add_ln122', src/conv3.cpp:122->src/conv3.cpp:77) [277]  (0.000 ns)
	'add' operation ('add_ln124', src/conv3.cpp:124->src/conv3.cpp:77) [290]  (0.789 ns)
	'add' operation ('add_ln124_1', src/conv3.cpp:124->src/conv3.cpp:77) [292]  (0.765 ns)
	'add' operation ('add_ln124_3', src/conv3.cpp:124->src/conv3.cpp:77) [295]  (0.000 ns)
	'add' operation ('add_ln124_2', src/conv3.cpp:124->src/conv3.cpp:77) [296]  (0.819 ns)

 <State 49>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv3.cpp:124->src/conv3.cpp:77) on port 'gmem' (src/conv3.cpp:124->src/conv3.cpp:77) [300]  (7.300 ns)

 <State 50>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv3.cpp:124->src/conv3.cpp:77) on port 'gmem' (src/conv3.cpp:124->src/conv3.cpp:77) [300]  (7.300 ns)

 <State 51>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv3.cpp:124->src/conv3.cpp:77) on port 'gmem' (src/conv3.cpp:124->src/conv3.cpp:77) [300]  (7.300 ns)

 <State 52>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv3.cpp:124->src/conv3.cpp:77) on port 'gmem' (src/conv3.cpp:124->src/conv3.cpp:77) [300]  (7.300 ns)

 <State 53>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv3.cpp:124->src/conv3.cpp:77) on port 'gmem' (src/conv3.cpp:124->src/conv3.cpp:77) [300]  (7.300 ns)

 <State 54>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv3.cpp:124->src/conv3.cpp:77) on port 'gmem' (src/conv3.cpp:124->src/conv3.cpp:77) [300]  (7.300 ns)

 <State 55>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv3.cpp:124->src/conv3.cpp:77) on port 'gmem' (src/conv3.cpp:124->src/conv3.cpp:77) [300]  (7.300 ns)

 <State 56>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv3.cpp:124->src/conv3.cpp:77) on port 'gmem' (src/conv3.cpp:124->src/conv3.cpp:77) [300]  (7.300 ns)

 <State 57>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', src/conv3.cpp:124->src/conv3.cpp:77) on port 'gmem' (src/conv3.cpp:124->src/conv3.cpp:77) [301]  (7.300 ns)

 <State 58>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_addr_req', src/conv3.cpp:124->src/conv3.cpp:77) on port 'gmem' (src/conv3.cpp:124->src/conv3.cpp:77) [305]  (7.300 ns)

 <State 59>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add23_i', src/conv3.cpp:124->src/conv3.cpp:77) [303]  (6.437 ns)

 <State 60>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add23_i', src/conv3.cpp:124->src/conv3.cpp:77) [303]  (6.437 ns)

 <State 61>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add23_i', src/conv3.cpp:124->src/conv3.cpp:77) [303]  (6.437 ns)

 <State 62>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln124', src/conv3.cpp:124->src/conv3.cpp:77) on port 'gmem' (src/conv3.cpp:124->src/conv3.cpp:77) [306]  (7.300 ns)

 <State 63>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', src/conv3.cpp:124->src/conv3.cpp:77) on port 'gmem' (src/conv3.cpp:124->src/conv3.cpp:77) [307]  (7.300 ns)

 <State 64>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', src/conv3.cpp:124->src/conv3.cpp:77) on port 'gmem' (src/conv3.cpp:124->src/conv3.cpp:77) [307]  (7.300 ns)

 <State 65>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', src/conv3.cpp:124->src/conv3.cpp:77) on port 'gmem' (src/conv3.cpp:124->src/conv3.cpp:77) [307]  (7.300 ns)

 <State 66>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', src/conv3.cpp:124->src/conv3.cpp:77) on port 'gmem' (src/conv3.cpp:124->src/conv3.cpp:77) [307]  (7.300 ns)

 <State 67>: 7.300ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', src/conv3.cpp:124->src/conv3.cpp:77) on port 'gmem' (src/conv3.cpp:124->src/conv3.cpp:77) [307]  (7.300 ns)

 <State 68>: 2.013ns
The critical path consists of the following:
	'phi' operation ('empty_67') with incoming values : ('empty_68') [314]  (0.000 ns)
	'getelementptr' operation ('output_fm_buffer_0_addr') [321]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on array 'output_fm_buffer_0' [322]  (1.237 ns)
	blocking operation 0.776 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
