// Seed: 3635645079
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  id_7(
      1
  );
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  initial id_3 = id_1;
  reg  id_4;
  wire id_5;
  assign id_3 = id_3;
  assign id_3 = (1);
  assign id_3 = id_3;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  always begin : LABEL_0
    id_4 <= id_3;
  end
  integer id_6;
  assign id_4 = id_2 ==? 1;
  if (-1) assign id_4 = 1;
  else begin : LABEL_0
    wire id_7, id_8;
  end
endmodule
