INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/renat/OneDrive/Desktop/fpga labs/raw/9/q2.2/q2.2.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/renat/OneDrive/Desktop/fpga labs/raw/9/q2.2/q2.2.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
