Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Wed Jun 01 19:59:11 2016
| Host         : Abbas running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file complexDoubleAdder_control_sets_placed.rpt
| Design       : complexDoubleAdder
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    16 |
| Minimum Number of register sites lost to control set restrictions |    25 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             798 |          255 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              40 |           18 |
| Yes          | No                    | No                     |            1070 |          292 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               3 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------------------------------+--------------------------------------------+------------------+----------------+
| Clock Signal |                        Enable Signal                       |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+--------------+------------------------------------------------------------+--------------------------------------------+------------------+----------------+
|  ap_clk      | index_reg_1300                                             | complexDoubleAdder_AXILiteS_s_axi_U/SR[0]  |                1 |              3 |
|  ap_clk      | ap_sig_bdd_106                                             |                                            |                1 |              5 |
|  ap_clk      |                                                            | complexDoubleAdder_AXILiteS_s_axi_U/ar_hs  |                3 |              6 |
|  ap_clk      | complexDoubleAdder_AXILiteS_s_axi_U/aw_hs                  |                                            |                2 |              9 |
|  ap_clk      | complexDoubleAdder_AXILiteS_s_axi_U/rdata_data[31]_i_1_n_0 |                                            |               15 |             32 |
|  ap_clk      |                                                            | complexDoubleAdder_AXILiteS_s_axi_U/ARESET |               15 |             34 |
|  ap_clk      | rdata_data_reg[31]_i_16_n_0                                |                                            |               20 |             64 |
|  ap_clk      | rdata_data_reg[31]_i_19_n_0                                |                                            |               18 |             64 |
|  ap_clk      | rdata_data_reg[31]_i_26_n_0                                |                                            |               23 |             64 |
|  ap_clk      | rdata_data_reg[31]_i_27_n_0                                |                                            |               23 |             64 |
|  ap_clk      | rdata_data_reg[31]_i_38_n_0                                |                                            |               21 |             64 |
|  ap_clk      | rdata_data_reg[7]_i_14_n_0                                 |                                            |               19 |             64 |
|  ap_clk      | p_r_M_real_reg_224[63]_i_1_n_0                             |                                            |               28 |            128 |
|  ap_clk      | in1_M_imag_load_reg_2090                                   |                                            |               50 |            256 |
|  ap_clk      | in1_M_real_load_reg_204_reg[63]_i_3_n_0                    |                                            |               72 |            256 |
|  ap_clk      |                                                            |                                            |              258 |            803 |
+--------------+------------------------------------------------------------+--------------------------------------------+------------------+----------------+


