Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jul 18 02:11:17 2021
| Host         : LAPTOP-S28JR86F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file IO_timing_summary_routed.rpt -pb IO_timing_summary_routed.pb -rpx IO_timing_summary_routed.rpx -warn_on_violation
| Design       : IO
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1088)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (576)
5. checking no_input_delay (0)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (256)

1. checking no_clock (1088)
---------------------------
 There are 256 register/latch pins with no clock driven by root clock pin: sha256d/sha2/FSM_onehot_currentstate_reg[1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: sha256d/sha2/FSM_onehot_currentstate_reg[4]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: sha256d/sha2/FSM_onehot_currentstate_reg[5]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: sha256d/sha2/FSM_onehot_currentstate_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: sha256d/sha2/FSM_onehot_currentstate_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (576)
--------------------------------------------------
 There are 576 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (256)
------------------------------
 There are 256 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.637        0.000                      0                   77        0.185        0.000                      0                   77        4.500        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
GCLK   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GCLK                4.637        0.000                      0                   77        0.185        0.000                      0                   77        4.500        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GCLK
  To Clock:  GCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.637ns  (required time - arrival time)
  Source:                 sha256d/sha2/FSM_onehot_currentstate_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/FSM_onehot_currentstate_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 0.773ns (14.785%)  route 4.455ns (85.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.724     5.486    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X54Y42         FDRE                                         r  sha256d/sha2/FSM_onehot_currentstate_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.478     5.964 r  sha256d/sha2/FSM_onehot_currentstate_reg[4]/Q
                         net (fo=124, routed)         3.942     9.907    sha256d/sha2/message_block_counter/message_block_counter_enable
    SLICE_X57Y31         LUT6 (Prop_lut6_I5_O)        0.295    10.202 r  sha256d/sha2/message_block_counter/FSM_onehot_currentstate[5]_i_1/O
                         net (fo=1, routed)           0.513    10.715    sha256d/sha2/message_block_counter_n_6
    SLICE_X58Y31         FDRE                                         r  sha256d/sha2/FSM_onehot_currentstate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.541    15.024    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X58Y31         FDRE                                         r  sha256d/sha2/FSM_onehot_currentstate_reg[5]/C
                         clock pessimism              0.394    15.418    
                         clock uncertainty           -0.035    15.383    
    SLICE_X58Y31         FDRE (Setup_fdre_C_D)       -0.031    15.352    sha256d/sha2/FSM_onehot_currentstate_reg[5]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                         -10.715    
  -------------------------------------------------------------------
                         slack                                  4.637    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 sha256d/sha2/FSM_onehot_currentstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/message_block_counter/the_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 0.874ns (19.271%)  route 3.661ns (80.729%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.711     5.473    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  sha256d/sha2/FSM_onehot_currentstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.478     5.951 r  sha256d/sha2/FSM_onehot_currentstate_reg[1]/Q
                         net (fo=146, routed)         0.736     6.687    sha256d/sha2/hash_step_counter/message_block_counter_init
    SLICE_X54Y42         LUT2 (Prop_lut2_I0_O)        0.295     6.982 r  sha256d/sha2/hash_step_counter/n_0_137_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.024     8.006    n_0_137_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.107 r  n_0_137_BUFG_inst/O
                         net (fo=263, routed)         1.902    10.009    sha256d/sha2/message_block_counter/E[0]
    SLICE_X56Y31         FDRE                                         r  sha256d/sha2/message_block_counter/the_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.541    15.024    sha256d/sha2/message_block_counter/GCLK_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  sha256d/sha2/message_block_counter/the_count_reg[0]/C
                         clock pessimism              0.394    15.418    
                         clock uncertainty           -0.035    15.383    
    SLICE_X56Y31         FDRE (Setup_fdre_C_CE)      -0.205    15.178    sha256d/sha2/message_block_counter/the_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 sha256d/sha2/FSM_onehot_currentstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/message_block_counter/the_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 0.874ns (19.271%)  route 3.661ns (80.729%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.711     5.473    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  sha256d/sha2/FSM_onehot_currentstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.478     5.951 r  sha256d/sha2/FSM_onehot_currentstate_reg[1]/Q
                         net (fo=146, routed)         0.736     6.687    sha256d/sha2/hash_step_counter/message_block_counter_init
    SLICE_X54Y42         LUT2 (Prop_lut2_I0_O)        0.295     6.982 r  sha256d/sha2/hash_step_counter/n_0_137_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.024     8.006    n_0_137_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.107 r  n_0_137_BUFG_inst/O
                         net (fo=263, routed)         1.902    10.009    sha256d/sha2/message_block_counter/E[0]
    SLICE_X56Y31         FDRE                                         r  sha256d/sha2/message_block_counter/the_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.541    15.024    sha256d/sha2/message_block_counter/GCLK_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  sha256d/sha2/message_block_counter/the_count_reg[1]/C
                         clock pessimism              0.394    15.418    
                         clock uncertainty           -0.035    15.383    
    SLICE_X56Y31         FDRE (Setup_fdre_C_CE)      -0.205    15.178    sha256d/sha2/message_block_counter/the_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 sha256d/sha2/FSM_onehot_currentstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/message_block_counter/the_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 0.874ns (19.271%)  route 3.661ns (80.729%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.711     5.473    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  sha256d/sha2/FSM_onehot_currentstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.478     5.951 r  sha256d/sha2/FSM_onehot_currentstate_reg[1]/Q
                         net (fo=146, routed)         0.736     6.687    sha256d/sha2/hash_step_counter/message_block_counter_init
    SLICE_X54Y42         LUT2 (Prop_lut2_I0_O)        0.295     6.982 r  sha256d/sha2/hash_step_counter/n_0_137_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.024     8.006    n_0_137_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.107 r  n_0_137_BUFG_inst/O
                         net (fo=263, routed)         1.902    10.009    sha256d/sha2/message_block_counter/E[0]
    SLICE_X56Y31         FDRE                                         r  sha256d/sha2/message_block_counter/the_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.541    15.024    sha256d/sha2/message_block_counter/GCLK_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  sha256d/sha2/message_block_counter/the_count_reg[2]/C
                         clock pessimism              0.394    15.418    
                         clock uncertainty           -0.035    15.383    
    SLICE_X56Y31         FDRE (Setup_fdre_C_CE)      -0.205    15.178    sha256d/sha2/message_block_counter/the_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 sha256d/sha2/FSM_onehot_currentstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/message_block_counter/the_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 0.874ns (19.271%)  route 3.661ns (80.729%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.711     5.473    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  sha256d/sha2/FSM_onehot_currentstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.478     5.951 r  sha256d/sha2/FSM_onehot_currentstate_reg[1]/Q
                         net (fo=146, routed)         0.736     6.687    sha256d/sha2/hash_step_counter/message_block_counter_init
    SLICE_X54Y42         LUT2 (Prop_lut2_I0_O)        0.295     6.982 r  sha256d/sha2/hash_step_counter/n_0_137_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.024     8.006    n_0_137_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.107 r  n_0_137_BUFG_inst/O
                         net (fo=263, routed)         1.902    10.009    sha256d/sha2/message_block_counter/E[0]
    SLICE_X56Y31         FDRE                                         r  sha256d/sha2/message_block_counter/the_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.541    15.024    sha256d/sha2/message_block_counter/GCLK_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  sha256d/sha2/message_block_counter/the_count_reg[3]/C
                         clock pessimism              0.394    15.418    
                         clock uncertainty           -0.035    15.383    
    SLICE_X56Y31         FDRE (Setup_fdre_C_CE)      -0.205    15.178    sha256d/sha2/message_block_counter/the_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 sha256d/sha2/FSM_onehot_currentstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/message_block_counter/the_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 0.874ns (19.271%)  route 3.661ns (80.729%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.711     5.473    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  sha256d/sha2/FSM_onehot_currentstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.478     5.951 r  sha256d/sha2/FSM_onehot_currentstate_reg[1]/Q
                         net (fo=146, routed)         0.736     6.687    sha256d/sha2/hash_step_counter/message_block_counter_init
    SLICE_X54Y42         LUT2 (Prop_lut2_I0_O)        0.295     6.982 r  sha256d/sha2/hash_step_counter/n_0_137_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.024     8.006    n_0_137_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.107 r  n_0_137_BUFG_inst/O
                         net (fo=263, routed)         1.902    10.009    sha256d/sha2/message_block_counter/E[0]
    SLICE_X56Y31         FDRE                                         r  sha256d/sha2/message_block_counter/the_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.541    15.024    sha256d/sha2/message_block_counter/GCLK_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  sha256d/sha2/message_block_counter/the_count_reg[4]/C
                         clock pessimism              0.394    15.418    
                         clock uncertainty           -0.035    15.383    
    SLICE_X56Y31         FDRE (Setup_fdre_C_CE)      -0.205    15.178    sha256d/sha2/message_block_counter/the_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 sha256d/sha2/FSM_onehot_currentstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/message_block_counter/the_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 0.874ns (19.271%)  route 3.661ns (80.729%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.711     5.473    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  sha256d/sha2/FSM_onehot_currentstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.478     5.951 r  sha256d/sha2/FSM_onehot_currentstate_reg[1]/Q
                         net (fo=146, routed)         0.736     6.687    sha256d/sha2/hash_step_counter/message_block_counter_init
    SLICE_X54Y42         LUT2 (Prop_lut2_I0_O)        0.295     6.982 r  sha256d/sha2/hash_step_counter/n_0_137_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.024     8.006    n_0_137_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.107 r  n_0_137_BUFG_inst/O
                         net (fo=263, routed)         1.902    10.009    sha256d/sha2/message_block_counter/E[0]
    SLICE_X57Y31         FDRE                                         r  sha256d/sha2/message_block_counter/the_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.541    15.024    sha256d/sha2/message_block_counter/GCLK_IBUF_BUFG
    SLICE_X57Y31         FDRE                                         r  sha256d/sha2/message_block_counter/the_count_reg[5]/C
                         clock pessimism              0.394    15.418    
                         clock uncertainty           -0.035    15.383    
    SLICE_X57Y31         FDRE (Setup_fdre_C_CE)      -0.205    15.178    sha256d/sha2/message_block_counter/the_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 sha256d/sha2/FSM_onehot_currentstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/message_block_counter/the_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 0.874ns (19.271%)  route 3.661ns (80.729%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.473ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.711     5.473    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  sha256d/sha2/FSM_onehot_currentstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.478     5.951 r  sha256d/sha2/FSM_onehot_currentstate_reg[1]/Q
                         net (fo=146, routed)         0.736     6.687    sha256d/sha2/hash_step_counter/message_block_counter_init
    SLICE_X54Y42         LUT2 (Prop_lut2_I0_O)        0.295     6.982 r  sha256d/sha2/hash_step_counter/n_0_137_BUFG_inst_i_1/O
                         net (fo=9, routed)           1.024     8.006    n_0_137_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     8.107 r  n_0_137_BUFG_inst/O
                         net (fo=263, routed)         1.902    10.009    sha256d/sha2/message_block_counter/E[0]
    SLICE_X57Y31         FDRE                                         r  sha256d/sha2/message_block_counter/the_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.541    15.024    sha256d/sha2/message_block_counter/GCLK_IBUF_BUFG
    SLICE_X57Y31         FDRE                                         r  sha256d/sha2/message_block_counter/the_count_reg[6]/C
                         clock pessimism              0.394    15.418    
                         clock uncertainty           -0.035    15.383    
    SLICE_X57Y31         FDRE (Setup_fdre_C_CE)      -0.205    15.178    sha256d/sha2/message_block_counter/the_count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 sha256d/sha2/FSM_onehot_currentstate_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/FSM_onehot_currentstate_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.619ns (16.030%)  route 3.242ns (83.970%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.724     5.486    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X54Y42         FDRE                                         r  sha256d/sha2/FSM_onehot_currentstate_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.518     6.004 r  sha256d/sha2/FSM_onehot_currentstate_reg[7]/Q
                         net (fo=2, routed)           1.028     7.032    sha256d_n_11
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.133 r  T1_reg[31]_i_2/O
                         net (fo=65, routed)          2.215     9.348    sha256d/sha2/FSM_onehot_currentstate_reg[6]_1[0]
    SLICE_X57Y42         FDRE                                         r  sha256d/sha2/FSM_onehot_currentstate_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.550    15.033    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X57Y42         FDRE                                         r  sha256d/sha2/FSM_onehot_currentstate_reg[6]/C
                         clock pessimism              0.394    15.427    
                         clock uncertainty           -0.035    15.392    
    SLICE_X57Y42         FDRE (Setup_fdre_C_D)       -0.103    15.289    sha256d/sha2/FSM_onehot_currentstate_reg[6]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             6.202ns  (required time - arrival time)
  Source:                 sha256d/sha2/hash_step_counter/the_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/FSM_onehot_currentstate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (GCLK rise@10.000ns - GCLK rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 1.153ns (30.989%)  route 2.568ns (69.011%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.487ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    GCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     3.762 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.725     5.487    sha256d/sha2/hash_step_counter/GCLK_IBUF_BUFG
    SLICE_X54Y43         FDRE                                         r  sha256d/sha2/hash_step_counter/the_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.478     5.965 f  sha256d/sha2/hash_step_counter/the_count_reg[3]/Q
                         net (fo=36, routed)          1.680     7.645    sha256d/sha2/hash_step_counter/the_count_reg[3]
    SLICE_X54Y42         LUT4 (Prop_lut4_I0_O)        0.327     7.972 f  sha256d/sha2/hash_step_counter/FSM_onehot_currentstate[7]_i_2/O
                         net (fo=2, routed)           0.301     8.273    sha256d/sha2/hash_step_counter/FSM_onehot_currentstate[7]_i_2_n_2
    SLICE_X54Y42         LUT5 (Prop_lut5_I1_O)        0.348     8.621 r  sha256d/sha2/hash_step_counter/FSM_onehot_currentstate[4]_i_1/O
                         net (fo=1, routed)           0.587     9.208    sha256d/sha2/hash_step_counter_n_36
    SLICE_X54Y42         FDRE                                         r  sha256d/sha2/FSM_onehot_currentstate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    GCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.483 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.549    15.032    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X54Y42         FDRE                                         r  sha256d/sha2/FSM_onehot_currentstate_reg[4]/C
                         clock pessimism              0.429    15.461    
                         clock uncertainty           -0.035    15.426    
    SLICE_X54Y42         FDRE (Setup_fdre_C_D)       -0.016    15.410    sha256d/sha2/FSM_onehot_currentstate_reg[4]
  -------------------------------------------------------------------
                         required time                         15.410    
                         arrival time                          -9.208    
  -------------------------------------------------------------------
                         slack                                  6.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 sha256d/sha2/FSM_onehot_currentstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/FSM_onehot_currentstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.307%)  route 0.133ns (41.693%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.570     1.517    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X55Y28         FDRE                                         r  sha256d/sha2/FSM_onehot_currentstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  sha256d/sha2/FSM_onehot_currentstate_reg[3]/Q
                         net (fo=4, routed)           0.133     1.791    sha256d/sha2/p_0_in1_in_0
    SLICE_X54Y28         LUT4 (Prop_lut4_I3_O)        0.045     1.836 r  sha256d/sha2/FSM_onehot_currentstate[2]_i_1/O
                         net (fo=1, routed)           0.000     1.836    sha256d/sha2/FSM_onehot_currentstate[2]_i_1_n_2
    SLICE_X54Y28         FDRE                                         r  sha256d/sha2/FSM_onehot_currentstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.836     2.030    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  sha256d/sha2/FSM_onehot_currentstate_reg[2]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X54Y28         FDRE (Hold_fdre_C_D)         0.121     1.651    sha256d/sha2/FSM_onehot_currentstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 sha256d/sha1/FSM_onehot_currentstate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/FSM_onehot_currentstate_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.116%)  route 0.075ns (24.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.544     1.491    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X52Y26         FDRE                                         r  sha256d/sha1/FSM_onehot_currentstate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.128     1.619 r  sha256d/sha1/FSM_onehot_currentstate_reg[6]/Q
                         net (fo=2, routed)           0.075     1.694    sha256d/sha1/hash_step_counter/FSM_onehot_currentstate_reg[4]
    SLICE_X52Y26         LUT6 (Prop_lut6_I4_O)        0.099     1.793 r  sha256d/sha1/hash_step_counter/FSM_onehot_currentstate[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.793    sha256d/sha1/hash_step_counter_n_3
    SLICE_X52Y26         FDRE                                         r  sha256d/sha1/FSM_onehot_currentstate_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.808     2.002    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X52Y26         FDRE                                         r  sha256d/sha1/FSM_onehot_currentstate_reg[7]/C
                         clock pessimism             -0.511     1.491    
    SLICE_X52Y26         FDRE (Hold_fdre_C_D)         0.092     1.583    sha256d/sha1/FSM_onehot_currentstate_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 sha256d/sha2/FSM_onehot_currentstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/FSM_onehot_currentstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.190ns (53.620%)  route 0.164ns (46.380%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.570     1.517    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X55Y28         FDRE                                         r  sha256d/sha2/FSM_onehot_currentstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  sha256d/sha2/FSM_onehot_currentstate_reg[0]/Q
                         net (fo=6, routed)           0.164     1.822    sha256d/sha1/message_block_counter/FSM_onehot_currentstate_reg[2]
    SLICE_X54Y28         LUT5 (Prop_lut5_I0_O)        0.049     1.871 r  sha256d/sha1/message_block_counter/FSM_onehot_currentstate[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.871    sha256d/sha1_n_6
    SLICE_X54Y28         FDRE                                         r  sha256d/FSM_onehot_currentstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.836     2.030    sha256d/GCLK_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  sha256d/FSM_onehot_currentstate_reg[2]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X54Y28         FDRE (Hold_fdre_C_D)         0.131     1.661    sha256d/FSM_onehot_currentstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 sha256d/sha1/FSM_onehot_currentstate_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/FSM_onehot_currentstate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.868%)  route 0.076ns (25.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.544     1.491    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X52Y26         FDRE                                         r  sha256d/sha1/FSM_onehot_currentstate_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.128     1.619 r  sha256d/sha1/FSM_onehot_currentstate_reg[6]/Q
                         net (fo=2, routed)           0.076     1.695    sha256d/sha1/hash_step_counter/FSM_onehot_currentstate_reg[4]
    SLICE_X52Y26         LUT5 (Prop_lut5_I0_O)        0.099     1.794 r  sha256d/sha1/hash_step_counter/FSM_onehot_currentstate[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.794    sha256d/sha1/hash_step_counter_n_2
    SLICE_X52Y26         FDRE                                         r  sha256d/sha1/FSM_onehot_currentstate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.808     2.002    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X52Y26         FDRE                                         r  sha256d/sha1/FSM_onehot_currentstate_reg[4]/C
                         clock pessimism             -0.511     1.491    
    SLICE_X52Y26         FDRE (Hold_fdre_C_D)         0.091     1.582    sha256d/sha1/FSM_onehot_currentstate_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 sha256d/sha2/FSM_onehot_currentstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/FSM_onehot_currentstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.091%)  route 0.164ns (46.909%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.570     1.517    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X55Y28         FDRE                                         r  sha256d/sha2/FSM_onehot_currentstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  sha256d/sha2/FSM_onehot_currentstate_reg[0]/Q
                         net (fo=6, routed)           0.164     1.822    sha256d/sha1/message_block_counter/FSM_onehot_currentstate_reg[2]
    SLICE_X54Y28         LUT5 (Prop_lut5_I0_O)        0.045     1.867 r  sha256d/sha1/message_block_counter/FSM_onehot_currentstate[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.867    sha256d/sha1_n_5
    SLICE_X54Y28         FDRE                                         r  sha256d/FSM_onehot_currentstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.836     2.030    sha256d/GCLK_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  sha256d/FSM_onehot_currentstate_reg[1]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X54Y28         FDRE (Hold_fdre_C_D)         0.121     1.651    sha256d/FSM_onehot_currentstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 sha256d/sha2/hash_step_counter/the_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/FSM_onehot_currentstate_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.468%)  route 0.142ns (40.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.580     1.527    sha256d/sha2/hash_step_counter/GCLK_IBUF_BUFG
    SLICE_X54Y43         FDRE                                         r  sha256d/sha2/hash_step_counter/the_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  sha256d/sha2/hash_step_counter/the_count_reg[5]/Q
                         net (fo=36, routed)          0.142     1.833    sha256d/sha2/hash_step_counter/the_count_reg[5]
    SLICE_X54Y42         LUT6 (Prop_lut6_I1_O)        0.045     1.878 r  sha256d/sha2/hash_step_counter/FSM_onehot_currentstate[7]_i_1/O
                         net (fo=1, routed)           0.000     1.878    sha256d/sha2/hash_step_counter_n_35
    SLICE_X54Y42         FDRE                                         r  sha256d/sha2/FSM_onehot_currentstate_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.847     2.041    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X54Y42         FDRE                                         r  sha256d/sha2/FSM_onehot_currentstate_reg[7]/C
                         clock pessimism             -0.499     1.542    
    SLICE_X54Y42         FDRE (Hold_fdre_C_D)         0.120     1.662    sha256d/sha2/FSM_onehot_currentstate_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 sha256d/sha1/message_block_counter/the_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/message_block_counter/the_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.319%)  route 0.144ns (43.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.546     1.493    sha256d/sha1/message_block_counter/GCLK_IBUF_BUFG
    SLICE_X52Y27         FDRE                                         r  sha256d/sha1/message_block_counter/the_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  sha256d/sha1/message_block_counter/the_count_reg[0]/Q
                         net (fo=8, routed)           0.144     1.778    sha256d/sha1/message_block_counter/the_count_reg_n_2_[0]
    SLICE_X53Y27         LUT6 (Prop_lut6_I2_O)        0.045     1.823 r  sha256d/sha1/message_block_counter/the_count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.823    sha256d/sha1/message_block_counter/p_0_in__0[4]
    SLICE_X53Y27         FDRE                                         r  sha256d/sha1/message_block_counter/the_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.810     2.004    sha256d/sha1/message_block_counter/GCLK_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  sha256d/sha1/message_block_counter/the_count_reg[4]/C
                         clock pessimism             -0.498     1.506    
    SLICE_X53Y27         FDRE (Hold_fdre_C_D)         0.092     1.598    sha256d/sha1/message_block_counter/the_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 sha256d/sha2/hash_step_counter/the_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha2/hash_step_counter/the_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.247ns (68.279%)  route 0.115ns (31.721%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.580     1.527    sha256d/sha2/hash_step_counter/GCLK_IBUF_BUFG
    SLICE_X54Y43         FDRE                                         r  sha256d/sha2/hash_step_counter/the_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDRE (Prop_fdre_C_Q)         0.148     1.675 r  sha256d/sha2/hash_step_counter/the_count_reg[3]/Q
                         net (fo=36, routed)          0.115     1.790    sha256d/sha2/hash_step_counter/the_count_reg[3]
    SLICE_X54Y43         LUT6 (Prop_lut6_I1_O)        0.099     1.889 r  sha256d/sha2/hash_step_counter/the_count[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.889    sha256d/sha2/hash_step_counter/the_count[4]_i_1__1_n_2
    SLICE_X54Y43         FDRE                                         r  sha256d/sha2/hash_step_counter/the_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.848     2.042    sha256d/sha2/hash_step_counter/GCLK_IBUF_BUFG
    SLICE_X54Y43         FDRE                                         r  sha256d/sha2/hash_step_counter/the_count_reg[4]/C
                         clock pessimism             -0.515     1.527    
    SLICE_X54Y43         FDRE (Hold_fdre_C_D)         0.121     1.648    sha256d/sha2/hash_step_counter/the_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 sha256d/sha1/message_block_counter/the_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/message_block_counter/the_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.546     1.493    sha256d/sha1/message_block_counter/GCLK_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  sha256d/sha1/message_block_counter/the_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  sha256d/sha1/message_block_counter/the_count_reg[5]/Q
                         net (fo=3, routed)           0.167     1.801    sha256d/sha1/message_block_counter/the_count_reg[5]
    SLICE_X53Y27         LUT4 (Prop_lut4_I0_O)        0.042     1.843 r  sha256d/sha1/message_block_counter/the_count[6]_i_2__1/O
                         net (fo=1, routed)           0.000     1.843    sha256d/sha1/message_block_counter/p_0_in__0[6]
    SLICE_X53Y27         FDRE                                         r  sha256d/sha1/message_block_counter/the_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.810     2.004    sha256d/sha1/message_block_counter/GCLK_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  sha256d/sha1/message_block_counter/the_count_reg[6]/C
                         clock pessimism             -0.511     1.493    
    SLICE_X53Y27         FDRE (Hold_fdre_C_D)         0.107     1.600    sha256d/sha1/message_block_counter/the_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 sha256d/sha2/FSM_onehot_currentstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha256d/sha1/FSM_onehot_currentstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by GCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             GCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GCLK rise@0.000ns - GCLK rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.187ns (47.546%)  route 0.206ns (52.454%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    GCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.947 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.570     1.517    sha256d/sha2/GCLK_IBUF_BUFG
    SLICE_X55Y28         FDRE                                         r  sha256d/sha2/FSM_onehot_currentstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  sha256d/sha2/FSM_onehot_currentstate_reg[0]/Q
                         net (fo=6, routed)           0.206     1.864    sha256d/sha1/FSM_onehot_currentstate_reg[2]_0
    SLICE_X54Y27         LUT4 (Prop_lut4_I0_O)        0.046     1.910 r  sha256d/sha1/FSM_onehot_currentstate[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.910    sha256d/sha1/FSM_onehot_currentstate[2]_i_1__1_n_2
    SLICE_X54Y27         FDRE                                         r  sha256d/sha1/FSM_onehot_currentstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    GCLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.194 r  GCLK_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.835     2.029    sha256d/sha1/GCLK_IBUF_BUFG
    SLICE_X54Y27         FDRE                                         r  sha256d/sha1/FSM_onehot_currentstate_reg[2]/C
                         clock pessimism             -0.499     1.530    
    SLICE_X54Y27         FDRE (Hold_fdre_C_D)         0.131     1.661    sha256d/sha1/FSM_onehot_currentstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3  GCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y28   sha256d/FSM_onehot_currentstate_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y28   sha256d/FSM_onehot_currentstate_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y28   sha256d/FSM_onehot_currentstate_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y28   sha256d/FSM_onehot_currentstate_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y28   sha256d/FSM_onehot_currentstate_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y28   sha256d/FSM_onehot_currentstate_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y27   sha256d/sha1/FSM_onehot_currentstate_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y27   sha256d/sha1/FSM_onehot_currentstate_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y27   sha256d/sha1/FSM_onehot_currentstate_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y28   sha256d/FSM_onehot_currentstate_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y28   sha256d/FSM_onehot_currentstate_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y28   sha256d/FSM_onehot_currentstate_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y28   sha256d/FSM_onehot_currentstate_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y28   sha256d/FSM_onehot_currentstate_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y28   sha256d/FSM_onehot_currentstate_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y27   sha256d/sha1/FSM_onehot_currentstate_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y27   sha256d/sha1/FSM_onehot_currentstate_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y27   sha256d/sha1/FSM_onehot_currentstate_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y28   sha256d/sha2/FSM_onehot_currentstate_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y32   sha256d/sha2/FSM_onehot_currentstate_reg[5]_rep/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y43   sha256d/sha2/hash_step_counter/the_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y43   sha256d/sha2/hash_step_counter/the_count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y43   sha256d/sha2/hash_step_counter/the_count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y43   sha256d/sha2/hash_step_counter/the_count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y43   sha256d/sha2/hash_step_counter/the_count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y43   sha256d/sha2/hash_step_counter/the_count_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y43   sha256d/sha2/hash_step_counter/the_count_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y28   sha256d/FSM_onehot_currentstate_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y28   sha256d/FSM_onehot_currentstate_reg[2]/C



