
Project_TCS34725.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ab18  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000398  0800ace8  0800ace8  0000bce8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b080  0800b080  0000d064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b080  0800b080  0000c080  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b088  0800b088  0000d064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b088  0800b088  0000c088  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b08c  0800b08c  0000c08c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  0800b090  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000026f0  20000064  0800b0f4  0000d064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002754  0800b0f4  0000d754  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d064  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015318  00000000  00000000  0000d094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003211  00000000  00000000  000223ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001180  00000000  00000000  000255c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dcb  00000000  00000000  00026740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023bc7  00000000  00000000  0002750b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017e4b  00000000  00000000  0004b0d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d4a63  00000000  00000000  00062f1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00137980  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ea4  00000000  00000000  001379c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  0013c868  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000064 	.word	0x20000064
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800acd0 	.word	0x0800acd0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000068 	.word	0x20000068
 800020c:	0800acd0 	.word	0x0800acd0

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002f4:	f000 b988 	b.w	8000608 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	468e      	mov	lr, r1
 8000318:	4604      	mov	r4, r0
 800031a:	4688      	mov	r8, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d962      	bls.n	80003ec <__udivmoddi4+0xdc>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	b14e      	cbz	r6, 8000340 <__udivmoddi4+0x30>
 800032c:	f1c6 0320 	rsb	r3, r6, #32
 8000330:	fa01 f806 	lsl.w	r8, r1, r6
 8000334:	fa20 f303 	lsr.w	r3, r0, r3
 8000338:	40b7      	lsls	r7, r6
 800033a:	ea43 0808 	orr.w	r8, r3, r8
 800033e:	40b4      	lsls	r4, r6
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	fa1f fc87 	uxth.w	ip, r7
 8000348:	fbb8 f1fe 	udiv	r1, r8, lr
 800034c:	0c23      	lsrs	r3, r4, #16
 800034e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000352:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000356:	fb01 f20c 	mul.w	r2, r1, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0x62>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000364:	f080 80ea 	bcs.w	800053c <__udivmoddi4+0x22c>
 8000368:	429a      	cmp	r2, r3
 800036a:	f240 80e7 	bls.w	800053c <__udivmoddi4+0x22c>
 800036e:	3902      	subs	r1, #2
 8000370:	443b      	add	r3, r7
 8000372:	1a9a      	subs	r2, r3, r2
 8000374:	b2a3      	uxth	r3, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000382:	fb00 fc0c 	mul.w	ip, r0, ip
 8000386:	459c      	cmp	ip, r3
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x8e>
 800038a:	18fb      	adds	r3, r7, r3
 800038c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000390:	f080 80d6 	bcs.w	8000540 <__udivmoddi4+0x230>
 8000394:	459c      	cmp	ip, r3
 8000396:	f240 80d3 	bls.w	8000540 <__udivmoddi4+0x230>
 800039a:	443b      	add	r3, r7
 800039c:	3802      	subs	r0, #2
 800039e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a2:	eba3 030c 	sub.w	r3, r3, ip
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11d      	cbz	r5, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40f3      	lsrs	r3, r6
 80003ac:	2200      	movs	r2, #0
 80003ae:	e9c5 3200 	strd	r3, r2, [r5]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d905      	bls.n	80003c6 <__udivmoddi4+0xb6>
 80003ba:	b10d      	cbz	r5, 80003c0 <__udivmoddi4+0xb0>
 80003bc:	e9c5 0100 	strd	r0, r1, [r5]
 80003c0:	2100      	movs	r1, #0
 80003c2:	4608      	mov	r0, r1
 80003c4:	e7f5      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003c6:	fab3 f183 	clz	r1, r3
 80003ca:	2900      	cmp	r1, #0
 80003cc:	d146      	bne.n	800045c <__udivmoddi4+0x14c>
 80003ce:	4573      	cmp	r3, lr
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xc8>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 8105 	bhi.w	80005e2 <__udivmoddi4+0x2d2>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb6e 0203 	sbc.w	r2, lr, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4690      	mov	r8, r2
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d0e5      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003e6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ea:	e7e2      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	2a00      	cmp	r2, #0
 80003ee:	f000 8090 	beq.w	8000512 <__udivmoddi4+0x202>
 80003f2:	fab2 f682 	clz	r6, r2
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	f040 80a4 	bne.w	8000544 <__udivmoddi4+0x234>
 80003fc:	1a8a      	subs	r2, r1, r2
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	b280      	uxth	r0, r0
 8000406:	b2bc      	uxth	r4, r7
 8000408:	2101      	movs	r1, #1
 800040a:	fbb2 fcfe 	udiv	ip, r2, lr
 800040e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000416:	fb04 f20c 	mul.w	r2, r4, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d907      	bls.n	800042e <__udivmoddi4+0x11e>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x11c>
 8000426:	429a      	cmp	r2, r3
 8000428:	f200 80e0 	bhi.w	80005ec <__udivmoddi4+0x2dc>
 800042c:	46c4      	mov	ip, r8
 800042e:	1a9b      	subs	r3, r3, r2
 8000430:	fbb3 f2fe 	udiv	r2, r3, lr
 8000434:	fb0e 3312 	mls	r3, lr, r2, r3
 8000438:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800043c:	fb02 f404 	mul.w	r4, r2, r4
 8000440:	429c      	cmp	r4, r3
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x144>
 8000444:	18fb      	adds	r3, r7, r3
 8000446:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x142>
 800044c:	429c      	cmp	r4, r3
 800044e:	f200 80ca 	bhi.w	80005e6 <__udivmoddi4+0x2d6>
 8000452:	4602      	mov	r2, r0
 8000454:	1b1b      	subs	r3, r3, r4
 8000456:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0x98>
 800045c:	f1c1 0620 	rsb	r6, r1, #32
 8000460:	408b      	lsls	r3, r1
 8000462:	fa22 f706 	lsr.w	r7, r2, r6
 8000466:	431f      	orrs	r7, r3
 8000468:	fa0e f401 	lsl.w	r4, lr, r1
 800046c:	fa20 f306 	lsr.w	r3, r0, r6
 8000470:	fa2e fe06 	lsr.w	lr, lr, r6
 8000474:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000478:	4323      	orrs	r3, r4
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	fa1f fc87 	uxth.w	ip, r7
 8000482:	fbbe f0f9 	udiv	r0, lr, r9
 8000486:	0c1c      	lsrs	r4, r3, #16
 8000488:	fb09 ee10 	mls	lr, r9, r0, lr
 800048c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000490:	fb00 fe0c 	mul.w	lr, r0, ip
 8000494:	45a6      	cmp	lr, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x1a0>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80004a2:	f080 809c 	bcs.w	80005de <__udivmoddi4+0x2ce>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f240 8099 	bls.w	80005de <__udivmoddi4+0x2ce>
 80004ac:	3802      	subs	r0, #2
 80004ae:	443c      	add	r4, r7
 80004b0:	eba4 040e 	sub.w	r4, r4, lr
 80004b4:	fa1f fe83 	uxth.w	lr, r3
 80004b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004bc:	fb09 4413 	mls	r4, r9, r3, r4
 80004c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c8:	45a4      	cmp	ip, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x1ce>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004d2:	f080 8082 	bcs.w	80005da <__udivmoddi4+0x2ca>
 80004d6:	45a4      	cmp	ip, r4
 80004d8:	d97f      	bls.n	80005da <__udivmoddi4+0x2ca>
 80004da:	3b02      	subs	r3, #2
 80004dc:	443c      	add	r4, r7
 80004de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ea:	4564      	cmp	r4, ip
 80004ec:	4673      	mov	r3, lr
 80004ee:	46e1      	mov	r9, ip
 80004f0:	d362      	bcc.n	80005b8 <__udivmoddi4+0x2a8>
 80004f2:	d05f      	beq.n	80005b4 <__udivmoddi4+0x2a4>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x1fe>
 80004f6:	ebb8 0203 	subs.w	r2, r8, r3
 80004fa:	eb64 0409 	sbc.w	r4, r4, r9
 80004fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000502:	fa22 f301 	lsr.w	r3, r2, r1
 8000506:	431e      	orrs	r6, r3
 8000508:	40cc      	lsrs	r4, r1
 800050a:	e9c5 6400 	strd	r6, r4, [r5]
 800050e:	2100      	movs	r1, #0
 8000510:	e74f      	b.n	80003b2 <__udivmoddi4+0xa2>
 8000512:	fbb1 fcf2 	udiv	ip, r1, r2
 8000516:	0c01      	lsrs	r1, r0, #16
 8000518:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800051c:	b280      	uxth	r0, r0
 800051e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000522:	463b      	mov	r3, r7
 8000524:	4638      	mov	r0, r7
 8000526:	463c      	mov	r4, r7
 8000528:	46b8      	mov	r8, r7
 800052a:	46be      	mov	lr, r7
 800052c:	2620      	movs	r6, #32
 800052e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000532:	eba2 0208 	sub.w	r2, r2, r8
 8000536:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800053a:	e766      	b.n	800040a <__udivmoddi4+0xfa>
 800053c:	4601      	mov	r1, r0
 800053e:	e718      	b.n	8000372 <__udivmoddi4+0x62>
 8000540:	4610      	mov	r0, r2
 8000542:	e72c      	b.n	800039e <__udivmoddi4+0x8e>
 8000544:	f1c6 0220 	rsb	r2, r6, #32
 8000548:	fa2e f302 	lsr.w	r3, lr, r2
 800054c:	40b7      	lsls	r7, r6
 800054e:	40b1      	lsls	r1, r6
 8000550:	fa20 f202 	lsr.w	r2, r0, r2
 8000554:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000558:	430a      	orrs	r2, r1
 800055a:	fbb3 f8fe 	udiv	r8, r3, lr
 800055e:	b2bc      	uxth	r4, r7
 8000560:	fb0e 3318 	mls	r3, lr, r8, r3
 8000564:	0c11      	lsrs	r1, r2, #16
 8000566:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056a:	fb08 f904 	mul.w	r9, r8, r4
 800056e:	40b0      	lsls	r0, r6
 8000570:	4589      	cmp	r9, r1
 8000572:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000576:	b280      	uxth	r0, r0
 8000578:	d93e      	bls.n	80005f8 <__udivmoddi4+0x2e8>
 800057a:	1879      	adds	r1, r7, r1
 800057c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000580:	d201      	bcs.n	8000586 <__udivmoddi4+0x276>
 8000582:	4589      	cmp	r9, r1
 8000584:	d81f      	bhi.n	80005c6 <__udivmoddi4+0x2b6>
 8000586:	eba1 0109 	sub.w	r1, r1, r9
 800058a:	fbb1 f9fe 	udiv	r9, r1, lr
 800058e:	fb09 f804 	mul.w	r8, r9, r4
 8000592:	fb0e 1119 	mls	r1, lr, r9, r1
 8000596:	b292      	uxth	r2, r2
 8000598:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800059c:	4542      	cmp	r2, r8
 800059e:	d229      	bcs.n	80005f4 <__udivmoddi4+0x2e4>
 80005a0:	18ba      	adds	r2, r7, r2
 80005a2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80005a6:	d2c4      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005a8:	4542      	cmp	r2, r8
 80005aa:	d2c2      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443a      	add	r2, r7
 80005b2:	e7be      	b.n	8000532 <__udivmoddi4+0x222>
 80005b4:	45f0      	cmp	r8, lr
 80005b6:	d29d      	bcs.n	80004f4 <__udivmoddi4+0x1e4>
 80005b8:	ebbe 0302 	subs.w	r3, lr, r2
 80005bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c0:	3801      	subs	r0, #1
 80005c2:	46e1      	mov	r9, ip
 80005c4:	e796      	b.n	80004f4 <__udivmoddi4+0x1e4>
 80005c6:	eba7 0909 	sub.w	r9, r7, r9
 80005ca:	4449      	add	r1, r9
 80005cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d4:	fb09 f804 	mul.w	r8, r9, r4
 80005d8:	e7db      	b.n	8000592 <__udivmoddi4+0x282>
 80005da:	4673      	mov	r3, lr
 80005dc:	e77f      	b.n	80004de <__udivmoddi4+0x1ce>
 80005de:	4650      	mov	r0, sl
 80005e0:	e766      	b.n	80004b0 <__udivmoddi4+0x1a0>
 80005e2:	4608      	mov	r0, r1
 80005e4:	e6fd      	b.n	80003e2 <__udivmoddi4+0xd2>
 80005e6:	443b      	add	r3, r7
 80005e8:	3a02      	subs	r2, #2
 80005ea:	e733      	b.n	8000454 <__udivmoddi4+0x144>
 80005ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f0:	443b      	add	r3, r7
 80005f2:	e71c      	b.n	800042e <__udivmoddi4+0x11e>
 80005f4:	4649      	mov	r1, r9
 80005f6:	e79c      	b.n	8000532 <__udivmoddi4+0x222>
 80005f8:	eba1 0109 	sub.w	r1, r1, r9
 80005fc:	46c4      	mov	ip, r8
 80005fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000602:	fb09 f804 	mul.w	r8, r9, r4
 8000606:	e7c4      	b.n	8000592 <__udivmoddi4+0x282>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <UART_RX_IsEmpty>:
volatile int UART_TX_Empty = 0;
volatile int UART_TX_Busy = 0;
volatile int UART_RX_Empty = 0;
volatile int UART_RX_Busy = 0;

uint8_t UART_RX_IsEmpty(void) {
 800060c:	b480      	push	{r7}
 800060e:	af00      	add	r7, sp, #0
	return (UART_RX_Empty == UART_RX_Busy);
 8000610:	4b06      	ldr	r3, [pc, #24]	@ (800062c <UART_RX_IsEmpty+0x20>)
 8000612:	681a      	ldr	r2, [r3, #0]
 8000614:	4b06      	ldr	r3, [pc, #24]	@ (8000630 <UART_RX_IsEmpty+0x24>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	429a      	cmp	r2, r3
 800061a:	bf0c      	ite	eq
 800061c:	2301      	moveq	r3, #1
 800061e:	2300      	movne	r3, #0
 8000620:	b2db      	uxtb	r3, r3
}
 8000622:	4618      	mov	r0, r3
 8000624:	46bd      	mov	sp, r7
 8000626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062a:	4770      	bx	lr
 800062c:	200006f0 	.word	0x200006f0
 8000630:	200006f4 	.word	0x200006f4

08000634 <UART_RX_GetChar>:

int16_t UART_RX_GetChar(void) {
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0
	int16_t tmp;
	if (!UART_RX_IsEmpty()) {
 800063a:	f7ff ffe7 	bl	800060c <UART_RX_IsEmpty>
 800063e:	4603      	mov	r3, r0
 8000640:	2b00      	cmp	r3, #0
 8000642:	d113      	bne.n	800066c <UART_RX_GetChar+0x38>
		tmp = UART_RxBuf[UART_RX_Busy];
 8000644:	4b0c      	ldr	r3, [pc, #48]	@ (8000678 <UART_RX_GetChar+0x44>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	4a0c      	ldr	r2, [pc, #48]	@ (800067c <UART_RX_GetChar+0x48>)
 800064a:	5cd3      	ldrb	r3, [r2, r3]
 800064c:	80fb      	strh	r3, [r7, #6]
		UART_RX_Busy = (UART_RX_Busy + 1) % UART_RXBUF_LEN;
 800064e:	4b0a      	ldr	r3, [pc, #40]	@ (8000678 <UART_RX_GetChar+0x44>)
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	3301      	adds	r3, #1
 8000654:	425a      	negs	r2, r3
 8000656:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800065a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800065e:	bf58      	it	pl
 8000660:	4253      	negpl	r3, r2
 8000662:	4a05      	ldr	r2, [pc, #20]	@ (8000678 <UART_RX_GetChar+0x44>)
 8000664:	6013      	str	r3, [r2, #0]
		return tmp;
 8000666:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800066a:	e001      	b.n	8000670 <UART_RX_GetChar+0x3c>
	} else {
		return -1;
 800066c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
	}
}
 8000670:	4618      	mov	r0, r3
 8000672:	3708      	adds	r7, #8
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}
 8000678:	200006f4 	.word	0x200006f4
 800067c:	20000668 	.word	0x20000668

08000680 <UART_TX_FSend>:

void UART_TX_FSend(char *format, ...) {
 8000680:	b40f      	push	{r0, r1, r2, r3}
 8000682:	b580      	push	{r7, lr}
 8000684:	b0a4      	sub	sp, #144	@ 0x90
 8000686:	af00      	add	r7, sp, #0
	char tmp_rs[128];
	int i;
	volatile int idx;
	va_list arglist;
	va_start(arglist, format);
 8000688:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800068c:	607b      	str	r3, [r7, #4]
	vsprintf(tmp_rs, format, arglist);
 800068e:	f107 030c 	add.w	r3, r7, #12
 8000692:	687a      	ldr	r2, [r7, #4]
 8000694:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8000698:	4618      	mov	r0, r3
 800069a:	f009 fe7d 	bl	800a398 <vsiprintf>
	va_end(arglist);
	idx = UART_TX_Empty;
 800069e:	4b2f      	ldr	r3, [pc, #188]	@ (800075c <UART_TX_FSend+0xdc>)
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < strlen(tmp_rs); i++) {
 80006a4:	2300      	movs	r3, #0
 80006a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80006aa:	e016      	b.n	80006da <UART_TX_FSend+0x5a>
		UART_TxBuf[idx] = tmp_rs[i];
 80006ac:	68bb      	ldr	r3, [r7, #8]
 80006ae:	f107 010c 	add.w	r1, r7, #12
 80006b2:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 80006b6:	440a      	add	r2, r1
 80006b8:	7811      	ldrb	r1, [r2, #0]
 80006ba:	4a29      	ldr	r2, [pc, #164]	@ (8000760 <UART_TX_FSend+0xe0>)
 80006bc:	54d1      	strb	r1, [r2, r3]
		idx++;
 80006be:	68bb      	ldr	r3, [r7, #8]
 80006c0:	3301      	adds	r3, #1
 80006c2:	60bb      	str	r3, [r7, #8]
		if (idx >= UART_TXBUF_LEN)
 80006c4:	68bb      	ldr	r3, [r7, #8]
 80006c6:	f5b3 6fbd 	cmp.w	r3, #1512	@ 0x5e8
 80006ca:	db01      	blt.n	80006d0 <UART_TX_FSend+0x50>
			idx = 0;
 80006cc:	2300      	movs	r3, #0
 80006ce:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < strlen(tmp_rs); i++) {
 80006d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80006d4:	3301      	adds	r3, #1
 80006d6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80006da:	f107 030c 	add.w	r3, r7, #12
 80006de:	4618      	mov	r0, r3
 80006e0:	f7ff fda0 	bl	8000224 <strlen>
 80006e4:	4602      	mov	r2, r0
 80006e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80006ea:	429a      	cmp	r2, r3
 80006ec:	d8de      	bhi.n	80006ac <UART_TX_FSend+0x2c>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006ee:	b672      	cpsid	i
}
 80006f0:	bf00      	nop
	}
	__disable_irq();
	if ((UART_TX_Empty == UART_TX_Busy) && (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TXE) == SET)) {
 80006f2:	4b1a      	ldr	r3, [pc, #104]	@ (800075c <UART_TX_FSend+0xdc>)
 80006f4:	681a      	ldr	r2, [r3, #0]
 80006f6:	4b1b      	ldr	r3, [pc, #108]	@ (8000764 <UART_TX_FSend+0xe4>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	429a      	cmp	r2, r3
 80006fc:	d122      	bne.n	8000744 <UART_TX_FSend+0xc4>
 80006fe:	4b1a      	ldr	r3, [pc, #104]	@ (8000768 <UART_TX_FSend+0xe8>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000708:	2b80      	cmp	r3, #128	@ 0x80
 800070a:	d11b      	bne.n	8000744 <UART_TX_FSend+0xc4>
		UART_TX_Empty = idx;
 800070c:	68bb      	ldr	r3, [r7, #8]
 800070e:	4a13      	ldr	r2, [pc, #76]	@ (800075c <UART_TX_FSend+0xdc>)
 8000710:	6013      	str	r3, [r2, #0]
		uint8_t tmp = UART_TxBuf[UART_TX_Busy];
 8000712:	4b14      	ldr	r3, [pc, #80]	@ (8000764 <UART_TX_FSend+0xe4>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	4a12      	ldr	r2, [pc, #72]	@ (8000760 <UART_TX_FSend+0xe0>)
 8000718:	5cd3      	ldrb	r3, [r2, r3]
 800071a:	70fb      	strb	r3, [r7, #3]
		UART_TX_Busy++;
 800071c:	4b11      	ldr	r3, [pc, #68]	@ (8000764 <UART_TX_FSend+0xe4>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	3301      	adds	r3, #1
 8000722:	4a10      	ldr	r2, [pc, #64]	@ (8000764 <UART_TX_FSend+0xe4>)
 8000724:	6013      	str	r3, [r2, #0]
		if (UART_TX_Busy >= UART_TXBUF_LEN)
 8000726:	4b0f      	ldr	r3, [pc, #60]	@ (8000764 <UART_TX_FSend+0xe4>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	f5b3 6fbd 	cmp.w	r3, #1512	@ 0x5e8
 800072e:	db02      	blt.n	8000736 <UART_TX_FSend+0xb6>
			UART_TX_Busy = 0;
 8000730:	4b0c      	ldr	r3, [pc, #48]	@ (8000764 <UART_TX_FSend+0xe4>)
 8000732:	2200      	movs	r2, #0
 8000734:	601a      	str	r2, [r3, #0]
		HAL_UART_Transmit_IT(&huart2, &tmp, 1);
 8000736:	1cfb      	adds	r3, r7, #3
 8000738:	2201      	movs	r2, #1
 800073a:	4619      	mov	r1, r3
 800073c:	480a      	ldr	r0, [pc, #40]	@ (8000768 <UART_TX_FSend+0xe8>)
 800073e:	f008 fe59 	bl	80093f4 <HAL_UART_Transmit_IT>
	if ((UART_TX_Empty == UART_TX_Busy) && (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TXE) == SET)) {
 8000742:	e002      	b.n	800074a <UART_TX_FSend+0xca>
	} else {
		UART_TX_Empty = idx;
 8000744:	68bb      	ldr	r3, [r7, #8]
 8000746:	4a05      	ldr	r2, [pc, #20]	@ (800075c <UART_TX_FSend+0xdc>)
 8000748:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800074a:	b662      	cpsie	i
}
 800074c:	bf00      	nop
	}
	__enable_irq();
}
 800074e:	bf00      	nop
 8000750:	3790      	adds	r7, #144	@ 0x90
 8000752:	46bd      	mov	sp, r7
 8000754:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000758:	b004      	add	sp, #16
 800075a:	4770      	bx	lr
 800075c:	200006e8 	.word	0x200006e8
 8000760:	20000080 	.word	0x20000080
 8000764:	200006ec 	.word	0x200006ec
 8000768:	200025c0 	.word	0x200025c0

0800076c <ColorBuffer_IsEmpty>:

/**
 * @brief Check if color buffer is empty
 * @return 1 if empty, 0 otherwise
 */
uint8_t ColorBuffer_IsEmpty(void) {
 800076c:	b480      	push	{r7}
 800076e:	af00      	add	r7, sp, #0
    return (ColorBuffer_Count == 0);
 8000770:	4b05      	ldr	r3, [pc, #20]	@ (8000788 <ColorBuffer_IsEmpty+0x1c>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	2b00      	cmp	r3, #0
 8000776:	bf0c      	ite	eq
 8000778:	2301      	moveq	r3, #1
 800077a:	2300      	movne	r3, #0
 800077c:	b2db      	uxtb	r3, r3
}
 800077e:	4618      	mov	r0, r3
 8000780:	46bd      	mov	sp, r7
 8000782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000786:	4770      	bx	lr
 8000788:	20002320 	.word	0x20002320

0800078c <ColorBuffer_IsFull>:

/**
 * @brief Check if color buffer is full
 * @return 1 if full, 0 otherwise
 */
uint8_t ColorBuffer_IsFull(void) {
 800078c:	b480      	push	{r7}
 800078e:	af00      	add	r7, sp, #0
    return (ColorBuffer_Count == COLOR_BUFFER_SIZE);
 8000790:	4b06      	ldr	r3, [pc, #24]	@ (80007ac <ColorBuffer_IsFull+0x20>)
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 8000798:	bf0c      	ite	eq
 800079a:	2301      	moveq	r3, #1
 800079c:	2300      	movne	r3, #0
 800079e:	b2db      	uxtb	r3, r3
}
 80007a0:	4618      	mov	r0, r3
 80007a2:	46bd      	mov	sp, r7
 80007a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a8:	4770      	bx	lr
 80007aa:	bf00      	nop
 80007ac:	20002320 	.word	0x20002320

080007b0 <ColorBuffer_Put>:
 * @brief Add new color data entry to buffer
 * @param data Pointer to TCS34725_Data_t structure
 * @param timestamp Timestamp in milliseconds
 * @return 1 if successful, 0 if buffer is full
 */
uint8_t ColorBuffer_Put(TCS34725_Data_t *data, uint32_t timestamp) {
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b082      	sub	sp, #8
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
 80007b8:	6039      	str	r1, [r7, #0]
    if (ColorBuffer_IsFull()) {
 80007ba:	f7ff ffe7 	bl	800078c <ColorBuffer_IsFull>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d001      	beq.n	80007c8 <ColorBuffer_Put+0x18>
        return 0; // Buffer is full
 80007c4:	2300      	movs	r3, #0
 80007c6:	e02e      	b.n	8000826 <ColorBuffer_Put+0x76>
  __ASM volatile ("cpsid i" : : : "memory");
 80007c8:	b672      	cpsid	i
}
 80007ca:	bf00      	nop
    }

    __disable_irq();
    ColorBuffer[ColorBuffer_Head].data = *data;
 80007cc:	4b18      	ldr	r3, [pc, #96]	@ (8000830 <ColorBuffer_Put+0x80>)
 80007ce:	681a      	ldr	r2, [r3, #0]
 80007d0:	4918      	ldr	r1, [pc, #96]	@ (8000834 <ColorBuffer_Put+0x84>)
 80007d2:	4613      	mov	r3, r2
 80007d4:	005b      	lsls	r3, r3, #1
 80007d6:	4413      	add	r3, r2
 80007d8:	009b      	lsls	r3, r3, #2
 80007da:	440b      	add	r3, r1
 80007dc:	687a      	ldr	r2, [r7, #4]
 80007de:	6810      	ldr	r0, [r2, #0]
 80007e0:	6851      	ldr	r1, [r2, #4]
 80007e2:	c303      	stmia	r3!, {r0, r1}
    ColorBuffer[ColorBuffer_Head].timestamp = timestamp;
 80007e4:	4b12      	ldr	r3, [pc, #72]	@ (8000830 <ColorBuffer_Put+0x80>)
 80007e6:	681a      	ldr	r2, [r3, #0]
 80007e8:	4912      	ldr	r1, [pc, #72]	@ (8000834 <ColorBuffer_Put+0x84>)
 80007ea:	4613      	mov	r3, r2
 80007ec:	005b      	lsls	r3, r3, #1
 80007ee:	4413      	add	r3, r2
 80007f0:	009b      	lsls	r3, r3, #2
 80007f2:	440b      	add	r3, r1
 80007f4:	3308      	adds	r3, #8
 80007f6:	683a      	ldr	r2, [r7, #0]
 80007f8:	601a      	str	r2, [r3, #0]
    ColorBuffer_Head = (ColorBuffer_Head + 1) % COLOR_BUFFER_SIZE;
 80007fa:	4b0d      	ldr	r3, [pc, #52]	@ (8000830 <ColorBuffer_Put+0x80>)
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	1c5a      	adds	r2, r3, #1
 8000800:	4b0d      	ldr	r3, [pc, #52]	@ (8000838 <ColorBuffer_Put+0x88>)
 8000802:	fba3 1302 	umull	r1, r3, r3, r2
 8000806:	099b      	lsrs	r3, r3, #6
 8000808:	f44f 7116 	mov.w	r1, #600	@ 0x258
 800080c:	fb01 f303 	mul.w	r3, r1, r3
 8000810:	1ad3      	subs	r3, r2, r3
 8000812:	4a07      	ldr	r2, [pc, #28]	@ (8000830 <ColorBuffer_Put+0x80>)
 8000814:	6013      	str	r3, [r2, #0]
    ColorBuffer_Count++;
 8000816:	4b09      	ldr	r3, [pc, #36]	@ (800083c <ColorBuffer_Put+0x8c>)
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	3301      	adds	r3, #1
 800081c:	4a07      	ldr	r2, [pc, #28]	@ (800083c <ColorBuffer_Put+0x8c>)
 800081e:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000820:	b662      	cpsie	i
}
 8000822:	bf00      	nop
    __enable_irq();

    return 1;
 8000824:	2301      	movs	r3, #1
}
 8000826:	4618      	mov	r0, r3
 8000828:	3708      	adds	r7, #8
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop
 8000830:	20002318 	.word	0x20002318
 8000834:	200006f8 	.word	0x200006f8
 8000838:	1b4e81b5 	.word	0x1b4e81b5
 800083c:	20002320 	.word	0x20002320

08000840 <ColorBuffer_GetLatest>:

/**
 * @brief Get latest (most recent) color data entry
 * @return Pointer to ColorBufferEntry_t or NULL if buffer is empty
 */
ColorBufferEntry_t* ColorBuffer_GetLatest(void) {
 8000840:	b580      	push	{r7, lr}
 8000842:	b082      	sub	sp, #8
 8000844:	af00      	add	r7, sp, #0
    if (ColorBuffer_IsEmpty()) {
 8000846:	f7ff ff91 	bl	800076c <ColorBuffer_IsEmpty>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <ColorBuffer_GetLatest+0x14>
        return NULL;
 8000850:	2300      	movs	r3, #0
 8000852:	e012      	b.n	800087a <ColorBuffer_GetLatest+0x3a>
    }

    // Latest entry is at head-1 position (circular buffer)
    uint32_t latest_index;
    if (ColorBuffer_Head == 0) {
 8000854:	4b0b      	ldr	r3, [pc, #44]	@ (8000884 <ColorBuffer_GetLatest+0x44>)
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	2b00      	cmp	r3, #0
 800085a:	d103      	bne.n	8000864 <ColorBuffer_GetLatest+0x24>
        latest_index = COLOR_BUFFER_SIZE - 1;
 800085c:	f240 2357 	movw	r3, #599	@ 0x257
 8000860:	607b      	str	r3, [r7, #4]
 8000862:	e003      	b.n	800086c <ColorBuffer_GetLatest+0x2c>
    } else {
        latest_index = ColorBuffer_Head - 1;
 8000864:	4b07      	ldr	r3, [pc, #28]	@ (8000884 <ColorBuffer_GetLatest+0x44>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	3b01      	subs	r3, #1
 800086a:	607b      	str	r3, [r7, #4]
    }

    return &ColorBuffer[latest_index];
 800086c:	687a      	ldr	r2, [r7, #4]
 800086e:	4613      	mov	r3, r2
 8000870:	005b      	lsls	r3, r3, #1
 8000872:	4413      	add	r3, r2
 8000874:	009b      	lsls	r3, r3, #2
 8000876:	4a04      	ldr	r2, [pc, #16]	@ (8000888 <ColorBuffer_GetLatest+0x48>)
 8000878:	4413      	add	r3, r2
}
 800087a:	4618      	mov	r0, r3
 800087c:	3708      	adds	r7, #8
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	20002318 	.word	0x20002318
 8000888:	200006f8 	.word	0x200006f8

0800088c <ColorBuffer_GetByTimeOffset>:
/**
 * @brief Get color data entry by time offset from current time
 * @param timeOffsetMs Time offset in milliseconds (0 = latest, higher = older)
 * @return Pointer to ColorBufferEntry_t or NULL if not found or out of range
 */
ColorBufferEntry_t* ColorBuffer_GetByTimeOffset(uint32_t timeOffsetMs) {
 800088c:	b580      	push	{r7, lr}
 800088e:	b088      	sub	sp, #32
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
    if (ColorBuffer_IsEmpty()) {
 8000894:	f7ff ff6a 	bl	800076c <ColorBuffer_IsEmpty>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d001      	beq.n	80008a2 <ColorBuffer_GetByTimeOffset+0x16>
        return NULL;
 800089e:	2300      	movs	r3, #0
 80008a0:	e059      	b.n	8000956 <ColorBuffer_GetByTimeOffset+0xca>
    }

    // Validate time offset range: 00001 - Tmax = 600 * Tint
    uint32_t maxOffset = COLOR_BUFFER_SIZE * timer_interval;
 80008a2:	4b2f      	ldr	r3, [pc, #188]	@ (8000960 <ColorBuffer_GetByTimeOffset+0xd4>)
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	f44f 7216 	mov.w	r2, #600	@ 0x258
 80008aa:	fb02 f303 	mul.w	r3, r2, r3
 80008ae:	617b      	str	r3, [r7, #20]
    if (timeOffsetMs == 0 || timeOffsetMs > maxOffset) {
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d003      	beq.n	80008be <ColorBuffer_GetByTimeOffset+0x32>
 80008b6:	687a      	ldr	r2, [r7, #4]
 80008b8:	697b      	ldr	r3, [r7, #20]
 80008ba:	429a      	cmp	r2, r3
 80008bc:	d901      	bls.n	80008c2 <ColorBuffer_GetByTimeOffset+0x36>
        return NULL; // Invalid range
 80008be:	2300      	movs	r3, #0
 80008c0:	e049      	b.n	8000956 <ColorBuffer_GetByTimeOffset+0xca>
    }

    // Get current timestamp (assuming HAL_GetTick() gives current time)
    uint32_t currentTime = HAL_GetTick();
 80008c2:	f003 fb0b 	bl	8003edc <HAL_GetTick>
 80008c6:	6138      	str	r0, [r7, #16]
    uint32_t targetTime = currentTime - timeOffsetMs;
 80008c8:	693a      	ldr	r2, [r7, #16]
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	1ad3      	subs	r3, r2, r3
 80008ce:	60fb      	str	r3, [r7, #12]

    // Start from latest entry and go backwards
    uint32_t index;
    if (ColorBuffer_Head == 0) {
 80008d0:	4b24      	ldr	r3, [pc, #144]	@ (8000964 <ColorBuffer_GetByTimeOffset+0xd8>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d103      	bne.n	80008e0 <ColorBuffer_GetByTimeOffset+0x54>
        index = COLOR_BUFFER_SIZE - 1;
 80008d8:	f240 2357 	movw	r3, #599	@ 0x257
 80008dc:	61fb      	str	r3, [r7, #28]
 80008de:	e003      	b.n	80008e8 <ColorBuffer_GetByTimeOffset+0x5c>
    } else {
        index = ColorBuffer_Head - 1;
 80008e0:	4b20      	ldr	r3, [pc, #128]	@ (8000964 <ColorBuffer_GetByTimeOffset+0xd8>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	3b01      	subs	r3, #1
 80008e6:	61fb      	str	r3, [r7, #28]
    }

    uint32_t checked = 0;
 80008e8:	2300      	movs	r3, #0
 80008ea:	61bb      	str	r3, [r7, #24]

    while (checked < ColorBuffer_Count) {
 80008ec:	e020      	b.n	8000930 <ColorBuffer_GetByTimeOffset+0xa4>
        if (ColorBuffer[index].timestamp <= targetTime) {
 80008ee:	491e      	ldr	r1, [pc, #120]	@ (8000968 <ColorBuffer_GetByTimeOffset+0xdc>)
 80008f0:	69fa      	ldr	r2, [r7, #28]
 80008f2:	4613      	mov	r3, r2
 80008f4:	005b      	lsls	r3, r3, #1
 80008f6:	4413      	add	r3, r2
 80008f8:	009b      	lsls	r3, r3, #2
 80008fa:	440b      	add	r3, r1
 80008fc:	3308      	adds	r3, #8
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	68fa      	ldr	r2, [r7, #12]
 8000902:	429a      	cmp	r2, r3
 8000904:	d307      	bcc.n	8000916 <ColorBuffer_GetByTimeOffset+0x8a>
            // Found entry that is at or before target time
            return &ColorBuffer[index];
 8000906:	69fa      	ldr	r2, [r7, #28]
 8000908:	4613      	mov	r3, r2
 800090a:	005b      	lsls	r3, r3, #1
 800090c:	4413      	add	r3, r2
 800090e:	009b      	lsls	r3, r3, #2
 8000910:	4a15      	ldr	r2, [pc, #84]	@ (8000968 <ColorBuffer_GetByTimeOffset+0xdc>)
 8000912:	4413      	add	r3, r2
 8000914:	e01f      	b.n	8000956 <ColorBuffer_GetByTimeOffset+0xca>
        }

        // Move to previous entry
        if (index == 0) {
 8000916:	69fb      	ldr	r3, [r7, #28]
 8000918:	2b00      	cmp	r3, #0
 800091a:	d103      	bne.n	8000924 <ColorBuffer_GetByTimeOffset+0x98>
            index = COLOR_BUFFER_SIZE - 1;
 800091c:	f240 2357 	movw	r3, #599	@ 0x257
 8000920:	61fb      	str	r3, [r7, #28]
 8000922:	e002      	b.n	800092a <ColorBuffer_GetByTimeOffset+0x9e>
        } else {
            index--;
 8000924:	69fb      	ldr	r3, [r7, #28]
 8000926:	3b01      	subs	r3, #1
 8000928:	61fb      	str	r3, [r7, #28]
        }
        checked++;
 800092a:	69bb      	ldr	r3, [r7, #24]
 800092c:	3301      	adds	r3, #1
 800092e:	61bb      	str	r3, [r7, #24]
    while (checked < ColorBuffer_Count) {
 8000930:	4b0e      	ldr	r3, [pc, #56]	@ (800096c <ColorBuffer_GetByTimeOffset+0xe0>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	69ba      	ldr	r2, [r7, #24]
 8000936:	429a      	cmp	r2, r3
 8000938:	d3d9      	bcc.n	80008ee <ColorBuffer_GetByTimeOffset+0x62>
    }

    // If no exact match found, return oldest available entry
    if (ColorBuffer_Count > 0) {
 800093a:	4b0c      	ldr	r3, [pc, #48]	@ (800096c <ColorBuffer_GetByTimeOffset+0xe0>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	2b00      	cmp	r3, #0
 8000940:	d008      	beq.n	8000954 <ColorBuffer_GetByTimeOffset+0xc8>
        // Return oldest entry (tail)
        return &ColorBuffer[ColorBuffer_Tail];
 8000942:	4b0b      	ldr	r3, [pc, #44]	@ (8000970 <ColorBuffer_GetByTimeOffset+0xe4>)
 8000944:	681a      	ldr	r2, [r3, #0]
 8000946:	4613      	mov	r3, r2
 8000948:	005b      	lsls	r3, r3, #1
 800094a:	4413      	add	r3, r2
 800094c:	009b      	lsls	r3, r3, #2
 800094e:	4a06      	ldr	r2, [pc, #24]	@ (8000968 <ColorBuffer_GetByTimeOffset+0xdc>)
 8000950:	4413      	add	r3, r2
 8000952:	e000      	b.n	8000956 <ColorBuffer_GetByTimeOffset+0xca>
    }

    return NULL;
 8000954:	2300      	movs	r3, #0
}
 8000956:	4618      	mov	r0, r3
 8000958:	3720      	adds	r7, #32
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	20000000 	.word	0x20000000
 8000964:	20002318 	.word	0x20002318
 8000968:	200006f8 	.word	0x200006f8
 800096c:	20002320 	.word	0x20002320
 8000970:	2000231c 	.word	0x2000231c

08000974 <crc16_ccitt>:
 * Wartość początkowa: 0x0000
 * Wartość końcowa XOR: 0x0000
 * Odbicie bitów: brak
 */
uint16_t crc16_ccitt(const uint8_t* buffer, size_t size)
{
 8000974:	b480      	push	{r7}
 8000976:	b085      	sub	sp, #20
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
 800097c:	6039      	str	r1, [r7, #0]
    uint16_t crc = 0;  // Wartość początkowa: 0x0000
 800097e:	2300      	movs	r3, #0
 8000980:	81fb      	strh	r3, [r7, #14]
    while (size-- > 0)
 8000982:	e014      	b.n	80009ae <crc16_ccitt+0x3a>
    {
    	crc = (crc << 8) ^ ccitt_hash[((crc >> 8) ^ *(buffer++)) & 0x00FF];
 8000984:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000988:	021b      	lsls	r3, r3, #8
 800098a:	b21a      	sxth	r2, r3
 800098c:	89fb      	ldrh	r3, [r7, #14]
 800098e:	0a1b      	lsrs	r3, r3, #8
 8000990:	b29b      	uxth	r3, r3
 8000992:	4618      	mov	r0, r3
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	1c59      	adds	r1, r3, #1
 8000998:	6079      	str	r1, [r7, #4]
 800099a:	781b      	ldrb	r3, [r3, #0]
 800099c:	4043      	eors	r3, r0
 800099e:	b2db      	uxtb	r3, r3
 80009a0:	4909      	ldr	r1, [pc, #36]	@ (80009c8 <crc16_ccitt+0x54>)
 80009a2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80009a6:	b21b      	sxth	r3, r3
 80009a8:	4053      	eors	r3, r2
 80009aa:	b21b      	sxth	r3, r3
 80009ac:	81fb      	strh	r3, [r7, #14]
    while (size-- > 0)
 80009ae:	683b      	ldr	r3, [r7, #0]
 80009b0:	1e5a      	subs	r2, r3, #1
 80009b2:	603a      	str	r2, [r7, #0]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d1e5      	bne.n	8000984 <crc16_ccitt+0x10>
    }
    return crc;  // Brak końcowego XOR (0x0000)
 80009b8:	89fb      	ldrh	r3, [r7, #14]
 80009ba:	4618      	mov	r0, r3
 80009bc:	3714      	adds	r7, #20
 80009be:	46bd      	mov	sp, r7
 80009c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c4:	4770      	bx	lr
 80009c6:	bf00      	nop
 80009c8:	0800ae20 	.word	0x0800ae20

080009cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b082      	sub	sp, #8
 80009d0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80009d2:	2300      	movs	r3, #0
 80009d4:	607b      	str	r3, [r7, #4]
 80009d6:	4b10      	ldr	r3, [pc, #64]	@ (8000a18 <MX_DMA_Init+0x4c>)
 80009d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009da:	4a0f      	ldr	r2, [pc, #60]	@ (8000a18 <MX_DMA_Init+0x4c>)
 80009dc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80009e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009e2:	4b0d      	ldr	r3, [pc, #52]	@ (8000a18 <MX_DMA_Init+0x4c>)
 80009e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80009ea:	607b      	str	r3, [r7, #4]
 80009ec:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80009ee:	2200      	movs	r2, #0
 80009f0:	2100      	movs	r1, #0
 80009f2:	200b      	movs	r0, #11
 80009f4:	f003 fb7d 	bl	80040f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80009f8:	200b      	movs	r0, #11
 80009fa:	f003 fb96 	bl	800412a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80009fe:	2200      	movs	r2, #0
 8000a00:	2100      	movs	r1, #0
 8000a02:	2011      	movs	r0, #17
 8000a04:	f003 fb75 	bl	80040f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000a08:	2011      	movs	r0, #17
 8000a0a:	f003 fb8e 	bl	800412a <HAL_NVIC_EnableIRQ>

}
 8000a0e:	bf00      	nop
 8000a10:	3708      	adds	r7, #8
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	40023800 	.word	0x40023800

08000a1c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b08a      	sub	sp, #40	@ 0x28
 8000a20:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a22:	f107 0314 	add.w	r3, r7, #20
 8000a26:	2200      	movs	r2, #0
 8000a28:	601a      	str	r2, [r3, #0]
 8000a2a:	605a      	str	r2, [r3, #4]
 8000a2c:	609a      	str	r2, [r3, #8]
 8000a2e:	60da      	str	r2, [r3, #12]
 8000a30:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a32:	2300      	movs	r3, #0
 8000a34:	613b      	str	r3, [r7, #16]
 8000a36:	4b3d      	ldr	r3, [pc, #244]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a3a:	4a3c      	ldr	r2, [pc, #240]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a3c:	f043 0304 	orr.w	r3, r3, #4
 8000a40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a42:	4b3a      	ldr	r3, [pc, #232]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a46:	f003 0304 	and.w	r3, r3, #4
 8000a4a:	613b      	str	r3, [r7, #16]
 8000a4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a4e:	2300      	movs	r3, #0
 8000a50:	60fb      	str	r3, [r7, #12]
 8000a52:	4b36      	ldr	r3, [pc, #216]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a56:	4a35      	ldr	r2, [pc, #212]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a5e:	4b33      	ldr	r3, [pc, #204]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a66:	60fb      	str	r3, [r7, #12]
 8000a68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	60bb      	str	r3, [r7, #8]
 8000a6e:	4b2f      	ldr	r3, [pc, #188]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a72:	4a2e      	ldr	r2, [pc, #184]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a74:	f043 0301 	orr.w	r3, r3, #1
 8000a78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a7a:	4b2c      	ldr	r3, [pc, #176]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a7e:	f003 0301 	and.w	r3, r3, #1
 8000a82:	60bb      	str	r3, [r7, #8]
 8000a84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a86:	2300      	movs	r3, #0
 8000a88:	607b      	str	r3, [r7, #4]
 8000a8a:	4b28      	ldr	r3, [pc, #160]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a8e:	4a27      	ldr	r2, [pc, #156]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a90:	f043 0302 	orr.w	r3, r3, #2
 8000a94:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a96:	4b25      	ldr	r3, [pc, #148]	@ (8000b2c <MX_GPIO_Init+0x110>)
 8000a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a9a:	f003 0302 	and.w	r3, r3, #2
 8000a9e:	607b      	str	r3, [r7, #4]
 8000aa0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	2108      	movs	r1, #8
 8000aa6:	4822      	ldr	r0, [pc, #136]	@ (8000b30 <MX_GPIO_Init+0x114>)
 8000aa8:	f004 f922 	bl	8004cf0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000aac:	2200      	movs	r2, #0
 8000aae:	2120      	movs	r1, #32
 8000ab0:	4820      	ldr	r0, [pc, #128]	@ (8000b34 <MX_GPIO_Init+0x118>)
 8000ab2:	f004 f91d 	bl	8004cf0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000ab6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000aba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000abc:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000ac0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ac6:	f107 0314 	add.w	r3, r7, #20
 8000aca:	4619      	mov	r1, r3
 8000acc:	4818      	ldr	r0, [pc, #96]	@ (8000b30 <MX_GPIO_Init+0x114>)
 8000ace:	f003 ff63 	bl	8004998 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000ad2:	2304      	movs	r3, #4
 8000ad4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ad6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000ada:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000adc:	2301      	movs	r3, #1
 8000ade:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ae0:	f107 0314 	add.w	r3, r7, #20
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	4812      	ldr	r0, [pc, #72]	@ (8000b30 <MX_GPIO_Init+0x114>)
 8000ae8:	f003 ff56 	bl	8004998 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000aec:	2308      	movs	r3, #8
 8000aee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000af0:	2301      	movs	r3, #1
 8000af2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af4:	2300      	movs	r3, #0
 8000af6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af8:	2300      	movs	r3, #0
 8000afa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000afc:	f107 0314 	add.w	r3, r7, #20
 8000b00:	4619      	mov	r1, r3
 8000b02:	480b      	ldr	r0, [pc, #44]	@ (8000b30 <MX_GPIO_Init+0x114>)
 8000b04:	f003 ff48 	bl	8004998 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000b08:	2320      	movs	r3, #32
 8000b0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b0c:	2301      	movs	r3, #1
 8000b0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b10:	2300      	movs	r3, #0
 8000b12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b14:	2300      	movs	r3, #0
 8000b16:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000b18:	f107 0314 	add.w	r3, r7, #20
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	4805      	ldr	r0, [pc, #20]	@ (8000b34 <MX_GPIO_Init+0x118>)
 8000b20:	f003 ff3a 	bl	8004998 <HAL_GPIO_Init>

}
 8000b24:	bf00      	nop
 8000b26:	3728      	adds	r7, #40	@ 0x28
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}
 8000b2c:	40023800 	.word	0x40023800
 8000b30:	40020800 	.word	0x40020800
 8000b34:	40020000 	.word	0x40020000

08000b38 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b3c:	4b12      	ldr	r3, [pc, #72]	@ (8000b88 <MX_I2C1_Init+0x50>)
 8000b3e:	4a13      	ldr	r2, [pc, #76]	@ (8000b8c <MX_I2C1_Init+0x54>)
 8000b40:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000b42:	4b11      	ldr	r3, [pc, #68]	@ (8000b88 <MX_I2C1_Init+0x50>)
 8000b44:	4a12      	ldr	r2, [pc, #72]	@ (8000b90 <MX_I2C1_Init+0x58>)
 8000b46:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b48:	4b0f      	ldr	r3, [pc, #60]	@ (8000b88 <MX_I2C1_Init+0x50>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000b4e:	4b0e      	ldr	r3, [pc, #56]	@ (8000b88 <MX_I2C1_Init+0x50>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b54:	4b0c      	ldr	r3, [pc, #48]	@ (8000b88 <MX_I2C1_Init+0x50>)
 8000b56:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000b5a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b5c:	4b0a      	ldr	r3, [pc, #40]	@ (8000b88 <MX_I2C1_Init+0x50>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000b62:	4b09      	ldr	r3, [pc, #36]	@ (8000b88 <MX_I2C1_Init+0x50>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b68:	4b07      	ldr	r3, [pc, #28]	@ (8000b88 <MX_I2C1_Init+0x50>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b6e:	4b06      	ldr	r3, [pc, #24]	@ (8000b88 <MX_I2C1_Init+0x50>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b74:	4804      	ldr	r0, [pc, #16]	@ (8000b88 <MX_I2C1_Init+0x50>)
 8000b76:	f004 f8d5 	bl	8004d24 <HAL_I2C_Init>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d001      	beq.n	8000b84 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000b80:	f000 f9dc 	bl	8000f3c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b84:	bf00      	nop
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	20002324 	.word	0x20002324
 8000b8c:	40005400 	.word	0x40005400
 8000b90:	000186a0 	.word	0x000186a0

08000b94 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b08a      	sub	sp, #40	@ 0x28
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b9c:	f107 0314 	add.w	r3, r7, #20
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	601a      	str	r2, [r3, #0]
 8000ba4:	605a      	str	r2, [r3, #4]
 8000ba6:	609a      	str	r2, [r3, #8]
 8000ba8:	60da      	str	r2, [r3, #12]
 8000baa:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4a50      	ldr	r2, [pc, #320]	@ (8000cf4 <HAL_I2C_MspInit+0x160>)
 8000bb2:	4293      	cmp	r3, r2
 8000bb4:	f040 8099 	bne.w	8000cea <HAL_I2C_MspInit+0x156>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bb8:	2300      	movs	r3, #0
 8000bba:	613b      	str	r3, [r7, #16]
 8000bbc:	4b4e      	ldr	r3, [pc, #312]	@ (8000cf8 <HAL_I2C_MspInit+0x164>)
 8000bbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bc0:	4a4d      	ldr	r2, [pc, #308]	@ (8000cf8 <HAL_I2C_MspInit+0x164>)
 8000bc2:	f043 0302 	orr.w	r3, r3, #2
 8000bc6:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bc8:	4b4b      	ldr	r3, [pc, #300]	@ (8000cf8 <HAL_I2C_MspInit+0x164>)
 8000bca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bcc:	f003 0302 	and.w	r3, r3, #2
 8000bd0:	613b      	str	r3, [r7, #16]
 8000bd2:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000bd4:	23c0      	movs	r3, #192	@ 0xc0
 8000bd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000bd8:	2312      	movs	r3, #18
 8000bda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000be0:	2303      	movs	r3, #3
 8000be2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000be4:	2304      	movs	r3, #4
 8000be6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000be8:	f107 0314 	add.w	r3, r7, #20
 8000bec:	4619      	mov	r1, r3
 8000bee:	4843      	ldr	r0, [pc, #268]	@ (8000cfc <HAL_I2C_MspInit+0x168>)
 8000bf0:	f003 fed2 	bl	8004998 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	60fb      	str	r3, [r7, #12]
 8000bf8:	4b3f      	ldr	r3, [pc, #252]	@ (8000cf8 <HAL_I2C_MspInit+0x164>)
 8000bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bfc:	4a3e      	ldr	r2, [pc, #248]	@ (8000cf8 <HAL_I2C_MspInit+0x164>)
 8000bfe:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000c02:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c04:	4b3c      	ldr	r3, [pc, #240]	@ (8000cf8 <HAL_I2C_MspInit+0x164>)
 8000c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c0c:	60fb      	str	r3, [r7, #12]
 8000c0e:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8000c10:	4b3b      	ldr	r3, [pc, #236]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c12:	4a3c      	ldr	r2, [pc, #240]	@ (8000d04 <HAL_I2C_MspInit+0x170>)
 8000c14:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8000c16:	4b3a      	ldr	r3, [pc, #232]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c18:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000c1c:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c1e:	4b38      	ldr	r3, [pc, #224]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c24:	4b36      	ldr	r3, [pc, #216]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000c2a:	4b35      	ldr	r3, [pc, #212]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c2c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000c30:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c32:	4b33      	ldr	r3, [pc, #204]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c38:	4b31      	ldr	r3, [pc, #196]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8000c3e:	4b30      	ldr	r3, [pc, #192]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000c44:	4b2e      	ldr	r3, [pc, #184]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c46:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000c4a:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000c4c:	4b2c      	ldr	r3, [pc, #176]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8000c52:	482b      	ldr	r0, [pc, #172]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c54:	f003 fa84 	bl	8004160 <HAL_DMA_Init>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d001      	beq.n	8000c62 <HAL_I2C_MspInit+0xce>
    {
      Error_Handler();
 8000c5e:	f000 f96d 	bl	8000f3c <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	4a26      	ldr	r2, [pc, #152]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c66:	639a      	str	r2, [r3, #56]	@ 0x38
 8000c68:	4a25      	ldr	r2, [pc, #148]	@ (8000d00 <HAL_I2C_MspInit+0x16c>)
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 8000c6e:	4b26      	ldr	r3, [pc, #152]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000c70:	4a26      	ldr	r2, [pc, #152]	@ (8000d0c <HAL_I2C_MspInit+0x178>)
 8000c72:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 8000c74:	4b24      	ldr	r3, [pc, #144]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000c76:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000c7a:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000c7c:	4b22      	ldr	r3, [pc, #136]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000c7e:	2240      	movs	r2, #64	@ 0x40
 8000c80:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c82:	4b21      	ldr	r3, [pc, #132]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000c88:	4b1f      	ldr	r3, [pc, #124]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000c8a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000c8e:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c90:	4b1d      	ldr	r3, [pc, #116]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c96:	4b1c      	ldr	r3, [pc, #112]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8000c9c:	4b1a      	ldr	r3, [pc, #104]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000ca2:	4b19      	ldr	r3, [pc, #100]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000ca8:	4b17      	ldr	r3, [pc, #92]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8000cae:	4816      	ldr	r0, [pc, #88]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000cb0:	f003 fa56 	bl	8004160 <HAL_DMA_Init>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d001      	beq.n	8000cbe <HAL_I2C_MspInit+0x12a>
    {
      Error_Handler();
 8000cba:	f000 f93f 	bl	8000f3c <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	4a11      	ldr	r2, [pc, #68]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000cc2:	635a      	str	r2, [r3, #52]	@ 0x34
 8000cc4:	4a10      	ldr	r2, [pc, #64]	@ (8000d08 <HAL_I2C_MspInit+0x174>)
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2100      	movs	r1, #0
 8000cce:	201f      	movs	r0, #31
 8000cd0:	f003 fa0f 	bl	80040f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8000cd4:	201f      	movs	r0, #31
 8000cd6:	f003 fa28 	bl	800412a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2100      	movs	r1, #0
 8000cde:	2020      	movs	r0, #32
 8000ce0:	f003 fa07 	bl	80040f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8000ce4:	2020      	movs	r0, #32
 8000ce6:	f003 fa20 	bl	800412a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000cea:	bf00      	nop
 8000cec:	3728      	adds	r7, #40	@ 0x28
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	40005400 	.word	0x40005400
 8000cf8:	40023800 	.word	0x40023800
 8000cfc:	40020400 	.word	0x40020400
 8000d00:	20002378 	.word	0x20002378
 8000d04:	40026010 	.word	0x40026010
 8000d08:	200023d8 	.word	0x200023d8
 8000d0c:	400260a0 	.word	0x400260a0

08000d10 <HAL_UART_TxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b084      	sub	sp, #16
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
   if(huart==&huart2){
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	4a13      	ldr	r2, [pc, #76]	@ (8000d68 <HAL_UART_TxCpltCallback+0x58>)
 8000d1c:	4293      	cmp	r3, r2
 8000d1e:	d11e      	bne.n	8000d5e <HAL_UART_TxCpltCallback+0x4e>
	   if(UART_TX_Empty!=UART_TX_Busy){
 8000d20:	4b12      	ldr	r3, [pc, #72]	@ (8000d6c <HAL_UART_TxCpltCallback+0x5c>)
 8000d22:	681a      	ldr	r2, [r3, #0]
 8000d24:	4b12      	ldr	r3, [pc, #72]	@ (8000d70 <HAL_UART_TxCpltCallback+0x60>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	429a      	cmp	r2, r3
 8000d2a:	d018      	beq.n	8000d5e <HAL_UART_TxCpltCallback+0x4e>
		   uint8_t tmp=UART_TxBuf[UART_TX_Busy];
 8000d2c:	4b10      	ldr	r3, [pc, #64]	@ (8000d70 <HAL_UART_TxCpltCallback+0x60>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	4a10      	ldr	r2, [pc, #64]	@ (8000d74 <HAL_UART_TxCpltCallback+0x64>)
 8000d32:	5cd3      	ldrb	r3, [r2, r3]
 8000d34:	73fb      	strb	r3, [r7, #15]
		   UART_TX_Busy++;
 8000d36:	4b0e      	ldr	r3, [pc, #56]	@ (8000d70 <HAL_UART_TxCpltCallback+0x60>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	3301      	adds	r3, #1
 8000d3c:	4a0c      	ldr	r2, [pc, #48]	@ (8000d70 <HAL_UART_TxCpltCallback+0x60>)
 8000d3e:	6013      	str	r3, [r2, #0]
		   if(UART_TX_Busy >= UART_TXBUF_LEN)UART_TX_Busy=0;
 8000d40:	4b0b      	ldr	r3, [pc, #44]	@ (8000d70 <HAL_UART_TxCpltCallback+0x60>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	f5b3 6fbd 	cmp.w	r3, #1512	@ 0x5e8
 8000d48:	db02      	blt.n	8000d50 <HAL_UART_TxCpltCallback+0x40>
 8000d4a:	4b09      	ldr	r3, [pc, #36]	@ (8000d70 <HAL_UART_TxCpltCallback+0x60>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	601a      	str	r2, [r3, #0]
		   HAL_UART_Transmit_IT(&huart2, &tmp, 1);
 8000d50:	f107 030f 	add.w	r3, r7, #15
 8000d54:	2201      	movs	r2, #1
 8000d56:	4619      	mov	r1, r3
 8000d58:	4803      	ldr	r0, [pc, #12]	@ (8000d68 <HAL_UART_TxCpltCallback+0x58>)
 8000d5a:	f008 fb4b 	bl	80093f4 <HAL_UART_Transmit_IT>
	   }
   }
}
 8000d5e:	bf00      	nop
 8000d60:	3710      	adds	r7, #16
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}
 8000d66:	bf00      	nop
 8000d68:	200025c0 	.word	0x200025c0
 8000d6c:	200006e8 	.word	0x200006e8
 8000d70:	200006ec 	.word	0x200006ec
 8000d74:	20000080 	.word	0x20000080

08000d78 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b082      	sub	sp, #8
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
	 if(huart==&huart2){
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	4a0e      	ldr	r2, [pc, #56]	@ (8000dbc <HAL_UART_RxCpltCallback+0x44>)
 8000d84:	4293      	cmp	r3, r2
 8000d86:	d114      	bne.n	8000db2 <HAL_UART_RxCpltCallback+0x3a>
		 UART_RX_Empty++;
 8000d88:	4b0d      	ldr	r3, [pc, #52]	@ (8000dc0 <HAL_UART_RxCpltCallback+0x48>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	3301      	adds	r3, #1
 8000d8e:	4a0c      	ldr	r2, [pc, #48]	@ (8000dc0 <HAL_UART_RxCpltCallback+0x48>)
 8000d90:	6013      	str	r3, [r2, #0]
		 if(UART_RX_Empty>=UART_RXBUF_LEN)UART_RX_Empty=0;
 8000d92:	4b0b      	ldr	r3, [pc, #44]	@ (8000dc0 <HAL_UART_RxCpltCallback+0x48>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d98:	dd02      	ble.n	8000da0 <HAL_UART_RxCpltCallback+0x28>
 8000d9a:	4b09      	ldr	r3, [pc, #36]	@ (8000dc0 <HAL_UART_RxCpltCallback+0x48>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	601a      	str	r2, [r3, #0]
		 HAL_UART_Receive_IT(&huart2,&UART_RxBuf[UART_RX_Empty],1);
 8000da0:	4b07      	ldr	r3, [pc, #28]	@ (8000dc0 <HAL_UART_RxCpltCallback+0x48>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	4a07      	ldr	r2, [pc, #28]	@ (8000dc4 <HAL_UART_RxCpltCallback+0x4c>)
 8000da6:	4413      	add	r3, r2
 8000da8:	2201      	movs	r2, #1
 8000daa:	4619      	mov	r1, r3
 8000dac:	4803      	ldr	r0, [pc, #12]	@ (8000dbc <HAL_UART_RxCpltCallback+0x44>)
 8000dae:	f008 fb57 	bl	8009460 <HAL_UART_Receive_IT>

	 }
}
 8000db2:	bf00      	nop
 8000db4:	3708      	adds	r7, #8
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	200025c0 	.word	0x200025c0
 8000dc0:	200006f0 	.word	0x200006f0
 8000dc4:	20000668 	.word	0x20000668

08000dc8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dcc:	f003 f820 	bl	8003e10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dd0:	f000 f820 	bl	8000e14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dd4:	f7ff fe22 	bl	8000a1c <MX_GPIO_Init>
  MX_DMA_Init();
 8000dd8:	f7ff fdf8 	bl	80009cc <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000ddc:	f002 ff74 	bl	8003cc8 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000de0:	f7ff feaa 	bl	8000b38 <MX_I2C1_Init>
  MX_TIM3_Init();
 8000de4:	f002 fefa 	bl	8003bdc <MX_TIM3_Init>
  TCS34725_Init(&hi2c1);
 8000de8:	4806      	ldr	r0, [pc, #24]	@ (8000e04 <main+0x3c>)
 8000dea:	f002 fe5b 	bl	8003aa4 <TCS34725_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart2,&UART_RxBuf[0],1);
 8000dee:	2201      	movs	r2, #1
 8000df0:	4905      	ldr	r1, [pc, #20]	@ (8000e08 <main+0x40>)
 8000df2:	4806      	ldr	r0, [pc, #24]	@ (8000e0c <main+0x44>)
 8000df4:	f008 fb34 	bl	8009460 <HAL_UART_Receive_IT>
  UART_TX_FSend("STM INIT\n");
 8000df8:	4805      	ldr	r0, [pc, #20]	@ (8000e10 <main+0x48>)
 8000dfa:	f7ff fc41 	bl	8000680 <UART_TX_FSend>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
   //Przetwarzanie znakow ktore przychodza do bufora kolejki UART
    process_protocol_data();
 8000dfe:	f001 fc93 	bl	8002728 <process_protocol_data>
 8000e02:	e7fc      	b.n	8000dfe <main+0x36>
 8000e04:	20002324 	.word	0x20002324
 8000e08:	20000668 	.word	0x20000668
 8000e0c:	200025c0 	.word	0x200025c0
 8000e10:	0800ace8 	.word	0x0800ace8

08000e14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b094      	sub	sp, #80	@ 0x50
 8000e18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e1a:	f107 031c 	add.w	r3, r7, #28
 8000e1e:	2234      	movs	r2, #52	@ 0x34
 8000e20:	2100      	movs	r1, #0
 8000e22:	4618      	mov	r0, r3
 8000e24:	f009 fac2 	bl	800a3ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e28:	f107 0308 	add.w	r3, r7, #8
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	601a      	str	r2, [r3, #0]
 8000e30:	605a      	str	r2, [r3, #4]
 8000e32:	609a      	str	r2, [r3, #8]
 8000e34:	60da      	str	r2, [r3, #12]
 8000e36:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e38:	2300      	movs	r3, #0
 8000e3a:	607b      	str	r3, [r7, #4]
 8000e3c:	4b2a      	ldr	r3, [pc, #168]	@ (8000ee8 <SystemClock_Config+0xd4>)
 8000e3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e40:	4a29      	ldr	r2, [pc, #164]	@ (8000ee8 <SystemClock_Config+0xd4>)
 8000e42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e46:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e48:	4b27      	ldr	r3, [pc, #156]	@ (8000ee8 <SystemClock_Config+0xd4>)
 8000e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e50:	607b      	str	r3, [r7, #4]
 8000e52:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000e54:	2300      	movs	r3, #0
 8000e56:	603b      	str	r3, [r7, #0]
 8000e58:	4b24      	ldr	r3, [pc, #144]	@ (8000eec <SystemClock_Config+0xd8>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000e60:	4a22      	ldr	r2, [pc, #136]	@ (8000eec <SystemClock_Config+0xd8>)
 8000e62:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e66:	6013      	str	r3, [r2, #0]
 8000e68:	4b20      	ldr	r3, [pc, #128]	@ (8000eec <SystemClock_Config+0xd8>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000e70:	603b      	str	r3, [r7, #0]
 8000e72:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e74:	2302      	movs	r3, #2
 8000e76:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e78:	2301      	movs	r3, #1
 8000e7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e7c:	2310      	movs	r3, #16
 8000e7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e80:	2302      	movs	r3, #2
 8000e82:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e84:	2300      	movs	r3, #0
 8000e86:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000e88:	2310      	movs	r3, #16
 8000e8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000e8c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000e90:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000e92:	2304      	movs	r3, #4
 8000e94:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000e96:	2302      	movs	r3, #2
 8000e98:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000e9a:	2302      	movs	r3, #2
 8000e9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e9e:	f107 031c 	add.w	r3, r7, #28
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f007 fb1a 	bl	80084dc <HAL_RCC_OscConfig>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d001      	beq.n	8000eb2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000eae:	f000 f845 	bl	8000f3c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000eb2:	230f      	movs	r3, #15
 8000eb4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000eb6:	2302      	movs	r3, #2
 8000eb8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ebe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ec2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ec8:	f107 0308 	add.w	r3, r7, #8
 8000ecc:	2102      	movs	r1, #2
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f006 ffba 	bl	8007e48 <HAL_RCC_ClockConfig>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d001      	beq.n	8000ede <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000eda:	f000 f82f 	bl	8000f3c <Error_Handler>
  }
}
 8000ede:	bf00      	nop
 8000ee0:	3750      	adds	r7, #80	@ 0x50
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	40023800 	.word	0x40023800
 8000eec:	40007000 	.word	0x40007000

08000ef0 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE BEGIN 4 */

// TCS34725 debug output disabled
// #define TCS_DEBUG_ENABLE

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3){
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	4a0b      	ldr	r2, [pc, #44]	@ (8000f2c <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000efe:	4293      	cmp	r3, r2
 8000f00:	d110      	bne.n	8000f24 <HAL_TIM_PeriodElapsedCallback+0x34>
		timer_counter++;
 8000f02:	4b0b      	ldr	r3, [pc, #44]	@ (8000f30 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	3301      	adds	r3, #1
 8000f08:	4a09      	ldr	r2, [pc, #36]	@ (8000f30 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000f0a:	6013      	str	r3, [r2, #0]

		if (timer_counter >= timer_interval) {
 8000f0c:	4b08      	ldr	r3, [pc, #32]	@ (8000f30 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000f0e:	681a      	ldr	r2, [r3, #0]
 8000f10:	4b08      	ldr	r3, [pc, #32]	@ (8000f34 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	429a      	cmp	r2, r3
 8000f16:	d305      	bcc.n	8000f24 <HAL_TIM_PeriodElapsedCallback+0x34>
			#ifdef TCS_DEBUG_ENABLE
			UART_TX_FSend("TIMER_TRIGGERED_DMA_READ\n");
			#endif

			// Start DMA read of sensor data (non-blocking)
			TCS34725_Start_DMA_Read(&hi2c1);
 8000f18:	4807      	ldr	r0, [pc, #28]	@ (8000f38 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000f1a:	f002 fdf1 	bl	8003b00 <TCS34725_Start_DMA_Read>

			timer_counter = 0;
 8000f1e:	4b04      	ldr	r3, [pc, #16]	@ (8000f30 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	601a      	str	r2, [r3, #0]
		}

	}
}
 8000f24:	bf00      	nop
 8000f26:	3708      	adds	r7, #8
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}
 8000f2c:	40000400 	.word	0x40000400
 8000f30:	20002438 	.word	0x20002438
 8000f34:	20000000 	.word	0x20000000
 8000f38:	20002324 	.word	0x20002324

08000f3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000f40:	b672      	cpsid	i
}
 8000f42:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f44:	bf00      	nop
 8000f46:	e7fd      	b.n	8000f44 <Error_Handler+0x8>

08000f48 <format_ans_data>:
 * @param buffer_size Size of output buffer
 * @param data Pointer to color data
 * @return Number of characters written
 */
static int format_ans_data(char *buffer, size_t buffer_size,
		TCS34725_Data_t *data) {
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b088      	sub	sp, #32
 8000f4c:	af04      	add	r7, sp, #16
 8000f4e:	60f8      	str	r0, [r7, #12]
 8000f50:	60b9      	str	r1, [r7, #8]
 8000f52:	607a      	str	r2, [r7, #4]
	return snprintf(buffer, buffer_size, "ANS"
			"R%05u"
			"G%05u"
			"B%05u"
			"C%05u", data->r, data->g, data->b, data->c);
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	885b      	ldrh	r3, [r3, #2]
	return snprintf(buffer, buffer_size, "ANS"
 8000f58:	4618      	mov	r0, r3
			"C%05u", data->r, data->g, data->b, data->c);
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	889b      	ldrh	r3, [r3, #4]
	return snprintf(buffer, buffer_size, "ANS"
 8000f5e:	461a      	mov	r2, r3
			"C%05u", data->r, data->g, data->b, data->c);
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	88db      	ldrh	r3, [r3, #6]
	return snprintf(buffer, buffer_size, "ANS"
 8000f64:	4619      	mov	r1, r3
			"C%05u", data->r, data->g, data->b, data->c);
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	881b      	ldrh	r3, [r3, #0]
	return snprintf(buffer, buffer_size, "ANS"
 8000f6a:	9302      	str	r3, [sp, #8]
 8000f6c:	9101      	str	r1, [sp, #4]
 8000f6e:	9200      	str	r2, [sp, #0]
 8000f70:	4603      	mov	r3, r0
 8000f72:	4a05      	ldr	r2, [pc, #20]	@ (8000f88 <format_ans_data+0x40>)
 8000f74:	68b9      	ldr	r1, [r7, #8]
 8000f76:	68f8      	ldr	r0, [r7, #12]
 8000f78:	f009 f9a0 	bl	800a2bc <sniprintf>
 8000f7c:	4603      	mov	r3, r0
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	3710      	adds	r7, #16
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	0800acf4 	.word	0x0800acf4

08000f8c <format_hex_data>:
 * @param buffer_size Size of output buffer
 * @param data Pointer to color data
 * @return Number of characters written
 */
static int format_hex_data(char *buffer, size_t buffer_size,
		TCS34725_Data_t *data) {
 8000f8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000f90:	b094      	sub	sp, #80	@ 0x50
 8000f92:	af04      	add	r7, sp, #16
 8000f94:	6378      	str	r0, [r7, #52]	@ 0x34
 8000f96:	6339      	str	r1, [r7, #48]	@ 0x30
 8000f98:	62fa      	str	r2, [r7, #44]	@ 0x2c
	// Normalize 16-bit values (0-65535) to 8-bit (0-255)
	uint8_t r_norm = (uint8_t) ((data->r * 255ULL) / 65535);
 8000f9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f9c:	885b      	ldrh	r3, [r3, #2]
 8000f9e:	b29b      	uxth	r3, r3
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	4698      	mov	r8, r3
 8000fa4:	4691      	mov	r9, r2
 8000fa6:	4642      	mov	r2, r8
 8000fa8:	464b      	mov	r3, r9
 8000faa:	f04f 0000 	mov.w	r0, #0
 8000fae:	f04f 0100 	mov.w	r1, #0
 8000fb2:	0219      	lsls	r1, r3, #8
 8000fb4:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8000fb8:	0210      	lsls	r0, r2, #8
 8000fba:	4602      	mov	r2, r0
 8000fbc:	460b      	mov	r3, r1
 8000fbe:	ebb2 0408 	subs.w	r4, r2, r8
 8000fc2:	eb63 0509 	sbc.w	r5, r3, r9
 8000fc6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000fca:	f04f 0300 	mov.w	r3, #0
 8000fce:	4620      	mov	r0, r4
 8000fd0:	4629      	mov	r1, r5
 8000fd2:	f7ff f985 	bl	80002e0 <__aeabi_uldivmod>
 8000fd6:	4602      	mov	r2, r0
 8000fd8:	460b      	mov	r3, r1
 8000fda:	4613      	mov	r3, r2
 8000fdc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	uint8_t g_norm = (uint8_t) ((data->g * 255ULL) / 65535);
 8000fe0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fe2:	889b      	ldrh	r3, [r3, #4]
 8000fe4:	b29b      	uxth	r3, r3
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	469a      	mov	sl, r3
 8000fea:	4693      	mov	fp, r2
 8000fec:	4652      	mov	r2, sl
 8000fee:	465b      	mov	r3, fp
 8000ff0:	f04f 0000 	mov.w	r0, #0
 8000ff4:	f04f 0100 	mov.w	r1, #0
 8000ff8:	0219      	lsls	r1, r3, #8
 8000ffa:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8000ffe:	0210      	lsls	r0, r2, #8
 8001000:	4602      	mov	r2, r0
 8001002:	460b      	mov	r3, r1
 8001004:	ebb2 010a 	subs.w	r1, r2, sl
 8001008:	6239      	str	r1, [r7, #32]
 800100a:	eb63 030b 	sbc.w	r3, r3, fp
 800100e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001010:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001014:	f04f 0300 	mov.w	r3, #0
 8001018:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800101c:	f7ff f960 	bl	80002e0 <__aeabi_uldivmod>
 8001020:	4602      	mov	r2, r0
 8001022:	460b      	mov	r3, r1
 8001024:	4613      	mov	r3, r2
 8001026:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	uint8_t b_norm = (uint8_t) ((data->b * 255ULL) / 65535);
 800102a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800102c:	88db      	ldrh	r3, [r3, #6]
 800102e:	b29b      	uxth	r3, r3
 8001030:	2200      	movs	r2, #0
 8001032:	61bb      	str	r3, [r7, #24]
 8001034:	61fa      	str	r2, [r7, #28]
 8001036:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 800103a:	4622      	mov	r2, r4
 800103c:	462b      	mov	r3, r5
 800103e:	f04f 0000 	mov.w	r0, #0
 8001042:	f04f 0100 	mov.w	r1, #0
 8001046:	0219      	lsls	r1, r3, #8
 8001048:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800104c:	0210      	lsls	r0, r2, #8
 800104e:	4602      	mov	r2, r0
 8001050:	460b      	mov	r3, r1
 8001052:	4621      	mov	r1, r4
 8001054:	1a51      	subs	r1, r2, r1
 8001056:	6139      	str	r1, [r7, #16]
 8001058:	4629      	mov	r1, r5
 800105a:	eb63 0301 	sbc.w	r3, r3, r1
 800105e:	617b      	str	r3, [r7, #20]
 8001060:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001064:	f04f 0300 	mov.w	r3, #0
 8001068:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800106c:	f7ff f938 	bl	80002e0 <__aeabi_uldivmod>
 8001070:	4602      	mov	r2, r0
 8001072:	460b      	mov	r3, r1
 8001074:	4613      	mov	r3, r2
 8001076:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	uint8_t c_norm = (uint8_t) ((data->c * 255ULL) / 65535);
 800107a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800107c:	881b      	ldrh	r3, [r3, #0]
 800107e:	b29b      	uxth	r3, r3
 8001080:	2200      	movs	r2, #0
 8001082:	60bb      	str	r3, [r7, #8]
 8001084:	60fa      	str	r2, [r7, #12]
 8001086:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800108a:	4622      	mov	r2, r4
 800108c:	462b      	mov	r3, r5
 800108e:	f04f 0000 	mov.w	r0, #0
 8001092:	f04f 0100 	mov.w	r1, #0
 8001096:	0219      	lsls	r1, r3, #8
 8001098:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800109c:	0210      	lsls	r0, r2, #8
 800109e:	4602      	mov	r2, r0
 80010a0:	460b      	mov	r3, r1
 80010a2:	4621      	mov	r1, r4
 80010a4:	1a51      	subs	r1, r2, r1
 80010a6:	6039      	str	r1, [r7, #0]
 80010a8:	4629      	mov	r1, r5
 80010aa:	eb63 0301 	sbc.w	r3, r3, r1
 80010ae:	607b      	str	r3, [r7, #4]
 80010b0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80010b4:	f04f 0300 	mov.w	r3, #0
 80010b8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80010bc:	f7ff f910 	bl	80002e0 <__aeabi_uldivmod>
 80010c0:	4602      	mov	r2, r0
 80010c2:	460b      	mov	r3, r1
 80010c4:	4613      	mov	r3, r2
 80010c6:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c

	return snprintf(buffer, buffer_size, "HEX%02X%02X%02X%02X", r_norm, g_norm,
 80010ca:	f897 003f 	ldrb.w	r0, [r7, #63]	@ 0x3f
 80010ce:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80010d2:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80010d6:	f897 103c 	ldrb.w	r1, [r7, #60]	@ 0x3c
 80010da:	9102      	str	r1, [sp, #8]
 80010dc:	9201      	str	r2, [sp, #4]
 80010de:	9300      	str	r3, [sp, #0]
 80010e0:	4603      	mov	r3, r0
 80010e2:	4a05      	ldr	r2, [pc, #20]	@ (80010f8 <format_hex_data+0x16c>)
 80010e4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80010e6:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80010e8:	f009 f8e8 	bl	800a2bc <sniprintf>
 80010ec:	4603      	mov	r3, r0
			b_norm, c_norm);
}
 80010ee:	4618      	mov	r0, r3
 80010f0:	3740      	adds	r7, #64	@ 0x40
 80010f2:	46bd      	mov	sp, r7
 80010f4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80010f8:	0800ad0c 	.word	0x0800ad0c

080010fc <convert_char_to_int>:
/**
 * @brief Konwertuje string cyfr ASCII na liczbę całkowitą
 * @param str Wskaźnik do stringu z cyframi ASCII
 * @return Przekonwertowana wartość lub -1 w przypadku błędu
 */
int convert_char_to_int(char *str) {
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b086      	sub	sp, #24
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
	int result = 0;
 8001104:	2300      	movs	r3, #0
 8001106:	617b      	str	r3, [r7, #20]
	int len = strlen(str);
 8001108:	6878      	ldr	r0, [r7, #4]
 800110a:	f7ff f88b 	bl	8000224 <strlen>
 800110e:	4603      	mov	r3, r0
 8001110:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < len; i++) {
 8001112:	2300      	movs	r3, #0
 8001114:	613b      	str	r3, [r7, #16]
 8001116:	e01e      	b.n	8001156 <convert_char_to_int+0x5a>
		if (str[i] < '0' || str[i] > '9') {
 8001118:	693b      	ldr	r3, [r7, #16]
 800111a:	687a      	ldr	r2, [r7, #4]
 800111c:	4413      	add	r3, r2
 800111e:	781b      	ldrb	r3, [r3, #0]
 8001120:	2b2f      	cmp	r3, #47	@ 0x2f
 8001122:	d905      	bls.n	8001130 <convert_char_to_int+0x34>
 8001124:	693b      	ldr	r3, [r7, #16]
 8001126:	687a      	ldr	r2, [r7, #4]
 8001128:	4413      	add	r3, r2
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	2b39      	cmp	r3, #57	@ 0x39
 800112e:	d902      	bls.n	8001136 <convert_char_to_int+0x3a>
			return -1; // Nie cyfra
 8001130:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001134:	e014      	b.n	8001160 <convert_char_to_int+0x64>
		}
		result = result * 10 + (str[i] - '0');
 8001136:	697a      	ldr	r2, [r7, #20]
 8001138:	4613      	mov	r3, r2
 800113a:	009b      	lsls	r3, r3, #2
 800113c:	4413      	add	r3, r2
 800113e:	005b      	lsls	r3, r3, #1
 8001140:	4619      	mov	r1, r3
 8001142:	693b      	ldr	r3, [r7, #16]
 8001144:	687a      	ldr	r2, [r7, #4]
 8001146:	4413      	add	r3, r2
 8001148:	781b      	ldrb	r3, [r3, #0]
 800114a:	3b30      	subs	r3, #48	@ 0x30
 800114c:	440b      	add	r3, r1
 800114e:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < len; i++) {
 8001150:	693b      	ldr	r3, [r7, #16]
 8001152:	3301      	adds	r3, #1
 8001154:	613b      	str	r3, [r7, #16]
 8001156:	693a      	ldr	r2, [r7, #16]
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	429a      	cmp	r2, r3
 800115c:	dbdc      	blt.n	8001118 <convert_char_to_int+0x1c>
	}
	return result;
 800115e:	697b      	ldr	r3, [r7, #20]
}
 8001160:	4618      	mov	r0, r3
 8001162:	3718      	adds	r7, #24
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}

08001168 <convert_hex_to_int>:
 * @brief Konwertuje string heksadecymalny ASCII na liczbę całkowitą
 * @param hex_str Wskaźnik do stringu hex (bez prefiksu 0x)
 * @param len Długość stringu hex
 * @return Przekonwertowana wartość lub 0 w przypadku błędu
 */
uint16_t convert_hex_to_int(const char *hex_str, size_t len) {
 8001168:	b480      	push	{r7}
 800116a:	b085      	sub	sp, #20
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
 8001170:	6039      	str	r1, [r7, #0]
	uint16_t result = 0;
 8001172:	2300      	movs	r3, #0
 8001174:	81fb      	strh	r3, [r7, #14]
	for (size_t i = 0; i < len; i++) {
 8001176:	2300      	movs	r3, #0
 8001178:	60bb      	str	r3, [r7, #8]
 800117a:	e035      	b.n	80011e8 <convert_hex_to_int+0x80>
		result <<= 4;
 800117c:	89fb      	ldrh	r3, [r7, #14]
 800117e:	011b      	lsls	r3, r3, #4
 8001180:	81fb      	strh	r3, [r7, #14]
		if (hex_str[i] >= '0' && hex_str[i] <= '9') {
 8001182:	687a      	ldr	r2, [r7, #4]
 8001184:	68bb      	ldr	r3, [r7, #8]
 8001186:	4413      	add	r3, r2
 8001188:	781b      	ldrb	r3, [r3, #0]
 800118a:	2b2f      	cmp	r3, #47	@ 0x2f
 800118c:	d910      	bls.n	80011b0 <convert_hex_to_int+0x48>
 800118e:	687a      	ldr	r2, [r7, #4]
 8001190:	68bb      	ldr	r3, [r7, #8]
 8001192:	4413      	add	r3, r2
 8001194:	781b      	ldrb	r3, [r3, #0]
 8001196:	2b39      	cmp	r3, #57	@ 0x39
 8001198:	d80a      	bhi.n	80011b0 <convert_hex_to_int+0x48>
			result += hex_str[i] - '0';
 800119a:	687a      	ldr	r2, [r7, #4]
 800119c:	68bb      	ldr	r3, [r7, #8]
 800119e:	4413      	add	r3, r2
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	461a      	mov	r2, r3
 80011a4:	89fb      	ldrh	r3, [r7, #14]
 80011a6:	4413      	add	r3, r2
 80011a8:	b29b      	uxth	r3, r3
 80011aa:	3b30      	subs	r3, #48	@ 0x30
 80011ac:	81fb      	strh	r3, [r7, #14]
 80011ae:	e018      	b.n	80011e2 <convert_hex_to_int+0x7a>
		} else if (hex_str[i] >= 'A' && hex_str[i] <= 'F') {
 80011b0:	687a      	ldr	r2, [r7, #4]
 80011b2:	68bb      	ldr	r3, [r7, #8]
 80011b4:	4413      	add	r3, r2
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	2b40      	cmp	r3, #64	@ 0x40
 80011ba:	d910      	bls.n	80011de <convert_hex_to_int+0x76>
 80011bc:	687a      	ldr	r2, [r7, #4]
 80011be:	68bb      	ldr	r3, [r7, #8]
 80011c0:	4413      	add	r3, r2
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	2b46      	cmp	r3, #70	@ 0x46
 80011c6:	d80a      	bhi.n	80011de <convert_hex_to_int+0x76>
			result += hex_str[i] - 'A' + 10;
 80011c8:	687a      	ldr	r2, [r7, #4]
 80011ca:	68bb      	ldr	r3, [r7, #8]
 80011cc:	4413      	add	r3, r2
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	461a      	mov	r2, r3
 80011d2:	89fb      	ldrh	r3, [r7, #14]
 80011d4:	4413      	add	r3, r2
 80011d6:	b29b      	uxth	r3, r3
 80011d8:	3b37      	subs	r3, #55	@ 0x37
 80011da:	81fb      	strh	r3, [r7, #14]
 80011dc:	e001      	b.n	80011e2 <convert_hex_to_int+0x7a>
		} else {
			return 0; // Bląd konwersji hex
 80011de:	2300      	movs	r3, #0
 80011e0:	e007      	b.n	80011f2 <convert_hex_to_int+0x8a>
	for (size_t i = 0; i < len; i++) {
 80011e2:	68bb      	ldr	r3, [r7, #8]
 80011e4:	3301      	adds	r3, #1
 80011e6:	60bb      	str	r3, [r7, #8]
 80011e8:	68ba      	ldr	r2, [r7, #8]
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	429a      	cmp	r2, r3
 80011ee:	d3c5      	bcc.n	800117c <convert_hex_to_int+0x14>
		}
	}
	return result;
 80011f0:	89fb      	ldrh	r3, [r7, #14]
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	3714      	adds	r7, #20
 80011f6:	46bd      	mov	sp, r7
 80011f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fc:	4770      	bx	lr
	...

08001200 <hex_decode_string>:
 * @param hex_str Input hex string (e.g., "5354415254")
 * @param output Output buffer for decoded bytes
 * @param output_size Size of output buffer
 * @return Number of decoded bytes, or -1 on error
 */
int hex_decode_string(const char *hex_str, char *output, size_t output_size) {
 8001200:	b580      	push	{r7, lr}
 8001202:	b08a      	sub	sp, #40	@ 0x28
 8001204:	af00      	add	r7, sp, #0
 8001206:	60f8      	str	r0, [r7, #12]
 8001208:	60b9      	str	r1, [r7, #8]
 800120a:	607a      	str	r2, [r7, #4]
	if (!hex_str || !output || output_size == 0) {
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d005      	beq.n	800121e <hex_decode_string+0x1e>
 8001212:	68bb      	ldr	r3, [r7, #8]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d002      	beq.n	800121e <hex_decode_string+0x1e>
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d102      	bne.n	8001224 <hex_decode_string+0x24>
		return -1;
 800121e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001222:	e051      	b.n	80012c8 <hex_decode_string+0xc8>
	}

	size_t hex_len = strlen(hex_str);
 8001224:	68f8      	ldr	r0, [r7, #12]
 8001226:	f7fe fffd 	bl	8000224 <strlen>
 800122a:	6238      	str	r0, [r7, #32]
	if (hex_len % 2 != 0) {
 800122c:	6a3b      	ldr	r3, [r7, #32]
 800122e:	f003 0301 	and.w	r3, r3, #1
 8001232:	2b00      	cmp	r3, #0
 8001234:	d002      	beq.n	800123c <hex_decode_string+0x3c>
		return -1; // Hex string must have even length
 8001236:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800123a:	e045      	b.n	80012c8 <hex_decode_string+0xc8>
	}

	size_t byte_count = hex_len / 2;
 800123c:	6a3b      	ldr	r3, [r7, #32]
 800123e:	085b      	lsrs	r3, r3, #1
 8001240:	61fb      	str	r3, [r7, #28]
	if (byte_count >= output_size) {
 8001242:	69fa      	ldr	r2, [r7, #28]
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	429a      	cmp	r2, r3
 8001248:	d302      	bcc.n	8001250 <hex_decode_string+0x50>
		return -1; // Output buffer too small
 800124a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800124e:	e03b      	b.n	80012c8 <hex_decode_string+0xc8>
	}

	for (size_t i = 0; i < byte_count; i++) {
 8001250:	2300      	movs	r3, #0
 8001252:	627b      	str	r3, [r7, #36]	@ 0x24
 8001254:	e02e      	b.n	80012b4 <hex_decode_string+0xb4>
		char hex_pair[3] = { hex_str[i * 2], hex_str[i * 2 + 1], '\0' };
 8001256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001258:	005b      	lsls	r3, r3, #1
 800125a:	68fa      	ldr	r2, [r7, #12]
 800125c:	4413      	add	r3, r2
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	753b      	strb	r3, [r7, #20]
 8001262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001264:	005b      	lsls	r3, r3, #1
 8001266:	3301      	adds	r3, #1
 8001268:	68fa      	ldr	r2, [r7, #12]
 800126a:	4413      	add	r3, r2
 800126c:	781b      	ldrb	r3, [r3, #0]
 800126e:	757b      	strb	r3, [r7, #21]
 8001270:	2300      	movs	r3, #0
 8001272:	75bb      	strb	r3, [r7, #22]
		uint16_t byte_val = convert_hex_to_int(hex_pair, 2);
 8001274:	f107 0314 	add.w	r3, r7, #20
 8001278:	2102      	movs	r1, #2
 800127a:	4618      	mov	r0, r3
 800127c:	f7ff ff74 	bl	8001168 <convert_hex_to_int>
 8001280:	4603      	mov	r3, r0
 8001282:	837b      	strh	r3, [r7, #26]
		if (byte_val == 0 && strcmp(hex_pair, "00") != 0) {
 8001284:	8b7b      	ldrh	r3, [r7, #26]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d10b      	bne.n	80012a2 <hex_decode_string+0xa2>
 800128a:	f107 0314 	add.w	r3, r7, #20
 800128e:	4910      	ldr	r1, [pc, #64]	@ (80012d0 <hex_decode_string+0xd0>)
 8001290:	4618      	mov	r0, r3
 8001292:	f7fe ffbd 	bl	8000210 <strcmp>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	d002      	beq.n	80012a2 <hex_decode_string+0xa2>
			return -1; // Invalid hex character
 800129c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80012a0:	e012      	b.n	80012c8 <hex_decode_string+0xc8>
		}
		output[i] = (char) byte_val;
 80012a2:	68ba      	ldr	r2, [r7, #8]
 80012a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012a6:	4413      	add	r3, r2
 80012a8:	8b7a      	ldrh	r2, [r7, #26]
 80012aa:	b2d2      	uxtb	r2, r2
 80012ac:	701a      	strb	r2, [r3, #0]
	for (size_t i = 0; i < byte_count; i++) {
 80012ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012b0:	3301      	adds	r3, #1
 80012b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80012b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80012b6:	69fb      	ldr	r3, [r7, #28]
 80012b8:	429a      	cmp	r2, r3
 80012ba:	d3cc      	bcc.n	8001256 <hex_decode_string+0x56>
	}

	output[byte_count] = '\0';
 80012bc:	68ba      	ldr	r2, [r7, #8]
 80012be:	69fb      	ldr	r3, [r7, #28]
 80012c0:	4413      	add	r3, r2
 80012c2:	2200      	movs	r2, #0
 80012c4:	701a      	strb	r2, [r3, #0]
	return (int) byte_count;
 80012c6:	69fb      	ldr	r3, [r7, #28]
}
 80012c8:	4618      	mov	r0, r3
 80012ca:	3728      	adds	r7, #40	@ 0x28
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	0800ad20 	.word	0x0800ad20

080012d4 <hex_encode_string>:
 * @param input Input ASCII string
 * @param output Output buffer for hex string
 * @param output_size Size of output buffer
 * @return Number of hex characters written, or -1 on error
 */
int hex_encode_string(const char *input, char *output, size_t output_size) {
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b088      	sub	sp, #32
 80012d8:	af00      	add	r7, sp, #0
 80012da:	60f8      	str	r0, [r7, #12]
 80012dc:	60b9      	str	r1, [r7, #8]
 80012de:	607a      	str	r2, [r7, #4]
	if (!input || !output || output_size == 0) {
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d005      	beq.n	80012f2 <hex_encode_string+0x1e>
 80012e6:	68bb      	ldr	r3, [r7, #8]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d002      	beq.n	80012f2 <hex_encode_string+0x1e>
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d102      	bne.n	80012f8 <hex_encode_string+0x24>
		return -1;
 80012f2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80012f6:	e02c      	b.n	8001352 <hex_encode_string+0x7e>
	}

	size_t input_len = strlen(input);
 80012f8:	68f8      	ldr	r0, [r7, #12]
 80012fa:	f7fe ff93 	bl	8000224 <strlen>
 80012fe:	61b8      	str	r0, [r7, #24]
	size_t required_size = input_len * 2 + 1; // 2 hex chars per byte + null terminator
 8001300:	69bb      	ldr	r3, [r7, #24]
 8001302:	005b      	lsls	r3, r3, #1
 8001304:	3301      	adds	r3, #1
 8001306:	617b      	str	r3, [r7, #20]

	if (required_size > output_size) {
 8001308:	697a      	ldr	r2, [r7, #20]
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	429a      	cmp	r2, r3
 800130e:	d902      	bls.n	8001316 <hex_encode_string+0x42>
		return -1; // Output buffer too small
 8001310:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001314:	e01d      	b.n	8001352 <hex_encode_string+0x7e>
	}

	for (size_t i = 0; i < input_len; i++) {
 8001316:	2300      	movs	r3, #0
 8001318:	61fb      	str	r3, [r7, #28]
 800131a:	e00e      	b.n	800133a <hex_encode_string+0x66>
		sprintf(&output[i * 2], "%02X", (uint8_t) input[i]);
 800131c:	69fb      	ldr	r3, [r7, #28]
 800131e:	005b      	lsls	r3, r3, #1
 8001320:	68ba      	ldr	r2, [r7, #8]
 8001322:	18d0      	adds	r0, r2, r3
 8001324:	68fa      	ldr	r2, [r7, #12]
 8001326:	69fb      	ldr	r3, [r7, #28]
 8001328:	4413      	add	r3, r2
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	461a      	mov	r2, r3
 800132e:	490b      	ldr	r1, [pc, #44]	@ (800135c <hex_encode_string+0x88>)
 8001330:	f008 fffa 	bl	800a328 <siprintf>
	for (size_t i = 0; i < input_len; i++) {
 8001334:	69fb      	ldr	r3, [r7, #28]
 8001336:	3301      	adds	r3, #1
 8001338:	61fb      	str	r3, [r7, #28]
 800133a:	69fa      	ldr	r2, [r7, #28]
 800133c:	69bb      	ldr	r3, [r7, #24]
 800133e:	429a      	cmp	r2, r3
 8001340:	d3ec      	bcc.n	800131c <hex_encode_string+0x48>
	}

	output[input_len * 2] = '\0';
 8001342:	69bb      	ldr	r3, [r7, #24]
 8001344:	005b      	lsls	r3, r3, #1
 8001346:	68ba      	ldr	r2, [r7, #8]
 8001348:	4413      	add	r3, r2
 800134a:	2200      	movs	r2, #0
 800134c:	701a      	strb	r2, [r3, #0]
	return (int) (input_len * 2);
 800134e:	69bb      	ldr	r3, [r7, #24]
 8001350:	005b      	lsls	r3, r3, #1
}
 8001352:	4618      	mov	r0, r3
 8001354:	3720      	adds	r7, #32
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	0800ad24 	.word	0x0800ad24

08001360 <parse_command>:
/**
 * @brief Parsuje komendę z stringa i zwraca odpowiadający enum Command
 * @param command_str String z komendą
 * @return Command wartość enum
 */
Command parse_command(const char *command_str) {
 8001360:	b580      	push	{r7, lr}
 8001362:	b082      	sub	sp, #8
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
	if (!command_str) {
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d102      	bne.n	8001374 <parse_command+0x14>
		return CMD_INVALID;
 800136e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001372:	e076      	b.n	8001462 <parse_command+0x102>
	}

	if (strcmp(command_str, CMD_STR_START) == 0) {
 8001374:	493d      	ldr	r1, [pc, #244]	@ (800146c <parse_command+0x10c>)
 8001376:	6878      	ldr	r0, [r7, #4]
 8001378:	f7fe ff4a 	bl	8000210 <strcmp>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d101      	bne.n	8001386 <parse_command+0x26>
		return START_CMD;
 8001382:	2300      	movs	r3, #0
 8001384:	e06d      	b.n	8001462 <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_STOP) == 0) {
 8001386:	493a      	ldr	r1, [pc, #232]	@ (8001470 <parse_command+0x110>)
 8001388:	6878      	ldr	r0, [r7, #4]
 800138a:	f7fe ff41 	bl	8000210 <strcmp>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d101      	bne.n	8001398 <parse_command+0x38>
		return STOP_CMD;
 8001394:	2301      	movs	r3, #1
 8001396:	e064      	b.n	8001462 <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_SETINT) == 0) {
 8001398:	4936      	ldr	r1, [pc, #216]	@ (8001474 <parse_command+0x114>)
 800139a:	6878      	ldr	r0, [r7, #4]
 800139c:	f7fe ff38 	bl	8000210 <strcmp>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d101      	bne.n	80013aa <parse_command+0x4a>
		return SETINT_CMD;
 80013a6:	2302      	movs	r3, #2
 80013a8:	e05b      	b.n	8001462 <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_SETGAIN) == 0) {
 80013aa:	4933      	ldr	r1, [pc, #204]	@ (8001478 <parse_command+0x118>)
 80013ac:	6878      	ldr	r0, [r7, #4]
 80013ae:	f7fe ff2f 	bl	8000210 <strcmp>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d101      	bne.n	80013bc <parse_command+0x5c>
		return SETGAIN_CMD;
 80013b8:	2303      	movs	r3, #3
 80013ba:	e052      	b.n	8001462 <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_SETTIME) == 0) {
 80013bc:	492f      	ldr	r1, [pc, #188]	@ (800147c <parse_command+0x11c>)
 80013be:	6878      	ldr	r0, [r7, #4]
 80013c0:	f7fe ff26 	bl	8000210 <strcmp>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d101      	bne.n	80013ce <parse_command+0x6e>
		return SETTIME_CMD;
 80013ca:	2304      	movs	r3, #4
 80013cc:	e049      	b.n	8001462 <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_GETINT) == 0) {
 80013ce:	492c      	ldr	r1, [pc, #176]	@ (8001480 <parse_command+0x120>)
 80013d0:	6878      	ldr	r0, [r7, #4]
 80013d2:	f7fe ff1d 	bl	8000210 <strcmp>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d101      	bne.n	80013e0 <parse_command+0x80>
		return GETINT_CMD;
 80013dc:	2306      	movs	r3, #6
 80013de:	e040      	b.n	8001462 <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_GETGAIN) == 0) {
 80013e0:	4928      	ldr	r1, [pc, #160]	@ (8001484 <parse_command+0x124>)
 80013e2:	6878      	ldr	r0, [r7, #4]
 80013e4:	f7fe ff14 	bl	8000210 <strcmp>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d101      	bne.n	80013f2 <parse_command+0x92>
		return GETGAIN_CMD;
 80013ee:	2307      	movs	r3, #7
 80013f0:	e037      	b.n	8001462 <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_GETTIME) == 0) {
 80013f2:	4925      	ldr	r1, [pc, #148]	@ (8001488 <parse_command+0x128>)
 80013f4:	6878      	ldr	r0, [r7, #4]
 80013f6:	f7fe ff0b 	bl	8000210 <strcmp>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d101      	bne.n	8001404 <parse_command+0xa4>
		return GETTIME_CMD;
 8001400:	2308      	movs	r3, #8
 8001402:	e02e      	b.n	8001462 <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_RDRAW) == 0) {
 8001404:	4921      	ldr	r1, [pc, #132]	@ (800148c <parse_command+0x12c>)
 8001406:	6878      	ldr	r0, [r7, #4]
 8001408:	f7fe ff02 	bl	8000210 <strcmp>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d101      	bne.n	8001416 <parse_command+0xb6>
		return RDRAW_CMD;
 8001412:	230a      	movs	r3, #10
 8001414:	e025      	b.n	8001462 <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_RDARC) == 0) {
 8001416:	491e      	ldr	r1, [pc, #120]	@ (8001490 <parse_command+0x130>)
 8001418:	6878      	ldr	r0, [r7, #4]
 800141a:	f7fe fef9 	bl	8000210 <strcmp>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d101      	bne.n	8001428 <parse_command+0xc8>
		return RDARC_CMD;
 8001424:	230b      	movs	r3, #11
 8001426:	e01c      	b.n	8001462 <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_RDHEX) == 0) {
 8001428:	491a      	ldr	r1, [pc, #104]	@ (8001494 <parse_command+0x134>)
 800142a:	6878      	ldr	r0, [r7, #4]
 800142c:	f7fe fef0 	bl	8000210 <strcmp>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d101      	bne.n	800143a <parse_command+0xda>
		return RDHEX_CMD;
 8001436:	230c      	movs	r3, #12
 8001438:	e013      	b.n	8001462 <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_SETLED) == 0) {
 800143a:	4917      	ldr	r1, [pc, #92]	@ (8001498 <parse_command+0x138>)
 800143c:	6878      	ldr	r0, [r7, #4]
 800143e:	f7fe fee7 	bl	8000210 <strcmp>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d101      	bne.n	800144c <parse_command+0xec>
		return SETLED_CMD;
 8001448:	2305      	movs	r3, #5
 800144a:	e00a      	b.n	8001462 <parse_command+0x102>
	}
	if (strcmp(command_str, CMD_STR_GETLED) == 0) {
 800144c:	4913      	ldr	r1, [pc, #76]	@ (800149c <parse_command+0x13c>)
 800144e:	6878      	ldr	r0, [r7, #4]
 8001450:	f7fe fede 	bl	8000210 <strcmp>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d101      	bne.n	800145e <parse_command+0xfe>
		return GETLED_CMD;
 800145a:	2309      	movs	r3, #9
 800145c:	e001      	b.n	8001462 <parse_command+0x102>
	}

	return CMD_INVALID;
 800145e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001462:	4618      	mov	r0, r3
 8001464:	3708      	adds	r7, #8
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	0800ad2c 	.word	0x0800ad2c
 8001470:	0800ad34 	.word	0x0800ad34
 8001474:	0800ad3c 	.word	0x0800ad3c
 8001478:	0800ad44 	.word	0x0800ad44
 800147c:	0800ad4c 	.word	0x0800ad4c
 8001480:	0800ad54 	.word	0x0800ad54
 8001484:	0800ad5c 	.word	0x0800ad5c
 8001488:	0800ad64 	.word	0x0800ad64
 800148c:	0800ad6c 	.word	0x0800ad6c
 8001490:	0800ad74 	.word	0x0800ad74
 8001494:	0800ad7c 	.word	0x0800ad7c
 8001498:	0800ad84 	.word	0x0800ad84
 800149c:	0800ad8c 	.word	0x0800ad8c

080014a0 <get_command_param_len>:
/**
 * @brief Zwraca długość parametrów dla danej komendy
 * @param cmd Command enum
 * @return Długość parametrów w znakach, 0 jeśli komenda nie ma parametrów
 */
uint8_t get_command_param_len(Command cmd) {
 80014a0:	b480      	push	{r7}
 80014a2:	b083      	sub	sp, #12
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	4603      	mov	r3, r0
 80014a8:	71fb      	strb	r3, [r7, #7]
	switch (cmd) {
 80014aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ae:	3b02      	subs	r3, #2
 80014b0:	2b0a      	cmp	r3, #10
 80014b2:	d825      	bhi.n	8001500 <get_command_param_len+0x60>
 80014b4:	a201      	add	r2, pc, #4	@ (adr r2, 80014bc <get_command_param_len+0x1c>)
 80014b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014ba:	bf00      	nop
 80014bc:	080014e9 	.word	0x080014e9
 80014c0:	080014ed 	.word	0x080014ed
 80014c4:	080014f1 	.word	0x080014f1
 80014c8:	080014fd 	.word	0x080014fd
 80014cc:	08001501 	.word	0x08001501
 80014d0:	08001501 	.word	0x08001501
 80014d4:	08001501 	.word	0x08001501
 80014d8:	08001501 	.word	0x08001501
 80014dc:	08001501 	.word	0x08001501
 80014e0:	080014f5 	.word	0x080014f5
 80014e4:	080014f9 	.word	0x080014f9
	case SETINT_CMD:
		return PARAM_LEN_SETINT;
 80014e8:	2305      	movs	r3, #5
 80014ea:	e00a      	b.n	8001502 <get_command_param_len+0x62>
	case SETGAIN_CMD:
		return PARAM_LEN_SETGAIN;
 80014ec:	2301      	movs	r3, #1
 80014ee:	e008      	b.n	8001502 <get_command_param_len+0x62>
	case SETTIME_CMD:
		return PARAM_LEN_SETTIME;
 80014f0:	2301      	movs	r3, #1
 80014f2:	e006      	b.n	8001502 <get_command_param_len+0x62>
	case RDARC_CMD:
		return PARAM_LEN_RDARC;
 80014f4:	2305      	movs	r3, #5
 80014f6:	e004      	b.n	8001502 <get_command_param_len+0x62>
	case RDHEX_CMD:
		return PARAM_LEN_RDHEX;
 80014f8:	2305      	movs	r3, #5
 80014fa:	e002      	b.n	8001502 <get_command_param_len+0x62>
	case SETLED_CMD:
		return PARAM_LEN_SETLED;
 80014fc:	2301      	movs	r3, #1
 80014fe:	e000      	b.n	8001502 <get_command_param_len+0x62>
	case GETGAIN_CMD:
	case GETTIME_CMD:
	case GETLED_CMD:
	case RDRAW_CMD:
	default:
		return 0; // Komendy bez parametrów
 8001500:	2300      	movs	r3, #0
	}
}
 8001502:	4618      	mov	r0, r3
 8001504:	370c      	adds	r7, #12
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr
 800150e:	bf00      	nop

08001510 <parse_frame>:
 * @param response_buffer Bufor na odpowiedź błędu (jeśli potrzeba)
 * @param response_size Rozmiar bufora odpowiedzi
 * @return ParseResult - wynik parsowania
 */
ParseResult parse_frame(const char *buffer, size_t len, Frame *frame,
		char *response_buffer, size_t response_size) {
 8001510:	b590      	push	{r4, r7, lr}
 8001512:	b0ef      	sub	sp, #444	@ 0x1bc
 8001514:	af04      	add	r7, sp, #16
 8001516:	f507 74d4 	add.w	r4, r7, #424	@ 0x1a8
 800151a:	f5a4 74ce 	sub.w	r4, r4, #412	@ 0x19c
 800151e:	6020      	str	r0, [r4, #0]
 8001520:	f507 70d4 	add.w	r0, r7, #424	@ 0x1a8
 8001524:	f5a0 70d0 	sub.w	r0, r0, #416	@ 0x1a0
 8001528:	6001      	str	r1, [r0, #0]
 800152a:	f507 71d4 	add.w	r1, r7, #424	@ 0x1a8
 800152e:	f5a1 71d2 	sub.w	r1, r1, #420	@ 0x1a4
 8001532:	600a      	str	r2, [r1, #0]
 8001534:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 8001538:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 800153c:	6013      	str	r3, [r2, #0]

	if (!buffer || !frame) {
 800153e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001542:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d006      	beq.n	800155a <parse_frame+0x4a>
 800154c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001550:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d102      	bne.n	8001560 <parse_frame+0x50>
		return PARSE_INVALID_FORMAT;
 800155a:	2303      	movs	r3, #3
 800155c:	f000 bd34 	b.w	8001fc8 <parse_frame+0xab8>
	}

	// Sprawdź minimalną długość ramki
	if (len < MIN_FRAME_LEN) {
 8001560:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001564:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	2b10      	cmp	r3, #16
 800156c:	d802      	bhi.n	8001574 <parse_frame+0x64>
		return PARSE_TOO_SHORT;
 800156e:	2302      	movs	r3, #2
 8001570:	f000 bd2a 	b.w	8001fc8 <parse_frame+0xab8>
	}

	// Znalezienie poczatku ramki
	size_t start_pos = 0;
 8001574:	2300      	movs	r3, #0
 8001576:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
	for (size_t i = 0; i < len; i++) {
 800157a:	2300      	movs	r3, #0
 800157c:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8001580:	e014      	b.n	80015ac <parse_frame+0x9c>
		if (buffer[i] == PROTOCOL_START_BYTE) {
 8001582:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001586:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800158a:	681a      	ldr	r2, [r3, #0]
 800158c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001590:	4413      	add	r3, r2
 8001592:	781b      	ldrb	r3, [r3, #0]
 8001594:	2b26      	cmp	r3, #38	@ 0x26
 8001596:	d104      	bne.n	80015a2 <parse_frame+0x92>
			start_pos = i;
 8001598:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 800159c:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
			break;
 80015a0:	e00d      	b.n	80015be <parse_frame+0xae>
	for (size_t i = 0; i < len; i++) {
 80015a2:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80015a6:	3301      	adds	r3, #1
 80015a8:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80015ac:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80015b0:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 80015b4:	f8d7 21a0 	ldr.w	r2, [r7, #416]	@ 0x1a0
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	429a      	cmp	r2, r3
 80015bc:	d3e1      	bcc.n	8001582 <parse_frame+0x72>
		}
	}

	if (start_pos + MIN_FRAME_LEN > len) {
 80015be:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 80015c2:	3311      	adds	r3, #17
 80015c4:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 80015c8:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80015cc:	6812      	ldr	r2, [r2, #0]
 80015ce:	429a      	cmp	r2, r3
 80015d0:	d202      	bcs.n	80015d8 <parse_frame+0xc8>
		return PARSE_TOO_SHORT;
 80015d2:	2302      	movs	r3, #2
 80015d4:	f000 bcf8 	b.w	8001fc8 <parse_frame+0xab8>
	}

	// Sprawdzenie czy jestesmy na koncu ramki
	if (buffer[len - 1] != PROTOCOL_END_BYTE) {
 80015d8:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80015dc:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	3b01      	subs	r3, #1
 80015e4:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 80015e8:	f5a2 72ce 	sub.w	r2, r2, #412	@ 0x19c
 80015ec:	6812      	ldr	r2, [r2, #0]
 80015ee:	4413      	add	r3, r2
 80015f0:	781b      	ldrb	r3, [r3, #0]
 80015f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80015f4:	d002      	beq.n	80015fc <parse_frame+0xec>
		return PARSE_INVALID_FORMAT;
 80015f6:	2303      	movs	r3, #3
 80015f8:	f000 bce6 	b.w	8001fc8 <parse_frame+0xab8>
	}

	size_t pos = start_pos + 1; // Po znaku startowym
 80015fc:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8001600:	3301      	adds	r3, #1
 8001602:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160

	// Sprawdza zabornione znaki & i * tylko w nagłowku
	size_t header_end = start_pos + 1 + FIELD_ADDR_LEN + FIELD_ADDR_LEN
 8001606:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 800160a:	330c      	adds	r3, #12
 800160c:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
			+ FIELD_DATA_LEN + FIELD_ID_LEN;
	for (size_t i = start_pos + 1; i < header_end && i < len; i++) {
 8001610:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8001614:	3301      	adds	r3, #1
 8001616:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 800161a:	e01d      	b.n	8001658 <parse_frame+0x148>
		if (buffer[i] == '&' || buffer[i] == '*') {
 800161c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001620:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001624:	681a      	ldr	r2, [r3, #0]
 8001626:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800162a:	4413      	add	r3, r2
 800162c:	781b      	ldrb	r3, [r3, #0]
 800162e:	2b26      	cmp	r3, #38	@ 0x26
 8001630:	d00a      	beq.n	8001648 <parse_frame+0x138>
 8001632:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001636:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800163a:	681a      	ldr	r2, [r3, #0]
 800163c:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8001640:	4413      	add	r3, r2
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	2b2a      	cmp	r3, #42	@ 0x2a
 8001646:	d102      	bne.n	800164e <parse_frame+0x13e>
			return PARSE_FORBIDDEN_CHARS;
 8001648:	2304      	movs	r3, #4
 800164a:	f000 bcbd 	b.w	8001fc8 <parse_frame+0xab8>
	for (size_t i = start_pos + 1; i < header_end && i < len; i++) {
 800164e:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8001652:	3301      	adds	r3, #1
 8001654:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8001658:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 800165c:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8001660:	429a      	cmp	r2, r3
 8001662:	d208      	bcs.n	8001676 <parse_frame+0x166>
 8001664:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001668:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800166c:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	429a      	cmp	r2, r3
 8001674:	d3d2      	bcc.n	800161c <parse_frame+0x10c>
		}
	}

	//Sprwdzanie czy długosc ramki jest poprawna
	if (pos + FIELD_ADDR_LEN > len) {
 8001676:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800167a:	3303      	adds	r3, #3
 800167c:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 8001680:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8001684:	6812      	ldr	r2, [r2, #0]
 8001686:	429a      	cmp	r2, r3
 8001688:	d202      	bcs.n	8001690 <parse_frame+0x180>
		return PARSE_INVALID_FORMAT;
 800168a:	2303      	movs	r3, #3
 800168c:	f000 bc9c 	b.w	8001fc8 <parse_frame+0xab8>
	}

	memcpy(frame->sender, &buffer[pos], FIELD_ADDR_LEN);
 8001690:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001694:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001698:	6818      	ldr	r0, [r3, #0]
 800169a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800169e:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80016a2:	681a      	ldr	r2, [r3, #0]
 80016a4:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80016a8:	4413      	add	r3, r2
 80016aa:	2203      	movs	r2, #3
 80016ac:	4619      	mov	r1, r3
 80016ae:	f008 fec5 	bl	800a43c <memcpy>
	frame->sender[FIELD_ADDR_LEN] = '\0';
 80016b2:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80016b6:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	2200      	movs	r2, #0
 80016be:	70da      	strb	r2, [r3, #3]
	pos += FIELD_ADDR_LEN;
 80016c0:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80016c4:	3303      	adds	r3, #3
 80016c6:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160

	//Sprwdzanie czy długosc ramki jest poprawna
	if (pos + FIELD_ADDR_LEN > len) {
 80016ca:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80016ce:	3303      	adds	r3, #3
 80016d0:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 80016d4:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80016d8:	6812      	ldr	r2, [r2, #0]
 80016da:	429a      	cmp	r2, r3
 80016dc:	d202      	bcs.n	80016e4 <parse_frame+0x1d4>
		return PARSE_INVALID_FORMAT;
 80016de:	2303      	movs	r3, #3
 80016e0:	f000 bc72 	b.w	8001fc8 <parse_frame+0xab8>
	}

	memcpy(frame->receiver, &buffer[pos], FIELD_ADDR_LEN);
 80016e4:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80016e8:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	1d18      	adds	r0, r3, #4
 80016f0:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80016f4:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80016fe:	4413      	add	r3, r2
 8001700:	2203      	movs	r2, #3
 8001702:	4619      	mov	r1, r3
 8001704:	f008 fe9a 	bl	800a43c <memcpy>
	frame->receiver[FIELD_ADDR_LEN] = '\0';
 8001708:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800170c:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	2200      	movs	r2, #0
 8001714:	71da      	strb	r2, [r3, #7]
	pos += FIELD_ADDR_LEN;
 8001716:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800171a:	3303      	adds	r3, #3
 800171c:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160

	// Sprawdza czy odbiorca to STM
	if (strcmp(frame->receiver, DEVICE_ID) != 0) {
 8001720:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001724:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	3304      	adds	r3, #4
 800172c:	49c8      	ldr	r1, [pc, #800]	@ (8001a50 <parse_frame+0x540>)
 800172e:	4618      	mov	r0, r3
 8001730:	f7fe fd6e 	bl	8000210 <strcmp>
 8001734:	4603      	mov	r3, r0
 8001736:	2b00      	cmp	r3, #0
 8001738:	d002      	beq.n	8001740 <parse_frame+0x230>
		return PARSE_WRONG_RECIPIENT;
 800173a:	2301      	movs	r3, #1
 800173c:	f000 bc44 	b.w	8001fc8 <parse_frame+0xab8>
	}

	//Sprwdzanie czy długość ramki jest poprawna
	if (pos + FIELD_DATA_LEN > len) {
 8001740:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001744:	3303      	adds	r3, #3
 8001746:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 800174a:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 800174e:	6812      	ldr	r2, [r2, #0]
 8001750:	429a      	cmp	r2, r3
 8001752:	d202      	bcs.n	800175a <parse_frame+0x24a>
		return PARSE_INVALID_FORMAT;
 8001754:	2303      	movs	r3, #3
 8001756:	f000 bc37 	b.w	8001fc8 <parse_frame+0xab8>
	}

	char len_str[FIELD_DATA_LEN + 1];
	memcpy(len_str, &buffer[pos], FIELD_DATA_LEN);
 800175a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800175e:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001762:	681a      	ldr	r2, [r3, #0]
 8001764:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001768:	18d1      	adds	r1, r2, r3
 800176a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800176e:	2203      	movs	r2, #3
 8001770:	4618      	mov	r0, r3
 8001772:	f008 fe63 	bl	800a43c <memcpy>
	len_str[FIELD_DATA_LEN] = '\0';
 8001776:	2300      	movs	r3, #0
 8001778:	f887 3143 	strb.w	r3, [r7, #323]	@ 0x143
	frame->data_len = convert_char_to_int(len_str);
 800177c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001780:	4618      	mov	r0, r3
 8001782:	f7ff fcbb 	bl	80010fc <convert_char_to_int>
 8001786:	4603      	mov	r3, r0
 8001788:	b29a      	uxth	r2, r3
 800178a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800178e:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	811a      	strh	r2, [r3, #8]
	if (frame->data_len < 0 || frame->data_len > MAX_PAYLOAD_LEN) {
 8001796:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800179a:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	891b      	ldrh	r3, [r3, #8]
 80017a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80017a6:	d902      	bls.n	80017ae <parse_frame+0x29e>
		return PARSE_INVALID_FORMAT;
 80017a8:	2303      	movs	r3, #3
 80017aa:	f000 bc0d 	b.w	8001fc8 <parse_frame+0xab8>
	}
	pos += FIELD_DATA_LEN;
 80017ae:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80017b2:	3303      	adds	r3, #3
 80017b4:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160

	//Sprwdzanie czy długość ramki jest poprawna
	if (pos + FIELD_ID_LEN > len) {
 80017b8:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80017bc:	3302      	adds	r3, #2
 80017be:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 80017c2:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80017c6:	6812      	ldr	r2, [r2, #0]
 80017c8:	429a      	cmp	r2, r3
 80017ca:	d201      	bcs.n	80017d0 <parse_frame+0x2c0>
		return PARSE_INVALID_FORMAT;
 80017cc:	2303      	movs	r3, #3
 80017ce:	e3fb      	b.n	8001fc8 <parse_frame+0xab8>
	}

	char id_str[FIELD_ID_LEN + 1];
	memcpy(id_str, &buffer[pos], FIELD_ID_LEN);
 80017d0:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80017d4:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80017d8:	681a      	ldr	r2, [r3, #0]
 80017da:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80017de:	4413      	add	r3, r2
 80017e0:	881b      	ldrh	r3, [r3, #0]
 80017e2:	b29b      	uxth	r3, r3
 80017e4:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
	id_str[FIELD_ID_LEN] = '\0';
 80017e8:	2300      	movs	r3, #0
 80017ea:	f887 313e 	strb.w	r3, [r7, #318]	@ 0x13e
	frame->frame_id = convert_char_to_int(id_str);
 80017ee:	f507 739e 	add.w	r3, r7, #316	@ 0x13c
 80017f2:	4618      	mov	r0, r3
 80017f4:	f7ff fc82 	bl	80010fc <convert_char_to_int>
 80017f8:	4603      	mov	r3, r0
 80017fa:	b2da      	uxtb	r2, r3
 80017fc:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001800:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	729a      	strb	r2, [r3, #10]
	pos += FIELD_ID_LEN;
 8001808:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800180c:	3302      	adds	r3, #2
 800180e:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160

	//Sprwdzanie czy długość ramki jest poprawna
	if (pos + frame->data_len > len) {
 8001812:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001816:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	891b      	ldrh	r3, [r3, #8]
 800181e:	461a      	mov	r2, r3
 8001820:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001824:	4413      	add	r3, r2
 8001826:	f507 72d4 	add.w	r2, r7, #424	@ 0x1a8
 800182a:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 800182e:	6812      	ldr	r2, [r2, #0]
 8001830:	429a      	cmp	r2, r3
 8001832:	d201      	bcs.n	8001838 <parse_frame+0x328>
		return PARSE_INVALID_FORMAT;
 8001834:	2303      	movs	r3, #3
 8001836:	e3c7      	b.n	8001fc8 <parse_frame+0xab8>
	}
	if (frame->data_len > 0) {
 8001838:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800183c:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	891b      	ldrh	r3, [r3, #8]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d04c      	beq.n	80018e2 <parse_frame+0x3d2>
		// Extract hex-encoded data field
		char hex_data[MAX_PAYLOAD_LEN + 1];
		memcpy(hex_data, &buffer[pos], frame->data_len);
 8001848:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800184c:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001850:	681a      	ldr	r2, [r3, #0]
 8001852:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001856:	18d1      	adds	r1, r2, r3
 8001858:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800185c:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	891b      	ldrh	r3, [r3, #8]
 8001864:	461a      	mov	r2, r3
 8001866:	f107 0310 	add.w	r3, r7, #16
 800186a:	4618      	mov	r0, r3
 800186c:	f008 fde6 	bl	800a43c <memcpy>
		hex_data[frame->data_len] = '\0';
 8001870:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001874:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	891b      	ldrh	r3, [r3, #8]
 800187c:	461a      	mov	r2, r3
 800187e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001882:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001886:	2100      	movs	r1, #0
 8001888:	5499      	strb	r1, [r3, r2]

		// Validate hex data length (must be even)
		if (frame->data_len % 2 != 0) {
 800188a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800188e:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	891b      	ldrh	r3, [r3, #8]
 8001896:	f003 0301 	and.w	r3, r3, #1
 800189a:	b29b      	uxth	r3, r3
 800189c:	2b00      	cmp	r3, #0
 800189e:	d001      	beq.n	80018a4 <parse_frame+0x394>
			return PARSE_LENGTH_MISMATCH;
 80018a0:	2305      	movs	r3, #5
 80018a2:	e391      	b.n	8001fc8 <parse_frame+0xab8>
		}

		// Decode hex string to ASCII
		int decoded_len = hex_decode_string(hex_data, frame->data,
 80018a4:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80018a8:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f103 010b 	add.w	r1, r3, #11
 80018b2:	f107 0310 	add.w	r3, r7, #16
 80018b6:	f240 1201 	movw	r2, #257	@ 0x101
 80018ba:	4618      	mov	r0, r3
 80018bc:	f7ff fca0 	bl	8001200 <hex_decode_string>
 80018c0:	f8c7 0158 	str.w	r0, [r7, #344]	@ 0x158
				sizeof(frame->data));
		if (decoded_len < 0) {
 80018c4:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	da01      	bge.n	80018d0 <parse_frame+0x3c0>
			return PARSE_INVALID_FORMAT;
 80018cc:	2303      	movs	r3, #3
 80018ce:	e37b      	b.n	8001fc8 <parse_frame+0xab8>
		}

		// Update data length to decoded length
		frame->data_len = decoded_len;
 80018d0:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80018d4:	b29a      	uxth	r2, r3
 80018d6:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80018da:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	811a      	strh	r2, [r3, #8]
	}
	pos += (frame->data_len * 2); // Skip the original hex data in buffer (2 hex chars per byte)
 80018e2:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80018e6:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	891b      	ldrh	r3, [r3, #8]
 80018ee:	005b      	lsls	r3, r3, #1
 80018f0:	461a      	mov	r2, r3
 80018f2:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80018f6:	4413      	add	r3, r2
 80018f8:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160

	//Sprwdzanie czy długość ramki jest poprawna
	if (pos + FIELD_CRC_LEN > len - 1) {
 80018fc:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001900:	1d1a      	adds	r2, r3, #4
 8001902:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001906:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	3b01      	subs	r3, #1
 800190e:	429a      	cmp	r2, r3
 8001910:	d901      	bls.n	8001916 <parse_frame+0x406>
		return PARSE_INVALID_FORMAT;
 8001912:	2303      	movs	r3, #3
 8001914:	e358      	b.n	8001fc8 <parse_frame+0xab8>
	}

	char crc_str[FIELD_CRC_LEN + 1];
	memcpy(crc_str, &buffer[pos], FIELD_CRC_LEN);
 8001916:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800191a:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800191e:	681a      	ldr	r2, [r3, #0]
 8001920:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001924:	4413      	add	r3, r2
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
	crc_str[FIELD_CRC_LEN] = '\0';
 800192c:	2300      	movs	r3, #0
 800192e:	f887 3138 	strb.w	r3, [r7, #312]	@ 0x138

	//Sprawdza zabornione znaki w crc
	for (size_t i = pos; i < pos + FIELD_CRC_LEN; i++) {
 8001932:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001936:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
 800193a:	e01c      	b.n	8001976 <parse_frame+0x466>
		if (buffer[i] == '&' || buffer[i] == '*') {
 800193c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001940:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001944:	681a      	ldr	r2, [r3, #0]
 8001946:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 800194a:	4413      	add	r3, r2
 800194c:	781b      	ldrb	r3, [r3, #0]
 800194e:	2b26      	cmp	r3, #38	@ 0x26
 8001950:	d00a      	beq.n	8001968 <parse_frame+0x458>
 8001952:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001956:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800195a:	681a      	ldr	r2, [r3, #0]
 800195c:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8001960:	4413      	add	r3, r2
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	2b2a      	cmp	r3, #42	@ 0x2a
 8001966:	d101      	bne.n	800196c <parse_frame+0x45c>
			return PARSE_FORBIDDEN_CHARS;
 8001968:	2304      	movs	r3, #4
 800196a:	e32d      	b.n	8001fc8 <parse_frame+0xab8>
	for (size_t i = pos; i < pos + FIELD_CRC_LEN; i++) {
 800196c:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8001970:	3301      	adds	r3, #1
 8001972:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
 8001976:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800197a:	3304      	adds	r3, #4
 800197c:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8001980:	429a      	cmp	r2, r3
 8001982:	d3db      	bcc.n	800193c <parse_frame+0x42c>
		}
	}

	frame->crc = convert_hex_to_int(crc_str, FIELD_CRC_LEN);
 8001984:	f507 739a 	add.w	r3, r7, #308	@ 0x134
 8001988:	2104      	movs	r1, #4
 800198a:	4618      	mov	r0, r3
 800198c:	f7ff fbec 	bl	8001168 <convert_hex_to_int>
 8001990:	4603      	mov	r3, r0
 8001992:	461a      	mov	r2, r3
 8001994:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001998:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f8a3 2210 	strh.w	r2, [r3, #528]	@ 0x210
	if (frame->crc == 0 && strcmp(crc_str, "0000") != 0) {
 80019a2:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80019a6:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f8b3 3210 	ldrh.w	r3, [r3, #528]	@ 0x210
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d10a      	bne.n	80019ca <parse_frame+0x4ba>
 80019b4:	f507 739a 	add.w	r3, r7, #308	@ 0x134
 80019b8:	4926      	ldr	r1, [pc, #152]	@ (8001a54 <parse_frame+0x544>)
 80019ba:	4618      	mov	r0, r3
 80019bc:	f7fe fc28 	bl	8000210 <strcmp>
 80019c0:	4603      	mov	r3, r0
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d001      	beq.n	80019ca <parse_frame+0x4ba>
		return PARSE_INVALID_FORMAT;
 80019c6:	2303      	movs	r3, #3
 80019c8:	e2fe      	b.n	8001fc8 <parse_frame+0xab8>
	}
	pos += FIELD_CRC_LEN;
 80019ca:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80019ce:	3304      	adds	r3, #4
 80019d0:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160

	//Sprawdzenie czy jestesmy na koncu ramki
	if (pos != len - 1) {
 80019d4:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80019d8:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	3b01      	subs	r3, #1
 80019e0:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 80019e4:	429a      	cmp	r2, r3
 80019e6:	d001      	beq.n	80019ec <parse_frame+0x4dc>
		return PARSE_INVALID_FORMAT;
 80019e8:	2303      	movs	r3, #3
 80019ea:	e2ed      	b.n	8001fc8 <parse_frame+0xab8>
	}

	//Obliczenie crc z odebranych danych i porownanie
	uint16_t calculated_crc = calculate_frame_crc(frame);
 80019ec:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80019f0:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 80019f4:	6818      	ldr	r0, [r3, #0]
 80019f6:	f000 faef 	bl	8001fd8 <calculate_frame_crc>
 80019fa:	4603      	mov	r3, r0
 80019fc:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156

	if (calculated_crc != frame->crc) {
 8001a00:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001a04:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f8b3 3210 	ldrh.w	r3, [r3, #528]	@ 0x210
 8001a0e:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 8001a12:	429a      	cmp	r2, r3
 8001a14:	d061      	beq.n	8001ada <parse_frame+0x5ca>
		if (response_buffer && response_size >= MAX_PAYLOAD_LEN
 8001a16:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001a1a:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d058      	beq.n	8001ad6 <parse_frame+0x5c6>
 8001a24:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8001a28:	2bff      	cmp	r3, #255	@ 0xff
 8001a2a:	d954      	bls.n	8001ad6 <parse_frame+0x5c6>
				&& strlen(frame->sender) == FIELD_ADDR_LEN) {
 8001a2c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001a30:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	4618      	mov	r0, r3
 8001a38:	f7fe fbf4 	bl	8000224 <strlen>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b03      	cmp	r3, #3
 8001a40:	d149      	bne.n	8001ad6 <parse_frame+0x5c6>
			bool valid_sender = true;
 8001a42:	2301      	movs	r3, #1
 8001a44:	f887 3197 	strb.w	r3, [r7, #407]	@ 0x197
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001a48:	2300      	movs	r3, #0
 8001a4a:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
 8001a4e:	e01f      	b.n	8001a90 <parse_frame+0x580>
 8001a50:	0800ad94 	.word	0x0800ad94
 8001a54:	0800ad98 	.word	0x0800ad98
				char c = frame->sender[i];
 8001a58:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001a5c:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001a60:	681a      	ldr	r2, [r3, #0]
 8001a62:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001a66:	4413      	add	r3, r2
 8001a68:	781b      	ldrb	r3, [r3, #0]
 8001a6a:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145
				if (c == '&' || c == '*') {
 8001a6e:	f897 3145 	ldrb.w	r3, [r7, #325]	@ 0x145
 8001a72:	2b26      	cmp	r3, #38	@ 0x26
 8001a74:	d003      	beq.n	8001a7e <parse_frame+0x56e>
 8001a76:	f897 3145 	ldrb.w	r3, [r7, #325]	@ 0x145
 8001a7a:	2b2a      	cmp	r3, #42	@ 0x2a
 8001a7c:	d103      	bne.n	8001a86 <parse_frame+0x576>
					valid_sender = false;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	f887 3197 	strb.w	r3, [r7, #407]	@ 0x197
					break;
 8001a84:	e008      	b.n	8001a98 <parse_frame+0x588>
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001a86:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001a8a:	3301      	adds	r3, #1
 8001a8c:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
 8001a90:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001a94:	2b02      	cmp	r3, #2
 8001a96:	dddf      	ble.n	8001a58 <parse_frame+0x548>
				}
			}
			if (valid_sender) {
 8001a98:	f897 3197 	ldrb.w	r3, [r7, #407]	@ 0x197
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d01a      	beq.n	8001ad6 <parse_frame+0x5c6>
				build_response_frame(response_buffer, response_size, DEVICE_ID,
						frame->sender, frame->frame_id, NULL, WRCHSUM);
 8001aa0:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001aa4:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001aa8:	681a      	ldr	r2, [r3, #0]
				build_response_frame(response_buffer, response_size, DEVICE_ID,
 8001aaa:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001aae:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	7a9b      	ldrb	r3, [r3, #10]
 8001ab6:	f507 71d4 	add.w	r1, r7, #424	@ 0x1a8
 8001aba:	f5a1 70d4 	sub.w	r0, r1, #424	@ 0x1a8
 8001abe:	2100      	movs	r1, #0
 8001ac0:	9102      	str	r1, [sp, #8]
 8001ac2:	2100      	movs	r1, #0
 8001ac4:	9101      	str	r1, [sp, #4]
 8001ac6:	9300      	str	r3, [sp, #0]
 8001ac8:	4613      	mov	r3, r2
 8001aca:	4aba      	ldr	r2, [pc, #744]	@ (8001db4 <parse_frame+0x8a4>)
 8001acc:	f8d7 11b8 	ldr.w	r1, [r7, #440]	@ 0x1b8
 8001ad0:	6800      	ldr	r0, [r0, #0]
 8001ad2:	f000 fb3b 	bl	800214c <build_response_frame>
			}
		}
		return PARSE_CRC_ERROR;
 8001ad6:	2306      	movs	r3, #6
 8001ad8:	e276      	b.n	8001fc8 <parse_frame+0xab8>
	}

	// Znajdywanie długości nazwy komendy
	size_t cmd_name_len = 0;
 8001ada:	2300      	movs	r3, #0
 8001adc:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
	for (size_t i = 0; i < frame->data_len && i < MAX_PAYLOAD_LEN; i++) {
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8001ae6:	e021      	b.n	8001b2c <parse_frame+0x61c>
		if (frame->data[i] >= 'A' && frame->data[i] <= 'Z') {
 8001ae8:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001aec:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001af0:	681a      	ldr	r2, [r3, #0]
 8001af2:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001af6:	4413      	add	r3, r2
 8001af8:	330b      	adds	r3, #11
 8001afa:	781b      	ldrb	r3, [r3, #0]
 8001afc:	2b40      	cmp	r3, #64	@ 0x40
 8001afe:	d924      	bls.n	8001b4a <parse_frame+0x63a>
 8001b00:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001b04:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001b08:	681a      	ldr	r2, [r3, #0]
 8001b0a:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001b0e:	4413      	add	r3, r2
 8001b10:	330b      	adds	r3, #11
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	2b5a      	cmp	r3, #90	@ 0x5a
 8001b16:	d818      	bhi.n	8001b4a <parse_frame+0x63a>
			cmd_name_len++;
 8001b18:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001b1c:	3301      	adds	r3, #1
 8001b1e:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
	for (size_t i = 0; i < frame->data_len && i < MAX_PAYLOAD_LEN; i++) {
 8001b22:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001b26:	3301      	adds	r3, #1
 8001b28:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8001b2c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001b30:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	891b      	ldrh	r3, [r3, #8]
 8001b38:	461a      	mov	r2, r3
 8001b3a:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d203      	bcs.n	8001b4a <parse_frame+0x63a>
 8001b42:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001b46:	2bff      	cmp	r3, #255	@ 0xff
 8001b48:	d9ce      	bls.n	8001ae8 <parse_frame+0x5d8>
		} else {
			break; // Koniec nazwy komendy
		}
	}

	if (cmd_name_len == 0) {
 8001b4a:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d15d      	bne.n	8001c0e <parse_frame+0x6fe>
		// Brak nazwy komendy
		if (response_buffer && response_size >= MAX_PAYLOAD_LEN
 8001b52:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001b56:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d054      	beq.n	8001c0a <parse_frame+0x6fa>
 8001b60:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8001b64:	2bff      	cmp	r3, #255	@ 0xff
 8001b66:	d950      	bls.n	8001c0a <parse_frame+0x6fa>
				&& strlen(frame->sender) == FIELD_ADDR_LEN) {
 8001b68:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001b6c:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4618      	mov	r0, r3
 8001b74:	f7fe fb56 	bl	8000224 <strlen>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b03      	cmp	r3, #3
 8001b7c:	d145      	bne.n	8001c0a <parse_frame+0x6fa>
			bool valid_sender = true;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	f887 3187 	strb.w	r3, [r7, #391]	@ 0x187
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001b84:	2300      	movs	r3, #0
 8001b86:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8001b8a:	e01b      	b.n	8001bc4 <parse_frame+0x6b4>
				char c = frame->sender[i];
 8001b8c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001b90:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001b94:	681a      	ldr	r2, [r3, #0]
 8001b96:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8001b9a:	4413      	add	r3, r2
 8001b9c:	781b      	ldrb	r3, [r3, #0]
 8001b9e:	f887 3146 	strb.w	r3, [r7, #326]	@ 0x146
				if (c == '&' || c == '*') {
 8001ba2:	f897 3146 	ldrb.w	r3, [r7, #326]	@ 0x146
 8001ba6:	2b26      	cmp	r3, #38	@ 0x26
 8001ba8:	d003      	beq.n	8001bb2 <parse_frame+0x6a2>
 8001baa:	f897 3146 	ldrb.w	r3, [r7, #326]	@ 0x146
 8001bae:	2b2a      	cmp	r3, #42	@ 0x2a
 8001bb0:	d103      	bne.n	8001bba <parse_frame+0x6aa>
					valid_sender = false;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	f887 3187 	strb.w	r3, [r7, #391]	@ 0x187
					break;
 8001bb8:	e008      	b.n	8001bcc <parse_frame+0x6bc>
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001bba:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8001bbe:	3301      	adds	r3, #1
 8001bc0:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8001bc4:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8001bc8:	2b02      	cmp	r3, #2
 8001bca:	dddf      	ble.n	8001b8c <parse_frame+0x67c>
				}
			}
			if (valid_sender) {
 8001bcc:	f897 3187 	ldrb.w	r3, [r7, #391]	@ 0x187
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d01a      	beq.n	8001c0a <parse_frame+0x6fa>
				build_response_frame(response_buffer, response_size, DEVICE_ID,
						frame->sender, frame->frame_id, NULL, WRCMD);
 8001bd4:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001bd8:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001bdc:	681a      	ldr	r2, [r3, #0]
				build_response_frame(response_buffer, response_size, DEVICE_ID,
 8001bde:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001be2:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	7a9b      	ldrb	r3, [r3, #10]
 8001bea:	f507 71d4 	add.w	r1, r7, #424	@ 0x1a8
 8001bee:	f5a1 70d4 	sub.w	r0, r1, #424	@ 0x1a8
 8001bf2:	2101      	movs	r1, #1
 8001bf4:	9102      	str	r1, [sp, #8]
 8001bf6:	2100      	movs	r1, #0
 8001bf8:	9101      	str	r1, [sp, #4]
 8001bfa:	9300      	str	r3, [sp, #0]
 8001bfc:	4613      	mov	r3, r2
 8001bfe:	4a6d      	ldr	r2, [pc, #436]	@ (8001db4 <parse_frame+0x8a4>)
 8001c00:	f8d7 11b8 	ldr.w	r1, [r7, #440]	@ 0x1b8
 8001c04:	6800      	ldr	r0, [r0, #0]
 8001c06:	f000 faa1 	bl	800214c <build_response_frame>
			}
		}
		return PARSE_CMD_ERROR;
 8001c0a:	2307      	movs	r3, #7
 8001c0c:	e1dc      	b.n	8001fc8 <parse_frame+0xab8>
	}

	//Wyodrębnienie nazwy komendy
	char cmd_name[32];
	//Sprawdza czy długość nazwy komendy jest poprawna, jezeli nie to skraca do maksymalnej długości, aby moc zapisac do stringa pusty znak na koncu
	if (cmd_name_len >= sizeof(cmd_name)) {
 8001c0e:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001c12:	2b1f      	cmp	r3, #31
 8001c14:	d902      	bls.n	8001c1c <parse_frame+0x70c>
		cmd_name_len = sizeof(cmd_name) - 1;
 8001c16:	231f      	movs	r3, #31
 8001c18:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
	}
	memcpy(cmd_name, frame->data, cmd_name_len);
 8001c1c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001c20:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f103 010b 	add.w	r1, r3, #11
 8001c2a:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8001c2e:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 8001c32:	4618      	mov	r0, r3
 8001c34:	f008 fc02 	bl	800a43c <memcpy>
	cmd_name[cmd_name_len] = '\0';
 8001c38:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8001c3c:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001c40:	4413      	add	r3, r2
 8001c42:	2200      	movs	r2, #0
 8001c44:	701a      	strb	r2, [r3, #0]

	//Parsowanie komendy
	Command cmd = parse_command(cmd_name);
 8001c46:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f7ff fb88 	bl	8001360 <parse_command>
 8001c50:	4603      	mov	r3, r0
 8001c52:	f887 3155 	strb.w	r3, [r7, #341]	@ 0x155
	if (cmd == CMD_INVALID) {
 8001c56:	f997 3155 	ldrsb.w	r3, [r7, #341]	@ 0x155
 8001c5a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001c5e:	d15d      	bne.n	8001d1c <parse_frame+0x80c>
		//Nieznana komenda
		if (response_buffer && response_size >= MAX_PAYLOAD_LEN
 8001c60:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001c64:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d054      	beq.n	8001d18 <parse_frame+0x808>
 8001c6e:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8001c72:	2bff      	cmp	r3, #255	@ 0xff
 8001c74:	d950      	bls.n	8001d18 <parse_frame+0x808>
				&& strlen(frame->sender) == FIELD_ADDR_LEN) {
 8001c76:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001c7a:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4618      	mov	r0, r3
 8001c82:	f7fe facf 	bl	8000224 <strlen>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b03      	cmp	r3, #3
 8001c8a:	d145      	bne.n	8001d18 <parse_frame+0x808>
			bool valid_sender = true;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	f887 317f 	strb.w	r3, [r7, #383]	@ 0x17f
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001c92:	2300      	movs	r3, #0
 8001c94:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
 8001c98:	e01b      	b.n	8001cd2 <parse_frame+0x7c2>
				char c = frame->sender[i];
 8001c9a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001c9e:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001ca2:	681a      	ldr	r2, [r3, #0]
 8001ca4:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8001ca8:	4413      	add	r3, r2
 8001caa:	781b      	ldrb	r3, [r3, #0]
 8001cac:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147
				if (c == '&' || c == '*') {
 8001cb0:	f897 3147 	ldrb.w	r3, [r7, #327]	@ 0x147
 8001cb4:	2b26      	cmp	r3, #38	@ 0x26
 8001cb6:	d003      	beq.n	8001cc0 <parse_frame+0x7b0>
 8001cb8:	f897 3147 	ldrb.w	r3, [r7, #327]	@ 0x147
 8001cbc:	2b2a      	cmp	r3, #42	@ 0x2a
 8001cbe:	d103      	bne.n	8001cc8 <parse_frame+0x7b8>
					valid_sender = false;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	f887 317f 	strb.w	r3, [r7, #383]	@ 0x17f
					break;
 8001cc6:	e008      	b.n	8001cda <parse_frame+0x7ca>
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001cc8:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8001ccc:	3301      	adds	r3, #1
 8001cce:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
 8001cd2:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8001cd6:	2b02      	cmp	r3, #2
 8001cd8:	dddf      	ble.n	8001c9a <parse_frame+0x78a>
				}
			}
			if (valid_sender) {
 8001cda:	f897 317f 	ldrb.w	r3, [r7, #383]	@ 0x17f
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d01a      	beq.n	8001d18 <parse_frame+0x808>
				build_response_frame(response_buffer, response_size, DEVICE_ID,
						frame->sender, frame->frame_id, NULL, WRCMD);
 8001ce2:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001ce6:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001cea:	681a      	ldr	r2, [r3, #0]
				build_response_frame(response_buffer, response_size, DEVICE_ID,
 8001cec:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001cf0:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	7a9b      	ldrb	r3, [r3, #10]
 8001cf8:	f507 71d4 	add.w	r1, r7, #424	@ 0x1a8
 8001cfc:	f5a1 70d4 	sub.w	r0, r1, #424	@ 0x1a8
 8001d00:	2101      	movs	r1, #1
 8001d02:	9102      	str	r1, [sp, #8]
 8001d04:	2100      	movs	r1, #0
 8001d06:	9101      	str	r1, [sp, #4]
 8001d08:	9300      	str	r3, [sp, #0]
 8001d0a:	4613      	mov	r3, r2
 8001d0c:	4a29      	ldr	r2, [pc, #164]	@ (8001db4 <parse_frame+0x8a4>)
 8001d0e:	f8d7 11b8 	ldr.w	r1, [r7, #440]	@ 0x1b8
 8001d12:	6800      	ldr	r0, [r0, #0]
 8001d14:	f000 fa1a 	bl	800214c <build_response_frame>
			}
		}
		return PARSE_CMD_ERROR;
 8001d18:	2307      	movs	r3, #7
 8001d1a:	e155      	b.n	8001fc8 <parse_frame+0xab8>
	}

	uint8_t expected_param_len = get_command_param_len(cmd);
 8001d1c:	f997 3155 	ldrsb.w	r3, [r7, #341]	@ 0x155
 8001d20:	4618      	mov	r0, r3
 8001d22:	f7ff fbbd 	bl	80014a0 <get_command_param_len>
 8001d26:	4603      	mov	r3, r0
 8001d28:	f887 3154 	strb.w	r3, [r7, #340]	@ 0x154

	// Jeśli komenda nie ma parametrów, dane muszą być dokładnie równe nazwie komendy
	if (expected_param_len == 0) {
 8001d2c:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d16b      	bne.n	8001e0c <parse_frame+0x8fc>
		if (frame->data_len != cmd_name_len) {
 8001d34:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001d38:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	891b      	ldrh	r3, [r3, #8]
 8001d40:	461a      	mov	r2, r3
 8001d42:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001d46:	4293      	cmp	r3, r2
 8001d48:	f000 80d0 	beq.w	8001eec <parse_frame+0x9dc>
			///Dlugosc danych nie jest rowna dlugosci nazwy komendy zwracanie bledu
			if (response_buffer && response_size >= MAX_PAYLOAD_LEN
 8001d4c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001d50:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d056      	beq.n	8001e08 <parse_frame+0x8f8>
 8001d5a:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8001d5e:	2bff      	cmp	r3, #255	@ 0xff
 8001d60:	d952      	bls.n	8001e08 <parse_frame+0x8f8>
					&& strlen(frame->sender) == FIELD_ADDR_LEN) {
 8001d62:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001d66:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f7fe fa59 	bl	8000224 <strlen>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b03      	cmp	r3, #3
 8001d76:	d147      	bne.n	8001e08 <parse_frame+0x8f8>
				bool valid_sender = true;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	f887 3177 	strb.w	r3, [r7, #375]	@ 0x177
				for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001d7e:	2300      	movs	r3, #0
 8001d80:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
 8001d84:	e01d      	b.n	8001dc2 <parse_frame+0x8b2>
					char c = frame->sender[i];
 8001d86:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001d8a:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001d8e:	681a      	ldr	r2, [r3, #0]
 8001d90:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001d94:	4413      	add	r3, r2
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e
					if (c == '&' || c == '*') {
 8001d9c:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 8001da0:	2b26      	cmp	r3, #38	@ 0x26
 8001da2:	d003      	beq.n	8001dac <parse_frame+0x89c>
 8001da4:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 8001da8:	2b2a      	cmp	r3, #42	@ 0x2a
 8001daa:	d105      	bne.n	8001db8 <parse_frame+0x8a8>
						valid_sender = false;
 8001dac:	2300      	movs	r3, #0
 8001dae:	f887 3177 	strb.w	r3, [r7, #375]	@ 0x177
						break;
 8001db2:	e00a      	b.n	8001dca <parse_frame+0x8ba>
 8001db4:	0800ad94 	.word	0x0800ad94
				for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001db8:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
 8001dc2:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001dc6:	2b02      	cmp	r3, #2
 8001dc8:	dddd      	ble.n	8001d86 <parse_frame+0x876>
					}
				}
				if (valid_sender) {
 8001dca:	f897 3177 	ldrb.w	r3, [r7, #375]	@ 0x177
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d01a      	beq.n	8001e08 <parse_frame+0x8f8>
					build_response_frame(response_buffer, response_size,
					DEVICE_ID, frame->sender, frame->frame_id, NULL, WRCMD);
 8001dd2:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001dd6:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001dda:	681a      	ldr	r2, [r3, #0]
					build_response_frame(response_buffer, response_size,
 8001ddc:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001de0:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	7a9b      	ldrb	r3, [r3, #10]
 8001de8:	f507 71d4 	add.w	r1, r7, #424	@ 0x1a8
 8001dec:	f5a1 70d4 	sub.w	r0, r1, #424	@ 0x1a8
 8001df0:	2101      	movs	r1, #1
 8001df2:	9102      	str	r1, [sp, #8]
 8001df4:	2100      	movs	r1, #0
 8001df6:	9101      	str	r1, [sp, #4]
 8001df8:	9300      	str	r3, [sp, #0]
 8001dfa:	4613      	mov	r3, r2
 8001dfc:	4a75      	ldr	r2, [pc, #468]	@ (8001fd4 <parse_frame+0xac4>)
 8001dfe:	f8d7 11b8 	ldr.w	r1, [r7, #440]	@ 0x1b8
 8001e02:	6800      	ldr	r0, [r0, #0]
 8001e04:	f000 f9a2 	bl	800214c <build_response_frame>
				}
			}
			return PARSE_CMD_ERROR;
 8001e08:	2307      	movs	r3, #7
 8001e0a:	e0dd      	b.n	8001fc8 <parse_frame+0xab8>
		}
	} else {
		// Komenda ma parametry
		size_t expected_total_len = cmd_name_len + expected_param_len;
 8001e0c:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 8001e10:	f8d7 218c 	ldr.w	r2, [r7, #396]	@ 0x18c
 8001e14:	4413      	add	r3, r2
 8001e16:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
		if (frame->data_len != expected_total_len) {
 8001e1a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001e1e:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	891b      	ldrh	r3, [r3, #8]
 8001e26:	461a      	mov	r2, r3
 8001e28:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d05d      	beq.n	8001eec <parse_frame+0x9dc>
			if (response_buffer && response_size >= MAX_PAYLOAD_LEN
 8001e30:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001e34:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d054      	beq.n	8001ee8 <parse_frame+0x9d8>
 8001e3e:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8001e42:	2bff      	cmp	r3, #255	@ 0xff
 8001e44:	d950      	bls.n	8001ee8 <parse_frame+0x9d8>
					&& strlen(frame->sender) == FIELD_ADDR_LEN) {
 8001e46:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001e4a:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4618      	mov	r0, r3
 8001e52:	f7fe f9e7 	bl	8000224 <strlen>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b03      	cmp	r3, #3
 8001e5a:	d145      	bne.n	8001ee8 <parse_frame+0x9d8>
				bool valid_sender = true;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001e62:	2300      	movs	r3, #0
 8001e64:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8001e68:	e01b      	b.n	8001ea2 <parse_frame+0x992>
					char c = frame->sender[i];
 8001e6a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001e6e:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001e72:	681a      	ldr	r2, [r3, #0]
 8001e74:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001e78:	4413      	add	r3, r2
 8001e7a:	781b      	ldrb	r3, [r3, #0]
 8001e7c:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f
					if (c == '&' || c == '*') {
 8001e80:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001e84:	2b26      	cmp	r3, #38	@ 0x26
 8001e86:	d003      	beq.n	8001e90 <parse_frame+0x980>
 8001e88:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8001e8c:	2b2a      	cmp	r3, #42	@ 0x2a
 8001e8e:	d103      	bne.n	8001e98 <parse_frame+0x988>
						valid_sender = false;
 8001e90:	2300      	movs	r3, #0
 8001e92:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
						break;
 8001e96:	e008      	b.n	8001eaa <parse_frame+0x99a>
				for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8001e98:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001e9c:	3301      	adds	r3, #1
 8001e9e:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8001ea2:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001ea6:	2b02      	cmp	r3, #2
 8001ea8:	dddf      	ble.n	8001e6a <parse_frame+0x95a>
					}
				}
				if (valid_sender) {
 8001eaa:	f897 316f 	ldrb.w	r3, [r7, #367]	@ 0x16f
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d01a      	beq.n	8001ee8 <parse_frame+0x9d8>
					build_response_frame(response_buffer, response_size,
					DEVICE_ID, frame->sender, frame->frame_id, NULL, WRLEN);
 8001eb2:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001eb6:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001eba:	681a      	ldr	r2, [r3, #0]
					build_response_frame(response_buffer, response_size,
 8001ebc:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001ec0:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	7a9b      	ldrb	r3, [r3, #10]
 8001ec8:	f507 71d4 	add.w	r1, r7, #424	@ 0x1a8
 8001ecc:	f5a1 70d4 	sub.w	r0, r1, #424	@ 0x1a8
 8001ed0:	2102      	movs	r1, #2
 8001ed2:	9102      	str	r1, [sp, #8]
 8001ed4:	2100      	movs	r1, #0
 8001ed6:	9101      	str	r1, [sp, #4]
 8001ed8:	9300      	str	r3, [sp, #0]
 8001eda:	4613      	mov	r3, r2
 8001edc:	4a3d      	ldr	r2, [pc, #244]	@ (8001fd4 <parse_frame+0xac4>)
 8001ede:	f8d7 11b8 	ldr.w	r1, [r7, #440]	@ 0x1b8
 8001ee2:	6800      	ldr	r0, [r0, #0]
 8001ee4:	f000 f932 	bl	800214c <build_response_frame>
				}
			}
			return PARSE_LENGTH_MISMATCH;
 8001ee8:	2305      	movs	r3, #5
 8001eea:	e06d      	b.n	8001fc8 <parse_frame+0xab8>
		}
	}

	frame->command = cmd;
 8001eec:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001ef0:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f897 2155 	ldrb.w	r2, [r7, #341]	@ 0x155
 8001efa:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c

	frame->params_len = 0;
 8001efe:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001f02:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	2200      	movs	r2, #0
 8001f0a:	f883 220e 	strb.w	r2, [r3, #526]	@ 0x20e
	frame->params[0] = '\0';
 8001f0e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001f12:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	2200      	movs	r2, #0
 8001f1a:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
	if (expected_param_len > 0) {
 8001f1e:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d04f      	beq.n	8001fc6 <parse_frame+0xab6>
		if (cmd_name_len < frame->data_len) {
 8001f26:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001f2a:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	891b      	ldrh	r3, [r3, #8]
 8001f32:	461a      	mov	r2, r3
 8001f34:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d244      	bcs.n	8001fc6 <parse_frame+0xab6>
			size_t param_start = cmd_name_len;
 8001f3c:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001f40:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
			size_t param_len = frame->data_len - cmd_name_len;
 8001f44:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001f48:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	891b      	ldrh	r3, [r3, #8]
 8001f50:	461a      	mov	r2, r3
 8001f52:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001f56:	1ad3      	subs	r3, r2, r3
 8001f58:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
			if (param_len > MAX_PAYLOAD_LEN) {
 8001f5c:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001f60:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001f64:	d903      	bls.n	8001f6e <parse_frame+0xa5e>
				param_len = MAX_PAYLOAD_LEN;
 8001f66:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f6a:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
			}
			memcpy(frame->params, &frame->data[param_start], param_len);
 8001f6e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001f72:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f203 100d 	addw	r0, r3, #269	@ 0x10d
 8001f7c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001f80:	f5a3 72d2 	sub.w	r2, r3, #420	@ 0x1a4
 8001f84:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8001f88:	3308      	adds	r3, #8
 8001f8a:	6812      	ldr	r2, [r2, #0]
 8001f8c:	4413      	add	r3, r2
 8001f8e:	3303      	adds	r3, #3
 8001f90:	f8d7 2164 	ldr.w	r2, [r7, #356]	@ 0x164
 8001f94:	4619      	mov	r1, r3
 8001f96:	f008 fa51 	bl	800a43c <memcpy>
			frame->params[param_len] = '\0';
 8001f9a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001f9e:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001fa2:	681a      	ldr	r2, [r3, #0]
 8001fa4:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001fa8:	4413      	add	r3, r2
 8001faa:	f203 130d 	addw	r3, r3, #269	@ 0x10d
 8001fae:	2200      	movs	r2, #0
 8001fb0:	701a      	strb	r2, [r3, #0]
			frame->params_len = param_len;
 8001fb2:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001fb6:	b2da      	uxtb	r2, r3
 8001fb8:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001fbc:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f883 220e 	strb.w	r2, [r3, #526]	@ 0x20e
		}
	}
	return PARSE_OK;
 8001fc6:	2300      	movs	r3, #0
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f507 77d6 	add.w	r7, r7, #428	@ 0x1ac
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd90      	pop	{r4, r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	0800ad94 	.word	0x0800ad94

08001fd8 <calculate_frame_crc>:
 * @return Wartość CRC16
 *
 * CRC jest obliczane z pól: Nadawca + Odbiorca + Długość + ID + Dane
 * (bez znaków &, CRC oraz *)
 */
uint16_t calculate_frame_crc(const Frame *frame) {
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	f5ad 7d4e 	sub.w	sp, sp, #824	@ 0x338
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 8001fe4:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 8001fe8:	6018      	str	r0, [r3, #0]
	if (!frame)
 8001fea:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 8001fee:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d101      	bne.n	8001ffc <calculate_frame_crc+0x24>
		return 0;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	e09d      	b.n	8002138 <calculate_frame_crc+0x160>

	// Prepare buffer with data for CRC calculation
	// CRC is calculated on the hex-encoded data as transmitted on wire
	char crc_buffer[MAX_FRAME_LEN];
	size_t pos = 0;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	f8c7 3334 	str.w	r3, [r7, #820]	@ 0x334

	// Sender
	memcpy(&crc_buffer[pos], frame->sender, FIELD_ADDR_LEN);
 8002002:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8002006:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 800200a:	18d0      	adds	r0, r2, r3
 800200c:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 8002010:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	2203      	movs	r2, #3
 8002018:	4619      	mov	r1, r3
 800201a:	f008 fa0f 	bl	800a43c <memcpy>
	pos += FIELD_ADDR_LEN;
 800201e:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 8002022:	3303      	adds	r3, #3
 8002024:	f8c7 3334 	str.w	r3, [r7, #820]	@ 0x334

	// Receiver
	memcpy(&crc_buffer[pos], frame->receiver, FIELD_ADDR_LEN);
 8002028:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 800202c:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 8002030:	18d0      	adds	r0, r2, r3
 8002032:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 8002036:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	3304      	adds	r3, #4
 800203e:	2203      	movs	r2, #3
 8002040:	4619      	mov	r1, r3
 8002042:	f008 f9fb 	bl	800a43c <memcpy>
	pos += FIELD_ADDR_LEN;
 8002046:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 800204a:	3303      	adds	r3, #3
 800204c:	f8c7 3334 	str.w	r3, [r7, #820]	@ 0x334

	// Length (as 3 ASCII digits, representing hex-encoded data length)
	char len_str[4];
	int hex_data_len = frame->data_len * 2; // Hex-encoded length
 8002050:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 8002054:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	891b      	ldrh	r3, [r3, #8]
 800205c:	005b      	lsls	r3, r3, #1
 800205e:	f8c7 3330 	str.w	r3, [r7, #816]	@ 0x330
	sprintf(len_str, "%03d", hex_data_len);
 8002062:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 8002066:	f8d7 2330 	ldr.w	r2, [r7, #816]	@ 0x330
 800206a:	4936      	ldr	r1, [pc, #216]	@ (8002144 <calculate_frame_crc+0x16c>)
 800206c:	4618      	mov	r0, r3
 800206e:	f008 f95b 	bl	800a328 <siprintf>
	memcpy(&crc_buffer[pos], len_str, FIELD_DATA_LEN);
 8002072:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8002076:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 800207a:	4413      	add	r3, r2
 800207c:	f507 7105 	add.w	r1, r7, #532	@ 0x214
 8002080:	2203      	movs	r2, #3
 8002082:	4618      	mov	r0, r3
 8002084:	f008 f9da 	bl	800a43c <memcpy>
	pos += FIELD_DATA_LEN;
 8002088:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 800208c:	3303      	adds	r3, #3
 800208e:	f8c7 3334 	str.w	r3, [r7, #820]	@ 0x334

	// Frame ID (as 2 ASCII digits)
	char id_str[3];
	sprintf(id_str, "%02d", frame->frame_id);
 8002092:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 8002096:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	7a9b      	ldrb	r3, [r3, #10]
 800209e:	461a      	mov	r2, r3
 80020a0:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80020a4:	4928      	ldr	r1, [pc, #160]	@ (8002148 <calculate_frame_crc+0x170>)
 80020a6:	4618      	mov	r0, r3
 80020a8:	f008 f93e 	bl	800a328 <siprintf>
	memcpy(&crc_buffer[pos], id_str, FIELD_ID_LEN);
 80020ac:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 80020b0:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 80020b4:	4413      	add	r3, r2
 80020b6:	f507 724e 	add.w	r2, r7, #824	@ 0x338
 80020ba:	f5a2 7294 	sub.w	r2, r2, #296	@ 0x128
 80020be:	8812      	ldrh	r2, [r2, #0]
 80020c0:	801a      	strh	r2, [r3, #0]
	pos += FIELD_ID_LEN;
 80020c2:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 80020c6:	3302      	adds	r3, #2
 80020c8:	f8c7 3334 	str.w	r3, [r7, #820]	@ 0x334

	// Data (hex-encoded)
	if (frame->data_len > 0) {
 80020cc:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 80020d0:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	891b      	ldrh	r3, [r3, #8]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d025      	beq.n	8002128 <calculate_frame_crc+0x150>
		char hex_data[MAX_PAYLOAD_LEN * 2 + 1];
		int hex_len = hex_encode_string(frame->data, hex_data,
 80020dc:	f507 734e 	add.w	r3, r7, #824	@ 0x338
 80020e0:	f5a3 734d 	sub.w	r3, r3, #820	@ 0x334
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	330b      	adds	r3, #11
 80020e8:	f107 010c 	add.w	r1, r7, #12
 80020ec:	f240 2201 	movw	r2, #513	@ 0x201
 80020f0:	4618      	mov	r0, r3
 80020f2:	f7ff f8ef 	bl	80012d4 <hex_encode_string>
 80020f6:	f8c7 032c 	str.w	r0, [r7, #812]	@ 0x32c
				sizeof(hex_data));
		if (hex_len > 0) {
 80020fa:	f8d7 332c 	ldr.w	r3, [r7, #812]	@ 0x32c
 80020fe:	2b00      	cmp	r3, #0
 8002100:	dd12      	ble.n	8002128 <calculate_frame_crc+0x150>
			memcpy(&crc_buffer[pos], hex_data, hex_len);
 8002102:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8002106:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 800210a:	4413      	add	r3, r2
 800210c:	f8d7 232c 	ldr.w	r2, [r7, #812]	@ 0x32c
 8002110:	f107 010c 	add.w	r1, r7, #12
 8002114:	4618      	mov	r0, r3
 8002116:	f008 f991 	bl	800a43c <memcpy>
			pos += hex_len;
 800211a:	f8d7 332c 	ldr.w	r3, [r7, #812]	@ 0x32c
 800211e:	f8d7 2334 	ldr.w	r2, [r7, #820]	@ 0x334
 8002122:	4413      	add	r3, r2
 8002124:	f8c7 3334 	str.w	r3, [r7, #820]	@ 0x334
		}
	}

	// Calculate CRC16-CCITT
	return crc16_ccitt((const uint8_t*) crc_buffer, pos);
 8002128:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800212c:	f8d7 1334 	ldr.w	r1, [r7, #820]	@ 0x334
 8002130:	4618      	mov	r0, r3
 8002132:	f7fe fc1f 	bl	8000974 <crc16_ccitt>
 8002136:	4603      	mov	r3, r0
}
 8002138:	4618      	mov	r0, r3
 800213a:	f507 774e 	add.w	r7, r7, #824	@ 0x338
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	0800ada0 	.word	0x0800ada0
 8002148:	0800ada8 	.word	0x0800ada8

0800214c <build_response_frame>:
 * @param error Kod błędu (ignorowany jeśli response_data != NULL)
 * @return true jeśli budowanie powiodło się, false w przypadku błędu
 */
bool build_response_frame(char *buffer, size_t buffer_size, const char *sender,
		const char *receiver, uint8_t frame_id, const char *response_data,
		ErrorCode error) {
 800214c:	b590      	push	{r4, r7, lr}
 800214e:	f2ad 4d54 	subw	sp, sp, #1108	@ 0x454
 8002152:	af00      	add	r7, sp, #0
 8002154:	f507 648a 	add.w	r4, r7, #1104	@ 0x450
 8002158:	f2a4 4444 	subw	r4, r4, #1092	@ 0x444
 800215c:	6020      	str	r0, [r4, #0]
 800215e:	f507 608a 	add.w	r0, r7, #1104	@ 0x450
 8002162:	f5a0 6089 	sub.w	r0, r0, #1096	@ 0x448
 8002166:	6001      	str	r1, [r0, #0]
 8002168:	f507 618a 	add.w	r1, r7, #1104	@ 0x450
 800216c:	f2a1 414c 	subw	r1, r1, #1100	@ 0x44c
 8002170:	600a      	str	r2, [r1, #0]
 8002172:	f507 628a 	add.w	r2, r7, #1104	@ 0x450
 8002176:	f5a2 628a 	sub.w	r2, r2, #1104	@ 0x450
 800217a:	6013      	str	r3, [r2, #0]
	if (!buffer || !sender || buffer_size < MIN_FRAME_LEN) {
 800217c:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8002180:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d00d      	beq.n	80021a6 <build_response_frame+0x5a>
 800218a:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 800218e:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d006      	beq.n	80021a6 <build_response_frame+0x5a>
 8002198:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 800219c:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	2b10      	cmp	r3, #16
 80021a4:	d801      	bhi.n	80021aa <build_response_frame+0x5e>
		return false;
 80021a6:	2300      	movs	r3, #0
 80021a8:	e1a8      	b.n	80024fc <build_response_frame+0x3b0>

	// Przygotuj dane odpowiedzi
	char raw_data[MAX_PAYLOAD_LEN];
	size_t raw_data_len;

	if (response_data != NULL) {
 80021aa:	f8d7 3464 	ldr.w	r3, [r7, #1124]	@ 0x464
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d016      	beq.n	80021e0 <build_response_frame+0x94>
		strncpy(raw_data, response_data, sizeof(raw_data) - 1);
 80021b2:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 80021b6:	22ff      	movs	r2, #255	@ 0xff
 80021b8:	f8d7 1464 	ldr.w	r1, [r7, #1124]	@ 0x464
 80021bc:	4618      	mov	r0, r3
 80021be:	f008 f8fd 	bl	800a3bc <strncpy>
		raw_data[sizeof(raw_data) - 1] = '\0';
 80021c2:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80021c6:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80021ca:	2200      	movs	r2, #0
 80021cc:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
		raw_data_len = strlen(raw_data);
 80021d0:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 80021d4:	4618      	mov	r0, r3
 80021d6:	f7fe f825 	bl	8000224 <strlen>
 80021da:	f8c7 044c 	str.w	r0, [r7, #1100]	@ 0x44c
 80021de:	e04f      	b.n	8002280 <build_response_frame+0x134>
	} else {
		switch (error) {
 80021e0:	f897 3468 	ldrb.w	r3, [r7, #1128]	@ 0x468
 80021e4:	2b04      	cmp	r3, #4
 80021e6:	d835      	bhi.n	8002254 <build_response_frame+0x108>
 80021e8:	a201      	add	r2, pc, #4	@ (adr r2, 80021f0 <build_response_frame+0xa4>)
 80021ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021ee:	bf00      	nop
 80021f0:	08002205 	.word	0x08002205
 80021f4:	08002215 	.word	0x08002215
 80021f8:	08002225 	.word	0x08002225
 80021fc:	08002235 	.word	0x08002235
 8002200:	08002245 	.word	0x08002245
		case WRCHSUM:
			strncpy(raw_data, WRCHSUM_STR, sizeof(raw_data) - 1);
 8002204:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8002208:	22ff      	movs	r2, #255	@ 0xff
 800220a:	49bf      	ldr	r1, [pc, #764]	@ (8002508 <build_response_frame+0x3bc>)
 800220c:	4618      	mov	r0, r3
 800220e:	f008 f8d5 	bl	800a3bc <strncpy>
			break;
 8002212:	e027      	b.n	8002264 <build_response_frame+0x118>
		case WRCMD:
			strncpy(raw_data, WRCMD_STR, sizeof(raw_data) - 1);
 8002214:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8002218:	22ff      	movs	r2, #255	@ 0xff
 800221a:	49bc      	ldr	r1, [pc, #752]	@ (800250c <build_response_frame+0x3c0>)
 800221c:	4618      	mov	r0, r3
 800221e:	f008 f8cd 	bl	800a3bc <strncpy>
			break;
 8002222:	e01f      	b.n	8002264 <build_response_frame+0x118>
		case WRLEN:
			strncpy(raw_data, WRLEN_STR, sizeof(raw_data) - 1);
 8002224:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8002228:	22ff      	movs	r2, #255	@ 0xff
 800222a:	49b9      	ldr	r1, [pc, #740]	@ (8002510 <build_response_frame+0x3c4>)
 800222c:	4618      	mov	r0, r3
 800222e:	f008 f8c5 	bl	800a3bc <strncpy>
			break;
 8002232:	e017      	b.n	8002264 <build_response_frame+0x118>
		case WRPOS:
			strncpy(raw_data, WRPOS_STR, sizeof(raw_data) - 1);
 8002234:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8002238:	22ff      	movs	r2, #255	@ 0xff
 800223a:	49b6      	ldr	r1, [pc, #728]	@ (8002514 <build_response_frame+0x3c8>)
 800223c:	4618      	mov	r0, r3
 800223e:	f008 f8bd 	bl	800a3bc <strncpy>
			break;
 8002242:	e00f      	b.n	8002264 <build_response_frame+0x118>
		case WRFRM:
			strncpy(raw_data, WRFRM_STR, sizeof(raw_data) - 1);
 8002244:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8002248:	22ff      	movs	r2, #255	@ 0xff
 800224a:	49b3      	ldr	r1, [pc, #716]	@ (8002518 <build_response_frame+0x3cc>)
 800224c:	4618      	mov	r0, r3
 800224e:	f008 f8b5 	bl	800a3bc <strncpy>
			break;
 8002252:	e007      	b.n	8002264 <build_response_frame+0x118>
		default:
			strncpy(raw_data, WRFRM_STR, sizeof(raw_data) - 1);
 8002254:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8002258:	22ff      	movs	r2, #255	@ 0xff
 800225a:	49af      	ldr	r1, [pc, #700]	@ (8002518 <build_response_frame+0x3cc>)
 800225c:	4618      	mov	r0, r3
 800225e:	f008 f8ad 	bl	800a3bc <strncpy>
			break;
 8002262:	bf00      	nop
		}
		raw_data[sizeof(raw_data) - 1] = '\0';
 8002264:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8002268:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800226c:	2200      	movs	r2, #0
 800226e:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
		raw_data_len = strlen(raw_data);
 8002272:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8002276:	4618      	mov	r0, r3
 8002278:	f7fd ffd4 	bl	8000224 <strlen>
 800227c:	f8c7 044c 	str.w	r0, [r7, #1100]	@ 0x44c
	}

	// Encode raw data to hex string for transmission
	char hex_data[MAX_PAYLOAD_LEN * 2 + 1];
	int hex_len = hex_encode_string(raw_data, hex_data, sizeof(hex_data));
 8002280:	f507 7196 	add.w	r1, r7, #300	@ 0x12c
 8002284:	f507 734c 	add.w	r3, r7, #816	@ 0x330
 8002288:	f240 2201 	movw	r2, #513	@ 0x201
 800228c:	4618      	mov	r0, r3
 800228e:	f7ff f821 	bl	80012d4 <hex_encode_string>
 8002292:	f8c7 0448 	str.w	r0, [r7, #1096]	@ 0x448
	if (hex_len < 0) {
 8002296:	f8d7 3448 	ldr.w	r3, [r7, #1096]	@ 0x448
 800229a:	2b00      	cmp	r3, #0
 800229c:	da01      	bge.n	80022a2 <build_response_frame+0x156>
		return false; // Encoding failed
 800229e:	2300      	movs	r3, #0
 80022a0:	e12c      	b.n	80024fc <build_response_frame+0x3b0>
	}

	const char *data = hex_data;
 80022a2:	f507 7396 	add.w	r3, r7, #300	@ 0x12c
 80022a6:	f8c7 3444 	str.w	r3, [r7, #1092]	@ 0x444
	size_t data_len = hex_len;
 80022aa:	f8d7 3448 	ldr.w	r3, [r7, #1096]	@ 0x448
 80022ae:	f8c7 3440 	str.w	r3, [r7, #1088]	@ 0x440

	// Sprawdza czy dane zmieszczą się w buforze
	size_t total_len = FIELD_START_LEN + FIELD_ADDR_LEN + FIELD_ADDR_LEN
 80022b2:	f8d7 3440 	ldr.w	r3, [r7, #1088]	@ 0x440
 80022b6:	3311      	adds	r3, #17
 80022b8:	f8c7 343c 	str.w	r3, [r7, #1084]	@ 0x43c
			+ FIELD_DATA_LEN +
			FIELD_ID_LEN + data_len + FIELD_CRC_LEN + FIELD_END_LEN;
	if (total_len > buffer_size) {
 80022bc:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80022c0:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 80022c4:	f8d7 243c 	ldr.w	r2, [r7, #1084]	@ 0x43c
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	429a      	cmp	r2, r3
 80022cc:	d901      	bls.n	80022d2 <build_response_frame+0x186>
		return false;
 80022ce:	2300      	movs	r3, #0
 80022d0:	e114      	b.n	80024fc <build_response_frame+0x3b0>
	}

	size_t pos = 0;
 80022d2:	2300      	movs	r3, #0
 80022d4:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438

	// Znak startowy
	buffer[pos++] = PROTOCOL_START_BYTE;
 80022d8:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 80022dc:	1c5a      	adds	r2, r3, #1
 80022de:	f8c7 2438 	str.w	r2, [r7, #1080]	@ 0x438
 80022e2:	f507 628a 	add.w	r2, r7, #1104	@ 0x450
 80022e6:	f2a2 4244 	subw	r2, r2, #1092	@ 0x444
 80022ea:	6812      	ldr	r2, [r2, #0]
 80022ec:	4413      	add	r3, r2
 80022ee:	2226      	movs	r2, #38	@ 0x26
 80022f0:	701a      	strb	r2, [r3, #0]

	// Nadawca (3 znaki)
	memcpy(&buffer[pos], sender, FIELD_ADDR_LEN);
 80022f2:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80022f6:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 80022fa:	681a      	ldr	r2, [r3, #0]
 80022fc:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 8002300:	18d0      	adds	r0, r2, r3
 8002302:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8002306:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 800230a:	2203      	movs	r2, #3
 800230c:	6819      	ldr	r1, [r3, #0]
 800230e:	f008 f895 	bl	800a43c <memcpy>
	pos += FIELD_ADDR_LEN;
 8002312:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 8002316:	3303      	adds	r3, #3
 8002318:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438

	// Odbiorca (3 znaki)
	memcpy(&buffer[pos], receiver, FIELD_ADDR_LEN);
 800231c:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8002320:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 8002324:	681a      	ldr	r2, [r3, #0]
 8002326:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 800232a:	18d0      	adds	r0, r2, r3
 800232c:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8002330:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 8002334:	2203      	movs	r2, #3
 8002336:	6819      	ldr	r1, [r3, #0]
 8002338:	f008 f880 	bl	800a43c <memcpy>
	pos += FIELD_ADDR_LEN;
 800233c:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 8002340:	3303      	adds	r3, #3
 8002342:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438

	// Długość danych (3 cyfry ASCII)
	char len_str[4];
	sprintf(len_str, "%03d", data_len);
 8002346:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800234a:	f8d7 2440 	ldr.w	r2, [r7, #1088]	@ 0x440
 800234e:	4973      	ldr	r1, [pc, #460]	@ (800251c <build_response_frame+0x3d0>)
 8002350:	4618      	mov	r0, r3
 8002352:	f007 ffe9 	bl	800a328 <siprintf>
	memcpy(&buffer[pos], len_str, FIELD_DATA_LEN);
 8002356:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 800235a:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 8002364:	4413      	add	r3, r2
 8002366:	f507 7194 	add.w	r1, r7, #296	@ 0x128
 800236a:	2203      	movs	r2, #3
 800236c:	4618      	mov	r0, r3
 800236e:	f008 f865 	bl	800a43c <memcpy>
	pos += FIELD_DATA_LEN;
 8002372:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 8002376:	3303      	adds	r3, #3
 8002378:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438

	// ID ramki (2 cyfry ASCII)
	char id_str[3];
	sprintf(id_str, "%02d", frame_id);
 800237c:	f897 2460 	ldrb.w	r2, [r7, #1120]	@ 0x460
 8002380:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 8002384:	4966      	ldr	r1, [pc, #408]	@ (8002520 <build_response_frame+0x3d4>)
 8002386:	4618      	mov	r0, r3
 8002388:	f007 ffce 	bl	800a328 <siprintf>
	memcpy(&buffer[pos], id_str, FIELD_ID_LEN);
 800238c:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8002390:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 8002394:	681a      	ldr	r2, [r3, #0]
 8002396:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 800239a:	4413      	add	r3, r2
 800239c:	f507 628a 	add.w	r2, r7, #1104	@ 0x450
 80023a0:	f5a2 724b 	sub.w	r2, r2, #812	@ 0x32c
 80023a4:	8812      	ldrh	r2, [r2, #0]
 80023a6:	801a      	strh	r2, [r3, #0]
	pos += FIELD_ID_LEN;
 80023a8:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 80023ac:	3302      	adds	r3, #2
 80023ae:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438

	// Dane odpowiedzi (hex-encoded)
	memcpy(&buffer[pos], data, data_len);
 80023b2:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80023b6:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 80023ba:	681a      	ldr	r2, [r3, #0]
 80023bc:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 80023c0:	4413      	add	r3, r2
 80023c2:	f8d7 2440 	ldr.w	r2, [r7, #1088]	@ 0x440
 80023c6:	f8d7 1444 	ldr.w	r1, [r7, #1092]	@ 0x444
 80023ca:	4618      	mov	r0, r3
 80023cc:	f008 f836 	bl	800a43c <memcpy>
	pos += data_len;
 80023d0:	f8d7 2438 	ldr.w	r2, [r7, #1080]	@ 0x438
 80023d4:	f8d7 3440 	ldr.w	r3, [r7, #1088]	@ 0x440
 80023d8:	4413      	add	r3, r2
 80023da:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438

	// Oblicz CRC dla całej ramki (bez & i *)
	char crc_buffer[MAX_FRAME_LEN - 2];
	size_t crc_pos = 0;
 80023de:	2300      	movs	r3, #0
 80023e0:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434

	// Kopiuj pola do bufora CRC (od nadawcy do danych)
	// Note: CRC is calculated on the hex-encoded data as transmitted
	memcpy(&crc_buffer[crc_pos], sender, FIELD_ADDR_LEN);
 80023e4:	f107 0214 	add.w	r2, r7, #20
 80023e8:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 80023ec:	18d0      	adds	r0, r2, r3
 80023ee:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80023f2:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 80023f6:	2203      	movs	r2, #3
 80023f8:	6819      	ldr	r1, [r3, #0]
 80023fa:	f008 f81f 	bl	800a43c <memcpy>
	crc_pos += FIELD_ADDR_LEN;
 80023fe:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8002402:	3303      	adds	r3, #3
 8002404:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434
	memcpy(&crc_buffer[crc_pos], receiver, FIELD_ADDR_LEN);
 8002408:	f107 0214 	add.w	r2, r7, #20
 800240c:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8002410:	18d0      	adds	r0, r2, r3
 8002412:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8002416:	f5a3 638a 	sub.w	r3, r3, #1104	@ 0x450
 800241a:	2203      	movs	r2, #3
 800241c:	6819      	ldr	r1, [r3, #0]
 800241e:	f008 f80d 	bl	800a43c <memcpy>
	crc_pos += FIELD_ADDR_LEN;
 8002422:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8002426:	3303      	adds	r3, #3
 8002428:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434
	memcpy(&crc_buffer[crc_pos], len_str, FIELD_DATA_LEN);
 800242c:	f107 0214 	add.w	r2, r7, #20
 8002430:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8002434:	4413      	add	r3, r2
 8002436:	f507 7194 	add.w	r1, r7, #296	@ 0x128
 800243a:	2203      	movs	r2, #3
 800243c:	4618      	mov	r0, r3
 800243e:	f007 fffd 	bl	800a43c <memcpy>
	crc_pos += FIELD_DATA_LEN;
 8002442:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8002446:	3303      	adds	r3, #3
 8002448:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434
	memcpy(&crc_buffer[crc_pos], id_str, FIELD_ID_LEN);
 800244c:	f107 0214 	add.w	r2, r7, #20
 8002450:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8002454:	4413      	add	r3, r2
 8002456:	f507 628a 	add.w	r2, r7, #1104	@ 0x450
 800245a:	f5a2 724b 	sub.w	r2, r2, #812	@ 0x32c
 800245e:	8812      	ldrh	r2, [r2, #0]
 8002460:	801a      	strh	r2, [r3, #0]
	crc_pos += FIELD_ID_LEN;
 8002462:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8002466:	3302      	adds	r3, #2
 8002468:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434
	memcpy(&crc_buffer[crc_pos], data, data_len);
 800246c:	f107 0214 	add.w	r2, r7, #20
 8002470:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8002474:	4413      	add	r3, r2
 8002476:	f8d7 2440 	ldr.w	r2, [r7, #1088]	@ 0x440
 800247a:	f8d7 1444 	ldr.w	r1, [r7, #1092]	@ 0x444
 800247e:	4618      	mov	r0, r3
 8002480:	f007 ffdc 	bl	800a43c <memcpy>
	crc_pos += data_len;
 8002484:	f8d7 2434 	ldr.w	r2, [r7, #1076]	@ 0x434
 8002488:	f8d7 3440 	ldr.w	r3, [r7, #1088]	@ 0x440
 800248c:	4413      	add	r3, r2
 800248e:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434

	uint16_t crc = crc16_ccitt((const uint8_t*) crc_buffer, crc_pos);
 8002492:	f107 0314 	add.w	r3, r7, #20
 8002496:	f8d7 1434 	ldr.w	r1, [r7, #1076]	@ 0x434
 800249a:	4618      	mov	r0, r3
 800249c:	f7fe fa6a 	bl	8000974 <crc16_ccitt>
 80024a0:	4603      	mov	r3, r0
 80024a2:	f8a7 3432 	strh.w	r3, [r7, #1074]	@ 0x432

	// CRC jako 4 znaki hex ASCII (Big Endian)
	sprintf(&buffer[pos], "%04X", crc);
 80024a6:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80024aa:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 80024ae:	681a      	ldr	r2, [r3, #0]
 80024b0:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 80024b4:	4413      	add	r3, r2
 80024b6:	f8b7 2432 	ldrh.w	r2, [r7, #1074]	@ 0x432
 80024ba:	491a      	ldr	r1, [pc, #104]	@ (8002524 <build_response_frame+0x3d8>)
 80024bc:	4618      	mov	r0, r3
 80024be:	f007 ff33 	bl	800a328 <siprintf>
	pos += FIELD_CRC_LEN;
 80024c2:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 80024c6:	3304      	adds	r3, #4
 80024c8:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438

	// Znak końcowy
	buffer[pos++] = PROTOCOL_END_BYTE;
 80024cc:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 80024d0:	1c5a      	adds	r2, r3, #1
 80024d2:	f8c7 2438 	str.w	r2, [r7, #1080]	@ 0x438
 80024d6:	f507 628a 	add.w	r2, r7, #1104	@ 0x450
 80024da:	f2a2 4244 	subw	r2, r2, #1092	@ 0x444
 80024de:	6812      	ldr	r2, [r2, #0]
 80024e0:	4413      	add	r3, r2
 80024e2:	222a      	movs	r2, #42	@ 0x2a
 80024e4:	701a      	strb	r2, [r3, #0]

	// Zakończ string
	buffer[pos] = '\0';
 80024e6:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 80024ea:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 80024ee:	681a      	ldr	r2, [r3, #0]
 80024f0:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 80024f4:	4413      	add	r3, r2
 80024f6:	2200      	movs	r2, #0
 80024f8:	701a      	strb	r2, [r3, #0]

	return true;
 80024fa:	2301      	movs	r3, #1
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	f207 4754 	addw	r7, r7, #1108	@ 0x454
 8002502:	46bd      	mov	sp, r7
 8002504:	bd90      	pop	{r4, r7, pc}
 8002506:	bf00      	nop
 8002508:	0800adb0 	.word	0x0800adb0
 800250c:	0800adb8 	.word	0x0800adb8
 8002510:	0800adc0 	.word	0x0800adc0
 8002514:	0800adc8 	.word	0x0800adc8
 8002518:	0800add0 	.word	0x0800add0
 800251c:	0800ada0 	.word	0x0800ada0
 8002520:	0800ada8 	.word	0x0800ada8
 8002524:	0800add8 	.word	0x0800add8

08002528 <process_received_frame>:
/**
 * @brief Przetwarza odebraną kompletną ramkę protokołu
 * @param buffer Bufor zawierający kompletną ramkę
 * @param len Długość bufora
 */
void process_received_frame(const char *buffer, uint16_t len) {
 8002528:	b590      	push	{r4, r7, lr}
 800252a:	f5ad 7d57 	sub.w	sp, sp, #860	@ 0x35c
 800252e:	af04      	add	r7, sp, #16
 8002530:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8002534:	f5a3 7351 	sub.w	r3, r3, #836	@ 0x344
 8002538:	6018      	str	r0, [r3, #0]
 800253a:	460a      	mov	r2, r1
 800253c:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8002540:	f2a3 3346 	subw	r3, r3, #838	@ 0x346
 8002544:	801a      	strh	r2, [r3, #0]
	Frame frame;
	char response[MAX_FRAME_LEN];
	ParseResult result = parse_frame(buffer, len, &frame, response,
 8002546:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 800254a:	f2a3 3346 	subw	r3, r3, #838	@ 0x346
 800254e:	8819      	ldrh	r1, [r3, #0]
 8002550:	f107 030c 	add.w	r3, r7, #12
 8002554:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8002558:	f507 7052 	add.w	r0, r7, #840	@ 0x348
 800255c:	f5a0 7051 	sub.w	r0, r0, #836	@ 0x344
 8002560:	f240 1411 	movw	r4, #273	@ 0x111
 8002564:	9400      	str	r4, [sp, #0]
 8002566:	6800      	ldr	r0, [r0, #0]
 8002568:	f7fe ffd2 	bl	8001510 <parse_frame>
 800256c:	4603      	mov	r3, r0
 800256e:	f887 3337 	strb.w	r3, [r7, #823]	@ 0x337
			sizeof(response));

	if (result == PARSE_OK) {
 8002572:	f897 3337 	ldrb.w	r3, [r7, #823]	@ 0x337
 8002576:	2b00      	cmp	r3, #0
 8002578:	d109      	bne.n	800258e <process_received_frame+0x66>
		// Handle command processing
		process_command(&frame, response, sizeof(response));
 800257a:	f107 010c 	add.w	r1, r7, #12
 800257e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002582:	f240 1211 	movw	r2, #273	@ 0x111
 8002586:	4618      	mov	r0, r3
 8002588:	f000 fa72 	bl	8002a70 <process_command>
				}
			}
		}
	}
	//PARSE_TOO_SHORT, PARSE_WRONG_RECIPIENT, PARSE_FORBIDDEN_CHARS ingorowanie bez odpowiedzi
}
 800258c:	e0c3      	b.n	8002716 <process_received_frame+0x1ee>
	} else if (result == PARSE_CRC_ERROR) {
 800258e:	f897 3337 	ldrb.w	r3, [r7, #823]	@ 0x337
 8002592:	2b06      	cmp	r3, #6
 8002594:	d10c      	bne.n	80025b0 <process_received_frame+0x88>
		if (strlen(response) > 0) {
 8002596:	f107 030c 	add.w	r3, r7, #12
 800259a:	781b      	ldrb	r3, [r3, #0]
 800259c:	2b00      	cmp	r3, #0
 800259e:	f000 80ba 	beq.w	8002716 <process_received_frame+0x1ee>
			UART_TX_FSend("%s", response);
 80025a2:	f107 030c 	add.w	r3, r7, #12
 80025a6:	4619      	mov	r1, r3
 80025a8:	485d      	ldr	r0, [pc, #372]	@ (8002720 <process_received_frame+0x1f8>)
 80025aa:	f7fe f869 	bl	8000680 <UART_TX_FSend>
}
 80025ae:	e0b2      	b.n	8002716 <process_received_frame+0x1ee>
	} else if (result == PARSE_LENGTH_MISMATCH) {
 80025b0:	f897 3337 	ldrb.w	r3, [r7, #823]	@ 0x337
 80025b4:	2b05      	cmp	r3, #5
 80025b6:	d150      	bne.n	800265a <process_received_frame+0x132>
		if (strlen(frame.sender) == FIELD_ADDR_LEN) {
 80025b8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80025bc:	4618      	mov	r0, r3
 80025be:	f7fd fe31 	bl	8000224 <strlen>
 80025c2:	4603      	mov	r3, r0
 80025c4:	2b03      	cmp	r3, #3
 80025c6:	f040 80a6 	bne.w	8002716 <process_received_frame+0x1ee>
			bool valid_sender = true;
 80025ca:	2301      	movs	r3, #1
 80025cc:	f887 3347 	strb.w	r3, [r7, #839]	@ 0x347
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 80025d0:	2300      	movs	r3, #0
 80025d2:	f8c7 3340 	str.w	r3, [r7, #832]	@ 0x340
 80025d6:	e01a      	b.n	800260e <process_received_frame+0xe6>
				char ch = frame.sender[i];
 80025d8:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 80025dc:	f5a3 720a 	sub.w	r2, r3, #552	@ 0x228
 80025e0:	f8d7 3340 	ldr.w	r3, [r7, #832]	@ 0x340
 80025e4:	4413      	add	r3, r2
 80025e6:	781b      	ldrb	r3, [r3, #0]
 80025e8:	f887 3335 	strb.w	r3, [r7, #821]	@ 0x335
				if (ch == '&' || ch == '*') {
 80025ec:	f897 3335 	ldrb.w	r3, [r7, #821]	@ 0x335
 80025f0:	2b26      	cmp	r3, #38	@ 0x26
 80025f2:	d003      	beq.n	80025fc <process_received_frame+0xd4>
 80025f4:	f897 3335 	ldrb.w	r3, [r7, #821]	@ 0x335
 80025f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80025fa:	d103      	bne.n	8002604 <process_received_frame+0xdc>
					valid_sender = false;
 80025fc:	2300      	movs	r3, #0
 80025fe:	f887 3347 	strb.w	r3, [r7, #839]	@ 0x347
					break;
 8002602:	e008      	b.n	8002616 <process_received_frame+0xee>
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8002604:	f8d7 3340 	ldr.w	r3, [r7, #832]	@ 0x340
 8002608:	3301      	adds	r3, #1
 800260a:	f8c7 3340 	str.w	r3, [r7, #832]	@ 0x340
 800260e:	f8d7 3340 	ldr.w	r3, [r7, #832]	@ 0x340
 8002612:	2b02      	cmp	r3, #2
 8002614:	dde0      	ble.n	80025d8 <process_received_frame+0xb0>
			if (valid_sender) {
 8002616:	f897 3347 	ldrb.w	r3, [r7, #839]	@ 0x347
 800261a:	2b00      	cmp	r3, #0
 800261c:	d07b      	beq.n	8002716 <process_received_frame+0x1ee>
				if (build_response_frame(response, sizeof(response), DEVICE_ID,
 800261e:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8002622:	f5a3 730a 	sub.w	r3, r3, #552	@ 0x228
 8002626:	7a9b      	ldrb	r3, [r3, #10]
 8002628:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 800262c:	f107 000c 	add.w	r0, r7, #12
 8002630:	2102      	movs	r1, #2
 8002632:	9102      	str	r1, [sp, #8]
 8002634:	2100      	movs	r1, #0
 8002636:	9101      	str	r1, [sp, #4]
 8002638:	9300      	str	r3, [sp, #0]
 800263a:	4613      	mov	r3, r2
 800263c:	4a39      	ldr	r2, [pc, #228]	@ (8002724 <process_received_frame+0x1fc>)
 800263e:	f240 1111 	movw	r1, #273	@ 0x111
 8002642:	f7ff fd83 	bl	800214c <build_response_frame>
 8002646:	4603      	mov	r3, r0
 8002648:	2b00      	cmp	r3, #0
 800264a:	d064      	beq.n	8002716 <process_received_frame+0x1ee>
					UART_TX_FSend("%s", response);
 800264c:	f107 030c 	add.w	r3, r7, #12
 8002650:	4619      	mov	r1, r3
 8002652:	4833      	ldr	r0, [pc, #204]	@ (8002720 <process_received_frame+0x1f8>)
 8002654:	f7fe f814 	bl	8000680 <UART_TX_FSend>
}
 8002658:	e05d      	b.n	8002716 <process_received_frame+0x1ee>
	} else if (result == PARSE_CMD_ERROR) {
 800265a:	f897 3337 	ldrb.w	r3, [r7, #823]	@ 0x337
 800265e:	2b07      	cmp	r3, #7
 8002660:	d10b      	bne.n	800267a <process_received_frame+0x152>
		if (strlen(response) > 0) {
 8002662:	f107 030c 	add.w	r3, r7, #12
 8002666:	781b      	ldrb	r3, [r3, #0]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d054      	beq.n	8002716 <process_received_frame+0x1ee>
			UART_TX_FSend("%s", response);
 800266c:	f107 030c 	add.w	r3, r7, #12
 8002670:	4619      	mov	r1, r3
 8002672:	482b      	ldr	r0, [pc, #172]	@ (8002720 <process_received_frame+0x1f8>)
 8002674:	f7fe f804 	bl	8000680 <UART_TX_FSend>
}
 8002678:	e04d      	b.n	8002716 <process_received_frame+0x1ee>
	} else if (result == PARSE_INVALID_FORMAT) {
 800267a:	f897 3337 	ldrb.w	r3, [r7, #823]	@ 0x337
 800267e:	2b03      	cmp	r3, #3
 8002680:	d149      	bne.n	8002716 <process_received_frame+0x1ee>
		if (strlen(frame.sender) == FIELD_ADDR_LEN) {
 8002682:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002686:	4618      	mov	r0, r3
 8002688:	f7fd fdcc 	bl	8000224 <strlen>
 800268c:	4603      	mov	r3, r0
 800268e:	2b03      	cmp	r3, #3
 8002690:	d141      	bne.n	8002716 <process_received_frame+0x1ee>
			bool valid_sender = true;
 8002692:	2301      	movs	r3, #1
 8002694:	f887 333f 	strb.w	r3, [r7, #831]	@ 0x33f
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 8002698:	2300      	movs	r3, #0
 800269a:	f8c7 3338 	str.w	r3, [r7, #824]	@ 0x338
 800269e:	e01a      	b.n	80026d6 <process_received_frame+0x1ae>
				char ch = frame.sender[i];
 80026a0:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 80026a4:	f5a3 720a 	sub.w	r2, r3, #552	@ 0x228
 80026a8:	f8d7 3338 	ldr.w	r3, [r7, #824]	@ 0x338
 80026ac:	4413      	add	r3, r2
 80026ae:	781b      	ldrb	r3, [r3, #0]
 80026b0:	f887 3336 	strb.w	r3, [r7, #822]	@ 0x336
				if (ch == '&' || ch == '*') {
 80026b4:	f897 3336 	ldrb.w	r3, [r7, #822]	@ 0x336
 80026b8:	2b26      	cmp	r3, #38	@ 0x26
 80026ba:	d003      	beq.n	80026c4 <process_received_frame+0x19c>
 80026bc:	f897 3336 	ldrb.w	r3, [r7, #822]	@ 0x336
 80026c0:	2b2a      	cmp	r3, #42	@ 0x2a
 80026c2:	d103      	bne.n	80026cc <process_received_frame+0x1a4>
					valid_sender = false;
 80026c4:	2300      	movs	r3, #0
 80026c6:	f887 333f 	strb.w	r3, [r7, #831]	@ 0x33f
					break;
 80026ca:	e008      	b.n	80026de <process_received_frame+0x1b6>
			for (int i = 0; i < FIELD_ADDR_LEN; i++) {
 80026cc:	f8d7 3338 	ldr.w	r3, [r7, #824]	@ 0x338
 80026d0:	3301      	adds	r3, #1
 80026d2:	f8c7 3338 	str.w	r3, [r7, #824]	@ 0x338
 80026d6:	f8d7 3338 	ldr.w	r3, [r7, #824]	@ 0x338
 80026da:	2b02      	cmp	r3, #2
 80026dc:	dde0      	ble.n	80026a0 <process_received_frame+0x178>
			if (valid_sender) {
 80026de:	f897 333f 	ldrb.w	r3, [r7, #831]	@ 0x33f
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d017      	beq.n	8002716 <process_received_frame+0x1ee>
				if (build_response_frame(response, sizeof(response), DEVICE_ID,
 80026e6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80026ea:	f107 000c 	add.w	r0, r7, #12
 80026ee:	2204      	movs	r2, #4
 80026f0:	9202      	str	r2, [sp, #8]
 80026f2:	2200      	movs	r2, #0
 80026f4:	9201      	str	r2, [sp, #4]
 80026f6:	2200      	movs	r2, #0
 80026f8:	9200      	str	r2, [sp, #0]
 80026fa:	4a0a      	ldr	r2, [pc, #40]	@ (8002724 <process_received_frame+0x1fc>)
 80026fc:	f240 1111 	movw	r1, #273	@ 0x111
 8002700:	f7ff fd24 	bl	800214c <build_response_frame>
 8002704:	4603      	mov	r3, r0
 8002706:	2b00      	cmp	r3, #0
 8002708:	d005      	beq.n	8002716 <process_received_frame+0x1ee>
					UART_TX_FSend("%s", response);
 800270a:	f107 030c 	add.w	r3, r7, #12
 800270e:	4619      	mov	r1, r3
 8002710:	4803      	ldr	r0, [pc, #12]	@ (8002720 <process_received_frame+0x1f8>)
 8002712:	f7fd ffb5 	bl	8000680 <UART_TX_FSend>
}
 8002716:	bf00      	nop
 8002718:	f507 7753 	add.w	r7, r7, #844	@ 0x34c
 800271c:	46bd      	mov	sp, r7
 800271e:	bd90      	pop	{r4, r7, pc}
 8002720:	0800ade0 	.word	0x0800ade0
 8002724:	0800ad94 	.word	0x0800ad94

08002728 <process_protocol_data>:

/**
 * @brief Przetwarza dane protokołu z bufora UART używając maszyny stanów
 */
void process_protocol_data(void) {
 8002728:	b580      	push	{r7, lr}
 800272a:	b0c8      	sub	sp, #288	@ 0x120
 800272c:	af00      	add	r7, sp, #0
	static size_t header_pos = 0;          // Pozycja w nagłówku
	static size_t data_pos = 0;            // Pozycja w danych
	static size_t crc_pos = 0;             // Pozycja w CRC

	// Przetwarzaj wszystkie dostępne znaki z bufora
	while (!UART_RX_IsEmpty()) {
 800272e:	e18a      	b.n	8002a46 <process_protocol_data+0x31e>
		int16_t received_char = UART_RX_GetChar();
 8002730:	f7fd ff80 	bl	8000634 <UART_RX_GetChar>
 8002734:	4603      	mov	r3, r0
 8002736:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e
		if (received_char == -1) {
 800273a:	f9b7 311e 	ldrsh.w	r3, [r7, #286]	@ 0x11e
 800273e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002742:	f000 8187 	beq.w	8002a54 <process_protocol_data+0x32c>
			break; // Brak danych
		}

		char c = (char) received_char;
 8002746:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 800274a:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d

		switch (state) {
 800274e:	4b9b      	ldr	r3, [pc, #620]	@ (80029bc <process_protocol_data+0x294>)
 8002750:	781b      	ldrb	r3, [r3, #0]
 8002752:	2b03      	cmp	r3, #3
 8002754:	f200 8177 	bhi.w	8002a46 <process_protocol_data+0x31e>
 8002758:	a201      	add	r2, pc, #4	@ (adr r2, 8002760 <process_protocol_data+0x38>)
 800275a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800275e:	bf00      	nop
 8002760:	08002771 	.word	0x08002771
 8002764:	080027a1 	.word	0x080027a1
 8002768:	0800288d 	.word	0x0800288d
 800276c:	0800294d 	.word	0x0800294d
		case STATE_IDLE:
			// Czekanie na znak startu &
			if (c == PROTOCOL_START_BYTE) {
 8002770:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8002774:	2b26      	cmp	r3, #38	@ 0x26
 8002776:	f040 815f 	bne.w	8002a38 <process_protocol_data+0x310>
				buffer_pos = 0;
 800277a:	4b91      	ldr	r3, [pc, #580]	@ (80029c0 <process_protocol_data+0x298>)
 800277c:	2200      	movs	r2, #0
 800277e:	601a      	str	r2, [r3, #0]
				frame_buffer[buffer_pos++] = c;
 8002780:	4b8f      	ldr	r3, [pc, #572]	@ (80029c0 <process_protocol_data+0x298>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	1c5a      	adds	r2, r3, #1
 8002786:	498e      	ldr	r1, [pc, #568]	@ (80029c0 <process_protocol_data+0x298>)
 8002788:	600a      	str	r2, [r1, #0]
 800278a:	498e      	ldr	r1, [pc, #568]	@ (80029c4 <process_protocol_data+0x29c>)
 800278c:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 8002790:	54ca      	strb	r2, [r1, r3]
				header_pos = 0;
 8002792:	4b8d      	ldr	r3, [pc, #564]	@ (80029c8 <process_protocol_data+0x2a0>)
 8002794:	2200      	movs	r2, #0
 8002796:	601a      	str	r2, [r3, #0]
				state = STATE_HEADER;
 8002798:	4b88      	ldr	r3, [pc, #544]	@ (80029bc <process_protocol_data+0x294>)
 800279a:	2201      	movs	r2, #1
 800279c:	701a      	strb	r2, [r3, #0]
			}
			// Ignoruje wszystko przed &
			break;
 800279e:	e14b      	b.n	8002a38 <process_protocol_data+0x310>

		case STATE_HEADER:
			// Sprawdza czy to nowy znak startu, jezeli tak to reset parsera
			if (c == PROTOCOL_START_BYTE) {
 80027a0:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 80027a4:	2b26      	cmp	r3, #38	@ 0x26
 80027a6:	d10f      	bne.n	80027c8 <process_protocol_data+0xa0>
				buffer_pos = 0;
 80027a8:	4b85      	ldr	r3, [pc, #532]	@ (80029c0 <process_protocol_data+0x298>)
 80027aa:	2200      	movs	r2, #0
 80027ac:	601a      	str	r2, [r3, #0]
				frame_buffer[buffer_pos++] = c;
 80027ae:	4b84      	ldr	r3, [pc, #528]	@ (80029c0 <process_protocol_data+0x298>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	1c5a      	adds	r2, r3, #1
 80027b4:	4982      	ldr	r1, [pc, #520]	@ (80029c0 <process_protocol_data+0x298>)
 80027b6:	600a      	str	r2, [r1, #0]
 80027b8:	4982      	ldr	r1, [pc, #520]	@ (80029c4 <process_protocol_data+0x29c>)
 80027ba:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 80027be:	54ca      	strb	r2, [r1, r3]
				header_pos = 0;
 80027c0:	4b81      	ldr	r3, [pc, #516]	@ (80029c8 <process_protocol_data+0x2a0>)
 80027c2:	2200      	movs	r2, #0
 80027c4:	601a      	str	r2, [r3, #0]
				break;
 80027c6:	e13e      	b.n	8002a46 <process_protocol_data+0x31e>
			}

			// Sprawdza zabronione znaki w nagłówku
			if (c == PROTOCOL_END_BYTE) {
 80027c8:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 80027cc:	2b2a      	cmp	r3, #42	@ 0x2a
 80027ce:	d109      	bne.n	80027e4 <process_protocol_data+0xbc>
				state = STATE_IDLE;
 80027d0:	4b7a      	ldr	r3, [pc, #488]	@ (80029bc <process_protocol_data+0x294>)
 80027d2:	2200      	movs	r2, #0
 80027d4:	701a      	strb	r2, [r3, #0]
				buffer_pos = 0;
 80027d6:	4b7a      	ldr	r3, [pc, #488]	@ (80029c0 <process_protocol_data+0x298>)
 80027d8:	2200      	movs	r2, #0
 80027da:	601a      	str	r2, [r3, #0]
				header_pos = 0;
 80027dc:	4b7a      	ldr	r3, [pc, #488]	@ (80029c8 <process_protocol_data+0x2a0>)
 80027de:	2200      	movs	r2, #0
 80027e0:	601a      	str	r2, [r3, #0]
				break;
 80027e2:	e130      	b.n	8002a46 <process_protocol_data+0x31e>
			}

			// Pobieranie nagłówka Sender(3) + Receiver(3) + Len(3) + ID(2) = 11
			frame_buffer[buffer_pos++] = c;
 80027e4:	4b76      	ldr	r3, [pc, #472]	@ (80029c0 <process_protocol_data+0x298>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	1c5a      	adds	r2, r3, #1
 80027ea:	4975      	ldr	r1, [pc, #468]	@ (80029c0 <process_protocol_data+0x298>)
 80027ec:	600a      	str	r2, [r1, #0]
 80027ee:	4975      	ldr	r1, [pc, #468]	@ (80029c4 <process_protocol_data+0x29c>)
 80027f0:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 80027f4:	54ca      	strb	r2, [r1, r3]
			header_pos++;
 80027f6:	4b74      	ldr	r3, [pc, #464]	@ (80029c8 <process_protocol_data+0x2a0>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	3301      	adds	r3, #1
 80027fc:	4a72      	ldr	r2, [pc, #456]	@ (80029c8 <process_protocol_data+0x2a0>)
 80027fe:	6013      	str	r3, [r2, #0]

			// Sprawdza czy odebrano cały nagłówek
			if (header_pos
					>= FIELD_ADDR_LEN + FIELD_ADDR_LEN + FIELD_DATA_LEN
 8002800:	4b71      	ldr	r3, [pc, #452]	@ (80029c8 <process_protocol_data+0x2a0>)
 8002802:	681b      	ldr	r3, [r3, #0]
			if (header_pos
 8002804:	2b0a      	cmp	r3, #10
 8002806:	f240 8119 	bls.w	8002a3c <process_protocol_data+0x314>

				//Zapisanie pol nagłówka do odpowiednich zmiennych
				char sender[FIELD_ADDR_LEN + 1];
				char receiver[FIELD_ADDR_LEN + 1];
				char id_str[FIELD_ID_LEN + 1];
				memcpy(sender, &frame_buffer[1], FIELD_ADDR_LEN);
 800280a:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 800280e:	2203      	movs	r2, #3
 8002810:	496e      	ldr	r1, [pc, #440]	@ (80029cc <process_protocol_data+0x2a4>)
 8002812:	4618      	mov	r0, r3
 8002814:	f007 fe12 	bl	800a43c <memcpy>
				sender[FIELD_ADDR_LEN] = '\0';
 8002818:	2300      	movs	r3, #0
 800281a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
				memcpy(receiver, &frame_buffer[1 + FIELD_ADDR_LEN],
 800281e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002822:	2203      	movs	r2, #3
 8002824:	496a      	ldr	r1, [pc, #424]	@ (80029d0 <process_protocol_data+0x2a8>)
 8002826:	4618      	mov	r0, r3
 8002828:	f007 fe08 	bl	800a43c <memcpy>
				FIELD_ADDR_LEN);
				receiver[FIELD_ADDR_LEN] = '\0';
 800282c:	2300      	movs	r3, #0
 800282e:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
				memcpy(id_str,
 8002832:	4b64      	ldr	r3, [pc, #400]	@ (80029c4 <process_protocol_data+0x29c>)
 8002834:	895b      	ldrh	r3, [r3, #10]
 8002836:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c
						&frame_buffer[1 + FIELD_ADDR_LEN + FIELD_ADDR_LEN
								+ FIELD_DATA_LEN], FIELD_ID_LEN);
				id_str[FIELD_ID_LEN] = '\0';
 800283a:	2300      	movs	r3, #0
 800283c:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e

				// Parsuj długość danych z nagłówka
				char len_str[FIELD_DATA_LEN + 1];
				// Kopiowanie danych z bufora do len_str
				memcpy(len_str,
 8002840:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002844:	2203      	movs	r2, #3
 8002846:	4963      	ldr	r1, [pc, #396]	@ (80029d4 <process_protocol_data+0x2ac>)
 8002848:	4618      	mov	r0, r3
 800284a:	f007 fdf7 	bl	800a43c <memcpy>
						&frame_buffer[1 + FIELD_ADDR_LEN + FIELD_ADDR_LEN],
						FIELD_DATA_LEN);
				//Dodanie znaku pustego na koniec stringa
				len_str[FIELD_DATA_LEN] = '\0';
 800284e:	2300      	movs	r3, #0
 8002850:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b

				expected_data_len = convert_char_to_int(len_str);
 8002854:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002858:	4618      	mov	r0, r3
 800285a:	f7fe fc4f 	bl	80010fc <convert_char_to_int>
 800285e:	4603      	mov	r3, r0
 8002860:	b29a      	uxth	r2, r3
 8002862:	4b5d      	ldr	r3, [pc, #372]	@ (80029d8 <process_protocol_data+0x2b0>)
 8002864:	801a      	strh	r2, [r3, #0]

				// Sprawdza poprawność długości
				if (expected_data_len < 0 || expected_data_len > MAX_PAYLOAD_LEN) {
 8002866:	4b5c      	ldr	r3, [pc, #368]	@ (80029d8 <process_protocol_data+0x2b0>)
 8002868:	881b      	ldrh	r3, [r3, #0]
 800286a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800286e:	d906      	bls.n	800287e <process_protocol_data+0x156>
					// Błędna długość i reset do IDLE
					state = STATE_IDLE;
 8002870:	4b52      	ldr	r3, [pc, #328]	@ (80029bc <process_protocol_data+0x294>)
 8002872:	2200      	movs	r2, #0
 8002874:	701a      	strb	r2, [r3, #0]
					buffer_pos = 0;
 8002876:	4b52      	ldr	r3, [pc, #328]	@ (80029c0 <process_protocol_data+0x298>)
 8002878:	2200      	movs	r2, #0
 800287a:	601a      	str	r2, [r3, #0]
 800287c:	e0e3      	b.n	8002a46 <process_protocol_data+0x31e>
					break;
				}

				// Pobieranie danych
				data_pos = 0;
 800287e:	4b57      	ldr	r3, [pc, #348]	@ (80029dc <process_protocol_data+0x2b4>)
 8002880:	2200      	movs	r2, #0
 8002882:	601a      	str	r2, [r3, #0]
				state = STATE_DATA;
 8002884:	4b4d      	ldr	r3, [pc, #308]	@ (80029bc <process_protocol_data+0x294>)
 8002886:	2202      	movs	r2, #2
 8002888:	701a      	strb	r2, [r3, #0]
			}
			break;
 800288a:	e0d7      	b.n	8002a3c <process_protocol_data+0x314>

		case STATE_DATA:
			// Check for new frame start byte (resynchronization)
			if (c == PROTOCOL_START_BYTE) {
 800288c:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8002890:	2b26      	cmp	r3, #38	@ 0x26
 8002892:	d11b      	bne.n	80028cc <process_protocol_data+0x1a4>
				// Start of new frame detected - reset parser and begin new frame
				buffer_pos = 0;
 8002894:	4b4a      	ldr	r3, [pc, #296]	@ (80029c0 <process_protocol_data+0x298>)
 8002896:	2200      	movs	r2, #0
 8002898:	601a      	str	r2, [r3, #0]
				frame_buffer[buffer_pos++] = c;
 800289a:	4b49      	ldr	r3, [pc, #292]	@ (80029c0 <process_protocol_data+0x298>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	1c5a      	adds	r2, r3, #1
 80028a0:	4947      	ldr	r1, [pc, #284]	@ (80029c0 <process_protocol_data+0x298>)
 80028a2:	600a      	str	r2, [r1, #0]
 80028a4:	4947      	ldr	r1, [pc, #284]	@ (80029c4 <process_protocol_data+0x29c>)
 80028a6:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 80028aa:	54ca      	strb	r2, [r1, r3]
				header_pos = 0;
 80028ac:	4b46      	ldr	r3, [pc, #280]	@ (80029c8 <process_protocol_data+0x2a0>)
 80028ae:	2200      	movs	r2, #0
 80028b0:	601a      	str	r2, [r3, #0]
				data_pos = 0;
 80028b2:	4b4a      	ldr	r3, [pc, #296]	@ (80029dc <process_protocol_data+0x2b4>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	601a      	str	r2, [r3, #0]
				expected_data_len = 0;
 80028b8:	4b47      	ldr	r3, [pc, #284]	@ (80029d8 <process_protocol_data+0x2b0>)
 80028ba:	2200      	movs	r2, #0
 80028bc:	801a      	strh	r2, [r3, #0]
				crc_pos = 0;
 80028be:	4b48      	ldr	r3, [pc, #288]	@ (80029e0 <process_protocol_data+0x2b8>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	601a      	str	r2, [r3, #0]
				state = STATE_HEADER;
 80028c4:	4b3d      	ldr	r3, [pc, #244]	@ (80029bc <process_protocol_data+0x294>)
 80028c6:	2201      	movs	r2, #1
 80028c8:	701a      	strb	r2, [r3, #0]
				break;
 80028ca:	e0bc      	b.n	8002a46 <process_protocol_data+0x31e>
			}

			frame_buffer[buffer_pos++] = c;
 80028cc:	4b3c      	ldr	r3, [pc, #240]	@ (80029c0 <process_protocol_data+0x298>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	1c5a      	adds	r2, r3, #1
 80028d2:	493b      	ldr	r1, [pc, #236]	@ (80029c0 <process_protocol_data+0x298>)
 80028d4:	600a      	str	r2, [r1, #0]
 80028d6:	493b      	ldr	r1, [pc, #236]	@ (80029c4 <process_protocol_data+0x29c>)
 80028d8:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 80028dc:	54ca      	strb	r2, [r1, r3]
			data_pos++;
 80028de:	4b3f      	ldr	r3, [pc, #252]	@ (80029dc <process_protocol_data+0x2b4>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	3301      	adds	r3, #1
 80028e4:	4a3d      	ldr	r2, [pc, #244]	@ (80029dc <process_protocol_data+0x2b4>)
 80028e6:	6013      	str	r3, [r2, #0]

			//Sprawdza czy maksymalny rozmiar nie jest przekroczony
			if (buffer_pos >= MAX_FRAME_LEN) {
 80028e8:	4b35      	ldr	r3, [pc, #212]	@ (80029c0 <process_protocol_data+0x298>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f5b3 7f88 	cmp.w	r3, #272	@ 0x110
 80028f0:	d906      	bls.n	8002900 <process_protocol_data+0x1d8>
				state = STATE_IDLE;
 80028f2:	4b32      	ldr	r3, [pc, #200]	@ (80029bc <process_protocol_data+0x294>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	701a      	strb	r2, [r3, #0]
				buffer_pos = 0;
 80028f8:	4b31      	ldr	r3, [pc, #196]	@ (80029c0 <process_protocol_data+0x298>)
 80028fa:	2200      	movs	r2, #0
 80028fc:	601a      	str	r2, [r3, #0]
				break;
 80028fe:	e0a2      	b.n	8002a46 <process_protocol_data+0x31e>
			}

			// Sprawdza czy odebrano wszystkie dane
			if (data_pos >= expected_data_len) {
 8002900:	4b35      	ldr	r3, [pc, #212]	@ (80029d8 <process_protocol_data+0x2b0>)
 8002902:	881b      	ldrh	r3, [r3, #0]
 8002904:	461a      	mov	r2, r3
 8002906:	4b35      	ldr	r3, [pc, #212]	@ (80029dc <process_protocol_data+0x2b4>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	429a      	cmp	r2, r3
 800290c:	f200 8098 	bhi.w	8002a40 <process_protocol_data+0x318>
				//Zapisanie danych do odpowiedniej zmiennej
				size_t data_start = 1 + FIELD_ADDR_LEN + FIELD_ADDR_LEN
 8002910:	230c      	movs	r3, #12
 8002912:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
						+ FIELD_DATA_LEN + FIELD_ID_LEN;
				char data_str[MAX_PAYLOAD_LEN + 1];
				memcpy(data_str, &frame_buffer[data_start], expected_data_len);
 8002916:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800291a:	4a2a      	ldr	r2, [pc, #168]	@ (80029c4 <process_protocol_data+0x29c>)
 800291c:	1899      	adds	r1, r3, r2
 800291e:	4b2e      	ldr	r3, [pc, #184]	@ (80029d8 <process_protocol_data+0x2b0>)
 8002920:	881b      	ldrh	r3, [r3, #0]
 8002922:	461a      	mov	r2, r3
 8002924:	1d3b      	adds	r3, r7, #4
 8002926:	4618      	mov	r0, r3
 8002928:	f007 fd88 	bl	800a43c <memcpy>
				data_str[expected_data_len] = '\0';
 800292c:	4b2a      	ldr	r3, [pc, #168]	@ (80029d8 <process_protocol_data+0x2b0>)
 800292e:	881b      	ldrh	r3, [r3, #0]
 8002930:	461a      	mov	r2, r3
 8002932:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8002936:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800293a:	2100      	movs	r1, #0
 800293c:	5499      	strb	r1, [r3, r2]

				// Przejscie do pobierania CRC
				crc_pos = 0;
 800293e:	4b28      	ldr	r3, [pc, #160]	@ (80029e0 <process_protocol_data+0x2b8>)
 8002940:	2200      	movs	r2, #0
 8002942:	601a      	str	r2, [r3, #0]
				state = STATE_CRC_END;
 8002944:	4b1d      	ldr	r3, [pc, #116]	@ (80029bc <process_protocol_data+0x294>)
 8002946:	2203      	movs	r2, #3
 8002948:	701a      	strb	r2, [r3, #0]
			}
			break;
 800294a:	e079      	b.n	8002a40 <process_protocol_data+0x318>

		case STATE_CRC_END:
			// Sprawdza czy to nowy znak startu
			if (c == PROTOCOL_START_BYTE) {
 800294c:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8002950:	2b26      	cmp	r3, #38	@ 0x26
 8002952:	d115      	bne.n	8002980 <process_protocol_data+0x258>
				buffer_pos = 0;
 8002954:	4b1a      	ldr	r3, [pc, #104]	@ (80029c0 <process_protocol_data+0x298>)
 8002956:	2200      	movs	r2, #0
 8002958:	601a      	str	r2, [r3, #0]
				frame_buffer[buffer_pos++] = c;
 800295a:	4b19      	ldr	r3, [pc, #100]	@ (80029c0 <process_protocol_data+0x298>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	1c5a      	adds	r2, r3, #1
 8002960:	4917      	ldr	r1, [pc, #92]	@ (80029c0 <process_protocol_data+0x298>)
 8002962:	600a      	str	r2, [r1, #0]
 8002964:	4917      	ldr	r1, [pc, #92]	@ (80029c4 <process_protocol_data+0x29c>)
 8002966:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 800296a:	54ca      	strb	r2, [r1, r3]
				header_pos = 0;
 800296c:	4b16      	ldr	r3, [pc, #88]	@ (80029c8 <process_protocol_data+0x2a0>)
 800296e:	2200      	movs	r2, #0
 8002970:	601a      	str	r2, [r3, #0]
				crc_pos = 0;
 8002972:	4b1b      	ldr	r3, [pc, #108]	@ (80029e0 <process_protocol_data+0x2b8>)
 8002974:	2200      	movs	r2, #0
 8002976:	601a      	str	r2, [r3, #0]
				state = STATE_HEADER;
 8002978:	4b10      	ldr	r3, [pc, #64]	@ (80029bc <process_protocol_data+0x294>)
 800297a:	2201      	movs	r2, #1
 800297c:	701a      	strb	r2, [r3, #0]
				break;
 800297e:	e062      	b.n	8002a46 <process_protocol_data+0x31e>
			}

			// Sprawdza czy przyszedł znak końca ramki
			if (c == PROTOCOL_END_BYTE) {
 8002980:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8002984:	2b2a      	cmp	r3, #42	@ 0x2a
 8002986:	d12d      	bne.n	80029e4 <process_protocol_data+0x2bc>
				// Dodaje gwiazdke do bufora, aby parse_frame widzialo komplet
				frame_buffer[buffer_pos++] = c;
 8002988:	4b0d      	ldr	r3, [pc, #52]	@ (80029c0 <process_protocol_data+0x298>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	1c5a      	adds	r2, r3, #1
 800298e:	490c      	ldr	r1, [pc, #48]	@ (80029c0 <process_protocol_data+0x298>)
 8002990:	600a      	str	r2, [r1, #0]
 8002992:	490c      	ldr	r1, [pc, #48]	@ (80029c4 <process_protocol_data+0x29c>)
 8002994:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 8002998:	54ca      	strb	r2, [r1, r3]

				// Przekazuje do przetworzenia
				process_received_frame(frame_buffer, buffer_pos);
 800299a:	4b09      	ldr	r3, [pc, #36]	@ (80029c0 <process_protocol_data+0x298>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	b29b      	uxth	r3, r3
 80029a0:	4619      	mov	r1, r3
 80029a2:	4808      	ldr	r0, [pc, #32]	@ (80029c4 <process_protocol_data+0x29c>)
 80029a4:	f7ff fdc0 	bl	8002528 <process_received_frame>

				// Resetuje stan
				state = STATE_IDLE;
 80029a8:	4b04      	ldr	r3, [pc, #16]	@ (80029bc <process_protocol_data+0x294>)
 80029aa:	2200      	movs	r2, #0
 80029ac:	701a      	strb	r2, [r3, #0]
				buffer_pos = 0;
 80029ae:	4b04      	ldr	r3, [pc, #16]	@ (80029c0 <process_protocol_data+0x298>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	601a      	str	r2, [r3, #0]
				crc_pos = 0;
 80029b4:	4b0a      	ldr	r3, [pc, #40]	@ (80029e0 <process_protocol_data+0x2b8>)
 80029b6:	2200      	movs	r2, #0
 80029b8:	601a      	str	r2, [r3, #0]
				break;
 80029ba:	e044      	b.n	8002a46 <process_protocol_data+0x31e>
 80029bc:	2000243d 	.word	0x2000243d
 80029c0:	20002440 	.word	0x20002440
 80029c4:	20002444 	.word	0x20002444
 80029c8:	20002558 	.word	0x20002558
 80029cc:	20002445 	.word	0x20002445
 80029d0:	20002448 	.word	0x20002448
 80029d4:	2000244b 	.word	0x2000244b
 80029d8:	2000255c 	.word	0x2000255c
 80029dc:	20002560 	.word	0x20002560
 80029e0:	20002564 	.word	0x20002564
			}

			// Jeśli to nie gwiazdka, zbiera znaki CRC
			frame_buffer[buffer_pos++] = c;
 80029e4:	4b1e      	ldr	r3, [pc, #120]	@ (8002a60 <process_protocol_data+0x338>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	1c5a      	adds	r2, r3, #1
 80029ea:	491d      	ldr	r1, [pc, #116]	@ (8002a60 <process_protocol_data+0x338>)
 80029ec:	600a      	str	r2, [r1, #0]
 80029ee:	491d      	ldr	r1, [pc, #116]	@ (8002a64 <process_protocol_data+0x33c>)
 80029f0:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 80029f4:	54ca      	strb	r2, [r1, r3]
			crc_pos++;
 80029f6:	4b1c      	ldr	r3, [pc, #112]	@ (8002a68 <process_protocol_data+0x340>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	3301      	adds	r3, #1
 80029fc:	4a1a      	ldr	r2, [pc, #104]	@ (8002a68 <process_protocol_data+0x340>)
 80029fe:	6013      	str	r3, [r2, #0]

			// Sprawdza czy długosc crc jest poprawna
			if (crc_pos > FIELD_CRC_LEN) {
 8002a00:	4b19      	ldr	r3, [pc, #100]	@ (8002a68 <process_protocol_data+0x340>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	2b04      	cmp	r3, #4
 8002a06:	d908      	bls.n	8002a1a <process_protocol_data+0x2f2>
				state = STATE_IDLE;
 8002a08:	4b18      	ldr	r3, [pc, #96]	@ (8002a6c <process_protocol_data+0x344>)
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	701a      	strb	r2, [r3, #0]
				buffer_pos = 0;
 8002a0e:	4b14      	ldr	r3, [pc, #80]	@ (8002a60 <process_protocol_data+0x338>)
 8002a10:	2200      	movs	r2, #0
 8002a12:	601a      	str	r2, [r3, #0]
				crc_pos = 0;
 8002a14:	4b14      	ldr	r3, [pc, #80]	@ (8002a68 <process_protocol_data+0x340>)
 8002a16:	2200      	movs	r2, #0
 8002a18:	601a      	str	r2, [r3, #0]
			}

			// Sprawdza czy bufor nie jest przepelniony
			if (buffer_pos >= MAX_FRAME_LEN) {
 8002a1a:	4b11      	ldr	r3, [pc, #68]	@ (8002a60 <process_protocol_data+0x338>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f5b3 7f88 	cmp.w	r3, #272	@ 0x110
 8002a22:	d90f      	bls.n	8002a44 <process_protocol_data+0x31c>
				state = STATE_IDLE;
 8002a24:	4b11      	ldr	r3, [pc, #68]	@ (8002a6c <process_protocol_data+0x344>)
 8002a26:	2200      	movs	r2, #0
 8002a28:	701a      	strb	r2, [r3, #0]
				buffer_pos = 0;
 8002a2a:	4b0d      	ldr	r3, [pc, #52]	@ (8002a60 <process_protocol_data+0x338>)
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	601a      	str	r2, [r3, #0]
				crc_pos = 0;
 8002a30:	4b0d      	ldr	r3, [pc, #52]	@ (8002a68 <process_protocol_data+0x340>)
 8002a32:	2200      	movs	r2, #0
 8002a34:	601a      	str	r2, [r3, #0]
			}
			break;
 8002a36:	e005      	b.n	8002a44 <process_protocol_data+0x31c>
			break;
 8002a38:	bf00      	nop
 8002a3a:	e004      	b.n	8002a46 <process_protocol_data+0x31e>
			break;
 8002a3c:	bf00      	nop
 8002a3e:	e002      	b.n	8002a46 <process_protocol_data+0x31e>
			break;
 8002a40:	bf00      	nop
 8002a42:	e000      	b.n	8002a46 <process_protocol_data+0x31e>
			break;
 8002a44:	bf00      	nop
	while (!UART_RX_IsEmpty()) {
 8002a46:	f7fd fde1 	bl	800060c <UART_RX_IsEmpty>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	f43f ae6f 	beq.w	8002730 <process_protocol_data+0x8>
		}
	}
}
 8002a52:	e000      	b.n	8002a56 <process_protocol_data+0x32e>
			break; // Brak danych
 8002a54:	bf00      	nop
}
 8002a56:	bf00      	nop
 8002a58:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bd80      	pop	{r7, pc}
 8002a60:	20002440 	.word	0x20002440
 8002a64:	20002444 	.word	0x20002444
 8002a68:	20002564 	.word	0x20002564
 8002a6c:	2000243d 	.word	0x2000243d

08002a70 <process_command>:
 * @brief Process parsed command frame
 * @param frame Pointer to parsed frame structure
 * @param response_buffer Buffer for response
 * @param response_size Size of response buffer
 */
void process_command(Frame *frame, char *response_buffer, size_t response_size) {
 8002a70:	b590      	push	{r4, r7, lr}
 8002a72:	b0d9      	sub	sp, #356	@ 0x164
 8002a74:	af04      	add	r7, sp, #16
 8002a76:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002a7a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002a7e:	6018      	str	r0, [r3, #0]
 8002a80:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002a84:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002a88:	6019      	str	r1, [r3, #0]
 8002a8a:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002a8e:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002a92:	601a      	str	r2, [r3, #0]
	char data_buffer[MAX_PAYLOAD_LEN];
	ErrorCode error = 0;
 8002a94:	2300      	movs	r3, #0
 8002a96:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f

	switch (frame->command) {
 8002a9a:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002a9e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f993 310c 	ldrsb.w	r3, [r3, #268]	@ 0x10c
 8002aa8:	2b0c      	cmp	r3, #12
 8002aaa:	f200 8691 	bhi.w	80037d0 <process_command+0xd60>
 8002aae:	a201      	add	r2, pc, #4	@ (adr r2, 8002ab4 <process_command+0x44>)
 8002ab0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ab4:	08002ae9 	.word	0x08002ae9
 8002ab8:	08002b47 	.word	0x08002b47
 8002abc:	080030ff 	.word	0x080030ff
 8002ac0:	080032d9 	.word	0x080032d9
 8002ac4:	08003473 	.word	0x08003473
 8002ac8:	0800360b 	.word	0x0800360b
 8002acc:	08003271 	.word	0x08003271
 8002ad0:	080033ed 	.word	0x080033ed
 8002ad4:	0800359f 	.word	0x0800359f
 8002ad8:	0800372f 	.word	0x0800372f
 8002adc:	08002ba5 	.word	0x08002ba5
 8002ae0:	08002c87 	.word	0x08002c87
 8002ae4:	08002efd 	.word	0x08002efd
	case START_CMD:
		// Start data collection
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
				frame->sender, frame->frame_id, RESP_OK, 0)) {
 8002ae8:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002aec:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002af0:	681a      	ldr	r2, [r3, #0]
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002af2:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002af6:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	7a9b      	ldrb	r3, [r3, #10]
 8002afe:	f507 71a8 	add.w	r1, r7, #336	@ 0x150
 8002b02:	f5a1 71a6 	sub.w	r1, r1, #332	@ 0x14c
 8002b06:	f507 70a8 	add.w	r0, r7, #336	@ 0x150
 8002b0a:	f5a0 70a4 	sub.w	r0, r0, #328	@ 0x148
 8002b0e:	2400      	movs	r4, #0
 8002b10:	9402      	str	r4, [sp, #8]
 8002b12:	4cc2      	ldr	r4, [pc, #776]	@ (8002e1c <process_command+0x3ac>)
 8002b14:	9401      	str	r4, [sp, #4]
 8002b16:	9300      	str	r3, [sp, #0]
 8002b18:	4613      	mov	r3, r2
 8002b1a:	4ac1      	ldr	r2, [pc, #772]	@ (8002e20 <process_command+0x3b0>)
 8002b1c:	6809      	ldr	r1, [r1, #0]
 8002b1e:	6800      	ldr	r0, [r0, #0]
 8002b20:	f7ff fb14 	bl	800214c <build_response_frame>
 8002b24:	4603      	mov	r3, r0
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	f000 867c 	beq.w	8003824 <process_command+0xdb4>
			HAL_TIM_Base_Start_IT(&htim3);
 8002b2c:	48bd      	ldr	r0, [pc, #756]	@ (8002e24 <process_command+0x3b4>)
 8002b2e:	f005 ffc3 	bl	8008ab8 <HAL_TIM_Base_Start_IT>
			UART_TX_FSend("%s", response_buffer);
 8002b32:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002b36:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002b3a:	6819      	ldr	r1, [r3, #0]
 8002b3c:	48ba      	ldr	r0, [pc, #744]	@ (8002e28 <process_command+0x3b8>)
 8002b3e:	f7fd fd9f 	bl	8000680 <UART_TX_FSend>
		}
		break;
 8002b42:	f000 be6f 	b.w	8003824 <process_command+0xdb4>

	case STOP_CMD:
		// Stop data collection
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
				frame->sender, frame->frame_id, RESP_OK, 0)) {
 8002b46:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002b4a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002b4e:	681a      	ldr	r2, [r3, #0]
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002b50:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002b54:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	7a9b      	ldrb	r3, [r3, #10]
 8002b5c:	f507 71a8 	add.w	r1, r7, #336	@ 0x150
 8002b60:	f5a1 71a6 	sub.w	r1, r1, #332	@ 0x14c
 8002b64:	f507 70a8 	add.w	r0, r7, #336	@ 0x150
 8002b68:	f5a0 70a4 	sub.w	r0, r0, #328	@ 0x148
 8002b6c:	2400      	movs	r4, #0
 8002b6e:	9402      	str	r4, [sp, #8]
 8002b70:	4caa      	ldr	r4, [pc, #680]	@ (8002e1c <process_command+0x3ac>)
 8002b72:	9401      	str	r4, [sp, #4]
 8002b74:	9300      	str	r3, [sp, #0]
 8002b76:	4613      	mov	r3, r2
 8002b78:	4aa9      	ldr	r2, [pc, #676]	@ (8002e20 <process_command+0x3b0>)
 8002b7a:	6809      	ldr	r1, [r1, #0]
 8002b7c:	6800      	ldr	r0, [r0, #0]
 8002b7e:	f7ff fae5 	bl	800214c <build_response_frame>
 8002b82:	4603      	mov	r3, r0
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	f000 864f 	beq.w	8003828 <process_command+0xdb8>
			HAL_TIM_Base_Stop_IT(&htim3);
 8002b8a:	48a6      	ldr	r0, [pc, #664]	@ (8002e24 <process_command+0x3b4>)
 8002b8c:	f006 f804 	bl	8008b98 <HAL_TIM_Base_Stop_IT>
			UART_TX_FSend("%s", response_buffer);
 8002b90:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002b94:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002b98:	6819      	ldr	r1, [r3, #0]
 8002b9a:	48a3      	ldr	r0, [pc, #652]	@ (8002e28 <process_command+0x3b8>)
 8002b9c:	f7fd fd70 	bl	8000680 <UART_TX_FSend>
		}
		break;
 8002ba0:	f000 be42 	b.w	8003828 <process_command+0xdb8>

	case RDRAW_CMD:
		// Read raw sensor data in ANS format
	{
		ColorBufferEntry_t *latest = ColorBuffer_GetLatest();
 8002ba4:	f7fd fe4c 	bl	8000840 <ColorBuffer_GetLatest>
 8002ba8:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118
		if (latest != NULL) {
 8002bac:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d035      	beq.n	8002c20 <process_command+0x1b0>
			format_ans_data(data_buffer, sizeof(data_buffer), &latest->data);
 8002bb4:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8002bb8:	f107 0310 	add.w	r3, r7, #16
 8002bbc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f7fe f9c1 	bl	8000f48 <format_ans_data>
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
					frame->sender, frame->frame_id, data_buffer, 0)) {
 8002bc6:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002bca:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002bce:	681c      	ldr	r4, [r3, #0]
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002bd0:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002bd4:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	7a9b      	ldrb	r3, [r3, #10]
 8002bdc:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8002be0:	f5a2 71a6 	sub.w	r1, r2, #332	@ 0x14c
 8002be4:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8002be8:	f5a2 70a4 	sub.w	r0, r2, #328	@ 0x148
 8002bec:	2200      	movs	r2, #0
 8002bee:	9202      	str	r2, [sp, #8]
 8002bf0:	f107 0210 	add.w	r2, r7, #16
 8002bf4:	9201      	str	r2, [sp, #4]
 8002bf6:	9300      	str	r3, [sp, #0]
 8002bf8:	4623      	mov	r3, r4
 8002bfa:	4a89      	ldr	r2, [pc, #548]	@ (8002e20 <process_command+0x3b0>)
 8002bfc:	6809      	ldr	r1, [r1, #0]
 8002bfe:	6800      	ldr	r0, [r0, #0]
 8002c00:	f7ff faa4 	bl	800214c <build_response_frame>
 8002c04:	4603      	mov	r3, r0
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	f000 8610 	beq.w	800382c <process_command+0xdbc>
				UART_TX_FSend("%s", response_buffer);
 8002c0c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002c10:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002c14:	6819      	ldr	r1, [r3, #0]
 8002c16:	4884      	ldr	r0, [pc, #528]	@ (8002e28 <process_command+0x3b8>)
 8002c18:	f7fd fd32 	bl	8000680 <UART_TX_FSend>
					frame->sender, frame->frame_id, data_buffer, 0)) {
				UART_TX_FSend("%s", response_buffer);
			}
		}
	}
		break;
 8002c1c:	f000 be06 	b.w	800382c <process_command+0xdbc>
			sprintf(data_buffer, "ANSNODATA");
 8002c20:	f107 0310 	add.w	r3, r7, #16
 8002c24:	4981      	ldr	r1, [pc, #516]	@ (8002e2c <process_command+0x3bc>)
 8002c26:	4618      	mov	r0, r3
 8002c28:	f007 fb7e 	bl	800a328 <siprintf>
					frame->sender, frame->frame_id, data_buffer, 0)) {
 8002c2c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002c30:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002c34:	681c      	ldr	r4, [r3, #0]
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002c36:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002c3a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	7a9b      	ldrb	r3, [r3, #10]
 8002c42:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8002c46:	f5a2 71a6 	sub.w	r1, r2, #332	@ 0x14c
 8002c4a:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8002c4e:	f5a2 70a4 	sub.w	r0, r2, #328	@ 0x148
 8002c52:	2200      	movs	r2, #0
 8002c54:	9202      	str	r2, [sp, #8]
 8002c56:	f107 0210 	add.w	r2, r7, #16
 8002c5a:	9201      	str	r2, [sp, #4]
 8002c5c:	9300      	str	r3, [sp, #0]
 8002c5e:	4623      	mov	r3, r4
 8002c60:	4a6f      	ldr	r2, [pc, #444]	@ (8002e20 <process_command+0x3b0>)
 8002c62:	6809      	ldr	r1, [r1, #0]
 8002c64:	6800      	ldr	r0, [r0, #0]
 8002c66:	f7ff fa71 	bl	800214c <build_response_frame>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	f000 85dd 	beq.w	800382c <process_command+0xdbc>
				UART_TX_FSend("%s", response_buffer);
 8002c72:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002c76:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002c7a:	6819      	ldr	r1, [r3, #0]
 8002c7c:	486a      	ldr	r0, [pc, #424]	@ (8002e28 <process_command+0x3b8>)
 8002c7e:	f7fd fcff 	bl	8000680 <UART_TX_FSend>
		break;
 8002c82:	f000 bdd3 	b.w	800382c <process_command+0xdbc>

	case RDARC_CMD:
		// Read archived data by time offset (5 digits)
	{
		if (frame->params_len != PARAM_LEN_RDARC) {
 8002c86:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002c8a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f893 320e 	ldrb.w	r3, [r3, #526]	@ 0x20e
 8002c94:	2b05      	cmp	r3, #5
 8002c96:	d003      	beq.n	8002ca0 <process_command+0x230>
			error = WRLEN;
 8002c98:	2302      	movs	r3, #2
 8002c9a:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f
 8002c9e:	e0fb      	b.n	8002e98 <process_command+0x428>
		} else {
			// Parse time offset parameter (5 ASCII digits)
			uint32_t time_offset = 0;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
			for (int i = 0; i < 5; i++) {
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8002cac:	e02a      	b.n	8002d04 <process_command+0x294>
				char digit = frame->params[i];
 8002cae:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002cb2:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002cb6:	681a      	ldr	r2, [r3, #0]
 8002cb8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8002cbc:	4413      	add	r3, r2
 8002cbe:	f203 130d 	addw	r3, r3, #269	@ 0x10d
 8002cc2:	781b      	ldrb	r3, [r3, #0]
 8002cc4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
				if (digit < '0' || digit > '9') {
 8002cc8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002ccc:	2b2f      	cmp	r3, #47	@ 0x2f
 8002cce:	d903      	bls.n	8002cd8 <process_command+0x268>
 8002cd0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002cd4:	2b39      	cmp	r3, #57	@ 0x39
 8002cd6:	d903      	bls.n	8002ce0 <process_command+0x270>
					error = WRCMD;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f
					break;
 8002cde:	e015      	b.n	8002d0c <process_command+0x29c>
				}
				time_offset = time_offset * 10 + (digit - '0');
 8002ce0:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8002ce4:	4613      	mov	r3, r2
 8002ce6:	009b      	lsls	r3, r3, #2
 8002ce8:	4413      	add	r3, r2
 8002cea:	005b      	lsls	r3, r3, #1
 8002cec:	461a      	mov	r2, r3
 8002cee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002cf2:	4413      	add	r3, r2
 8002cf4:	3b30      	subs	r3, #48	@ 0x30
 8002cf6:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
			for (int i = 0; i < 5; i++) {
 8002cfa:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8002cfe:	3301      	adds	r3, #1
 8002d00:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8002d04:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8002d08:	2b04      	cmp	r3, #4
 8002d0a:	ddd0      	ble.n	8002cae <process_command+0x23e>
			}

			if (!error) {
 8002d0c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	f040 80c1 	bne.w	8002e98 <process_command+0x428>
				// Validate time offset range: 00001 - Tmax = 600 * Tint
				extern volatile uint32_t timer_interval;
				uint32_t max_offset = COLOR_BUFFER_SIZE * timer_interval;
 8002d16:	4b46      	ldr	r3, [pc, #280]	@ (8002e30 <process_command+0x3c0>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8002d1e:	fb02 f303 	mul.w	r3, r2, r3
 8002d22:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
				if (time_offset == 0 || time_offset > max_offset) {
 8002d26:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d005      	beq.n	8002d3a <process_command+0x2ca>
 8002d2e:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8002d32:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002d36:	429a      	cmp	r2, r3
 8002d38:	d931      	bls.n	8002d9e <process_command+0x32e>
					sprintf(data_buffer, "ANSOUTOFRANGE");
 8002d3a:	f107 0310 	add.w	r3, r7, #16
 8002d3e:	493d      	ldr	r1, [pc, #244]	@ (8002e34 <process_command+0x3c4>)
 8002d40:	4618      	mov	r0, r3
 8002d42:	f007 faf1 	bl	800a328 <siprintf>
					if (build_response_frame(response_buffer, response_size,
					DEVICE_ID, frame->sender, frame->frame_id, data_buffer,
 8002d46:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002d4a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002d4e:	681c      	ldr	r4, [r3, #0]
					if (build_response_frame(response_buffer, response_size,
 8002d50:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002d54:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	7a9b      	ldrb	r3, [r3, #10]
 8002d5c:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8002d60:	f5a2 71a6 	sub.w	r1, r2, #332	@ 0x14c
 8002d64:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8002d68:	f5a2 70a4 	sub.w	r0, r2, #328	@ 0x148
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	9202      	str	r2, [sp, #8]
 8002d70:	f107 0210 	add.w	r2, r7, #16
 8002d74:	9201      	str	r2, [sp, #4]
 8002d76:	9300      	str	r3, [sp, #0]
 8002d78:	4623      	mov	r3, r4
 8002d7a:	4a29      	ldr	r2, [pc, #164]	@ (8002e20 <process_command+0x3b0>)
 8002d7c:	6809      	ldr	r1, [r1, #0]
 8002d7e:	6800      	ldr	r0, [r0, #0]
 8002d80:	f7ff f9e4 	bl	800214c <build_response_frame>
 8002d84:	4603      	mov	r3, r0
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	f000 8086 	beq.w	8002e98 <process_command+0x428>
							0)) {
						UART_TX_FSend("%s", response_buffer);
 8002d8c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002d90:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002d94:	6819      	ldr	r1, [r3, #0]
 8002d96:	4824      	ldr	r0, [pc, #144]	@ (8002e28 <process_command+0x3b8>)
 8002d98:	f7fd fc72 	bl	8000680 <UART_TX_FSend>
					if (build_response_frame(response_buffer, response_size,
 8002d9c:	e07c      	b.n	8002e98 <process_command+0x428>
					}
				} else {
					ColorBufferEntry_t *entry = ColorBuffer_GetByTimeOffset(
 8002d9e:	f8d7 0148 	ldr.w	r0, [r7, #328]	@ 0x148
 8002da2:	f7fd fd73 	bl	800088c <ColorBuffer_GetByTimeOffset>
 8002da6:	f8c7 011c 	str.w	r0, [r7, #284]	@ 0x11c
							time_offset);
					if (entry != NULL) {
 8002daa:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d042      	beq.n	8002e38 <process_command+0x3c8>
						format_ans_data(data_buffer, sizeof(data_buffer),
 8002db2:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8002db6:	f107 0310 	add.w	r3, r7, #16
 8002dba:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f7fe f8c2 	bl	8000f48 <format_ans_data>
								&entry->data);
						if (build_response_frame(response_buffer, response_size,
						DEVICE_ID, frame->sender, frame->frame_id, data_buffer,
 8002dc4:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002dc8:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002dcc:	681c      	ldr	r4, [r3, #0]
						if (build_response_frame(response_buffer, response_size,
 8002dce:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002dd2:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	7a9b      	ldrb	r3, [r3, #10]
 8002dda:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8002dde:	f5a2 71a6 	sub.w	r1, r2, #332	@ 0x14c
 8002de2:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8002de6:	f5a2 70a4 	sub.w	r0, r2, #328	@ 0x148
 8002dea:	2200      	movs	r2, #0
 8002dec:	9202      	str	r2, [sp, #8]
 8002dee:	f107 0210 	add.w	r2, r7, #16
 8002df2:	9201      	str	r2, [sp, #4]
 8002df4:	9300      	str	r3, [sp, #0]
 8002df6:	4623      	mov	r3, r4
 8002df8:	4a09      	ldr	r2, [pc, #36]	@ (8002e20 <process_command+0x3b0>)
 8002dfa:	6809      	ldr	r1, [r1, #0]
 8002dfc:	6800      	ldr	r0, [r0, #0]
 8002dfe:	f7ff f9a5 	bl	800214c <build_response_frame>
 8002e02:	4603      	mov	r3, r0
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d047      	beq.n	8002e98 <process_command+0x428>
								0)) {
							UART_TX_FSend("%s", response_buffer);
 8002e08:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002e0c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002e10:	6819      	ldr	r1, [r3, #0]
 8002e12:	4805      	ldr	r0, [pc, #20]	@ (8002e28 <process_command+0x3b8>)
 8002e14:	f7fd fc34 	bl	8000680 <UART_TX_FSend>
 8002e18:	e03e      	b.n	8002e98 <process_command+0x428>
 8002e1a:	bf00      	nop
 8002e1c:	0800ade4 	.word	0x0800ade4
 8002e20:	0800ad94 	.word	0x0800ad94
 8002e24:	20002578 	.word	0x20002578
 8002e28:	0800ade0 	.word	0x0800ade0
 8002e2c:	0800ade8 	.word	0x0800ade8
 8002e30:	20000000 	.word	0x20000000
 8002e34:	0800adf4 	.word	0x0800adf4
						}
					} else {
						// No data found for given time offset
						sprintf(data_buffer, "ANSNODATA");
 8002e38:	f107 0310 	add.w	r3, r7, #16
 8002e3c:	49c6      	ldr	r1, [pc, #792]	@ (8003158 <process_command+0x6e8>)
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f007 fa72 	bl	800a328 <siprintf>
						if (build_response_frame(response_buffer, response_size,
						DEVICE_ID, frame->sender, frame->frame_id, data_buffer,
 8002e44:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002e48:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002e4c:	681c      	ldr	r4, [r3, #0]
						if (build_response_frame(response_buffer, response_size,
 8002e4e:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002e52:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	7a9b      	ldrb	r3, [r3, #10]
 8002e5a:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8002e5e:	f5a2 71a6 	sub.w	r1, r2, #332	@ 0x14c
 8002e62:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8002e66:	f5a2 70a4 	sub.w	r0, r2, #328	@ 0x148
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	9202      	str	r2, [sp, #8]
 8002e6e:	f107 0210 	add.w	r2, r7, #16
 8002e72:	9201      	str	r2, [sp, #4]
 8002e74:	9300      	str	r3, [sp, #0]
 8002e76:	4623      	mov	r3, r4
 8002e78:	4ab8      	ldr	r2, [pc, #736]	@ (800315c <process_command+0x6ec>)
 8002e7a:	6809      	ldr	r1, [r1, #0]
 8002e7c:	6800      	ldr	r0, [r0, #0]
 8002e7e:	f7ff f965 	bl	800214c <build_response_frame>
 8002e82:	4603      	mov	r3, r0
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d007      	beq.n	8002e98 <process_command+0x428>
								0)) {
							UART_TX_FSend("%s", response_buffer);
 8002e88:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002e8c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002e90:	6819      	ldr	r1, [r3, #0]
 8002e92:	48b3      	ldr	r0, [pc, #716]	@ (8003160 <process_command+0x6f0>)
 8002e94:	f7fd fbf4 	bl	8000680 <UART_TX_FSend>
					}
				}
			}
		}

		if (error) {
 8002e98:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	f000 84c7 	beq.w	8003830 <process_command+0xdc0>
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
					frame->sender, frame->frame_id, NULL, error)) {
 8002ea2:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002ea6:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002eaa:	681c      	ldr	r4, [r3, #0]
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8002eac:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002eb0:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	7a9b      	ldrb	r3, [r3, #10]
 8002eb8:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8002ebc:	f5a2 71a6 	sub.w	r1, r2, #332	@ 0x14c
 8002ec0:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8002ec4:	f5a2 70a4 	sub.w	r0, r2, #328	@ 0x148
 8002ec8:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 8002ecc:	9202      	str	r2, [sp, #8]
 8002ece:	2200      	movs	r2, #0
 8002ed0:	9201      	str	r2, [sp, #4]
 8002ed2:	9300      	str	r3, [sp, #0]
 8002ed4:	4623      	mov	r3, r4
 8002ed6:	4aa1      	ldr	r2, [pc, #644]	@ (800315c <process_command+0x6ec>)
 8002ed8:	6809      	ldr	r1, [r1, #0]
 8002eda:	6800      	ldr	r0, [r0, #0]
 8002edc:	f7ff f936 	bl	800214c <build_response_frame>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	f000 84a4 	beq.w	8003830 <process_command+0xdc0>
				UART_TX_FSend("%s", response_buffer);
 8002ee8:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002eec:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002ef0:	6819      	ldr	r1, [r3, #0]
 8002ef2:	489b      	ldr	r0, [pc, #620]	@ (8003160 <process_command+0x6f0>)
 8002ef4:	f7fd fbc4 	bl	8000680 <UART_TX_FSend>
			}
		}
	}
		break;
 8002ef8:	f000 bc9a 	b.w	8003830 <process_command+0xdc0>

	case RDHEX_CMD:
		// Read normalized 8-bit color data in HEX format with TIME OFFSET
	{
		// 1. Sprawdzenie długości (teraz będzie zgodna, jak poprawisz protocol.h na 5)
		if (frame->params_len != PARAM_LEN_RDHEX) {
 8002efc:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002f00:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f893 320e 	ldrb.w	r3, [r3, #526]	@ 0x20e
 8002f0a:	2b05      	cmp	r3, #5
 8002f0c:	d003      	beq.n	8002f16 <process_command+0x4a6>
			error = WRLEN;
 8002f0e:	2302      	movs	r3, #2
 8002f10:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f
 8002f14:	e0c2      	b.n	800309c <process_command+0x62c>
		} else {
			// 2. Parsowanie parametru (00000 - 99999)
			uint32_t time_offset = 0;
 8002f16:	2300      	movs	r3, #0
 8002f18:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
			for (int i = 0; i < 5; i++) {
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8002f22:	e02a      	b.n	8002f7a <process_command+0x50a>
				char digit = frame->params[i];
 8002f24:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002f28:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002f2c:	681a      	ldr	r2, [r3, #0]
 8002f2e:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8002f32:	4413      	add	r3, r2
 8002f34:	f203 130d 	addw	r3, r3, #269	@ 0x10d
 8002f38:	781b      	ldrb	r3, [r3, #0]
 8002f3a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
				if (digit < '0' || digit > '9') {
 8002f3e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002f42:	2b2f      	cmp	r3, #47	@ 0x2f
 8002f44:	d903      	bls.n	8002f4e <process_command+0x4de>
 8002f46:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002f4a:	2b39      	cmp	r3, #57	@ 0x39
 8002f4c:	d903      	bls.n	8002f56 <process_command+0x4e6>
					error = WRCMD;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f
					break;
 8002f54:	e015      	b.n	8002f82 <process_command+0x512>
				}
				time_offset = time_offset * 10 + (digit - '0');
 8002f56:	f8d7 2140 	ldr.w	r2, [r7, #320]	@ 0x140
 8002f5a:	4613      	mov	r3, r2
 8002f5c:	009b      	lsls	r3, r3, #2
 8002f5e:	4413      	add	r3, r2
 8002f60:	005b      	lsls	r3, r3, #1
 8002f62:	461a      	mov	r2, r3
 8002f64:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8002f68:	4413      	add	r3, r2
 8002f6a:	3b30      	subs	r3, #48	@ 0x30
 8002f6c:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
			for (int i = 0; i < 5; i++) {
 8002f70:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8002f74:	3301      	adds	r3, #1
 8002f76:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8002f7a:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8002f7e:	2b04      	cmp	r3, #4
 8002f80:	ddd0      	ble.n	8002f24 <process_command+0x4b4>
			}

			if (!error) {
 8002f82:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	f040 8088 	bne.w	800309c <process_command+0x62c>
				// 3. Pobranie danych
				ColorBufferEntry_t *entry = NULL;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138

				// Obsługa 00000 jako "daj najnowszy"
				if (time_offset == 0) {
 8002f92:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d104      	bne.n	8002fa4 <process_command+0x534>
					entry = ColorBuffer_GetLatest();
 8002f9a:	f7fd fc51 	bl	8000840 <ColorBuffer_GetLatest>
 8002f9e:	f8c7 0138 	str.w	r0, [r7, #312]	@ 0x138
 8002fa2:	e013      	b.n	8002fcc <process_command+0x55c>
				} else {
					extern volatile uint32_t timer_interval;
					uint32_t max_offset = COLOR_BUFFER_SIZE
							* timer_interval;
 8002fa4:	4b6f      	ldr	r3, [pc, #444]	@ (8003164 <process_command+0x6f4>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
					uint32_t max_offset = COLOR_BUFFER_SIZE
 8002fa8:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8002fac:	fb02 f303 	mul.w	r3, r2, r3
 8002fb0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128

					if (time_offset <= max_offset) {
 8002fb4:	f8d7 2140 	ldr.w	r2, [r7, #320]	@ 0x140
 8002fb8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	d805      	bhi.n	8002fcc <process_command+0x55c>
						entry = ColorBuffer_GetByTimeOffset(time_offset);
 8002fc0:	f8d7 0140 	ldr.w	r0, [r7, #320]	@ 0x140
 8002fc4:	f7fd fc62 	bl	800088c <ColorBuffer_GetByTimeOffset>
 8002fc8:	f8c7 0138 	str.w	r0, [r7, #312]	@ 0x138
					}
				}

				if (entry != NULL) {
 8002fcc:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d033      	beq.n	800303c <process_command+0x5cc>
					format_hex_data(data_buffer, sizeof(data_buffer),
 8002fd4:	f8d7 2138 	ldr.w	r2, [r7, #312]	@ 0x138
 8002fd8:	f107 0310 	add.w	r3, r7, #16
 8002fdc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	f7fd ffd3 	bl	8000f8c <format_hex_data>
							&entry->data);
					if (build_response_frame(response_buffer, response_size,
							DEVICE_ID, frame->sender, frame->frame_id,
 8002fe6:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002fea:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002fee:	681c      	ldr	r4, [r3, #0]
					if (build_response_frame(response_buffer, response_size,
 8002ff0:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8002ff4:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	7a9b      	ldrb	r3, [r3, #10]
 8002ffc:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8003000:	f5a2 71a6 	sub.w	r1, r2, #332	@ 0x14c
 8003004:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8003008:	f5a2 70a4 	sub.w	r0, r2, #328	@ 0x148
 800300c:	2200      	movs	r2, #0
 800300e:	9202      	str	r2, [sp, #8]
 8003010:	f107 0210 	add.w	r2, r7, #16
 8003014:	9201      	str	r2, [sp, #4]
 8003016:	9300      	str	r3, [sp, #0]
 8003018:	4623      	mov	r3, r4
 800301a:	4a50      	ldr	r2, [pc, #320]	@ (800315c <process_command+0x6ec>)
 800301c:	6809      	ldr	r1, [r1, #0]
 800301e:	6800      	ldr	r0, [r0, #0]
 8003020:	f7ff f894 	bl	800214c <build_response_frame>
 8003024:	4603      	mov	r3, r0
 8003026:	2b00      	cmp	r3, #0
 8003028:	d038      	beq.n	800309c <process_command+0x62c>
							data_buffer, 0)) {
						UART_TX_FSend("%s", response_buffer);
 800302a:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800302e:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003032:	6819      	ldr	r1, [r3, #0]
 8003034:	484a      	ldr	r0, [pc, #296]	@ (8003160 <process_command+0x6f0>)
 8003036:	f7fd fb23 	bl	8000680 <UART_TX_FSend>
 800303a:	e02f      	b.n	800309c <process_command+0x62c>
					}
				} else {
					sprintf(data_buffer, "HEX00000000");
 800303c:	f107 0310 	add.w	r3, r7, #16
 8003040:	4949      	ldr	r1, [pc, #292]	@ (8003168 <process_command+0x6f8>)
 8003042:	4618      	mov	r0, r3
 8003044:	f007 f970 	bl	800a328 <siprintf>
					if (build_response_frame(response_buffer, response_size,
							DEVICE_ID, frame->sender, frame->frame_id,
 8003048:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800304c:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003050:	681c      	ldr	r4, [r3, #0]
					if (build_response_frame(response_buffer, response_size,
 8003052:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003056:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	7a9b      	ldrb	r3, [r3, #10]
 800305e:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8003062:	f5a2 71a6 	sub.w	r1, r2, #332	@ 0x14c
 8003066:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 800306a:	f5a2 70a4 	sub.w	r0, r2, #328	@ 0x148
 800306e:	2200      	movs	r2, #0
 8003070:	9202      	str	r2, [sp, #8]
 8003072:	f107 0210 	add.w	r2, r7, #16
 8003076:	9201      	str	r2, [sp, #4]
 8003078:	9300      	str	r3, [sp, #0]
 800307a:	4623      	mov	r3, r4
 800307c:	4a37      	ldr	r2, [pc, #220]	@ (800315c <process_command+0x6ec>)
 800307e:	6809      	ldr	r1, [r1, #0]
 8003080:	6800      	ldr	r0, [r0, #0]
 8003082:	f7ff f863 	bl	800214c <build_response_frame>
 8003086:	4603      	mov	r3, r0
 8003088:	2b00      	cmp	r3, #0
 800308a:	d007      	beq.n	800309c <process_command+0x62c>
							data_buffer, 0)) {
						UART_TX_FSend("%s", response_buffer);
 800308c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003090:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003094:	6819      	ldr	r1, [r3, #0]
 8003096:	4832      	ldr	r0, [pc, #200]	@ (8003160 <process_command+0x6f0>)
 8003098:	f7fd faf2 	bl	8000680 <UART_TX_FSend>
					}
				}
			}
		}

		if (error) {
 800309c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	f000 83c7 	beq.w	8003834 <process_command+0xdc4>
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
					frame->sender, frame->frame_id, NULL, error)) {
 80030a6:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80030aa:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80030ae:	681c      	ldr	r4, [r3, #0]
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 80030b0:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80030b4:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	7a9b      	ldrb	r3, [r3, #10]
 80030bc:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 80030c0:	f5a2 71a6 	sub.w	r1, r2, #332	@ 0x14c
 80030c4:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 80030c8:	f5a2 70a4 	sub.w	r0, r2, #328	@ 0x148
 80030cc:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 80030d0:	9202      	str	r2, [sp, #8]
 80030d2:	2200      	movs	r2, #0
 80030d4:	9201      	str	r2, [sp, #4]
 80030d6:	9300      	str	r3, [sp, #0]
 80030d8:	4623      	mov	r3, r4
 80030da:	4a20      	ldr	r2, [pc, #128]	@ (800315c <process_command+0x6ec>)
 80030dc:	6809      	ldr	r1, [r1, #0]
 80030de:	6800      	ldr	r0, [r0, #0]
 80030e0:	f7ff f834 	bl	800214c <build_response_frame>
 80030e4:	4603      	mov	r3, r0
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	f000 83a4 	beq.w	8003834 <process_command+0xdc4>
				UART_TX_FSend("%s", response_buffer);
 80030ec:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80030f0:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80030f4:	6819      	ldr	r1, [r3, #0]
 80030f6:	481a      	ldr	r0, [pc, #104]	@ (8003160 <process_command+0x6f0>)
 80030f8:	f7fd fac2 	bl	8000680 <UART_TX_FSend>
			}
		}
	}
		break;
 80030fc:	e39a      	b.n	8003834 <process_command+0xdc4>

	case SETINT_CMD:
		// Set collection interval (5 digits)
	{
		if (frame->params_len != PARAM_LEN_SETINT) {
 80030fe:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003102:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f893 320e 	ldrb.w	r3, [r3, #526]	@ 0x20e
 800310c:	2b05      	cmp	r3, #5
 800310e:	d003      	beq.n	8003118 <process_command+0x6a8>
			error = WRLEN;
 8003110:	2302      	movs	r3, #2
 8003112:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f
 8003116:	e07a      	b.n	800320e <process_command+0x79e>
		} else {
			// Parse interval parameter (5 ASCII digits)
			uint32_t new_interval = 0;
 8003118:	2300      	movs	r3, #0
 800311a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
			for (int i = 0; i < 5; i++) {
 800311e:	2300      	movs	r3, #0
 8003120:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8003124:	e034      	b.n	8003190 <process_command+0x720>
				char digit = frame->params[i];
 8003126:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800312a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8003134:	4413      	add	r3, r2
 8003136:	f203 130d 	addw	r3, r3, #269	@ 0x10d
 800313a:	781b      	ldrb	r3, [r3, #0]
 800313c:	f887 3112 	strb.w	r3, [r7, #274]	@ 0x112
				if (digit < '0' || digit > '9') {
 8003140:	f897 3112 	ldrb.w	r3, [r7, #274]	@ 0x112
 8003144:	2b2f      	cmp	r3, #47	@ 0x2f
 8003146:	d903      	bls.n	8003150 <process_command+0x6e0>
 8003148:	f897 3112 	ldrb.w	r3, [r7, #274]	@ 0x112
 800314c:	2b39      	cmp	r3, #57	@ 0x39
 800314e:	d90d      	bls.n	800316c <process_command+0x6fc>
					error = WRCMD;
 8003150:	2301      	movs	r3, #1
 8003152:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f
					break;
 8003156:	e01f      	b.n	8003198 <process_command+0x728>
 8003158:	0800ade8 	.word	0x0800ade8
 800315c:	0800ad94 	.word	0x0800ad94
 8003160:	0800ade0 	.word	0x0800ade0
 8003164:	20000000 	.word	0x20000000
 8003168:	0800ae04 	.word	0x0800ae04
				}
				new_interval = new_interval * 10 + (digit - '0');
 800316c:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 8003170:	4613      	mov	r3, r2
 8003172:	009b      	lsls	r3, r3, #2
 8003174:	4413      	add	r3, r2
 8003176:	005b      	lsls	r3, r3, #1
 8003178:	461a      	mov	r2, r3
 800317a:	f897 3112 	ldrb.w	r3, [r7, #274]	@ 0x112
 800317e:	4413      	add	r3, r2
 8003180:	3b30      	subs	r3, #48	@ 0x30
 8003182:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
			for (int i = 0; i < 5; i++) {
 8003186:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800318a:	3301      	adds	r3, #1
 800318c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8003190:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8003194:	2b04      	cmp	r3, #4
 8003196:	ddc6      	ble.n	8003126 <process_command+0x6b6>
			}

			if (!error && new_interval > 0) {
 8003198:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800319c:	2b00      	cmp	r3, #0
 800319e:	d131      	bne.n	8003204 <process_command+0x794>
 80031a0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d02d      	beq.n	8003204 <process_command+0x794>
				extern volatile uint32_t timer_interval;

				timer_interval = new_interval;
 80031a8:	4ab8      	ldr	r2, [pc, #736]	@ (800348c <process_command+0xa1c>)
 80031aa:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80031ae:	6013      	str	r3, [r2, #0]

				if (build_response_frame(response_buffer, response_size,
				DEVICE_ID, frame->sender, frame->frame_id, RESP_OK, 0)) {
 80031b0:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80031b4:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80031b8:	681a      	ldr	r2, [r3, #0]
				if (build_response_frame(response_buffer, response_size,
 80031ba:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80031be:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	7a9b      	ldrb	r3, [r3, #10]
 80031c6:	f507 71a8 	add.w	r1, r7, #336	@ 0x150
 80031ca:	f5a1 71a6 	sub.w	r1, r1, #332	@ 0x14c
 80031ce:	f507 70a8 	add.w	r0, r7, #336	@ 0x150
 80031d2:	f5a0 70a4 	sub.w	r0, r0, #328	@ 0x148
 80031d6:	2400      	movs	r4, #0
 80031d8:	9402      	str	r4, [sp, #8]
 80031da:	4cad      	ldr	r4, [pc, #692]	@ (8003490 <process_command+0xa20>)
 80031dc:	9401      	str	r4, [sp, #4]
 80031de:	9300      	str	r3, [sp, #0]
 80031e0:	4613      	mov	r3, r2
 80031e2:	4aac      	ldr	r2, [pc, #688]	@ (8003494 <process_command+0xa24>)
 80031e4:	6809      	ldr	r1, [r1, #0]
 80031e6:	6800      	ldr	r0, [r0, #0]
 80031e8:	f7fe ffb0 	bl	800214c <build_response_frame>
 80031ec:	4603      	mov	r3, r0
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d00c      	beq.n	800320c <process_command+0x79c>
					UART_TX_FSend("%s", response_buffer);
 80031f2:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80031f6:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80031fa:	6819      	ldr	r1, [r3, #0]
 80031fc:	48a6      	ldr	r0, [pc, #664]	@ (8003498 <process_command+0xa28>)
 80031fe:	f7fd fa3f 	bl	8000680 <UART_TX_FSend>
			if (!error && new_interval > 0) {
 8003202:	e003      	b.n	800320c <process_command+0x79c>
				}
			} else {
				error = WRCMD;
 8003204:	2301      	movs	r3, #1
 8003206:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f
 800320a:	e000      	b.n	800320e <process_command+0x79e>
			if (!error && new_interval > 0) {
 800320c:	bf00      	nop
			}
		}

		if (error) {
 800320e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003212:	2b00      	cmp	r3, #0
 8003214:	f000 8310 	beq.w	8003838 <process_command+0xdc8>
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
					frame->sender, frame->frame_id, NULL, error)) {
 8003218:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800321c:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003220:	681c      	ldr	r4, [r3, #0]
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8003222:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003226:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	7a9b      	ldrb	r3, [r3, #10]
 800322e:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8003232:	f5a2 71a6 	sub.w	r1, r2, #332	@ 0x14c
 8003236:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 800323a:	f5a2 70a4 	sub.w	r0, r2, #328	@ 0x148
 800323e:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 8003242:	9202      	str	r2, [sp, #8]
 8003244:	2200      	movs	r2, #0
 8003246:	9201      	str	r2, [sp, #4]
 8003248:	9300      	str	r3, [sp, #0]
 800324a:	4623      	mov	r3, r4
 800324c:	4a91      	ldr	r2, [pc, #580]	@ (8003494 <process_command+0xa24>)
 800324e:	6809      	ldr	r1, [r1, #0]
 8003250:	6800      	ldr	r0, [r0, #0]
 8003252:	f7fe ff7b 	bl	800214c <build_response_frame>
 8003256:	4603      	mov	r3, r0
 8003258:	2b00      	cmp	r3, #0
 800325a:	f000 82ed 	beq.w	8003838 <process_command+0xdc8>
				UART_TX_FSend("%s", response_buffer);
 800325e:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003262:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003266:	6819      	ldr	r1, [r3, #0]
 8003268:	488b      	ldr	r0, [pc, #556]	@ (8003498 <process_command+0xa28>)
 800326a:	f7fd fa09 	bl	8000680 <UART_TX_FSend>
			}
		}
	}
		break;
 800326e:	e2e3      	b.n	8003838 <process_command+0xdc8>

	case GETINT_CMD:
		// Get current collection interval
	{
		extern volatile uint32_t timer_interval;
		sprintf(data_buffer, "%05lu", timer_interval);
 8003270:	4b86      	ldr	r3, [pc, #536]	@ (800348c <process_command+0xa1c>)
 8003272:	681a      	ldr	r2, [r3, #0]
 8003274:	f107 0310 	add.w	r3, r7, #16
 8003278:	4988      	ldr	r1, [pc, #544]	@ (800349c <process_command+0xa2c>)
 800327a:	4618      	mov	r0, r3
 800327c:	f007 f854 	bl	800a328 <siprintf>
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
				frame->sender, frame->frame_id, data_buffer, 0)) {
 8003280:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003284:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003288:	681c      	ldr	r4, [r3, #0]
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 800328a:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800328e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	7a9b      	ldrb	r3, [r3, #10]
 8003296:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 800329a:	f5a2 71a6 	sub.w	r1, r2, #332	@ 0x14c
 800329e:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 80032a2:	f5a2 70a4 	sub.w	r0, r2, #328	@ 0x148
 80032a6:	2200      	movs	r2, #0
 80032a8:	9202      	str	r2, [sp, #8]
 80032aa:	f107 0210 	add.w	r2, r7, #16
 80032ae:	9201      	str	r2, [sp, #4]
 80032b0:	9300      	str	r3, [sp, #0]
 80032b2:	4623      	mov	r3, r4
 80032b4:	4a77      	ldr	r2, [pc, #476]	@ (8003494 <process_command+0xa24>)
 80032b6:	6809      	ldr	r1, [r1, #0]
 80032b8:	6800      	ldr	r0, [r0, #0]
 80032ba:	f7fe ff47 	bl	800214c <build_response_frame>
 80032be:	4603      	mov	r3, r0
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	f000 82bb 	beq.w	800383c <process_command+0xdcc>
			UART_TX_FSend("%s", response_buffer);
 80032c6:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80032ca:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80032ce:	6819      	ldr	r1, [r3, #0]
 80032d0:	4871      	ldr	r0, [pc, #452]	@ (8003498 <process_command+0xa28>)
 80032d2:	f7fd f9d5 	bl	8000680 <UART_TX_FSend>
		}
	}
		break;
 80032d6:	e2b1      	b.n	800383c <process_command+0xdcc>

	case SETGAIN_CMD:
		// Set gain index (1 digit: 0-3)
	{
		if (frame->params_len != PARAM_LEN_SETGAIN) {
 80032d8:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80032dc:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f893 320e 	ldrb.w	r3, [r3, #526]	@ 0x20e
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	d003      	beq.n	80032f2 <process_command+0x882>
			error = WRLEN;
 80032ea:	2302      	movs	r3, #2
 80032ec:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f
 80032f0:	e04b      	b.n	800338a <process_command+0x91a>
		} else {
			char gain_char = frame->params[0];
 80032f2:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80032f6:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 8003300:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
			if (gain_char >= '0' && gain_char <= '3') {
 8003304:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8003308:	2b2f      	cmp	r3, #47	@ 0x2f
 800330a:	d93b      	bls.n	8003384 <process_command+0x914>
 800330c:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8003310:	2b33      	cmp	r3, #51	@ 0x33
 8003312:	d837      	bhi.n	8003384 <process_command+0x914>
				current_gain_index = gain_char - '0';
 8003314:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8003318:	3b30      	subs	r3, #48	@ 0x30
 800331a:	b2da      	uxtb	r2, r3
 800331c:	4b60      	ldr	r3, [pc, #384]	@ (80034a0 <process_command+0xa30>)
 800331e:	701a      	strb	r2, [r3, #0]
				TCS34725_WriteReg(&hi2c1, TCS34725_CONTROL, current_gain_index);
 8003320:	4b5f      	ldr	r3, [pc, #380]	@ (80034a0 <process_command+0xa30>)
 8003322:	781b      	ldrb	r3, [r3, #0]
 8003324:	b2db      	uxtb	r3, r3
 8003326:	461a      	mov	r2, r3
 8003328:	210f      	movs	r1, #15
 800332a:	485e      	ldr	r0, [pc, #376]	@ (80034a4 <process_command+0xa34>)
 800332c:	f000 fb7a 	bl	8003a24 <TCS34725_WriteReg>
				if (build_response_frame(response_buffer, response_size,
				DEVICE_ID, frame->sender, frame->frame_id, RESP_OK, 0)) {
 8003330:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003334:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003338:	681a      	ldr	r2, [r3, #0]
				if (build_response_frame(response_buffer, response_size,
 800333a:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800333e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	7a9b      	ldrb	r3, [r3, #10]
 8003346:	f507 71a8 	add.w	r1, r7, #336	@ 0x150
 800334a:	f5a1 71a6 	sub.w	r1, r1, #332	@ 0x14c
 800334e:	f507 70a8 	add.w	r0, r7, #336	@ 0x150
 8003352:	f5a0 70a4 	sub.w	r0, r0, #328	@ 0x148
 8003356:	2400      	movs	r4, #0
 8003358:	9402      	str	r4, [sp, #8]
 800335a:	4c4d      	ldr	r4, [pc, #308]	@ (8003490 <process_command+0xa20>)
 800335c:	9401      	str	r4, [sp, #4]
 800335e:	9300      	str	r3, [sp, #0]
 8003360:	4613      	mov	r3, r2
 8003362:	4a4c      	ldr	r2, [pc, #304]	@ (8003494 <process_command+0xa24>)
 8003364:	6809      	ldr	r1, [r1, #0]
 8003366:	6800      	ldr	r0, [r0, #0]
 8003368:	f7fe fef0 	bl	800214c <build_response_frame>
 800336c:	4603      	mov	r3, r0
 800336e:	2b00      	cmp	r3, #0
 8003370:	d00b      	beq.n	800338a <process_command+0x91a>
					UART_TX_FSend("%s", response_buffer);
 8003372:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003376:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800337a:	6819      	ldr	r1, [r3, #0]
 800337c:	4846      	ldr	r0, [pc, #280]	@ (8003498 <process_command+0xa28>)
 800337e:	f7fd f97f 	bl	8000680 <UART_TX_FSend>
				if (build_response_frame(response_buffer, response_size,
 8003382:	e002      	b.n	800338a <process_command+0x91a>
				}
			} else {
				error = WRCMD;
 8003384:	2301      	movs	r3, #1
 8003386:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f
			}
		}

		if (error) {
 800338a:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800338e:	2b00      	cmp	r3, #0
 8003390:	f000 8256 	beq.w	8003840 <process_command+0xdd0>
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
					frame->sender, frame->frame_id, NULL, error)) {
 8003394:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003398:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800339c:	681c      	ldr	r4, [r3, #0]
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 800339e:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80033a2:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	7a9b      	ldrb	r3, [r3, #10]
 80033aa:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 80033ae:	f5a2 71a6 	sub.w	r1, r2, #332	@ 0x14c
 80033b2:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 80033b6:	f5a2 70a4 	sub.w	r0, r2, #328	@ 0x148
 80033ba:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 80033be:	9202      	str	r2, [sp, #8]
 80033c0:	2200      	movs	r2, #0
 80033c2:	9201      	str	r2, [sp, #4]
 80033c4:	9300      	str	r3, [sp, #0]
 80033c6:	4623      	mov	r3, r4
 80033c8:	4a32      	ldr	r2, [pc, #200]	@ (8003494 <process_command+0xa24>)
 80033ca:	6809      	ldr	r1, [r1, #0]
 80033cc:	6800      	ldr	r0, [r0, #0]
 80033ce:	f7fe febd 	bl	800214c <build_response_frame>
 80033d2:	4603      	mov	r3, r0
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	f000 8233 	beq.w	8003840 <process_command+0xdd0>
				UART_TX_FSend("%s", response_buffer);
 80033da:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80033de:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80033e2:	6819      	ldr	r1, [r3, #0]
 80033e4:	482c      	ldr	r0, [pc, #176]	@ (8003498 <process_command+0xa28>)
 80033e6:	f7fd f94b 	bl	8000680 <UART_TX_FSend>
			}
		}
	}
		break;
 80033ea:	e229      	b.n	8003840 <process_command+0xdd0>

	case GETGAIN_CMD:
		// Get current gain index
	{
		sprintf(data_buffer, "%01u", current_gain_index);
 80033ec:	4b2c      	ldr	r3, [pc, #176]	@ (80034a0 <process_command+0xa30>)
 80033ee:	781b      	ldrb	r3, [r3, #0]
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	461a      	mov	r2, r3
 80033f4:	f107 0310 	add.w	r3, r7, #16
 80033f8:	492b      	ldr	r1, [pc, #172]	@ (80034a8 <process_command+0xa38>)
 80033fa:	4618      	mov	r0, r3
 80033fc:	f006 ff94 	bl	800a328 <siprintf>
		TCS34725_WriteReg(&hi2c1, TCS34725_ATIME, TIME_TABLE[current_time_index]);
 8003400:	4b2a      	ldr	r3, [pc, #168]	@ (80034ac <process_command+0xa3c>)
 8003402:	781b      	ldrb	r3, [r3, #0]
 8003404:	b2db      	uxtb	r3, r3
 8003406:	461a      	mov	r2, r3
 8003408:	4b29      	ldr	r3, [pc, #164]	@ (80034b0 <process_command+0xa40>)
 800340a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800340e:	b2db      	uxtb	r3, r3
 8003410:	461a      	mov	r2, r3
 8003412:	2101      	movs	r1, #1
 8003414:	4823      	ldr	r0, [pc, #140]	@ (80034a4 <process_command+0xa34>)
 8003416:	f000 fb05 	bl	8003a24 <TCS34725_WriteReg>
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
				frame->sender, frame->frame_id, data_buffer, 0)) {
 800341a:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800341e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003422:	681c      	ldr	r4, [r3, #0]
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8003424:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003428:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	7a9b      	ldrb	r3, [r3, #10]
 8003430:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8003434:	f5a2 71a6 	sub.w	r1, r2, #332	@ 0x14c
 8003438:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 800343c:	f5a2 70a4 	sub.w	r0, r2, #328	@ 0x148
 8003440:	2200      	movs	r2, #0
 8003442:	9202      	str	r2, [sp, #8]
 8003444:	f107 0210 	add.w	r2, r7, #16
 8003448:	9201      	str	r2, [sp, #4]
 800344a:	9300      	str	r3, [sp, #0]
 800344c:	4623      	mov	r3, r4
 800344e:	4a11      	ldr	r2, [pc, #68]	@ (8003494 <process_command+0xa24>)
 8003450:	6809      	ldr	r1, [r1, #0]
 8003452:	6800      	ldr	r0, [r0, #0]
 8003454:	f7fe fe7a 	bl	800214c <build_response_frame>
 8003458:	4603      	mov	r3, r0
 800345a:	2b00      	cmp	r3, #0
 800345c:	f000 81f2 	beq.w	8003844 <process_command+0xdd4>
			UART_TX_FSend("%s", response_buffer);
 8003460:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003464:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003468:	6819      	ldr	r1, [r3, #0]
 800346a:	480b      	ldr	r0, [pc, #44]	@ (8003498 <process_command+0xa28>)
 800346c:	f7fd f908 	bl	8000680 <UART_TX_FSend>
		}
	}
		break;
 8003470:	e1e8      	b.n	8003844 <process_command+0xdd4>

	case SETTIME_CMD:
		// Set integration time index (1 digit: 0-5)
	{
		if (frame->params_len != PARAM_LEN_SETTIME) {
 8003472:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003476:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f893 320e 	ldrb.w	r3, [r3, #526]	@ 0x20e
 8003480:	2b01      	cmp	r3, #1
 8003482:	d017      	beq.n	80034b4 <process_command+0xa44>
			error = WRLEN;
 8003484:	2302      	movs	r3, #2
 8003486:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f
 800348a:	e057      	b.n	800353c <process_command+0xacc>
 800348c:	20000000 	.word	0x20000000
 8003490:	0800ade4 	.word	0x0800ade4
 8003494:	0800ad94 	.word	0x0800ad94
 8003498:	0800ade0 	.word	0x0800ade0
 800349c:	0800ae10 	.word	0x0800ae10
 80034a0:	20000004 	.word	0x20000004
 80034a4:	20002324 	.word	0x20002324
 80034a8:	0800ae18 	.word	0x0800ae18
 80034ac:	20000005 	.word	0x20000005
 80034b0:	0800b020 	.word	0x0800b020
		} else {
			char time_char = frame->params[0];
 80034b4:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80034b8:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 80034c2:	f887 3114 	strb.w	r3, [r7, #276]	@ 0x114
			if (time_char >= '0' && time_char <= '5') {
 80034c6:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 80034ca:	2b2f      	cmp	r3, #47	@ 0x2f
 80034cc:	d933      	bls.n	8003536 <process_command+0xac6>
 80034ce:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 80034d2:	2b35      	cmp	r3, #53	@ 0x35
 80034d4:	d82f      	bhi.n	8003536 <process_command+0xac6>
				current_time_index = time_char - '0';
 80034d6:	f897 3114 	ldrb.w	r3, [r7, #276]	@ 0x114
 80034da:	3b30      	subs	r3, #48	@ 0x30
 80034dc:	b2da      	uxtb	r2, r3
 80034de:	4bb5      	ldr	r3, [pc, #724]	@ (80037b4 <process_command+0xd44>)
 80034e0:	701a      	strb	r2, [r3, #0]
				// TODO: Apply integration time setting to TCS34725 sensor
				if (build_response_frame(response_buffer, response_size,
				DEVICE_ID, frame->sender, frame->frame_id, RESP_OK, 0)) {
 80034e2:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80034e6:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80034ea:	681a      	ldr	r2, [r3, #0]
				if (build_response_frame(response_buffer, response_size,
 80034ec:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80034f0:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	7a9b      	ldrb	r3, [r3, #10]
 80034f8:	f507 71a8 	add.w	r1, r7, #336	@ 0x150
 80034fc:	f5a1 71a6 	sub.w	r1, r1, #332	@ 0x14c
 8003500:	f507 70a8 	add.w	r0, r7, #336	@ 0x150
 8003504:	f5a0 70a4 	sub.w	r0, r0, #328	@ 0x148
 8003508:	2400      	movs	r4, #0
 800350a:	9402      	str	r4, [sp, #8]
 800350c:	4caa      	ldr	r4, [pc, #680]	@ (80037b8 <process_command+0xd48>)
 800350e:	9401      	str	r4, [sp, #4]
 8003510:	9300      	str	r3, [sp, #0]
 8003512:	4613      	mov	r3, r2
 8003514:	4aa9      	ldr	r2, [pc, #676]	@ (80037bc <process_command+0xd4c>)
 8003516:	6809      	ldr	r1, [r1, #0]
 8003518:	6800      	ldr	r0, [r0, #0]
 800351a:	f7fe fe17 	bl	800214c <build_response_frame>
 800351e:	4603      	mov	r3, r0
 8003520:	2b00      	cmp	r3, #0
 8003522:	d00b      	beq.n	800353c <process_command+0xacc>
					UART_TX_FSend("%s", response_buffer);
 8003524:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003528:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800352c:	6819      	ldr	r1, [r3, #0]
 800352e:	48a4      	ldr	r0, [pc, #656]	@ (80037c0 <process_command+0xd50>)
 8003530:	f7fd f8a6 	bl	8000680 <UART_TX_FSend>
				if (build_response_frame(response_buffer, response_size,
 8003534:	e002      	b.n	800353c <process_command+0xacc>
				}
			} else {
				error = WRCMD;
 8003536:	2301      	movs	r3, #1
 8003538:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f
			}
		}

		if (error) {
 800353c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8003540:	2b00      	cmp	r3, #0
 8003542:	f000 8181 	beq.w	8003848 <process_command+0xdd8>
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
					frame->sender, frame->frame_id, NULL, error)) {
 8003546:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800354a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800354e:	681c      	ldr	r4, [r3, #0]
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8003550:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003554:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	7a9b      	ldrb	r3, [r3, #10]
 800355c:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8003560:	f5a2 71a6 	sub.w	r1, r2, #332	@ 0x14c
 8003564:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8003568:	f5a2 70a4 	sub.w	r0, r2, #328	@ 0x148
 800356c:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 8003570:	9202      	str	r2, [sp, #8]
 8003572:	2200      	movs	r2, #0
 8003574:	9201      	str	r2, [sp, #4]
 8003576:	9300      	str	r3, [sp, #0]
 8003578:	4623      	mov	r3, r4
 800357a:	4a90      	ldr	r2, [pc, #576]	@ (80037bc <process_command+0xd4c>)
 800357c:	6809      	ldr	r1, [r1, #0]
 800357e:	6800      	ldr	r0, [r0, #0]
 8003580:	f7fe fde4 	bl	800214c <build_response_frame>
 8003584:	4603      	mov	r3, r0
 8003586:	2b00      	cmp	r3, #0
 8003588:	f000 815e 	beq.w	8003848 <process_command+0xdd8>
				UART_TX_FSend("%s", response_buffer);
 800358c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003590:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003594:	6819      	ldr	r1, [r3, #0]
 8003596:	488a      	ldr	r0, [pc, #552]	@ (80037c0 <process_command+0xd50>)
 8003598:	f7fd f872 	bl	8000680 <UART_TX_FSend>
			}
		}
	}
		break;
 800359c:	e154      	b.n	8003848 <process_command+0xdd8>

	case GETTIME_CMD:
		// Get current integration time index
	{
		sprintf(data_buffer, "%01u", current_time_index);
 800359e:	4b85      	ldr	r3, [pc, #532]	@ (80037b4 <process_command+0xd44>)
 80035a0:	781b      	ldrb	r3, [r3, #0]
 80035a2:	b2db      	uxtb	r3, r3
 80035a4:	461a      	mov	r2, r3
 80035a6:	f107 0310 	add.w	r3, r7, #16
 80035aa:	4986      	ldr	r1, [pc, #536]	@ (80037c4 <process_command+0xd54>)
 80035ac:	4618      	mov	r0, r3
 80035ae:	f006 febb 	bl	800a328 <siprintf>
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
				frame->sender, frame->frame_id, data_buffer, 0)) {
 80035b2:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80035b6:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80035ba:	681c      	ldr	r4, [r3, #0]
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 80035bc:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80035c0:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	7a9b      	ldrb	r3, [r3, #10]
 80035c8:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 80035cc:	f5a2 71a6 	sub.w	r1, r2, #332	@ 0x14c
 80035d0:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 80035d4:	f5a2 70a4 	sub.w	r0, r2, #328	@ 0x148
 80035d8:	2200      	movs	r2, #0
 80035da:	9202      	str	r2, [sp, #8]
 80035dc:	f107 0210 	add.w	r2, r7, #16
 80035e0:	9201      	str	r2, [sp, #4]
 80035e2:	9300      	str	r3, [sp, #0]
 80035e4:	4623      	mov	r3, r4
 80035e6:	4a75      	ldr	r2, [pc, #468]	@ (80037bc <process_command+0xd4c>)
 80035e8:	6809      	ldr	r1, [r1, #0]
 80035ea:	6800      	ldr	r0, [r0, #0]
 80035ec:	f7fe fdae 	bl	800214c <build_response_frame>
 80035f0:	4603      	mov	r3, r0
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	f000 812a 	beq.w	800384c <process_command+0xddc>
			UART_TX_FSend("%s", response_buffer);
 80035f8:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80035fc:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003600:	6819      	ldr	r1, [r3, #0]
 8003602:	486f      	ldr	r0, [pc, #444]	@ (80037c0 <process_command+0xd50>)
 8003604:	f7fd f83c 	bl	8000680 <UART_TX_FSend>
		}
	}
		break;
 8003608:	e120      	b.n	800384c <process_command+0xddc>

	case SETLED_CMD:
		// Set LED state (1 digit: '0' = OFF, '1' = ON)
	{
		if (frame->params_len != PARAM_LEN_SETLED) {
 800360a:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800360e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f893 320e 	ldrb.w	r3, [r3, #526]	@ 0x20e
 8003618:	2b01      	cmp	r3, #1
 800361a:	d003      	beq.n	8003624 <process_command+0xbb4>
			error = WRLEN;
 800361c:	2302      	movs	r3, #2
 800361e:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f
 8003622:	e053      	b.n	80036cc <process_command+0xc5c>
		} else {
			char led_char = frame->params[0];
 8003624:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003628:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 8003632:	f887 3115 	strb.w	r3, [r7, #277]	@ 0x115
			if (led_char == '0' || led_char == '1') {
 8003636:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 800363a:	2b30      	cmp	r3, #48	@ 0x30
 800363c:	d003      	beq.n	8003646 <process_command+0xbd6>
 800363e:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 8003642:	2b31      	cmp	r3, #49	@ 0x31
 8003644:	d13f      	bne.n	80036c6 <process_command+0xc56>
				led_state = led_char - '0';
 8003646:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 800364a:	3b30      	subs	r3, #48	@ 0x30
 800364c:	b2da      	uxtb	r2, r3
 800364e:	4b5e      	ldr	r3, [pc, #376]	@ (80037c8 <process_command+0xd58>)
 8003650:	701a      	strb	r2, [r3, #0]

				// Apply LED state to hardware (PC3 GPIO pin)
				if (led_state == 1) {
 8003652:	4b5d      	ldr	r3, [pc, #372]	@ (80037c8 <process_command+0xd58>)
 8003654:	781b      	ldrb	r3, [r3, #0]
 8003656:	b2db      	uxtb	r3, r3
 8003658:	2b01      	cmp	r3, #1
 800365a:	d105      	bne.n	8003668 <process_command+0xbf8>
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 800365c:	2201      	movs	r2, #1
 800365e:	2108      	movs	r1, #8
 8003660:	485a      	ldr	r0, [pc, #360]	@ (80037cc <process_command+0xd5c>)
 8003662:	f001 fb45 	bl	8004cf0 <HAL_GPIO_WritePin>
 8003666:	e004      	b.n	8003672 <process_command+0xc02>
				} else {
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8003668:	2200      	movs	r2, #0
 800366a:	2108      	movs	r1, #8
 800366c:	4857      	ldr	r0, [pc, #348]	@ (80037cc <process_command+0xd5c>)
 800366e:	f001 fb3f 	bl	8004cf0 <HAL_GPIO_WritePin>
				}

				if (build_response_frame(response_buffer, response_size,
				DEVICE_ID, frame->sender, frame->frame_id, RESP_OK, 0)) {
 8003672:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003676:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800367a:	681a      	ldr	r2, [r3, #0]
				if (build_response_frame(response_buffer, response_size,
 800367c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003680:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	7a9b      	ldrb	r3, [r3, #10]
 8003688:	f507 71a8 	add.w	r1, r7, #336	@ 0x150
 800368c:	f5a1 71a6 	sub.w	r1, r1, #332	@ 0x14c
 8003690:	f507 70a8 	add.w	r0, r7, #336	@ 0x150
 8003694:	f5a0 70a4 	sub.w	r0, r0, #328	@ 0x148
 8003698:	2400      	movs	r4, #0
 800369a:	9402      	str	r4, [sp, #8]
 800369c:	4c46      	ldr	r4, [pc, #280]	@ (80037b8 <process_command+0xd48>)
 800369e:	9401      	str	r4, [sp, #4]
 80036a0:	9300      	str	r3, [sp, #0]
 80036a2:	4613      	mov	r3, r2
 80036a4:	4a45      	ldr	r2, [pc, #276]	@ (80037bc <process_command+0xd4c>)
 80036a6:	6809      	ldr	r1, [r1, #0]
 80036a8:	6800      	ldr	r0, [r0, #0]
 80036aa:	f7fe fd4f 	bl	800214c <build_response_frame>
 80036ae:	4603      	mov	r3, r0
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d00b      	beq.n	80036cc <process_command+0xc5c>
					UART_TX_FSend("%s", response_buffer);
 80036b4:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80036b8:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80036bc:	6819      	ldr	r1, [r3, #0]
 80036be:	4840      	ldr	r0, [pc, #256]	@ (80037c0 <process_command+0xd50>)
 80036c0:	f7fc ffde 	bl	8000680 <UART_TX_FSend>
				if (build_response_frame(response_buffer, response_size,
 80036c4:	e002      	b.n	80036cc <process_command+0xc5c>
				}
			} else {
				error = WRCMD;
 80036c6:	2301      	movs	r3, #1
 80036c8:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f
			}
		}

		if (error) {
 80036cc:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	f000 80bd 	beq.w	8003850 <process_command+0xde0>
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
					frame->sender, frame->frame_id, NULL, error)) {
 80036d6:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80036da:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80036de:	681c      	ldr	r4, [r3, #0]
			if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 80036e0:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80036e4:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	7a9b      	ldrb	r3, [r3, #10]
 80036ec:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 80036f0:	f5a2 71a6 	sub.w	r1, r2, #332	@ 0x14c
 80036f4:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 80036f8:	f5a2 70a4 	sub.w	r0, r2, #328	@ 0x148
 80036fc:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 8003700:	9202      	str	r2, [sp, #8]
 8003702:	2200      	movs	r2, #0
 8003704:	9201      	str	r2, [sp, #4]
 8003706:	9300      	str	r3, [sp, #0]
 8003708:	4623      	mov	r3, r4
 800370a:	4a2c      	ldr	r2, [pc, #176]	@ (80037bc <process_command+0xd4c>)
 800370c:	6809      	ldr	r1, [r1, #0]
 800370e:	6800      	ldr	r0, [r0, #0]
 8003710:	f7fe fd1c 	bl	800214c <build_response_frame>
 8003714:	4603      	mov	r3, r0
 8003716:	2b00      	cmp	r3, #0
 8003718:	f000 809a 	beq.w	8003850 <process_command+0xde0>
				UART_TX_FSend("%s", response_buffer);
 800371c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003720:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003724:	6819      	ldr	r1, [r3, #0]
 8003726:	4826      	ldr	r0, [pc, #152]	@ (80037c0 <process_command+0xd50>)
 8003728:	f7fc ffaa 	bl	8000680 <UART_TX_FSend>
			}
		}
	}
		break;
 800372c:	e090      	b.n	8003850 <process_command+0xde0>

	case GETLED_CMD:
		// Get current LED state
	{
		// Read actual LED state from hardware (PC3)
		GPIO_PinState actual_state = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_3);
 800372e:	2108      	movs	r1, #8
 8003730:	4826      	ldr	r0, [pc, #152]	@ (80037cc <process_command+0xd5c>)
 8003732:	f001 fac5 	bl	8004cc0 <HAL_GPIO_ReadPin>
 8003736:	4603      	mov	r3, r0
 8003738:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
		uint8_t actual_led_state = (actual_state == GPIO_PIN_SET) ? 1 : 0;
 800373c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003740:	2b01      	cmp	r3, #1
 8003742:	bf0c      	ite	eq
 8003744:	2301      	moveq	r3, #1
 8003746:	2300      	movne	r3, #0
 8003748:	b2db      	uxtb	r3, r3
 800374a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

		sprintf(data_buffer, "%01u", actual_led_state);
 800374e:	f897 2116 	ldrb.w	r2, [r7, #278]	@ 0x116
 8003752:	f107 0310 	add.w	r3, r7, #16
 8003756:	491b      	ldr	r1, [pc, #108]	@ (80037c4 <process_command+0xd54>)
 8003758:	4618      	mov	r0, r3
 800375a:	f006 fde5 	bl	800a328 <siprintf>
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
				frame->sender, frame->frame_id, data_buffer, 0)) {
 800375e:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003762:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003766:	681c      	ldr	r4, [r3, #0]
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 8003768:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800376c:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	7a9b      	ldrb	r3, [r3, #10]
 8003774:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8003778:	f5a2 71a6 	sub.w	r1, r2, #332	@ 0x14c
 800377c:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8003780:	f5a2 70a4 	sub.w	r0, r2, #328	@ 0x148
 8003784:	2200      	movs	r2, #0
 8003786:	9202      	str	r2, [sp, #8]
 8003788:	f107 0210 	add.w	r2, r7, #16
 800378c:	9201      	str	r2, [sp, #4]
 800378e:	9300      	str	r3, [sp, #0]
 8003790:	4623      	mov	r3, r4
 8003792:	4a0a      	ldr	r2, [pc, #40]	@ (80037bc <process_command+0xd4c>)
 8003794:	6809      	ldr	r1, [r1, #0]
 8003796:	6800      	ldr	r0, [r0, #0]
 8003798:	f7fe fcd8 	bl	800214c <build_response_frame>
 800379c:	4603      	mov	r3, r0
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d058      	beq.n	8003854 <process_command+0xde4>
			UART_TX_FSend("%s", response_buffer);
 80037a2:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80037a6:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80037aa:	6819      	ldr	r1, [r3, #0]
 80037ac:	4804      	ldr	r0, [pc, #16]	@ (80037c0 <process_command+0xd50>)
 80037ae:	f7fc ff67 	bl	8000680 <UART_TX_FSend>
		}
	}
		break;
 80037b2:	e04f      	b.n	8003854 <process_command+0xde4>
 80037b4:	20000005 	.word	0x20000005
 80037b8:	0800ade4 	.word	0x0800ade4
 80037bc:	0800ad94 	.word	0x0800ad94
 80037c0:	0800ade0 	.word	0x0800ade0
 80037c4:	0800ae18 	.word	0x0800ae18
 80037c8:	2000243c 	.word	0x2000243c
 80037cc:	40020800 	.word	0x40020800

	default:
		// Unknown command
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
				frame->sender, frame->frame_id, NULL, WRCMD)) {
 80037d0:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80037d4:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80037d8:	681a      	ldr	r2, [r3, #0]
		if (build_response_frame(response_buffer, response_size, DEVICE_ID,
 80037da:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80037de:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	7a9b      	ldrb	r3, [r3, #10]
 80037e6:	f507 71a8 	add.w	r1, r7, #336	@ 0x150
 80037ea:	f5a1 71a6 	sub.w	r1, r1, #332	@ 0x14c
 80037ee:	f507 70a8 	add.w	r0, r7, #336	@ 0x150
 80037f2:	f5a0 70a4 	sub.w	r0, r0, #328	@ 0x148
 80037f6:	2401      	movs	r4, #1
 80037f8:	9402      	str	r4, [sp, #8]
 80037fa:	2400      	movs	r4, #0
 80037fc:	9401      	str	r4, [sp, #4]
 80037fe:	9300      	str	r3, [sp, #0]
 8003800:	4613      	mov	r3, r2
 8003802:	4a18      	ldr	r2, [pc, #96]	@ (8003864 <process_command+0xdf4>)
 8003804:	6809      	ldr	r1, [r1, #0]
 8003806:	6800      	ldr	r0, [r0, #0]
 8003808:	f7fe fca0 	bl	800214c <build_response_frame>
 800380c:	4603      	mov	r3, r0
 800380e:	2b00      	cmp	r3, #0
 8003810:	d022      	beq.n	8003858 <process_command+0xde8>
			UART_TX_FSend("%s", response_buffer);
 8003812:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003816:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800381a:	6819      	ldr	r1, [r3, #0]
 800381c:	4812      	ldr	r0, [pc, #72]	@ (8003868 <process_command+0xdf8>)
 800381e:	f7fc ff2f 	bl	8000680 <UART_TX_FSend>
		}
		break;
 8003822:	e019      	b.n	8003858 <process_command+0xde8>
		break;
 8003824:	bf00      	nop
 8003826:	e018      	b.n	800385a <process_command+0xdea>
		break;
 8003828:	bf00      	nop
 800382a:	e016      	b.n	800385a <process_command+0xdea>
		break;
 800382c:	bf00      	nop
 800382e:	e014      	b.n	800385a <process_command+0xdea>
		break;
 8003830:	bf00      	nop
 8003832:	e012      	b.n	800385a <process_command+0xdea>
		break;
 8003834:	bf00      	nop
 8003836:	e010      	b.n	800385a <process_command+0xdea>
		break;
 8003838:	bf00      	nop
 800383a:	e00e      	b.n	800385a <process_command+0xdea>
		break;
 800383c:	bf00      	nop
 800383e:	e00c      	b.n	800385a <process_command+0xdea>
		break;
 8003840:	bf00      	nop
 8003842:	e00a      	b.n	800385a <process_command+0xdea>
		break;
 8003844:	bf00      	nop
 8003846:	e008      	b.n	800385a <process_command+0xdea>
		break;
 8003848:	bf00      	nop
 800384a:	e006      	b.n	800385a <process_command+0xdea>
		break;
 800384c:	bf00      	nop
 800384e:	e004      	b.n	800385a <process_command+0xdea>
		break;
 8003850:	bf00      	nop
 8003852:	e002      	b.n	800385a <process_command+0xdea>
		break;
 8003854:	bf00      	nop
 8003856:	e000      	b.n	800385a <process_command+0xdea>
		break;
 8003858:	bf00      	nop
	}
}
 800385a:	bf00      	nop
 800385c:	f507 77aa 	add.w	r7, r7, #340	@ 0x154
 8003860:	46bd      	mov	sp, r7
 8003862:	bd90      	pop	{r4, r7, pc}
 8003864:	0800ad94 	.word	0x0800ad94
 8003868:	0800ade0 	.word	0x0800ade0

0800386c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b082      	sub	sp, #8
 8003870:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003872:	2300      	movs	r3, #0
 8003874:	607b      	str	r3, [r7, #4]
 8003876:	4b10      	ldr	r3, [pc, #64]	@ (80038b8 <HAL_MspInit+0x4c>)
 8003878:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800387a:	4a0f      	ldr	r2, [pc, #60]	@ (80038b8 <HAL_MspInit+0x4c>)
 800387c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003880:	6453      	str	r3, [r2, #68]	@ 0x44
 8003882:	4b0d      	ldr	r3, [pc, #52]	@ (80038b8 <HAL_MspInit+0x4c>)
 8003884:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003886:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800388a:	607b      	str	r3, [r7, #4]
 800388c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800388e:	2300      	movs	r3, #0
 8003890:	603b      	str	r3, [r7, #0]
 8003892:	4b09      	ldr	r3, [pc, #36]	@ (80038b8 <HAL_MspInit+0x4c>)
 8003894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003896:	4a08      	ldr	r2, [pc, #32]	@ (80038b8 <HAL_MspInit+0x4c>)
 8003898:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800389c:	6413      	str	r3, [r2, #64]	@ 0x40
 800389e:	4b06      	ldr	r3, [pc, #24]	@ (80038b8 <HAL_MspInit+0x4c>)
 80038a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038a6:	603b      	str	r3, [r7, #0]
 80038a8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80038aa:	2007      	movs	r0, #7
 80038ac:	f000 fc16 	bl	80040dc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80038b0:	bf00      	nop
 80038b2:	3708      	adds	r7, #8
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bd80      	pop	{r7, pc}
 80038b8:	40023800 	.word	0x40023800

080038bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80038bc:	b480      	push	{r7}
 80038be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80038c0:	bf00      	nop
 80038c2:	e7fd      	b.n	80038c0 <NMI_Handler+0x4>

080038c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80038c4:	b480      	push	{r7}
 80038c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80038c8:	bf00      	nop
 80038ca:	e7fd      	b.n	80038c8 <HardFault_Handler+0x4>

080038cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80038cc:	b480      	push	{r7}
 80038ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80038d0:	bf00      	nop
 80038d2:	e7fd      	b.n	80038d0 <MemManage_Handler+0x4>

080038d4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80038d4:	b480      	push	{r7}
 80038d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80038d8:	bf00      	nop
 80038da:	e7fd      	b.n	80038d8 <BusFault_Handler+0x4>

080038dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80038dc:	b480      	push	{r7}
 80038de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80038e0:	bf00      	nop
 80038e2:	e7fd      	b.n	80038e0 <UsageFault_Handler+0x4>

080038e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80038e4:	b480      	push	{r7}
 80038e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80038e8:	bf00      	nop
 80038ea:	46bd      	mov	sp, r7
 80038ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f0:	4770      	bx	lr

080038f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80038f2:	b480      	push	{r7}
 80038f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80038f6:	bf00      	nop
 80038f8:	46bd      	mov	sp, r7
 80038fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fe:	4770      	bx	lr

08003900 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003900:	b480      	push	{r7}
 8003902:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003904:	bf00      	nop
 8003906:	46bd      	mov	sp, r7
 8003908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390c:	4770      	bx	lr

0800390e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800390e:	b580      	push	{r7, lr}
 8003910:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003912:	f000 facf 	bl	8003eb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003916:	bf00      	nop
 8003918:	bd80      	pop	{r7, pc}
	...

0800391c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8003920:	4802      	ldr	r0, [pc, #8]	@ (800392c <DMA1_Stream0_IRQHandler+0x10>)
 8003922:	f000 fdb5 	bl	8004490 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8003926:	bf00      	nop
 8003928:	bd80      	pop	{r7, pc}
 800392a:	bf00      	nop
 800392c:	20002378 	.word	0x20002378

08003930 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8003934:	4802      	ldr	r0, [pc, #8]	@ (8003940 <DMA1_Stream6_IRQHandler+0x10>)
 8003936:	f000 fdab 	bl	8004490 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800393a:	bf00      	nop
 800393c:	bd80      	pop	{r7, pc}
 800393e:	bf00      	nop
 8003940:	200023d8 	.word	0x200023d8

08003944 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8003948:	4802      	ldr	r0, [pc, #8]	@ (8003954 <I2C1_EV_IRQHandler+0x10>)
 800394a:	f002 f805 	bl	8005958 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800394e:	bf00      	nop
 8003950:	bd80      	pop	{r7, pc}
 8003952:	bf00      	nop
 8003954:	20002324 	.word	0x20002324

08003958 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 800395c:	4802      	ldr	r0, [pc, #8]	@ (8003968 <I2C1_ER_IRQHandler+0x10>)
 800395e:	f002 f96c 	bl	8005c3a <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8003962:	bf00      	nop
 8003964:	bd80      	pop	{r7, pc}
 8003966:	bf00      	nop
 8003968:	20002324 	.word	0x20002324

0800396c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003970:	4802      	ldr	r0, [pc, #8]	@ (800397c <USART2_IRQHandler+0x10>)
 8003972:	f005 fd9b 	bl	80094ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003976:	bf00      	nop
 8003978:	bd80      	pop	{r7, pc}
 800397a:	bf00      	nop
 800397c:	200025c0 	.word	0x200025c0

08003980 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003984:	4802      	ldr	r0, [pc, #8]	@ (8003990 <TIM3_IRQHandler+0x10>)
 8003986:	f005 f936 	bl	8008bf6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800398a:	bf00      	nop
 800398c:	bd80      	pop	{r7, pc}
 800398e:	bf00      	nop
 8003990:	20002578 	.word	0x20002578

08003994 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b086      	sub	sp, #24
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800399c:	4a14      	ldr	r2, [pc, #80]	@ (80039f0 <_sbrk+0x5c>)
 800399e:	4b15      	ldr	r3, [pc, #84]	@ (80039f4 <_sbrk+0x60>)
 80039a0:	1ad3      	subs	r3, r2, r3
 80039a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80039a4:	697b      	ldr	r3, [r7, #20]
 80039a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80039a8:	4b13      	ldr	r3, [pc, #76]	@ (80039f8 <_sbrk+0x64>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d102      	bne.n	80039b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80039b0:	4b11      	ldr	r3, [pc, #68]	@ (80039f8 <_sbrk+0x64>)
 80039b2:	4a12      	ldr	r2, [pc, #72]	@ (80039fc <_sbrk+0x68>)
 80039b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80039b6:	4b10      	ldr	r3, [pc, #64]	@ (80039f8 <_sbrk+0x64>)
 80039b8:	681a      	ldr	r2, [r3, #0]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	4413      	add	r3, r2
 80039be:	693a      	ldr	r2, [r7, #16]
 80039c0:	429a      	cmp	r2, r3
 80039c2:	d207      	bcs.n	80039d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80039c4:	f006 fd0e 	bl	800a3e4 <__errno>
 80039c8:	4603      	mov	r3, r0
 80039ca:	220c      	movs	r2, #12
 80039cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80039ce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80039d2:	e009      	b.n	80039e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80039d4:	4b08      	ldr	r3, [pc, #32]	@ (80039f8 <_sbrk+0x64>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80039da:	4b07      	ldr	r3, [pc, #28]	@ (80039f8 <_sbrk+0x64>)
 80039dc:	681a      	ldr	r2, [r3, #0]
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	4413      	add	r3, r2
 80039e2:	4a05      	ldr	r2, [pc, #20]	@ (80039f8 <_sbrk+0x64>)
 80039e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80039e6:	68fb      	ldr	r3, [r7, #12]
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	3718      	adds	r7, #24
 80039ec:	46bd      	mov	sp, r7
 80039ee:	bd80      	pop	{r7, pc}
 80039f0:	20020000 	.word	0x20020000
 80039f4:	00000400 	.word	0x00000400
 80039f8:	20002568 	.word	0x20002568
 80039fc:	20002758 	.word	0x20002758

08003a00 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003a00:	b480      	push	{r7}
 8003a02:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003a04:	4b06      	ldr	r3, [pc, #24]	@ (8003a20 <SystemInit+0x20>)
 8003a06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a0a:	4a05      	ldr	r2, [pc, #20]	@ (8003a20 <SystemInit+0x20>)
 8003a0c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003a10:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003a14:	bf00      	nop
 8003a16:	46bd      	mov	sp, r7
 8003a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1c:	4770      	bx	lr
 8003a1e:	bf00      	nop
 8003a20:	e000ed00 	.word	0xe000ed00

08003a24 <TCS34725_WriteReg>:
// DMA buffer for sensor data (8 bytes: C, R, G, B - 16-bit each, little endian)
uint8_t dma_buffer[8];

// Funkcja pomocnicza do zapisu rejestru
// Zawsze dodajemy TCS34725_COMMAND_BIT do adresu rejestru
void TCS34725_WriteReg(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t value) {
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b086      	sub	sp, #24
 8003a28:	af02      	add	r7, sp, #8
 8003a2a:	6078      	str	r0, [r7, #4]
 8003a2c:	460b      	mov	r3, r1
 8003a2e:	70fb      	strb	r3, [r7, #3]
 8003a30:	4613      	mov	r3, r2
 8003a32:	70bb      	strb	r3, [r7, #2]
    uint8_t data[2];
    data[0] = TCS34725_COMMAND_BIT | reg;
 8003a34:	78fb      	ldrb	r3, [r7, #3]
 8003a36:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003a3a:	b2db      	uxtb	r3, r3
 8003a3c:	733b      	strb	r3, [r7, #12]
    data[1] = value;
 8003a3e:	78bb      	ldrb	r3, [r7, #2]
 8003a40:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(hi2c, TCS34725_ADDRESS, data, 2, 10);
 8003a42:	f107 020c 	add.w	r2, r7, #12
 8003a46:	230a      	movs	r3, #10
 8003a48:	9300      	str	r3, [sp, #0]
 8003a4a:	2302      	movs	r3, #2
 8003a4c:	2152      	movs	r1, #82	@ 0x52
 8003a4e:	6878      	ldr	r0, [r7, #4]
 8003a50:	f001 fac2 	bl	8004fd8 <HAL_I2C_Master_Transmit>
}
 8003a54:	bf00      	nop
 8003a56:	3710      	adds	r7, #16
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	bd80      	pop	{r7, pc}

08003a5c <TCS34725_ReadReg8>:

// Funkcja pomocnicza do odczytu rejestru (8-bit)
static uint8_t TCS34725_ReadReg8(I2C_HandleTypeDef *hi2c, uint8_t reg) {
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b086      	sub	sp, #24
 8003a60:	af02      	add	r7, sp, #8
 8003a62:	6078      	str	r0, [r7, #4]
 8003a64:	460b      	mov	r3, r1
 8003a66:	70fb      	strb	r3, [r7, #3]
    uint8_t cmd = TCS34725_COMMAND_BIT | reg;
 8003a68:	78fb      	ldrb	r3, [r7, #3]
 8003a6a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003a6e:	b2db      	uxtb	r3, r3
 8003a70:	73fb      	strb	r3, [r7, #15]
    uint8_t data = 0;
 8003a72:	2300      	movs	r3, #0
 8003a74:	73bb      	strb	r3, [r7, #14]

    HAL_I2C_Master_Transmit(hi2c, TCS34725_ADDRESS, &cmd, 1, 10);
 8003a76:	f107 020f 	add.w	r2, r7, #15
 8003a7a:	230a      	movs	r3, #10
 8003a7c:	9300      	str	r3, [sp, #0]
 8003a7e:	2301      	movs	r3, #1
 8003a80:	2152      	movs	r1, #82	@ 0x52
 8003a82:	6878      	ldr	r0, [r7, #4]
 8003a84:	f001 faa8 	bl	8004fd8 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(hi2c, TCS34725_ADDRESS, &data, 1, 10);
 8003a88:	f107 020e 	add.w	r2, r7, #14
 8003a8c:	230a      	movs	r3, #10
 8003a8e:	9300      	str	r3, [sp, #0]
 8003a90:	2301      	movs	r3, #1
 8003a92:	2152      	movs	r1, #82	@ 0x52
 8003a94:	6878      	ldr	r0, [r7, #4]
 8003a96:	f001 fb9d 	bl	80051d4 <HAL_I2C_Master_Receive>

    return data;
 8003a9a:	7bbb      	ldrb	r3, [r7, #14]
}
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	3710      	adds	r7, #16
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	bd80      	pop	{r7, pc}

08003aa4 <TCS34725_Init>:

/**
 * @brief Inicjalizacja czujnika
 * @return 1 jeśli OK (znaleziono ID 0x44), 0 jeśli błąd
 */
uint8_t TCS34725_Init(I2C_HandleTypeDef *hi2c) {
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b084      	sub	sp, #16
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
    // 1. Sprawdź ID układu [cite: 813]
    // Oczekiwana wartość dla TCS34725 to 0x44 (dla TCS34727 byłoby 0x4D)
    uint8_t id = TCS34725_ReadReg8(hi2c, TCS34725_ID);
 8003aac:	2112      	movs	r1, #18
 8003aae:	6878      	ldr	r0, [r7, #4]
 8003ab0:	f7ff ffd4 	bl	8003a5c <TCS34725_ReadReg8>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	73fb      	strb	r3, [r7, #15]
    if (id != 0x44) {
 8003ab8:	7bfb      	ldrb	r3, [r7, #15]
 8003aba:	2b44      	cmp	r3, #68	@ 0x44
 8003abc:	d001      	beq.n	8003ac2 <TCS34725_Init+0x1e>
        return 0; // Błąd: Nie wykryto czujnika lub zły model
 8003abe:	2300      	movs	r3, #0
 8003ac0:	e01a      	b.n	8003af8 <TCS34725_Init+0x54>
    }

    // 2. Konfiguracja czasu integracji (np. 154ms) [cite: 720]
    TCS34725_WriteReg(hi2c, TCS34725_ATIME, TCS34725_INTEGRATIONTIME_154MS);
 8003ac2:	22c0      	movs	r2, #192	@ 0xc0
 8003ac4:	2101      	movs	r1, #1
 8003ac6:	6878      	ldr	r0, [r7, #4]
 8003ac8:	f7ff ffac 	bl	8003a24 <TCS34725_WriteReg>

    // 3. Konfiguracja wzmocnienia (np. 4x) [cite: 794]
    TCS34725_WriteReg(hi2c, TCS34725_CONTROL, TCS34725_GAIN_4X);
 8003acc:	2201      	movs	r2, #1
 8003ace:	210f      	movs	r1, #15
 8003ad0:	6878      	ldr	r0, [r7, #4]
 8003ad2:	f7ff ffa7 	bl	8003a24 <TCS34725_WriteReg>

    // 4. Włączenie zasilania (PON) [cite: 705]
    TCS34725_WriteReg(hi2c, TCS34725_ENABLE, TCS34725_ENABLE_PON);
 8003ad6:	2201      	movs	r2, #1
 8003ad8:	2100      	movs	r1, #0
 8003ada:	6878      	ldr	r0, [r7, #4]
 8003adc:	f7ff ffa2 	bl	8003a24 <TCS34725_WriteReg>
    HAL_Delay(3); // Wymagane > 2.4ms opóźnienia po PON [cite: 708]
 8003ae0:	2003      	movs	r0, #3
 8003ae2:	f000 fa07 	bl	8003ef4 <HAL_Delay>

    // 5. Włączenie przetwornika ADC (AEN) [cite: 705]
    // Utrzymujemy PON i dodajemy AEN
    TCS34725_WriteReg(hi2c, TCS34725_ENABLE, TCS34725_ENABLE_PON | TCS34725_ENABLE_AEN);
 8003ae6:	2203      	movs	r2, #3
 8003ae8:	2100      	movs	r1, #0
 8003aea:	6878      	ldr	r0, [r7, #4]
 8003aec:	f7ff ff9a 	bl	8003a24 <TCS34725_WriteReg>

    // Opcjonalnie: Poczekaj na pierwszy pomiar (czas integracji)
    HAL_Delay(154);
 8003af0:	209a      	movs	r0, #154	@ 0x9a
 8003af2:	f000 f9ff 	bl	8003ef4 <HAL_Delay>

    return 1; // Sukces
 8003af6:	2301      	movs	r3, #1
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	3710      	adds	r7, #16
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}

08003b00 <TCS34725_Start_DMA_Read>:
/**
 * @brief Start DMA read of sensor data
 * @param hi2c I2C handle
 * @note Non-blocking function with state machine protection
 */
void TCS34725_Start_DMA_Read(I2C_HandleTypeDef *hi2c) {
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b086      	sub	sp, #24
 8003b04:	af02      	add	r7, sp, #8
 8003b06:	6078      	str	r0, [r7, #4]
    // Check if sensor is ready for new DMA operation
    if (sensor_state == TCS_STATE_READY) {
 8003b08:	4b10      	ldr	r3, [pc, #64]	@ (8003b4c <TCS34725_Start_DMA_Read+0x4c>)
 8003b0a:	781b      	ldrb	r3, [r3, #0]
 8003b0c:	b2db      	uxtb	r3, r3
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d117      	bne.n	8003b42 <TCS34725_Start_DMA_Read+0x42>
        // Set state to busy to prevent concurrent operations
        sensor_state = TCS_STATE_BUSY;
 8003b12:	4b0e      	ldr	r3, [pc, #56]	@ (8003b4c <TCS34725_Start_DMA_Read+0x4c>)
 8003b14:	2201      	movs	r2, #1
 8003b16:	701a      	strb	r2, [r3, #0]
        UART_TX_FSend("DMA_START_ATTEMPT\n");
        #endif

        // Start DMA read: 8 bytes from CDATAL register with auto-increment
        // Register address: COMMAND_BIT (0x80) | AUTO_INCREMENT (0x20) | CDATAL (0x14)
        uint8_t reg_addr = TCS34725_COMMAND_BIT | 0x20 | TCS34725_CDATAL;
 8003b18:	23b4      	movs	r3, #180	@ 0xb4
 8003b1a:	73fb      	strb	r3, [r7, #15]

        HAL_StatusTypeDef status = HAL_I2C_Mem_Read_DMA(hi2c,
 8003b1c:	7bfb      	ldrb	r3, [r7, #15]
 8003b1e:	b29a      	uxth	r2, r3
 8003b20:	2308      	movs	r3, #8
 8003b22:	9301      	str	r3, [sp, #4]
 8003b24:	4b0a      	ldr	r3, [pc, #40]	@ (8003b50 <TCS34725_Start_DMA_Read+0x50>)
 8003b26:	9300      	str	r3, [sp, #0]
 8003b28:	2301      	movs	r3, #1
 8003b2a:	2152      	movs	r1, #82	@ 0x52
 8003b2c:	6878      	ldr	r0, [r7, #4]
 8003b2e:	f001 fd83 	bl	8005638 <HAL_I2C_Mem_Read_DMA>
 8003b32:	4603      	mov	r3, r0
 8003b34:	73bb      	strb	r3, [r7, #14]
        } else {
            UART_TX_FSend("DMA_START_FAIL: %d\n", status);
            sensor_state = TCS_STATE_READY;
        }
        #else
        if (status != HAL_OK) {
 8003b36:	7bbb      	ldrb	r3, [r7, #14]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d002      	beq.n	8003b42 <TCS34725_Start_DMA_Read+0x42>
            sensor_state = TCS_STATE_READY;
 8003b3c:	4b03      	ldr	r3, [pc, #12]	@ (8003b4c <TCS34725_Start_DMA_Read+0x4c>)
 8003b3e:	2200      	movs	r2, #0
 8003b40:	701a      	strb	r2, [r3, #0]
        #ifdef TCS_DEBUG_ENABLE
        UART_TX_FSend("DMA_BUSY_IGNORED\n");
        #endif
    }
    // If busy, ignore the call (state machine protection)
}
 8003b42:	bf00      	nop
 8003b44:	3710      	adds	r7, #16
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}
 8003b4a:	bf00      	nop
 8003b4c:	2000256c 	.word	0x2000256c
 8003b50:	20002570 	.word	0x20002570

08003b54 <HAL_I2C_MemRxCpltCallback>:
/**
 * @brief DMA completion callback for I2C memory read
 * @param hi2c I2C handle
 * @note Called automatically when DMA transfer completes
 */
void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b084      	sub	sp, #16
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
    // Check if this callback is for our sensor
    #ifdef TCS_DEBUG_ENABLE
    UART_TX_FSend("I2C_INSTANCE_CHECK: %p vs %p\n", hi2c->Instance, hi2c1.Instance);
    #endif

    if (hi2c->Instance == hi2c1.Instance) {  // Check against our I2C handle
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681a      	ldr	r2, [r3, #0]
 8003b60:	4b1b      	ldr	r3, [pc, #108]	@ (8003bd0 <HAL_I2C_MemRxCpltCallback+0x7c>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	429a      	cmp	r2, r3
 8003b66:	d12f      	bne.n	8003bc8 <HAL_I2C_MemRxCpltCallback+0x74>

        // Parse DMA buffer into sensor data structure
        TCS34725_Data_t sensor_data;

        // Little Endian: LSB first, then MSB
        sensor_data.c = (uint16_t)(dma_buffer[1] << 8) | dma_buffer[0];  // CDATAL, CDATAH
 8003b68:	4b1a      	ldr	r3, [pc, #104]	@ (8003bd4 <HAL_I2C_MemRxCpltCallback+0x80>)
 8003b6a:	785b      	ldrb	r3, [r3, #1]
 8003b6c:	021b      	lsls	r3, r3, #8
 8003b6e:	b29b      	uxth	r3, r3
 8003b70:	4a18      	ldr	r2, [pc, #96]	@ (8003bd4 <HAL_I2C_MemRxCpltCallback+0x80>)
 8003b72:	7812      	ldrb	r2, [r2, #0]
 8003b74:	4313      	orrs	r3, r2
 8003b76:	b29b      	uxth	r3, r3
 8003b78:	813b      	strh	r3, [r7, #8]
        sensor_data.r = (uint16_t)(dma_buffer[3] << 8) | dma_buffer[2];  // RDATAL, RDATAH
 8003b7a:	4b16      	ldr	r3, [pc, #88]	@ (8003bd4 <HAL_I2C_MemRxCpltCallback+0x80>)
 8003b7c:	78db      	ldrb	r3, [r3, #3]
 8003b7e:	021b      	lsls	r3, r3, #8
 8003b80:	b29b      	uxth	r3, r3
 8003b82:	4a14      	ldr	r2, [pc, #80]	@ (8003bd4 <HAL_I2C_MemRxCpltCallback+0x80>)
 8003b84:	7892      	ldrb	r2, [r2, #2]
 8003b86:	4313      	orrs	r3, r2
 8003b88:	b29b      	uxth	r3, r3
 8003b8a:	817b      	strh	r3, [r7, #10]
        sensor_data.g = (uint16_t)(dma_buffer[5] << 8) | dma_buffer[4];  // GDATAL, GDATAH
 8003b8c:	4b11      	ldr	r3, [pc, #68]	@ (8003bd4 <HAL_I2C_MemRxCpltCallback+0x80>)
 8003b8e:	795b      	ldrb	r3, [r3, #5]
 8003b90:	021b      	lsls	r3, r3, #8
 8003b92:	b29b      	uxth	r3, r3
 8003b94:	4a0f      	ldr	r2, [pc, #60]	@ (8003bd4 <HAL_I2C_MemRxCpltCallback+0x80>)
 8003b96:	7912      	ldrb	r2, [r2, #4]
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	b29b      	uxth	r3, r3
 8003b9c:	81bb      	strh	r3, [r7, #12]
        sensor_data.b = (uint16_t)(dma_buffer[7] << 8) | dma_buffer[6];  // BDATAL, BDATAH
 8003b9e:	4b0d      	ldr	r3, [pc, #52]	@ (8003bd4 <HAL_I2C_MemRxCpltCallback+0x80>)
 8003ba0:	79db      	ldrb	r3, [r3, #7]
 8003ba2:	021b      	lsls	r3, r3, #8
 8003ba4:	b29b      	uxth	r3, r3
 8003ba6:	4a0b      	ldr	r2, [pc, #44]	@ (8003bd4 <HAL_I2C_MemRxCpltCallback+0x80>)
 8003ba8:	7992      	ldrb	r2, [r2, #6]
 8003baa:	4313      	orrs	r3, r2
 8003bac:	b29b      	uxth	r3, r3
 8003bae:	81fb      	strh	r3, [r7, #14]

        // Add data to circular buffer with current timestamp
        ColorBuffer_Put(&sensor_data, HAL_GetTick());
 8003bb0:	f000 f994 	bl	8003edc <HAL_GetTick>
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	f107 0308 	add.w	r3, r7, #8
 8003bba:	4611      	mov	r1, r2
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	f7fc fdf7 	bl	80007b0 <ColorBuffer_Put>
        UART_TX_FSend("DATA_ADDED_TO_BUFFER: C=%u R=%u G=%u B=%u\n",
                     sensor_data.c, sensor_data.r, sensor_data.g, sensor_data.b);
        #endif

        // Reset state to ready for next operation
        sensor_state = TCS_STATE_READY;
 8003bc2:	4b05      	ldr	r3, [pc, #20]	@ (8003bd8 <HAL_I2C_MemRxCpltCallback+0x84>)
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	701a      	strb	r2, [r3, #0]

        #ifdef TCS_DEBUG_ENABLE
        UART_TX_FSend("STATE_RESET_TO_READY\n");
        #endif
    }
}
 8003bc8:	bf00      	nop
 8003bca:	3710      	adds	r7, #16
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bd80      	pop	{r7, pc}
 8003bd0:	20002324 	.word	0x20002324
 8003bd4:	20002570 	.word	0x20002570
 8003bd8:	2000256c 	.word	0x2000256c

08003bdc <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b086      	sub	sp, #24
 8003be0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003be2:	f107 0308 	add.w	r3, r7, #8
 8003be6:	2200      	movs	r2, #0
 8003be8:	601a      	str	r2, [r3, #0]
 8003bea:	605a      	str	r2, [r3, #4]
 8003bec:	609a      	str	r2, [r3, #8]
 8003bee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003bf0:	463b      	mov	r3, r7
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	601a      	str	r2, [r3, #0]
 8003bf6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003bf8:	4b1d      	ldr	r3, [pc, #116]	@ (8003c70 <MX_TIM3_Init+0x94>)
 8003bfa:	4a1e      	ldr	r2, [pc, #120]	@ (8003c74 <MX_TIM3_Init+0x98>)
 8003bfc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8399;
 8003bfe:	4b1c      	ldr	r3, [pc, #112]	@ (8003c70 <MX_TIM3_Init+0x94>)
 8003c00:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8003c04:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c06:	4b1a      	ldr	r3, [pc, #104]	@ (8003c70 <MX_TIM3_Init+0x94>)
 8003c08:	2200      	movs	r2, #0
 8003c0a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9;
 8003c0c:	4b18      	ldr	r3, [pc, #96]	@ (8003c70 <MX_TIM3_Init+0x94>)
 8003c0e:	2209      	movs	r2, #9
 8003c10:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003c12:	4b17      	ldr	r3, [pc, #92]	@ (8003c70 <MX_TIM3_Init+0x94>)
 8003c14:	2200      	movs	r2, #0
 8003c16:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c18:	4b15      	ldr	r3, [pc, #84]	@ (8003c70 <MX_TIM3_Init+0x94>)
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003c1e:	4814      	ldr	r0, [pc, #80]	@ (8003c70 <MX_TIM3_Init+0x94>)
 8003c20:	f004 fefa 	bl	8008a18 <HAL_TIM_Base_Init>
 8003c24:	4603      	mov	r3, r0
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d001      	beq.n	8003c2e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8003c2a:	f7fd f987 	bl	8000f3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003c2e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003c32:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003c34:	f107 0308 	add.w	r3, r7, #8
 8003c38:	4619      	mov	r1, r3
 8003c3a:	480d      	ldr	r0, [pc, #52]	@ (8003c70 <MX_TIM3_Init+0x94>)
 8003c3c:	f005 f8cb 	bl	8008dd6 <HAL_TIM_ConfigClockSource>
 8003c40:	4603      	mov	r3, r0
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d001      	beq.n	8003c4a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8003c46:	f7fd f979 	bl	8000f3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003c4e:	2300      	movs	r3, #0
 8003c50:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003c52:	463b      	mov	r3, r7
 8003c54:	4619      	mov	r1, r3
 8003c56:	4806      	ldr	r0, [pc, #24]	@ (8003c70 <MX_TIM3_Init+0x94>)
 8003c58:	f005 faec 	bl	8009234 <HAL_TIMEx_MasterConfigSynchronization>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d001      	beq.n	8003c66 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8003c62:	f7fd f96b 	bl	8000f3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003c66:	bf00      	nop
 8003c68:	3718      	adds	r7, #24
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bd80      	pop	{r7, pc}
 8003c6e:	bf00      	nop
 8003c70:	20002578 	.word	0x20002578
 8003c74:	40000400 	.word	0x40000400

08003c78 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b084      	sub	sp, #16
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a0e      	ldr	r2, [pc, #56]	@ (8003cc0 <HAL_TIM_Base_MspInit+0x48>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d115      	bne.n	8003cb6 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	60fb      	str	r3, [r7, #12]
 8003c8e:	4b0d      	ldr	r3, [pc, #52]	@ (8003cc4 <HAL_TIM_Base_MspInit+0x4c>)
 8003c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c92:	4a0c      	ldr	r2, [pc, #48]	@ (8003cc4 <HAL_TIM_Base_MspInit+0x4c>)
 8003c94:	f043 0302 	orr.w	r3, r3, #2
 8003c98:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c9a:	4b0a      	ldr	r3, [pc, #40]	@ (8003cc4 <HAL_TIM_Base_MspInit+0x4c>)
 8003c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c9e:	f003 0302 	and.w	r3, r3, #2
 8003ca2:	60fb      	str	r3, [r7, #12]
 8003ca4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	2100      	movs	r1, #0
 8003caa:	201d      	movs	r0, #29
 8003cac:	f000 fa21 	bl	80040f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003cb0:	201d      	movs	r0, #29
 8003cb2:	f000 fa3a 	bl	800412a <HAL_NVIC_EnableIRQ>
  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8003cb6:	bf00      	nop
 8003cb8:	3710      	adds	r7, #16
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}
 8003cbe:	bf00      	nop
 8003cc0:	40000400 	.word	0x40000400
 8003cc4:	40023800 	.word	0x40023800

08003cc8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003ccc:	4b11      	ldr	r3, [pc, #68]	@ (8003d14 <MX_USART2_UART_Init+0x4c>)
 8003cce:	4a12      	ldr	r2, [pc, #72]	@ (8003d18 <MX_USART2_UART_Init+0x50>)
 8003cd0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003cd2:	4b10      	ldr	r3, [pc, #64]	@ (8003d14 <MX_USART2_UART_Init+0x4c>)
 8003cd4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003cd8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003cda:	4b0e      	ldr	r3, [pc, #56]	@ (8003d14 <MX_USART2_UART_Init+0x4c>)
 8003cdc:	2200      	movs	r2, #0
 8003cde:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003ce0:	4b0c      	ldr	r3, [pc, #48]	@ (8003d14 <MX_USART2_UART_Init+0x4c>)
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003ce6:	4b0b      	ldr	r3, [pc, #44]	@ (8003d14 <MX_USART2_UART_Init+0x4c>)
 8003ce8:	2200      	movs	r2, #0
 8003cea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003cec:	4b09      	ldr	r3, [pc, #36]	@ (8003d14 <MX_USART2_UART_Init+0x4c>)
 8003cee:	220c      	movs	r2, #12
 8003cf0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003cf2:	4b08      	ldr	r3, [pc, #32]	@ (8003d14 <MX_USART2_UART_Init+0x4c>)
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003cf8:	4b06      	ldr	r3, [pc, #24]	@ (8003d14 <MX_USART2_UART_Init+0x4c>)
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003cfe:	4805      	ldr	r0, [pc, #20]	@ (8003d14 <MX_USART2_UART_Init+0x4c>)
 8003d00:	f005 fb28 	bl	8009354 <HAL_UART_Init>
 8003d04:	4603      	mov	r3, r0
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d001      	beq.n	8003d0e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003d0a:	f7fd f917 	bl	8000f3c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003d0e:	bf00      	nop
 8003d10:	bd80      	pop	{r7, pc}
 8003d12:	bf00      	nop
 8003d14:	200025c0 	.word	0x200025c0
 8003d18:	40004400 	.word	0x40004400

08003d1c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b08a      	sub	sp, #40	@ 0x28
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d24:	f107 0314 	add.w	r3, r7, #20
 8003d28:	2200      	movs	r2, #0
 8003d2a:	601a      	str	r2, [r3, #0]
 8003d2c:	605a      	str	r2, [r3, #4]
 8003d2e:	609a      	str	r2, [r3, #8]
 8003d30:	60da      	str	r2, [r3, #12]
 8003d32:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4a1d      	ldr	r2, [pc, #116]	@ (8003db0 <HAL_UART_MspInit+0x94>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d133      	bne.n	8003da6 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003d3e:	2300      	movs	r3, #0
 8003d40:	613b      	str	r3, [r7, #16]
 8003d42:	4b1c      	ldr	r3, [pc, #112]	@ (8003db4 <HAL_UART_MspInit+0x98>)
 8003d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d46:	4a1b      	ldr	r2, [pc, #108]	@ (8003db4 <HAL_UART_MspInit+0x98>)
 8003d48:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d4e:	4b19      	ldr	r3, [pc, #100]	@ (8003db4 <HAL_UART_MspInit+0x98>)
 8003d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d56:	613b      	str	r3, [r7, #16]
 8003d58:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	60fb      	str	r3, [r7, #12]
 8003d5e:	4b15      	ldr	r3, [pc, #84]	@ (8003db4 <HAL_UART_MspInit+0x98>)
 8003d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d62:	4a14      	ldr	r2, [pc, #80]	@ (8003db4 <HAL_UART_MspInit+0x98>)
 8003d64:	f043 0301 	orr.w	r3, r3, #1
 8003d68:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d6a:	4b12      	ldr	r3, [pc, #72]	@ (8003db4 <HAL_UART_MspInit+0x98>)
 8003d6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d6e:	f003 0301 	and.w	r3, r3, #1
 8003d72:	60fb      	str	r3, [r7, #12]
 8003d74:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003d76:	230c      	movs	r3, #12
 8003d78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d7a:	2302      	movs	r3, #2
 8003d7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d82:	2303      	movs	r3, #3
 8003d84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003d86:	2307      	movs	r3, #7
 8003d88:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d8a:	f107 0314 	add.w	r3, r7, #20
 8003d8e:	4619      	mov	r1, r3
 8003d90:	4809      	ldr	r0, [pc, #36]	@ (8003db8 <HAL_UART_MspInit+0x9c>)
 8003d92:	f000 fe01 	bl	8004998 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003d96:	2200      	movs	r2, #0
 8003d98:	2100      	movs	r1, #0
 8003d9a:	2026      	movs	r0, #38	@ 0x26
 8003d9c:	f000 f9a9 	bl	80040f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003da0:	2026      	movs	r0, #38	@ 0x26
 8003da2:	f000 f9c2 	bl	800412a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003da6:	bf00      	nop
 8003da8:	3728      	adds	r7, #40	@ 0x28
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}
 8003dae:	bf00      	nop
 8003db0:	40004400 	.word	0x40004400
 8003db4:	40023800 	.word	0x40023800
 8003db8:	40020000 	.word	0x40020000

08003dbc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003dbc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003df4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003dc0:	f7ff fe1e 	bl	8003a00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003dc4:	480c      	ldr	r0, [pc, #48]	@ (8003df8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003dc6:	490d      	ldr	r1, [pc, #52]	@ (8003dfc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003dc8:	4a0d      	ldr	r2, [pc, #52]	@ (8003e00 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003dca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003dcc:	e002      	b.n	8003dd4 <LoopCopyDataInit>

08003dce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003dce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003dd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003dd2:	3304      	adds	r3, #4

08003dd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003dd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003dd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003dd8:	d3f9      	bcc.n	8003dce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003dda:	4a0a      	ldr	r2, [pc, #40]	@ (8003e04 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003ddc:	4c0a      	ldr	r4, [pc, #40]	@ (8003e08 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003dde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003de0:	e001      	b.n	8003de6 <LoopFillZerobss>

08003de2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003de2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003de4:	3204      	adds	r2, #4

08003de6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003de6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003de8:	d3fb      	bcc.n	8003de2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8003dea:	f006 fb01 	bl	800a3f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003dee:	f7fc ffeb 	bl	8000dc8 <main>
  bx  lr    
 8003df2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003df4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003df8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003dfc:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8003e00:	0800b090 	.word	0x0800b090
  ldr r2, =_sbss
 8003e04:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8003e08:	20002754 	.word	0x20002754

08003e0c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003e0c:	e7fe      	b.n	8003e0c <ADC_IRQHandler>
	...

08003e10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003e14:	4b0e      	ldr	r3, [pc, #56]	@ (8003e50 <HAL_Init+0x40>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a0d      	ldr	r2, [pc, #52]	@ (8003e50 <HAL_Init+0x40>)
 8003e1a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003e1e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003e20:	4b0b      	ldr	r3, [pc, #44]	@ (8003e50 <HAL_Init+0x40>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a0a      	ldr	r2, [pc, #40]	@ (8003e50 <HAL_Init+0x40>)
 8003e26:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003e2a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003e2c:	4b08      	ldr	r3, [pc, #32]	@ (8003e50 <HAL_Init+0x40>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4a07      	ldr	r2, [pc, #28]	@ (8003e50 <HAL_Init+0x40>)
 8003e32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e36:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003e38:	2003      	movs	r0, #3
 8003e3a:	f000 f94f 	bl	80040dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003e3e:	2000      	movs	r0, #0
 8003e40:	f000 f808 	bl	8003e54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003e44:	f7ff fd12 	bl	800386c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003e48:	2300      	movs	r3, #0
}
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	bd80      	pop	{r7, pc}
 8003e4e:	bf00      	nop
 8003e50:	40023c00 	.word	0x40023c00

08003e54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b082      	sub	sp, #8
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003e5c:	4b12      	ldr	r3, [pc, #72]	@ (8003ea8 <HAL_InitTick+0x54>)
 8003e5e:	681a      	ldr	r2, [r3, #0]
 8003e60:	4b12      	ldr	r3, [pc, #72]	@ (8003eac <HAL_InitTick+0x58>)
 8003e62:	781b      	ldrb	r3, [r3, #0]
 8003e64:	4619      	mov	r1, r3
 8003e66:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003e6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8003e6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e72:	4618      	mov	r0, r3
 8003e74:	f000 f967 	bl	8004146 <HAL_SYSTICK_Config>
 8003e78:	4603      	mov	r3, r0
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d001      	beq.n	8003e82 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	e00e      	b.n	8003ea0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2b0f      	cmp	r3, #15
 8003e86:	d80a      	bhi.n	8003e9e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003e88:	2200      	movs	r2, #0
 8003e8a:	6879      	ldr	r1, [r7, #4]
 8003e8c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003e90:	f000 f92f 	bl	80040f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003e94:	4a06      	ldr	r2, [pc, #24]	@ (8003eb0 <HAL_InitTick+0x5c>)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	e000      	b.n	8003ea0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003e9e:	2301      	movs	r3, #1
}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	3708      	adds	r7, #8
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bd80      	pop	{r7, pc}
 8003ea8:	20000008 	.word	0x20000008
 8003eac:	20000010 	.word	0x20000010
 8003eb0:	2000000c 	.word	0x2000000c

08003eb4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003eb8:	4b06      	ldr	r3, [pc, #24]	@ (8003ed4 <HAL_IncTick+0x20>)
 8003eba:	781b      	ldrb	r3, [r3, #0]
 8003ebc:	461a      	mov	r2, r3
 8003ebe:	4b06      	ldr	r3, [pc, #24]	@ (8003ed8 <HAL_IncTick+0x24>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4413      	add	r3, r2
 8003ec4:	4a04      	ldr	r2, [pc, #16]	@ (8003ed8 <HAL_IncTick+0x24>)
 8003ec6:	6013      	str	r3, [r2, #0]
}
 8003ec8:	bf00      	nop
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed0:	4770      	bx	lr
 8003ed2:	bf00      	nop
 8003ed4:	20000010 	.word	0x20000010
 8003ed8:	20002608 	.word	0x20002608

08003edc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003edc:	b480      	push	{r7}
 8003ede:	af00      	add	r7, sp, #0
  return uwTick;
 8003ee0:	4b03      	ldr	r3, [pc, #12]	@ (8003ef0 <HAL_GetTick+0x14>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eec:	4770      	bx	lr
 8003eee:	bf00      	nop
 8003ef0:	20002608 	.word	0x20002608

08003ef4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b084      	sub	sp, #16
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003efc:	f7ff ffee 	bl	8003edc <HAL_GetTick>
 8003f00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003f0c:	d005      	beq.n	8003f1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003f0e:	4b0a      	ldr	r3, [pc, #40]	@ (8003f38 <HAL_Delay+0x44>)
 8003f10:	781b      	ldrb	r3, [r3, #0]
 8003f12:	461a      	mov	r2, r3
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	4413      	add	r3, r2
 8003f18:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003f1a:	bf00      	nop
 8003f1c:	f7ff ffde 	bl	8003edc <HAL_GetTick>
 8003f20:	4602      	mov	r2, r0
 8003f22:	68bb      	ldr	r3, [r7, #8]
 8003f24:	1ad3      	subs	r3, r2, r3
 8003f26:	68fa      	ldr	r2, [r7, #12]
 8003f28:	429a      	cmp	r2, r3
 8003f2a:	d8f7      	bhi.n	8003f1c <HAL_Delay+0x28>
  {
  }
}
 8003f2c:	bf00      	nop
 8003f2e:	bf00      	nop
 8003f30:	3710      	adds	r7, #16
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bd80      	pop	{r7, pc}
 8003f36:	bf00      	nop
 8003f38:	20000010 	.word	0x20000010

08003f3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b085      	sub	sp, #20
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	f003 0307 	and.w	r3, r3, #7
 8003f4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f4c:	4b0c      	ldr	r3, [pc, #48]	@ (8003f80 <__NVIC_SetPriorityGrouping+0x44>)
 8003f4e:	68db      	ldr	r3, [r3, #12]
 8003f50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f52:	68ba      	ldr	r2, [r7, #8]
 8003f54:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003f58:	4013      	ands	r3, r2
 8003f5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003f64:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003f68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f6e:	4a04      	ldr	r2, [pc, #16]	@ (8003f80 <__NVIC_SetPriorityGrouping+0x44>)
 8003f70:	68bb      	ldr	r3, [r7, #8]
 8003f72:	60d3      	str	r3, [r2, #12]
}
 8003f74:	bf00      	nop
 8003f76:	3714      	adds	r7, #20
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7e:	4770      	bx	lr
 8003f80:	e000ed00 	.word	0xe000ed00

08003f84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003f84:	b480      	push	{r7}
 8003f86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f88:	4b04      	ldr	r3, [pc, #16]	@ (8003f9c <__NVIC_GetPriorityGrouping+0x18>)
 8003f8a:	68db      	ldr	r3, [r3, #12]
 8003f8c:	0a1b      	lsrs	r3, r3, #8
 8003f8e:	f003 0307 	and.w	r3, r3, #7
}
 8003f92:	4618      	mov	r0, r3
 8003f94:	46bd      	mov	sp, r7
 8003f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9a:	4770      	bx	lr
 8003f9c:	e000ed00 	.word	0xe000ed00

08003fa0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	b083      	sub	sp, #12
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003faa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	db0b      	blt.n	8003fca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003fb2:	79fb      	ldrb	r3, [r7, #7]
 8003fb4:	f003 021f 	and.w	r2, r3, #31
 8003fb8:	4907      	ldr	r1, [pc, #28]	@ (8003fd8 <__NVIC_EnableIRQ+0x38>)
 8003fba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fbe:	095b      	lsrs	r3, r3, #5
 8003fc0:	2001      	movs	r0, #1
 8003fc2:	fa00 f202 	lsl.w	r2, r0, r2
 8003fc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003fca:	bf00      	nop
 8003fcc:	370c      	adds	r7, #12
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd4:	4770      	bx	lr
 8003fd6:	bf00      	nop
 8003fd8:	e000e100 	.word	0xe000e100

08003fdc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003fdc:	b480      	push	{r7}
 8003fde:	b083      	sub	sp, #12
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	4603      	mov	r3, r0
 8003fe4:	6039      	str	r1, [r7, #0]
 8003fe6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fe8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	db0a      	blt.n	8004006 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	b2da      	uxtb	r2, r3
 8003ff4:	490c      	ldr	r1, [pc, #48]	@ (8004028 <__NVIC_SetPriority+0x4c>)
 8003ff6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ffa:	0112      	lsls	r2, r2, #4
 8003ffc:	b2d2      	uxtb	r2, r2
 8003ffe:	440b      	add	r3, r1
 8004000:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004004:	e00a      	b.n	800401c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	b2da      	uxtb	r2, r3
 800400a:	4908      	ldr	r1, [pc, #32]	@ (800402c <__NVIC_SetPriority+0x50>)
 800400c:	79fb      	ldrb	r3, [r7, #7]
 800400e:	f003 030f 	and.w	r3, r3, #15
 8004012:	3b04      	subs	r3, #4
 8004014:	0112      	lsls	r2, r2, #4
 8004016:	b2d2      	uxtb	r2, r2
 8004018:	440b      	add	r3, r1
 800401a:	761a      	strb	r2, [r3, #24]
}
 800401c:	bf00      	nop
 800401e:	370c      	adds	r7, #12
 8004020:	46bd      	mov	sp, r7
 8004022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004026:	4770      	bx	lr
 8004028:	e000e100 	.word	0xe000e100
 800402c:	e000ed00 	.word	0xe000ed00

08004030 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004030:	b480      	push	{r7}
 8004032:	b089      	sub	sp, #36	@ 0x24
 8004034:	af00      	add	r7, sp, #0
 8004036:	60f8      	str	r0, [r7, #12]
 8004038:	60b9      	str	r1, [r7, #8]
 800403a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	f003 0307 	and.w	r3, r3, #7
 8004042:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004044:	69fb      	ldr	r3, [r7, #28]
 8004046:	f1c3 0307 	rsb	r3, r3, #7
 800404a:	2b04      	cmp	r3, #4
 800404c:	bf28      	it	cs
 800404e:	2304      	movcs	r3, #4
 8004050:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004052:	69fb      	ldr	r3, [r7, #28]
 8004054:	3304      	adds	r3, #4
 8004056:	2b06      	cmp	r3, #6
 8004058:	d902      	bls.n	8004060 <NVIC_EncodePriority+0x30>
 800405a:	69fb      	ldr	r3, [r7, #28]
 800405c:	3b03      	subs	r3, #3
 800405e:	e000      	b.n	8004062 <NVIC_EncodePriority+0x32>
 8004060:	2300      	movs	r3, #0
 8004062:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004064:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004068:	69bb      	ldr	r3, [r7, #24]
 800406a:	fa02 f303 	lsl.w	r3, r2, r3
 800406e:	43da      	mvns	r2, r3
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	401a      	ands	r2, r3
 8004074:	697b      	ldr	r3, [r7, #20]
 8004076:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004078:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	fa01 f303 	lsl.w	r3, r1, r3
 8004082:	43d9      	mvns	r1, r3
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004088:	4313      	orrs	r3, r2
         );
}
 800408a:	4618      	mov	r0, r3
 800408c:	3724      	adds	r7, #36	@ 0x24
 800408e:	46bd      	mov	sp, r7
 8004090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004094:	4770      	bx	lr
	...

08004098 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b082      	sub	sp, #8
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	3b01      	subs	r3, #1
 80040a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80040a8:	d301      	bcc.n	80040ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80040aa:	2301      	movs	r3, #1
 80040ac:	e00f      	b.n	80040ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80040ae:	4a0a      	ldr	r2, [pc, #40]	@ (80040d8 <SysTick_Config+0x40>)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	3b01      	subs	r3, #1
 80040b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80040b6:	210f      	movs	r1, #15
 80040b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80040bc:	f7ff ff8e 	bl	8003fdc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80040c0:	4b05      	ldr	r3, [pc, #20]	@ (80040d8 <SysTick_Config+0x40>)
 80040c2:	2200      	movs	r2, #0
 80040c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80040c6:	4b04      	ldr	r3, [pc, #16]	@ (80040d8 <SysTick_Config+0x40>)
 80040c8:	2207      	movs	r2, #7
 80040ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80040cc:	2300      	movs	r3, #0
}
 80040ce:	4618      	mov	r0, r3
 80040d0:	3708      	adds	r7, #8
 80040d2:	46bd      	mov	sp, r7
 80040d4:	bd80      	pop	{r7, pc}
 80040d6:	bf00      	nop
 80040d8:	e000e010 	.word	0xe000e010

080040dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b082      	sub	sp, #8
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80040e4:	6878      	ldr	r0, [r7, #4]
 80040e6:	f7ff ff29 	bl	8003f3c <__NVIC_SetPriorityGrouping>
}
 80040ea:	bf00      	nop
 80040ec:	3708      	adds	r7, #8
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bd80      	pop	{r7, pc}

080040f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80040f2:	b580      	push	{r7, lr}
 80040f4:	b086      	sub	sp, #24
 80040f6:	af00      	add	r7, sp, #0
 80040f8:	4603      	mov	r3, r0
 80040fa:	60b9      	str	r1, [r7, #8]
 80040fc:	607a      	str	r2, [r7, #4]
 80040fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004100:	2300      	movs	r3, #0
 8004102:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004104:	f7ff ff3e 	bl	8003f84 <__NVIC_GetPriorityGrouping>
 8004108:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800410a:	687a      	ldr	r2, [r7, #4]
 800410c:	68b9      	ldr	r1, [r7, #8]
 800410e:	6978      	ldr	r0, [r7, #20]
 8004110:	f7ff ff8e 	bl	8004030 <NVIC_EncodePriority>
 8004114:	4602      	mov	r2, r0
 8004116:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800411a:	4611      	mov	r1, r2
 800411c:	4618      	mov	r0, r3
 800411e:	f7ff ff5d 	bl	8003fdc <__NVIC_SetPriority>
}
 8004122:	bf00      	nop
 8004124:	3718      	adds	r7, #24
 8004126:	46bd      	mov	sp, r7
 8004128:	bd80      	pop	{r7, pc}

0800412a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800412a:	b580      	push	{r7, lr}
 800412c:	b082      	sub	sp, #8
 800412e:	af00      	add	r7, sp, #0
 8004130:	4603      	mov	r3, r0
 8004132:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004134:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004138:	4618      	mov	r0, r3
 800413a:	f7ff ff31 	bl	8003fa0 <__NVIC_EnableIRQ>
}
 800413e:	bf00      	nop
 8004140:	3708      	adds	r7, #8
 8004142:	46bd      	mov	sp, r7
 8004144:	bd80      	pop	{r7, pc}

08004146 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004146:	b580      	push	{r7, lr}
 8004148:	b082      	sub	sp, #8
 800414a:	af00      	add	r7, sp, #0
 800414c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800414e:	6878      	ldr	r0, [r7, #4]
 8004150:	f7ff ffa2 	bl	8004098 <SysTick_Config>
 8004154:	4603      	mov	r3, r0
}
 8004156:	4618      	mov	r0, r3
 8004158:	3708      	adds	r7, #8
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}
	...

08004160 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b086      	sub	sp, #24
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004168:	2300      	movs	r3, #0
 800416a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800416c:	f7ff feb6 	bl	8003edc <HAL_GetTick>
 8004170:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d101      	bne.n	800417c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	e099      	b.n	80042b0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2202      	movs	r2, #2
 8004180:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2200      	movs	r2, #0
 8004188:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	681a      	ldr	r2, [r3, #0]
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f022 0201 	bic.w	r2, r2, #1
 800419a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800419c:	e00f      	b.n	80041be <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800419e:	f7ff fe9d 	bl	8003edc <HAL_GetTick>
 80041a2:	4602      	mov	r2, r0
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	1ad3      	subs	r3, r2, r3
 80041a8:	2b05      	cmp	r3, #5
 80041aa:	d908      	bls.n	80041be <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2220      	movs	r2, #32
 80041b0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2203      	movs	r2, #3
 80041b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80041ba:	2303      	movs	r3, #3
 80041bc:	e078      	b.n	80042b0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f003 0301 	and.w	r3, r3, #1
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d1e8      	bne.n	800419e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80041d4:	697a      	ldr	r2, [r7, #20]
 80041d6:	4b38      	ldr	r3, [pc, #224]	@ (80042b8 <HAL_DMA_Init+0x158>)
 80041d8:	4013      	ands	r3, r2
 80041da:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	685a      	ldr	r2, [r3, #4]
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	689b      	ldr	r3, [r3, #8]
 80041e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80041ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	691b      	ldr	r3, [r3, #16]
 80041f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80041f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	699b      	ldr	r3, [r3, #24]
 80041fc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004202:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6a1b      	ldr	r3, [r3, #32]
 8004208:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800420a:	697a      	ldr	r2, [r7, #20]
 800420c:	4313      	orrs	r3, r2
 800420e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004214:	2b04      	cmp	r3, #4
 8004216:	d107      	bne.n	8004228 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004220:	4313      	orrs	r3, r2
 8004222:	697a      	ldr	r2, [r7, #20]
 8004224:	4313      	orrs	r3, r2
 8004226:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	697a      	ldr	r2, [r7, #20]
 800422e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	695b      	ldr	r3, [r3, #20]
 8004236:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	f023 0307 	bic.w	r3, r3, #7
 800423e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004244:	697a      	ldr	r2, [r7, #20]
 8004246:	4313      	orrs	r3, r2
 8004248:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800424e:	2b04      	cmp	r3, #4
 8004250:	d117      	bne.n	8004282 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004256:	697a      	ldr	r2, [r7, #20]
 8004258:	4313      	orrs	r3, r2
 800425a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004260:	2b00      	cmp	r3, #0
 8004262:	d00e      	beq.n	8004282 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004264:	6878      	ldr	r0, [r7, #4]
 8004266:	f000 fb1b 	bl	80048a0 <DMA_CheckFifoParam>
 800426a:	4603      	mov	r3, r0
 800426c:	2b00      	cmp	r3, #0
 800426e:	d008      	beq.n	8004282 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2240      	movs	r2, #64	@ 0x40
 8004274:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2201      	movs	r2, #1
 800427a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800427e:	2301      	movs	r3, #1
 8004280:	e016      	b.n	80042b0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	697a      	ldr	r2, [r7, #20]
 8004288:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800428a:	6878      	ldr	r0, [r7, #4]
 800428c:	f000 fad2 	bl	8004834 <DMA_CalcBaseAndBitshift>
 8004290:	4603      	mov	r3, r0
 8004292:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004298:	223f      	movs	r2, #63	@ 0x3f
 800429a:	409a      	lsls	r2, r3
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2200      	movs	r2, #0
 80042a4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2201      	movs	r2, #1
 80042aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80042ae:	2300      	movs	r3, #0
}
 80042b0:	4618      	mov	r0, r3
 80042b2:	3718      	adds	r7, #24
 80042b4:	46bd      	mov	sp, r7
 80042b6:	bd80      	pop	{r7, pc}
 80042b8:	f010803f 	.word	0xf010803f

080042bc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b086      	sub	sp, #24
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	60f8      	str	r0, [r7, #12]
 80042c4:	60b9      	str	r1, [r7, #8]
 80042c6:	607a      	str	r2, [r7, #4]
 80042c8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80042ca:	2300      	movs	r3, #0
 80042cc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042d2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80042da:	2b01      	cmp	r3, #1
 80042dc:	d101      	bne.n	80042e2 <HAL_DMA_Start_IT+0x26>
 80042de:	2302      	movs	r3, #2
 80042e0:	e040      	b.n	8004364 <HAL_DMA_Start_IT+0xa8>
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	2201      	movs	r2, #1
 80042e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80042f0:	b2db      	uxtb	r3, r3
 80042f2:	2b01      	cmp	r3, #1
 80042f4:	d12f      	bne.n	8004356 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	2202      	movs	r2, #2
 80042fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	2200      	movs	r2, #0
 8004302:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	687a      	ldr	r2, [r7, #4]
 8004308:	68b9      	ldr	r1, [r7, #8]
 800430a:	68f8      	ldr	r0, [r7, #12]
 800430c:	f000 fa64 	bl	80047d8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004314:	223f      	movs	r2, #63	@ 0x3f
 8004316:	409a      	lsls	r2, r3
 8004318:	693b      	ldr	r3, [r7, #16]
 800431a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	681a      	ldr	r2, [r3, #0]
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f042 0216 	orr.w	r2, r2, #22
 800432a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004330:	2b00      	cmp	r3, #0
 8004332:	d007      	beq.n	8004344 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	681a      	ldr	r2, [r3, #0]
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f042 0208 	orr.w	r2, r2, #8
 8004342:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	681a      	ldr	r2, [r3, #0]
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f042 0201 	orr.w	r2, r2, #1
 8004352:	601a      	str	r2, [r3, #0]
 8004354:	e005      	b.n	8004362 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	2200      	movs	r2, #0
 800435a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800435e:	2302      	movs	r3, #2
 8004360:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004362:	7dfb      	ldrb	r3, [r7, #23]
}
 8004364:	4618      	mov	r0, r3
 8004366:	3718      	adds	r7, #24
 8004368:	46bd      	mov	sp, r7
 800436a:	bd80      	pop	{r7, pc}

0800436c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b084      	sub	sp, #16
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004378:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800437a:	f7ff fdaf 	bl	8003edc <HAL_GetTick>
 800437e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004386:	b2db      	uxtb	r3, r3
 8004388:	2b02      	cmp	r3, #2
 800438a:	d008      	beq.n	800439e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2280      	movs	r2, #128	@ 0x80
 8004390:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2200      	movs	r2, #0
 8004396:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800439a:	2301      	movs	r3, #1
 800439c:	e052      	b.n	8004444 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	681a      	ldr	r2, [r3, #0]
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f022 0216 	bic.w	r2, r2, #22
 80043ac:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	695a      	ldr	r2, [r3, #20]
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80043bc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d103      	bne.n	80043ce <HAL_DMA_Abort+0x62>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d007      	beq.n	80043de <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	681a      	ldr	r2, [r3, #0]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f022 0208 	bic.w	r2, r2, #8
 80043dc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	681a      	ldr	r2, [r3, #0]
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f022 0201 	bic.w	r2, r2, #1
 80043ec:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80043ee:	e013      	b.n	8004418 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80043f0:	f7ff fd74 	bl	8003edc <HAL_GetTick>
 80043f4:	4602      	mov	r2, r0
 80043f6:	68bb      	ldr	r3, [r7, #8]
 80043f8:	1ad3      	subs	r3, r2, r3
 80043fa:	2b05      	cmp	r3, #5
 80043fc:	d90c      	bls.n	8004418 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2220      	movs	r2, #32
 8004402:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2203      	movs	r2, #3
 8004408:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2200      	movs	r2, #0
 8004410:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004414:	2303      	movs	r3, #3
 8004416:	e015      	b.n	8004444 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f003 0301 	and.w	r3, r3, #1
 8004422:	2b00      	cmp	r3, #0
 8004424:	d1e4      	bne.n	80043f0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800442a:	223f      	movs	r2, #63	@ 0x3f
 800442c:	409a      	lsls	r2, r3
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2201      	movs	r2, #1
 8004436:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2200      	movs	r2, #0
 800443e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8004442:	2300      	movs	r3, #0
}
 8004444:	4618      	mov	r0, r3
 8004446:	3710      	adds	r7, #16
 8004448:	46bd      	mov	sp, r7
 800444a:	bd80      	pop	{r7, pc}

0800444c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800444c:	b480      	push	{r7}
 800444e:	b083      	sub	sp, #12
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800445a:	b2db      	uxtb	r3, r3
 800445c:	2b02      	cmp	r3, #2
 800445e:	d004      	beq.n	800446a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2280      	movs	r2, #128	@ 0x80
 8004464:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004466:	2301      	movs	r3, #1
 8004468:	e00c      	b.n	8004484 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2205      	movs	r2, #5
 800446e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	681a      	ldr	r2, [r3, #0]
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f022 0201 	bic.w	r2, r2, #1
 8004480:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004482:	2300      	movs	r3, #0
}
 8004484:	4618      	mov	r0, r3
 8004486:	370c      	adds	r7, #12
 8004488:	46bd      	mov	sp, r7
 800448a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448e:	4770      	bx	lr

08004490 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b086      	sub	sp, #24
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004498:	2300      	movs	r3, #0
 800449a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800449c:	4b8e      	ldr	r3, [pc, #568]	@ (80046d8 <HAL_DMA_IRQHandler+0x248>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4a8e      	ldr	r2, [pc, #568]	@ (80046dc <HAL_DMA_IRQHandler+0x24c>)
 80044a2:	fba2 2303 	umull	r2, r3, r2, r3
 80044a6:	0a9b      	lsrs	r3, r3, #10
 80044a8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044ae:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80044b0:	693b      	ldr	r3, [r7, #16]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044ba:	2208      	movs	r2, #8
 80044bc:	409a      	lsls	r2, r3
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	4013      	ands	r3, r2
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d01a      	beq.n	80044fc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f003 0304 	and.w	r3, r3, #4
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d013      	beq.n	80044fc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	681a      	ldr	r2, [r3, #0]
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f022 0204 	bic.w	r2, r2, #4
 80044e2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044e8:	2208      	movs	r2, #8
 80044ea:	409a      	lsls	r2, r3
 80044ec:	693b      	ldr	r3, [r7, #16]
 80044ee:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044f4:	f043 0201 	orr.w	r2, r3, #1
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004500:	2201      	movs	r2, #1
 8004502:	409a      	lsls	r2, r3
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	4013      	ands	r3, r2
 8004508:	2b00      	cmp	r3, #0
 800450a:	d012      	beq.n	8004532 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	695b      	ldr	r3, [r3, #20]
 8004512:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004516:	2b00      	cmp	r3, #0
 8004518:	d00b      	beq.n	8004532 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800451e:	2201      	movs	r2, #1
 8004520:	409a      	lsls	r2, r3
 8004522:	693b      	ldr	r3, [r7, #16]
 8004524:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800452a:	f043 0202 	orr.w	r2, r3, #2
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004536:	2204      	movs	r2, #4
 8004538:	409a      	lsls	r2, r3
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	4013      	ands	r3, r2
 800453e:	2b00      	cmp	r3, #0
 8004540:	d012      	beq.n	8004568 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f003 0302 	and.w	r3, r3, #2
 800454c:	2b00      	cmp	r3, #0
 800454e:	d00b      	beq.n	8004568 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004554:	2204      	movs	r2, #4
 8004556:	409a      	lsls	r2, r3
 8004558:	693b      	ldr	r3, [r7, #16]
 800455a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004560:	f043 0204 	orr.w	r2, r3, #4
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800456c:	2210      	movs	r2, #16
 800456e:	409a      	lsls	r2, r3
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	4013      	ands	r3, r2
 8004574:	2b00      	cmp	r3, #0
 8004576:	d043      	beq.n	8004600 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f003 0308 	and.w	r3, r3, #8
 8004582:	2b00      	cmp	r3, #0
 8004584:	d03c      	beq.n	8004600 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800458a:	2210      	movs	r2, #16
 800458c:	409a      	lsls	r2, r3
 800458e:	693b      	ldr	r3, [r7, #16]
 8004590:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800459c:	2b00      	cmp	r3, #0
 800459e:	d018      	beq.n	80045d2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d108      	bne.n	80045c0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d024      	beq.n	8004600 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ba:	6878      	ldr	r0, [r7, #4]
 80045bc:	4798      	blx	r3
 80045be:	e01f      	b.n	8004600 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d01b      	beq.n	8004600 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045cc:	6878      	ldr	r0, [r7, #4]
 80045ce:	4798      	blx	r3
 80045d0:	e016      	b.n	8004600 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d107      	bne.n	80045f0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	681a      	ldr	r2, [r3, #0]
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f022 0208 	bic.w	r2, r2, #8
 80045ee:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d003      	beq.n	8004600 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045fc:	6878      	ldr	r0, [r7, #4]
 80045fe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004604:	2220      	movs	r2, #32
 8004606:	409a      	lsls	r2, r3
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	4013      	ands	r3, r2
 800460c:	2b00      	cmp	r3, #0
 800460e:	f000 808f 	beq.w	8004730 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f003 0310 	and.w	r3, r3, #16
 800461c:	2b00      	cmp	r3, #0
 800461e:	f000 8087 	beq.w	8004730 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004626:	2220      	movs	r2, #32
 8004628:	409a      	lsls	r2, r3
 800462a:	693b      	ldr	r3, [r7, #16]
 800462c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004634:	b2db      	uxtb	r3, r3
 8004636:	2b05      	cmp	r3, #5
 8004638:	d136      	bne.n	80046a8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	681a      	ldr	r2, [r3, #0]
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f022 0216 	bic.w	r2, r2, #22
 8004648:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	695a      	ldr	r2, [r3, #20]
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004658:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800465e:	2b00      	cmp	r3, #0
 8004660:	d103      	bne.n	800466a <HAL_DMA_IRQHandler+0x1da>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004666:	2b00      	cmp	r3, #0
 8004668:	d007      	beq.n	800467a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	681a      	ldr	r2, [r3, #0]
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f022 0208 	bic.w	r2, r2, #8
 8004678:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800467e:	223f      	movs	r2, #63	@ 0x3f
 8004680:	409a      	lsls	r2, r3
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2201      	movs	r2, #1
 800468a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2200      	movs	r2, #0
 8004692:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800469a:	2b00      	cmp	r3, #0
 800469c:	d07e      	beq.n	800479c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046a2:	6878      	ldr	r0, [r7, #4]
 80046a4:	4798      	blx	r3
        }
        return;
 80046a6:	e079      	b.n	800479c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d01d      	beq.n	80046f2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d10d      	bne.n	80046e0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d031      	beq.n	8004730 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046d0:	6878      	ldr	r0, [r7, #4]
 80046d2:	4798      	blx	r3
 80046d4:	e02c      	b.n	8004730 <HAL_DMA_IRQHandler+0x2a0>
 80046d6:	bf00      	nop
 80046d8:	20000008 	.word	0x20000008
 80046dc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d023      	beq.n	8004730 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046ec:	6878      	ldr	r0, [r7, #4]
 80046ee:	4798      	blx	r3
 80046f0:	e01e      	b.n	8004730 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d10f      	bne.n	8004720 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	681a      	ldr	r2, [r3, #0]
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f022 0210 	bic.w	r2, r2, #16
 800470e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2201      	movs	r2, #1
 8004714:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2200      	movs	r2, #0
 800471c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004724:	2b00      	cmp	r3, #0
 8004726:	d003      	beq.n	8004730 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800472c:	6878      	ldr	r0, [r7, #4]
 800472e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004734:	2b00      	cmp	r3, #0
 8004736:	d032      	beq.n	800479e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800473c:	f003 0301 	and.w	r3, r3, #1
 8004740:	2b00      	cmp	r3, #0
 8004742:	d022      	beq.n	800478a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2205      	movs	r2, #5
 8004748:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	681a      	ldr	r2, [r3, #0]
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f022 0201 	bic.w	r2, r2, #1
 800475a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	3301      	adds	r3, #1
 8004760:	60bb      	str	r3, [r7, #8]
 8004762:	697a      	ldr	r2, [r7, #20]
 8004764:	429a      	cmp	r2, r3
 8004766:	d307      	bcc.n	8004778 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f003 0301 	and.w	r3, r3, #1
 8004772:	2b00      	cmp	r3, #0
 8004774:	d1f2      	bne.n	800475c <HAL_DMA_IRQHandler+0x2cc>
 8004776:	e000      	b.n	800477a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004778:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2201      	movs	r2, #1
 800477e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	2200      	movs	r2, #0
 8004786:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800478e:	2b00      	cmp	r3, #0
 8004790:	d005      	beq.n	800479e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004796:	6878      	ldr	r0, [r7, #4]
 8004798:	4798      	blx	r3
 800479a:	e000      	b.n	800479e <HAL_DMA_IRQHandler+0x30e>
        return;
 800479c:	bf00      	nop
    }
  }
}
 800479e:	3718      	adds	r7, #24
 80047a0:	46bd      	mov	sp, r7
 80047a2:	bd80      	pop	{r7, pc}

080047a4 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80047a4:	b480      	push	{r7}
 80047a6:	b083      	sub	sp, #12
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80047b2:	b2db      	uxtb	r3, r3
}
 80047b4:	4618      	mov	r0, r3
 80047b6:	370c      	adds	r7, #12
 80047b8:	46bd      	mov	sp, r7
 80047ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047be:	4770      	bx	lr

080047c0 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80047c0:	b480      	push	{r7}
 80047c2:	b083      	sub	sp, #12
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80047cc:	4618      	mov	r0, r3
 80047ce:	370c      	adds	r7, #12
 80047d0:	46bd      	mov	sp, r7
 80047d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d6:	4770      	bx	lr

080047d8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80047d8:	b480      	push	{r7}
 80047da:	b085      	sub	sp, #20
 80047dc:	af00      	add	r7, sp, #0
 80047de:	60f8      	str	r0, [r7, #12]
 80047e0:	60b9      	str	r1, [r7, #8]
 80047e2:	607a      	str	r2, [r7, #4]
 80047e4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	681a      	ldr	r2, [r3, #0]
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80047f4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	683a      	ldr	r2, [r7, #0]
 80047fc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	689b      	ldr	r3, [r3, #8]
 8004802:	2b40      	cmp	r3, #64	@ 0x40
 8004804:	d108      	bne.n	8004818 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	687a      	ldr	r2, [r7, #4]
 800480c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	68ba      	ldr	r2, [r7, #8]
 8004814:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004816:	e007      	b.n	8004828 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	68ba      	ldr	r2, [r7, #8]
 800481e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	687a      	ldr	r2, [r7, #4]
 8004826:	60da      	str	r2, [r3, #12]
}
 8004828:	bf00      	nop
 800482a:	3714      	adds	r7, #20
 800482c:	46bd      	mov	sp, r7
 800482e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004832:	4770      	bx	lr

08004834 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004834:	b480      	push	{r7}
 8004836:	b085      	sub	sp, #20
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	b2db      	uxtb	r3, r3
 8004842:	3b10      	subs	r3, #16
 8004844:	4a14      	ldr	r2, [pc, #80]	@ (8004898 <DMA_CalcBaseAndBitshift+0x64>)
 8004846:	fba2 2303 	umull	r2, r3, r2, r3
 800484a:	091b      	lsrs	r3, r3, #4
 800484c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800484e:	4a13      	ldr	r2, [pc, #76]	@ (800489c <DMA_CalcBaseAndBitshift+0x68>)
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	4413      	add	r3, r2
 8004854:	781b      	ldrb	r3, [r3, #0]
 8004856:	461a      	mov	r2, r3
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	2b03      	cmp	r3, #3
 8004860:	d909      	bls.n	8004876 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800486a:	f023 0303 	bic.w	r3, r3, #3
 800486e:	1d1a      	adds	r2, r3, #4
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	659a      	str	r2, [r3, #88]	@ 0x58
 8004874:	e007      	b.n	8004886 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800487e:	f023 0303 	bic.w	r3, r3, #3
 8004882:	687a      	ldr	r2, [r7, #4]
 8004884:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800488a:	4618      	mov	r0, r3
 800488c:	3714      	adds	r7, #20
 800488e:	46bd      	mov	sp, r7
 8004890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004894:	4770      	bx	lr
 8004896:	bf00      	nop
 8004898:	aaaaaaab 	.word	0xaaaaaaab
 800489c:	0800b044 	.word	0x0800b044

080048a0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80048a0:	b480      	push	{r7}
 80048a2:	b085      	sub	sp, #20
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048a8:	2300      	movs	r3, #0
 80048aa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048b0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	699b      	ldr	r3, [r3, #24]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d11f      	bne.n	80048fa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80048ba:	68bb      	ldr	r3, [r7, #8]
 80048bc:	2b03      	cmp	r3, #3
 80048be:	d856      	bhi.n	800496e <DMA_CheckFifoParam+0xce>
 80048c0:	a201      	add	r2, pc, #4	@ (adr r2, 80048c8 <DMA_CheckFifoParam+0x28>)
 80048c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048c6:	bf00      	nop
 80048c8:	080048d9 	.word	0x080048d9
 80048cc:	080048eb 	.word	0x080048eb
 80048d0:	080048d9 	.word	0x080048d9
 80048d4:	0800496f 	.word	0x0800496f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048dc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d046      	beq.n	8004972 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80048e4:	2301      	movs	r3, #1
 80048e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80048e8:	e043      	b.n	8004972 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048ee:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80048f2:	d140      	bne.n	8004976 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80048f4:	2301      	movs	r3, #1
 80048f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80048f8:	e03d      	b.n	8004976 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	699b      	ldr	r3, [r3, #24]
 80048fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004902:	d121      	bne.n	8004948 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004904:	68bb      	ldr	r3, [r7, #8]
 8004906:	2b03      	cmp	r3, #3
 8004908:	d837      	bhi.n	800497a <DMA_CheckFifoParam+0xda>
 800490a:	a201      	add	r2, pc, #4	@ (adr r2, 8004910 <DMA_CheckFifoParam+0x70>)
 800490c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004910:	08004921 	.word	0x08004921
 8004914:	08004927 	.word	0x08004927
 8004918:	08004921 	.word	0x08004921
 800491c:	08004939 	.word	0x08004939
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004920:	2301      	movs	r3, #1
 8004922:	73fb      	strb	r3, [r7, #15]
      break;
 8004924:	e030      	b.n	8004988 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800492a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800492e:	2b00      	cmp	r3, #0
 8004930:	d025      	beq.n	800497e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004932:	2301      	movs	r3, #1
 8004934:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004936:	e022      	b.n	800497e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800493c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004940:	d11f      	bne.n	8004982 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004942:	2301      	movs	r3, #1
 8004944:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004946:	e01c      	b.n	8004982 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004948:	68bb      	ldr	r3, [r7, #8]
 800494a:	2b02      	cmp	r3, #2
 800494c:	d903      	bls.n	8004956 <DMA_CheckFifoParam+0xb6>
 800494e:	68bb      	ldr	r3, [r7, #8]
 8004950:	2b03      	cmp	r3, #3
 8004952:	d003      	beq.n	800495c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004954:	e018      	b.n	8004988 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004956:	2301      	movs	r3, #1
 8004958:	73fb      	strb	r3, [r7, #15]
      break;
 800495a:	e015      	b.n	8004988 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004960:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004964:	2b00      	cmp	r3, #0
 8004966:	d00e      	beq.n	8004986 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004968:	2301      	movs	r3, #1
 800496a:	73fb      	strb	r3, [r7, #15]
      break;
 800496c:	e00b      	b.n	8004986 <DMA_CheckFifoParam+0xe6>
      break;
 800496e:	bf00      	nop
 8004970:	e00a      	b.n	8004988 <DMA_CheckFifoParam+0xe8>
      break;
 8004972:	bf00      	nop
 8004974:	e008      	b.n	8004988 <DMA_CheckFifoParam+0xe8>
      break;
 8004976:	bf00      	nop
 8004978:	e006      	b.n	8004988 <DMA_CheckFifoParam+0xe8>
      break;
 800497a:	bf00      	nop
 800497c:	e004      	b.n	8004988 <DMA_CheckFifoParam+0xe8>
      break;
 800497e:	bf00      	nop
 8004980:	e002      	b.n	8004988 <DMA_CheckFifoParam+0xe8>
      break;   
 8004982:	bf00      	nop
 8004984:	e000      	b.n	8004988 <DMA_CheckFifoParam+0xe8>
      break;
 8004986:	bf00      	nop
    }
  } 
  
  return status; 
 8004988:	7bfb      	ldrb	r3, [r7, #15]
}
 800498a:	4618      	mov	r0, r3
 800498c:	3714      	adds	r7, #20
 800498e:	46bd      	mov	sp, r7
 8004990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004994:	4770      	bx	lr
 8004996:	bf00      	nop

08004998 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004998:	b480      	push	{r7}
 800499a:	b089      	sub	sp, #36	@ 0x24
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
 80049a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80049a2:	2300      	movs	r3, #0
 80049a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80049a6:	2300      	movs	r3, #0
 80049a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80049aa:	2300      	movs	r3, #0
 80049ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80049ae:	2300      	movs	r3, #0
 80049b0:	61fb      	str	r3, [r7, #28]
 80049b2:	e165      	b.n	8004c80 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80049b4:	2201      	movs	r2, #1
 80049b6:	69fb      	ldr	r3, [r7, #28]
 80049b8:	fa02 f303 	lsl.w	r3, r2, r3
 80049bc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	697a      	ldr	r2, [r7, #20]
 80049c4:	4013      	ands	r3, r2
 80049c6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80049c8:	693a      	ldr	r2, [r7, #16]
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	429a      	cmp	r2, r3
 80049ce:	f040 8154 	bne.w	8004c7a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	f003 0303 	and.w	r3, r3, #3
 80049da:	2b01      	cmp	r3, #1
 80049dc:	d005      	beq.n	80049ea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80049e6:	2b02      	cmp	r3, #2
 80049e8:	d130      	bne.n	8004a4c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	689b      	ldr	r3, [r3, #8]
 80049ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80049f0:	69fb      	ldr	r3, [r7, #28]
 80049f2:	005b      	lsls	r3, r3, #1
 80049f4:	2203      	movs	r2, #3
 80049f6:	fa02 f303 	lsl.w	r3, r2, r3
 80049fa:	43db      	mvns	r3, r3
 80049fc:	69ba      	ldr	r2, [r7, #24]
 80049fe:	4013      	ands	r3, r2
 8004a00:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	68da      	ldr	r2, [r3, #12]
 8004a06:	69fb      	ldr	r3, [r7, #28]
 8004a08:	005b      	lsls	r3, r3, #1
 8004a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a0e:	69ba      	ldr	r2, [r7, #24]
 8004a10:	4313      	orrs	r3, r2
 8004a12:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	69ba      	ldr	r2, [r7, #24]
 8004a18:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004a20:	2201      	movs	r2, #1
 8004a22:	69fb      	ldr	r3, [r7, #28]
 8004a24:	fa02 f303 	lsl.w	r3, r2, r3
 8004a28:	43db      	mvns	r3, r3
 8004a2a:	69ba      	ldr	r2, [r7, #24]
 8004a2c:	4013      	ands	r3, r2
 8004a2e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	091b      	lsrs	r3, r3, #4
 8004a36:	f003 0201 	and.w	r2, r3, #1
 8004a3a:	69fb      	ldr	r3, [r7, #28]
 8004a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a40:	69ba      	ldr	r2, [r7, #24]
 8004a42:	4313      	orrs	r3, r2
 8004a44:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	69ba      	ldr	r2, [r7, #24]
 8004a4a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	f003 0303 	and.w	r3, r3, #3
 8004a54:	2b03      	cmp	r3, #3
 8004a56:	d017      	beq.n	8004a88 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	68db      	ldr	r3, [r3, #12]
 8004a5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004a5e:	69fb      	ldr	r3, [r7, #28]
 8004a60:	005b      	lsls	r3, r3, #1
 8004a62:	2203      	movs	r2, #3
 8004a64:	fa02 f303 	lsl.w	r3, r2, r3
 8004a68:	43db      	mvns	r3, r3
 8004a6a:	69ba      	ldr	r2, [r7, #24]
 8004a6c:	4013      	ands	r3, r2
 8004a6e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	689a      	ldr	r2, [r3, #8]
 8004a74:	69fb      	ldr	r3, [r7, #28]
 8004a76:	005b      	lsls	r3, r3, #1
 8004a78:	fa02 f303 	lsl.w	r3, r2, r3
 8004a7c:	69ba      	ldr	r2, [r7, #24]
 8004a7e:	4313      	orrs	r3, r2
 8004a80:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	69ba      	ldr	r2, [r7, #24]
 8004a86:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	f003 0303 	and.w	r3, r3, #3
 8004a90:	2b02      	cmp	r3, #2
 8004a92:	d123      	bne.n	8004adc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004a94:	69fb      	ldr	r3, [r7, #28]
 8004a96:	08da      	lsrs	r2, r3, #3
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	3208      	adds	r2, #8
 8004a9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004aa0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004aa2:	69fb      	ldr	r3, [r7, #28]
 8004aa4:	f003 0307 	and.w	r3, r3, #7
 8004aa8:	009b      	lsls	r3, r3, #2
 8004aaa:	220f      	movs	r2, #15
 8004aac:	fa02 f303 	lsl.w	r3, r2, r3
 8004ab0:	43db      	mvns	r3, r3
 8004ab2:	69ba      	ldr	r2, [r7, #24]
 8004ab4:	4013      	ands	r3, r2
 8004ab6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	691a      	ldr	r2, [r3, #16]
 8004abc:	69fb      	ldr	r3, [r7, #28]
 8004abe:	f003 0307 	and.w	r3, r3, #7
 8004ac2:	009b      	lsls	r3, r3, #2
 8004ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ac8:	69ba      	ldr	r2, [r7, #24]
 8004aca:	4313      	orrs	r3, r2
 8004acc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004ace:	69fb      	ldr	r3, [r7, #28]
 8004ad0:	08da      	lsrs	r2, r3, #3
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	3208      	adds	r2, #8
 8004ad6:	69b9      	ldr	r1, [r7, #24]
 8004ad8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004ae2:	69fb      	ldr	r3, [r7, #28]
 8004ae4:	005b      	lsls	r3, r3, #1
 8004ae6:	2203      	movs	r2, #3
 8004ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8004aec:	43db      	mvns	r3, r3
 8004aee:	69ba      	ldr	r2, [r7, #24]
 8004af0:	4013      	ands	r3, r2
 8004af2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	685b      	ldr	r3, [r3, #4]
 8004af8:	f003 0203 	and.w	r2, r3, #3
 8004afc:	69fb      	ldr	r3, [r7, #28]
 8004afe:	005b      	lsls	r3, r3, #1
 8004b00:	fa02 f303 	lsl.w	r3, r2, r3
 8004b04:	69ba      	ldr	r2, [r7, #24]
 8004b06:	4313      	orrs	r3, r2
 8004b08:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	69ba      	ldr	r2, [r7, #24]
 8004b0e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	685b      	ldr	r3, [r3, #4]
 8004b14:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	f000 80ae 	beq.w	8004c7a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004b1e:	2300      	movs	r3, #0
 8004b20:	60fb      	str	r3, [r7, #12]
 8004b22:	4b5d      	ldr	r3, [pc, #372]	@ (8004c98 <HAL_GPIO_Init+0x300>)
 8004b24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b26:	4a5c      	ldr	r2, [pc, #368]	@ (8004c98 <HAL_GPIO_Init+0x300>)
 8004b28:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004b2c:	6453      	str	r3, [r2, #68]	@ 0x44
 8004b2e:	4b5a      	ldr	r3, [pc, #360]	@ (8004c98 <HAL_GPIO_Init+0x300>)
 8004b30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b32:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b36:	60fb      	str	r3, [r7, #12]
 8004b38:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004b3a:	4a58      	ldr	r2, [pc, #352]	@ (8004c9c <HAL_GPIO_Init+0x304>)
 8004b3c:	69fb      	ldr	r3, [r7, #28]
 8004b3e:	089b      	lsrs	r3, r3, #2
 8004b40:	3302      	adds	r3, #2
 8004b42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b46:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004b48:	69fb      	ldr	r3, [r7, #28]
 8004b4a:	f003 0303 	and.w	r3, r3, #3
 8004b4e:	009b      	lsls	r3, r3, #2
 8004b50:	220f      	movs	r2, #15
 8004b52:	fa02 f303 	lsl.w	r3, r2, r3
 8004b56:	43db      	mvns	r3, r3
 8004b58:	69ba      	ldr	r2, [r7, #24]
 8004b5a:	4013      	ands	r3, r2
 8004b5c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	4a4f      	ldr	r2, [pc, #316]	@ (8004ca0 <HAL_GPIO_Init+0x308>)
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d025      	beq.n	8004bb2 <HAL_GPIO_Init+0x21a>
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	4a4e      	ldr	r2, [pc, #312]	@ (8004ca4 <HAL_GPIO_Init+0x30c>)
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d01f      	beq.n	8004bae <HAL_GPIO_Init+0x216>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	4a4d      	ldr	r2, [pc, #308]	@ (8004ca8 <HAL_GPIO_Init+0x310>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d019      	beq.n	8004baa <HAL_GPIO_Init+0x212>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	4a4c      	ldr	r2, [pc, #304]	@ (8004cac <HAL_GPIO_Init+0x314>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d013      	beq.n	8004ba6 <HAL_GPIO_Init+0x20e>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	4a4b      	ldr	r2, [pc, #300]	@ (8004cb0 <HAL_GPIO_Init+0x318>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d00d      	beq.n	8004ba2 <HAL_GPIO_Init+0x20a>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	4a4a      	ldr	r2, [pc, #296]	@ (8004cb4 <HAL_GPIO_Init+0x31c>)
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d007      	beq.n	8004b9e <HAL_GPIO_Init+0x206>
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	4a49      	ldr	r2, [pc, #292]	@ (8004cb8 <HAL_GPIO_Init+0x320>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d101      	bne.n	8004b9a <HAL_GPIO_Init+0x202>
 8004b96:	2306      	movs	r3, #6
 8004b98:	e00c      	b.n	8004bb4 <HAL_GPIO_Init+0x21c>
 8004b9a:	2307      	movs	r3, #7
 8004b9c:	e00a      	b.n	8004bb4 <HAL_GPIO_Init+0x21c>
 8004b9e:	2305      	movs	r3, #5
 8004ba0:	e008      	b.n	8004bb4 <HAL_GPIO_Init+0x21c>
 8004ba2:	2304      	movs	r3, #4
 8004ba4:	e006      	b.n	8004bb4 <HAL_GPIO_Init+0x21c>
 8004ba6:	2303      	movs	r3, #3
 8004ba8:	e004      	b.n	8004bb4 <HAL_GPIO_Init+0x21c>
 8004baa:	2302      	movs	r3, #2
 8004bac:	e002      	b.n	8004bb4 <HAL_GPIO_Init+0x21c>
 8004bae:	2301      	movs	r3, #1
 8004bb0:	e000      	b.n	8004bb4 <HAL_GPIO_Init+0x21c>
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	69fa      	ldr	r2, [r7, #28]
 8004bb6:	f002 0203 	and.w	r2, r2, #3
 8004bba:	0092      	lsls	r2, r2, #2
 8004bbc:	4093      	lsls	r3, r2
 8004bbe:	69ba      	ldr	r2, [r7, #24]
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004bc4:	4935      	ldr	r1, [pc, #212]	@ (8004c9c <HAL_GPIO_Init+0x304>)
 8004bc6:	69fb      	ldr	r3, [r7, #28]
 8004bc8:	089b      	lsrs	r3, r3, #2
 8004bca:	3302      	adds	r3, #2
 8004bcc:	69ba      	ldr	r2, [r7, #24]
 8004bce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004bd2:	4b3a      	ldr	r3, [pc, #232]	@ (8004cbc <HAL_GPIO_Init+0x324>)
 8004bd4:	689b      	ldr	r3, [r3, #8]
 8004bd6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004bd8:	693b      	ldr	r3, [r7, #16]
 8004bda:	43db      	mvns	r3, r3
 8004bdc:	69ba      	ldr	r2, [r7, #24]
 8004bde:	4013      	ands	r3, r2
 8004be0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	685b      	ldr	r3, [r3, #4]
 8004be6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d003      	beq.n	8004bf6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004bee:	69ba      	ldr	r2, [r7, #24]
 8004bf0:	693b      	ldr	r3, [r7, #16]
 8004bf2:	4313      	orrs	r3, r2
 8004bf4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004bf6:	4a31      	ldr	r2, [pc, #196]	@ (8004cbc <HAL_GPIO_Init+0x324>)
 8004bf8:	69bb      	ldr	r3, [r7, #24]
 8004bfa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004bfc:	4b2f      	ldr	r3, [pc, #188]	@ (8004cbc <HAL_GPIO_Init+0x324>)
 8004bfe:	68db      	ldr	r3, [r3, #12]
 8004c00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c02:	693b      	ldr	r3, [r7, #16]
 8004c04:	43db      	mvns	r3, r3
 8004c06:	69ba      	ldr	r2, [r7, #24]
 8004c08:	4013      	ands	r3, r2
 8004c0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d003      	beq.n	8004c20 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004c18:	69ba      	ldr	r2, [r7, #24]
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	4313      	orrs	r3, r2
 8004c1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004c20:	4a26      	ldr	r2, [pc, #152]	@ (8004cbc <HAL_GPIO_Init+0x324>)
 8004c22:	69bb      	ldr	r3, [r7, #24]
 8004c24:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004c26:	4b25      	ldr	r3, [pc, #148]	@ (8004cbc <HAL_GPIO_Init+0x324>)
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c2c:	693b      	ldr	r3, [r7, #16]
 8004c2e:	43db      	mvns	r3, r3
 8004c30:	69ba      	ldr	r2, [r7, #24]
 8004c32:	4013      	ands	r3, r2
 8004c34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d003      	beq.n	8004c4a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8004c42:	69ba      	ldr	r2, [r7, #24]
 8004c44:	693b      	ldr	r3, [r7, #16]
 8004c46:	4313      	orrs	r3, r2
 8004c48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004c4a:	4a1c      	ldr	r2, [pc, #112]	@ (8004cbc <HAL_GPIO_Init+0x324>)
 8004c4c:	69bb      	ldr	r3, [r7, #24]
 8004c4e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004c50:	4b1a      	ldr	r3, [pc, #104]	@ (8004cbc <HAL_GPIO_Init+0x324>)
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c56:	693b      	ldr	r3, [r7, #16]
 8004c58:	43db      	mvns	r3, r3
 8004c5a:	69ba      	ldr	r2, [r7, #24]
 8004c5c:	4013      	ands	r3, r2
 8004c5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	685b      	ldr	r3, [r3, #4]
 8004c64:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d003      	beq.n	8004c74 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004c6c:	69ba      	ldr	r2, [r7, #24]
 8004c6e:	693b      	ldr	r3, [r7, #16]
 8004c70:	4313      	orrs	r3, r2
 8004c72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004c74:	4a11      	ldr	r2, [pc, #68]	@ (8004cbc <HAL_GPIO_Init+0x324>)
 8004c76:	69bb      	ldr	r3, [r7, #24]
 8004c78:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004c7a:	69fb      	ldr	r3, [r7, #28]
 8004c7c:	3301      	adds	r3, #1
 8004c7e:	61fb      	str	r3, [r7, #28]
 8004c80:	69fb      	ldr	r3, [r7, #28]
 8004c82:	2b0f      	cmp	r3, #15
 8004c84:	f67f ae96 	bls.w	80049b4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004c88:	bf00      	nop
 8004c8a:	bf00      	nop
 8004c8c:	3724      	adds	r7, #36	@ 0x24
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c94:	4770      	bx	lr
 8004c96:	bf00      	nop
 8004c98:	40023800 	.word	0x40023800
 8004c9c:	40013800 	.word	0x40013800
 8004ca0:	40020000 	.word	0x40020000
 8004ca4:	40020400 	.word	0x40020400
 8004ca8:	40020800 	.word	0x40020800
 8004cac:	40020c00 	.word	0x40020c00
 8004cb0:	40021000 	.word	0x40021000
 8004cb4:	40021400 	.word	0x40021400
 8004cb8:	40021800 	.word	0x40021800
 8004cbc:	40013c00 	.word	0x40013c00

08004cc0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b085      	sub	sp, #20
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
 8004cc8:	460b      	mov	r3, r1
 8004cca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	691a      	ldr	r2, [r3, #16]
 8004cd0:	887b      	ldrh	r3, [r7, #2]
 8004cd2:	4013      	ands	r3, r2
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d002      	beq.n	8004cde <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004cd8:	2301      	movs	r3, #1
 8004cda:	73fb      	strb	r3, [r7, #15]
 8004cdc:	e001      	b.n	8004ce2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004cde:	2300      	movs	r3, #0
 8004ce0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004ce2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	3714      	adds	r7, #20
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cee:	4770      	bx	lr

08004cf0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004cf0:	b480      	push	{r7}
 8004cf2:	b083      	sub	sp, #12
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
 8004cf8:	460b      	mov	r3, r1
 8004cfa:	807b      	strh	r3, [r7, #2]
 8004cfc:	4613      	mov	r3, r2
 8004cfe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004d00:	787b      	ldrb	r3, [r7, #1]
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d003      	beq.n	8004d0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004d06:	887a      	ldrh	r2, [r7, #2]
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004d0c:	e003      	b.n	8004d16 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004d0e:	887b      	ldrh	r3, [r7, #2]
 8004d10:	041a      	lsls	r2, r3, #16
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	619a      	str	r2, [r3, #24]
}
 8004d16:	bf00      	nop
 8004d18:	370c      	adds	r7, #12
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d20:	4770      	bx	lr
	...

08004d24 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b084      	sub	sp, #16
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d101      	bne.n	8004d36 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
 8004d34:	e12b      	b.n	8004f8e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d3c:	b2db      	uxtb	r3, r3
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d106      	bne.n	8004d50 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2200      	movs	r2, #0
 8004d46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004d4a:	6878      	ldr	r0, [r7, #4]
 8004d4c:	f7fb ff22 	bl	8000b94 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2224      	movs	r2, #36	@ 0x24
 8004d54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	681a      	ldr	r2, [r3, #0]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f022 0201 	bic.w	r2, r2, #1
 8004d66:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	681a      	ldr	r2, [r3, #0]
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004d76:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	681a      	ldr	r2, [r3, #0]
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004d86:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004d88:	f003 f950 	bl	800802c <HAL_RCC_GetPCLK1Freq>
 8004d8c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	685b      	ldr	r3, [r3, #4]
 8004d92:	4a81      	ldr	r2, [pc, #516]	@ (8004f98 <HAL_I2C_Init+0x274>)
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d807      	bhi.n	8004da8 <HAL_I2C_Init+0x84>
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	4a80      	ldr	r2, [pc, #512]	@ (8004f9c <HAL_I2C_Init+0x278>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	bf94      	ite	ls
 8004da0:	2301      	movls	r3, #1
 8004da2:	2300      	movhi	r3, #0
 8004da4:	b2db      	uxtb	r3, r3
 8004da6:	e006      	b.n	8004db6 <HAL_I2C_Init+0x92>
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	4a7d      	ldr	r2, [pc, #500]	@ (8004fa0 <HAL_I2C_Init+0x27c>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	bf94      	ite	ls
 8004db0:	2301      	movls	r3, #1
 8004db2:	2300      	movhi	r3, #0
 8004db4:	b2db      	uxtb	r3, r3
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d001      	beq.n	8004dbe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	e0e7      	b.n	8004f8e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	4a78      	ldr	r2, [pc, #480]	@ (8004fa4 <HAL_I2C_Init+0x280>)
 8004dc2:	fba2 2303 	umull	r2, r3, r2, r3
 8004dc6:	0c9b      	lsrs	r3, r3, #18
 8004dc8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	68ba      	ldr	r2, [r7, #8]
 8004dda:	430a      	orrs	r2, r1
 8004ddc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	6a1b      	ldr	r3, [r3, #32]
 8004de4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	4a6a      	ldr	r2, [pc, #424]	@ (8004f98 <HAL_I2C_Init+0x274>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d802      	bhi.n	8004df8 <HAL_I2C_Init+0xd4>
 8004df2:	68bb      	ldr	r3, [r7, #8]
 8004df4:	3301      	adds	r3, #1
 8004df6:	e009      	b.n	8004e0c <HAL_I2C_Init+0xe8>
 8004df8:	68bb      	ldr	r3, [r7, #8]
 8004dfa:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004dfe:	fb02 f303 	mul.w	r3, r2, r3
 8004e02:	4a69      	ldr	r2, [pc, #420]	@ (8004fa8 <HAL_I2C_Init+0x284>)
 8004e04:	fba2 2303 	umull	r2, r3, r2, r3
 8004e08:	099b      	lsrs	r3, r3, #6
 8004e0a:	3301      	adds	r3, #1
 8004e0c:	687a      	ldr	r2, [r7, #4]
 8004e0e:	6812      	ldr	r2, [r2, #0]
 8004e10:	430b      	orrs	r3, r1
 8004e12:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	69db      	ldr	r3, [r3, #28]
 8004e1a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004e1e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	685b      	ldr	r3, [r3, #4]
 8004e26:	495c      	ldr	r1, [pc, #368]	@ (8004f98 <HAL_I2C_Init+0x274>)
 8004e28:	428b      	cmp	r3, r1
 8004e2a:	d819      	bhi.n	8004e60 <HAL_I2C_Init+0x13c>
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	1e59      	subs	r1, r3, #1
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	005b      	lsls	r3, r3, #1
 8004e36:	fbb1 f3f3 	udiv	r3, r1, r3
 8004e3a:	1c59      	adds	r1, r3, #1
 8004e3c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004e40:	400b      	ands	r3, r1
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d00a      	beq.n	8004e5c <HAL_I2C_Init+0x138>
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	1e59      	subs	r1, r3, #1
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	005b      	lsls	r3, r3, #1
 8004e50:	fbb1 f3f3 	udiv	r3, r1, r3
 8004e54:	3301      	adds	r3, #1
 8004e56:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e5a:	e051      	b.n	8004f00 <HAL_I2C_Init+0x1dc>
 8004e5c:	2304      	movs	r3, #4
 8004e5e:	e04f      	b.n	8004f00 <HAL_I2C_Init+0x1dc>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	689b      	ldr	r3, [r3, #8]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d111      	bne.n	8004e8c <HAL_I2C_Init+0x168>
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	1e58      	subs	r0, r3, #1
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6859      	ldr	r1, [r3, #4]
 8004e70:	460b      	mov	r3, r1
 8004e72:	005b      	lsls	r3, r3, #1
 8004e74:	440b      	add	r3, r1
 8004e76:	fbb0 f3f3 	udiv	r3, r0, r3
 8004e7a:	3301      	adds	r3, #1
 8004e7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	bf0c      	ite	eq
 8004e84:	2301      	moveq	r3, #1
 8004e86:	2300      	movne	r3, #0
 8004e88:	b2db      	uxtb	r3, r3
 8004e8a:	e012      	b.n	8004eb2 <HAL_I2C_Init+0x18e>
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	1e58      	subs	r0, r3, #1
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6859      	ldr	r1, [r3, #4]
 8004e94:	460b      	mov	r3, r1
 8004e96:	009b      	lsls	r3, r3, #2
 8004e98:	440b      	add	r3, r1
 8004e9a:	0099      	lsls	r1, r3, #2
 8004e9c:	440b      	add	r3, r1
 8004e9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ea2:	3301      	adds	r3, #1
 8004ea4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	bf0c      	ite	eq
 8004eac:	2301      	moveq	r3, #1
 8004eae:	2300      	movne	r3, #0
 8004eb0:	b2db      	uxtb	r3, r3
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d001      	beq.n	8004eba <HAL_I2C_Init+0x196>
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	e022      	b.n	8004f00 <HAL_I2C_Init+0x1dc>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	689b      	ldr	r3, [r3, #8]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d10e      	bne.n	8004ee0 <HAL_I2C_Init+0x1bc>
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	1e58      	subs	r0, r3, #1
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6859      	ldr	r1, [r3, #4]
 8004eca:	460b      	mov	r3, r1
 8004ecc:	005b      	lsls	r3, r3, #1
 8004ece:	440b      	add	r3, r1
 8004ed0:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ed4:	3301      	adds	r3, #1
 8004ed6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004eda:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004ede:	e00f      	b.n	8004f00 <HAL_I2C_Init+0x1dc>
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	1e58      	subs	r0, r3, #1
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6859      	ldr	r1, [r3, #4]
 8004ee8:	460b      	mov	r3, r1
 8004eea:	009b      	lsls	r3, r3, #2
 8004eec:	440b      	add	r3, r1
 8004eee:	0099      	lsls	r1, r3, #2
 8004ef0:	440b      	add	r3, r1
 8004ef2:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ef6:	3301      	adds	r3, #1
 8004ef8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004efc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004f00:	6879      	ldr	r1, [r7, #4]
 8004f02:	6809      	ldr	r1, [r1, #0]
 8004f04:	4313      	orrs	r3, r2
 8004f06:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	69da      	ldr	r2, [r3, #28]
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6a1b      	ldr	r3, [r3, #32]
 8004f1a:	431a      	orrs	r2, r3
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	430a      	orrs	r2, r1
 8004f22:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	689b      	ldr	r3, [r3, #8]
 8004f2a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004f2e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004f32:	687a      	ldr	r2, [r7, #4]
 8004f34:	6911      	ldr	r1, [r2, #16]
 8004f36:	687a      	ldr	r2, [r7, #4]
 8004f38:	68d2      	ldr	r2, [r2, #12]
 8004f3a:	4311      	orrs	r1, r2
 8004f3c:	687a      	ldr	r2, [r7, #4]
 8004f3e:	6812      	ldr	r2, [r2, #0]
 8004f40:	430b      	orrs	r3, r1
 8004f42:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	68db      	ldr	r3, [r3, #12]
 8004f4a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	695a      	ldr	r2, [r3, #20]
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	699b      	ldr	r3, [r3, #24]
 8004f56:	431a      	orrs	r2, r3
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	430a      	orrs	r2, r1
 8004f5e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	681a      	ldr	r2, [r3, #0]
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f042 0201 	orr.w	r2, r2, #1
 8004f6e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2200      	movs	r2, #0
 8004f74:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2220      	movs	r2, #32
 8004f7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2200      	movs	r2, #0
 8004f82:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2200      	movs	r2, #0
 8004f88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004f8c:	2300      	movs	r3, #0
}
 8004f8e:	4618      	mov	r0, r3
 8004f90:	3710      	adds	r7, #16
 8004f92:	46bd      	mov	sp, r7
 8004f94:	bd80      	pop	{r7, pc}
 8004f96:	bf00      	nop
 8004f98:	000186a0 	.word	0x000186a0
 8004f9c:	001e847f 	.word	0x001e847f
 8004fa0:	003d08ff 	.word	0x003d08ff
 8004fa4:	431bde83 	.word	0x431bde83
 8004fa8:	10624dd3 	.word	0x10624dd3

08004fac <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8004fac:	b480      	push	{r7}
 8004fae:	b083      	sub	sp, #12
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	695b      	ldr	r3, [r3, #20]
 8004fba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fbe:	2b80      	cmp	r3, #128	@ 0x80
 8004fc0:	d103      	bne.n	8004fca <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	611a      	str	r2, [r3, #16]
  }
}
 8004fca:	bf00      	nop
 8004fcc:	370c      	adds	r7, #12
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd4:	4770      	bx	lr
	...

08004fd8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b088      	sub	sp, #32
 8004fdc:	af02      	add	r7, sp, #8
 8004fde:	60f8      	str	r0, [r7, #12]
 8004fe0:	607a      	str	r2, [r7, #4]
 8004fe2:	461a      	mov	r2, r3
 8004fe4:	460b      	mov	r3, r1
 8004fe6:	817b      	strh	r3, [r7, #10]
 8004fe8:	4613      	mov	r3, r2
 8004fea:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004fec:	f7fe ff76 	bl	8003edc <HAL_GetTick>
 8004ff0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ff8:	b2db      	uxtb	r3, r3
 8004ffa:	2b20      	cmp	r3, #32
 8004ffc:	f040 80e0 	bne.w	80051c0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005000:	697b      	ldr	r3, [r7, #20]
 8005002:	9300      	str	r3, [sp, #0]
 8005004:	2319      	movs	r3, #25
 8005006:	2201      	movs	r2, #1
 8005008:	4970      	ldr	r1, [pc, #448]	@ (80051cc <HAL_I2C_Master_Transmit+0x1f4>)
 800500a:	68f8      	ldr	r0, [r7, #12]
 800500c:	f002 fc98 	bl	8007940 <I2C_WaitOnFlagUntilTimeout>
 8005010:	4603      	mov	r3, r0
 8005012:	2b00      	cmp	r3, #0
 8005014:	d001      	beq.n	800501a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005016:	2302      	movs	r3, #2
 8005018:	e0d3      	b.n	80051c2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005020:	2b01      	cmp	r3, #1
 8005022:	d101      	bne.n	8005028 <HAL_I2C_Master_Transmit+0x50>
 8005024:	2302      	movs	r3, #2
 8005026:	e0cc      	b.n	80051c2 <HAL_I2C_Master_Transmit+0x1ea>
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	2201      	movs	r2, #1
 800502c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f003 0301 	and.w	r3, r3, #1
 800503a:	2b01      	cmp	r3, #1
 800503c:	d007      	beq.n	800504e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	681a      	ldr	r2, [r3, #0]
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f042 0201 	orr.w	r2, r2, #1
 800504c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	681a      	ldr	r2, [r3, #0]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800505c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	2221      	movs	r2, #33	@ 0x21
 8005062:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	2210      	movs	r2, #16
 800506a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	2200      	movs	r2, #0
 8005072:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	687a      	ldr	r2, [r7, #4]
 8005078:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	893a      	ldrh	r2, [r7, #8]
 800507e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005084:	b29a      	uxth	r2, r3
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	4a50      	ldr	r2, [pc, #320]	@ (80051d0 <HAL_I2C_Master_Transmit+0x1f8>)
 800508e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005090:	8979      	ldrh	r1, [r7, #10]
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	6a3a      	ldr	r2, [r7, #32]
 8005096:	68f8      	ldr	r0, [r7, #12]
 8005098:	f002 f856 	bl	8007148 <I2C_MasterRequestWrite>
 800509c:	4603      	mov	r3, r0
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d001      	beq.n	80050a6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80050a2:	2301      	movs	r3, #1
 80050a4:	e08d      	b.n	80051c2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050a6:	2300      	movs	r3, #0
 80050a8:	613b      	str	r3, [r7, #16]
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	695b      	ldr	r3, [r3, #20]
 80050b0:	613b      	str	r3, [r7, #16]
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	699b      	ldr	r3, [r3, #24]
 80050b8:	613b      	str	r3, [r7, #16]
 80050ba:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80050bc:	e066      	b.n	800518c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80050be:	697a      	ldr	r2, [r7, #20]
 80050c0:	6a39      	ldr	r1, [r7, #32]
 80050c2:	68f8      	ldr	r0, [r7, #12]
 80050c4:	f002 fd56 	bl	8007b74 <I2C_WaitOnTXEFlagUntilTimeout>
 80050c8:	4603      	mov	r3, r0
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d00d      	beq.n	80050ea <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050d2:	2b04      	cmp	r3, #4
 80050d4:	d107      	bne.n	80050e6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	681a      	ldr	r2, [r3, #0]
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050e4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80050e6:	2301      	movs	r3, #1
 80050e8:	e06b      	b.n	80051c2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ee:	781a      	ldrb	r2, [r3, #0]
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050fa:	1c5a      	adds	r2, r3, #1
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005104:	b29b      	uxth	r3, r3
 8005106:	3b01      	subs	r3, #1
 8005108:	b29a      	uxth	r2, r3
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005112:	3b01      	subs	r3, #1
 8005114:	b29a      	uxth	r2, r3
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	695b      	ldr	r3, [r3, #20]
 8005120:	f003 0304 	and.w	r3, r3, #4
 8005124:	2b04      	cmp	r3, #4
 8005126:	d11b      	bne.n	8005160 <HAL_I2C_Master_Transmit+0x188>
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800512c:	2b00      	cmp	r3, #0
 800512e:	d017      	beq.n	8005160 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005134:	781a      	ldrb	r2, [r3, #0]
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005140:	1c5a      	adds	r2, r3, #1
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800514a:	b29b      	uxth	r3, r3
 800514c:	3b01      	subs	r3, #1
 800514e:	b29a      	uxth	r2, r3
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005158:	3b01      	subs	r3, #1
 800515a:	b29a      	uxth	r2, r3
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005160:	697a      	ldr	r2, [r7, #20]
 8005162:	6a39      	ldr	r1, [r7, #32]
 8005164:	68f8      	ldr	r0, [r7, #12]
 8005166:	f002 fd4d 	bl	8007c04 <I2C_WaitOnBTFFlagUntilTimeout>
 800516a:	4603      	mov	r3, r0
 800516c:	2b00      	cmp	r3, #0
 800516e:	d00d      	beq.n	800518c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005174:	2b04      	cmp	r3, #4
 8005176:	d107      	bne.n	8005188 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	681a      	ldr	r2, [r3, #0]
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005186:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005188:	2301      	movs	r3, #1
 800518a:	e01a      	b.n	80051c2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005190:	2b00      	cmp	r3, #0
 8005192:	d194      	bne.n	80050be <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	681a      	ldr	r2, [r3, #0]
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80051a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	2220      	movs	r2, #32
 80051a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	2200      	movs	r2, #0
 80051b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	2200      	movs	r2, #0
 80051b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80051bc:	2300      	movs	r3, #0
 80051be:	e000      	b.n	80051c2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80051c0:	2302      	movs	r3, #2
  }
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	3718      	adds	r7, #24
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bd80      	pop	{r7, pc}
 80051ca:	bf00      	nop
 80051cc:	00100002 	.word	0x00100002
 80051d0:	ffff0000 	.word	0xffff0000

080051d4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051d4:	b580      	push	{r7, lr}
 80051d6:	b08c      	sub	sp, #48	@ 0x30
 80051d8:	af02      	add	r7, sp, #8
 80051da:	60f8      	str	r0, [r7, #12]
 80051dc:	607a      	str	r2, [r7, #4]
 80051de:	461a      	mov	r2, r3
 80051e0:	460b      	mov	r3, r1
 80051e2:	817b      	strh	r3, [r7, #10]
 80051e4:	4613      	mov	r3, r2
 80051e6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80051e8:	f7fe fe78 	bl	8003edc <HAL_GetTick>
 80051ec:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051f4:	b2db      	uxtb	r3, r3
 80051f6:	2b20      	cmp	r3, #32
 80051f8:	f040 8217 	bne.w	800562a <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80051fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051fe:	9300      	str	r3, [sp, #0]
 8005200:	2319      	movs	r3, #25
 8005202:	2201      	movs	r2, #1
 8005204:	497c      	ldr	r1, [pc, #496]	@ (80053f8 <HAL_I2C_Master_Receive+0x224>)
 8005206:	68f8      	ldr	r0, [r7, #12]
 8005208:	f002 fb9a 	bl	8007940 <I2C_WaitOnFlagUntilTimeout>
 800520c:	4603      	mov	r3, r0
 800520e:	2b00      	cmp	r3, #0
 8005210:	d001      	beq.n	8005216 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8005212:	2302      	movs	r3, #2
 8005214:	e20a      	b.n	800562c <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800521c:	2b01      	cmp	r3, #1
 800521e:	d101      	bne.n	8005224 <HAL_I2C_Master_Receive+0x50>
 8005220:	2302      	movs	r3, #2
 8005222:	e203      	b.n	800562c <HAL_I2C_Master_Receive+0x458>
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	2201      	movs	r2, #1
 8005228:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f003 0301 	and.w	r3, r3, #1
 8005236:	2b01      	cmp	r3, #1
 8005238:	d007      	beq.n	800524a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	681a      	ldr	r2, [r3, #0]
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f042 0201 	orr.w	r2, r2, #1
 8005248:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	681a      	ldr	r2, [r3, #0]
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005258:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	2222      	movs	r2, #34	@ 0x22
 800525e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	2210      	movs	r2, #16
 8005266:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2200      	movs	r2, #0
 800526e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	687a      	ldr	r2, [r7, #4]
 8005274:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	893a      	ldrh	r2, [r7, #8]
 800527a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005280:	b29a      	uxth	r2, r3
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	4a5c      	ldr	r2, [pc, #368]	@ (80053fc <HAL_I2C_Master_Receive+0x228>)
 800528a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800528c:	8979      	ldrh	r1, [r7, #10]
 800528e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005290:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005292:	68f8      	ldr	r0, [r7, #12]
 8005294:	f001 ffda 	bl	800724c <I2C_MasterRequestRead>
 8005298:	4603      	mov	r3, r0
 800529a:	2b00      	cmp	r3, #0
 800529c:	d001      	beq.n	80052a2 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800529e:	2301      	movs	r3, #1
 80052a0:	e1c4      	b.n	800562c <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d113      	bne.n	80052d2 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052aa:	2300      	movs	r3, #0
 80052ac:	623b      	str	r3, [r7, #32]
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	695b      	ldr	r3, [r3, #20]
 80052b4:	623b      	str	r3, [r7, #32]
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	699b      	ldr	r3, [r3, #24]
 80052bc:	623b      	str	r3, [r7, #32]
 80052be:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	681a      	ldr	r2, [r3, #0]
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80052ce:	601a      	str	r2, [r3, #0]
 80052d0:	e198      	b.n	8005604 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052d6:	2b01      	cmp	r3, #1
 80052d8:	d11b      	bne.n	8005312 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	681a      	ldr	r2, [r3, #0]
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80052e8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052ea:	2300      	movs	r3, #0
 80052ec:	61fb      	str	r3, [r7, #28]
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	695b      	ldr	r3, [r3, #20]
 80052f4:	61fb      	str	r3, [r7, #28]
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	699b      	ldr	r3, [r3, #24]
 80052fc:	61fb      	str	r3, [r7, #28]
 80052fe:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	681a      	ldr	r2, [r3, #0]
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800530e:	601a      	str	r2, [r3, #0]
 8005310:	e178      	b.n	8005604 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005316:	2b02      	cmp	r3, #2
 8005318:	d11b      	bne.n	8005352 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	681a      	ldr	r2, [r3, #0]
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005328:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	681a      	ldr	r2, [r3, #0]
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005338:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800533a:	2300      	movs	r3, #0
 800533c:	61bb      	str	r3, [r7, #24]
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	695b      	ldr	r3, [r3, #20]
 8005344:	61bb      	str	r3, [r7, #24]
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	699b      	ldr	r3, [r3, #24]
 800534c:	61bb      	str	r3, [r7, #24]
 800534e:	69bb      	ldr	r3, [r7, #24]
 8005350:	e158      	b.n	8005604 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	681a      	ldr	r2, [r3, #0]
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005360:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005362:	2300      	movs	r3, #0
 8005364:	617b      	str	r3, [r7, #20]
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	695b      	ldr	r3, [r3, #20]
 800536c:	617b      	str	r3, [r7, #20]
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	699b      	ldr	r3, [r3, #24]
 8005374:	617b      	str	r3, [r7, #20]
 8005376:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005378:	e144      	b.n	8005604 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800537e:	2b03      	cmp	r3, #3
 8005380:	f200 80f1 	bhi.w	8005566 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005388:	2b01      	cmp	r3, #1
 800538a:	d123      	bne.n	80053d4 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800538c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800538e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005390:	68f8      	ldr	r0, [r7, #12]
 8005392:	f002 fcb1 	bl	8007cf8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005396:	4603      	mov	r3, r0
 8005398:	2b00      	cmp	r3, #0
 800539a:	d001      	beq.n	80053a0 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800539c:	2301      	movs	r3, #1
 800539e:	e145      	b.n	800562c <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	691a      	ldr	r2, [r3, #16]
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053aa:	b2d2      	uxtb	r2, r2
 80053ac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053b2:	1c5a      	adds	r2, r3, #1
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053bc:	3b01      	subs	r3, #1
 80053be:	b29a      	uxth	r2, r3
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053c8:	b29b      	uxth	r3, r3
 80053ca:	3b01      	subs	r3, #1
 80053cc:	b29a      	uxth	r2, r3
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80053d2:	e117      	b.n	8005604 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053d8:	2b02      	cmp	r3, #2
 80053da:	d14e      	bne.n	800547a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80053dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053de:	9300      	str	r3, [sp, #0]
 80053e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053e2:	2200      	movs	r2, #0
 80053e4:	4906      	ldr	r1, [pc, #24]	@ (8005400 <HAL_I2C_Master_Receive+0x22c>)
 80053e6:	68f8      	ldr	r0, [r7, #12]
 80053e8:	f002 faaa 	bl	8007940 <I2C_WaitOnFlagUntilTimeout>
 80053ec:	4603      	mov	r3, r0
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d008      	beq.n	8005404 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80053f2:	2301      	movs	r3, #1
 80053f4:	e11a      	b.n	800562c <HAL_I2C_Master_Receive+0x458>
 80053f6:	bf00      	nop
 80053f8:	00100002 	.word	0x00100002
 80053fc:	ffff0000 	.word	0xffff0000
 8005400:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	681a      	ldr	r2, [r3, #0]
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005412:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	691a      	ldr	r2, [r3, #16]
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800541e:	b2d2      	uxtb	r2, r2
 8005420:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005426:	1c5a      	adds	r2, r3, #1
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005430:	3b01      	subs	r3, #1
 8005432:	b29a      	uxth	r2, r3
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800543c:	b29b      	uxth	r3, r3
 800543e:	3b01      	subs	r3, #1
 8005440:	b29a      	uxth	r2, r3
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	691a      	ldr	r2, [r3, #16]
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005450:	b2d2      	uxtb	r2, r2
 8005452:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005458:	1c5a      	adds	r2, r3, #1
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005462:	3b01      	subs	r3, #1
 8005464:	b29a      	uxth	r2, r3
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800546e:	b29b      	uxth	r3, r3
 8005470:	3b01      	subs	r3, #1
 8005472:	b29a      	uxth	r2, r3
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005478:	e0c4      	b.n	8005604 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800547a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800547c:	9300      	str	r3, [sp, #0]
 800547e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005480:	2200      	movs	r2, #0
 8005482:	496c      	ldr	r1, [pc, #432]	@ (8005634 <HAL_I2C_Master_Receive+0x460>)
 8005484:	68f8      	ldr	r0, [r7, #12]
 8005486:	f002 fa5b 	bl	8007940 <I2C_WaitOnFlagUntilTimeout>
 800548a:	4603      	mov	r3, r0
 800548c:	2b00      	cmp	r3, #0
 800548e:	d001      	beq.n	8005494 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8005490:	2301      	movs	r3, #1
 8005492:	e0cb      	b.n	800562c <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	681a      	ldr	r2, [r3, #0]
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80054a2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	691a      	ldr	r2, [r3, #16]
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054ae:	b2d2      	uxtb	r2, r2
 80054b0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054b6:	1c5a      	adds	r2, r3, #1
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054c0:	3b01      	subs	r3, #1
 80054c2:	b29a      	uxth	r2, r3
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054cc:	b29b      	uxth	r3, r3
 80054ce:	3b01      	subs	r3, #1
 80054d0:	b29a      	uxth	r2, r3
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80054d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054d8:	9300      	str	r3, [sp, #0]
 80054da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054dc:	2200      	movs	r2, #0
 80054de:	4955      	ldr	r1, [pc, #340]	@ (8005634 <HAL_I2C_Master_Receive+0x460>)
 80054e0:	68f8      	ldr	r0, [r7, #12]
 80054e2:	f002 fa2d 	bl	8007940 <I2C_WaitOnFlagUntilTimeout>
 80054e6:	4603      	mov	r3, r0
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d001      	beq.n	80054f0 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80054ec:	2301      	movs	r3, #1
 80054ee:	e09d      	b.n	800562c <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	681a      	ldr	r2, [r3, #0]
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80054fe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	691a      	ldr	r2, [r3, #16]
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800550a:	b2d2      	uxtb	r2, r2
 800550c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005512:	1c5a      	adds	r2, r3, #1
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800551c:	3b01      	subs	r3, #1
 800551e:	b29a      	uxth	r2, r3
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005528:	b29b      	uxth	r3, r3
 800552a:	3b01      	subs	r3, #1
 800552c:	b29a      	uxth	r2, r3
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	691a      	ldr	r2, [r3, #16]
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800553c:	b2d2      	uxtb	r2, r2
 800553e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005544:	1c5a      	adds	r2, r3, #1
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800554e:	3b01      	subs	r3, #1
 8005550:	b29a      	uxth	r2, r3
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800555a:	b29b      	uxth	r3, r3
 800555c:	3b01      	subs	r3, #1
 800555e:	b29a      	uxth	r2, r3
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005564:	e04e      	b.n	8005604 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005566:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005568:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800556a:	68f8      	ldr	r0, [r7, #12]
 800556c:	f002 fbc4 	bl	8007cf8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005570:	4603      	mov	r3, r0
 8005572:	2b00      	cmp	r3, #0
 8005574:	d001      	beq.n	800557a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8005576:	2301      	movs	r3, #1
 8005578:	e058      	b.n	800562c <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	691a      	ldr	r2, [r3, #16]
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005584:	b2d2      	uxtb	r2, r2
 8005586:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800558c:	1c5a      	adds	r2, r3, #1
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005596:	3b01      	subs	r3, #1
 8005598:	b29a      	uxth	r2, r3
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055a2:	b29b      	uxth	r3, r3
 80055a4:	3b01      	subs	r3, #1
 80055a6:	b29a      	uxth	r2, r3
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	695b      	ldr	r3, [r3, #20]
 80055b2:	f003 0304 	and.w	r3, r3, #4
 80055b6:	2b04      	cmp	r3, #4
 80055b8:	d124      	bne.n	8005604 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055be:	2b03      	cmp	r3, #3
 80055c0:	d107      	bne.n	80055d2 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	681a      	ldr	r2, [r3, #0]
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80055d0:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	691a      	ldr	r2, [r3, #16]
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055dc:	b2d2      	uxtb	r2, r2
 80055de:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055e4:	1c5a      	adds	r2, r3, #1
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055ee:	3b01      	subs	r3, #1
 80055f0:	b29a      	uxth	r2, r3
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055fa:	b29b      	uxth	r3, r3
 80055fc:	3b01      	subs	r3, #1
 80055fe:	b29a      	uxth	r2, r3
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005608:	2b00      	cmp	r3, #0
 800560a:	f47f aeb6 	bne.w	800537a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	2220      	movs	r2, #32
 8005612:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	2200      	movs	r2, #0
 800561a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	2200      	movs	r2, #0
 8005622:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005626:	2300      	movs	r3, #0
 8005628:	e000      	b.n	800562c <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 800562a:	2302      	movs	r3, #2
  }
}
 800562c:	4618      	mov	r0, r3
 800562e:	3728      	adds	r7, #40	@ 0x28
 8005630:	46bd      	mov	sp, r7
 8005632:	bd80      	pop	{r7, pc}
 8005634:	00010004 	.word	0x00010004

08005638 <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b08c      	sub	sp, #48	@ 0x30
 800563c:	af02      	add	r7, sp, #8
 800563e:	60f8      	str	r0, [r7, #12]
 8005640:	4608      	mov	r0, r1
 8005642:	4611      	mov	r1, r2
 8005644:	461a      	mov	r2, r3
 8005646:	4603      	mov	r3, r0
 8005648:	817b      	strh	r3, [r7, #10]
 800564a:	460b      	mov	r3, r1
 800564c:	813b      	strh	r3, [r7, #8]
 800564e:	4613      	mov	r3, r2
 8005650:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005652:	f7fe fc43 	bl	8003edc <HAL_GetTick>
 8005656:	6278      	str	r0, [r7, #36]	@ 0x24
  __IO uint32_t count = 0U;
 8005658:	2300      	movs	r3, #0
 800565a:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005662:	b2db      	uxtb	r3, r3
 8005664:	2b20      	cmp	r3, #32
 8005666:	f040 8172 	bne.w	800594e <HAL_I2C_Mem_Read_DMA+0x316>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800566a:	4b93      	ldr	r3, [pc, #588]	@ (80058b8 <HAL_I2C_Mem_Read_DMA+0x280>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	08db      	lsrs	r3, r3, #3
 8005670:	4a92      	ldr	r2, [pc, #584]	@ (80058bc <HAL_I2C_Mem_Read_DMA+0x284>)
 8005672:	fba2 2303 	umull	r2, r3, r2, r3
 8005676:	0a1a      	lsrs	r2, r3, #8
 8005678:	4613      	mov	r3, r2
 800567a:	009b      	lsls	r3, r3, #2
 800567c:	4413      	add	r3, r2
 800567e:	009a      	lsls	r2, r3, #2
 8005680:	4413      	add	r3, r2
 8005682:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 8005684:	69fb      	ldr	r3, [r7, #28]
 8005686:	3b01      	subs	r3, #1
 8005688:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 800568a:	69fb      	ldr	r3, [r7, #28]
 800568c:	2b00      	cmp	r3, #0
 800568e:	d112      	bne.n	80056b6 <HAL_I2C_Mem_Read_DMA+0x7e>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	2200      	movs	r2, #0
 8005694:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	2220      	movs	r2, #32
 800569a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	2200      	movs	r2, #0
 80056a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056aa:	f043 0220 	orr.w	r2, r3, #32
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 80056b2:	2302      	movs	r3, #2
 80056b4:	e14c      	b.n	8005950 <HAL_I2C_Mem_Read_DMA+0x318>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	699b      	ldr	r3, [r3, #24]
 80056bc:	f003 0302 	and.w	r3, r3, #2
 80056c0:	2b02      	cmp	r3, #2
 80056c2:	d0df      	beq.n	8005684 <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80056ca:	2b01      	cmp	r3, #1
 80056cc:	d101      	bne.n	80056d2 <HAL_I2C_Mem_Read_DMA+0x9a>
 80056ce:	2302      	movs	r3, #2
 80056d0:	e13e      	b.n	8005950 <HAL_I2C_Mem_Read_DMA+0x318>
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	2201      	movs	r2, #1
 80056d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f003 0301 	and.w	r3, r3, #1
 80056e4:	2b01      	cmp	r3, #1
 80056e6:	d007      	beq.n	80056f8 <HAL_I2C_Mem_Read_DMA+0xc0>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	681a      	ldr	r2, [r3, #0]
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f042 0201 	orr.w	r2, r2, #1
 80056f6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	681a      	ldr	r2, [r3, #0]
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005706:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	2222      	movs	r2, #34	@ 0x22
 800570c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	2240      	movs	r2, #64	@ 0x40
 8005714:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	2200      	movs	r2, #0
 800571c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005722:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005728:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800572e:	b29a      	uxth	r2, r3
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	4a62      	ldr	r2, [pc, #392]	@ (80058c0 <HAL_I2C_Mem_Read_DMA+0x288>)
 8005738:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 800573a:	897a      	ldrh	r2, [r7, #10]
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 8005740:	893a      	ldrh	r2, [r7, #8]
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 8005746:	88fa      	ldrh	r2, [r7, #6]
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	2200      	movs	r2, #0
 8005750:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005756:	2b00      	cmp	r3, #0
 8005758:	f000 80cc 	beq.w	80058f4 <HAL_I2C_Mem_Read_DMA+0x2bc>
    {
      if (hi2c->hdmarx != NULL)
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005760:	2b00      	cmp	r3, #0
 8005762:	d02d      	beq.n	80057c0 <HAL_I2C_Mem_Read_DMA+0x188>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005768:	4a56      	ldr	r2, [pc, #344]	@ (80058c4 <HAL_I2C_Mem_Read_DMA+0x28c>)
 800576a:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005770:	4a55      	ldr	r2, [pc, #340]	@ (80058c8 <HAL_I2C_Mem_Read_DMA+0x290>)
 8005772:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005778:	2200      	movs	r2, #0
 800577a:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005780:	2200      	movs	r2, #0
 8005782:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005788:	2200      	movs	r2, #0
 800578a:	649a      	str	r2, [r3, #72]	@ 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005790:	2200      	movs	r2, #0
 8005792:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	3310      	adds	r3, #16
 800579e:	4619      	mov	r1, r3
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057a4:	461a      	mov	r2, r3
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057aa:	f7fe fd87 	bl	80042bc <HAL_DMA_Start_IT>
 80057ae:	4603      	mov	r3, r0
 80057b0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80057b4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	f040 8087 	bne.w	80058cc <HAL_I2C_Mem_Read_DMA+0x294>
 80057be:	e013      	b.n	80057e8 <HAL_I2C_Mem_Read_DMA+0x1b0>
        hi2c->State     = HAL_I2C_STATE_READY;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	2220      	movs	r2, #32
 80057c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	2200      	movs	r2, #0
 80057cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057d4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2200      	movs	r2, #0
 80057e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 80057e4:	2301      	movs	r3, #1
 80057e6:	e0b3      	b.n	8005950 <HAL_I2C_Mem_Read_DMA+0x318>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 80057e8:	88f8      	ldrh	r0, [r7, #6]
 80057ea:	893a      	ldrh	r2, [r7, #8]
 80057ec:	8979      	ldrh	r1, [r7, #10]
 80057ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057f0:	9301      	str	r3, [sp, #4]
 80057f2:	2323      	movs	r3, #35	@ 0x23
 80057f4:	9300      	str	r3, [sp, #0]
 80057f6:	4603      	mov	r3, r0
 80057f8:	68f8      	ldr	r0, [r7, #12]
 80057fa:	f001 fdf5 	bl	80073e8 <I2C_RequestMemoryRead>
 80057fe:	4603      	mov	r3, r0
 8005800:	2b00      	cmp	r3, #0
 8005802:	d023      	beq.n	800584c <HAL_I2C_Mem_Read_DMA+0x214>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005808:	4618      	mov	r0, r3
 800580a:	f7fe fe1f 	bl	800444c <HAL_DMA_Abort_IT>
 800580e:	4603      	mov	r3, r0
 8005810:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmarx->XferCpltCallback = NULL;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005818:	2200      	movs	r2, #0
 800581a:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	681a      	ldr	r2, [r3, #0]
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800582a:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2200      	movs	r2, #0
 8005830:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	2200      	movs	r2, #0
 8005836:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	681a      	ldr	r2, [r3, #0]
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f022 0201 	bic.w	r2, r2, #1
 8005846:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 8005848:	2301      	movs	r3, #1
 800584a:	e081      	b.n	8005950 <HAL_I2C_Mem_Read_DMA+0x318>
        }

        if (hi2c->XferSize == 1U)
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005850:	2b01      	cmp	r3, #1
 8005852:	d108      	bne.n	8005866 <HAL_I2C_Mem_Read_DMA+0x22e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	681a      	ldr	r2, [r3, #0]
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005862:	601a      	str	r2, [r3, #0]
 8005864:	e007      	b.n	8005876 <HAL_I2C_Mem_Read_DMA+0x23e>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	685a      	ldr	r2, [r3, #4]
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005874:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005876:	2300      	movs	r3, #0
 8005878:	61bb      	str	r3, [r7, #24]
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	695b      	ldr	r3, [r3, #20]
 8005880:	61bb      	str	r3, [r7, #24]
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	699b      	ldr	r3, [r3, #24]
 8005888:	61bb      	str	r3, [r7, #24]
 800588a:	69bb      	ldr	r3, [r7, #24]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2200      	movs	r2, #0
 8005890:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	685a      	ldr	r2, [r3, #4]
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80058a2:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	685a      	ldr	r2, [r3, #4]
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80058b2:	605a      	str	r2, [r3, #4]
 80058b4:	e049      	b.n	800594a <HAL_I2C_Mem_Read_DMA+0x312>
 80058b6:	bf00      	nop
 80058b8:	20000008 	.word	0x20000008
 80058bc:	14f8b589 	.word	0x14f8b589
 80058c0:	ffff0000 	.word	0xffff0000
 80058c4:	080075b9 	.word	0x080075b9
 80058c8:	08007777 	.word	0x08007777
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	2220      	movs	r2, #32
 80058d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	2200      	movs	r2, #0
 80058d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058e0:	f043 0210 	orr.w	r2, r3, #16
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2200      	movs	r2, #0
 80058ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80058f0:	2301      	movs	r3, #1
 80058f2:	e02d      	b.n	8005950 <HAL_I2C_Mem_Read_DMA+0x318>
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 80058f4:	88f8      	ldrh	r0, [r7, #6]
 80058f6:	893a      	ldrh	r2, [r7, #8]
 80058f8:	8979      	ldrh	r1, [r7, #10]
 80058fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058fc:	9301      	str	r3, [sp, #4]
 80058fe:	2323      	movs	r3, #35	@ 0x23
 8005900:	9300      	str	r3, [sp, #0]
 8005902:	4603      	mov	r3, r0
 8005904:	68f8      	ldr	r0, [r7, #12]
 8005906:	f001 fd6f 	bl	80073e8 <I2C_RequestMemoryRead>
 800590a:	4603      	mov	r3, r0
 800590c:	2b00      	cmp	r3, #0
 800590e:	d001      	beq.n	8005914 <HAL_I2C_Mem_Read_DMA+0x2dc>
      {
        return HAL_ERROR;
 8005910:	2301      	movs	r3, #1
 8005912:	e01d      	b.n	8005950 <HAL_I2C_Mem_Read_DMA+0x318>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005914:	2300      	movs	r3, #0
 8005916:	617b      	str	r3, [r7, #20]
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	695b      	ldr	r3, [r3, #20]
 800591e:	617b      	str	r3, [r7, #20]
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	699b      	ldr	r3, [r3, #24]
 8005926:	617b      	str	r3, [r7, #20]
 8005928:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	681a      	ldr	r2, [r3, #0]
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005938:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	2220      	movs	r2, #32
 800593e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	2200      	movs	r2, #0
 8005946:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }

    return HAL_OK;
 800594a:	2300      	movs	r3, #0
 800594c:	e000      	b.n	8005950 <HAL_I2C_Mem_Read_DMA+0x318>
  }
  else
  {
    return HAL_BUSY;
 800594e:	2302      	movs	r3, #2
  }
}
 8005950:	4618      	mov	r0, r3
 8005952:	3728      	adds	r7, #40	@ 0x28
 8005954:	46bd      	mov	sp, r7
 8005956:	bd80      	pop	{r7, pc}

08005958 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b088      	sub	sp, #32
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8005960:	2300      	movs	r3, #0
 8005962:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	685b      	ldr	r3, [r3, #4]
 800596a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005970:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005978:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005980:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8005982:	7bfb      	ldrb	r3, [r7, #15]
 8005984:	2b10      	cmp	r3, #16
 8005986:	d003      	beq.n	8005990 <HAL_I2C_EV_IRQHandler+0x38>
 8005988:	7bfb      	ldrb	r3, [r7, #15]
 800598a:	2b40      	cmp	r3, #64	@ 0x40
 800598c:	f040 80c1 	bne.w	8005b12 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	699b      	ldr	r3, [r3, #24]
 8005996:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	695b      	ldr	r3, [r3, #20]
 800599e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80059a0:	69fb      	ldr	r3, [r7, #28]
 80059a2:	f003 0301 	and.w	r3, r3, #1
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d10d      	bne.n	80059c6 <HAL_I2C_EV_IRQHandler+0x6e>
 80059aa:	693b      	ldr	r3, [r7, #16]
 80059ac:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80059b0:	d003      	beq.n	80059ba <HAL_I2C_EV_IRQHandler+0x62>
 80059b2:	693b      	ldr	r3, [r7, #16]
 80059b4:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80059b8:	d101      	bne.n	80059be <HAL_I2C_EV_IRQHandler+0x66>
 80059ba:	2301      	movs	r3, #1
 80059bc:	e000      	b.n	80059c0 <HAL_I2C_EV_IRQHandler+0x68>
 80059be:	2300      	movs	r3, #0
 80059c0:	2b01      	cmp	r3, #1
 80059c2:	f000 8132 	beq.w	8005c2a <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80059c6:	69fb      	ldr	r3, [r7, #28]
 80059c8:	f003 0301 	and.w	r3, r3, #1
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d00c      	beq.n	80059ea <HAL_I2C_EV_IRQHandler+0x92>
 80059d0:	697b      	ldr	r3, [r7, #20]
 80059d2:	0a5b      	lsrs	r3, r3, #9
 80059d4:	f003 0301 	and.w	r3, r3, #1
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d006      	beq.n	80059ea <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80059dc:	6878      	ldr	r0, [r7, #4]
 80059de:	f002 fa17 	bl	8007e10 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80059e2:	6878      	ldr	r0, [r7, #4]
 80059e4:	f000 fd91 	bl	800650a <I2C_Master_SB>
 80059e8:	e092      	b.n	8005b10 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80059ea:	69fb      	ldr	r3, [r7, #28]
 80059ec:	08db      	lsrs	r3, r3, #3
 80059ee:	f003 0301 	and.w	r3, r3, #1
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d009      	beq.n	8005a0a <HAL_I2C_EV_IRQHandler+0xb2>
 80059f6:	697b      	ldr	r3, [r7, #20]
 80059f8:	0a5b      	lsrs	r3, r3, #9
 80059fa:	f003 0301 	and.w	r3, r3, #1
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d003      	beq.n	8005a0a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8005a02:	6878      	ldr	r0, [r7, #4]
 8005a04:	f000 fe07 	bl	8006616 <I2C_Master_ADD10>
 8005a08:	e082      	b.n	8005b10 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005a0a:	69fb      	ldr	r3, [r7, #28]
 8005a0c:	085b      	lsrs	r3, r3, #1
 8005a0e:	f003 0301 	and.w	r3, r3, #1
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d009      	beq.n	8005a2a <HAL_I2C_EV_IRQHandler+0xd2>
 8005a16:	697b      	ldr	r3, [r7, #20]
 8005a18:	0a5b      	lsrs	r3, r3, #9
 8005a1a:	f003 0301 	and.w	r3, r3, #1
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d003      	beq.n	8005a2a <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8005a22:	6878      	ldr	r0, [r7, #4]
 8005a24:	f000 fe21 	bl	800666a <I2C_Master_ADDR>
 8005a28:	e072      	b.n	8005b10 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8005a2a:	69bb      	ldr	r3, [r7, #24]
 8005a2c:	089b      	lsrs	r3, r3, #2
 8005a2e:	f003 0301 	and.w	r3, r3, #1
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d03b      	beq.n	8005aae <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	685b      	ldr	r3, [r3, #4]
 8005a3c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a40:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a44:	f000 80f3 	beq.w	8005c2e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005a48:	69fb      	ldr	r3, [r7, #28]
 8005a4a:	09db      	lsrs	r3, r3, #7
 8005a4c:	f003 0301 	and.w	r3, r3, #1
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d00f      	beq.n	8005a74 <HAL_I2C_EV_IRQHandler+0x11c>
 8005a54:	697b      	ldr	r3, [r7, #20]
 8005a56:	0a9b      	lsrs	r3, r3, #10
 8005a58:	f003 0301 	and.w	r3, r3, #1
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d009      	beq.n	8005a74 <HAL_I2C_EV_IRQHandler+0x11c>
 8005a60:	69fb      	ldr	r3, [r7, #28]
 8005a62:	089b      	lsrs	r3, r3, #2
 8005a64:	f003 0301 	and.w	r3, r3, #1
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d103      	bne.n	8005a74 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8005a6c:	6878      	ldr	r0, [r7, #4]
 8005a6e:	f000 f9e9 	bl	8005e44 <I2C_MasterTransmit_TXE>
 8005a72:	e04d      	b.n	8005b10 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005a74:	69fb      	ldr	r3, [r7, #28]
 8005a76:	089b      	lsrs	r3, r3, #2
 8005a78:	f003 0301 	and.w	r3, r3, #1
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	f000 80d6 	beq.w	8005c2e <HAL_I2C_EV_IRQHandler+0x2d6>
 8005a82:	697b      	ldr	r3, [r7, #20]
 8005a84:	0a5b      	lsrs	r3, r3, #9
 8005a86:	f003 0301 	and.w	r3, r3, #1
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	f000 80cf 	beq.w	8005c2e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005a90:	7bbb      	ldrb	r3, [r7, #14]
 8005a92:	2b21      	cmp	r3, #33	@ 0x21
 8005a94:	d103      	bne.n	8005a9e <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8005a96:	6878      	ldr	r0, [r7, #4]
 8005a98:	f000 fa70 	bl	8005f7c <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005a9c:	e0c7      	b.n	8005c2e <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8005a9e:	7bfb      	ldrb	r3, [r7, #15]
 8005aa0:	2b40      	cmp	r3, #64	@ 0x40
 8005aa2:	f040 80c4 	bne.w	8005c2e <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005aa6:	6878      	ldr	r0, [r7, #4]
 8005aa8:	f000 fade 	bl	8006068 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005aac:	e0bf      	b.n	8005c2e <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005ab8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005abc:	f000 80b7 	beq.w	8005c2e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005ac0:	69fb      	ldr	r3, [r7, #28]
 8005ac2:	099b      	lsrs	r3, r3, #6
 8005ac4:	f003 0301 	and.w	r3, r3, #1
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d00f      	beq.n	8005aec <HAL_I2C_EV_IRQHandler+0x194>
 8005acc:	697b      	ldr	r3, [r7, #20]
 8005ace:	0a9b      	lsrs	r3, r3, #10
 8005ad0:	f003 0301 	and.w	r3, r3, #1
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d009      	beq.n	8005aec <HAL_I2C_EV_IRQHandler+0x194>
 8005ad8:	69fb      	ldr	r3, [r7, #28]
 8005ada:	089b      	lsrs	r3, r3, #2
 8005adc:	f003 0301 	and.w	r3, r3, #1
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d103      	bne.n	8005aec <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8005ae4:	6878      	ldr	r0, [r7, #4]
 8005ae6:	f000 fb57 	bl	8006198 <I2C_MasterReceive_RXNE>
 8005aea:	e011      	b.n	8005b10 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005aec:	69fb      	ldr	r3, [r7, #28]
 8005aee:	089b      	lsrs	r3, r3, #2
 8005af0:	f003 0301 	and.w	r3, r3, #1
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	f000 809a 	beq.w	8005c2e <HAL_I2C_EV_IRQHandler+0x2d6>
 8005afa:	697b      	ldr	r3, [r7, #20]
 8005afc:	0a5b      	lsrs	r3, r3, #9
 8005afe:	f003 0301 	and.w	r3, r3, #1
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	f000 8093 	beq.w	8005c2e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8005b08:	6878      	ldr	r0, [r7, #4]
 8005b0a:	f000 fc0d 	bl	8006328 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005b0e:	e08e      	b.n	8005c2e <HAL_I2C_EV_IRQHandler+0x2d6>
 8005b10:	e08d      	b.n	8005c2e <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d004      	beq.n	8005b24 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	695b      	ldr	r3, [r3, #20]
 8005b20:	61fb      	str	r3, [r7, #28]
 8005b22:	e007      	b.n	8005b34 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	699b      	ldr	r3, [r3, #24]
 8005b2a:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	695b      	ldr	r3, [r3, #20]
 8005b32:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005b34:	69fb      	ldr	r3, [r7, #28]
 8005b36:	085b      	lsrs	r3, r3, #1
 8005b38:	f003 0301 	and.w	r3, r3, #1
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d012      	beq.n	8005b66 <HAL_I2C_EV_IRQHandler+0x20e>
 8005b40:	697b      	ldr	r3, [r7, #20]
 8005b42:	0a5b      	lsrs	r3, r3, #9
 8005b44:	f003 0301 	and.w	r3, r3, #1
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d00c      	beq.n	8005b66 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d003      	beq.n	8005b5c <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	699b      	ldr	r3, [r3, #24]
 8005b5a:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8005b5c:	69b9      	ldr	r1, [r7, #24]
 8005b5e:	6878      	ldr	r0, [r7, #4]
 8005b60:	f000 ffd2 	bl	8006b08 <I2C_Slave_ADDR>
 8005b64:	e066      	b.n	8005c34 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005b66:	69fb      	ldr	r3, [r7, #28]
 8005b68:	091b      	lsrs	r3, r3, #4
 8005b6a:	f003 0301 	and.w	r3, r3, #1
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d009      	beq.n	8005b86 <HAL_I2C_EV_IRQHandler+0x22e>
 8005b72:	697b      	ldr	r3, [r7, #20]
 8005b74:	0a5b      	lsrs	r3, r3, #9
 8005b76:	f003 0301 	and.w	r3, r3, #1
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d003      	beq.n	8005b86 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8005b7e:	6878      	ldr	r0, [r7, #4]
 8005b80:	f001 f80c 	bl	8006b9c <I2C_Slave_STOPF>
 8005b84:	e056      	b.n	8005c34 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005b86:	7bbb      	ldrb	r3, [r7, #14]
 8005b88:	2b21      	cmp	r3, #33	@ 0x21
 8005b8a:	d002      	beq.n	8005b92 <HAL_I2C_EV_IRQHandler+0x23a>
 8005b8c:	7bbb      	ldrb	r3, [r7, #14]
 8005b8e:	2b29      	cmp	r3, #41	@ 0x29
 8005b90:	d125      	bne.n	8005bde <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005b92:	69fb      	ldr	r3, [r7, #28]
 8005b94:	09db      	lsrs	r3, r3, #7
 8005b96:	f003 0301 	and.w	r3, r3, #1
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d00f      	beq.n	8005bbe <HAL_I2C_EV_IRQHandler+0x266>
 8005b9e:	697b      	ldr	r3, [r7, #20]
 8005ba0:	0a9b      	lsrs	r3, r3, #10
 8005ba2:	f003 0301 	and.w	r3, r3, #1
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d009      	beq.n	8005bbe <HAL_I2C_EV_IRQHandler+0x266>
 8005baa:	69fb      	ldr	r3, [r7, #28]
 8005bac:	089b      	lsrs	r3, r3, #2
 8005bae:	f003 0301 	and.w	r3, r3, #1
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d103      	bne.n	8005bbe <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8005bb6:	6878      	ldr	r0, [r7, #4]
 8005bb8:	f000 fee8 	bl	800698c <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005bbc:	e039      	b.n	8005c32 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005bbe:	69fb      	ldr	r3, [r7, #28]
 8005bc0:	089b      	lsrs	r3, r3, #2
 8005bc2:	f003 0301 	and.w	r3, r3, #1
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d033      	beq.n	8005c32 <HAL_I2C_EV_IRQHandler+0x2da>
 8005bca:	697b      	ldr	r3, [r7, #20]
 8005bcc:	0a5b      	lsrs	r3, r3, #9
 8005bce:	f003 0301 	and.w	r3, r3, #1
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d02d      	beq.n	8005c32 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8005bd6:	6878      	ldr	r0, [r7, #4]
 8005bd8:	f000 ff15 	bl	8006a06 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005bdc:	e029      	b.n	8005c32 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005bde:	69fb      	ldr	r3, [r7, #28]
 8005be0:	099b      	lsrs	r3, r3, #6
 8005be2:	f003 0301 	and.w	r3, r3, #1
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d00f      	beq.n	8005c0a <HAL_I2C_EV_IRQHandler+0x2b2>
 8005bea:	697b      	ldr	r3, [r7, #20]
 8005bec:	0a9b      	lsrs	r3, r3, #10
 8005bee:	f003 0301 	and.w	r3, r3, #1
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d009      	beq.n	8005c0a <HAL_I2C_EV_IRQHandler+0x2b2>
 8005bf6:	69fb      	ldr	r3, [r7, #28]
 8005bf8:	089b      	lsrs	r3, r3, #2
 8005bfa:	f003 0301 	and.w	r3, r3, #1
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d103      	bne.n	8005c0a <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8005c02:	6878      	ldr	r0, [r7, #4]
 8005c04:	f000 ff20 	bl	8006a48 <I2C_SlaveReceive_RXNE>
 8005c08:	e014      	b.n	8005c34 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005c0a:	69fb      	ldr	r3, [r7, #28]
 8005c0c:	089b      	lsrs	r3, r3, #2
 8005c0e:	f003 0301 	and.w	r3, r3, #1
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d00e      	beq.n	8005c34 <HAL_I2C_EV_IRQHandler+0x2dc>
 8005c16:	697b      	ldr	r3, [r7, #20]
 8005c18:	0a5b      	lsrs	r3, r3, #9
 8005c1a:	f003 0301 	and.w	r3, r3, #1
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d008      	beq.n	8005c34 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8005c22:	6878      	ldr	r0, [r7, #4]
 8005c24:	f000 ff4e 	bl	8006ac4 <I2C_SlaveReceive_BTF>
 8005c28:	e004      	b.n	8005c34 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8005c2a:	bf00      	nop
 8005c2c:	e002      	b.n	8005c34 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005c2e:	bf00      	nop
 8005c30:	e000      	b.n	8005c34 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005c32:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8005c34:	3720      	adds	r7, #32
 8005c36:	46bd      	mov	sp, r7
 8005c38:	bd80      	pop	{r7, pc}

08005c3a <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005c3a:	b580      	push	{r7, lr}
 8005c3c:	b08a      	sub	sp, #40	@ 0x28
 8005c3e:	af00      	add	r7, sp, #0
 8005c40:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	695b      	ldr	r3, [r3, #20]
 8005c48:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	685b      	ldr	r3, [r3, #4]
 8005c50:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8005c52:	2300      	movs	r3, #0
 8005c54:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005c5c:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005c5e:	6a3b      	ldr	r3, [r7, #32]
 8005c60:	0a1b      	lsrs	r3, r3, #8
 8005c62:	f003 0301 	and.w	r3, r3, #1
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d00e      	beq.n	8005c88 <HAL_I2C_ER_IRQHandler+0x4e>
 8005c6a:	69fb      	ldr	r3, [r7, #28]
 8005c6c:	0a1b      	lsrs	r3, r3, #8
 8005c6e:	f003 0301 	and.w	r3, r3, #1
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d008      	beq.n	8005c88 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8005c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c78:	f043 0301 	orr.w	r3, r3, #1
 8005c7c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005c86:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005c88:	6a3b      	ldr	r3, [r7, #32]
 8005c8a:	0a5b      	lsrs	r3, r3, #9
 8005c8c:	f003 0301 	and.w	r3, r3, #1
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d00e      	beq.n	8005cb2 <HAL_I2C_ER_IRQHandler+0x78>
 8005c94:	69fb      	ldr	r3, [r7, #28]
 8005c96:	0a1b      	lsrs	r3, r3, #8
 8005c98:	f003 0301 	and.w	r3, r3, #1
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d008      	beq.n	8005cb2 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8005ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ca2:	f043 0302 	orr.w	r3, r3, #2
 8005ca6:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8005cb0:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005cb2:	6a3b      	ldr	r3, [r7, #32]
 8005cb4:	0a9b      	lsrs	r3, r3, #10
 8005cb6:	f003 0301 	and.w	r3, r3, #1
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d03f      	beq.n	8005d3e <HAL_I2C_ER_IRQHandler+0x104>
 8005cbe:	69fb      	ldr	r3, [r7, #28]
 8005cc0:	0a1b      	lsrs	r3, r3, #8
 8005cc2:	f003 0301 	and.w	r3, r3, #1
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d039      	beq.n	8005d3e <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8005cca:	7efb      	ldrb	r3, [r7, #27]
 8005ccc:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cd2:	b29b      	uxth	r3, r3
 8005cd4:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005cdc:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ce2:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8005ce4:	7ebb      	ldrb	r3, [r7, #26]
 8005ce6:	2b20      	cmp	r3, #32
 8005ce8:	d112      	bne.n	8005d10 <HAL_I2C_ER_IRQHandler+0xd6>
 8005cea:	697b      	ldr	r3, [r7, #20]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d10f      	bne.n	8005d10 <HAL_I2C_ER_IRQHandler+0xd6>
 8005cf0:	7cfb      	ldrb	r3, [r7, #19]
 8005cf2:	2b21      	cmp	r3, #33	@ 0x21
 8005cf4:	d008      	beq.n	8005d08 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8005cf6:	7cfb      	ldrb	r3, [r7, #19]
 8005cf8:	2b29      	cmp	r3, #41	@ 0x29
 8005cfa:	d005      	beq.n	8005d08 <HAL_I2C_ER_IRQHandler+0xce>
 8005cfc:	7cfb      	ldrb	r3, [r7, #19]
 8005cfe:	2b28      	cmp	r3, #40	@ 0x28
 8005d00:	d106      	bne.n	8005d10 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	2b21      	cmp	r3, #33	@ 0x21
 8005d06:	d103      	bne.n	8005d10 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8005d08:	6878      	ldr	r0, [r7, #4]
 8005d0a:	f001 f877 	bl	8006dfc <I2C_Slave_AF>
 8005d0e:	e016      	b.n	8005d3e <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005d18:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8005d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d1c:	f043 0304 	orr.w	r3, r3, #4
 8005d20:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8005d22:	7efb      	ldrb	r3, [r7, #27]
 8005d24:	2b10      	cmp	r3, #16
 8005d26:	d002      	beq.n	8005d2e <HAL_I2C_ER_IRQHandler+0xf4>
 8005d28:	7efb      	ldrb	r3, [r7, #27]
 8005d2a:	2b40      	cmp	r3, #64	@ 0x40
 8005d2c:	d107      	bne.n	8005d3e <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	681a      	ldr	r2, [r3, #0]
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d3c:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005d3e:	6a3b      	ldr	r3, [r7, #32]
 8005d40:	0adb      	lsrs	r3, r3, #11
 8005d42:	f003 0301 	and.w	r3, r3, #1
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d00e      	beq.n	8005d68 <HAL_I2C_ER_IRQHandler+0x12e>
 8005d4a:	69fb      	ldr	r3, [r7, #28]
 8005d4c:	0a1b      	lsrs	r3, r3, #8
 8005d4e:	f003 0301 	and.w	r3, r3, #1
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d008      	beq.n	8005d68 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8005d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d58:	f043 0308 	orr.w	r3, r3, #8
 8005d5c:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8005d66:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8005d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d008      	beq.n	8005d80 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d74:	431a      	orrs	r2, r3
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8005d7a:	6878      	ldr	r0, [r7, #4]
 8005d7c:	f001 f8b2 	bl	8006ee4 <I2C_ITError>
  }
}
 8005d80:	bf00      	nop
 8005d82:	3728      	adds	r7, #40	@ 0x28
 8005d84:	46bd      	mov	sp, r7
 8005d86:	bd80      	pop	{r7, pc}

08005d88 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005d88:	b480      	push	{r7}
 8005d8a:	b083      	sub	sp, #12
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8005d90:	bf00      	nop
 8005d92:	370c      	adds	r7, #12
 8005d94:	46bd      	mov	sp, r7
 8005d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9a:	4770      	bx	lr

08005d9c <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005d9c:	b480      	push	{r7}
 8005d9e:	b083      	sub	sp, #12
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8005da4:	bf00      	nop
 8005da6:	370c      	adds	r7, #12
 8005da8:	46bd      	mov	sp, r7
 8005daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dae:	4770      	bx	lr

08005db0 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005db0:	b480      	push	{r7}
 8005db2:	b083      	sub	sp, #12
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8005db8:	bf00      	nop
 8005dba:	370c      	adds	r7, #12
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc2:	4770      	bx	lr

08005dc4 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005dc4:	b480      	push	{r7}
 8005dc6:	b083      	sub	sp, #12
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005dcc:	bf00      	nop
 8005dce:	370c      	adds	r7, #12
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd6:	4770      	bx	lr

08005dd8 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8005dd8:	b480      	push	{r7}
 8005dda:	b083      	sub	sp, #12
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
 8005de0:	460b      	mov	r3, r1
 8005de2:	70fb      	strb	r3, [r7, #3]
 8005de4:	4613      	mov	r3, r2
 8005de6:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005de8:	bf00      	nop
 8005dea:	370c      	adds	r7, #12
 8005dec:	46bd      	mov	sp, r7
 8005dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df2:	4770      	bx	lr

08005df4 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005df4:	b480      	push	{r7}
 8005df6:	b083      	sub	sp, #12
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8005dfc:	bf00      	nop
 8005dfe:	370c      	adds	r7, #12
 8005e00:	46bd      	mov	sp, r7
 8005e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e06:	4770      	bx	lr

08005e08 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005e08:	b480      	push	{r7}
 8005e0a:	b083      	sub	sp, #12
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8005e10:	bf00      	nop
 8005e12:	370c      	adds	r7, #12
 8005e14:	46bd      	mov	sp, r7
 8005e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1a:	4770      	bx	lr

08005e1c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005e1c:	b480      	push	{r7}
 8005e1e:	b083      	sub	sp, #12
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005e24:	bf00      	nop
 8005e26:	370c      	adds	r7, #12
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2e:	4770      	bx	lr

08005e30 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005e30:	b480      	push	{r7}
 8005e32:	b083      	sub	sp, #12
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005e38:	bf00      	nop
 8005e3a:	370c      	adds	r7, #12
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e42:	4770      	bx	lr

08005e44 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b084      	sub	sp, #16
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e52:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005e5a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e60:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d150      	bne.n	8005f0c <I2C_MasterTransmit_TXE+0xc8>
 8005e6a:	7bfb      	ldrb	r3, [r7, #15]
 8005e6c:	2b21      	cmp	r3, #33	@ 0x21
 8005e6e:	d14d      	bne.n	8005f0c <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005e70:	68bb      	ldr	r3, [r7, #8]
 8005e72:	2b08      	cmp	r3, #8
 8005e74:	d01d      	beq.n	8005eb2 <I2C_MasterTransmit_TXE+0x6e>
 8005e76:	68bb      	ldr	r3, [r7, #8]
 8005e78:	2b20      	cmp	r3, #32
 8005e7a:	d01a      	beq.n	8005eb2 <I2C_MasterTransmit_TXE+0x6e>
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005e82:	d016      	beq.n	8005eb2 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	685a      	ldr	r2, [r3, #4]
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005e92:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2211      	movs	r2, #17
 8005e98:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	2220      	movs	r2, #32
 8005ea6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005eaa:	6878      	ldr	r0, [r7, #4]
 8005eac:	f7ff ff6c 	bl	8005d88 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005eb0:	e060      	b.n	8005f74 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	685a      	ldr	r2, [r3, #4]
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005ec0:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	681a      	ldr	r2, [r3, #0]
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ed0:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2220      	movs	r2, #32
 8005edc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005ee6:	b2db      	uxtb	r3, r3
 8005ee8:	2b40      	cmp	r3, #64	@ 0x40
 8005eea:	d107      	bne.n	8005efc <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2200      	movs	r2, #0
 8005ef0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8005ef4:	6878      	ldr	r0, [r7, #4]
 8005ef6:	f7ff ff87 	bl	8005e08 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005efa:	e03b      	b.n	8005f74 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2200      	movs	r2, #0
 8005f00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005f04:	6878      	ldr	r0, [r7, #4]
 8005f06:	f7ff ff3f 	bl	8005d88 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005f0a:	e033      	b.n	8005f74 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8005f0c:	7bfb      	ldrb	r3, [r7, #15]
 8005f0e:	2b21      	cmp	r3, #33	@ 0x21
 8005f10:	d005      	beq.n	8005f1e <I2C_MasterTransmit_TXE+0xda>
 8005f12:	7bbb      	ldrb	r3, [r7, #14]
 8005f14:	2b40      	cmp	r3, #64	@ 0x40
 8005f16:	d12d      	bne.n	8005f74 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8005f18:	7bfb      	ldrb	r3, [r7, #15]
 8005f1a:	2b22      	cmp	r3, #34	@ 0x22
 8005f1c:	d12a      	bne.n	8005f74 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f22:	b29b      	uxth	r3, r3
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d108      	bne.n	8005f3a <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	685a      	ldr	r2, [r3, #4]
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f36:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005f38:	e01c      	b.n	8005f74 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005f40:	b2db      	uxtb	r3, r3
 8005f42:	2b40      	cmp	r3, #64	@ 0x40
 8005f44:	d103      	bne.n	8005f4e <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005f46:	6878      	ldr	r0, [r7, #4]
 8005f48:	f000 f88e 	bl	8006068 <I2C_MemoryTransmit_TXE_BTF>
}
 8005f4c:	e012      	b.n	8005f74 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f52:	781a      	ldrb	r2, [r3, #0]
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f5e:	1c5a      	adds	r2, r3, #1
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f68:	b29b      	uxth	r3, r3
 8005f6a:	3b01      	subs	r3, #1
 8005f6c:	b29a      	uxth	r2, r3
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005f72:	e7ff      	b.n	8005f74 <I2C_MasterTransmit_TXE+0x130>
 8005f74:	bf00      	nop
 8005f76:	3710      	adds	r7, #16
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	bd80      	pop	{r7, pc}

08005f7c <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	b084      	sub	sp, #16
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f88:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f90:	b2db      	uxtb	r3, r3
 8005f92:	2b21      	cmp	r3, #33	@ 0x21
 8005f94:	d164      	bne.n	8006060 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f9a:	b29b      	uxth	r3, r3
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d012      	beq.n	8005fc6 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fa4:	781a      	ldrb	r2, [r3, #0]
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fb0:	1c5a      	adds	r2, r3, #1
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fba:	b29b      	uxth	r3, r3
 8005fbc:	3b01      	subs	r3, #1
 8005fbe:	b29a      	uxth	r2, r3
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8005fc4:	e04c      	b.n	8006060 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	2b08      	cmp	r3, #8
 8005fca:	d01d      	beq.n	8006008 <I2C_MasterTransmit_BTF+0x8c>
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	2b20      	cmp	r3, #32
 8005fd0:	d01a      	beq.n	8006008 <I2C_MasterTransmit_BTF+0x8c>
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005fd8:	d016      	beq.n	8006008 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	685a      	ldr	r2, [r3, #4]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005fe8:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2211      	movs	r2, #17
 8005fee:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2220      	movs	r2, #32
 8005ffc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006000:	6878      	ldr	r0, [r7, #4]
 8006002:	f7ff fec1 	bl	8005d88 <HAL_I2C_MasterTxCpltCallback>
}
 8006006:	e02b      	b.n	8006060 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	685a      	ldr	r2, [r3, #4]
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006016:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	681a      	ldr	r2, [r3, #0]
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006026:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2200      	movs	r2, #0
 800602c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2220      	movs	r2, #32
 8006032:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800603c:	b2db      	uxtb	r3, r3
 800603e:	2b40      	cmp	r3, #64	@ 0x40
 8006040:	d107      	bne.n	8006052 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	2200      	movs	r2, #0
 8006046:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 800604a:	6878      	ldr	r0, [r7, #4]
 800604c:	f7ff fedc 	bl	8005e08 <HAL_I2C_MemTxCpltCallback>
}
 8006050:	e006      	b.n	8006060 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	2200      	movs	r2, #0
 8006056:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 800605a:	6878      	ldr	r0, [r7, #4]
 800605c:	f7ff fe94 	bl	8005d88 <HAL_I2C_MasterTxCpltCallback>
}
 8006060:	bf00      	nop
 8006062:	3710      	adds	r7, #16
 8006064:	46bd      	mov	sp, r7
 8006066:	bd80      	pop	{r7, pc}

08006068 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b084      	sub	sp, #16
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006076:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800607c:	2b00      	cmp	r3, #0
 800607e:	d11d      	bne.n	80060bc <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006084:	2b01      	cmp	r3, #1
 8006086:	d10b      	bne.n	80060a0 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800608c:	b2da      	uxtb	r2, r3
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006098:	1c9a      	adds	r2, r3, #2
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 800609e:	e077      	b.n	8006190 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80060a4:	b29b      	uxth	r3, r3
 80060a6:	121b      	asrs	r3, r3, #8
 80060a8:	b2da      	uxtb	r2, r3
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060b4:	1c5a      	adds	r2, r3, #1
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80060ba:	e069      	b.n	8006190 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060c0:	2b01      	cmp	r3, #1
 80060c2:	d10b      	bne.n	80060dc <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80060c8:	b2da      	uxtb	r2, r3
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060d4:	1c5a      	adds	r2, r3, #1
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80060da:	e059      	b.n	8006190 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060e0:	2b02      	cmp	r3, #2
 80060e2:	d152      	bne.n	800618a <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80060e4:	7bfb      	ldrb	r3, [r7, #15]
 80060e6:	2b22      	cmp	r3, #34	@ 0x22
 80060e8:	d10d      	bne.n	8006106 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	681a      	ldr	r2, [r3, #0]
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80060f8:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060fe:	1c5a      	adds	r2, r3, #1
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8006104:	e044      	b.n	8006190 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800610a:	b29b      	uxth	r3, r3
 800610c:	2b00      	cmp	r3, #0
 800610e:	d015      	beq.n	800613c <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8006110:	7bfb      	ldrb	r3, [r7, #15]
 8006112:	2b21      	cmp	r3, #33	@ 0x21
 8006114:	d112      	bne.n	800613c <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800611a:	781a      	ldrb	r2, [r3, #0]
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006126:	1c5a      	adds	r2, r3, #1
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006130:	b29b      	uxth	r3, r3
 8006132:	3b01      	subs	r3, #1
 8006134:	b29a      	uxth	r2, r3
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800613a:	e029      	b.n	8006190 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006140:	b29b      	uxth	r3, r3
 8006142:	2b00      	cmp	r3, #0
 8006144:	d124      	bne.n	8006190 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8006146:	7bfb      	ldrb	r3, [r7, #15]
 8006148:	2b21      	cmp	r3, #33	@ 0x21
 800614a:	d121      	bne.n	8006190 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	685a      	ldr	r2, [r3, #4]
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800615a:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	681a      	ldr	r2, [r3, #0]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800616a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2200      	movs	r2, #0
 8006170:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2220      	movs	r2, #32
 8006176:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2200      	movs	r2, #0
 800617e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8006182:	6878      	ldr	r0, [r7, #4]
 8006184:	f7ff fe40 	bl	8005e08 <HAL_I2C_MemTxCpltCallback>
}
 8006188:	e002      	b.n	8006190 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 800618a:	6878      	ldr	r0, [r7, #4]
 800618c:	f7fe ff0e 	bl	8004fac <I2C_Flush_DR>
}
 8006190:	bf00      	nop
 8006192:	3710      	adds	r7, #16
 8006194:	46bd      	mov	sp, r7
 8006196:	bd80      	pop	{r7, pc}

08006198 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b084      	sub	sp, #16
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80061a6:	b2db      	uxtb	r3, r3
 80061a8:	2b22      	cmp	r3, #34	@ 0x22
 80061aa:	f040 80b9 	bne.w	8006320 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061b2:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061b8:	b29b      	uxth	r3, r3
 80061ba:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 80061bc:	68bb      	ldr	r3, [r7, #8]
 80061be:	2b03      	cmp	r3, #3
 80061c0:	d921      	bls.n	8006206 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	691a      	ldr	r2, [r3, #16]
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061cc:	b2d2      	uxtb	r2, r2
 80061ce:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061d4:	1c5a      	adds	r2, r3, #1
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061de:	b29b      	uxth	r3, r3
 80061e0:	3b01      	subs	r3, #1
 80061e2:	b29a      	uxth	r2, r3
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061ec:	b29b      	uxth	r3, r3
 80061ee:	2b03      	cmp	r3, #3
 80061f0:	f040 8096 	bne.w	8006320 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	685a      	ldr	r2, [r3, #4]
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006202:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8006204:	e08c      	b.n	8006320 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800620a:	2b02      	cmp	r3, #2
 800620c:	d07f      	beq.n	800630e <I2C_MasterReceive_RXNE+0x176>
 800620e:	68bb      	ldr	r3, [r7, #8]
 8006210:	2b01      	cmp	r3, #1
 8006212:	d002      	beq.n	800621a <I2C_MasterReceive_RXNE+0x82>
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d179      	bne.n	800630e <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800621a:	6878      	ldr	r0, [r7, #4]
 800621c:	f001 fd3a 	bl	8007c94 <I2C_WaitOnSTOPRequestThroughIT>
 8006220:	4603      	mov	r3, r0
 8006222:	2b00      	cmp	r3, #0
 8006224:	d14c      	bne.n	80062c0 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	681a      	ldr	r2, [r3, #0]
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006234:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	685a      	ldr	r2, [r3, #4]
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006244:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	691a      	ldr	r2, [r3, #16]
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006250:	b2d2      	uxtb	r2, r2
 8006252:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006258:	1c5a      	adds	r2, r3, #1
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006262:	b29b      	uxth	r3, r3
 8006264:	3b01      	subs	r3, #1
 8006266:	b29a      	uxth	r2, r3
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2220      	movs	r2, #32
 8006270:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800627a:	b2db      	uxtb	r3, r3
 800627c:	2b40      	cmp	r3, #64	@ 0x40
 800627e:	d10a      	bne.n	8006296 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2200      	movs	r2, #0
 8006284:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2200      	movs	r2, #0
 800628c:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800628e:	6878      	ldr	r0, [r7, #4]
 8006290:	f7fd fc60 	bl	8003b54 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006294:	e044      	b.n	8006320 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2200      	movs	r2, #0
 800629a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	2b08      	cmp	r3, #8
 80062a2:	d002      	beq.n	80062aa <I2C_MasterReceive_RXNE+0x112>
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	2b20      	cmp	r3, #32
 80062a8:	d103      	bne.n	80062b2 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	2200      	movs	r2, #0
 80062ae:	631a      	str	r2, [r3, #48]	@ 0x30
 80062b0:	e002      	b.n	80062b8 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2212      	movs	r2, #18
 80062b6:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80062b8:	6878      	ldr	r0, [r7, #4]
 80062ba:	f7ff fd6f 	bl	8005d9c <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80062be:	e02f      	b.n	8006320 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	685a      	ldr	r2, [r3, #4]
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80062ce:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	691a      	ldr	r2, [r3, #16]
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062da:	b2d2      	uxtb	r2, r2
 80062dc:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062e2:	1c5a      	adds	r2, r3, #1
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062ec:	b29b      	uxth	r3, r3
 80062ee:	3b01      	subs	r3, #1
 80062f0:	b29a      	uxth	r2, r3
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2220      	movs	r2, #32
 80062fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2200      	movs	r2, #0
 8006302:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8006306:	6878      	ldr	r0, [r7, #4]
 8006308:	f7ff fd88 	bl	8005e1c <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800630c:	e008      	b.n	8006320 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	685a      	ldr	r2, [r3, #4]
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800631c:	605a      	str	r2, [r3, #4]
}
 800631e:	e7ff      	b.n	8006320 <I2C_MasterReceive_RXNE+0x188>
 8006320:	bf00      	nop
 8006322:	3710      	adds	r7, #16
 8006324:	46bd      	mov	sp, r7
 8006326:	bd80      	pop	{r7, pc}

08006328 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8006328:	b580      	push	{r7, lr}
 800632a:	b084      	sub	sp, #16
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006334:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800633a:	b29b      	uxth	r3, r3
 800633c:	2b04      	cmp	r3, #4
 800633e:	d11b      	bne.n	8006378 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	685a      	ldr	r2, [r3, #4]
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800634e:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	691a      	ldr	r2, [r3, #16]
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800635a:	b2d2      	uxtb	r2, r2
 800635c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006362:	1c5a      	adds	r2, r3, #1
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800636c:	b29b      	uxth	r3, r3
 800636e:	3b01      	subs	r3, #1
 8006370:	b29a      	uxth	r2, r3
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8006376:	e0c4      	b.n	8006502 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800637c:	b29b      	uxth	r3, r3
 800637e:	2b03      	cmp	r3, #3
 8006380:	d129      	bne.n	80063d6 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	685a      	ldr	r2, [r3, #4]
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006390:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	2b04      	cmp	r3, #4
 8006396:	d00a      	beq.n	80063ae <I2C_MasterReceive_BTF+0x86>
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	2b02      	cmp	r3, #2
 800639c:	d007      	beq.n	80063ae <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	681a      	ldr	r2, [r3, #0]
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80063ac:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	691a      	ldr	r2, [r3, #16]
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063b8:	b2d2      	uxtb	r2, r2
 80063ba:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063c0:	1c5a      	adds	r2, r3, #1
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063ca:	b29b      	uxth	r3, r3
 80063cc:	3b01      	subs	r3, #1
 80063ce:	b29a      	uxth	r2, r3
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80063d4:	e095      	b.n	8006502 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063da:	b29b      	uxth	r3, r3
 80063dc:	2b02      	cmp	r3, #2
 80063de:	d17d      	bne.n	80064dc <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	2b01      	cmp	r3, #1
 80063e4:	d002      	beq.n	80063ec <I2C_MasterReceive_BTF+0xc4>
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	2b10      	cmp	r3, #16
 80063ea:	d108      	bne.n	80063fe <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	681a      	ldr	r2, [r3, #0]
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80063fa:	601a      	str	r2, [r3, #0]
 80063fc:	e016      	b.n	800642c <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	2b04      	cmp	r3, #4
 8006402:	d002      	beq.n	800640a <I2C_MasterReceive_BTF+0xe2>
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	2b02      	cmp	r3, #2
 8006408:	d108      	bne.n	800641c <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	681a      	ldr	r2, [r3, #0]
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006418:	601a      	str	r2, [r3, #0]
 800641a:	e007      	b.n	800642c <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	681a      	ldr	r2, [r3, #0]
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800642a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	691a      	ldr	r2, [r3, #16]
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006436:	b2d2      	uxtb	r2, r2
 8006438:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800643e:	1c5a      	adds	r2, r3, #1
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006448:	b29b      	uxth	r3, r3
 800644a:	3b01      	subs	r3, #1
 800644c:	b29a      	uxth	r2, r3
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	691a      	ldr	r2, [r3, #16]
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800645c:	b2d2      	uxtb	r2, r2
 800645e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006464:	1c5a      	adds	r2, r3, #1
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800646e:	b29b      	uxth	r3, r3
 8006470:	3b01      	subs	r3, #1
 8006472:	b29a      	uxth	r2, r3
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	685a      	ldr	r2, [r3, #4]
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8006486:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2220      	movs	r2, #32
 800648c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006496:	b2db      	uxtb	r3, r3
 8006498:	2b40      	cmp	r3, #64	@ 0x40
 800649a:	d10a      	bne.n	80064b2 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2200      	movs	r2, #0
 80064a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2200      	movs	r2, #0
 80064a8:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80064aa:	6878      	ldr	r0, [r7, #4]
 80064ac:	f7fd fb52 	bl	8003b54 <HAL_I2C_MemRxCpltCallback>
}
 80064b0:	e027      	b.n	8006502 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	2200      	movs	r2, #0
 80064b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	2b08      	cmp	r3, #8
 80064be:	d002      	beq.n	80064c6 <I2C_MasterReceive_BTF+0x19e>
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	2b20      	cmp	r3, #32
 80064c4:	d103      	bne.n	80064ce <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2200      	movs	r2, #0
 80064ca:	631a      	str	r2, [r3, #48]	@ 0x30
 80064cc:	e002      	b.n	80064d4 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2212      	movs	r2, #18
 80064d2:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80064d4:	6878      	ldr	r0, [r7, #4]
 80064d6:	f7ff fc61 	bl	8005d9c <HAL_I2C_MasterRxCpltCallback>
}
 80064da:	e012      	b.n	8006502 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	691a      	ldr	r2, [r3, #16]
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064e6:	b2d2      	uxtb	r2, r2
 80064e8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064ee:	1c5a      	adds	r2, r3, #1
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064f8:	b29b      	uxth	r3, r3
 80064fa:	3b01      	subs	r3, #1
 80064fc:	b29a      	uxth	r2, r3
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8006502:	bf00      	nop
 8006504:	3710      	adds	r7, #16
 8006506:	46bd      	mov	sp, r7
 8006508:	bd80      	pop	{r7, pc}

0800650a <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800650a:	b480      	push	{r7}
 800650c:	b083      	sub	sp, #12
 800650e:	af00      	add	r7, sp, #0
 8006510:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006518:	b2db      	uxtb	r3, r3
 800651a:	2b40      	cmp	r3, #64	@ 0x40
 800651c:	d117      	bne.n	800654e <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006522:	2b00      	cmp	r3, #0
 8006524:	d109      	bne.n	800653a <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800652a:	b2db      	uxtb	r3, r3
 800652c:	461a      	mov	r2, r3
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006536:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8006538:	e067      	b.n	800660a <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800653e:	b2db      	uxtb	r3, r3
 8006540:	f043 0301 	orr.w	r3, r3, #1
 8006544:	b2da      	uxtb	r2, r3
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	611a      	str	r2, [r3, #16]
}
 800654c:	e05d      	b.n	800660a <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	691b      	ldr	r3, [r3, #16]
 8006552:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006556:	d133      	bne.n	80065c0 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800655e:	b2db      	uxtb	r3, r3
 8006560:	2b21      	cmp	r3, #33	@ 0x21
 8006562:	d109      	bne.n	8006578 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006568:	b2db      	uxtb	r3, r3
 800656a:	461a      	mov	r2, r3
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006574:	611a      	str	r2, [r3, #16]
 8006576:	e008      	b.n	800658a <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800657c:	b2db      	uxtb	r3, r3
 800657e:	f043 0301 	orr.w	r3, r3, #1
 8006582:	b2da      	uxtb	r2, r3
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800658e:	2b00      	cmp	r3, #0
 8006590:	d004      	beq.n	800659c <I2C_Master_SB+0x92>
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006596:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006598:	2b00      	cmp	r3, #0
 800659a:	d108      	bne.n	80065ae <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d032      	beq.n	800660a <I2C_Master_SB+0x100>
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d02d      	beq.n	800660a <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	685a      	ldr	r2, [r3, #4]
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80065bc:	605a      	str	r2, [r3, #4]
}
 80065be:	e024      	b.n	800660a <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d10e      	bne.n	80065e6 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065cc:	b29b      	uxth	r3, r3
 80065ce:	11db      	asrs	r3, r3, #7
 80065d0:	b2db      	uxtb	r3, r3
 80065d2:	f003 0306 	and.w	r3, r3, #6
 80065d6:	b2db      	uxtb	r3, r3
 80065d8:	f063 030f 	orn	r3, r3, #15
 80065dc:	b2da      	uxtb	r2, r3
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	611a      	str	r2, [r3, #16]
}
 80065e4:	e011      	b.n	800660a <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065ea:	2b01      	cmp	r3, #1
 80065ec:	d10d      	bne.n	800660a <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065f2:	b29b      	uxth	r3, r3
 80065f4:	11db      	asrs	r3, r3, #7
 80065f6:	b2db      	uxtb	r3, r3
 80065f8:	f003 0306 	and.w	r3, r3, #6
 80065fc:	b2db      	uxtb	r3, r3
 80065fe:	f063 030e 	orn	r3, r3, #14
 8006602:	b2da      	uxtb	r2, r3
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	611a      	str	r2, [r3, #16]
}
 800660a:	bf00      	nop
 800660c:	370c      	adds	r7, #12
 800660e:	46bd      	mov	sp, r7
 8006610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006614:	4770      	bx	lr

08006616 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8006616:	b480      	push	{r7}
 8006618:	b083      	sub	sp, #12
 800661a:	af00      	add	r7, sp, #0
 800661c:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006622:	b2da      	uxtb	r2, r3
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800662e:	2b00      	cmp	r3, #0
 8006630:	d004      	beq.n	800663c <I2C_Master_ADD10+0x26>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006636:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006638:	2b00      	cmp	r3, #0
 800663a:	d108      	bne.n	800664e <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006640:	2b00      	cmp	r3, #0
 8006642:	d00c      	beq.n	800665e <I2C_Master_ADD10+0x48>
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006648:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800664a:	2b00      	cmp	r3, #0
 800664c:	d007      	beq.n	800665e <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	685a      	ldr	r2, [r3, #4]
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800665c:	605a      	str	r2, [r3, #4]
  }
}
 800665e:	bf00      	nop
 8006660:	370c      	adds	r7, #12
 8006662:	46bd      	mov	sp, r7
 8006664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006668:	4770      	bx	lr

0800666a <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800666a:	b480      	push	{r7}
 800666c:	b091      	sub	sp, #68	@ 0x44
 800666e:	af00      	add	r7, sp, #0
 8006670:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006678:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006680:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006686:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800668e:	b2db      	uxtb	r3, r3
 8006690:	2b22      	cmp	r3, #34	@ 0x22
 8006692:	f040 8169 	bne.w	8006968 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800669a:	2b00      	cmp	r3, #0
 800669c:	d10f      	bne.n	80066be <I2C_Master_ADDR+0x54>
 800669e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80066a2:	2b40      	cmp	r3, #64	@ 0x40
 80066a4:	d10b      	bne.n	80066be <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80066a6:	2300      	movs	r3, #0
 80066a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	695b      	ldr	r3, [r3, #20]
 80066b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	699b      	ldr	r3, [r3, #24]
 80066b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80066ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066bc:	e160      	b.n	8006980 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d11d      	bne.n	8006702 <I2C_Master_ADDR+0x98>
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	691b      	ldr	r3, [r3, #16]
 80066ca:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80066ce:	d118      	bne.n	8006702 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80066d0:	2300      	movs	r3, #0
 80066d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	695b      	ldr	r3, [r3, #20]
 80066da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	699b      	ldr	r3, [r3, #24]
 80066e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80066e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	681a      	ldr	r2, [r3, #0]
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80066f4:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066fa:	1c5a      	adds	r2, r3, #1
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	651a      	str	r2, [r3, #80]	@ 0x50
 8006700:	e13e      	b.n	8006980 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006706:	b29b      	uxth	r3, r3
 8006708:	2b00      	cmp	r3, #0
 800670a:	d113      	bne.n	8006734 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800670c:	2300      	movs	r3, #0
 800670e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	695b      	ldr	r3, [r3, #20]
 8006716:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	699b      	ldr	r3, [r3, #24]
 800671e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006720:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	681a      	ldr	r2, [r3, #0]
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006730:	601a      	str	r2, [r3, #0]
 8006732:	e115      	b.n	8006960 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006738:	b29b      	uxth	r3, r3
 800673a:	2b01      	cmp	r3, #1
 800673c:	f040 808a 	bne.w	8006854 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8006740:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006742:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006746:	d137      	bne.n	80067b8 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	681a      	ldr	r2, [r3, #0]
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006756:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	685b      	ldr	r3, [r3, #4]
 800675e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006762:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006766:	d113      	bne.n	8006790 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	681a      	ldr	r2, [r3, #0]
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006776:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006778:	2300      	movs	r3, #0
 800677a:	627b      	str	r3, [r7, #36]	@ 0x24
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	695b      	ldr	r3, [r3, #20]
 8006782:	627b      	str	r3, [r7, #36]	@ 0x24
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	699b      	ldr	r3, [r3, #24]
 800678a:	627b      	str	r3, [r7, #36]	@ 0x24
 800678c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800678e:	e0e7      	b.n	8006960 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006790:	2300      	movs	r3, #0
 8006792:	623b      	str	r3, [r7, #32]
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	695b      	ldr	r3, [r3, #20]
 800679a:	623b      	str	r3, [r7, #32]
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	699b      	ldr	r3, [r3, #24]
 80067a2:	623b      	str	r3, [r7, #32]
 80067a4:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	681a      	ldr	r2, [r3, #0]
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80067b4:	601a      	str	r2, [r3, #0]
 80067b6:	e0d3      	b.n	8006960 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80067b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067ba:	2b08      	cmp	r3, #8
 80067bc:	d02e      	beq.n	800681c <I2C_Master_ADDR+0x1b2>
 80067be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067c0:	2b20      	cmp	r3, #32
 80067c2:	d02b      	beq.n	800681c <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80067c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067c6:	2b12      	cmp	r3, #18
 80067c8:	d102      	bne.n	80067d0 <I2C_Master_ADDR+0x166>
 80067ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067cc:	2b01      	cmp	r3, #1
 80067ce:	d125      	bne.n	800681c <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80067d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067d2:	2b04      	cmp	r3, #4
 80067d4:	d00e      	beq.n	80067f4 <I2C_Master_ADDR+0x18a>
 80067d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067d8:	2b02      	cmp	r3, #2
 80067da:	d00b      	beq.n	80067f4 <I2C_Master_ADDR+0x18a>
 80067dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067de:	2b10      	cmp	r3, #16
 80067e0:	d008      	beq.n	80067f4 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	681a      	ldr	r2, [r3, #0]
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80067f0:	601a      	str	r2, [r3, #0]
 80067f2:	e007      	b.n	8006804 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	681a      	ldr	r2, [r3, #0]
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006802:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006804:	2300      	movs	r3, #0
 8006806:	61fb      	str	r3, [r7, #28]
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	695b      	ldr	r3, [r3, #20]
 800680e:	61fb      	str	r3, [r7, #28]
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	699b      	ldr	r3, [r3, #24]
 8006816:	61fb      	str	r3, [r7, #28]
 8006818:	69fb      	ldr	r3, [r7, #28]
 800681a:	e0a1      	b.n	8006960 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	681a      	ldr	r2, [r3, #0]
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800682a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800682c:	2300      	movs	r3, #0
 800682e:	61bb      	str	r3, [r7, #24]
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	695b      	ldr	r3, [r3, #20]
 8006836:	61bb      	str	r3, [r7, #24]
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	699b      	ldr	r3, [r3, #24]
 800683e:	61bb      	str	r3, [r7, #24]
 8006840:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	681a      	ldr	r2, [r3, #0]
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006850:	601a      	str	r2, [r3, #0]
 8006852:	e085      	b.n	8006960 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006858:	b29b      	uxth	r3, r3
 800685a:	2b02      	cmp	r3, #2
 800685c:	d14d      	bne.n	80068fa <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800685e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006860:	2b04      	cmp	r3, #4
 8006862:	d016      	beq.n	8006892 <I2C_Master_ADDR+0x228>
 8006864:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006866:	2b02      	cmp	r3, #2
 8006868:	d013      	beq.n	8006892 <I2C_Master_ADDR+0x228>
 800686a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800686c:	2b10      	cmp	r3, #16
 800686e:	d010      	beq.n	8006892 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	681a      	ldr	r2, [r3, #0]
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800687e:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	681a      	ldr	r2, [r3, #0]
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800688e:	601a      	str	r2, [r3, #0]
 8006890:	e007      	b.n	80068a2 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	681a      	ldr	r2, [r3, #0]
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80068a0:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	685b      	ldr	r3, [r3, #4]
 80068a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80068ac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80068b0:	d117      	bne.n	80068e2 <I2C_Master_ADDR+0x278>
 80068b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068b4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80068b8:	d00b      	beq.n	80068d2 <I2C_Master_ADDR+0x268>
 80068ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068bc:	2b01      	cmp	r3, #1
 80068be:	d008      	beq.n	80068d2 <I2C_Master_ADDR+0x268>
 80068c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068c2:	2b08      	cmp	r3, #8
 80068c4:	d005      	beq.n	80068d2 <I2C_Master_ADDR+0x268>
 80068c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068c8:	2b10      	cmp	r3, #16
 80068ca:	d002      	beq.n	80068d2 <I2C_Master_ADDR+0x268>
 80068cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068ce:	2b20      	cmp	r3, #32
 80068d0:	d107      	bne.n	80068e2 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	685a      	ldr	r2, [r3, #4]
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80068e0:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80068e2:	2300      	movs	r3, #0
 80068e4:	617b      	str	r3, [r7, #20]
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	695b      	ldr	r3, [r3, #20]
 80068ec:	617b      	str	r3, [r7, #20]
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	699b      	ldr	r3, [r3, #24]
 80068f4:	617b      	str	r3, [r7, #20]
 80068f6:	697b      	ldr	r3, [r7, #20]
 80068f8:	e032      	b.n	8006960 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	681a      	ldr	r2, [r3, #0]
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006908:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	685b      	ldr	r3, [r3, #4]
 8006910:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006914:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006918:	d117      	bne.n	800694a <I2C_Master_ADDR+0x2e0>
 800691a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800691c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006920:	d00b      	beq.n	800693a <I2C_Master_ADDR+0x2d0>
 8006922:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006924:	2b01      	cmp	r3, #1
 8006926:	d008      	beq.n	800693a <I2C_Master_ADDR+0x2d0>
 8006928:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800692a:	2b08      	cmp	r3, #8
 800692c:	d005      	beq.n	800693a <I2C_Master_ADDR+0x2d0>
 800692e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006930:	2b10      	cmp	r3, #16
 8006932:	d002      	beq.n	800693a <I2C_Master_ADDR+0x2d0>
 8006934:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006936:	2b20      	cmp	r3, #32
 8006938:	d107      	bne.n	800694a <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	685a      	ldr	r2, [r3, #4]
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006948:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800694a:	2300      	movs	r3, #0
 800694c:	613b      	str	r3, [r7, #16]
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	695b      	ldr	r3, [r3, #20]
 8006954:	613b      	str	r3, [r7, #16]
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	699b      	ldr	r3, [r3, #24]
 800695c:	613b      	str	r3, [r7, #16]
 800695e:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2200      	movs	r2, #0
 8006964:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8006966:	e00b      	b.n	8006980 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006968:	2300      	movs	r3, #0
 800696a:	60fb      	str	r3, [r7, #12]
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	695b      	ldr	r3, [r3, #20]
 8006972:	60fb      	str	r3, [r7, #12]
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	699b      	ldr	r3, [r3, #24]
 800697a:	60fb      	str	r3, [r7, #12]
 800697c:	68fb      	ldr	r3, [r7, #12]
}
 800697e:	e7ff      	b.n	8006980 <I2C_Master_ADDR+0x316>
 8006980:	bf00      	nop
 8006982:	3744      	adds	r7, #68	@ 0x44
 8006984:	46bd      	mov	sp, r7
 8006986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698a:	4770      	bx	lr

0800698c <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800698c:	b580      	push	{r7, lr}
 800698e:	b084      	sub	sp, #16
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800699a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069a0:	b29b      	uxth	r3, r3
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d02b      	beq.n	80069fe <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069aa:	781a      	ldrb	r2, [r3, #0]
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069b6:	1c5a      	adds	r2, r3, #1
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069c0:	b29b      	uxth	r3, r3
 80069c2:	3b01      	subs	r3, #1
 80069c4:	b29a      	uxth	r2, r3
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069ce:	b29b      	uxth	r3, r3
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d114      	bne.n	80069fe <I2C_SlaveTransmit_TXE+0x72>
 80069d4:	7bfb      	ldrb	r3, [r7, #15]
 80069d6:	2b29      	cmp	r3, #41	@ 0x29
 80069d8:	d111      	bne.n	80069fe <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	685a      	ldr	r2, [r3, #4]
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80069e8:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	2221      	movs	r2, #33	@ 0x21
 80069ee:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2228      	movs	r2, #40	@ 0x28
 80069f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80069f8:	6878      	ldr	r0, [r7, #4]
 80069fa:	f7ff f9d9 	bl	8005db0 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80069fe:	bf00      	nop
 8006a00:	3710      	adds	r7, #16
 8006a02:	46bd      	mov	sp, r7
 8006a04:	bd80      	pop	{r7, pc}

08006a06 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006a06:	b480      	push	{r7}
 8006a08:	b083      	sub	sp, #12
 8006a0a:	af00      	add	r7, sp, #0
 8006a0c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a12:	b29b      	uxth	r3, r3
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d011      	beq.n	8006a3c <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a1c:	781a      	ldrb	r2, [r3, #0]
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a28:	1c5a      	adds	r2, r3, #1
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a32:	b29b      	uxth	r3, r3
 8006a34:	3b01      	subs	r3, #1
 8006a36:	b29a      	uxth	r2, r3
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8006a3c:	bf00      	nop
 8006a3e:	370c      	adds	r7, #12
 8006a40:	46bd      	mov	sp, r7
 8006a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a46:	4770      	bx	lr

08006a48 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b084      	sub	sp, #16
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a56:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a5c:	b29b      	uxth	r3, r3
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d02c      	beq.n	8006abc <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	691a      	ldr	r2, [r3, #16]
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a6c:	b2d2      	uxtb	r2, r2
 8006a6e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a74:	1c5a      	adds	r2, r3, #1
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a7e:	b29b      	uxth	r3, r3
 8006a80:	3b01      	subs	r3, #1
 8006a82:	b29a      	uxth	r2, r3
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a8c:	b29b      	uxth	r3, r3
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d114      	bne.n	8006abc <I2C_SlaveReceive_RXNE+0x74>
 8006a92:	7bfb      	ldrb	r3, [r7, #15]
 8006a94:	2b2a      	cmp	r3, #42	@ 0x2a
 8006a96:	d111      	bne.n	8006abc <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	685a      	ldr	r2, [r3, #4]
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006aa6:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2222      	movs	r2, #34	@ 0x22
 8006aac:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	2228      	movs	r2, #40	@ 0x28
 8006ab2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006ab6:	6878      	ldr	r0, [r7, #4]
 8006ab8:	f7ff f984 	bl	8005dc4 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006abc:	bf00      	nop
 8006abe:	3710      	adds	r7, #16
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	bd80      	pop	{r7, pc}

08006ac4 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8006ac4:	b480      	push	{r7}
 8006ac6:	b083      	sub	sp, #12
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ad0:	b29b      	uxth	r3, r3
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d012      	beq.n	8006afc <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	691a      	ldr	r2, [r3, #16]
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ae0:	b2d2      	uxtb	r2, r2
 8006ae2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ae8:	1c5a      	adds	r2, r3, #1
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006af2:	b29b      	uxth	r3, r3
 8006af4:	3b01      	subs	r3, #1
 8006af6:	b29a      	uxth	r2, r3
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8006afc:	bf00      	nop
 8006afe:	370c      	adds	r7, #12
 8006b00:	46bd      	mov	sp, r7
 8006b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b06:	4770      	bx	lr

08006b08 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8006b08:	b580      	push	{r7, lr}
 8006b0a:	b084      	sub	sp, #16
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	6078      	str	r0, [r7, #4]
 8006b10:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8006b12:	2300      	movs	r3, #0
 8006b14:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b1c:	b2db      	uxtb	r3, r3
 8006b1e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006b22:	2b28      	cmp	r3, #40	@ 0x28
 8006b24:	d127      	bne.n	8006b76 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	685a      	ldr	r2, [r3, #4]
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006b34:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8006b36:	683b      	ldr	r3, [r7, #0]
 8006b38:	089b      	lsrs	r3, r3, #2
 8006b3a:	f003 0301 	and.w	r3, r3, #1
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d101      	bne.n	8006b46 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8006b42:	2301      	movs	r3, #1
 8006b44:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	09db      	lsrs	r3, r3, #7
 8006b4a:	f003 0301 	and.w	r3, r3, #1
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d103      	bne.n	8006b5a <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	68db      	ldr	r3, [r3, #12]
 8006b56:	81bb      	strh	r3, [r7, #12]
 8006b58:	e002      	b.n	8006b60 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	699b      	ldr	r3, [r3, #24]
 8006b5e:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2200      	movs	r2, #0
 8006b64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8006b68:	89ba      	ldrh	r2, [r7, #12]
 8006b6a:	7bfb      	ldrb	r3, [r7, #15]
 8006b6c:	4619      	mov	r1, r3
 8006b6e:	6878      	ldr	r0, [r7, #4]
 8006b70:	f7ff f932 	bl	8005dd8 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8006b74:	e00e      	b.n	8006b94 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b76:	2300      	movs	r3, #0
 8006b78:	60bb      	str	r3, [r7, #8]
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	695b      	ldr	r3, [r3, #20]
 8006b80:	60bb      	str	r3, [r7, #8]
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	699b      	ldr	r3, [r3, #24]
 8006b88:	60bb      	str	r3, [r7, #8]
 8006b8a:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2200      	movs	r2, #0
 8006b90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8006b94:	bf00      	nop
 8006b96:	3710      	adds	r7, #16
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	bd80      	pop	{r7, pc}

08006b9c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8006b9c:	b580      	push	{r7, lr}
 8006b9e:	b084      	sub	sp, #16
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006baa:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	685a      	ldr	r2, [r3, #4]
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006bba:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	60bb      	str	r3, [r7, #8]
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	695b      	ldr	r3, [r3, #20]
 8006bc6:	60bb      	str	r3, [r7, #8]
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	681a      	ldr	r2, [r3, #0]
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	f042 0201 	orr.w	r2, r2, #1
 8006bd6:	601a      	str	r2, [r3, #0]
 8006bd8:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	681a      	ldr	r2, [r3, #0]
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006be8:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	685b      	ldr	r3, [r3, #4]
 8006bf0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006bf4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006bf8:	d172      	bne.n	8006ce0 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006bfa:	7bfb      	ldrb	r3, [r7, #15]
 8006bfc:	2b22      	cmp	r3, #34	@ 0x22
 8006bfe:	d002      	beq.n	8006c06 <I2C_Slave_STOPF+0x6a>
 8006c00:	7bfb      	ldrb	r3, [r7, #15]
 8006c02:	2b2a      	cmp	r3, #42	@ 0x2a
 8006c04:	d135      	bne.n	8006c72 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	685b      	ldr	r3, [r3, #4]
 8006c0e:	b29a      	uxth	r2, r3
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c18:	b29b      	uxth	r3, r3
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d005      	beq.n	8006c2a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c22:	f043 0204 	orr.w	r2, r3, #4
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	685a      	ldr	r2, [r3, #4]
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006c38:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c3e:	4618      	mov	r0, r3
 8006c40:	f7fd fdb0 	bl	80047a4 <HAL_DMA_GetState>
 8006c44:	4603      	mov	r3, r0
 8006c46:	2b01      	cmp	r3, #1
 8006c48:	d049      	beq.n	8006cde <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c4e:	4a69      	ldr	r2, [pc, #420]	@ (8006df4 <I2C_Slave_STOPF+0x258>)
 8006c50:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c56:	4618      	mov	r0, r3
 8006c58:	f7fd fbf8 	bl	800444c <HAL_DMA_Abort_IT>
 8006c5c:	4603      	mov	r3, r0
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d03d      	beq.n	8006cde <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c68:	687a      	ldr	r2, [r7, #4]
 8006c6a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006c6c:	4610      	mov	r0, r2
 8006c6e:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006c70:	e035      	b.n	8006cde <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	685b      	ldr	r3, [r3, #4]
 8006c7a:	b29a      	uxth	r2, r3
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c84:	b29b      	uxth	r3, r3
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d005      	beq.n	8006c96 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c8e:	f043 0204 	orr.w	r2, r3, #4
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	685a      	ldr	r2, [r3, #4]
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006ca4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006caa:	4618      	mov	r0, r3
 8006cac:	f7fd fd7a 	bl	80047a4 <HAL_DMA_GetState>
 8006cb0:	4603      	mov	r3, r0
 8006cb2:	2b01      	cmp	r3, #1
 8006cb4:	d014      	beq.n	8006ce0 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cba:	4a4e      	ldr	r2, [pc, #312]	@ (8006df4 <I2C_Slave_STOPF+0x258>)
 8006cbc:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	f7fd fbc2 	bl	800444c <HAL_DMA_Abort_IT>
 8006cc8:	4603      	mov	r3, r0
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d008      	beq.n	8006ce0 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cd2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006cd4:	687a      	ldr	r2, [r7, #4]
 8006cd6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006cd8:	4610      	mov	r0, r2
 8006cda:	4798      	blx	r3
 8006cdc:	e000      	b.n	8006ce0 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006cde:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ce4:	b29b      	uxth	r3, r3
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d03e      	beq.n	8006d68 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	695b      	ldr	r3, [r3, #20]
 8006cf0:	f003 0304 	and.w	r3, r3, #4
 8006cf4:	2b04      	cmp	r3, #4
 8006cf6:	d112      	bne.n	8006d1e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	691a      	ldr	r2, [r3, #16]
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d02:	b2d2      	uxtb	r2, r2
 8006d04:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d0a:	1c5a      	adds	r2, r3, #1
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d14:	b29b      	uxth	r3, r3
 8006d16:	3b01      	subs	r3, #1
 8006d18:	b29a      	uxth	r2, r3
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	695b      	ldr	r3, [r3, #20]
 8006d24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d28:	2b40      	cmp	r3, #64	@ 0x40
 8006d2a:	d112      	bne.n	8006d52 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	691a      	ldr	r2, [r3, #16]
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d36:	b2d2      	uxtb	r2, r2
 8006d38:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d3e:	1c5a      	adds	r2, r3, #1
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d48:	b29b      	uxth	r3, r3
 8006d4a:	3b01      	subs	r3, #1
 8006d4c:	b29a      	uxth	r2, r3
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d56:	b29b      	uxth	r3, r3
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d005      	beq.n	8006d68 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d60:	f043 0204 	orr.w	r2, r3, #4
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d003      	beq.n	8006d78 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8006d70:	6878      	ldr	r0, [r7, #4]
 8006d72:	f000 f8b7 	bl	8006ee4 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8006d76:	e039      	b.n	8006dec <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006d78:	7bfb      	ldrb	r3, [r7, #15]
 8006d7a:	2b2a      	cmp	r3, #42	@ 0x2a
 8006d7c:	d109      	bne.n	8006d92 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	2200      	movs	r2, #0
 8006d82:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2228      	movs	r2, #40	@ 0x28
 8006d88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006d8c:	6878      	ldr	r0, [r7, #4]
 8006d8e:	f7ff f819 	bl	8005dc4 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d98:	b2db      	uxtb	r3, r3
 8006d9a:	2b28      	cmp	r3, #40	@ 0x28
 8006d9c:	d111      	bne.n	8006dc2 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	4a15      	ldr	r2, [pc, #84]	@ (8006df8 <I2C_Slave_STOPF+0x25c>)
 8006da2:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2200      	movs	r2, #0
 8006da8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2220      	movs	r2, #32
 8006dae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	2200      	movs	r2, #0
 8006db6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8006dba:	6878      	ldr	r0, [r7, #4]
 8006dbc:	f7ff f81a 	bl	8005df4 <HAL_I2C_ListenCpltCallback>
}
 8006dc0:	e014      	b.n	8006dec <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dc6:	2b22      	cmp	r3, #34	@ 0x22
 8006dc8:	d002      	beq.n	8006dd0 <I2C_Slave_STOPF+0x234>
 8006dca:	7bfb      	ldrb	r3, [r7, #15]
 8006dcc:	2b22      	cmp	r3, #34	@ 0x22
 8006dce:	d10d      	bne.n	8006dec <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	2220      	movs	r2, #32
 8006dda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	2200      	movs	r2, #0
 8006de2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006de6:	6878      	ldr	r0, [r7, #4]
 8006de8:	f7fe ffec 	bl	8005dc4 <HAL_I2C_SlaveRxCpltCallback>
}
 8006dec:	bf00      	nop
 8006dee:	3710      	adds	r7, #16
 8006df0:	46bd      	mov	sp, r7
 8006df2:	bd80      	pop	{r7, pc}
 8006df4:	080077f1 	.word	0x080077f1
 8006df8:	ffff0000 	.word	0xffff0000

08006dfc <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b084      	sub	sp, #16
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e0a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e10:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8006e12:	68bb      	ldr	r3, [r7, #8]
 8006e14:	2b08      	cmp	r3, #8
 8006e16:	d002      	beq.n	8006e1e <I2C_Slave_AF+0x22>
 8006e18:	68bb      	ldr	r3, [r7, #8]
 8006e1a:	2b20      	cmp	r3, #32
 8006e1c:	d129      	bne.n	8006e72 <I2C_Slave_AF+0x76>
 8006e1e:	7bfb      	ldrb	r3, [r7, #15]
 8006e20:	2b28      	cmp	r3, #40	@ 0x28
 8006e22:	d126      	bne.n	8006e72 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	4a2e      	ldr	r2, [pc, #184]	@ (8006ee0 <I2C_Slave_AF+0xe4>)
 8006e28:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	685a      	ldr	r2, [r3, #4]
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006e38:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006e42:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	681a      	ldr	r2, [r3, #0]
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006e52:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2200      	movs	r2, #0
 8006e58:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	2220      	movs	r2, #32
 8006e5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	2200      	movs	r2, #0
 8006e66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006e6a:	6878      	ldr	r0, [r7, #4]
 8006e6c:	f7fe ffc2 	bl	8005df4 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8006e70:	e031      	b.n	8006ed6 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8006e72:	7bfb      	ldrb	r3, [r7, #15]
 8006e74:	2b21      	cmp	r3, #33	@ 0x21
 8006e76:	d129      	bne.n	8006ecc <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	4a19      	ldr	r2, [pc, #100]	@ (8006ee0 <I2C_Slave_AF+0xe4>)
 8006e7c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	2221      	movs	r2, #33	@ 0x21
 8006e82:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2220      	movs	r2, #32
 8006e88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2200      	movs	r2, #0
 8006e90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	685a      	ldr	r2, [r3, #4]
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006ea2:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006eac:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	681a      	ldr	r2, [r3, #0]
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006ebc:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8006ebe:	6878      	ldr	r0, [r7, #4]
 8006ec0:	f7fe f874 	bl	8004fac <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006ec4:	6878      	ldr	r0, [r7, #4]
 8006ec6:	f7fe ff73 	bl	8005db0 <HAL_I2C_SlaveTxCpltCallback>
}
 8006eca:	e004      	b.n	8006ed6 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006ed4:	615a      	str	r2, [r3, #20]
}
 8006ed6:	bf00      	nop
 8006ed8:	3710      	adds	r7, #16
 8006eda:	46bd      	mov	sp, r7
 8006edc:	bd80      	pop	{r7, pc}
 8006ede:	bf00      	nop
 8006ee0:	ffff0000 	.word	0xffff0000

08006ee4 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b084      	sub	sp, #16
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ef2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006efa:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006efc:	7bbb      	ldrb	r3, [r7, #14]
 8006efe:	2b10      	cmp	r3, #16
 8006f00:	d002      	beq.n	8006f08 <I2C_ITError+0x24>
 8006f02:	7bbb      	ldrb	r3, [r7, #14]
 8006f04:	2b40      	cmp	r3, #64	@ 0x40
 8006f06:	d10a      	bne.n	8006f1e <I2C_ITError+0x3a>
 8006f08:	7bfb      	ldrb	r3, [r7, #15]
 8006f0a:	2b22      	cmp	r3, #34	@ 0x22
 8006f0c:	d107      	bne.n	8006f1e <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	681a      	ldr	r2, [r3, #0]
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006f1c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006f1e:	7bfb      	ldrb	r3, [r7, #15]
 8006f20:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006f24:	2b28      	cmp	r3, #40	@ 0x28
 8006f26:	d107      	bne.n	8006f38 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2228      	movs	r2, #40	@ 0x28
 8006f32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8006f36:	e015      	b.n	8006f64 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	685b      	ldr	r3, [r3, #4]
 8006f3e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006f42:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f46:	d00a      	beq.n	8006f5e <I2C_ITError+0x7a>
 8006f48:	7bfb      	ldrb	r3, [r7, #15]
 8006f4a:	2b60      	cmp	r3, #96	@ 0x60
 8006f4c:	d007      	beq.n	8006f5e <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2220      	movs	r2, #32
 8006f52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2200      	movs	r2, #0
 8006f5a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	2200      	movs	r2, #0
 8006f62:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	685b      	ldr	r3, [r3, #4]
 8006f6a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006f6e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f72:	d162      	bne.n	800703a <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	685a      	ldr	r2, [r3, #4]
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006f82:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f88:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006f8c:	b2db      	uxtb	r3, r3
 8006f8e:	2b01      	cmp	r3, #1
 8006f90:	d020      	beq.n	8006fd4 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f96:	4a6a      	ldr	r2, [pc, #424]	@ (8007140 <I2C_ITError+0x25c>)
 8006f98:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	f7fd fa54 	bl	800444c <HAL_DMA_Abort_IT>
 8006fa4:	4603      	mov	r3, r0
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	f000 8089 	beq.w	80070be <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	681a      	ldr	r2, [r3, #0]
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	f022 0201 	bic.w	r2, r2, #1
 8006fba:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	2220      	movs	r2, #32
 8006fc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006fc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006fca:	687a      	ldr	r2, [r7, #4]
 8006fcc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006fce:	4610      	mov	r0, r2
 8006fd0:	4798      	blx	r3
 8006fd2:	e074      	b.n	80070be <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fd8:	4a59      	ldr	r2, [pc, #356]	@ (8007140 <I2C_ITError+0x25c>)
 8006fda:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	f7fd fa33 	bl	800444c <HAL_DMA_Abort_IT>
 8006fe6:	4603      	mov	r3, r0
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d068      	beq.n	80070be <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	695b      	ldr	r3, [r3, #20]
 8006ff2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ff6:	2b40      	cmp	r3, #64	@ 0x40
 8006ff8:	d10b      	bne.n	8007012 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	691a      	ldr	r2, [r3, #16]
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007004:	b2d2      	uxtb	r2, r2
 8007006:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800700c:	1c5a      	adds	r2, r3, #1
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	681a      	ldr	r2, [r3, #0]
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f022 0201 	bic.w	r2, r2, #1
 8007020:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	2220      	movs	r2, #32
 8007026:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800702e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007030:	687a      	ldr	r2, [r7, #4]
 8007032:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007034:	4610      	mov	r0, r2
 8007036:	4798      	blx	r3
 8007038:	e041      	b.n	80070be <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007040:	b2db      	uxtb	r3, r3
 8007042:	2b60      	cmp	r3, #96	@ 0x60
 8007044:	d125      	bne.n	8007092 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2220      	movs	r2, #32
 800704a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	2200      	movs	r2, #0
 8007052:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	695b      	ldr	r3, [r3, #20]
 800705a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800705e:	2b40      	cmp	r3, #64	@ 0x40
 8007060:	d10b      	bne.n	800707a <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	691a      	ldr	r2, [r3, #16]
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800706c:	b2d2      	uxtb	r2, r2
 800706e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007074:	1c5a      	adds	r2, r3, #1
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	681a      	ldr	r2, [r3, #0]
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f022 0201 	bic.w	r2, r2, #1
 8007088:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800708a:	6878      	ldr	r0, [r7, #4]
 800708c:	f7fe fed0 	bl	8005e30 <HAL_I2C_AbortCpltCallback>
 8007090:	e015      	b.n	80070be <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	695b      	ldr	r3, [r3, #20]
 8007098:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800709c:	2b40      	cmp	r3, #64	@ 0x40
 800709e:	d10b      	bne.n	80070b8 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	691a      	ldr	r2, [r3, #16]
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070aa:	b2d2      	uxtb	r2, r2
 80070ac:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070b2:	1c5a      	adds	r2, r3, #1
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80070b8:	6878      	ldr	r0, [r7, #4]
 80070ba:	f7fe feaf 	bl	8005e1c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070c2:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80070c4:	68bb      	ldr	r3, [r7, #8]
 80070c6:	f003 0301 	and.w	r3, r3, #1
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d10e      	bne.n	80070ec <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80070ce:	68bb      	ldr	r3, [r7, #8]
 80070d0:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d109      	bne.n	80070ec <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d104      	bne.n	80070ec <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80070e2:	68bb      	ldr	r3, [r7, #8]
 80070e4:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d007      	beq.n	80070fc <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	685a      	ldr	r2, [r3, #4]
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80070fa:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007102:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007108:	f003 0304 	and.w	r3, r3, #4
 800710c:	2b04      	cmp	r3, #4
 800710e:	d113      	bne.n	8007138 <I2C_ITError+0x254>
 8007110:	7bfb      	ldrb	r3, [r7, #15]
 8007112:	2b28      	cmp	r3, #40	@ 0x28
 8007114:	d110      	bne.n	8007138 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	4a0a      	ldr	r2, [pc, #40]	@ (8007144 <I2C_ITError+0x260>)
 800711a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2200      	movs	r2, #0
 8007120:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2220      	movs	r2, #32
 8007126:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	2200      	movs	r2, #0
 800712e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8007132:	6878      	ldr	r0, [r7, #4]
 8007134:	f7fe fe5e 	bl	8005df4 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007138:	bf00      	nop
 800713a:	3710      	adds	r7, #16
 800713c:	46bd      	mov	sp, r7
 800713e:	bd80      	pop	{r7, pc}
 8007140:	080077f1 	.word	0x080077f1
 8007144:	ffff0000 	.word	0xffff0000

08007148 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007148:	b580      	push	{r7, lr}
 800714a:	b088      	sub	sp, #32
 800714c:	af02      	add	r7, sp, #8
 800714e:	60f8      	str	r0, [r7, #12]
 8007150:	607a      	str	r2, [r7, #4]
 8007152:	603b      	str	r3, [r7, #0]
 8007154:	460b      	mov	r3, r1
 8007156:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800715c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800715e:	697b      	ldr	r3, [r7, #20]
 8007160:	2b08      	cmp	r3, #8
 8007162:	d006      	beq.n	8007172 <I2C_MasterRequestWrite+0x2a>
 8007164:	697b      	ldr	r3, [r7, #20]
 8007166:	2b01      	cmp	r3, #1
 8007168:	d003      	beq.n	8007172 <I2C_MasterRequestWrite+0x2a>
 800716a:	697b      	ldr	r3, [r7, #20]
 800716c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007170:	d108      	bne.n	8007184 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	681a      	ldr	r2, [r3, #0]
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007180:	601a      	str	r2, [r3, #0]
 8007182:	e00b      	b.n	800719c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007188:	2b12      	cmp	r3, #18
 800718a:	d107      	bne.n	800719c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	681a      	ldr	r2, [r3, #0]
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800719a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800719c:	683b      	ldr	r3, [r7, #0]
 800719e:	9300      	str	r3, [sp, #0]
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2200      	movs	r2, #0
 80071a4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80071a8:	68f8      	ldr	r0, [r7, #12]
 80071aa:	f000 fbc9 	bl	8007940 <I2C_WaitOnFlagUntilTimeout>
 80071ae:	4603      	mov	r3, r0
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d00d      	beq.n	80071d0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80071c2:	d103      	bne.n	80071cc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80071ca:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80071cc:	2303      	movs	r3, #3
 80071ce:	e035      	b.n	800723c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	691b      	ldr	r3, [r3, #16]
 80071d4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80071d8:	d108      	bne.n	80071ec <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80071da:	897b      	ldrh	r3, [r7, #10]
 80071dc:	b2db      	uxtb	r3, r3
 80071de:	461a      	mov	r2, r3
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80071e8:	611a      	str	r2, [r3, #16]
 80071ea:	e01b      	b.n	8007224 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80071ec:	897b      	ldrh	r3, [r7, #10]
 80071ee:	11db      	asrs	r3, r3, #7
 80071f0:	b2db      	uxtb	r3, r3
 80071f2:	f003 0306 	and.w	r3, r3, #6
 80071f6:	b2db      	uxtb	r3, r3
 80071f8:	f063 030f 	orn	r3, r3, #15
 80071fc:	b2da      	uxtb	r2, r3
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	687a      	ldr	r2, [r7, #4]
 8007208:	490e      	ldr	r1, [pc, #56]	@ (8007244 <I2C_MasterRequestWrite+0xfc>)
 800720a:	68f8      	ldr	r0, [r7, #12]
 800720c:	f000 fc12 	bl	8007a34 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007210:	4603      	mov	r3, r0
 8007212:	2b00      	cmp	r3, #0
 8007214:	d001      	beq.n	800721a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8007216:	2301      	movs	r3, #1
 8007218:	e010      	b.n	800723c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800721a:	897b      	ldrh	r3, [r7, #10]
 800721c:	b2da      	uxtb	r2, r3
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007224:	683b      	ldr	r3, [r7, #0]
 8007226:	687a      	ldr	r2, [r7, #4]
 8007228:	4907      	ldr	r1, [pc, #28]	@ (8007248 <I2C_MasterRequestWrite+0x100>)
 800722a:	68f8      	ldr	r0, [r7, #12]
 800722c:	f000 fc02 	bl	8007a34 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007230:	4603      	mov	r3, r0
 8007232:	2b00      	cmp	r3, #0
 8007234:	d001      	beq.n	800723a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8007236:	2301      	movs	r3, #1
 8007238:	e000      	b.n	800723c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800723a:	2300      	movs	r3, #0
}
 800723c:	4618      	mov	r0, r3
 800723e:	3718      	adds	r7, #24
 8007240:	46bd      	mov	sp, r7
 8007242:	bd80      	pop	{r7, pc}
 8007244:	00010008 	.word	0x00010008
 8007248:	00010002 	.word	0x00010002

0800724c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800724c:	b580      	push	{r7, lr}
 800724e:	b088      	sub	sp, #32
 8007250:	af02      	add	r7, sp, #8
 8007252:	60f8      	str	r0, [r7, #12]
 8007254:	607a      	str	r2, [r7, #4]
 8007256:	603b      	str	r3, [r7, #0]
 8007258:	460b      	mov	r3, r1
 800725a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007260:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	681a      	ldr	r2, [r3, #0]
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007270:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007272:	697b      	ldr	r3, [r7, #20]
 8007274:	2b08      	cmp	r3, #8
 8007276:	d006      	beq.n	8007286 <I2C_MasterRequestRead+0x3a>
 8007278:	697b      	ldr	r3, [r7, #20]
 800727a:	2b01      	cmp	r3, #1
 800727c:	d003      	beq.n	8007286 <I2C_MasterRequestRead+0x3a>
 800727e:	697b      	ldr	r3, [r7, #20]
 8007280:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007284:	d108      	bne.n	8007298 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	681a      	ldr	r2, [r3, #0]
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007294:	601a      	str	r2, [r3, #0]
 8007296:	e00b      	b.n	80072b0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800729c:	2b11      	cmp	r3, #17
 800729e:	d107      	bne.n	80072b0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	681a      	ldr	r2, [r3, #0]
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80072ae:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	9300      	str	r3, [sp, #0]
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2200      	movs	r2, #0
 80072b8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80072bc:	68f8      	ldr	r0, [r7, #12]
 80072be:	f000 fb3f 	bl	8007940 <I2C_WaitOnFlagUntilTimeout>
 80072c2:	4603      	mov	r3, r0
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d00d      	beq.n	80072e4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80072d6:	d103      	bne.n	80072e0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80072de:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80072e0:	2303      	movs	r3, #3
 80072e2:	e079      	b.n	80073d8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	691b      	ldr	r3, [r3, #16]
 80072e8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80072ec:	d108      	bne.n	8007300 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80072ee:	897b      	ldrh	r3, [r7, #10]
 80072f0:	b2db      	uxtb	r3, r3
 80072f2:	f043 0301 	orr.w	r3, r3, #1
 80072f6:	b2da      	uxtb	r2, r3
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	611a      	str	r2, [r3, #16]
 80072fe:	e05f      	b.n	80073c0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007300:	897b      	ldrh	r3, [r7, #10]
 8007302:	11db      	asrs	r3, r3, #7
 8007304:	b2db      	uxtb	r3, r3
 8007306:	f003 0306 	and.w	r3, r3, #6
 800730a:	b2db      	uxtb	r3, r3
 800730c:	f063 030f 	orn	r3, r3, #15
 8007310:	b2da      	uxtb	r2, r3
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	687a      	ldr	r2, [r7, #4]
 800731c:	4930      	ldr	r1, [pc, #192]	@ (80073e0 <I2C_MasterRequestRead+0x194>)
 800731e:	68f8      	ldr	r0, [r7, #12]
 8007320:	f000 fb88 	bl	8007a34 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007324:	4603      	mov	r3, r0
 8007326:	2b00      	cmp	r3, #0
 8007328:	d001      	beq.n	800732e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800732a:	2301      	movs	r3, #1
 800732c:	e054      	b.n	80073d8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800732e:	897b      	ldrh	r3, [r7, #10]
 8007330:	b2da      	uxtb	r2, r3
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007338:	683b      	ldr	r3, [r7, #0]
 800733a:	687a      	ldr	r2, [r7, #4]
 800733c:	4929      	ldr	r1, [pc, #164]	@ (80073e4 <I2C_MasterRequestRead+0x198>)
 800733e:	68f8      	ldr	r0, [r7, #12]
 8007340:	f000 fb78 	bl	8007a34 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007344:	4603      	mov	r3, r0
 8007346:	2b00      	cmp	r3, #0
 8007348:	d001      	beq.n	800734e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800734a:	2301      	movs	r3, #1
 800734c:	e044      	b.n	80073d8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800734e:	2300      	movs	r3, #0
 8007350:	613b      	str	r3, [r7, #16]
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	695b      	ldr	r3, [r3, #20]
 8007358:	613b      	str	r3, [r7, #16]
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	699b      	ldr	r3, [r3, #24]
 8007360:	613b      	str	r3, [r7, #16]
 8007362:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	681a      	ldr	r2, [r3, #0]
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007372:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007374:	683b      	ldr	r3, [r7, #0]
 8007376:	9300      	str	r3, [sp, #0]
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2200      	movs	r2, #0
 800737c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007380:	68f8      	ldr	r0, [r7, #12]
 8007382:	f000 fadd 	bl	8007940 <I2C_WaitOnFlagUntilTimeout>
 8007386:	4603      	mov	r3, r0
 8007388:	2b00      	cmp	r3, #0
 800738a:	d00d      	beq.n	80073a8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007396:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800739a:	d103      	bne.n	80073a4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80073a2:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80073a4:	2303      	movs	r3, #3
 80073a6:	e017      	b.n	80073d8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80073a8:	897b      	ldrh	r3, [r7, #10]
 80073aa:	11db      	asrs	r3, r3, #7
 80073ac:	b2db      	uxtb	r3, r3
 80073ae:	f003 0306 	and.w	r3, r3, #6
 80073b2:	b2db      	uxtb	r3, r3
 80073b4:	f063 030e 	orn	r3, r3, #14
 80073b8:	b2da      	uxtb	r2, r3
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	687a      	ldr	r2, [r7, #4]
 80073c4:	4907      	ldr	r1, [pc, #28]	@ (80073e4 <I2C_MasterRequestRead+0x198>)
 80073c6:	68f8      	ldr	r0, [r7, #12]
 80073c8:	f000 fb34 	bl	8007a34 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80073cc:	4603      	mov	r3, r0
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d001      	beq.n	80073d6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80073d2:	2301      	movs	r3, #1
 80073d4:	e000      	b.n	80073d8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80073d6:	2300      	movs	r3, #0
}
 80073d8:	4618      	mov	r0, r3
 80073da:	3718      	adds	r7, #24
 80073dc:	46bd      	mov	sp, r7
 80073de:	bd80      	pop	{r7, pc}
 80073e0:	00010008 	.word	0x00010008
 80073e4:	00010002 	.word	0x00010002

080073e8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b088      	sub	sp, #32
 80073ec:	af02      	add	r7, sp, #8
 80073ee:	60f8      	str	r0, [r7, #12]
 80073f0:	4608      	mov	r0, r1
 80073f2:	4611      	mov	r1, r2
 80073f4:	461a      	mov	r2, r3
 80073f6:	4603      	mov	r3, r0
 80073f8:	817b      	strh	r3, [r7, #10]
 80073fa:	460b      	mov	r3, r1
 80073fc:	813b      	strh	r3, [r7, #8]
 80073fe:	4613      	mov	r3, r2
 8007400:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	681a      	ldr	r2, [r3, #0]
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007410:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	681a      	ldr	r2, [r3, #0]
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007420:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007424:	9300      	str	r3, [sp, #0]
 8007426:	6a3b      	ldr	r3, [r7, #32]
 8007428:	2200      	movs	r2, #0
 800742a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800742e:	68f8      	ldr	r0, [r7, #12]
 8007430:	f000 fa86 	bl	8007940 <I2C_WaitOnFlagUntilTimeout>
 8007434:	4603      	mov	r3, r0
 8007436:	2b00      	cmp	r3, #0
 8007438:	d00d      	beq.n	8007456 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007444:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007448:	d103      	bne.n	8007452 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007450:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007452:	2303      	movs	r3, #3
 8007454:	e0aa      	b.n	80075ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007456:	897b      	ldrh	r3, [r7, #10]
 8007458:	b2db      	uxtb	r3, r3
 800745a:	461a      	mov	r2, r3
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007464:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007468:	6a3a      	ldr	r2, [r7, #32]
 800746a:	4952      	ldr	r1, [pc, #328]	@ (80075b4 <I2C_RequestMemoryRead+0x1cc>)
 800746c:	68f8      	ldr	r0, [r7, #12]
 800746e:	f000 fae1 	bl	8007a34 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007472:	4603      	mov	r3, r0
 8007474:	2b00      	cmp	r3, #0
 8007476:	d001      	beq.n	800747c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007478:	2301      	movs	r3, #1
 800747a:	e097      	b.n	80075ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800747c:	2300      	movs	r3, #0
 800747e:	617b      	str	r3, [r7, #20]
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	695b      	ldr	r3, [r3, #20]
 8007486:	617b      	str	r3, [r7, #20]
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	699b      	ldr	r3, [r3, #24]
 800748e:	617b      	str	r3, [r7, #20]
 8007490:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007492:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007494:	6a39      	ldr	r1, [r7, #32]
 8007496:	68f8      	ldr	r0, [r7, #12]
 8007498:	f000 fb6c 	bl	8007b74 <I2C_WaitOnTXEFlagUntilTimeout>
 800749c:	4603      	mov	r3, r0
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d00d      	beq.n	80074be <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074a6:	2b04      	cmp	r3, #4
 80074a8:	d107      	bne.n	80074ba <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	681a      	ldr	r2, [r3, #0]
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80074b8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80074ba:	2301      	movs	r3, #1
 80074bc:	e076      	b.n	80075ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80074be:	88fb      	ldrh	r3, [r7, #6]
 80074c0:	2b01      	cmp	r3, #1
 80074c2:	d105      	bne.n	80074d0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80074c4:	893b      	ldrh	r3, [r7, #8]
 80074c6:	b2da      	uxtb	r2, r3
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	611a      	str	r2, [r3, #16]
 80074ce:	e021      	b.n	8007514 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80074d0:	893b      	ldrh	r3, [r7, #8]
 80074d2:	0a1b      	lsrs	r3, r3, #8
 80074d4:	b29b      	uxth	r3, r3
 80074d6:	b2da      	uxtb	r2, r3
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80074de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80074e0:	6a39      	ldr	r1, [r7, #32]
 80074e2:	68f8      	ldr	r0, [r7, #12]
 80074e4:	f000 fb46 	bl	8007b74 <I2C_WaitOnTXEFlagUntilTimeout>
 80074e8:	4603      	mov	r3, r0
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d00d      	beq.n	800750a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074f2:	2b04      	cmp	r3, #4
 80074f4:	d107      	bne.n	8007506 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	681a      	ldr	r2, [r3, #0]
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007504:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007506:	2301      	movs	r3, #1
 8007508:	e050      	b.n	80075ac <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800750a:	893b      	ldrh	r3, [r7, #8]
 800750c:	b2da      	uxtb	r2, r3
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007514:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007516:	6a39      	ldr	r1, [r7, #32]
 8007518:	68f8      	ldr	r0, [r7, #12]
 800751a:	f000 fb2b 	bl	8007b74 <I2C_WaitOnTXEFlagUntilTimeout>
 800751e:	4603      	mov	r3, r0
 8007520:	2b00      	cmp	r3, #0
 8007522:	d00d      	beq.n	8007540 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007528:	2b04      	cmp	r3, #4
 800752a:	d107      	bne.n	800753c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	681a      	ldr	r2, [r3, #0]
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800753a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800753c:	2301      	movs	r3, #1
 800753e:	e035      	b.n	80075ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	681a      	ldr	r2, [r3, #0]
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800754e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007552:	9300      	str	r3, [sp, #0]
 8007554:	6a3b      	ldr	r3, [r7, #32]
 8007556:	2200      	movs	r2, #0
 8007558:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800755c:	68f8      	ldr	r0, [r7, #12]
 800755e:	f000 f9ef 	bl	8007940 <I2C_WaitOnFlagUntilTimeout>
 8007562:	4603      	mov	r3, r0
 8007564:	2b00      	cmp	r3, #0
 8007566:	d00d      	beq.n	8007584 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007572:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007576:	d103      	bne.n	8007580 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800757e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007580:	2303      	movs	r3, #3
 8007582:	e013      	b.n	80075ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007584:	897b      	ldrh	r3, [r7, #10]
 8007586:	b2db      	uxtb	r3, r3
 8007588:	f043 0301 	orr.w	r3, r3, #1
 800758c:	b2da      	uxtb	r2, r3
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007596:	6a3a      	ldr	r2, [r7, #32]
 8007598:	4906      	ldr	r1, [pc, #24]	@ (80075b4 <I2C_RequestMemoryRead+0x1cc>)
 800759a:	68f8      	ldr	r0, [r7, #12]
 800759c:	f000 fa4a 	bl	8007a34 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80075a0:	4603      	mov	r3, r0
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d001      	beq.n	80075aa <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80075a6:	2301      	movs	r3, #1
 80075a8:	e000      	b.n	80075ac <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80075aa:	2300      	movs	r3, #0
}
 80075ac:	4618      	mov	r0, r3
 80075ae:	3718      	adds	r7, #24
 80075b0:	46bd      	mov	sp, r7
 80075b2:	bd80      	pop	{r7, pc}
 80075b4:	00010002 	.word	0x00010002

080075b8 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b086      	sub	sp, #24
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075c4:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80075c6:	697b      	ldr	r3, [r7, #20]
 80075c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80075cc:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80075ce:	697b      	ldr	r3, [r7, #20]
 80075d0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80075d4:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80075d6:	697b      	ldr	r3, [r7, #20]
 80075d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075da:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80075dc:	697b      	ldr	r3, [r7, #20]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	685a      	ldr	r2, [r3, #4]
 80075e2:	697b      	ldr	r3, [r7, #20]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80075ea:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80075ec:	697b      	ldr	r3, [r7, #20]
 80075ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d003      	beq.n	80075fc <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80075f4:	697b      	ldr	r3, [r7, #20]
 80075f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80075f8:	2200      	movs	r2, #0
 80075fa:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80075fc:	697b      	ldr	r3, [r7, #20]
 80075fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007600:	2b00      	cmp	r3, #0
 8007602:	d003      	beq.n	800760c <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8007604:	697b      	ldr	r3, [r7, #20]
 8007606:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007608:	2200      	movs	r2, #0
 800760a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 800760c:	7cfb      	ldrb	r3, [r7, #19]
 800760e:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8007612:	2b21      	cmp	r3, #33	@ 0x21
 8007614:	d007      	beq.n	8007626 <I2C_DMAXferCplt+0x6e>
 8007616:	7cfb      	ldrb	r3, [r7, #19]
 8007618:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 800761c:	2b22      	cmp	r3, #34	@ 0x22
 800761e:	d131      	bne.n	8007684 <I2C_DMAXferCplt+0xcc>
 8007620:	7cbb      	ldrb	r3, [r7, #18]
 8007622:	2b20      	cmp	r3, #32
 8007624:	d12e      	bne.n	8007684 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007626:	697b      	ldr	r3, [r7, #20]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	685a      	ldr	r2, [r3, #4]
 800762c:	697b      	ldr	r3, [r7, #20]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007634:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 8007636:	697b      	ldr	r3, [r7, #20]
 8007638:	2200      	movs	r2, #0
 800763a:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800763c:	7cfb      	ldrb	r3, [r7, #19]
 800763e:	2b29      	cmp	r3, #41	@ 0x29
 8007640:	d10a      	bne.n	8007658 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007642:	697b      	ldr	r3, [r7, #20]
 8007644:	2221      	movs	r2, #33	@ 0x21
 8007646:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007648:	697b      	ldr	r3, [r7, #20]
 800764a:	2228      	movs	r2, #40	@ 0x28
 800764c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007650:	6978      	ldr	r0, [r7, #20]
 8007652:	f7fe fbad 	bl	8005db0 <HAL_I2C_SlaveTxCpltCallback>
 8007656:	e00c      	b.n	8007672 <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007658:	7cfb      	ldrb	r3, [r7, #19]
 800765a:	2b2a      	cmp	r3, #42	@ 0x2a
 800765c:	d109      	bne.n	8007672 <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800765e:	697b      	ldr	r3, [r7, #20]
 8007660:	2222      	movs	r2, #34	@ 0x22
 8007662:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007664:	697b      	ldr	r3, [r7, #20]
 8007666:	2228      	movs	r2, #40	@ 0x28
 8007668:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800766c:	6978      	ldr	r0, [r7, #20]
 800766e:	f7fe fba9 	bl	8005dc4 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8007672:	697b      	ldr	r3, [r7, #20]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	685a      	ldr	r2, [r3, #4]
 8007678:	697b      	ldr	r3, [r7, #20]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8007680:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8007682:	e074      	b.n	800776e <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8007684:	697b      	ldr	r3, [r7, #20]
 8007686:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800768a:	b2db      	uxtb	r3, r3
 800768c:	2b00      	cmp	r3, #0
 800768e:	d06e      	beq.n	800776e <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 8007690:	697b      	ldr	r3, [r7, #20]
 8007692:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007694:	b29b      	uxth	r3, r3
 8007696:	2b01      	cmp	r3, #1
 8007698:	d107      	bne.n	80076aa <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800769a:	697b      	ldr	r3, [r7, #20]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	681a      	ldr	r2, [r3, #0]
 80076a0:	697b      	ldr	r3, [r7, #20]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80076a8:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80076aa:	697b      	ldr	r3, [r7, #20]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	685a      	ldr	r2, [r3, #4]
 80076b0:	697b      	ldr	r3, [r7, #20]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80076b8:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80076c0:	d009      	beq.n	80076d6 <I2C_DMAXferCplt+0x11e>
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	2b08      	cmp	r3, #8
 80076c6:	d006      	beq.n	80076d6 <I2C_DMAXferCplt+0x11e>
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80076ce:	d002      	beq.n	80076d6 <I2C_DMAXferCplt+0x11e>
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	2b20      	cmp	r3, #32
 80076d4:	d107      	bne.n	80076e6 <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80076d6:	697b      	ldr	r3, [r7, #20]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	681a      	ldr	r2, [r3, #0]
 80076dc:	697b      	ldr	r3, [r7, #20]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80076e4:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80076e6:	697b      	ldr	r3, [r7, #20]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	685a      	ldr	r2, [r3, #4]
 80076ec:	697b      	ldr	r3, [r7, #20]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80076f4:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80076f6:	697b      	ldr	r3, [r7, #20]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	685a      	ldr	r2, [r3, #4]
 80076fc:	697b      	ldr	r3, [r7, #20]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007704:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8007706:	697b      	ldr	r3, [r7, #20]
 8007708:	2200      	movs	r2, #0
 800770a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800770c:	697b      	ldr	r3, [r7, #20]
 800770e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007710:	2b00      	cmp	r3, #0
 8007712:	d003      	beq.n	800771c <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8007714:	6978      	ldr	r0, [r7, #20]
 8007716:	f7fe fb81 	bl	8005e1c <HAL_I2C_ErrorCallback>
}
 800771a:	e028      	b.n	800776e <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 800771c:	697b      	ldr	r3, [r7, #20]
 800771e:	2220      	movs	r2, #32
 8007720:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007724:	697b      	ldr	r3, [r7, #20]
 8007726:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800772a:	b2db      	uxtb	r3, r3
 800772c:	2b40      	cmp	r3, #64	@ 0x40
 800772e:	d10a      	bne.n	8007746 <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007730:	697b      	ldr	r3, [r7, #20]
 8007732:	2200      	movs	r2, #0
 8007734:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8007738:	697b      	ldr	r3, [r7, #20]
 800773a:	2200      	movs	r2, #0
 800773c:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 800773e:	6978      	ldr	r0, [r7, #20]
 8007740:	f7fc fa08 	bl	8003b54 <HAL_I2C_MemRxCpltCallback>
}
 8007744:	e013      	b.n	800776e <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007746:	697b      	ldr	r3, [r7, #20]
 8007748:	2200      	movs	r2, #0
 800774a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	2b08      	cmp	r3, #8
 8007752:	d002      	beq.n	800775a <I2C_DMAXferCplt+0x1a2>
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	2b20      	cmp	r3, #32
 8007758:	d103      	bne.n	8007762 <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 800775a:	697b      	ldr	r3, [r7, #20]
 800775c:	2200      	movs	r2, #0
 800775e:	631a      	str	r2, [r3, #48]	@ 0x30
 8007760:	e002      	b.n	8007768 <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007762:	697b      	ldr	r3, [r7, #20]
 8007764:	2212      	movs	r2, #18
 8007766:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8007768:	6978      	ldr	r0, [r7, #20]
 800776a:	f7fe fb17 	bl	8005d9c <HAL_I2C_MasterRxCpltCallback>
}
 800776e:	bf00      	nop
 8007770:	3718      	adds	r7, #24
 8007772:	46bd      	mov	sp, r7
 8007774:	bd80      	pop	{r7, pc}

08007776 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8007776:	b580      	push	{r7, lr}
 8007778:	b084      	sub	sp, #16
 800777a:	af00      	add	r7, sp, #0
 800777c:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007782:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007788:	2b00      	cmp	r3, #0
 800778a:	d003      	beq.n	8007794 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007790:	2200      	movs	r2, #0
 8007792:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007798:	2b00      	cmp	r3, #0
 800779a:	d003      	beq.n	80077a4 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077a0:	2200      	movs	r2, #0
 80077a2:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80077a4:	6878      	ldr	r0, [r7, #4]
 80077a6:	f7fd f80b 	bl	80047c0 <HAL_DMA_GetError>
 80077aa:	4603      	mov	r3, r0
 80077ac:	2b02      	cmp	r3, #2
 80077ae:	d01b      	beq.n	80077e8 <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	681a      	ldr	r2, [r3, #0]
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80077be:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	2200      	movs	r2, #0
 80077c4:	855a      	strh	r2, [r3, #42]	@ 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	2220      	movs	r2, #32
 80077ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	2200      	movs	r2, #0
 80077d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077da:	f043 0210 	orr.w	r2, r3, #16
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80077e2:	68f8      	ldr	r0, [r7, #12]
 80077e4:	f7fe fb1a 	bl	8005e1c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80077e8:	bf00      	nop
 80077ea:	3710      	adds	r7, #16
 80077ec:	46bd      	mov	sp, r7
 80077ee:	bd80      	pop	{r7, pc}

080077f0 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	b086      	sub	sp, #24
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80077f8:	2300      	movs	r3, #0
 80077fa:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007800:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007802:	697b      	ldr	r3, [r7, #20]
 8007804:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007808:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800780a:	4b4b      	ldr	r3, [pc, #300]	@ (8007938 <I2C_DMAAbort+0x148>)
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	08db      	lsrs	r3, r3, #3
 8007810:	4a4a      	ldr	r2, [pc, #296]	@ (800793c <I2C_DMAAbort+0x14c>)
 8007812:	fba2 2303 	umull	r2, r3, r2, r3
 8007816:	0a1a      	lsrs	r2, r3, #8
 8007818:	4613      	mov	r3, r2
 800781a:	009b      	lsls	r3, r3, #2
 800781c:	4413      	add	r3, r2
 800781e:	00da      	lsls	r2, r3, #3
 8007820:	1ad3      	subs	r3, r2, r3
 8007822:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	2b00      	cmp	r3, #0
 8007828:	d106      	bne.n	8007838 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800782a:	697b      	ldr	r3, [r7, #20]
 800782c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800782e:	f043 0220 	orr.w	r2, r3, #32
 8007832:	697b      	ldr	r3, [r7, #20]
 8007834:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8007836:	e00a      	b.n	800784e <I2C_DMAAbort+0x5e>
    }
    count--;
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	3b01      	subs	r3, #1
 800783c:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800783e:	697b      	ldr	r3, [r7, #20]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007848:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800784c:	d0ea      	beq.n	8007824 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800784e:	697b      	ldr	r3, [r7, #20]
 8007850:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007852:	2b00      	cmp	r3, #0
 8007854:	d003      	beq.n	800785e <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8007856:	697b      	ldr	r3, [r7, #20]
 8007858:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800785a:	2200      	movs	r2, #0
 800785c:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800785e:	697b      	ldr	r3, [r7, #20]
 8007860:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007862:	2b00      	cmp	r3, #0
 8007864:	d003      	beq.n	800786e <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8007866:	697b      	ldr	r3, [r7, #20]
 8007868:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800786a:	2200      	movs	r2, #0
 800786c:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800786e:	697b      	ldr	r3, [r7, #20]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	681a      	ldr	r2, [r3, #0]
 8007874:	697b      	ldr	r3, [r7, #20]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800787c:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800787e:	697b      	ldr	r3, [r7, #20]
 8007880:	2200      	movs	r2, #0
 8007882:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8007884:	697b      	ldr	r3, [r7, #20]
 8007886:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007888:	2b00      	cmp	r3, #0
 800788a:	d003      	beq.n	8007894 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800788c:	697b      	ldr	r3, [r7, #20]
 800788e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007890:	2200      	movs	r2, #0
 8007892:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8007894:	697b      	ldr	r3, [r7, #20]
 8007896:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007898:	2b00      	cmp	r3, #0
 800789a:	d003      	beq.n	80078a4 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800789c:	697b      	ldr	r3, [r7, #20]
 800789e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078a0:	2200      	movs	r2, #0
 80078a2:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80078a4:	697b      	ldr	r3, [r7, #20]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	681a      	ldr	r2, [r3, #0]
 80078aa:	697b      	ldr	r3, [r7, #20]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	f022 0201 	bic.w	r2, r2, #1
 80078b2:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80078b4:	697b      	ldr	r3, [r7, #20]
 80078b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80078ba:	b2db      	uxtb	r3, r3
 80078bc:	2b60      	cmp	r3, #96	@ 0x60
 80078be:	d10e      	bne.n	80078de <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80078c0:	697b      	ldr	r3, [r7, #20]
 80078c2:	2220      	movs	r2, #32
 80078c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80078c8:	697b      	ldr	r3, [r7, #20]
 80078ca:	2200      	movs	r2, #0
 80078cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80078d0:	697b      	ldr	r3, [r7, #20]
 80078d2:	2200      	movs	r2, #0
 80078d4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80078d6:	6978      	ldr	r0, [r7, #20]
 80078d8:	f7fe faaa 	bl	8005e30 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80078dc:	e027      	b.n	800792e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80078de:	7cfb      	ldrb	r3, [r7, #19]
 80078e0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80078e4:	2b28      	cmp	r3, #40	@ 0x28
 80078e6:	d117      	bne.n	8007918 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80078e8:	697b      	ldr	r3, [r7, #20]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	681a      	ldr	r2, [r3, #0]
 80078ee:	697b      	ldr	r3, [r7, #20]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	f042 0201 	orr.w	r2, r2, #1
 80078f6:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80078f8:	697b      	ldr	r3, [r7, #20]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	681a      	ldr	r2, [r3, #0]
 80078fe:	697b      	ldr	r3, [r7, #20]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007906:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007908:	697b      	ldr	r3, [r7, #20]
 800790a:	2200      	movs	r2, #0
 800790c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800790e:	697b      	ldr	r3, [r7, #20]
 8007910:	2228      	movs	r2, #40	@ 0x28
 8007912:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8007916:	e007      	b.n	8007928 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8007918:	697b      	ldr	r3, [r7, #20]
 800791a:	2220      	movs	r2, #32
 800791c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007920:	697b      	ldr	r3, [r7, #20]
 8007922:	2200      	movs	r2, #0
 8007924:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8007928:	6978      	ldr	r0, [r7, #20]
 800792a:	f7fe fa77 	bl	8005e1c <HAL_I2C_ErrorCallback>
}
 800792e:	bf00      	nop
 8007930:	3718      	adds	r7, #24
 8007932:	46bd      	mov	sp, r7
 8007934:	bd80      	pop	{r7, pc}
 8007936:	bf00      	nop
 8007938:	20000008 	.word	0x20000008
 800793c:	14f8b589 	.word	0x14f8b589

08007940 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007940:	b580      	push	{r7, lr}
 8007942:	b084      	sub	sp, #16
 8007944:	af00      	add	r7, sp, #0
 8007946:	60f8      	str	r0, [r7, #12]
 8007948:	60b9      	str	r1, [r7, #8]
 800794a:	603b      	str	r3, [r7, #0]
 800794c:	4613      	mov	r3, r2
 800794e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007950:	e048      	b.n	80079e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007952:	683b      	ldr	r3, [r7, #0]
 8007954:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007958:	d044      	beq.n	80079e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800795a:	f7fc fabf 	bl	8003edc <HAL_GetTick>
 800795e:	4602      	mov	r2, r0
 8007960:	69bb      	ldr	r3, [r7, #24]
 8007962:	1ad3      	subs	r3, r2, r3
 8007964:	683a      	ldr	r2, [r7, #0]
 8007966:	429a      	cmp	r2, r3
 8007968:	d302      	bcc.n	8007970 <I2C_WaitOnFlagUntilTimeout+0x30>
 800796a:	683b      	ldr	r3, [r7, #0]
 800796c:	2b00      	cmp	r3, #0
 800796e:	d139      	bne.n	80079e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007970:	68bb      	ldr	r3, [r7, #8]
 8007972:	0c1b      	lsrs	r3, r3, #16
 8007974:	b2db      	uxtb	r3, r3
 8007976:	2b01      	cmp	r3, #1
 8007978:	d10d      	bne.n	8007996 <I2C_WaitOnFlagUntilTimeout+0x56>
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	695b      	ldr	r3, [r3, #20]
 8007980:	43da      	mvns	r2, r3
 8007982:	68bb      	ldr	r3, [r7, #8]
 8007984:	4013      	ands	r3, r2
 8007986:	b29b      	uxth	r3, r3
 8007988:	2b00      	cmp	r3, #0
 800798a:	bf0c      	ite	eq
 800798c:	2301      	moveq	r3, #1
 800798e:	2300      	movne	r3, #0
 8007990:	b2db      	uxtb	r3, r3
 8007992:	461a      	mov	r2, r3
 8007994:	e00c      	b.n	80079b0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	699b      	ldr	r3, [r3, #24]
 800799c:	43da      	mvns	r2, r3
 800799e:	68bb      	ldr	r3, [r7, #8]
 80079a0:	4013      	ands	r3, r2
 80079a2:	b29b      	uxth	r3, r3
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	bf0c      	ite	eq
 80079a8:	2301      	moveq	r3, #1
 80079aa:	2300      	movne	r3, #0
 80079ac:	b2db      	uxtb	r3, r3
 80079ae:	461a      	mov	r2, r3
 80079b0:	79fb      	ldrb	r3, [r7, #7]
 80079b2:	429a      	cmp	r2, r3
 80079b4:	d116      	bne.n	80079e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	2200      	movs	r2, #0
 80079ba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	2220      	movs	r2, #32
 80079c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	2200      	movs	r2, #0
 80079c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079d0:	f043 0220 	orr.w	r2, r3, #32
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	2200      	movs	r2, #0
 80079dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80079e0:	2301      	movs	r3, #1
 80079e2:	e023      	b.n	8007a2c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80079e4:	68bb      	ldr	r3, [r7, #8]
 80079e6:	0c1b      	lsrs	r3, r3, #16
 80079e8:	b2db      	uxtb	r3, r3
 80079ea:	2b01      	cmp	r3, #1
 80079ec:	d10d      	bne.n	8007a0a <I2C_WaitOnFlagUntilTimeout+0xca>
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	695b      	ldr	r3, [r3, #20]
 80079f4:	43da      	mvns	r2, r3
 80079f6:	68bb      	ldr	r3, [r7, #8]
 80079f8:	4013      	ands	r3, r2
 80079fa:	b29b      	uxth	r3, r3
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	bf0c      	ite	eq
 8007a00:	2301      	moveq	r3, #1
 8007a02:	2300      	movne	r3, #0
 8007a04:	b2db      	uxtb	r3, r3
 8007a06:	461a      	mov	r2, r3
 8007a08:	e00c      	b.n	8007a24 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	699b      	ldr	r3, [r3, #24]
 8007a10:	43da      	mvns	r2, r3
 8007a12:	68bb      	ldr	r3, [r7, #8]
 8007a14:	4013      	ands	r3, r2
 8007a16:	b29b      	uxth	r3, r3
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	bf0c      	ite	eq
 8007a1c:	2301      	moveq	r3, #1
 8007a1e:	2300      	movne	r3, #0
 8007a20:	b2db      	uxtb	r3, r3
 8007a22:	461a      	mov	r2, r3
 8007a24:	79fb      	ldrb	r3, [r7, #7]
 8007a26:	429a      	cmp	r2, r3
 8007a28:	d093      	beq.n	8007952 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007a2a:	2300      	movs	r3, #0
}
 8007a2c:	4618      	mov	r0, r3
 8007a2e:	3710      	adds	r7, #16
 8007a30:	46bd      	mov	sp, r7
 8007a32:	bd80      	pop	{r7, pc}

08007a34 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007a34:	b580      	push	{r7, lr}
 8007a36:	b084      	sub	sp, #16
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	60f8      	str	r0, [r7, #12]
 8007a3c:	60b9      	str	r1, [r7, #8]
 8007a3e:	607a      	str	r2, [r7, #4]
 8007a40:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007a42:	e071      	b.n	8007b28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	695b      	ldr	r3, [r3, #20]
 8007a4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007a4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a52:	d123      	bne.n	8007a9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	681a      	ldr	r2, [r3, #0]
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007a62:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007a6c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	2200      	movs	r2, #0
 8007a72:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	2220      	movs	r2, #32
 8007a78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	2200      	movs	r2, #0
 8007a80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a88:	f043 0204 	orr.w	r2, r3, #4
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	2200      	movs	r2, #0
 8007a94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007a98:	2301      	movs	r3, #1
 8007a9a:	e067      	b.n	8007b6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007aa2:	d041      	beq.n	8007b28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007aa4:	f7fc fa1a 	bl	8003edc <HAL_GetTick>
 8007aa8:	4602      	mov	r2, r0
 8007aaa:	683b      	ldr	r3, [r7, #0]
 8007aac:	1ad3      	subs	r3, r2, r3
 8007aae:	687a      	ldr	r2, [r7, #4]
 8007ab0:	429a      	cmp	r2, r3
 8007ab2:	d302      	bcc.n	8007aba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d136      	bne.n	8007b28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8007aba:	68bb      	ldr	r3, [r7, #8]
 8007abc:	0c1b      	lsrs	r3, r3, #16
 8007abe:	b2db      	uxtb	r3, r3
 8007ac0:	2b01      	cmp	r3, #1
 8007ac2:	d10c      	bne.n	8007ade <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	695b      	ldr	r3, [r3, #20]
 8007aca:	43da      	mvns	r2, r3
 8007acc:	68bb      	ldr	r3, [r7, #8]
 8007ace:	4013      	ands	r3, r2
 8007ad0:	b29b      	uxth	r3, r3
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	bf14      	ite	ne
 8007ad6:	2301      	movne	r3, #1
 8007ad8:	2300      	moveq	r3, #0
 8007ada:	b2db      	uxtb	r3, r3
 8007adc:	e00b      	b.n	8007af6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	699b      	ldr	r3, [r3, #24]
 8007ae4:	43da      	mvns	r2, r3
 8007ae6:	68bb      	ldr	r3, [r7, #8]
 8007ae8:	4013      	ands	r3, r2
 8007aea:	b29b      	uxth	r3, r3
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	bf14      	ite	ne
 8007af0:	2301      	movne	r3, #1
 8007af2:	2300      	moveq	r3, #0
 8007af4:	b2db      	uxtb	r3, r3
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d016      	beq.n	8007b28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	2200      	movs	r2, #0
 8007afe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	2220      	movs	r2, #32
 8007b04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b14:	f043 0220 	orr.w	r2, r3, #32
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	2200      	movs	r2, #0
 8007b20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007b24:	2301      	movs	r3, #1
 8007b26:	e021      	b.n	8007b6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007b28:	68bb      	ldr	r3, [r7, #8]
 8007b2a:	0c1b      	lsrs	r3, r3, #16
 8007b2c:	b2db      	uxtb	r3, r3
 8007b2e:	2b01      	cmp	r3, #1
 8007b30:	d10c      	bne.n	8007b4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	695b      	ldr	r3, [r3, #20]
 8007b38:	43da      	mvns	r2, r3
 8007b3a:	68bb      	ldr	r3, [r7, #8]
 8007b3c:	4013      	ands	r3, r2
 8007b3e:	b29b      	uxth	r3, r3
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	bf14      	ite	ne
 8007b44:	2301      	movne	r3, #1
 8007b46:	2300      	moveq	r3, #0
 8007b48:	b2db      	uxtb	r3, r3
 8007b4a:	e00b      	b.n	8007b64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	699b      	ldr	r3, [r3, #24]
 8007b52:	43da      	mvns	r2, r3
 8007b54:	68bb      	ldr	r3, [r7, #8]
 8007b56:	4013      	ands	r3, r2
 8007b58:	b29b      	uxth	r3, r3
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	bf14      	ite	ne
 8007b5e:	2301      	movne	r3, #1
 8007b60:	2300      	moveq	r3, #0
 8007b62:	b2db      	uxtb	r3, r3
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	f47f af6d 	bne.w	8007a44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8007b6a:	2300      	movs	r3, #0
}
 8007b6c:	4618      	mov	r0, r3
 8007b6e:	3710      	adds	r7, #16
 8007b70:	46bd      	mov	sp, r7
 8007b72:	bd80      	pop	{r7, pc}

08007b74 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007b74:	b580      	push	{r7, lr}
 8007b76:	b084      	sub	sp, #16
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	60f8      	str	r0, [r7, #12]
 8007b7c:	60b9      	str	r1, [r7, #8]
 8007b7e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007b80:	e034      	b.n	8007bec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007b82:	68f8      	ldr	r0, [r7, #12]
 8007b84:	f000 f915 	bl	8007db2 <I2C_IsAcknowledgeFailed>
 8007b88:	4603      	mov	r3, r0
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d001      	beq.n	8007b92 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007b8e:	2301      	movs	r3, #1
 8007b90:	e034      	b.n	8007bfc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b92:	68bb      	ldr	r3, [r7, #8]
 8007b94:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007b98:	d028      	beq.n	8007bec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b9a:	f7fc f99f 	bl	8003edc <HAL_GetTick>
 8007b9e:	4602      	mov	r2, r0
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	1ad3      	subs	r3, r2, r3
 8007ba4:	68ba      	ldr	r2, [r7, #8]
 8007ba6:	429a      	cmp	r2, r3
 8007ba8:	d302      	bcc.n	8007bb0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007baa:	68bb      	ldr	r3, [r7, #8]
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d11d      	bne.n	8007bec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	695b      	ldr	r3, [r3, #20]
 8007bb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007bba:	2b80      	cmp	r3, #128	@ 0x80
 8007bbc:	d016      	beq.n	8007bec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	2220      	movs	r2, #32
 8007bc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	2200      	movs	r2, #0
 8007bd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bd8:	f043 0220 	orr.w	r2, r3, #32
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	2200      	movs	r2, #0
 8007be4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007be8:	2301      	movs	r3, #1
 8007bea:	e007      	b.n	8007bfc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	695b      	ldr	r3, [r3, #20]
 8007bf2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007bf6:	2b80      	cmp	r3, #128	@ 0x80
 8007bf8:	d1c3      	bne.n	8007b82 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007bfa:	2300      	movs	r3, #0
}
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	3710      	adds	r7, #16
 8007c00:	46bd      	mov	sp, r7
 8007c02:	bd80      	pop	{r7, pc}

08007c04 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007c04:	b580      	push	{r7, lr}
 8007c06:	b084      	sub	sp, #16
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	60f8      	str	r0, [r7, #12]
 8007c0c:	60b9      	str	r1, [r7, #8]
 8007c0e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007c10:	e034      	b.n	8007c7c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007c12:	68f8      	ldr	r0, [r7, #12]
 8007c14:	f000 f8cd 	bl	8007db2 <I2C_IsAcknowledgeFailed>
 8007c18:	4603      	mov	r3, r0
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d001      	beq.n	8007c22 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007c1e:	2301      	movs	r3, #1
 8007c20:	e034      	b.n	8007c8c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c22:	68bb      	ldr	r3, [r7, #8]
 8007c24:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007c28:	d028      	beq.n	8007c7c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c2a:	f7fc f957 	bl	8003edc <HAL_GetTick>
 8007c2e:	4602      	mov	r2, r0
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	1ad3      	subs	r3, r2, r3
 8007c34:	68ba      	ldr	r2, [r7, #8]
 8007c36:	429a      	cmp	r2, r3
 8007c38:	d302      	bcc.n	8007c40 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007c3a:	68bb      	ldr	r3, [r7, #8]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d11d      	bne.n	8007c7c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	695b      	ldr	r3, [r3, #20]
 8007c46:	f003 0304 	and.w	r3, r3, #4
 8007c4a:	2b04      	cmp	r3, #4
 8007c4c:	d016      	beq.n	8007c7c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	2200      	movs	r2, #0
 8007c52:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	2220      	movs	r2, #32
 8007c58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	2200      	movs	r2, #0
 8007c60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c68:	f043 0220 	orr.w	r2, r3, #32
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	2200      	movs	r2, #0
 8007c74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007c78:	2301      	movs	r3, #1
 8007c7a:	e007      	b.n	8007c8c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	695b      	ldr	r3, [r3, #20]
 8007c82:	f003 0304 	and.w	r3, r3, #4
 8007c86:	2b04      	cmp	r3, #4
 8007c88:	d1c3      	bne.n	8007c12 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007c8a:	2300      	movs	r3, #0
}
 8007c8c:	4618      	mov	r0, r3
 8007c8e:	3710      	adds	r7, #16
 8007c90:	46bd      	mov	sp, r7
 8007c92:	bd80      	pop	{r7, pc}

08007c94 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8007c94:	b480      	push	{r7}
 8007c96:	b085      	sub	sp, #20
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8007ca0:	4b13      	ldr	r3, [pc, #76]	@ (8007cf0 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	08db      	lsrs	r3, r3, #3
 8007ca6:	4a13      	ldr	r2, [pc, #76]	@ (8007cf4 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8007ca8:	fba2 2303 	umull	r2, r3, r2, r3
 8007cac:	0a1a      	lsrs	r2, r3, #8
 8007cae:	4613      	mov	r3, r2
 8007cb0:	009b      	lsls	r3, r3, #2
 8007cb2:	4413      	add	r3, r2
 8007cb4:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	3b01      	subs	r3, #1
 8007cba:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d107      	bne.n	8007cd2 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cc6:	f043 0220 	orr.w	r2, r3, #32
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8007cce:	2301      	movs	r3, #1
 8007cd0:	e008      	b.n	8007ce4 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007cdc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ce0:	d0e9      	beq.n	8007cb6 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8007ce2:	2300      	movs	r3, #0
}
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	3714      	adds	r7, #20
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cee:	4770      	bx	lr
 8007cf0:	20000008 	.word	0x20000008
 8007cf4:	14f8b589 	.word	0x14f8b589

08007cf8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007cf8:	b580      	push	{r7, lr}
 8007cfa:	b084      	sub	sp, #16
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	60f8      	str	r0, [r7, #12]
 8007d00:	60b9      	str	r1, [r7, #8]
 8007d02:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007d04:	e049      	b.n	8007d9a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	695b      	ldr	r3, [r3, #20]
 8007d0c:	f003 0310 	and.w	r3, r3, #16
 8007d10:	2b10      	cmp	r3, #16
 8007d12:	d119      	bne.n	8007d48 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	f06f 0210 	mvn.w	r2, #16
 8007d1c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	2200      	movs	r2, #0
 8007d22:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	2220      	movs	r2, #32
 8007d28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	2200      	movs	r2, #0
 8007d30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	2200      	movs	r2, #0
 8007d40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007d44:	2301      	movs	r3, #1
 8007d46:	e030      	b.n	8007daa <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d48:	f7fc f8c8 	bl	8003edc <HAL_GetTick>
 8007d4c:	4602      	mov	r2, r0
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	1ad3      	subs	r3, r2, r3
 8007d52:	68ba      	ldr	r2, [r7, #8]
 8007d54:	429a      	cmp	r2, r3
 8007d56:	d302      	bcc.n	8007d5e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007d58:	68bb      	ldr	r3, [r7, #8]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d11d      	bne.n	8007d9a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	695b      	ldr	r3, [r3, #20]
 8007d64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d68:	2b40      	cmp	r3, #64	@ 0x40
 8007d6a:	d016      	beq.n	8007d9a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	2200      	movs	r2, #0
 8007d70:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	2220      	movs	r2, #32
 8007d76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	2200      	movs	r2, #0
 8007d7e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d86:	f043 0220 	orr.w	r2, r3, #32
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	2200      	movs	r2, #0
 8007d92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8007d96:	2301      	movs	r3, #1
 8007d98:	e007      	b.n	8007daa <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	695b      	ldr	r3, [r3, #20]
 8007da0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007da4:	2b40      	cmp	r3, #64	@ 0x40
 8007da6:	d1ae      	bne.n	8007d06 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007da8:	2300      	movs	r3, #0
}
 8007daa:	4618      	mov	r0, r3
 8007dac:	3710      	adds	r7, #16
 8007dae:	46bd      	mov	sp, r7
 8007db0:	bd80      	pop	{r7, pc}

08007db2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007db2:	b480      	push	{r7}
 8007db4:	b083      	sub	sp, #12
 8007db6:	af00      	add	r7, sp, #0
 8007db8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	695b      	ldr	r3, [r3, #20]
 8007dc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007dc4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007dc8:	d11b      	bne.n	8007e02 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007dd2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	2200      	movs	r2, #0
 8007dd8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	2220      	movs	r2, #32
 8007dde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	2200      	movs	r2, #0
 8007de6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dee:	f043 0204 	orr.w	r2, r3, #4
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	2200      	movs	r2, #0
 8007dfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8007dfe:	2301      	movs	r3, #1
 8007e00:	e000      	b.n	8007e04 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007e02:	2300      	movs	r3, #0
}
 8007e04:	4618      	mov	r0, r3
 8007e06:	370c      	adds	r7, #12
 8007e08:	46bd      	mov	sp, r7
 8007e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0e:	4770      	bx	lr

08007e10 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8007e10:	b480      	push	{r7}
 8007e12:	b083      	sub	sp, #12
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e1c:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8007e20:	d103      	bne.n	8007e2a <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	2201      	movs	r2, #1
 8007e26:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8007e28:	e007      	b.n	8007e3a <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e2e:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8007e32:	d102      	bne.n	8007e3a <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	2208      	movs	r2, #8
 8007e38:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8007e3a:	bf00      	nop
 8007e3c:	370c      	adds	r7, #12
 8007e3e:	46bd      	mov	sp, r7
 8007e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e44:	4770      	bx	lr
	...

08007e48 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	b084      	sub	sp, #16
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
 8007e50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d101      	bne.n	8007e5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007e58:	2301      	movs	r3, #1
 8007e5a:	e0cc      	b.n	8007ff6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007e5c:	4b68      	ldr	r3, [pc, #416]	@ (8008000 <HAL_RCC_ClockConfig+0x1b8>)
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	f003 030f 	and.w	r3, r3, #15
 8007e64:	683a      	ldr	r2, [r7, #0]
 8007e66:	429a      	cmp	r2, r3
 8007e68:	d90c      	bls.n	8007e84 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007e6a:	4b65      	ldr	r3, [pc, #404]	@ (8008000 <HAL_RCC_ClockConfig+0x1b8>)
 8007e6c:	683a      	ldr	r2, [r7, #0]
 8007e6e:	b2d2      	uxtb	r2, r2
 8007e70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007e72:	4b63      	ldr	r3, [pc, #396]	@ (8008000 <HAL_RCC_ClockConfig+0x1b8>)
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	f003 030f 	and.w	r3, r3, #15
 8007e7a:	683a      	ldr	r2, [r7, #0]
 8007e7c:	429a      	cmp	r2, r3
 8007e7e:	d001      	beq.n	8007e84 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007e80:	2301      	movs	r3, #1
 8007e82:	e0b8      	b.n	8007ff6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	f003 0302 	and.w	r3, r3, #2
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d020      	beq.n	8007ed2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	f003 0304 	and.w	r3, r3, #4
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d005      	beq.n	8007ea8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007e9c:	4b59      	ldr	r3, [pc, #356]	@ (8008004 <HAL_RCC_ClockConfig+0x1bc>)
 8007e9e:	689b      	ldr	r3, [r3, #8]
 8007ea0:	4a58      	ldr	r2, [pc, #352]	@ (8008004 <HAL_RCC_ClockConfig+0x1bc>)
 8007ea2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007ea6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	f003 0308 	and.w	r3, r3, #8
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d005      	beq.n	8007ec0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007eb4:	4b53      	ldr	r3, [pc, #332]	@ (8008004 <HAL_RCC_ClockConfig+0x1bc>)
 8007eb6:	689b      	ldr	r3, [r3, #8]
 8007eb8:	4a52      	ldr	r2, [pc, #328]	@ (8008004 <HAL_RCC_ClockConfig+0x1bc>)
 8007eba:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007ebe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007ec0:	4b50      	ldr	r3, [pc, #320]	@ (8008004 <HAL_RCC_ClockConfig+0x1bc>)
 8007ec2:	689b      	ldr	r3, [r3, #8]
 8007ec4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	689b      	ldr	r3, [r3, #8]
 8007ecc:	494d      	ldr	r1, [pc, #308]	@ (8008004 <HAL_RCC_ClockConfig+0x1bc>)
 8007ece:	4313      	orrs	r3, r2
 8007ed0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	f003 0301 	and.w	r3, r3, #1
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d044      	beq.n	8007f68 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	685b      	ldr	r3, [r3, #4]
 8007ee2:	2b01      	cmp	r3, #1
 8007ee4:	d107      	bne.n	8007ef6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007ee6:	4b47      	ldr	r3, [pc, #284]	@ (8008004 <HAL_RCC_ClockConfig+0x1bc>)
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d119      	bne.n	8007f26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007ef2:	2301      	movs	r3, #1
 8007ef4:	e07f      	b.n	8007ff6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	685b      	ldr	r3, [r3, #4]
 8007efa:	2b02      	cmp	r3, #2
 8007efc:	d003      	beq.n	8007f06 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007f02:	2b03      	cmp	r3, #3
 8007f04:	d107      	bne.n	8007f16 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007f06:	4b3f      	ldr	r3, [pc, #252]	@ (8008004 <HAL_RCC_ClockConfig+0x1bc>)
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d109      	bne.n	8007f26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007f12:	2301      	movs	r3, #1
 8007f14:	e06f      	b.n	8007ff6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007f16:	4b3b      	ldr	r3, [pc, #236]	@ (8008004 <HAL_RCC_ClockConfig+0x1bc>)
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	f003 0302 	and.w	r3, r3, #2
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d101      	bne.n	8007f26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007f22:	2301      	movs	r3, #1
 8007f24:	e067      	b.n	8007ff6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007f26:	4b37      	ldr	r3, [pc, #220]	@ (8008004 <HAL_RCC_ClockConfig+0x1bc>)
 8007f28:	689b      	ldr	r3, [r3, #8]
 8007f2a:	f023 0203 	bic.w	r2, r3, #3
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	685b      	ldr	r3, [r3, #4]
 8007f32:	4934      	ldr	r1, [pc, #208]	@ (8008004 <HAL_RCC_ClockConfig+0x1bc>)
 8007f34:	4313      	orrs	r3, r2
 8007f36:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007f38:	f7fb ffd0 	bl	8003edc <HAL_GetTick>
 8007f3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007f3e:	e00a      	b.n	8007f56 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007f40:	f7fb ffcc 	bl	8003edc <HAL_GetTick>
 8007f44:	4602      	mov	r2, r0
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	1ad3      	subs	r3, r2, r3
 8007f4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007f4e:	4293      	cmp	r3, r2
 8007f50:	d901      	bls.n	8007f56 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007f52:	2303      	movs	r3, #3
 8007f54:	e04f      	b.n	8007ff6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007f56:	4b2b      	ldr	r3, [pc, #172]	@ (8008004 <HAL_RCC_ClockConfig+0x1bc>)
 8007f58:	689b      	ldr	r3, [r3, #8]
 8007f5a:	f003 020c 	and.w	r2, r3, #12
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	685b      	ldr	r3, [r3, #4]
 8007f62:	009b      	lsls	r3, r3, #2
 8007f64:	429a      	cmp	r2, r3
 8007f66:	d1eb      	bne.n	8007f40 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007f68:	4b25      	ldr	r3, [pc, #148]	@ (8008000 <HAL_RCC_ClockConfig+0x1b8>)
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	f003 030f 	and.w	r3, r3, #15
 8007f70:	683a      	ldr	r2, [r7, #0]
 8007f72:	429a      	cmp	r2, r3
 8007f74:	d20c      	bcs.n	8007f90 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007f76:	4b22      	ldr	r3, [pc, #136]	@ (8008000 <HAL_RCC_ClockConfig+0x1b8>)
 8007f78:	683a      	ldr	r2, [r7, #0]
 8007f7a:	b2d2      	uxtb	r2, r2
 8007f7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007f7e:	4b20      	ldr	r3, [pc, #128]	@ (8008000 <HAL_RCC_ClockConfig+0x1b8>)
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	f003 030f 	and.w	r3, r3, #15
 8007f86:	683a      	ldr	r2, [r7, #0]
 8007f88:	429a      	cmp	r2, r3
 8007f8a:	d001      	beq.n	8007f90 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007f8c:	2301      	movs	r3, #1
 8007f8e:	e032      	b.n	8007ff6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	f003 0304 	and.w	r3, r3, #4
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d008      	beq.n	8007fae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007f9c:	4b19      	ldr	r3, [pc, #100]	@ (8008004 <HAL_RCC_ClockConfig+0x1bc>)
 8007f9e:	689b      	ldr	r3, [r3, #8]
 8007fa0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	68db      	ldr	r3, [r3, #12]
 8007fa8:	4916      	ldr	r1, [pc, #88]	@ (8008004 <HAL_RCC_ClockConfig+0x1bc>)
 8007faa:	4313      	orrs	r3, r2
 8007fac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	f003 0308 	and.w	r3, r3, #8
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d009      	beq.n	8007fce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007fba:	4b12      	ldr	r3, [pc, #72]	@ (8008004 <HAL_RCC_ClockConfig+0x1bc>)
 8007fbc:	689b      	ldr	r3, [r3, #8]
 8007fbe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	691b      	ldr	r3, [r3, #16]
 8007fc6:	00db      	lsls	r3, r3, #3
 8007fc8:	490e      	ldr	r1, [pc, #56]	@ (8008004 <HAL_RCC_ClockConfig+0x1bc>)
 8007fca:	4313      	orrs	r3, r2
 8007fcc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007fce:	f000 f855 	bl	800807c <HAL_RCC_GetSysClockFreq>
 8007fd2:	4602      	mov	r2, r0
 8007fd4:	4b0b      	ldr	r3, [pc, #44]	@ (8008004 <HAL_RCC_ClockConfig+0x1bc>)
 8007fd6:	689b      	ldr	r3, [r3, #8]
 8007fd8:	091b      	lsrs	r3, r3, #4
 8007fda:	f003 030f 	and.w	r3, r3, #15
 8007fde:	490a      	ldr	r1, [pc, #40]	@ (8008008 <HAL_RCC_ClockConfig+0x1c0>)
 8007fe0:	5ccb      	ldrb	r3, [r1, r3]
 8007fe2:	fa22 f303 	lsr.w	r3, r2, r3
 8007fe6:	4a09      	ldr	r2, [pc, #36]	@ (800800c <HAL_RCC_ClockConfig+0x1c4>)
 8007fe8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007fea:	4b09      	ldr	r3, [pc, #36]	@ (8008010 <HAL_RCC_ClockConfig+0x1c8>)
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	4618      	mov	r0, r3
 8007ff0:	f7fb ff30 	bl	8003e54 <HAL_InitTick>

  return HAL_OK;
 8007ff4:	2300      	movs	r3, #0
}
 8007ff6:	4618      	mov	r0, r3
 8007ff8:	3710      	adds	r7, #16
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	bd80      	pop	{r7, pc}
 8007ffe:	bf00      	nop
 8008000:	40023c00 	.word	0x40023c00
 8008004:	40023800 	.word	0x40023800
 8008008:	0800b02c 	.word	0x0800b02c
 800800c:	20000008 	.word	0x20000008
 8008010:	2000000c 	.word	0x2000000c

08008014 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008014:	b480      	push	{r7}
 8008016:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008018:	4b03      	ldr	r3, [pc, #12]	@ (8008028 <HAL_RCC_GetHCLKFreq+0x14>)
 800801a:	681b      	ldr	r3, [r3, #0]
}
 800801c:	4618      	mov	r0, r3
 800801e:	46bd      	mov	sp, r7
 8008020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008024:	4770      	bx	lr
 8008026:	bf00      	nop
 8008028:	20000008 	.word	0x20000008

0800802c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800802c:	b580      	push	{r7, lr}
 800802e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008030:	f7ff fff0 	bl	8008014 <HAL_RCC_GetHCLKFreq>
 8008034:	4602      	mov	r2, r0
 8008036:	4b05      	ldr	r3, [pc, #20]	@ (800804c <HAL_RCC_GetPCLK1Freq+0x20>)
 8008038:	689b      	ldr	r3, [r3, #8]
 800803a:	0a9b      	lsrs	r3, r3, #10
 800803c:	f003 0307 	and.w	r3, r3, #7
 8008040:	4903      	ldr	r1, [pc, #12]	@ (8008050 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008042:	5ccb      	ldrb	r3, [r1, r3]
 8008044:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008048:	4618      	mov	r0, r3
 800804a:	bd80      	pop	{r7, pc}
 800804c:	40023800 	.word	0x40023800
 8008050:	0800b03c 	.word	0x0800b03c

08008054 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008054:	b580      	push	{r7, lr}
 8008056:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008058:	f7ff ffdc 	bl	8008014 <HAL_RCC_GetHCLKFreq>
 800805c:	4602      	mov	r2, r0
 800805e:	4b05      	ldr	r3, [pc, #20]	@ (8008074 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008060:	689b      	ldr	r3, [r3, #8]
 8008062:	0b5b      	lsrs	r3, r3, #13
 8008064:	f003 0307 	and.w	r3, r3, #7
 8008068:	4903      	ldr	r1, [pc, #12]	@ (8008078 <HAL_RCC_GetPCLK2Freq+0x24>)
 800806a:	5ccb      	ldrb	r3, [r1, r3]
 800806c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008070:	4618      	mov	r0, r3
 8008072:	bd80      	pop	{r7, pc}
 8008074:	40023800 	.word	0x40023800
 8008078:	0800b03c 	.word	0x0800b03c

0800807c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800807c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008080:	b0ae      	sub	sp, #184	@ 0xb8
 8008082:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8008084:	2300      	movs	r3, #0
 8008086:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800808a:	2300      	movs	r3, #0
 800808c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8008090:	2300      	movs	r3, #0
 8008092:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8008096:	2300      	movs	r3, #0
 8008098:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 800809c:	2300      	movs	r3, #0
 800809e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80080a2:	4bcb      	ldr	r3, [pc, #812]	@ (80083d0 <HAL_RCC_GetSysClockFreq+0x354>)
 80080a4:	689b      	ldr	r3, [r3, #8]
 80080a6:	f003 030c 	and.w	r3, r3, #12
 80080aa:	2b0c      	cmp	r3, #12
 80080ac:	f200 8206 	bhi.w	80084bc <HAL_RCC_GetSysClockFreq+0x440>
 80080b0:	a201      	add	r2, pc, #4	@ (adr r2, 80080b8 <HAL_RCC_GetSysClockFreq+0x3c>)
 80080b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080b6:	bf00      	nop
 80080b8:	080080ed 	.word	0x080080ed
 80080bc:	080084bd 	.word	0x080084bd
 80080c0:	080084bd 	.word	0x080084bd
 80080c4:	080084bd 	.word	0x080084bd
 80080c8:	080080f5 	.word	0x080080f5
 80080cc:	080084bd 	.word	0x080084bd
 80080d0:	080084bd 	.word	0x080084bd
 80080d4:	080084bd 	.word	0x080084bd
 80080d8:	080080fd 	.word	0x080080fd
 80080dc:	080084bd 	.word	0x080084bd
 80080e0:	080084bd 	.word	0x080084bd
 80080e4:	080084bd 	.word	0x080084bd
 80080e8:	080082ed 	.word	0x080082ed
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80080ec:	4bb9      	ldr	r3, [pc, #740]	@ (80083d4 <HAL_RCC_GetSysClockFreq+0x358>)
 80080ee:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80080f2:	e1e7      	b.n	80084c4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80080f4:	4bb8      	ldr	r3, [pc, #736]	@ (80083d8 <HAL_RCC_GetSysClockFreq+0x35c>)
 80080f6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80080fa:	e1e3      	b.n	80084c4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80080fc:	4bb4      	ldr	r3, [pc, #720]	@ (80083d0 <HAL_RCC_GetSysClockFreq+0x354>)
 80080fe:	685b      	ldr	r3, [r3, #4]
 8008100:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008104:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008108:	4bb1      	ldr	r3, [pc, #708]	@ (80083d0 <HAL_RCC_GetSysClockFreq+0x354>)
 800810a:	685b      	ldr	r3, [r3, #4]
 800810c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008110:	2b00      	cmp	r3, #0
 8008112:	d071      	beq.n	80081f8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008114:	4bae      	ldr	r3, [pc, #696]	@ (80083d0 <HAL_RCC_GetSysClockFreq+0x354>)
 8008116:	685b      	ldr	r3, [r3, #4]
 8008118:	099b      	lsrs	r3, r3, #6
 800811a:	2200      	movs	r2, #0
 800811c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008120:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8008124:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008128:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800812c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008130:	2300      	movs	r3, #0
 8008132:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008136:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800813a:	4622      	mov	r2, r4
 800813c:	462b      	mov	r3, r5
 800813e:	f04f 0000 	mov.w	r0, #0
 8008142:	f04f 0100 	mov.w	r1, #0
 8008146:	0159      	lsls	r1, r3, #5
 8008148:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800814c:	0150      	lsls	r0, r2, #5
 800814e:	4602      	mov	r2, r0
 8008150:	460b      	mov	r3, r1
 8008152:	4621      	mov	r1, r4
 8008154:	1a51      	subs	r1, r2, r1
 8008156:	6439      	str	r1, [r7, #64]	@ 0x40
 8008158:	4629      	mov	r1, r5
 800815a:	eb63 0301 	sbc.w	r3, r3, r1
 800815e:	647b      	str	r3, [r7, #68]	@ 0x44
 8008160:	f04f 0200 	mov.w	r2, #0
 8008164:	f04f 0300 	mov.w	r3, #0
 8008168:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 800816c:	4649      	mov	r1, r9
 800816e:	018b      	lsls	r3, r1, #6
 8008170:	4641      	mov	r1, r8
 8008172:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008176:	4641      	mov	r1, r8
 8008178:	018a      	lsls	r2, r1, #6
 800817a:	4641      	mov	r1, r8
 800817c:	1a51      	subs	r1, r2, r1
 800817e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008180:	4649      	mov	r1, r9
 8008182:	eb63 0301 	sbc.w	r3, r3, r1
 8008186:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008188:	f04f 0200 	mov.w	r2, #0
 800818c:	f04f 0300 	mov.w	r3, #0
 8008190:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8008194:	4649      	mov	r1, r9
 8008196:	00cb      	lsls	r3, r1, #3
 8008198:	4641      	mov	r1, r8
 800819a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800819e:	4641      	mov	r1, r8
 80081a0:	00ca      	lsls	r2, r1, #3
 80081a2:	4610      	mov	r0, r2
 80081a4:	4619      	mov	r1, r3
 80081a6:	4603      	mov	r3, r0
 80081a8:	4622      	mov	r2, r4
 80081aa:	189b      	adds	r3, r3, r2
 80081ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80081ae:	462b      	mov	r3, r5
 80081b0:	460a      	mov	r2, r1
 80081b2:	eb42 0303 	adc.w	r3, r2, r3
 80081b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80081b8:	f04f 0200 	mov.w	r2, #0
 80081bc:	f04f 0300 	mov.w	r3, #0
 80081c0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80081c4:	4629      	mov	r1, r5
 80081c6:	024b      	lsls	r3, r1, #9
 80081c8:	4621      	mov	r1, r4
 80081ca:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80081ce:	4621      	mov	r1, r4
 80081d0:	024a      	lsls	r2, r1, #9
 80081d2:	4610      	mov	r0, r2
 80081d4:	4619      	mov	r1, r3
 80081d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80081da:	2200      	movs	r2, #0
 80081dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80081e0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80081e4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80081e8:	f7f8 f87a 	bl	80002e0 <__aeabi_uldivmod>
 80081ec:	4602      	mov	r2, r0
 80081ee:	460b      	mov	r3, r1
 80081f0:	4613      	mov	r3, r2
 80081f2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80081f6:	e067      	b.n	80082c8 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80081f8:	4b75      	ldr	r3, [pc, #468]	@ (80083d0 <HAL_RCC_GetSysClockFreq+0x354>)
 80081fa:	685b      	ldr	r3, [r3, #4]
 80081fc:	099b      	lsrs	r3, r3, #6
 80081fe:	2200      	movs	r2, #0
 8008200:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008204:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8008208:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800820c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008210:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008212:	2300      	movs	r3, #0
 8008214:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008216:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800821a:	4622      	mov	r2, r4
 800821c:	462b      	mov	r3, r5
 800821e:	f04f 0000 	mov.w	r0, #0
 8008222:	f04f 0100 	mov.w	r1, #0
 8008226:	0159      	lsls	r1, r3, #5
 8008228:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800822c:	0150      	lsls	r0, r2, #5
 800822e:	4602      	mov	r2, r0
 8008230:	460b      	mov	r3, r1
 8008232:	4621      	mov	r1, r4
 8008234:	1a51      	subs	r1, r2, r1
 8008236:	62b9      	str	r1, [r7, #40]	@ 0x28
 8008238:	4629      	mov	r1, r5
 800823a:	eb63 0301 	sbc.w	r3, r3, r1
 800823e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008240:	f04f 0200 	mov.w	r2, #0
 8008244:	f04f 0300 	mov.w	r3, #0
 8008248:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 800824c:	4649      	mov	r1, r9
 800824e:	018b      	lsls	r3, r1, #6
 8008250:	4641      	mov	r1, r8
 8008252:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008256:	4641      	mov	r1, r8
 8008258:	018a      	lsls	r2, r1, #6
 800825a:	4641      	mov	r1, r8
 800825c:	ebb2 0a01 	subs.w	sl, r2, r1
 8008260:	4649      	mov	r1, r9
 8008262:	eb63 0b01 	sbc.w	fp, r3, r1
 8008266:	f04f 0200 	mov.w	r2, #0
 800826a:	f04f 0300 	mov.w	r3, #0
 800826e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008272:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008276:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800827a:	4692      	mov	sl, r2
 800827c:	469b      	mov	fp, r3
 800827e:	4623      	mov	r3, r4
 8008280:	eb1a 0303 	adds.w	r3, sl, r3
 8008284:	623b      	str	r3, [r7, #32]
 8008286:	462b      	mov	r3, r5
 8008288:	eb4b 0303 	adc.w	r3, fp, r3
 800828c:	627b      	str	r3, [r7, #36]	@ 0x24
 800828e:	f04f 0200 	mov.w	r2, #0
 8008292:	f04f 0300 	mov.w	r3, #0
 8008296:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800829a:	4629      	mov	r1, r5
 800829c:	028b      	lsls	r3, r1, #10
 800829e:	4621      	mov	r1, r4
 80082a0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80082a4:	4621      	mov	r1, r4
 80082a6:	028a      	lsls	r2, r1, #10
 80082a8:	4610      	mov	r0, r2
 80082aa:	4619      	mov	r1, r3
 80082ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80082b0:	2200      	movs	r2, #0
 80082b2:	673b      	str	r3, [r7, #112]	@ 0x70
 80082b4:	677a      	str	r2, [r7, #116]	@ 0x74
 80082b6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80082ba:	f7f8 f811 	bl	80002e0 <__aeabi_uldivmod>
 80082be:	4602      	mov	r2, r0
 80082c0:	460b      	mov	r3, r1
 80082c2:	4613      	mov	r3, r2
 80082c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80082c8:	4b41      	ldr	r3, [pc, #260]	@ (80083d0 <HAL_RCC_GetSysClockFreq+0x354>)
 80082ca:	685b      	ldr	r3, [r3, #4]
 80082cc:	0c1b      	lsrs	r3, r3, #16
 80082ce:	f003 0303 	and.w	r3, r3, #3
 80082d2:	3301      	adds	r3, #1
 80082d4:	005b      	lsls	r3, r3, #1
 80082d6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80082da:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80082de:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80082e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80082e6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80082ea:	e0eb      	b.n	80084c4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80082ec:	4b38      	ldr	r3, [pc, #224]	@ (80083d0 <HAL_RCC_GetSysClockFreq+0x354>)
 80082ee:	685b      	ldr	r3, [r3, #4]
 80082f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80082f4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80082f8:	4b35      	ldr	r3, [pc, #212]	@ (80083d0 <HAL_RCC_GetSysClockFreq+0x354>)
 80082fa:	685b      	ldr	r3, [r3, #4]
 80082fc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008300:	2b00      	cmp	r3, #0
 8008302:	d06b      	beq.n	80083dc <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008304:	4b32      	ldr	r3, [pc, #200]	@ (80083d0 <HAL_RCC_GetSysClockFreq+0x354>)
 8008306:	685b      	ldr	r3, [r3, #4]
 8008308:	099b      	lsrs	r3, r3, #6
 800830a:	2200      	movs	r2, #0
 800830c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800830e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008310:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008312:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008316:	663b      	str	r3, [r7, #96]	@ 0x60
 8008318:	2300      	movs	r3, #0
 800831a:	667b      	str	r3, [r7, #100]	@ 0x64
 800831c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8008320:	4622      	mov	r2, r4
 8008322:	462b      	mov	r3, r5
 8008324:	f04f 0000 	mov.w	r0, #0
 8008328:	f04f 0100 	mov.w	r1, #0
 800832c:	0159      	lsls	r1, r3, #5
 800832e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008332:	0150      	lsls	r0, r2, #5
 8008334:	4602      	mov	r2, r0
 8008336:	460b      	mov	r3, r1
 8008338:	4621      	mov	r1, r4
 800833a:	1a51      	subs	r1, r2, r1
 800833c:	61b9      	str	r1, [r7, #24]
 800833e:	4629      	mov	r1, r5
 8008340:	eb63 0301 	sbc.w	r3, r3, r1
 8008344:	61fb      	str	r3, [r7, #28]
 8008346:	f04f 0200 	mov.w	r2, #0
 800834a:	f04f 0300 	mov.w	r3, #0
 800834e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8008352:	4659      	mov	r1, fp
 8008354:	018b      	lsls	r3, r1, #6
 8008356:	4651      	mov	r1, sl
 8008358:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800835c:	4651      	mov	r1, sl
 800835e:	018a      	lsls	r2, r1, #6
 8008360:	4651      	mov	r1, sl
 8008362:	ebb2 0801 	subs.w	r8, r2, r1
 8008366:	4659      	mov	r1, fp
 8008368:	eb63 0901 	sbc.w	r9, r3, r1
 800836c:	f04f 0200 	mov.w	r2, #0
 8008370:	f04f 0300 	mov.w	r3, #0
 8008374:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008378:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800837c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008380:	4690      	mov	r8, r2
 8008382:	4699      	mov	r9, r3
 8008384:	4623      	mov	r3, r4
 8008386:	eb18 0303 	adds.w	r3, r8, r3
 800838a:	613b      	str	r3, [r7, #16]
 800838c:	462b      	mov	r3, r5
 800838e:	eb49 0303 	adc.w	r3, r9, r3
 8008392:	617b      	str	r3, [r7, #20]
 8008394:	f04f 0200 	mov.w	r2, #0
 8008398:	f04f 0300 	mov.w	r3, #0
 800839c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80083a0:	4629      	mov	r1, r5
 80083a2:	024b      	lsls	r3, r1, #9
 80083a4:	4621      	mov	r1, r4
 80083a6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80083aa:	4621      	mov	r1, r4
 80083ac:	024a      	lsls	r2, r1, #9
 80083ae:	4610      	mov	r0, r2
 80083b0:	4619      	mov	r1, r3
 80083b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80083b6:	2200      	movs	r2, #0
 80083b8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80083ba:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80083bc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80083c0:	f7f7 ff8e 	bl	80002e0 <__aeabi_uldivmod>
 80083c4:	4602      	mov	r2, r0
 80083c6:	460b      	mov	r3, r1
 80083c8:	4613      	mov	r3, r2
 80083ca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80083ce:	e065      	b.n	800849c <HAL_RCC_GetSysClockFreq+0x420>
 80083d0:	40023800 	.word	0x40023800
 80083d4:	00f42400 	.word	0x00f42400
 80083d8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80083dc:	4b3d      	ldr	r3, [pc, #244]	@ (80084d4 <HAL_RCC_GetSysClockFreq+0x458>)
 80083de:	685b      	ldr	r3, [r3, #4]
 80083e0:	099b      	lsrs	r3, r3, #6
 80083e2:	2200      	movs	r2, #0
 80083e4:	4618      	mov	r0, r3
 80083e6:	4611      	mov	r1, r2
 80083e8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80083ec:	653b      	str	r3, [r7, #80]	@ 0x50
 80083ee:	2300      	movs	r3, #0
 80083f0:	657b      	str	r3, [r7, #84]	@ 0x54
 80083f2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80083f6:	4642      	mov	r2, r8
 80083f8:	464b      	mov	r3, r9
 80083fa:	f04f 0000 	mov.w	r0, #0
 80083fe:	f04f 0100 	mov.w	r1, #0
 8008402:	0159      	lsls	r1, r3, #5
 8008404:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008408:	0150      	lsls	r0, r2, #5
 800840a:	4602      	mov	r2, r0
 800840c:	460b      	mov	r3, r1
 800840e:	4641      	mov	r1, r8
 8008410:	1a51      	subs	r1, r2, r1
 8008412:	60b9      	str	r1, [r7, #8]
 8008414:	4649      	mov	r1, r9
 8008416:	eb63 0301 	sbc.w	r3, r3, r1
 800841a:	60fb      	str	r3, [r7, #12]
 800841c:	f04f 0200 	mov.w	r2, #0
 8008420:	f04f 0300 	mov.w	r3, #0
 8008424:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8008428:	4659      	mov	r1, fp
 800842a:	018b      	lsls	r3, r1, #6
 800842c:	4651      	mov	r1, sl
 800842e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008432:	4651      	mov	r1, sl
 8008434:	018a      	lsls	r2, r1, #6
 8008436:	4651      	mov	r1, sl
 8008438:	1a54      	subs	r4, r2, r1
 800843a:	4659      	mov	r1, fp
 800843c:	eb63 0501 	sbc.w	r5, r3, r1
 8008440:	f04f 0200 	mov.w	r2, #0
 8008444:	f04f 0300 	mov.w	r3, #0
 8008448:	00eb      	lsls	r3, r5, #3
 800844a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800844e:	00e2      	lsls	r2, r4, #3
 8008450:	4614      	mov	r4, r2
 8008452:	461d      	mov	r5, r3
 8008454:	4643      	mov	r3, r8
 8008456:	18e3      	adds	r3, r4, r3
 8008458:	603b      	str	r3, [r7, #0]
 800845a:	464b      	mov	r3, r9
 800845c:	eb45 0303 	adc.w	r3, r5, r3
 8008460:	607b      	str	r3, [r7, #4]
 8008462:	f04f 0200 	mov.w	r2, #0
 8008466:	f04f 0300 	mov.w	r3, #0
 800846a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800846e:	4629      	mov	r1, r5
 8008470:	028b      	lsls	r3, r1, #10
 8008472:	4621      	mov	r1, r4
 8008474:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008478:	4621      	mov	r1, r4
 800847a:	028a      	lsls	r2, r1, #10
 800847c:	4610      	mov	r0, r2
 800847e:	4619      	mov	r1, r3
 8008480:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008484:	2200      	movs	r2, #0
 8008486:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008488:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800848a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800848e:	f7f7 ff27 	bl	80002e0 <__aeabi_uldivmod>
 8008492:	4602      	mov	r2, r0
 8008494:	460b      	mov	r3, r1
 8008496:	4613      	mov	r3, r2
 8008498:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800849c:	4b0d      	ldr	r3, [pc, #52]	@ (80084d4 <HAL_RCC_GetSysClockFreq+0x458>)
 800849e:	685b      	ldr	r3, [r3, #4]
 80084a0:	0f1b      	lsrs	r3, r3, #28
 80084a2:	f003 0307 	and.w	r3, r3, #7
 80084a6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80084aa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80084ae:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80084b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80084b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80084ba:	e003      	b.n	80084c4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80084bc:	4b06      	ldr	r3, [pc, #24]	@ (80084d8 <HAL_RCC_GetSysClockFreq+0x45c>)
 80084be:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80084c2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80084c4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80084c8:	4618      	mov	r0, r3
 80084ca:	37b8      	adds	r7, #184	@ 0xb8
 80084cc:	46bd      	mov	sp, r7
 80084ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80084d2:	bf00      	nop
 80084d4:	40023800 	.word	0x40023800
 80084d8:	00f42400 	.word	0x00f42400

080084dc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80084dc:	b580      	push	{r7, lr}
 80084de:	b086      	sub	sp, #24
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d101      	bne.n	80084ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80084ea:	2301      	movs	r3, #1
 80084ec:	e28d      	b.n	8008a0a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	f003 0301 	and.w	r3, r3, #1
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	f000 8083 	beq.w	8008602 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80084fc:	4b94      	ldr	r3, [pc, #592]	@ (8008750 <HAL_RCC_OscConfig+0x274>)
 80084fe:	689b      	ldr	r3, [r3, #8]
 8008500:	f003 030c 	and.w	r3, r3, #12
 8008504:	2b04      	cmp	r3, #4
 8008506:	d019      	beq.n	800853c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8008508:	4b91      	ldr	r3, [pc, #580]	@ (8008750 <HAL_RCC_OscConfig+0x274>)
 800850a:	689b      	ldr	r3, [r3, #8]
 800850c:	f003 030c 	and.w	r3, r3, #12
        || \
 8008510:	2b08      	cmp	r3, #8
 8008512:	d106      	bne.n	8008522 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8008514:	4b8e      	ldr	r3, [pc, #568]	@ (8008750 <HAL_RCC_OscConfig+0x274>)
 8008516:	685b      	ldr	r3, [r3, #4]
 8008518:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800851c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008520:	d00c      	beq.n	800853c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008522:	4b8b      	ldr	r3, [pc, #556]	@ (8008750 <HAL_RCC_OscConfig+0x274>)
 8008524:	689b      	ldr	r3, [r3, #8]
 8008526:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800852a:	2b0c      	cmp	r3, #12
 800852c:	d112      	bne.n	8008554 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800852e:	4b88      	ldr	r3, [pc, #544]	@ (8008750 <HAL_RCC_OscConfig+0x274>)
 8008530:	685b      	ldr	r3, [r3, #4]
 8008532:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008536:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800853a:	d10b      	bne.n	8008554 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800853c:	4b84      	ldr	r3, [pc, #528]	@ (8008750 <HAL_RCC_OscConfig+0x274>)
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008544:	2b00      	cmp	r3, #0
 8008546:	d05b      	beq.n	8008600 <HAL_RCC_OscConfig+0x124>
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	685b      	ldr	r3, [r3, #4]
 800854c:	2b00      	cmp	r3, #0
 800854e:	d157      	bne.n	8008600 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8008550:	2301      	movs	r3, #1
 8008552:	e25a      	b.n	8008a0a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	685b      	ldr	r3, [r3, #4]
 8008558:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800855c:	d106      	bne.n	800856c <HAL_RCC_OscConfig+0x90>
 800855e:	4b7c      	ldr	r3, [pc, #496]	@ (8008750 <HAL_RCC_OscConfig+0x274>)
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	4a7b      	ldr	r2, [pc, #492]	@ (8008750 <HAL_RCC_OscConfig+0x274>)
 8008564:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008568:	6013      	str	r3, [r2, #0]
 800856a:	e01d      	b.n	80085a8 <HAL_RCC_OscConfig+0xcc>
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	685b      	ldr	r3, [r3, #4]
 8008570:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008574:	d10c      	bne.n	8008590 <HAL_RCC_OscConfig+0xb4>
 8008576:	4b76      	ldr	r3, [pc, #472]	@ (8008750 <HAL_RCC_OscConfig+0x274>)
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	4a75      	ldr	r2, [pc, #468]	@ (8008750 <HAL_RCC_OscConfig+0x274>)
 800857c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008580:	6013      	str	r3, [r2, #0]
 8008582:	4b73      	ldr	r3, [pc, #460]	@ (8008750 <HAL_RCC_OscConfig+0x274>)
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	4a72      	ldr	r2, [pc, #456]	@ (8008750 <HAL_RCC_OscConfig+0x274>)
 8008588:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800858c:	6013      	str	r3, [r2, #0]
 800858e:	e00b      	b.n	80085a8 <HAL_RCC_OscConfig+0xcc>
 8008590:	4b6f      	ldr	r3, [pc, #444]	@ (8008750 <HAL_RCC_OscConfig+0x274>)
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	4a6e      	ldr	r2, [pc, #440]	@ (8008750 <HAL_RCC_OscConfig+0x274>)
 8008596:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800859a:	6013      	str	r3, [r2, #0]
 800859c:	4b6c      	ldr	r3, [pc, #432]	@ (8008750 <HAL_RCC_OscConfig+0x274>)
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	4a6b      	ldr	r2, [pc, #428]	@ (8008750 <HAL_RCC_OscConfig+0x274>)
 80085a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80085a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	685b      	ldr	r3, [r3, #4]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d013      	beq.n	80085d8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085b0:	f7fb fc94 	bl	8003edc <HAL_GetTick>
 80085b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80085b6:	e008      	b.n	80085ca <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80085b8:	f7fb fc90 	bl	8003edc <HAL_GetTick>
 80085bc:	4602      	mov	r2, r0
 80085be:	693b      	ldr	r3, [r7, #16]
 80085c0:	1ad3      	subs	r3, r2, r3
 80085c2:	2b64      	cmp	r3, #100	@ 0x64
 80085c4:	d901      	bls.n	80085ca <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80085c6:	2303      	movs	r3, #3
 80085c8:	e21f      	b.n	8008a0a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80085ca:	4b61      	ldr	r3, [pc, #388]	@ (8008750 <HAL_RCC_OscConfig+0x274>)
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d0f0      	beq.n	80085b8 <HAL_RCC_OscConfig+0xdc>
 80085d6:	e014      	b.n	8008602 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085d8:	f7fb fc80 	bl	8003edc <HAL_GetTick>
 80085dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80085de:	e008      	b.n	80085f2 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80085e0:	f7fb fc7c 	bl	8003edc <HAL_GetTick>
 80085e4:	4602      	mov	r2, r0
 80085e6:	693b      	ldr	r3, [r7, #16]
 80085e8:	1ad3      	subs	r3, r2, r3
 80085ea:	2b64      	cmp	r3, #100	@ 0x64
 80085ec:	d901      	bls.n	80085f2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80085ee:	2303      	movs	r3, #3
 80085f0:	e20b      	b.n	8008a0a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80085f2:	4b57      	ldr	r3, [pc, #348]	@ (8008750 <HAL_RCC_OscConfig+0x274>)
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d1f0      	bne.n	80085e0 <HAL_RCC_OscConfig+0x104>
 80085fe:	e000      	b.n	8008602 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008600:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	f003 0302 	and.w	r3, r3, #2
 800860a:	2b00      	cmp	r3, #0
 800860c:	d06f      	beq.n	80086ee <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800860e:	4b50      	ldr	r3, [pc, #320]	@ (8008750 <HAL_RCC_OscConfig+0x274>)
 8008610:	689b      	ldr	r3, [r3, #8]
 8008612:	f003 030c 	and.w	r3, r3, #12
 8008616:	2b00      	cmp	r3, #0
 8008618:	d017      	beq.n	800864a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800861a:	4b4d      	ldr	r3, [pc, #308]	@ (8008750 <HAL_RCC_OscConfig+0x274>)
 800861c:	689b      	ldr	r3, [r3, #8]
 800861e:	f003 030c 	and.w	r3, r3, #12
        || \
 8008622:	2b08      	cmp	r3, #8
 8008624:	d105      	bne.n	8008632 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8008626:	4b4a      	ldr	r3, [pc, #296]	@ (8008750 <HAL_RCC_OscConfig+0x274>)
 8008628:	685b      	ldr	r3, [r3, #4]
 800862a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800862e:	2b00      	cmp	r3, #0
 8008630:	d00b      	beq.n	800864a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008632:	4b47      	ldr	r3, [pc, #284]	@ (8008750 <HAL_RCC_OscConfig+0x274>)
 8008634:	689b      	ldr	r3, [r3, #8]
 8008636:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800863a:	2b0c      	cmp	r3, #12
 800863c:	d11c      	bne.n	8008678 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800863e:	4b44      	ldr	r3, [pc, #272]	@ (8008750 <HAL_RCC_OscConfig+0x274>)
 8008640:	685b      	ldr	r3, [r3, #4]
 8008642:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008646:	2b00      	cmp	r3, #0
 8008648:	d116      	bne.n	8008678 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800864a:	4b41      	ldr	r3, [pc, #260]	@ (8008750 <HAL_RCC_OscConfig+0x274>)
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	f003 0302 	and.w	r3, r3, #2
 8008652:	2b00      	cmp	r3, #0
 8008654:	d005      	beq.n	8008662 <HAL_RCC_OscConfig+0x186>
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	68db      	ldr	r3, [r3, #12]
 800865a:	2b01      	cmp	r3, #1
 800865c:	d001      	beq.n	8008662 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800865e:	2301      	movs	r3, #1
 8008660:	e1d3      	b.n	8008a0a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008662:	4b3b      	ldr	r3, [pc, #236]	@ (8008750 <HAL_RCC_OscConfig+0x274>)
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	691b      	ldr	r3, [r3, #16]
 800866e:	00db      	lsls	r3, r3, #3
 8008670:	4937      	ldr	r1, [pc, #220]	@ (8008750 <HAL_RCC_OscConfig+0x274>)
 8008672:	4313      	orrs	r3, r2
 8008674:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008676:	e03a      	b.n	80086ee <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	68db      	ldr	r3, [r3, #12]
 800867c:	2b00      	cmp	r3, #0
 800867e:	d020      	beq.n	80086c2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008680:	4b34      	ldr	r3, [pc, #208]	@ (8008754 <HAL_RCC_OscConfig+0x278>)
 8008682:	2201      	movs	r2, #1
 8008684:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008686:	f7fb fc29 	bl	8003edc <HAL_GetTick>
 800868a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800868c:	e008      	b.n	80086a0 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800868e:	f7fb fc25 	bl	8003edc <HAL_GetTick>
 8008692:	4602      	mov	r2, r0
 8008694:	693b      	ldr	r3, [r7, #16]
 8008696:	1ad3      	subs	r3, r2, r3
 8008698:	2b02      	cmp	r3, #2
 800869a:	d901      	bls.n	80086a0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800869c:	2303      	movs	r3, #3
 800869e:	e1b4      	b.n	8008a0a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80086a0:	4b2b      	ldr	r3, [pc, #172]	@ (8008750 <HAL_RCC_OscConfig+0x274>)
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	f003 0302 	and.w	r3, r3, #2
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d0f0      	beq.n	800868e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80086ac:	4b28      	ldr	r3, [pc, #160]	@ (8008750 <HAL_RCC_OscConfig+0x274>)
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	691b      	ldr	r3, [r3, #16]
 80086b8:	00db      	lsls	r3, r3, #3
 80086ba:	4925      	ldr	r1, [pc, #148]	@ (8008750 <HAL_RCC_OscConfig+0x274>)
 80086bc:	4313      	orrs	r3, r2
 80086be:	600b      	str	r3, [r1, #0]
 80086c0:	e015      	b.n	80086ee <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80086c2:	4b24      	ldr	r3, [pc, #144]	@ (8008754 <HAL_RCC_OscConfig+0x278>)
 80086c4:	2200      	movs	r2, #0
 80086c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086c8:	f7fb fc08 	bl	8003edc <HAL_GetTick>
 80086cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80086ce:	e008      	b.n	80086e2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80086d0:	f7fb fc04 	bl	8003edc <HAL_GetTick>
 80086d4:	4602      	mov	r2, r0
 80086d6:	693b      	ldr	r3, [r7, #16]
 80086d8:	1ad3      	subs	r3, r2, r3
 80086da:	2b02      	cmp	r3, #2
 80086dc:	d901      	bls.n	80086e2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80086de:	2303      	movs	r3, #3
 80086e0:	e193      	b.n	8008a0a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80086e2:	4b1b      	ldr	r3, [pc, #108]	@ (8008750 <HAL_RCC_OscConfig+0x274>)
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	f003 0302 	and.w	r3, r3, #2
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d1f0      	bne.n	80086d0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	f003 0308 	and.w	r3, r3, #8
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d036      	beq.n	8008768 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	695b      	ldr	r3, [r3, #20]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d016      	beq.n	8008730 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008702:	4b15      	ldr	r3, [pc, #84]	@ (8008758 <HAL_RCC_OscConfig+0x27c>)
 8008704:	2201      	movs	r2, #1
 8008706:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008708:	f7fb fbe8 	bl	8003edc <HAL_GetTick>
 800870c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800870e:	e008      	b.n	8008722 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008710:	f7fb fbe4 	bl	8003edc <HAL_GetTick>
 8008714:	4602      	mov	r2, r0
 8008716:	693b      	ldr	r3, [r7, #16]
 8008718:	1ad3      	subs	r3, r2, r3
 800871a:	2b02      	cmp	r3, #2
 800871c:	d901      	bls.n	8008722 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800871e:	2303      	movs	r3, #3
 8008720:	e173      	b.n	8008a0a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008722:	4b0b      	ldr	r3, [pc, #44]	@ (8008750 <HAL_RCC_OscConfig+0x274>)
 8008724:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008726:	f003 0302 	and.w	r3, r3, #2
 800872a:	2b00      	cmp	r3, #0
 800872c:	d0f0      	beq.n	8008710 <HAL_RCC_OscConfig+0x234>
 800872e:	e01b      	b.n	8008768 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008730:	4b09      	ldr	r3, [pc, #36]	@ (8008758 <HAL_RCC_OscConfig+0x27c>)
 8008732:	2200      	movs	r2, #0
 8008734:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008736:	f7fb fbd1 	bl	8003edc <HAL_GetTick>
 800873a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800873c:	e00e      	b.n	800875c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800873e:	f7fb fbcd 	bl	8003edc <HAL_GetTick>
 8008742:	4602      	mov	r2, r0
 8008744:	693b      	ldr	r3, [r7, #16]
 8008746:	1ad3      	subs	r3, r2, r3
 8008748:	2b02      	cmp	r3, #2
 800874a:	d907      	bls.n	800875c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800874c:	2303      	movs	r3, #3
 800874e:	e15c      	b.n	8008a0a <HAL_RCC_OscConfig+0x52e>
 8008750:	40023800 	.word	0x40023800
 8008754:	42470000 	.word	0x42470000
 8008758:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800875c:	4b8a      	ldr	r3, [pc, #552]	@ (8008988 <HAL_RCC_OscConfig+0x4ac>)
 800875e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008760:	f003 0302 	and.w	r3, r3, #2
 8008764:	2b00      	cmp	r3, #0
 8008766:	d1ea      	bne.n	800873e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	f003 0304 	and.w	r3, r3, #4
 8008770:	2b00      	cmp	r3, #0
 8008772:	f000 8097 	beq.w	80088a4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008776:	2300      	movs	r3, #0
 8008778:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800877a:	4b83      	ldr	r3, [pc, #524]	@ (8008988 <HAL_RCC_OscConfig+0x4ac>)
 800877c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800877e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008782:	2b00      	cmp	r3, #0
 8008784:	d10f      	bne.n	80087a6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008786:	2300      	movs	r3, #0
 8008788:	60bb      	str	r3, [r7, #8]
 800878a:	4b7f      	ldr	r3, [pc, #508]	@ (8008988 <HAL_RCC_OscConfig+0x4ac>)
 800878c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800878e:	4a7e      	ldr	r2, [pc, #504]	@ (8008988 <HAL_RCC_OscConfig+0x4ac>)
 8008790:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008794:	6413      	str	r3, [r2, #64]	@ 0x40
 8008796:	4b7c      	ldr	r3, [pc, #496]	@ (8008988 <HAL_RCC_OscConfig+0x4ac>)
 8008798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800879a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800879e:	60bb      	str	r3, [r7, #8]
 80087a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80087a2:	2301      	movs	r3, #1
 80087a4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80087a6:	4b79      	ldr	r3, [pc, #484]	@ (800898c <HAL_RCC_OscConfig+0x4b0>)
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d118      	bne.n	80087e4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80087b2:	4b76      	ldr	r3, [pc, #472]	@ (800898c <HAL_RCC_OscConfig+0x4b0>)
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	4a75      	ldr	r2, [pc, #468]	@ (800898c <HAL_RCC_OscConfig+0x4b0>)
 80087b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80087bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80087be:	f7fb fb8d 	bl	8003edc <HAL_GetTick>
 80087c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80087c4:	e008      	b.n	80087d8 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80087c6:	f7fb fb89 	bl	8003edc <HAL_GetTick>
 80087ca:	4602      	mov	r2, r0
 80087cc:	693b      	ldr	r3, [r7, #16]
 80087ce:	1ad3      	subs	r3, r2, r3
 80087d0:	2b02      	cmp	r3, #2
 80087d2:	d901      	bls.n	80087d8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80087d4:	2303      	movs	r3, #3
 80087d6:	e118      	b.n	8008a0a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80087d8:	4b6c      	ldr	r3, [pc, #432]	@ (800898c <HAL_RCC_OscConfig+0x4b0>)
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d0f0      	beq.n	80087c6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	689b      	ldr	r3, [r3, #8]
 80087e8:	2b01      	cmp	r3, #1
 80087ea:	d106      	bne.n	80087fa <HAL_RCC_OscConfig+0x31e>
 80087ec:	4b66      	ldr	r3, [pc, #408]	@ (8008988 <HAL_RCC_OscConfig+0x4ac>)
 80087ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80087f0:	4a65      	ldr	r2, [pc, #404]	@ (8008988 <HAL_RCC_OscConfig+0x4ac>)
 80087f2:	f043 0301 	orr.w	r3, r3, #1
 80087f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80087f8:	e01c      	b.n	8008834 <HAL_RCC_OscConfig+0x358>
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	689b      	ldr	r3, [r3, #8]
 80087fe:	2b05      	cmp	r3, #5
 8008800:	d10c      	bne.n	800881c <HAL_RCC_OscConfig+0x340>
 8008802:	4b61      	ldr	r3, [pc, #388]	@ (8008988 <HAL_RCC_OscConfig+0x4ac>)
 8008804:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008806:	4a60      	ldr	r2, [pc, #384]	@ (8008988 <HAL_RCC_OscConfig+0x4ac>)
 8008808:	f043 0304 	orr.w	r3, r3, #4
 800880c:	6713      	str	r3, [r2, #112]	@ 0x70
 800880e:	4b5e      	ldr	r3, [pc, #376]	@ (8008988 <HAL_RCC_OscConfig+0x4ac>)
 8008810:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008812:	4a5d      	ldr	r2, [pc, #372]	@ (8008988 <HAL_RCC_OscConfig+0x4ac>)
 8008814:	f043 0301 	orr.w	r3, r3, #1
 8008818:	6713      	str	r3, [r2, #112]	@ 0x70
 800881a:	e00b      	b.n	8008834 <HAL_RCC_OscConfig+0x358>
 800881c:	4b5a      	ldr	r3, [pc, #360]	@ (8008988 <HAL_RCC_OscConfig+0x4ac>)
 800881e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008820:	4a59      	ldr	r2, [pc, #356]	@ (8008988 <HAL_RCC_OscConfig+0x4ac>)
 8008822:	f023 0301 	bic.w	r3, r3, #1
 8008826:	6713      	str	r3, [r2, #112]	@ 0x70
 8008828:	4b57      	ldr	r3, [pc, #348]	@ (8008988 <HAL_RCC_OscConfig+0x4ac>)
 800882a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800882c:	4a56      	ldr	r2, [pc, #344]	@ (8008988 <HAL_RCC_OscConfig+0x4ac>)
 800882e:	f023 0304 	bic.w	r3, r3, #4
 8008832:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	689b      	ldr	r3, [r3, #8]
 8008838:	2b00      	cmp	r3, #0
 800883a:	d015      	beq.n	8008868 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800883c:	f7fb fb4e 	bl	8003edc <HAL_GetTick>
 8008840:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008842:	e00a      	b.n	800885a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008844:	f7fb fb4a 	bl	8003edc <HAL_GetTick>
 8008848:	4602      	mov	r2, r0
 800884a:	693b      	ldr	r3, [r7, #16]
 800884c:	1ad3      	subs	r3, r2, r3
 800884e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008852:	4293      	cmp	r3, r2
 8008854:	d901      	bls.n	800885a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8008856:	2303      	movs	r3, #3
 8008858:	e0d7      	b.n	8008a0a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800885a:	4b4b      	ldr	r3, [pc, #300]	@ (8008988 <HAL_RCC_OscConfig+0x4ac>)
 800885c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800885e:	f003 0302 	and.w	r3, r3, #2
 8008862:	2b00      	cmp	r3, #0
 8008864:	d0ee      	beq.n	8008844 <HAL_RCC_OscConfig+0x368>
 8008866:	e014      	b.n	8008892 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008868:	f7fb fb38 	bl	8003edc <HAL_GetTick>
 800886c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800886e:	e00a      	b.n	8008886 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008870:	f7fb fb34 	bl	8003edc <HAL_GetTick>
 8008874:	4602      	mov	r2, r0
 8008876:	693b      	ldr	r3, [r7, #16]
 8008878:	1ad3      	subs	r3, r2, r3
 800887a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800887e:	4293      	cmp	r3, r2
 8008880:	d901      	bls.n	8008886 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8008882:	2303      	movs	r3, #3
 8008884:	e0c1      	b.n	8008a0a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008886:	4b40      	ldr	r3, [pc, #256]	@ (8008988 <HAL_RCC_OscConfig+0x4ac>)
 8008888:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800888a:	f003 0302 	and.w	r3, r3, #2
 800888e:	2b00      	cmp	r3, #0
 8008890:	d1ee      	bne.n	8008870 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008892:	7dfb      	ldrb	r3, [r7, #23]
 8008894:	2b01      	cmp	r3, #1
 8008896:	d105      	bne.n	80088a4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008898:	4b3b      	ldr	r3, [pc, #236]	@ (8008988 <HAL_RCC_OscConfig+0x4ac>)
 800889a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800889c:	4a3a      	ldr	r2, [pc, #232]	@ (8008988 <HAL_RCC_OscConfig+0x4ac>)
 800889e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80088a2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	699b      	ldr	r3, [r3, #24]
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	f000 80ad 	beq.w	8008a08 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80088ae:	4b36      	ldr	r3, [pc, #216]	@ (8008988 <HAL_RCC_OscConfig+0x4ac>)
 80088b0:	689b      	ldr	r3, [r3, #8]
 80088b2:	f003 030c 	and.w	r3, r3, #12
 80088b6:	2b08      	cmp	r3, #8
 80088b8:	d060      	beq.n	800897c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	699b      	ldr	r3, [r3, #24]
 80088be:	2b02      	cmp	r3, #2
 80088c0:	d145      	bne.n	800894e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80088c2:	4b33      	ldr	r3, [pc, #204]	@ (8008990 <HAL_RCC_OscConfig+0x4b4>)
 80088c4:	2200      	movs	r2, #0
 80088c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80088c8:	f7fb fb08 	bl	8003edc <HAL_GetTick>
 80088cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80088ce:	e008      	b.n	80088e2 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80088d0:	f7fb fb04 	bl	8003edc <HAL_GetTick>
 80088d4:	4602      	mov	r2, r0
 80088d6:	693b      	ldr	r3, [r7, #16]
 80088d8:	1ad3      	subs	r3, r2, r3
 80088da:	2b02      	cmp	r3, #2
 80088dc:	d901      	bls.n	80088e2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80088de:	2303      	movs	r3, #3
 80088e0:	e093      	b.n	8008a0a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80088e2:	4b29      	ldr	r3, [pc, #164]	@ (8008988 <HAL_RCC_OscConfig+0x4ac>)
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d1f0      	bne.n	80088d0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	69da      	ldr	r2, [r3, #28]
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	6a1b      	ldr	r3, [r3, #32]
 80088f6:	431a      	orrs	r2, r3
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088fc:	019b      	lsls	r3, r3, #6
 80088fe:	431a      	orrs	r2, r3
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008904:	085b      	lsrs	r3, r3, #1
 8008906:	3b01      	subs	r3, #1
 8008908:	041b      	lsls	r3, r3, #16
 800890a:	431a      	orrs	r2, r3
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008910:	061b      	lsls	r3, r3, #24
 8008912:	431a      	orrs	r2, r3
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008918:	071b      	lsls	r3, r3, #28
 800891a:	491b      	ldr	r1, [pc, #108]	@ (8008988 <HAL_RCC_OscConfig+0x4ac>)
 800891c:	4313      	orrs	r3, r2
 800891e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008920:	4b1b      	ldr	r3, [pc, #108]	@ (8008990 <HAL_RCC_OscConfig+0x4b4>)
 8008922:	2201      	movs	r2, #1
 8008924:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008926:	f7fb fad9 	bl	8003edc <HAL_GetTick>
 800892a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800892c:	e008      	b.n	8008940 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800892e:	f7fb fad5 	bl	8003edc <HAL_GetTick>
 8008932:	4602      	mov	r2, r0
 8008934:	693b      	ldr	r3, [r7, #16]
 8008936:	1ad3      	subs	r3, r2, r3
 8008938:	2b02      	cmp	r3, #2
 800893a:	d901      	bls.n	8008940 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800893c:	2303      	movs	r3, #3
 800893e:	e064      	b.n	8008a0a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008940:	4b11      	ldr	r3, [pc, #68]	@ (8008988 <HAL_RCC_OscConfig+0x4ac>)
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008948:	2b00      	cmp	r3, #0
 800894a:	d0f0      	beq.n	800892e <HAL_RCC_OscConfig+0x452>
 800894c:	e05c      	b.n	8008a08 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800894e:	4b10      	ldr	r3, [pc, #64]	@ (8008990 <HAL_RCC_OscConfig+0x4b4>)
 8008950:	2200      	movs	r2, #0
 8008952:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008954:	f7fb fac2 	bl	8003edc <HAL_GetTick>
 8008958:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800895a:	e008      	b.n	800896e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800895c:	f7fb fabe 	bl	8003edc <HAL_GetTick>
 8008960:	4602      	mov	r2, r0
 8008962:	693b      	ldr	r3, [r7, #16]
 8008964:	1ad3      	subs	r3, r2, r3
 8008966:	2b02      	cmp	r3, #2
 8008968:	d901      	bls.n	800896e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800896a:	2303      	movs	r3, #3
 800896c:	e04d      	b.n	8008a0a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800896e:	4b06      	ldr	r3, [pc, #24]	@ (8008988 <HAL_RCC_OscConfig+0x4ac>)
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008976:	2b00      	cmp	r3, #0
 8008978:	d1f0      	bne.n	800895c <HAL_RCC_OscConfig+0x480>
 800897a:	e045      	b.n	8008a08 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	699b      	ldr	r3, [r3, #24]
 8008980:	2b01      	cmp	r3, #1
 8008982:	d107      	bne.n	8008994 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8008984:	2301      	movs	r3, #1
 8008986:	e040      	b.n	8008a0a <HAL_RCC_OscConfig+0x52e>
 8008988:	40023800 	.word	0x40023800
 800898c:	40007000 	.word	0x40007000
 8008990:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008994:	4b1f      	ldr	r3, [pc, #124]	@ (8008a14 <HAL_RCC_OscConfig+0x538>)
 8008996:	685b      	ldr	r3, [r3, #4]
 8008998:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	699b      	ldr	r3, [r3, #24]
 800899e:	2b01      	cmp	r3, #1
 80089a0:	d030      	beq.n	8008a04 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80089ac:	429a      	cmp	r2, r3
 80089ae:	d129      	bne.n	8008a04 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80089ba:	429a      	cmp	r2, r3
 80089bc:	d122      	bne.n	8008a04 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80089be:	68fa      	ldr	r2, [r7, #12]
 80089c0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80089c4:	4013      	ands	r3, r2
 80089c6:	687a      	ldr	r2, [r7, #4]
 80089c8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80089ca:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80089cc:	4293      	cmp	r3, r2
 80089ce:	d119      	bne.n	8008a04 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089da:	085b      	lsrs	r3, r3, #1
 80089dc:	3b01      	subs	r3, #1
 80089de:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80089e0:	429a      	cmp	r2, r3
 80089e2:	d10f      	bne.n	8008a04 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089ee:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80089f0:	429a      	cmp	r2, r3
 80089f2:	d107      	bne.n	8008a04 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089fe:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008a00:	429a      	cmp	r2, r3
 8008a02:	d001      	beq.n	8008a08 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8008a04:	2301      	movs	r3, #1
 8008a06:	e000      	b.n	8008a0a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8008a08:	2300      	movs	r3, #0
}
 8008a0a:	4618      	mov	r0, r3
 8008a0c:	3718      	adds	r7, #24
 8008a0e:	46bd      	mov	sp, r7
 8008a10:	bd80      	pop	{r7, pc}
 8008a12:	bf00      	nop
 8008a14:	40023800 	.word	0x40023800

08008a18 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008a18:	b580      	push	{r7, lr}
 8008a1a:	b082      	sub	sp, #8
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d101      	bne.n	8008a2a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008a26:	2301      	movs	r3, #1
 8008a28:	e041      	b.n	8008aae <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008a30:	b2db      	uxtb	r3, r3
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d106      	bne.n	8008a44 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	2200      	movs	r2, #0
 8008a3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008a3e:	6878      	ldr	r0, [r7, #4]
 8008a40:	f7fb f91a 	bl	8003c78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	2202      	movs	r2, #2
 8008a48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681a      	ldr	r2, [r3, #0]
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	3304      	adds	r3, #4
 8008a54:	4619      	mov	r1, r3
 8008a56:	4610      	mov	r0, r2
 8008a58:	f000 faac 	bl	8008fb4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	2201      	movs	r2, #1
 8008a60:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	2201      	movs	r2, #1
 8008a68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	2201      	movs	r2, #1
 8008a70:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	2201      	movs	r2, #1
 8008a78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	2201      	movs	r2, #1
 8008a80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	2201      	movs	r2, #1
 8008a88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	2201      	movs	r2, #1
 8008a90:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	2201      	movs	r2, #1
 8008a98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	2201      	movs	r2, #1
 8008aa0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	2201      	movs	r2, #1
 8008aa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008aac:	2300      	movs	r3, #0
}
 8008aae:	4618      	mov	r0, r3
 8008ab0:	3708      	adds	r7, #8
 8008ab2:	46bd      	mov	sp, r7
 8008ab4:	bd80      	pop	{r7, pc}
	...

08008ab8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008ab8:	b480      	push	{r7}
 8008aba:	b085      	sub	sp, #20
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008ac6:	b2db      	uxtb	r3, r3
 8008ac8:	2b01      	cmp	r3, #1
 8008aca:	d001      	beq.n	8008ad0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008acc:	2301      	movs	r3, #1
 8008ace:	e04e      	b.n	8008b6e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	2202      	movs	r2, #2
 8008ad4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	68da      	ldr	r2, [r3, #12]
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	f042 0201 	orr.w	r2, r2, #1
 8008ae6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	4a23      	ldr	r2, [pc, #140]	@ (8008b7c <HAL_TIM_Base_Start_IT+0xc4>)
 8008aee:	4293      	cmp	r3, r2
 8008af0:	d022      	beq.n	8008b38 <HAL_TIM_Base_Start_IT+0x80>
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008afa:	d01d      	beq.n	8008b38 <HAL_TIM_Base_Start_IT+0x80>
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	4a1f      	ldr	r2, [pc, #124]	@ (8008b80 <HAL_TIM_Base_Start_IT+0xc8>)
 8008b02:	4293      	cmp	r3, r2
 8008b04:	d018      	beq.n	8008b38 <HAL_TIM_Base_Start_IT+0x80>
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	4a1e      	ldr	r2, [pc, #120]	@ (8008b84 <HAL_TIM_Base_Start_IT+0xcc>)
 8008b0c:	4293      	cmp	r3, r2
 8008b0e:	d013      	beq.n	8008b38 <HAL_TIM_Base_Start_IT+0x80>
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	4a1c      	ldr	r2, [pc, #112]	@ (8008b88 <HAL_TIM_Base_Start_IT+0xd0>)
 8008b16:	4293      	cmp	r3, r2
 8008b18:	d00e      	beq.n	8008b38 <HAL_TIM_Base_Start_IT+0x80>
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	4a1b      	ldr	r2, [pc, #108]	@ (8008b8c <HAL_TIM_Base_Start_IT+0xd4>)
 8008b20:	4293      	cmp	r3, r2
 8008b22:	d009      	beq.n	8008b38 <HAL_TIM_Base_Start_IT+0x80>
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	4a19      	ldr	r2, [pc, #100]	@ (8008b90 <HAL_TIM_Base_Start_IT+0xd8>)
 8008b2a:	4293      	cmp	r3, r2
 8008b2c:	d004      	beq.n	8008b38 <HAL_TIM_Base_Start_IT+0x80>
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	4a18      	ldr	r2, [pc, #96]	@ (8008b94 <HAL_TIM_Base_Start_IT+0xdc>)
 8008b34:	4293      	cmp	r3, r2
 8008b36:	d111      	bne.n	8008b5c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	689b      	ldr	r3, [r3, #8]
 8008b3e:	f003 0307 	and.w	r3, r3, #7
 8008b42:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	2b06      	cmp	r3, #6
 8008b48:	d010      	beq.n	8008b6c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	681a      	ldr	r2, [r3, #0]
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	f042 0201 	orr.w	r2, r2, #1
 8008b58:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b5a:	e007      	b.n	8008b6c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	681a      	ldr	r2, [r3, #0]
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	f042 0201 	orr.w	r2, r2, #1
 8008b6a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008b6c:	2300      	movs	r3, #0
}
 8008b6e:	4618      	mov	r0, r3
 8008b70:	3714      	adds	r7, #20
 8008b72:	46bd      	mov	sp, r7
 8008b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b78:	4770      	bx	lr
 8008b7a:	bf00      	nop
 8008b7c:	40010000 	.word	0x40010000
 8008b80:	40000400 	.word	0x40000400
 8008b84:	40000800 	.word	0x40000800
 8008b88:	40000c00 	.word	0x40000c00
 8008b8c:	40010400 	.word	0x40010400
 8008b90:	40014000 	.word	0x40014000
 8008b94:	40001800 	.word	0x40001800

08008b98 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8008b98:	b480      	push	{r7}
 8008b9a:	b083      	sub	sp, #12
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	68da      	ldr	r2, [r3, #12]
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	f022 0201 	bic.w	r2, r2, #1
 8008bae:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	6a1a      	ldr	r2, [r3, #32]
 8008bb6:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008bba:	4013      	ands	r3, r2
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d10f      	bne.n	8008be0 <HAL_TIM_Base_Stop_IT+0x48>
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	6a1a      	ldr	r2, [r3, #32]
 8008bc6:	f240 4344 	movw	r3, #1092	@ 0x444
 8008bca:	4013      	ands	r3, r2
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d107      	bne.n	8008be0 <HAL_TIM_Base_Stop_IT+0x48>
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	681a      	ldr	r2, [r3, #0]
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	f022 0201 	bic.w	r2, r2, #1
 8008bde:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	2201      	movs	r2, #1
 8008be4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8008be8:	2300      	movs	r3, #0
}
 8008bea:	4618      	mov	r0, r3
 8008bec:	370c      	adds	r7, #12
 8008bee:	46bd      	mov	sp, r7
 8008bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf4:	4770      	bx	lr

08008bf6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008bf6:	b580      	push	{r7, lr}
 8008bf8:	b084      	sub	sp, #16
 8008bfa:	af00      	add	r7, sp, #0
 8008bfc:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	68db      	ldr	r3, [r3, #12]
 8008c04:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	691b      	ldr	r3, [r3, #16]
 8008c0c:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008c0e:	68bb      	ldr	r3, [r7, #8]
 8008c10:	f003 0302 	and.w	r3, r3, #2
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d020      	beq.n	8008c5a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	f003 0302 	and.w	r3, r3, #2
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d01b      	beq.n	8008c5a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	f06f 0202 	mvn.w	r2, #2
 8008c2a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	2201      	movs	r2, #1
 8008c30:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	699b      	ldr	r3, [r3, #24]
 8008c38:	f003 0303 	and.w	r3, r3, #3
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d003      	beq.n	8008c48 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008c40:	6878      	ldr	r0, [r7, #4]
 8008c42:	f000 f999 	bl	8008f78 <HAL_TIM_IC_CaptureCallback>
 8008c46:	e005      	b.n	8008c54 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c48:	6878      	ldr	r0, [r7, #4]
 8008c4a:	f000 f98b 	bl	8008f64 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c4e:	6878      	ldr	r0, [r7, #4]
 8008c50:	f000 f99c 	bl	8008f8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	2200      	movs	r2, #0
 8008c58:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008c5a:	68bb      	ldr	r3, [r7, #8]
 8008c5c:	f003 0304 	and.w	r3, r3, #4
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d020      	beq.n	8008ca6 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	f003 0304 	and.w	r3, r3, #4
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d01b      	beq.n	8008ca6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	f06f 0204 	mvn.w	r2, #4
 8008c76:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	2202      	movs	r2, #2
 8008c7c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	699b      	ldr	r3, [r3, #24]
 8008c84:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d003      	beq.n	8008c94 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008c8c:	6878      	ldr	r0, [r7, #4]
 8008c8e:	f000 f973 	bl	8008f78 <HAL_TIM_IC_CaptureCallback>
 8008c92:	e005      	b.n	8008ca0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c94:	6878      	ldr	r0, [r7, #4]
 8008c96:	f000 f965 	bl	8008f64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c9a:	6878      	ldr	r0, [r7, #4]
 8008c9c:	f000 f976 	bl	8008f8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	2200      	movs	r2, #0
 8008ca4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008ca6:	68bb      	ldr	r3, [r7, #8]
 8008ca8:	f003 0308 	and.w	r3, r3, #8
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d020      	beq.n	8008cf2 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	f003 0308 	and.w	r3, r3, #8
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d01b      	beq.n	8008cf2 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	f06f 0208 	mvn.w	r2, #8
 8008cc2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	2204      	movs	r2, #4
 8008cc8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	69db      	ldr	r3, [r3, #28]
 8008cd0:	f003 0303 	and.w	r3, r3, #3
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d003      	beq.n	8008ce0 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008cd8:	6878      	ldr	r0, [r7, #4]
 8008cda:	f000 f94d 	bl	8008f78 <HAL_TIM_IC_CaptureCallback>
 8008cde:	e005      	b.n	8008cec <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ce0:	6878      	ldr	r0, [r7, #4]
 8008ce2:	f000 f93f 	bl	8008f64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ce6:	6878      	ldr	r0, [r7, #4]
 8008ce8:	f000 f950 	bl	8008f8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2200      	movs	r2, #0
 8008cf0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008cf2:	68bb      	ldr	r3, [r7, #8]
 8008cf4:	f003 0310 	and.w	r3, r3, #16
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d020      	beq.n	8008d3e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	f003 0310 	and.w	r3, r3, #16
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d01b      	beq.n	8008d3e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	f06f 0210 	mvn.w	r2, #16
 8008d0e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	2208      	movs	r2, #8
 8008d14:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	69db      	ldr	r3, [r3, #28]
 8008d1c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d003      	beq.n	8008d2c <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008d24:	6878      	ldr	r0, [r7, #4]
 8008d26:	f000 f927 	bl	8008f78 <HAL_TIM_IC_CaptureCallback>
 8008d2a:	e005      	b.n	8008d38 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d2c:	6878      	ldr	r0, [r7, #4]
 8008d2e:	f000 f919 	bl	8008f64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d32:	6878      	ldr	r0, [r7, #4]
 8008d34:	f000 f92a 	bl	8008f8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	2200      	movs	r2, #0
 8008d3c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008d3e:	68bb      	ldr	r3, [r7, #8]
 8008d40:	f003 0301 	and.w	r3, r3, #1
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d00c      	beq.n	8008d62 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	f003 0301 	and.w	r3, r3, #1
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d007      	beq.n	8008d62 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	f06f 0201 	mvn.w	r2, #1
 8008d5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008d5c:	6878      	ldr	r0, [r7, #4]
 8008d5e:	f7f8 f8c7 	bl	8000ef0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008d62:	68bb      	ldr	r3, [r7, #8]
 8008d64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d00c      	beq.n	8008d86 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d007      	beq.n	8008d86 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008d7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008d80:	6878      	ldr	r0, [r7, #4]
 8008d82:	f000 fadd 	bl	8009340 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008d86:	68bb      	ldr	r3, [r7, #8]
 8008d88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d00c      	beq.n	8008daa <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d007      	beq.n	8008daa <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008da2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008da4:	6878      	ldr	r0, [r7, #4]
 8008da6:	f000 f8fb 	bl	8008fa0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008daa:	68bb      	ldr	r3, [r7, #8]
 8008dac:	f003 0320 	and.w	r3, r3, #32
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d00c      	beq.n	8008dce <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	f003 0320 	and.w	r3, r3, #32
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d007      	beq.n	8008dce <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	f06f 0220 	mvn.w	r2, #32
 8008dc6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008dc8:	6878      	ldr	r0, [r7, #4]
 8008dca:	f000 faaf 	bl	800932c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008dce:	bf00      	nop
 8008dd0:	3710      	adds	r7, #16
 8008dd2:	46bd      	mov	sp, r7
 8008dd4:	bd80      	pop	{r7, pc}

08008dd6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008dd6:	b580      	push	{r7, lr}
 8008dd8:	b084      	sub	sp, #16
 8008dda:	af00      	add	r7, sp, #0
 8008ddc:	6078      	str	r0, [r7, #4]
 8008dde:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008de0:	2300      	movs	r3, #0
 8008de2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008dea:	2b01      	cmp	r3, #1
 8008dec:	d101      	bne.n	8008df2 <HAL_TIM_ConfigClockSource+0x1c>
 8008dee:	2302      	movs	r3, #2
 8008df0:	e0b4      	b.n	8008f5c <HAL_TIM_ConfigClockSource+0x186>
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	2201      	movs	r2, #1
 8008df6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	2202      	movs	r2, #2
 8008dfe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	689b      	ldr	r3, [r3, #8]
 8008e08:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008e0a:	68bb      	ldr	r3, [r7, #8]
 8008e0c:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008e10:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008e12:	68bb      	ldr	r3, [r7, #8]
 8008e14:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008e18:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	68ba      	ldr	r2, [r7, #8]
 8008e20:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008e22:	683b      	ldr	r3, [r7, #0]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008e2a:	d03e      	beq.n	8008eaa <HAL_TIM_ConfigClockSource+0xd4>
 8008e2c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008e30:	f200 8087 	bhi.w	8008f42 <HAL_TIM_ConfigClockSource+0x16c>
 8008e34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008e38:	f000 8086 	beq.w	8008f48 <HAL_TIM_ConfigClockSource+0x172>
 8008e3c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008e40:	d87f      	bhi.n	8008f42 <HAL_TIM_ConfigClockSource+0x16c>
 8008e42:	2b70      	cmp	r3, #112	@ 0x70
 8008e44:	d01a      	beq.n	8008e7c <HAL_TIM_ConfigClockSource+0xa6>
 8008e46:	2b70      	cmp	r3, #112	@ 0x70
 8008e48:	d87b      	bhi.n	8008f42 <HAL_TIM_ConfigClockSource+0x16c>
 8008e4a:	2b60      	cmp	r3, #96	@ 0x60
 8008e4c:	d050      	beq.n	8008ef0 <HAL_TIM_ConfigClockSource+0x11a>
 8008e4e:	2b60      	cmp	r3, #96	@ 0x60
 8008e50:	d877      	bhi.n	8008f42 <HAL_TIM_ConfigClockSource+0x16c>
 8008e52:	2b50      	cmp	r3, #80	@ 0x50
 8008e54:	d03c      	beq.n	8008ed0 <HAL_TIM_ConfigClockSource+0xfa>
 8008e56:	2b50      	cmp	r3, #80	@ 0x50
 8008e58:	d873      	bhi.n	8008f42 <HAL_TIM_ConfigClockSource+0x16c>
 8008e5a:	2b40      	cmp	r3, #64	@ 0x40
 8008e5c:	d058      	beq.n	8008f10 <HAL_TIM_ConfigClockSource+0x13a>
 8008e5e:	2b40      	cmp	r3, #64	@ 0x40
 8008e60:	d86f      	bhi.n	8008f42 <HAL_TIM_ConfigClockSource+0x16c>
 8008e62:	2b30      	cmp	r3, #48	@ 0x30
 8008e64:	d064      	beq.n	8008f30 <HAL_TIM_ConfigClockSource+0x15a>
 8008e66:	2b30      	cmp	r3, #48	@ 0x30
 8008e68:	d86b      	bhi.n	8008f42 <HAL_TIM_ConfigClockSource+0x16c>
 8008e6a:	2b20      	cmp	r3, #32
 8008e6c:	d060      	beq.n	8008f30 <HAL_TIM_ConfigClockSource+0x15a>
 8008e6e:	2b20      	cmp	r3, #32
 8008e70:	d867      	bhi.n	8008f42 <HAL_TIM_ConfigClockSource+0x16c>
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d05c      	beq.n	8008f30 <HAL_TIM_ConfigClockSource+0x15a>
 8008e76:	2b10      	cmp	r3, #16
 8008e78:	d05a      	beq.n	8008f30 <HAL_TIM_ConfigClockSource+0x15a>
 8008e7a:	e062      	b.n	8008f42 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008e80:	683b      	ldr	r3, [r7, #0]
 8008e82:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008e84:	683b      	ldr	r3, [r7, #0]
 8008e86:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008e88:	683b      	ldr	r3, [r7, #0]
 8008e8a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008e8c:	f000 f9b2 	bl	80091f4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	689b      	ldr	r3, [r3, #8]
 8008e96:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008e98:	68bb      	ldr	r3, [r7, #8]
 8008e9a:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008e9e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	68ba      	ldr	r2, [r7, #8]
 8008ea6:	609a      	str	r2, [r3, #8]
      break;
 8008ea8:	e04f      	b.n	8008f4a <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008eb6:	683b      	ldr	r3, [r7, #0]
 8008eb8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008eba:	f000 f99b 	bl	80091f4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	689a      	ldr	r2, [r3, #8]
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008ecc:	609a      	str	r2, [r3, #8]
      break;
 8008ece:	e03c      	b.n	8008f4a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008ed4:	683b      	ldr	r3, [r7, #0]
 8008ed6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008ed8:	683b      	ldr	r3, [r7, #0]
 8008eda:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008edc:	461a      	mov	r2, r3
 8008ede:	f000 f90f 	bl	8009100 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	2150      	movs	r1, #80	@ 0x50
 8008ee8:	4618      	mov	r0, r3
 8008eea:	f000 f968 	bl	80091be <TIM_ITRx_SetConfig>
      break;
 8008eee:	e02c      	b.n	8008f4a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008ef4:	683b      	ldr	r3, [r7, #0]
 8008ef6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008efc:	461a      	mov	r2, r3
 8008efe:	f000 f92e 	bl	800915e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	2160      	movs	r1, #96	@ 0x60
 8008f08:	4618      	mov	r0, r3
 8008f0a:	f000 f958 	bl	80091be <TIM_ITRx_SetConfig>
      break;
 8008f0e:	e01c      	b.n	8008f4a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008f14:	683b      	ldr	r3, [r7, #0]
 8008f16:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008f18:	683b      	ldr	r3, [r7, #0]
 8008f1a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008f1c:	461a      	mov	r2, r3
 8008f1e:	f000 f8ef 	bl	8009100 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	2140      	movs	r1, #64	@ 0x40
 8008f28:	4618      	mov	r0, r3
 8008f2a:	f000 f948 	bl	80091be <TIM_ITRx_SetConfig>
      break;
 8008f2e:	e00c      	b.n	8008f4a <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681a      	ldr	r2, [r3, #0]
 8008f34:	683b      	ldr	r3, [r7, #0]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	4619      	mov	r1, r3
 8008f3a:	4610      	mov	r0, r2
 8008f3c:	f000 f93f 	bl	80091be <TIM_ITRx_SetConfig>
      break;
 8008f40:	e003      	b.n	8008f4a <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008f42:	2301      	movs	r3, #1
 8008f44:	73fb      	strb	r3, [r7, #15]
      break;
 8008f46:	e000      	b.n	8008f4a <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008f48:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	2201      	movs	r2, #1
 8008f4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	2200      	movs	r2, #0
 8008f56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008f5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	3710      	adds	r7, #16
 8008f60:	46bd      	mov	sp, r7
 8008f62:	bd80      	pop	{r7, pc}

08008f64 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008f64:	b480      	push	{r7}
 8008f66:	b083      	sub	sp, #12
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008f6c:	bf00      	nop
 8008f6e:	370c      	adds	r7, #12
 8008f70:	46bd      	mov	sp, r7
 8008f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f76:	4770      	bx	lr

08008f78 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008f78:	b480      	push	{r7}
 8008f7a:	b083      	sub	sp, #12
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008f80:	bf00      	nop
 8008f82:	370c      	adds	r7, #12
 8008f84:	46bd      	mov	sp, r7
 8008f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f8a:	4770      	bx	lr

08008f8c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008f8c:	b480      	push	{r7}
 8008f8e:	b083      	sub	sp, #12
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008f94:	bf00      	nop
 8008f96:	370c      	adds	r7, #12
 8008f98:	46bd      	mov	sp, r7
 8008f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9e:	4770      	bx	lr

08008fa0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008fa0:	b480      	push	{r7}
 8008fa2:	b083      	sub	sp, #12
 8008fa4:	af00      	add	r7, sp, #0
 8008fa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008fa8:	bf00      	nop
 8008faa:	370c      	adds	r7, #12
 8008fac:	46bd      	mov	sp, r7
 8008fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb2:	4770      	bx	lr

08008fb4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008fb4:	b480      	push	{r7}
 8008fb6:	b085      	sub	sp, #20
 8008fb8:	af00      	add	r7, sp, #0
 8008fba:	6078      	str	r0, [r7, #4]
 8008fbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	4a43      	ldr	r2, [pc, #268]	@ (80090d4 <TIM_Base_SetConfig+0x120>)
 8008fc8:	4293      	cmp	r3, r2
 8008fca:	d013      	beq.n	8008ff4 <TIM_Base_SetConfig+0x40>
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008fd2:	d00f      	beq.n	8008ff4 <TIM_Base_SetConfig+0x40>
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	4a40      	ldr	r2, [pc, #256]	@ (80090d8 <TIM_Base_SetConfig+0x124>)
 8008fd8:	4293      	cmp	r3, r2
 8008fda:	d00b      	beq.n	8008ff4 <TIM_Base_SetConfig+0x40>
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	4a3f      	ldr	r2, [pc, #252]	@ (80090dc <TIM_Base_SetConfig+0x128>)
 8008fe0:	4293      	cmp	r3, r2
 8008fe2:	d007      	beq.n	8008ff4 <TIM_Base_SetConfig+0x40>
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	4a3e      	ldr	r2, [pc, #248]	@ (80090e0 <TIM_Base_SetConfig+0x12c>)
 8008fe8:	4293      	cmp	r3, r2
 8008fea:	d003      	beq.n	8008ff4 <TIM_Base_SetConfig+0x40>
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	4a3d      	ldr	r2, [pc, #244]	@ (80090e4 <TIM_Base_SetConfig+0x130>)
 8008ff0:	4293      	cmp	r3, r2
 8008ff2:	d108      	bne.n	8009006 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ffa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008ffc:	683b      	ldr	r3, [r7, #0]
 8008ffe:	685b      	ldr	r3, [r3, #4]
 8009000:	68fa      	ldr	r2, [r7, #12]
 8009002:	4313      	orrs	r3, r2
 8009004:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	4a32      	ldr	r2, [pc, #200]	@ (80090d4 <TIM_Base_SetConfig+0x120>)
 800900a:	4293      	cmp	r3, r2
 800900c:	d02b      	beq.n	8009066 <TIM_Base_SetConfig+0xb2>
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009014:	d027      	beq.n	8009066 <TIM_Base_SetConfig+0xb2>
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	4a2f      	ldr	r2, [pc, #188]	@ (80090d8 <TIM_Base_SetConfig+0x124>)
 800901a:	4293      	cmp	r3, r2
 800901c:	d023      	beq.n	8009066 <TIM_Base_SetConfig+0xb2>
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	4a2e      	ldr	r2, [pc, #184]	@ (80090dc <TIM_Base_SetConfig+0x128>)
 8009022:	4293      	cmp	r3, r2
 8009024:	d01f      	beq.n	8009066 <TIM_Base_SetConfig+0xb2>
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	4a2d      	ldr	r2, [pc, #180]	@ (80090e0 <TIM_Base_SetConfig+0x12c>)
 800902a:	4293      	cmp	r3, r2
 800902c:	d01b      	beq.n	8009066 <TIM_Base_SetConfig+0xb2>
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	4a2c      	ldr	r2, [pc, #176]	@ (80090e4 <TIM_Base_SetConfig+0x130>)
 8009032:	4293      	cmp	r3, r2
 8009034:	d017      	beq.n	8009066 <TIM_Base_SetConfig+0xb2>
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	4a2b      	ldr	r2, [pc, #172]	@ (80090e8 <TIM_Base_SetConfig+0x134>)
 800903a:	4293      	cmp	r3, r2
 800903c:	d013      	beq.n	8009066 <TIM_Base_SetConfig+0xb2>
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	4a2a      	ldr	r2, [pc, #168]	@ (80090ec <TIM_Base_SetConfig+0x138>)
 8009042:	4293      	cmp	r3, r2
 8009044:	d00f      	beq.n	8009066 <TIM_Base_SetConfig+0xb2>
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	4a29      	ldr	r2, [pc, #164]	@ (80090f0 <TIM_Base_SetConfig+0x13c>)
 800904a:	4293      	cmp	r3, r2
 800904c:	d00b      	beq.n	8009066 <TIM_Base_SetConfig+0xb2>
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	4a28      	ldr	r2, [pc, #160]	@ (80090f4 <TIM_Base_SetConfig+0x140>)
 8009052:	4293      	cmp	r3, r2
 8009054:	d007      	beq.n	8009066 <TIM_Base_SetConfig+0xb2>
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	4a27      	ldr	r2, [pc, #156]	@ (80090f8 <TIM_Base_SetConfig+0x144>)
 800905a:	4293      	cmp	r3, r2
 800905c:	d003      	beq.n	8009066 <TIM_Base_SetConfig+0xb2>
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	4a26      	ldr	r2, [pc, #152]	@ (80090fc <TIM_Base_SetConfig+0x148>)
 8009062:	4293      	cmp	r3, r2
 8009064:	d108      	bne.n	8009078 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800906c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800906e:	683b      	ldr	r3, [r7, #0]
 8009070:	68db      	ldr	r3, [r3, #12]
 8009072:	68fa      	ldr	r2, [r7, #12]
 8009074:	4313      	orrs	r3, r2
 8009076:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800907e:	683b      	ldr	r3, [r7, #0]
 8009080:	695b      	ldr	r3, [r3, #20]
 8009082:	4313      	orrs	r3, r2
 8009084:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009086:	683b      	ldr	r3, [r7, #0]
 8009088:	689a      	ldr	r2, [r3, #8]
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800908e:	683b      	ldr	r3, [r7, #0]
 8009090:	681a      	ldr	r2, [r3, #0]
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	4a0e      	ldr	r2, [pc, #56]	@ (80090d4 <TIM_Base_SetConfig+0x120>)
 800909a:	4293      	cmp	r3, r2
 800909c:	d003      	beq.n	80090a6 <TIM_Base_SetConfig+0xf2>
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	4a10      	ldr	r2, [pc, #64]	@ (80090e4 <TIM_Base_SetConfig+0x130>)
 80090a2:	4293      	cmp	r3, r2
 80090a4:	d103      	bne.n	80090ae <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80090a6:	683b      	ldr	r3, [r7, #0]
 80090a8:	691a      	ldr	r2, [r3, #16]
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	f043 0204 	orr.w	r2, r3, #4
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	2201      	movs	r2, #1
 80090be:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	68fa      	ldr	r2, [r7, #12]
 80090c4:	601a      	str	r2, [r3, #0]
}
 80090c6:	bf00      	nop
 80090c8:	3714      	adds	r7, #20
 80090ca:	46bd      	mov	sp, r7
 80090cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d0:	4770      	bx	lr
 80090d2:	bf00      	nop
 80090d4:	40010000 	.word	0x40010000
 80090d8:	40000400 	.word	0x40000400
 80090dc:	40000800 	.word	0x40000800
 80090e0:	40000c00 	.word	0x40000c00
 80090e4:	40010400 	.word	0x40010400
 80090e8:	40014000 	.word	0x40014000
 80090ec:	40014400 	.word	0x40014400
 80090f0:	40014800 	.word	0x40014800
 80090f4:	40001800 	.word	0x40001800
 80090f8:	40001c00 	.word	0x40001c00
 80090fc:	40002000 	.word	0x40002000

08009100 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009100:	b480      	push	{r7}
 8009102:	b087      	sub	sp, #28
 8009104:	af00      	add	r7, sp, #0
 8009106:	60f8      	str	r0, [r7, #12]
 8009108:	60b9      	str	r1, [r7, #8]
 800910a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	6a1b      	ldr	r3, [r3, #32]
 8009110:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	6a1b      	ldr	r3, [r3, #32]
 8009116:	f023 0201 	bic.w	r2, r3, #1
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	699b      	ldr	r3, [r3, #24]
 8009122:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009124:	693b      	ldr	r3, [r7, #16]
 8009126:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800912a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	011b      	lsls	r3, r3, #4
 8009130:	693a      	ldr	r2, [r7, #16]
 8009132:	4313      	orrs	r3, r2
 8009134:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009136:	697b      	ldr	r3, [r7, #20]
 8009138:	f023 030a 	bic.w	r3, r3, #10
 800913c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800913e:	697a      	ldr	r2, [r7, #20]
 8009140:	68bb      	ldr	r3, [r7, #8]
 8009142:	4313      	orrs	r3, r2
 8009144:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	693a      	ldr	r2, [r7, #16]
 800914a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	697a      	ldr	r2, [r7, #20]
 8009150:	621a      	str	r2, [r3, #32]
}
 8009152:	bf00      	nop
 8009154:	371c      	adds	r7, #28
 8009156:	46bd      	mov	sp, r7
 8009158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800915c:	4770      	bx	lr

0800915e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800915e:	b480      	push	{r7}
 8009160:	b087      	sub	sp, #28
 8009162:	af00      	add	r7, sp, #0
 8009164:	60f8      	str	r0, [r7, #12]
 8009166:	60b9      	str	r1, [r7, #8]
 8009168:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	6a1b      	ldr	r3, [r3, #32]
 800916e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	6a1b      	ldr	r3, [r3, #32]
 8009174:	f023 0210 	bic.w	r2, r3, #16
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	699b      	ldr	r3, [r3, #24]
 8009180:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009182:	693b      	ldr	r3, [r7, #16]
 8009184:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009188:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	031b      	lsls	r3, r3, #12
 800918e:	693a      	ldr	r2, [r7, #16]
 8009190:	4313      	orrs	r3, r2
 8009192:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009194:	697b      	ldr	r3, [r7, #20]
 8009196:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800919a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800919c:	68bb      	ldr	r3, [r7, #8]
 800919e:	011b      	lsls	r3, r3, #4
 80091a0:	697a      	ldr	r2, [r7, #20]
 80091a2:	4313      	orrs	r3, r2
 80091a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	693a      	ldr	r2, [r7, #16]
 80091aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	697a      	ldr	r2, [r7, #20]
 80091b0:	621a      	str	r2, [r3, #32]
}
 80091b2:	bf00      	nop
 80091b4:	371c      	adds	r7, #28
 80091b6:	46bd      	mov	sp, r7
 80091b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091bc:	4770      	bx	lr

080091be <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80091be:	b480      	push	{r7}
 80091c0:	b085      	sub	sp, #20
 80091c2:	af00      	add	r7, sp, #0
 80091c4:	6078      	str	r0, [r7, #4]
 80091c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	689b      	ldr	r3, [r3, #8]
 80091cc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80091d4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80091d6:	683a      	ldr	r2, [r7, #0]
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	4313      	orrs	r3, r2
 80091dc:	f043 0307 	orr.w	r3, r3, #7
 80091e0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	68fa      	ldr	r2, [r7, #12]
 80091e6:	609a      	str	r2, [r3, #8]
}
 80091e8:	bf00      	nop
 80091ea:	3714      	adds	r7, #20
 80091ec:	46bd      	mov	sp, r7
 80091ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f2:	4770      	bx	lr

080091f4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80091f4:	b480      	push	{r7}
 80091f6:	b087      	sub	sp, #28
 80091f8:	af00      	add	r7, sp, #0
 80091fa:	60f8      	str	r0, [r7, #12]
 80091fc:	60b9      	str	r1, [r7, #8]
 80091fe:	607a      	str	r2, [r7, #4]
 8009200:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	689b      	ldr	r3, [r3, #8]
 8009206:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009208:	697b      	ldr	r3, [r7, #20]
 800920a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800920e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009210:	683b      	ldr	r3, [r7, #0]
 8009212:	021a      	lsls	r2, r3, #8
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	431a      	orrs	r2, r3
 8009218:	68bb      	ldr	r3, [r7, #8]
 800921a:	4313      	orrs	r3, r2
 800921c:	697a      	ldr	r2, [r7, #20]
 800921e:	4313      	orrs	r3, r2
 8009220:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	697a      	ldr	r2, [r7, #20]
 8009226:	609a      	str	r2, [r3, #8]
}
 8009228:	bf00      	nop
 800922a:	371c      	adds	r7, #28
 800922c:	46bd      	mov	sp, r7
 800922e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009232:	4770      	bx	lr

08009234 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009234:	b480      	push	{r7}
 8009236:	b085      	sub	sp, #20
 8009238:	af00      	add	r7, sp, #0
 800923a:	6078      	str	r0, [r7, #4]
 800923c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009244:	2b01      	cmp	r3, #1
 8009246:	d101      	bne.n	800924c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009248:	2302      	movs	r3, #2
 800924a:	e05a      	b.n	8009302 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	2201      	movs	r2, #1
 8009250:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	2202      	movs	r2, #2
 8009258:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	685b      	ldr	r3, [r3, #4]
 8009262:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	689b      	ldr	r3, [r3, #8]
 800926a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009272:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009274:	683b      	ldr	r3, [r7, #0]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	68fa      	ldr	r2, [r7, #12]
 800927a:	4313      	orrs	r3, r2
 800927c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	68fa      	ldr	r2, [r7, #12]
 8009284:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	4a21      	ldr	r2, [pc, #132]	@ (8009310 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800928c:	4293      	cmp	r3, r2
 800928e:	d022      	beq.n	80092d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009298:	d01d      	beq.n	80092d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	4a1d      	ldr	r2, [pc, #116]	@ (8009314 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80092a0:	4293      	cmp	r3, r2
 80092a2:	d018      	beq.n	80092d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	4a1b      	ldr	r2, [pc, #108]	@ (8009318 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80092aa:	4293      	cmp	r3, r2
 80092ac:	d013      	beq.n	80092d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	4a1a      	ldr	r2, [pc, #104]	@ (800931c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80092b4:	4293      	cmp	r3, r2
 80092b6:	d00e      	beq.n	80092d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	4a18      	ldr	r2, [pc, #96]	@ (8009320 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80092be:	4293      	cmp	r3, r2
 80092c0:	d009      	beq.n	80092d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	4a17      	ldr	r2, [pc, #92]	@ (8009324 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80092c8:	4293      	cmp	r3, r2
 80092ca:	d004      	beq.n	80092d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	4a15      	ldr	r2, [pc, #84]	@ (8009328 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80092d2:	4293      	cmp	r3, r2
 80092d4:	d10c      	bne.n	80092f0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80092d6:	68bb      	ldr	r3, [r7, #8]
 80092d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80092dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80092de:	683b      	ldr	r3, [r7, #0]
 80092e0:	685b      	ldr	r3, [r3, #4]
 80092e2:	68ba      	ldr	r2, [r7, #8]
 80092e4:	4313      	orrs	r3, r2
 80092e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	68ba      	ldr	r2, [r7, #8]
 80092ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	2201      	movs	r2, #1
 80092f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	2200      	movs	r2, #0
 80092fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009300:	2300      	movs	r3, #0
}
 8009302:	4618      	mov	r0, r3
 8009304:	3714      	adds	r7, #20
 8009306:	46bd      	mov	sp, r7
 8009308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800930c:	4770      	bx	lr
 800930e:	bf00      	nop
 8009310:	40010000 	.word	0x40010000
 8009314:	40000400 	.word	0x40000400
 8009318:	40000800 	.word	0x40000800
 800931c:	40000c00 	.word	0x40000c00
 8009320:	40010400 	.word	0x40010400
 8009324:	40014000 	.word	0x40014000
 8009328:	40001800 	.word	0x40001800

0800932c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800932c:	b480      	push	{r7}
 800932e:	b083      	sub	sp, #12
 8009330:	af00      	add	r7, sp, #0
 8009332:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009334:	bf00      	nop
 8009336:	370c      	adds	r7, #12
 8009338:	46bd      	mov	sp, r7
 800933a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800933e:	4770      	bx	lr

08009340 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009340:	b480      	push	{r7}
 8009342:	b083      	sub	sp, #12
 8009344:	af00      	add	r7, sp, #0
 8009346:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009348:	bf00      	nop
 800934a:	370c      	adds	r7, #12
 800934c:	46bd      	mov	sp, r7
 800934e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009352:	4770      	bx	lr

08009354 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009354:	b580      	push	{r7, lr}
 8009356:	b082      	sub	sp, #8
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	2b00      	cmp	r3, #0
 8009360:	d101      	bne.n	8009366 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009362:	2301      	movs	r3, #1
 8009364:	e042      	b.n	80093ec <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800936c:	b2db      	uxtb	r3, r3
 800936e:	2b00      	cmp	r3, #0
 8009370:	d106      	bne.n	8009380 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	2200      	movs	r2, #0
 8009376:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800937a:	6878      	ldr	r0, [r7, #4]
 800937c:	f7fa fcce 	bl	8003d1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	2224      	movs	r2, #36	@ 0x24
 8009384:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	68da      	ldr	r2, [r3, #12]
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009396:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009398:	6878      	ldr	r0, [r7, #4]
 800939a:	f000 fd1b 	bl	8009dd4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	691a      	ldr	r2, [r3, #16]
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80093ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	695a      	ldr	r2, [r3, #20]
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80093bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	68da      	ldr	r2, [r3, #12]
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80093cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	2200      	movs	r2, #0
 80093d2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	2220      	movs	r2, #32
 80093d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	2220      	movs	r2, #32
 80093e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	2200      	movs	r2, #0
 80093e8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80093ea:	2300      	movs	r3, #0
}
 80093ec:	4618      	mov	r0, r3
 80093ee:	3708      	adds	r7, #8
 80093f0:	46bd      	mov	sp, r7
 80093f2:	bd80      	pop	{r7, pc}

080093f4 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80093f4:	b480      	push	{r7}
 80093f6:	b085      	sub	sp, #20
 80093f8:	af00      	add	r7, sp, #0
 80093fa:	60f8      	str	r0, [r7, #12]
 80093fc:	60b9      	str	r1, [r7, #8]
 80093fe:	4613      	mov	r3, r2
 8009400:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009408:	b2db      	uxtb	r3, r3
 800940a:	2b20      	cmp	r3, #32
 800940c:	d121      	bne.n	8009452 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 800940e:	68bb      	ldr	r3, [r7, #8]
 8009410:	2b00      	cmp	r3, #0
 8009412:	d002      	beq.n	800941a <HAL_UART_Transmit_IT+0x26>
 8009414:	88fb      	ldrh	r3, [r7, #6]
 8009416:	2b00      	cmp	r3, #0
 8009418:	d101      	bne.n	800941e <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800941a:	2301      	movs	r3, #1
 800941c:	e01a      	b.n	8009454 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	68ba      	ldr	r2, [r7, #8]
 8009422:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	88fa      	ldrh	r2, [r7, #6]
 8009428:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	88fa      	ldrh	r2, [r7, #6]
 800942e:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	2200      	movs	r2, #0
 8009434:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	2221      	movs	r2, #33	@ 0x21
 800943a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	68da      	ldr	r2, [r3, #12]
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800944c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800944e:	2300      	movs	r3, #0
 8009450:	e000      	b.n	8009454 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8009452:	2302      	movs	r3, #2
  }
}
 8009454:	4618      	mov	r0, r3
 8009456:	3714      	adds	r7, #20
 8009458:	46bd      	mov	sp, r7
 800945a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800945e:	4770      	bx	lr

08009460 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009460:	b580      	push	{r7, lr}
 8009462:	b084      	sub	sp, #16
 8009464:	af00      	add	r7, sp, #0
 8009466:	60f8      	str	r0, [r7, #12]
 8009468:	60b9      	str	r1, [r7, #8]
 800946a:	4613      	mov	r3, r2
 800946c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009474:	b2db      	uxtb	r3, r3
 8009476:	2b20      	cmp	r3, #32
 8009478:	d112      	bne.n	80094a0 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800947a:	68bb      	ldr	r3, [r7, #8]
 800947c:	2b00      	cmp	r3, #0
 800947e:	d002      	beq.n	8009486 <HAL_UART_Receive_IT+0x26>
 8009480:	88fb      	ldrh	r3, [r7, #6]
 8009482:	2b00      	cmp	r3, #0
 8009484:	d101      	bne.n	800948a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8009486:	2301      	movs	r3, #1
 8009488:	e00b      	b.n	80094a2 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	2200      	movs	r2, #0
 800948e:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009490:	88fb      	ldrh	r3, [r7, #6]
 8009492:	461a      	mov	r2, r3
 8009494:	68b9      	ldr	r1, [r7, #8]
 8009496:	68f8      	ldr	r0, [r7, #12]
 8009498:	f000 fac8 	bl	8009a2c <UART_Start_Receive_IT>
 800949c:	4603      	mov	r3, r0
 800949e:	e000      	b.n	80094a2 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80094a0:	2302      	movs	r3, #2
  }
}
 80094a2:	4618      	mov	r0, r3
 80094a4:	3710      	adds	r7, #16
 80094a6:	46bd      	mov	sp, r7
 80094a8:	bd80      	pop	{r7, pc}
	...

080094ac <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80094ac:	b580      	push	{r7, lr}
 80094ae:	b0ba      	sub	sp, #232	@ 0xe8
 80094b0:	af00      	add	r7, sp, #0
 80094b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	68db      	ldr	r3, [r3, #12]
 80094c4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	695b      	ldr	r3, [r3, #20]
 80094ce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80094d2:	2300      	movs	r3, #0
 80094d4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80094d8:	2300      	movs	r3, #0
 80094da:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80094de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80094e2:	f003 030f 	and.w	r3, r3, #15
 80094e6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80094ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d10f      	bne.n	8009512 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80094f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80094f6:	f003 0320 	and.w	r3, r3, #32
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d009      	beq.n	8009512 <HAL_UART_IRQHandler+0x66>
 80094fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009502:	f003 0320 	and.w	r3, r3, #32
 8009506:	2b00      	cmp	r3, #0
 8009508:	d003      	beq.n	8009512 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800950a:	6878      	ldr	r0, [r7, #4]
 800950c:	f000 fba4 	bl	8009c58 <UART_Receive_IT>
      return;
 8009510:	e273      	b.n	80099fa <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009512:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009516:	2b00      	cmp	r3, #0
 8009518:	f000 80de 	beq.w	80096d8 <HAL_UART_IRQHandler+0x22c>
 800951c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009520:	f003 0301 	and.w	r3, r3, #1
 8009524:	2b00      	cmp	r3, #0
 8009526:	d106      	bne.n	8009536 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009528:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800952c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8009530:	2b00      	cmp	r3, #0
 8009532:	f000 80d1 	beq.w	80096d8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009536:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800953a:	f003 0301 	and.w	r3, r3, #1
 800953e:	2b00      	cmp	r3, #0
 8009540:	d00b      	beq.n	800955a <HAL_UART_IRQHandler+0xae>
 8009542:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009546:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800954a:	2b00      	cmp	r3, #0
 800954c:	d005      	beq.n	800955a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009552:	f043 0201 	orr.w	r2, r3, #1
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800955a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800955e:	f003 0304 	and.w	r3, r3, #4
 8009562:	2b00      	cmp	r3, #0
 8009564:	d00b      	beq.n	800957e <HAL_UART_IRQHandler+0xd2>
 8009566:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800956a:	f003 0301 	and.w	r3, r3, #1
 800956e:	2b00      	cmp	r3, #0
 8009570:	d005      	beq.n	800957e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009576:	f043 0202 	orr.w	r2, r3, #2
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800957e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009582:	f003 0302 	and.w	r3, r3, #2
 8009586:	2b00      	cmp	r3, #0
 8009588:	d00b      	beq.n	80095a2 <HAL_UART_IRQHandler+0xf6>
 800958a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800958e:	f003 0301 	and.w	r3, r3, #1
 8009592:	2b00      	cmp	r3, #0
 8009594:	d005      	beq.n	80095a2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800959a:	f043 0204 	orr.w	r2, r3, #4
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80095a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80095a6:	f003 0308 	and.w	r3, r3, #8
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d011      	beq.n	80095d2 <HAL_UART_IRQHandler+0x126>
 80095ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80095b2:	f003 0320 	and.w	r3, r3, #32
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d105      	bne.n	80095c6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80095ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80095be:	f003 0301 	and.w	r3, r3, #1
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d005      	beq.n	80095d2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80095ca:	f043 0208 	orr.w	r2, r3, #8
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	f000 820a 	beq.w	80099f0 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80095dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80095e0:	f003 0320 	and.w	r3, r3, #32
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d008      	beq.n	80095fa <HAL_UART_IRQHandler+0x14e>
 80095e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80095ec:	f003 0320 	and.w	r3, r3, #32
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d002      	beq.n	80095fa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80095f4:	6878      	ldr	r0, [r7, #4]
 80095f6:	f000 fb2f 	bl	8009c58 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	695b      	ldr	r3, [r3, #20]
 8009600:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009604:	2b40      	cmp	r3, #64	@ 0x40
 8009606:	bf0c      	ite	eq
 8009608:	2301      	moveq	r3, #1
 800960a:	2300      	movne	r3, #0
 800960c:	b2db      	uxtb	r3, r3
 800960e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009616:	f003 0308 	and.w	r3, r3, #8
 800961a:	2b00      	cmp	r3, #0
 800961c:	d103      	bne.n	8009626 <HAL_UART_IRQHandler+0x17a>
 800961e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009622:	2b00      	cmp	r3, #0
 8009624:	d04f      	beq.n	80096c6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009626:	6878      	ldr	r0, [r7, #4]
 8009628:	f000 fa3a 	bl	8009aa0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	695b      	ldr	r3, [r3, #20]
 8009632:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009636:	2b40      	cmp	r3, #64	@ 0x40
 8009638:	d141      	bne.n	80096be <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	3314      	adds	r3, #20
 8009640:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009644:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009648:	e853 3f00 	ldrex	r3, [r3]
 800964c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009650:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009654:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009658:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	3314      	adds	r3, #20
 8009662:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009666:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800966a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800966e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009672:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009676:	e841 2300 	strex	r3, r2, [r1]
 800967a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800967e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009682:	2b00      	cmp	r3, #0
 8009684:	d1d9      	bne.n	800963a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800968a:	2b00      	cmp	r3, #0
 800968c:	d013      	beq.n	80096b6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009692:	4a8a      	ldr	r2, [pc, #552]	@ (80098bc <HAL_UART_IRQHandler+0x410>)
 8009694:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800969a:	4618      	mov	r0, r3
 800969c:	f7fa fed6 	bl	800444c <HAL_DMA_Abort_IT>
 80096a0:	4603      	mov	r3, r0
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d016      	beq.n	80096d4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80096aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80096ac:	687a      	ldr	r2, [r7, #4]
 80096ae:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80096b0:	4610      	mov	r0, r2
 80096b2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80096b4:	e00e      	b.n	80096d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80096b6:	6878      	ldr	r0, [r7, #4]
 80096b8:	f000 f9a2 	bl	8009a00 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80096bc:	e00a      	b.n	80096d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80096be:	6878      	ldr	r0, [r7, #4]
 80096c0:	f000 f99e 	bl	8009a00 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80096c4:	e006      	b.n	80096d4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80096c6:	6878      	ldr	r0, [r7, #4]
 80096c8:	f000 f99a 	bl	8009a00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	2200      	movs	r2, #0
 80096d0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80096d2:	e18d      	b.n	80099f0 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80096d4:	bf00      	nop
    return;
 80096d6:	e18b      	b.n	80099f0 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096dc:	2b01      	cmp	r3, #1
 80096de:	f040 8167 	bne.w	80099b0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80096e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80096e6:	f003 0310 	and.w	r3, r3, #16
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	f000 8160 	beq.w	80099b0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80096f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80096f4:	f003 0310 	and.w	r3, r3, #16
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	f000 8159 	beq.w	80099b0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80096fe:	2300      	movs	r3, #0
 8009700:	60bb      	str	r3, [r7, #8]
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	60bb      	str	r3, [r7, #8]
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	685b      	ldr	r3, [r3, #4]
 8009710:	60bb      	str	r3, [r7, #8]
 8009712:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	695b      	ldr	r3, [r3, #20]
 800971a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800971e:	2b40      	cmp	r3, #64	@ 0x40
 8009720:	f040 80ce 	bne.w	80098c0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	685b      	ldr	r3, [r3, #4]
 800972c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009730:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009734:	2b00      	cmp	r3, #0
 8009736:	f000 80a9 	beq.w	800988c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800973e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009742:	429a      	cmp	r2, r3
 8009744:	f080 80a2 	bcs.w	800988c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800974e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009754:	69db      	ldr	r3, [r3, #28]
 8009756:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800975a:	f000 8088 	beq.w	800986e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	330c      	adds	r3, #12
 8009764:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009768:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800976c:	e853 3f00 	ldrex	r3, [r3]
 8009770:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009774:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009778:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800977c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	330c      	adds	r3, #12
 8009786:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800978a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800978e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009792:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009796:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800979a:	e841 2300 	strex	r3, r2, [r1]
 800979e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80097a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d1d9      	bne.n	800975e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	3314      	adds	r3, #20
 80097b0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097b2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80097b4:	e853 3f00 	ldrex	r3, [r3]
 80097b8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80097ba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80097bc:	f023 0301 	bic.w	r3, r3, #1
 80097c0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	3314      	adds	r3, #20
 80097ca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80097ce:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80097d2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097d4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80097d6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80097da:	e841 2300 	strex	r3, r2, [r1]
 80097de:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80097e0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d1e1      	bne.n	80097aa <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	3314      	adds	r3, #20
 80097ec:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097ee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80097f0:	e853 3f00 	ldrex	r3, [r3]
 80097f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80097f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80097f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80097fc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	3314      	adds	r3, #20
 8009806:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800980a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800980c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800980e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009810:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009812:	e841 2300 	strex	r3, r2, [r1]
 8009816:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009818:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800981a:	2b00      	cmp	r3, #0
 800981c:	d1e3      	bne.n	80097e6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	2220      	movs	r2, #32
 8009822:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	2200      	movs	r2, #0
 800982a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	330c      	adds	r3, #12
 8009832:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009834:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009836:	e853 3f00 	ldrex	r3, [r3]
 800983a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800983c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800983e:	f023 0310 	bic.w	r3, r3, #16
 8009842:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	330c      	adds	r3, #12
 800984c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8009850:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009852:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009854:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009856:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009858:	e841 2300 	strex	r3, r2, [r1]
 800985c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800985e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009860:	2b00      	cmp	r3, #0
 8009862:	d1e3      	bne.n	800982c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009868:	4618      	mov	r0, r3
 800986a:	f7fa fd7f 	bl	800436c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	2202      	movs	r2, #2
 8009872:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800987c:	b29b      	uxth	r3, r3
 800987e:	1ad3      	subs	r3, r2, r3
 8009880:	b29b      	uxth	r3, r3
 8009882:	4619      	mov	r1, r3
 8009884:	6878      	ldr	r0, [r7, #4]
 8009886:	f000 f8c5 	bl	8009a14 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800988a:	e0b3      	b.n	80099f4 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009890:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009894:	429a      	cmp	r2, r3
 8009896:	f040 80ad 	bne.w	80099f4 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800989e:	69db      	ldr	r3, [r3, #28]
 80098a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80098a4:	f040 80a6 	bne.w	80099f4 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	2202      	movs	r2, #2
 80098ac:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80098b2:	4619      	mov	r1, r3
 80098b4:	6878      	ldr	r0, [r7, #4]
 80098b6:	f000 f8ad 	bl	8009a14 <HAL_UARTEx_RxEventCallback>
      return;
 80098ba:	e09b      	b.n	80099f4 <HAL_UART_IRQHandler+0x548>
 80098bc:	08009b67 	.word	0x08009b67
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80098c8:	b29b      	uxth	r3, r3
 80098ca:	1ad3      	subs	r3, r2, r3
 80098cc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80098d4:	b29b      	uxth	r3, r3
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	f000 808e 	beq.w	80099f8 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80098dc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	f000 8089 	beq.w	80099f8 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	330c      	adds	r3, #12
 80098ec:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098f0:	e853 3f00 	ldrex	r3, [r3]
 80098f4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80098f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80098fc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	330c      	adds	r3, #12
 8009906:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800990a:	647a      	str	r2, [r7, #68]	@ 0x44
 800990c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800990e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009910:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009912:	e841 2300 	strex	r3, r2, [r1]
 8009916:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009918:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800991a:	2b00      	cmp	r3, #0
 800991c:	d1e3      	bne.n	80098e6 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	3314      	adds	r3, #20
 8009924:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009928:	e853 3f00 	ldrex	r3, [r3]
 800992c:	623b      	str	r3, [r7, #32]
   return(result);
 800992e:	6a3b      	ldr	r3, [r7, #32]
 8009930:	f023 0301 	bic.w	r3, r3, #1
 8009934:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	3314      	adds	r3, #20
 800993e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009942:	633a      	str	r2, [r7, #48]	@ 0x30
 8009944:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009946:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009948:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800994a:	e841 2300 	strex	r3, r2, [r1]
 800994e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009950:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009952:	2b00      	cmp	r3, #0
 8009954:	d1e3      	bne.n	800991e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	2220      	movs	r2, #32
 800995a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	2200      	movs	r2, #0
 8009962:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	330c      	adds	r3, #12
 800996a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800996c:	693b      	ldr	r3, [r7, #16]
 800996e:	e853 3f00 	ldrex	r3, [r3]
 8009972:	60fb      	str	r3, [r7, #12]
   return(result);
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	f023 0310 	bic.w	r3, r3, #16
 800997a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	330c      	adds	r3, #12
 8009984:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8009988:	61fa      	str	r2, [r7, #28]
 800998a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800998c:	69b9      	ldr	r1, [r7, #24]
 800998e:	69fa      	ldr	r2, [r7, #28]
 8009990:	e841 2300 	strex	r3, r2, [r1]
 8009994:	617b      	str	r3, [r7, #20]
   return(result);
 8009996:	697b      	ldr	r3, [r7, #20]
 8009998:	2b00      	cmp	r3, #0
 800999a:	d1e3      	bne.n	8009964 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	2202      	movs	r2, #2
 80099a0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80099a2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80099a6:	4619      	mov	r1, r3
 80099a8:	6878      	ldr	r0, [r7, #4]
 80099aa:	f000 f833 	bl	8009a14 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80099ae:	e023      	b.n	80099f8 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80099b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80099b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d009      	beq.n	80099d0 <HAL_UART_IRQHandler+0x524>
 80099bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80099c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d003      	beq.n	80099d0 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80099c8:	6878      	ldr	r0, [r7, #4]
 80099ca:	f000 f8dd 	bl	8009b88 <UART_Transmit_IT>
    return;
 80099ce:	e014      	b.n	80099fa <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80099d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80099d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d00e      	beq.n	80099fa <HAL_UART_IRQHandler+0x54e>
 80099dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80099e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d008      	beq.n	80099fa <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80099e8:	6878      	ldr	r0, [r7, #4]
 80099ea:	f000 f91d 	bl	8009c28 <UART_EndTransmit_IT>
    return;
 80099ee:	e004      	b.n	80099fa <HAL_UART_IRQHandler+0x54e>
    return;
 80099f0:	bf00      	nop
 80099f2:	e002      	b.n	80099fa <HAL_UART_IRQHandler+0x54e>
      return;
 80099f4:	bf00      	nop
 80099f6:	e000      	b.n	80099fa <HAL_UART_IRQHandler+0x54e>
      return;
 80099f8:	bf00      	nop
  }
}
 80099fa:	37e8      	adds	r7, #232	@ 0xe8
 80099fc:	46bd      	mov	sp, r7
 80099fe:	bd80      	pop	{r7, pc}

08009a00 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009a00:	b480      	push	{r7}
 8009a02:	b083      	sub	sp, #12
 8009a04:	af00      	add	r7, sp, #0
 8009a06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009a08:	bf00      	nop
 8009a0a:	370c      	adds	r7, #12
 8009a0c:	46bd      	mov	sp, r7
 8009a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a12:	4770      	bx	lr

08009a14 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009a14:	b480      	push	{r7}
 8009a16:	b083      	sub	sp, #12
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	6078      	str	r0, [r7, #4]
 8009a1c:	460b      	mov	r3, r1
 8009a1e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009a20:	bf00      	nop
 8009a22:	370c      	adds	r7, #12
 8009a24:	46bd      	mov	sp, r7
 8009a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a2a:	4770      	bx	lr

08009a2c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009a2c:	b480      	push	{r7}
 8009a2e:	b085      	sub	sp, #20
 8009a30:	af00      	add	r7, sp, #0
 8009a32:	60f8      	str	r0, [r7, #12]
 8009a34:	60b9      	str	r1, [r7, #8]
 8009a36:	4613      	mov	r3, r2
 8009a38:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	68ba      	ldr	r2, [r7, #8]
 8009a3e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	88fa      	ldrh	r2, [r7, #6]
 8009a44:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	88fa      	ldrh	r2, [r7, #6]
 8009a4a:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	2200      	movs	r2, #0
 8009a50:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	2222      	movs	r2, #34	@ 0x22
 8009a56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	691b      	ldr	r3, [r3, #16]
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d007      	beq.n	8009a72 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	68da      	ldr	r2, [r3, #12]
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009a70:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	695a      	ldr	r2, [r3, #20]
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	f042 0201 	orr.w	r2, r2, #1
 8009a80:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	68da      	ldr	r2, [r3, #12]
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	f042 0220 	orr.w	r2, r2, #32
 8009a90:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009a92:	2300      	movs	r3, #0
}
 8009a94:	4618      	mov	r0, r3
 8009a96:	3714      	adds	r7, #20
 8009a98:	46bd      	mov	sp, r7
 8009a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a9e:	4770      	bx	lr

08009aa0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009aa0:	b480      	push	{r7}
 8009aa2:	b095      	sub	sp, #84	@ 0x54
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	330c      	adds	r3, #12
 8009aae:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ab0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ab2:	e853 3f00 	ldrex	r3, [r3]
 8009ab6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009ab8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009aba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009abe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	330c      	adds	r3, #12
 8009ac6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009ac8:	643a      	str	r2, [r7, #64]	@ 0x40
 8009aca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009acc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009ace:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009ad0:	e841 2300 	strex	r3, r2, [r1]
 8009ad4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009ad6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d1e5      	bne.n	8009aa8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	3314      	adds	r3, #20
 8009ae2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ae4:	6a3b      	ldr	r3, [r7, #32]
 8009ae6:	e853 3f00 	ldrex	r3, [r3]
 8009aea:	61fb      	str	r3, [r7, #28]
   return(result);
 8009aec:	69fb      	ldr	r3, [r7, #28]
 8009aee:	f023 0301 	bic.w	r3, r3, #1
 8009af2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	3314      	adds	r3, #20
 8009afa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009afc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009afe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b00:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009b02:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009b04:	e841 2300 	strex	r3, r2, [r1]
 8009b08:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d1e5      	bne.n	8009adc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b14:	2b01      	cmp	r3, #1
 8009b16:	d119      	bne.n	8009b4c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	330c      	adds	r3, #12
 8009b1e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	e853 3f00 	ldrex	r3, [r3]
 8009b26:	60bb      	str	r3, [r7, #8]
   return(result);
 8009b28:	68bb      	ldr	r3, [r7, #8]
 8009b2a:	f023 0310 	bic.w	r3, r3, #16
 8009b2e:	647b      	str	r3, [r7, #68]	@ 0x44
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	330c      	adds	r3, #12
 8009b36:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009b38:	61ba      	str	r2, [r7, #24]
 8009b3a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b3c:	6979      	ldr	r1, [r7, #20]
 8009b3e:	69ba      	ldr	r2, [r7, #24]
 8009b40:	e841 2300 	strex	r3, r2, [r1]
 8009b44:	613b      	str	r3, [r7, #16]
   return(result);
 8009b46:	693b      	ldr	r3, [r7, #16]
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d1e5      	bne.n	8009b18 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	2220      	movs	r2, #32
 8009b50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	2200      	movs	r2, #0
 8009b58:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009b5a:	bf00      	nop
 8009b5c:	3754      	adds	r7, #84	@ 0x54
 8009b5e:	46bd      	mov	sp, r7
 8009b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b64:	4770      	bx	lr

08009b66 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009b66:	b580      	push	{r7, lr}
 8009b68:	b084      	sub	sp, #16
 8009b6a:	af00      	add	r7, sp, #0
 8009b6c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b72:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	2200      	movs	r2, #0
 8009b78:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009b7a:	68f8      	ldr	r0, [r7, #12]
 8009b7c:	f7ff ff40 	bl	8009a00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009b80:	bf00      	nop
 8009b82:	3710      	adds	r7, #16
 8009b84:	46bd      	mov	sp, r7
 8009b86:	bd80      	pop	{r7, pc}

08009b88 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009b88:	b480      	push	{r7}
 8009b8a:	b085      	sub	sp, #20
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009b96:	b2db      	uxtb	r3, r3
 8009b98:	2b21      	cmp	r3, #33	@ 0x21
 8009b9a:	d13e      	bne.n	8009c1a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	689b      	ldr	r3, [r3, #8]
 8009ba0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009ba4:	d114      	bne.n	8009bd0 <UART_Transmit_IT+0x48>
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	691b      	ldr	r3, [r3, #16]
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d110      	bne.n	8009bd0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	6a1b      	ldr	r3, [r3, #32]
 8009bb2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	881b      	ldrh	r3, [r3, #0]
 8009bb8:	461a      	mov	r2, r3
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009bc2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	6a1b      	ldr	r3, [r3, #32]
 8009bc8:	1c9a      	adds	r2, r3, #2
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	621a      	str	r2, [r3, #32]
 8009bce:	e008      	b.n	8009be2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	6a1b      	ldr	r3, [r3, #32]
 8009bd4:	1c59      	adds	r1, r3, #1
 8009bd6:	687a      	ldr	r2, [r7, #4]
 8009bd8:	6211      	str	r1, [r2, #32]
 8009bda:	781a      	ldrb	r2, [r3, #0]
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009be6:	b29b      	uxth	r3, r3
 8009be8:	3b01      	subs	r3, #1
 8009bea:	b29b      	uxth	r3, r3
 8009bec:	687a      	ldr	r2, [r7, #4]
 8009bee:	4619      	mov	r1, r3
 8009bf0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d10f      	bne.n	8009c16 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	68da      	ldr	r2, [r3, #12]
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009c04:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	68da      	ldr	r2, [r3, #12]
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009c14:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009c16:	2300      	movs	r3, #0
 8009c18:	e000      	b.n	8009c1c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009c1a:	2302      	movs	r3, #2
  }
}
 8009c1c:	4618      	mov	r0, r3
 8009c1e:	3714      	adds	r7, #20
 8009c20:	46bd      	mov	sp, r7
 8009c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c26:	4770      	bx	lr

08009c28 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009c28:	b580      	push	{r7, lr}
 8009c2a:	b082      	sub	sp, #8
 8009c2c:	af00      	add	r7, sp, #0
 8009c2e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	68da      	ldr	r2, [r3, #12]
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009c3e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	2220      	movs	r2, #32
 8009c44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009c48:	6878      	ldr	r0, [r7, #4]
 8009c4a:	f7f7 f861 	bl	8000d10 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009c4e:	2300      	movs	r3, #0
}
 8009c50:	4618      	mov	r0, r3
 8009c52:	3708      	adds	r7, #8
 8009c54:	46bd      	mov	sp, r7
 8009c56:	bd80      	pop	{r7, pc}

08009c58 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009c58:	b580      	push	{r7, lr}
 8009c5a:	b08c      	sub	sp, #48	@ 0x30
 8009c5c:	af00      	add	r7, sp, #0
 8009c5e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8009c60:	2300      	movs	r3, #0
 8009c62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8009c64:	2300      	movs	r3, #0
 8009c66:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009c6e:	b2db      	uxtb	r3, r3
 8009c70:	2b22      	cmp	r3, #34	@ 0x22
 8009c72:	f040 80aa 	bne.w	8009dca <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	689b      	ldr	r3, [r3, #8]
 8009c7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009c7e:	d115      	bne.n	8009cac <UART_Receive_IT+0x54>
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	691b      	ldr	r3, [r3, #16]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d111      	bne.n	8009cac <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c8c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	685b      	ldr	r3, [r3, #4]
 8009c94:	b29b      	uxth	r3, r3
 8009c96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c9a:	b29a      	uxth	r2, r3
 8009c9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c9e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ca4:	1c9a      	adds	r2, r3, #2
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	629a      	str	r2, [r3, #40]	@ 0x28
 8009caa:	e024      	b.n	8009cf6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009cb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	689b      	ldr	r3, [r3, #8]
 8009cb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009cba:	d007      	beq.n	8009ccc <UART_Receive_IT+0x74>
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	689b      	ldr	r3, [r3, #8]
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d10a      	bne.n	8009cda <UART_Receive_IT+0x82>
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	691b      	ldr	r3, [r3, #16]
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d106      	bne.n	8009cda <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	685b      	ldr	r3, [r3, #4]
 8009cd2:	b2da      	uxtb	r2, r3
 8009cd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cd6:	701a      	strb	r2, [r3, #0]
 8009cd8:	e008      	b.n	8009cec <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	685b      	ldr	r3, [r3, #4]
 8009ce0:	b2db      	uxtb	r3, r3
 8009ce2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009ce6:	b2da      	uxtb	r2, r3
 8009ce8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cea:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009cf0:	1c5a      	adds	r2, r3, #1
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009cfa:	b29b      	uxth	r3, r3
 8009cfc:	3b01      	subs	r3, #1
 8009cfe:	b29b      	uxth	r3, r3
 8009d00:	687a      	ldr	r2, [r7, #4]
 8009d02:	4619      	mov	r1, r3
 8009d04:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d15d      	bne.n	8009dc6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	68da      	ldr	r2, [r3, #12]
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	f022 0220 	bic.w	r2, r2, #32
 8009d18:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	68da      	ldr	r2, [r3, #12]
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009d28:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	695a      	ldr	r2, [r3, #20]
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	f022 0201 	bic.w	r2, r2, #1
 8009d38:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	2220      	movs	r2, #32
 8009d3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	2200      	movs	r2, #0
 8009d46:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d4c:	2b01      	cmp	r3, #1
 8009d4e:	d135      	bne.n	8009dbc <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	2200      	movs	r2, #0
 8009d54:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	330c      	adds	r3, #12
 8009d5c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d5e:	697b      	ldr	r3, [r7, #20]
 8009d60:	e853 3f00 	ldrex	r3, [r3]
 8009d64:	613b      	str	r3, [r7, #16]
   return(result);
 8009d66:	693b      	ldr	r3, [r7, #16]
 8009d68:	f023 0310 	bic.w	r3, r3, #16
 8009d6c:	627b      	str	r3, [r7, #36]	@ 0x24
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	330c      	adds	r3, #12
 8009d74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009d76:	623a      	str	r2, [r7, #32]
 8009d78:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d7a:	69f9      	ldr	r1, [r7, #28]
 8009d7c:	6a3a      	ldr	r2, [r7, #32]
 8009d7e:	e841 2300 	strex	r3, r2, [r1]
 8009d82:	61bb      	str	r3, [r7, #24]
   return(result);
 8009d84:	69bb      	ldr	r3, [r7, #24]
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d1e5      	bne.n	8009d56 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	f003 0310 	and.w	r3, r3, #16
 8009d94:	2b10      	cmp	r3, #16
 8009d96:	d10a      	bne.n	8009dae <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009d98:	2300      	movs	r3, #0
 8009d9a:	60fb      	str	r3, [r7, #12]
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	60fb      	str	r3, [r7, #12]
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	685b      	ldr	r3, [r3, #4]
 8009daa:	60fb      	str	r3, [r7, #12]
 8009dac:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009db2:	4619      	mov	r1, r3
 8009db4:	6878      	ldr	r0, [r7, #4]
 8009db6:	f7ff fe2d 	bl	8009a14 <HAL_UARTEx_RxEventCallback>
 8009dba:	e002      	b.n	8009dc2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009dbc:	6878      	ldr	r0, [r7, #4]
 8009dbe:	f7f6 ffdb 	bl	8000d78 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009dc2:	2300      	movs	r3, #0
 8009dc4:	e002      	b.n	8009dcc <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8009dc6:	2300      	movs	r3, #0
 8009dc8:	e000      	b.n	8009dcc <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8009dca:	2302      	movs	r3, #2
  }
}
 8009dcc:	4618      	mov	r0, r3
 8009dce:	3730      	adds	r7, #48	@ 0x30
 8009dd0:	46bd      	mov	sp, r7
 8009dd2:	bd80      	pop	{r7, pc}

08009dd4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009dd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009dd8:	b0c0      	sub	sp, #256	@ 0x100
 8009dda:	af00      	add	r7, sp, #0
 8009ddc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009de0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	691b      	ldr	r3, [r3, #16]
 8009de8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009dec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009df0:	68d9      	ldr	r1, [r3, #12]
 8009df2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009df6:	681a      	ldr	r2, [r3, #0]
 8009df8:	ea40 0301 	orr.w	r3, r0, r1
 8009dfc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009dfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e02:	689a      	ldr	r2, [r3, #8]
 8009e04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e08:	691b      	ldr	r3, [r3, #16]
 8009e0a:	431a      	orrs	r2, r3
 8009e0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e10:	695b      	ldr	r3, [r3, #20]
 8009e12:	431a      	orrs	r2, r3
 8009e14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e18:	69db      	ldr	r3, [r3, #28]
 8009e1a:	4313      	orrs	r3, r2
 8009e1c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009e20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	68db      	ldr	r3, [r3, #12]
 8009e28:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009e2c:	f021 010c 	bic.w	r1, r1, #12
 8009e30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e34:	681a      	ldr	r2, [r3, #0]
 8009e36:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009e3a:	430b      	orrs	r3, r1
 8009e3c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009e3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	695b      	ldr	r3, [r3, #20]
 8009e46:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8009e4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e4e:	6999      	ldr	r1, [r3, #24]
 8009e50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e54:	681a      	ldr	r2, [r3, #0]
 8009e56:	ea40 0301 	orr.w	r3, r0, r1
 8009e5a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009e5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e60:	681a      	ldr	r2, [r3, #0]
 8009e62:	4b8f      	ldr	r3, [pc, #572]	@ (800a0a0 <UART_SetConfig+0x2cc>)
 8009e64:	429a      	cmp	r2, r3
 8009e66:	d005      	beq.n	8009e74 <UART_SetConfig+0xa0>
 8009e68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e6c:	681a      	ldr	r2, [r3, #0]
 8009e6e:	4b8d      	ldr	r3, [pc, #564]	@ (800a0a4 <UART_SetConfig+0x2d0>)
 8009e70:	429a      	cmp	r2, r3
 8009e72:	d104      	bne.n	8009e7e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009e74:	f7fe f8ee 	bl	8008054 <HAL_RCC_GetPCLK2Freq>
 8009e78:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009e7c:	e003      	b.n	8009e86 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009e7e:	f7fe f8d5 	bl	800802c <HAL_RCC_GetPCLK1Freq>
 8009e82:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009e86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e8a:	69db      	ldr	r3, [r3, #28]
 8009e8c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009e90:	f040 810c 	bne.w	800a0ac <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009e94:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009e98:	2200      	movs	r2, #0
 8009e9a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009e9e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009ea2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8009ea6:	4622      	mov	r2, r4
 8009ea8:	462b      	mov	r3, r5
 8009eaa:	1891      	adds	r1, r2, r2
 8009eac:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009eae:	415b      	adcs	r3, r3
 8009eb0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009eb2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009eb6:	4621      	mov	r1, r4
 8009eb8:	eb12 0801 	adds.w	r8, r2, r1
 8009ebc:	4629      	mov	r1, r5
 8009ebe:	eb43 0901 	adc.w	r9, r3, r1
 8009ec2:	f04f 0200 	mov.w	r2, #0
 8009ec6:	f04f 0300 	mov.w	r3, #0
 8009eca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009ece:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009ed2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009ed6:	4690      	mov	r8, r2
 8009ed8:	4699      	mov	r9, r3
 8009eda:	4623      	mov	r3, r4
 8009edc:	eb18 0303 	adds.w	r3, r8, r3
 8009ee0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009ee4:	462b      	mov	r3, r5
 8009ee6:	eb49 0303 	adc.w	r3, r9, r3
 8009eea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009eee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ef2:	685b      	ldr	r3, [r3, #4]
 8009ef4:	2200      	movs	r2, #0
 8009ef6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009efa:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009efe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009f02:	460b      	mov	r3, r1
 8009f04:	18db      	adds	r3, r3, r3
 8009f06:	653b      	str	r3, [r7, #80]	@ 0x50
 8009f08:	4613      	mov	r3, r2
 8009f0a:	eb42 0303 	adc.w	r3, r2, r3
 8009f0e:	657b      	str	r3, [r7, #84]	@ 0x54
 8009f10:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009f14:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009f18:	f7f6 f9e2 	bl	80002e0 <__aeabi_uldivmod>
 8009f1c:	4602      	mov	r2, r0
 8009f1e:	460b      	mov	r3, r1
 8009f20:	4b61      	ldr	r3, [pc, #388]	@ (800a0a8 <UART_SetConfig+0x2d4>)
 8009f22:	fba3 2302 	umull	r2, r3, r3, r2
 8009f26:	095b      	lsrs	r3, r3, #5
 8009f28:	011c      	lsls	r4, r3, #4
 8009f2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009f2e:	2200      	movs	r2, #0
 8009f30:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009f34:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009f38:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009f3c:	4642      	mov	r2, r8
 8009f3e:	464b      	mov	r3, r9
 8009f40:	1891      	adds	r1, r2, r2
 8009f42:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009f44:	415b      	adcs	r3, r3
 8009f46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009f48:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009f4c:	4641      	mov	r1, r8
 8009f4e:	eb12 0a01 	adds.w	sl, r2, r1
 8009f52:	4649      	mov	r1, r9
 8009f54:	eb43 0b01 	adc.w	fp, r3, r1
 8009f58:	f04f 0200 	mov.w	r2, #0
 8009f5c:	f04f 0300 	mov.w	r3, #0
 8009f60:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009f64:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009f68:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009f6c:	4692      	mov	sl, r2
 8009f6e:	469b      	mov	fp, r3
 8009f70:	4643      	mov	r3, r8
 8009f72:	eb1a 0303 	adds.w	r3, sl, r3
 8009f76:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009f7a:	464b      	mov	r3, r9
 8009f7c:	eb4b 0303 	adc.w	r3, fp, r3
 8009f80:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009f84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f88:	685b      	ldr	r3, [r3, #4]
 8009f8a:	2200      	movs	r2, #0
 8009f8c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009f90:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009f94:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009f98:	460b      	mov	r3, r1
 8009f9a:	18db      	adds	r3, r3, r3
 8009f9c:	643b      	str	r3, [r7, #64]	@ 0x40
 8009f9e:	4613      	mov	r3, r2
 8009fa0:	eb42 0303 	adc.w	r3, r2, r3
 8009fa4:	647b      	str	r3, [r7, #68]	@ 0x44
 8009fa6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009faa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009fae:	f7f6 f997 	bl	80002e0 <__aeabi_uldivmod>
 8009fb2:	4602      	mov	r2, r0
 8009fb4:	460b      	mov	r3, r1
 8009fb6:	4611      	mov	r1, r2
 8009fb8:	4b3b      	ldr	r3, [pc, #236]	@ (800a0a8 <UART_SetConfig+0x2d4>)
 8009fba:	fba3 2301 	umull	r2, r3, r3, r1
 8009fbe:	095b      	lsrs	r3, r3, #5
 8009fc0:	2264      	movs	r2, #100	@ 0x64
 8009fc2:	fb02 f303 	mul.w	r3, r2, r3
 8009fc6:	1acb      	subs	r3, r1, r3
 8009fc8:	00db      	lsls	r3, r3, #3
 8009fca:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009fce:	4b36      	ldr	r3, [pc, #216]	@ (800a0a8 <UART_SetConfig+0x2d4>)
 8009fd0:	fba3 2302 	umull	r2, r3, r3, r2
 8009fd4:	095b      	lsrs	r3, r3, #5
 8009fd6:	005b      	lsls	r3, r3, #1
 8009fd8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009fdc:	441c      	add	r4, r3
 8009fde:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009fe2:	2200      	movs	r2, #0
 8009fe4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009fe8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009fec:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009ff0:	4642      	mov	r2, r8
 8009ff2:	464b      	mov	r3, r9
 8009ff4:	1891      	adds	r1, r2, r2
 8009ff6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009ff8:	415b      	adcs	r3, r3
 8009ffa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009ffc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800a000:	4641      	mov	r1, r8
 800a002:	1851      	adds	r1, r2, r1
 800a004:	6339      	str	r1, [r7, #48]	@ 0x30
 800a006:	4649      	mov	r1, r9
 800a008:	414b      	adcs	r3, r1
 800a00a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a00c:	f04f 0200 	mov.w	r2, #0
 800a010:	f04f 0300 	mov.w	r3, #0
 800a014:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800a018:	4659      	mov	r1, fp
 800a01a:	00cb      	lsls	r3, r1, #3
 800a01c:	4651      	mov	r1, sl
 800a01e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a022:	4651      	mov	r1, sl
 800a024:	00ca      	lsls	r2, r1, #3
 800a026:	4610      	mov	r0, r2
 800a028:	4619      	mov	r1, r3
 800a02a:	4603      	mov	r3, r0
 800a02c:	4642      	mov	r2, r8
 800a02e:	189b      	adds	r3, r3, r2
 800a030:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a034:	464b      	mov	r3, r9
 800a036:	460a      	mov	r2, r1
 800a038:	eb42 0303 	adc.w	r3, r2, r3
 800a03c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a040:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a044:	685b      	ldr	r3, [r3, #4]
 800a046:	2200      	movs	r2, #0
 800a048:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a04c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800a050:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800a054:	460b      	mov	r3, r1
 800a056:	18db      	adds	r3, r3, r3
 800a058:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a05a:	4613      	mov	r3, r2
 800a05c:	eb42 0303 	adc.w	r3, r2, r3
 800a060:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a062:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800a066:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800a06a:	f7f6 f939 	bl	80002e0 <__aeabi_uldivmod>
 800a06e:	4602      	mov	r2, r0
 800a070:	460b      	mov	r3, r1
 800a072:	4b0d      	ldr	r3, [pc, #52]	@ (800a0a8 <UART_SetConfig+0x2d4>)
 800a074:	fba3 1302 	umull	r1, r3, r3, r2
 800a078:	095b      	lsrs	r3, r3, #5
 800a07a:	2164      	movs	r1, #100	@ 0x64
 800a07c:	fb01 f303 	mul.w	r3, r1, r3
 800a080:	1ad3      	subs	r3, r2, r3
 800a082:	00db      	lsls	r3, r3, #3
 800a084:	3332      	adds	r3, #50	@ 0x32
 800a086:	4a08      	ldr	r2, [pc, #32]	@ (800a0a8 <UART_SetConfig+0x2d4>)
 800a088:	fba2 2303 	umull	r2, r3, r2, r3
 800a08c:	095b      	lsrs	r3, r3, #5
 800a08e:	f003 0207 	and.w	r2, r3, #7
 800a092:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	4422      	add	r2, r4
 800a09a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a09c:	e106      	b.n	800a2ac <UART_SetConfig+0x4d8>
 800a09e:	bf00      	nop
 800a0a0:	40011000 	.word	0x40011000
 800a0a4:	40011400 	.word	0x40011400
 800a0a8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a0ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a0b0:	2200      	movs	r2, #0
 800a0b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a0b6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800a0ba:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800a0be:	4642      	mov	r2, r8
 800a0c0:	464b      	mov	r3, r9
 800a0c2:	1891      	adds	r1, r2, r2
 800a0c4:	6239      	str	r1, [r7, #32]
 800a0c6:	415b      	adcs	r3, r3
 800a0c8:	627b      	str	r3, [r7, #36]	@ 0x24
 800a0ca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a0ce:	4641      	mov	r1, r8
 800a0d0:	1854      	adds	r4, r2, r1
 800a0d2:	4649      	mov	r1, r9
 800a0d4:	eb43 0501 	adc.w	r5, r3, r1
 800a0d8:	f04f 0200 	mov.w	r2, #0
 800a0dc:	f04f 0300 	mov.w	r3, #0
 800a0e0:	00eb      	lsls	r3, r5, #3
 800a0e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a0e6:	00e2      	lsls	r2, r4, #3
 800a0e8:	4614      	mov	r4, r2
 800a0ea:	461d      	mov	r5, r3
 800a0ec:	4643      	mov	r3, r8
 800a0ee:	18e3      	adds	r3, r4, r3
 800a0f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a0f4:	464b      	mov	r3, r9
 800a0f6:	eb45 0303 	adc.w	r3, r5, r3
 800a0fa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a0fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a102:	685b      	ldr	r3, [r3, #4]
 800a104:	2200      	movs	r2, #0
 800a106:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a10a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a10e:	f04f 0200 	mov.w	r2, #0
 800a112:	f04f 0300 	mov.w	r3, #0
 800a116:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800a11a:	4629      	mov	r1, r5
 800a11c:	008b      	lsls	r3, r1, #2
 800a11e:	4621      	mov	r1, r4
 800a120:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a124:	4621      	mov	r1, r4
 800a126:	008a      	lsls	r2, r1, #2
 800a128:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800a12c:	f7f6 f8d8 	bl	80002e0 <__aeabi_uldivmod>
 800a130:	4602      	mov	r2, r0
 800a132:	460b      	mov	r3, r1
 800a134:	4b60      	ldr	r3, [pc, #384]	@ (800a2b8 <UART_SetConfig+0x4e4>)
 800a136:	fba3 2302 	umull	r2, r3, r3, r2
 800a13a:	095b      	lsrs	r3, r3, #5
 800a13c:	011c      	lsls	r4, r3, #4
 800a13e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a142:	2200      	movs	r2, #0
 800a144:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a148:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800a14c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800a150:	4642      	mov	r2, r8
 800a152:	464b      	mov	r3, r9
 800a154:	1891      	adds	r1, r2, r2
 800a156:	61b9      	str	r1, [r7, #24]
 800a158:	415b      	adcs	r3, r3
 800a15a:	61fb      	str	r3, [r7, #28]
 800a15c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a160:	4641      	mov	r1, r8
 800a162:	1851      	adds	r1, r2, r1
 800a164:	6139      	str	r1, [r7, #16]
 800a166:	4649      	mov	r1, r9
 800a168:	414b      	adcs	r3, r1
 800a16a:	617b      	str	r3, [r7, #20]
 800a16c:	f04f 0200 	mov.w	r2, #0
 800a170:	f04f 0300 	mov.w	r3, #0
 800a174:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a178:	4659      	mov	r1, fp
 800a17a:	00cb      	lsls	r3, r1, #3
 800a17c:	4651      	mov	r1, sl
 800a17e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a182:	4651      	mov	r1, sl
 800a184:	00ca      	lsls	r2, r1, #3
 800a186:	4610      	mov	r0, r2
 800a188:	4619      	mov	r1, r3
 800a18a:	4603      	mov	r3, r0
 800a18c:	4642      	mov	r2, r8
 800a18e:	189b      	adds	r3, r3, r2
 800a190:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a194:	464b      	mov	r3, r9
 800a196:	460a      	mov	r2, r1
 800a198:	eb42 0303 	adc.w	r3, r2, r3
 800a19c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a1a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a1a4:	685b      	ldr	r3, [r3, #4]
 800a1a6:	2200      	movs	r2, #0
 800a1a8:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a1aa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800a1ac:	f04f 0200 	mov.w	r2, #0
 800a1b0:	f04f 0300 	mov.w	r3, #0
 800a1b4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800a1b8:	4649      	mov	r1, r9
 800a1ba:	008b      	lsls	r3, r1, #2
 800a1bc:	4641      	mov	r1, r8
 800a1be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a1c2:	4641      	mov	r1, r8
 800a1c4:	008a      	lsls	r2, r1, #2
 800a1c6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800a1ca:	f7f6 f889 	bl	80002e0 <__aeabi_uldivmod>
 800a1ce:	4602      	mov	r2, r0
 800a1d0:	460b      	mov	r3, r1
 800a1d2:	4611      	mov	r1, r2
 800a1d4:	4b38      	ldr	r3, [pc, #224]	@ (800a2b8 <UART_SetConfig+0x4e4>)
 800a1d6:	fba3 2301 	umull	r2, r3, r3, r1
 800a1da:	095b      	lsrs	r3, r3, #5
 800a1dc:	2264      	movs	r2, #100	@ 0x64
 800a1de:	fb02 f303 	mul.w	r3, r2, r3
 800a1e2:	1acb      	subs	r3, r1, r3
 800a1e4:	011b      	lsls	r3, r3, #4
 800a1e6:	3332      	adds	r3, #50	@ 0x32
 800a1e8:	4a33      	ldr	r2, [pc, #204]	@ (800a2b8 <UART_SetConfig+0x4e4>)
 800a1ea:	fba2 2303 	umull	r2, r3, r2, r3
 800a1ee:	095b      	lsrs	r3, r3, #5
 800a1f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a1f4:	441c      	add	r4, r3
 800a1f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a1fa:	2200      	movs	r2, #0
 800a1fc:	673b      	str	r3, [r7, #112]	@ 0x70
 800a1fe:	677a      	str	r2, [r7, #116]	@ 0x74
 800a200:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800a204:	4642      	mov	r2, r8
 800a206:	464b      	mov	r3, r9
 800a208:	1891      	adds	r1, r2, r2
 800a20a:	60b9      	str	r1, [r7, #8]
 800a20c:	415b      	adcs	r3, r3
 800a20e:	60fb      	str	r3, [r7, #12]
 800a210:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a214:	4641      	mov	r1, r8
 800a216:	1851      	adds	r1, r2, r1
 800a218:	6039      	str	r1, [r7, #0]
 800a21a:	4649      	mov	r1, r9
 800a21c:	414b      	adcs	r3, r1
 800a21e:	607b      	str	r3, [r7, #4]
 800a220:	f04f 0200 	mov.w	r2, #0
 800a224:	f04f 0300 	mov.w	r3, #0
 800a228:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a22c:	4659      	mov	r1, fp
 800a22e:	00cb      	lsls	r3, r1, #3
 800a230:	4651      	mov	r1, sl
 800a232:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a236:	4651      	mov	r1, sl
 800a238:	00ca      	lsls	r2, r1, #3
 800a23a:	4610      	mov	r0, r2
 800a23c:	4619      	mov	r1, r3
 800a23e:	4603      	mov	r3, r0
 800a240:	4642      	mov	r2, r8
 800a242:	189b      	adds	r3, r3, r2
 800a244:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a246:	464b      	mov	r3, r9
 800a248:	460a      	mov	r2, r1
 800a24a:	eb42 0303 	adc.w	r3, r2, r3
 800a24e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a250:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a254:	685b      	ldr	r3, [r3, #4]
 800a256:	2200      	movs	r2, #0
 800a258:	663b      	str	r3, [r7, #96]	@ 0x60
 800a25a:	667a      	str	r2, [r7, #100]	@ 0x64
 800a25c:	f04f 0200 	mov.w	r2, #0
 800a260:	f04f 0300 	mov.w	r3, #0
 800a264:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800a268:	4649      	mov	r1, r9
 800a26a:	008b      	lsls	r3, r1, #2
 800a26c:	4641      	mov	r1, r8
 800a26e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a272:	4641      	mov	r1, r8
 800a274:	008a      	lsls	r2, r1, #2
 800a276:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800a27a:	f7f6 f831 	bl	80002e0 <__aeabi_uldivmod>
 800a27e:	4602      	mov	r2, r0
 800a280:	460b      	mov	r3, r1
 800a282:	4b0d      	ldr	r3, [pc, #52]	@ (800a2b8 <UART_SetConfig+0x4e4>)
 800a284:	fba3 1302 	umull	r1, r3, r3, r2
 800a288:	095b      	lsrs	r3, r3, #5
 800a28a:	2164      	movs	r1, #100	@ 0x64
 800a28c:	fb01 f303 	mul.w	r3, r1, r3
 800a290:	1ad3      	subs	r3, r2, r3
 800a292:	011b      	lsls	r3, r3, #4
 800a294:	3332      	adds	r3, #50	@ 0x32
 800a296:	4a08      	ldr	r2, [pc, #32]	@ (800a2b8 <UART_SetConfig+0x4e4>)
 800a298:	fba2 2303 	umull	r2, r3, r2, r3
 800a29c:	095b      	lsrs	r3, r3, #5
 800a29e:	f003 020f 	and.w	r2, r3, #15
 800a2a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	4422      	add	r2, r4
 800a2aa:	609a      	str	r2, [r3, #8]
}
 800a2ac:	bf00      	nop
 800a2ae:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800a2b2:	46bd      	mov	sp, r7
 800a2b4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a2b8:	51eb851f 	.word	0x51eb851f

0800a2bc <sniprintf>:
 800a2bc:	b40c      	push	{r2, r3}
 800a2be:	b530      	push	{r4, r5, lr}
 800a2c0:	4b18      	ldr	r3, [pc, #96]	@ (800a324 <sniprintf+0x68>)
 800a2c2:	1e0c      	subs	r4, r1, #0
 800a2c4:	681d      	ldr	r5, [r3, #0]
 800a2c6:	b09d      	sub	sp, #116	@ 0x74
 800a2c8:	da08      	bge.n	800a2dc <sniprintf+0x20>
 800a2ca:	238b      	movs	r3, #139	@ 0x8b
 800a2cc:	602b      	str	r3, [r5, #0]
 800a2ce:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a2d2:	b01d      	add	sp, #116	@ 0x74
 800a2d4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a2d8:	b002      	add	sp, #8
 800a2da:	4770      	bx	lr
 800a2dc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a2e0:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a2e4:	f04f 0300 	mov.w	r3, #0
 800a2e8:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a2ea:	bf14      	ite	ne
 800a2ec:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800a2f0:	4623      	moveq	r3, r4
 800a2f2:	9304      	str	r3, [sp, #16]
 800a2f4:	9307      	str	r3, [sp, #28]
 800a2f6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a2fa:	9002      	str	r0, [sp, #8]
 800a2fc:	9006      	str	r0, [sp, #24]
 800a2fe:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a302:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a304:	ab21      	add	r3, sp, #132	@ 0x84
 800a306:	a902      	add	r1, sp, #8
 800a308:	4628      	mov	r0, r5
 800a30a:	9301      	str	r3, [sp, #4]
 800a30c:	f000 f900 	bl	800a510 <_svfiprintf_r>
 800a310:	1c43      	adds	r3, r0, #1
 800a312:	bfbc      	itt	lt
 800a314:	238b      	movlt	r3, #139	@ 0x8b
 800a316:	602b      	strlt	r3, [r5, #0]
 800a318:	2c00      	cmp	r4, #0
 800a31a:	d0da      	beq.n	800a2d2 <sniprintf+0x16>
 800a31c:	9b02      	ldr	r3, [sp, #8]
 800a31e:	2200      	movs	r2, #0
 800a320:	701a      	strb	r2, [r3, #0]
 800a322:	e7d6      	b.n	800a2d2 <sniprintf+0x16>
 800a324:	20000014 	.word	0x20000014

0800a328 <siprintf>:
 800a328:	b40e      	push	{r1, r2, r3}
 800a32a:	b510      	push	{r4, lr}
 800a32c:	b09d      	sub	sp, #116	@ 0x74
 800a32e:	ab1f      	add	r3, sp, #124	@ 0x7c
 800a330:	9002      	str	r0, [sp, #8]
 800a332:	9006      	str	r0, [sp, #24]
 800a334:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a338:	480a      	ldr	r0, [pc, #40]	@ (800a364 <siprintf+0x3c>)
 800a33a:	9107      	str	r1, [sp, #28]
 800a33c:	9104      	str	r1, [sp, #16]
 800a33e:	490a      	ldr	r1, [pc, #40]	@ (800a368 <siprintf+0x40>)
 800a340:	f853 2b04 	ldr.w	r2, [r3], #4
 800a344:	9105      	str	r1, [sp, #20]
 800a346:	2400      	movs	r4, #0
 800a348:	a902      	add	r1, sp, #8
 800a34a:	6800      	ldr	r0, [r0, #0]
 800a34c:	9301      	str	r3, [sp, #4]
 800a34e:	941b      	str	r4, [sp, #108]	@ 0x6c
 800a350:	f000 f8de 	bl	800a510 <_svfiprintf_r>
 800a354:	9b02      	ldr	r3, [sp, #8]
 800a356:	701c      	strb	r4, [r3, #0]
 800a358:	b01d      	add	sp, #116	@ 0x74
 800a35a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a35e:	b003      	add	sp, #12
 800a360:	4770      	bx	lr
 800a362:	bf00      	nop
 800a364:	20000014 	.word	0x20000014
 800a368:	ffff0208 	.word	0xffff0208

0800a36c <_vsiprintf_r>:
 800a36c:	b510      	push	{r4, lr}
 800a36e:	b09a      	sub	sp, #104	@ 0x68
 800a370:	2400      	movs	r4, #0
 800a372:	9100      	str	r1, [sp, #0]
 800a374:	9104      	str	r1, [sp, #16]
 800a376:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a37a:	9105      	str	r1, [sp, #20]
 800a37c:	9102      	str	r1, [sp, #8]
 800a37e:	4905      	ldr	r1, [pc, #20]	@ (800a394 <_vsiprintf_r+0x28>)
 800a380:	9103      	str	r1, [sp, #12]
 800a382:	4669      	mov	r1, sp
 800a384:	9419      	str	r4, [sp, #100]	@ 0x64
 800a386:	f000 f8c3 	bl	800a510 <_svfiprintf_r>
 800a38a:	9b00      	ldr	r3, [sp, #0]
 800a38c:	701c      	strb	r4, [r3, #0]
 800a38e:	b01a      	add	sp, #104	@ 0x68
 800a390:	bd10      	pop	{r4, pc}
 800a392:	bf00      	nop
 800a394:	ffff0208 	.word	0xffff0208

0800a398 <vsiprintf>:
 800a398:	4613      	mov	r3, r2
 800a39a:	460a      	mov	r2, r1
 800a39c:	4601      	mov	r1, r0
 800a39e:	4802      	ldr	r0, [pc, #8]	@ (800a3a8 <vsiprintf+0x10>)
 800a3a0:	6800      	ldr	r0, [r0, #0]
 800a3a2:	f7ff bfe3 	b.w	800a36c <_vsiprintf_r>
 800a3a6:	bf00      	nop
 800a3a8:	20000014 	.word	0x20000014

0800a3ac <memset>:
 800a3ac:	4402      	add	r2, r0
 800a3ae:	4603      	mov	r3, r0
 800a3b0:	4293      	cmp	r3, r2
 800a3b2:	d100      	bne.n	800a3b6 <memset+0xa>
 800a3b4:	4770      	bx	lr
 800a3b6:	f803 1b01 	strb.w	r1, [r3], #1
 800a3ba:	e7f9      	b.n	800a3b0 <memset+0x4>

0800a3bc <strncpy>:
 800a3bc:	b510      	push	{r4, lr}
 800a3be:	3901      	subs	r1, #1
 800a3c0:	4603      	mov	r3, r0
 800a3c2:	b132      	cbz	r2, 800a3d2 <strncpy+0x16>
 800a3c4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a3c8:	f803 4b01 	strb.w	r4, [r3], #1
 800a3cc:	3a01      	subs	r2, #1
 800a3ce:	2c00      	cmp	r4, #0
 800a3d0:	d1f7      	bne.n	800a3c2 <strncpy+0x6>
 800a3d2:	441a      	add	r2, r3
 800a3d4:	2100      	movs	r1, #0
 800a3d6:	4293      	cmp	r3, r2
 800a3d8:	d100      	bne.n	800a3dc <strncpy+0x20>
 800a3da:	bd10      	pop	{r4, pc}
 800a3dc:	f803 1b01 	strb.w	r1, [r3], #1
 800a3e0:	e7f9      	b.n	800a3d6 <strncpy+0x1a>
	...

0800a3e4 <__errno>:
 800a3e4:	4b01      	ldr	r3, [pc, #4]	@ (800a3ec <__errno+0x8>)
 800a3e6:	6818      	ldr	r0, [r3, #0]
 800a3e8:	4770      	bx	lr
 800a3ea:	bf00      	nop
 800a3ec:	20000014 	.word	0x20000014

0800a3f0 <__libc_init_array>:
 800a3f0:	b570      	push	{r4, r5, r6, lr}
 800a3f2:	4d0d      	ldr	r5, [pc, #52]	@ (800a428 <__libc_init_array+0x38>)
 800a3f4:	4c0d      	ldr	r4, [pc, #52]	@ (800a42c <__libc_init_array+0x3c>)
 800a3f6:	1b64      	subs	r4, r4, r5
 800a3f8:	10a4      	asrs	r4, r4, #2
 800a3fa:	2600      	movs	r6, #0
 800a3fc:	42a6      	cmp	r6, r4
 800a3fe:	d109      	bne.n	800a414 <__libc_init_array+0x24>
 800a400:	4d0b      	ldr	r5, [pc, #44]	@ (800a430 <__libc_init_array+0x40>)
 800a402:	4c0c      	ldr	r4, [pc, #48]	@ (800a434 <__libc_init_array+0x44>)
 800a404:	f000 fc64 	bl	800acd0 <_init>
 800a408:	1b64      	subs	r4, r4, r5
 800a40a:	10a4      	asrs	r4, r4, #2
 800a40c:	2600      	movs	r6, #0
 800a40e:	42a6      	cmp	r6, r4
 800a410:	d105      	bne.n	800a41e <__libc_init_array+0x2e>
 800a412:	bd70      	pop	{r4, r5, r6, pc}
 800a414:	f855 3b04 	ldr.w	r3, [r5], #4
 800a418:	4798      	blx	r3
 800a41a:	3601      	adds	r6, #1
 800a41c:	e7ee      	b.n	800a3fc <__libc_init_array+0xc>
 800a41e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a422:	4798      	blx	r3
 800a424:	3601      	adds	r6, #1
 800a426:	e7f2      	b.n	800a40e <__libc_init_array+0x1e>
 800a428:	0800b088 	.word	0x0800b088
 800a42c:	0800b088 	.word	0x0800b088
 800a430:	0800b088 	.word	0x0800b088
 800a434:	0800b08c 	.word	0x0800b08c

0800a438 <__retarget_lock_acquire_recursive>:
 800a438:	4770      	bx	lr

0800a43a <__retarget_lock_release_recursive>:
 800a43a:	4770      	bx	lr

0800a43c <memcpy>:
 800a43c:	440a      	add	r2, r1
 800a43e:	4291      	cmp	r1, r2
 800a440:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800a444:	d100      	bne.n	800a448 <memcpy+0xc>
 800a446:	4770      	bx	lr
 800a448:	b510      	push	{r4, lr}
 800a44a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a44e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a452:	4291      	cmp	r1, r2
 800a454:	d1f9      	bne.n	800a44a <memcpy+0xe>
 800a456:	bd10      	pop	{r4, pc}

0800a458 <__ssputs_r>:
 800a458:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a45c:	688e      	ldr	r6, [r1, #8]
 800a45e:	461f      	mov	r7, r3
 800a460:	42be      	cmp	r6, r7
 800a462:	680b      	ldr	r3, [r1, #0]
 800a464:	4682      	mov	sl, r0
 800a466:	460c      	mov	r4, r1
 800a468:	4690      	mov	r8, r2
 800a46a:	d82d      	bhi.n	800a4c8 <__ssputs_r+0x70>
 800a46c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a470:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a474:	d026      	beq.n	800a4c4 <__ssputs_r+0x6c>
 800a476:	6965      	ldr	r5, [r4, #20]
 800a478:	6909      	ldr	r1, [r1, #16]
 800a47a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a47e:	eba3 0901 	sub.w	r9, r3, r1
 800a482:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a486:	1c7b      	adds	r3, r7, #1
 800a488:	444b      	add	r3, r9
 800a48a:	106d      	asrs	r5, r5, #1
 800a48c:	429d      	cmp	r5, r3
 800a48e:	bf38      	it	cc
 800a490:	461d      	movcc	r5, r3
 800a492:	0553      	lsls	r3, r2, #21
 800a494:	d527      	bpl.n	800a4e6 <__ssputs_r+0x8e>
 800a496:	4629      	mov	r1, r5
 800a498:	f000 f958 	bl	800a74c <_malloc_r>
 800a49c:	4606      	mov	r6, r0
 800a49e:	b360      	cbz	r0, 800a4fa <__ssputs_r+0xa2>
 800a4a0:	6921      	ldr	r1, [r4, #16]
 800a4a2:	464a      	mov	r2, r9
 800a4a4:	f7ff ffca 	bl	800a43c <memcpy>
 800a4a8:	89a3      	ldrh	r3, [r4, #12]
 800a4aa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a4ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a4b2:	81a3      	strh	r3, [r4, #12]
 800a4b4:	6126      	str	r6, [r4, #16]
 800a4b6:	6165      	str	r5, [r4, #20]
 800a4b8:	444e      	add	r6, r9
 800a4ba:	eba5 0509 	sub.w	r5, r5, r9
 800a4be:	6026      	str	r6, [r4, #0]
 800a4c0:	60a5      	str	r5, [r4, #8]
 800a4c2:	463e      	mov	r6, r7
 800a4c4:	42be      	cmp	r6, r7
 800a4c6:	d900      	bls.n	800a4ca <__ssputs_r+0x72>
 800a4c8:	463e      	mov	r6, r7
 800a4ca:	6820      	ldr	r0, [r4, #0]
 800a4cc:	4632      	mov	r2, r6
 800a4ce:	4641      	mov	r1, r8
 800a4d0:	f000 fb82 	bl	800abd8 <memmove>
 800a4d4:	68a3      	ldr	r3, [r4, #8]
 800a4d6:	1b9b      	subs	r3, r3, r6
 800a4d8:	60a3      	str	r3, [r4, #8]
 800a4da:	6823      	ldr	r3, [r4, #0]
 800a4dc:	4433      	add	r3, r6
 800a4de:	6023      	str	r3, [r4, #0]
 800a4e0:	2000      	movs	r0, #0
 800a4e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a4e6:	462a      	mov	r2, r5
 800a4e8:	f000 fb48 	bl	800ab7c <_realloc_r>
 800a4ec:	4606      	mov	r6, r0
 800a4ee:	2800      	cmp	r0, #0
 800a4f0:	d1e0      	bne.n	800a4b4 <__ssputs_r+0x5c>
 800a4f2:	6921      	ldr	r1, [r4, #16]
 800a4f4:	4650      	mov	r0, sl
 800a4f6:	f000 fb99 	bl	800ac2c <_free_r>
 800a4fa:	230c      	movs	r3, #12
 800a4fc:	f8ca 3000 	str.w	r3, [sl]
 800a500:	89a3      	ldrh	r3, [r4, #12]
 800a502:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a506:	81a3      	strh	r3, [r4, #12]
 800a508:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a50c:	e7e9      	b.n	800a4e2 <__ssputs_r+0x8a>
	...

0800a510 <_svfiprintf_r>:
 800a510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a514:	4698      	mov	r8, r3
 800a516:	898b      	ldrh	r3, [r1, #12]
 800a518:	061b      	lsls	r3, r3, #24
 800a51a:	b09d      	sub	sp, #116	@ 0x74
 800a51c:	4607      	mov	r7, r0
 800a51e:	460d      	mov	r5, r1
 800a520:	4614      	mov	r4, r2
 800a522:	d510      	bpl.n	800a546 <_svfiprintf_r+0x36>
 800a524:	690b      	ldr	r3, [r1, #16]
 800a526:	b973      	cbnz	r3, 800a546 <_svfiprintf_r+0x36>
 800a528:	2140      	movs	r1, #64	@ 0x40
 800a52a:	f000 f90f 	bl	800a74c <_malloc_r>
 800a52e:	6028      	str	r0, [r5, #0]
 800a530:	6128      	str	r0, [r5, #16]
 800a532:	b930      	cbnz	r0, 800a542 <_svfiprintf_r+0x32>
 800a534:	230c      	movs	r3, #12
 800a536:	603b      	str	r3, [r7, #0]
 800a538:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a53c:	b01d      	add	sp, #116	@ 0x74
 800a53e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a542:	2340      	movs	r3, #64	@ 0x40
 800a544:	616b      	str	r3, [r5, #20]
 800a546:	2300      	movs	r3, #0
 800a548:	9309      	str	r3, [sp, #36]	@ 0x24
 800a54a:	2320      	movs	r3, #32
 800a54c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a550:	f8cd 800c 	str.w	r8, [sp, #12]
 800a554:	2330      	movs	r3, #48	@ 0x30
 800a556:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a6f4 <_svfiprintf_r+0x1e4>
 800a55a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a55e:	f04f 0901 	mov.w	r9, #1
 800a562:	4623      	mov	r3, r4
 800a564:	469a      	mov	sl, r3
 800a566:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a56a:	b10a      	cbz	r2, 800a570 <_svfiprintf_r+0x60>
 800a56c:	2a25      	cmp	r2, #37	@ 0x25
 800a56e:	d1f9      	bne.n	800a564 <_svfiprintf_r+0x54>
 800a570:	ebba 0b04 	subs.w	fp, sl, r4
 800a574:	d00b      	beq.n	800a58e <_svfiprintf_r+0x7e>
 800a576:	465b      	mov	r3, fp
 800a578:	4622      	mov	r2, r4
 800a57a:	4629      	mov	r1, r5
 800a57c:	4638      	mov	r0, r7
 800a57e:	f7ff ff6b 	bl	800a458 <__ssputs_r>
 800a582:	3001      	adds	r0, #1
 800a584:	f000 80a7 	beq.w	800a6d6 <_svfiprintf_r+0x1c6>
 800a588:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a58a:	445a      	add	r2, fp
 800a58c:	9209      	str	r2, [sp, #36]	@ 0x24
 800a58e:	f89a 3000 	ldrb.w	r3, [sl]
 800a592:	2b00      	cmp	r3, #0
 800a594:	f000 809f 	beq.w	800a6d6 <_svfiprintf_r+0x1c6>
 800a598:	2300      	movs	r3, #0
 800a59a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a59e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a5a2:	f10a 0a01 	add.w	sl, sl, #1
 800a5a6:	9304      	str	r3, [sp, #16]
 800a5a8:	9307      	str	r3, [sp, #28]
 800a5aa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a5ae:	931a      	str	r3, [sp, #104]	@ 0x68
 800a5b0:	4654      	mov	r4, sl
 800a5b2:	2205      	movs	r2, #5
 800a5b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5b8:	484e      	ldr	r0, [pc, #312]	@ (800a6f4 <_svfiprintf_r+0x1e4>)
 800a5ba:	f7f5 fe41 	bl	8000240 <memchr>
 800a5be:	9a04      	ldr	r2, [sp, #16]
 800a5c0:	b9d8      	cbnz	r0, 800a5fa <_svfiprintf_r+0xea>
 800a5c2:	06d0      	lsls	r0, r2, #27
 800a5c4:	bf44      	itt	mi
 800a5c6:	2320      	movmi	r3, #32
 800a5c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a5cc:	0711      	lsls	r1, r2, #28
 800a5ce:	bf44      	itt	mi
 800a5d0:	232b      	movmi	r3, #43	@ 0x2b
 800a5d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a5d6:	f89a 3000 	ldrb.w	r3, [sl]
 800a5da:	2b2a      	cmp	r3, #42	@ 0x2a
 800a5dc:	d015      	beq.n	800a60a <_svfiprintf_r+0xfa>
 800a5de:	9a07      	ldr	r2, [sp, #28]
 800a5e0:	4654      	mov	r4, sl
 800a5e2:	2000      	movs	r0, #0
 800a5e4:	f04f 0c0a 	mov.w	ip, #10
 800a5e8:	4621      	mov	r1, r4
 800a5ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a5ee:	3b30      	subs	r3, #48	@ 0x30
 800a5f0:	2b09      	cmp	r3, #9
 800a5f2:	d94b      	bls.n	800a68c <_svfiprintf_r+0x17c>
 800a5f4:	b1b0      	cbz	r0, 800a624 <_svfiprintf_r+0x114>
 800a5f6:	9207      	str	r2, [sp, #28]
 800a5f8:	e014      	b.n	800a624 <_svfiprintf_r+0x114>
 800a5fa:	eba0 0308 	sub.w	r3, r0, r8
 800a5fe:	fa09 f303 	lsl.w	r3, r9, r3
 800a602:	4313      	orrs	r3, r2
 800a604:	9304      	str	r3, [sp, #16]
 800a606:	46a2      	mov	sl, r4
 800a608:	e7d2      	b.n	800a5b0 <_svfiprintf_r+0xa0>
 800a60a:	9b03      	ldr	r3, [sp, #12]
 800a60c:	1d19      	adds	r1, r3, #4
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	9103      	str	r1, [sp, #12]
 800a612:	2b00      	cmp	r3, #0
 800a614:	bfbb      	ittet	lt
 800a616:	425b      	neglt	r3, r3
 800a618:	f042 0202 	orrlt.w	r2, r2, #2
 800a61c:	9307      	strge	r3, [sp, #28]
 800a61e:	9307      	strlt	r3, [sp, #28]
 800a620:	bfb8      	it	lt
 800a622:	9204      	strlt	r2, [sp, #16]
 800a624:	7823      	ldrb	r3, [r4, #0]
 800a626:	2b2e      	cmp	r3, #46	@ 0x2e
 800a628:	d10a      	bne.n	800a640 <_svfiprintf_r+0x130>
 800a62a:	7863      	ldrb	r3, [r4, #1]
 800a62c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a62e:	d132      	bne.n	800a696 <_svfiprintf_r+0x186>
 800a630:	9b03      	ldr	r3, [sp, #12]
 800a632:	1d1a      	adds	r2, r3, #4
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	9203      	str	r2, [sp, #12]
 800a638:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a63c:	3402      	adds	r4, #2
 800a63e:	9305      	str	r3, [sp, #20]
 800a640:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a704 <_svfiprintf_r+0x1f4>
 800a644:	7821      	ldrb	r1, [r4, #0]
 800a646:	2203      	movs	r2, #3
 800a648:	4650      	mov	r0, sl
 800a64a:	f7f5 fdf9 	bl	8000240 <memchr>
 800a64e:	b138      	cbz	r0, 800a660 <_svfiprintf_r+0x150>
 800a650:	9b04      	ldr	r3, [sp, #16]
 800a652:	eba0 000a 	sub.w	r0, r0, sl
 800a656:	2240      	movs	r2, #64	@ 0x40
 800a658:	4082      	lsls	r2, r0
 800a65a:	4313      	orrs	r3, r2
 800a65c:	3401      	adds	r4, #1
 800a65e:	9304      	str	r3, [sp, #16]
 800a660:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a664:	4824      	ldr	r0, [pc, #144]	@ (800a6f8 <_svfiprintf_r+0x1e8>)
 800a666:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a66a:	2206      	movs	r2, #6
 800a66c:	f7f5 fde8 	bl	8000240 <memchr>
 800a670:	2800      	cmp	r0, #0
 800a672:	d036      	beq.n	800a6e2 <_svfiprintf_r+0x1d2>
 800a674:	4b21      	ldr	r3, [pc, #132]	@ (800a6fc <_svfiprintf_r+0x1ec>)
 800a676:	bb1b      	cbnz	r3, 800a6c0 <_svfiprintf_r+0x1b0>
 800a678:	9b03      	ldr	r3, [sp, #12]
 800a67a:	3307      	adds	r3, #7
 800a67c:	f023 0307 	bic.w	r3, r3, #7
 800a680:	3308      	adds	r3, #8
 800a682:	9303      	str	r3, [sp, #12]
 800a684:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a686:	4433      	add	r3, r6
 800a688:	9309      	str	r3, [sp, #36]	@ 0x24
 800a68a:	e76a      	b.n	800a562 <_svfiprintf_r+0x52>
 800a68c:	fb0c 3202 	mla	r2, ip, r2, r3
 800a690:	460c      	mov	r4, r1
 800a692:	2001      	movs	r0, #1
 800a694:	e7a8      	b.n	800a5e8 <_svfiprintf_r+0xd8>
 800a696:	2300      	movs	r3, #0
 800a698:	3401      	adds	r4, #1
 800a69a:	9305      	str	r3, [sp, #20]
 800a69c:	4619      	mov	r1, r3
 800a69e:	f04f 0c0a 	mov.w	ip, #10
 800a6a2:	4620      	mov	r0, r4
 800a6a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a6a8:	3a30      	subs	r2, #48	@ 0x30
 800a6aa:	2a09      	cmp	r2, #9
 800a6ac:	d903      	bls.n	800a6b6 <_svfiprintf_r+0x1a6>
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d0c6      	beq.n	800a640 <_svfiprintf_r+0x130>
 800a6b2:	9105      	str	r1, [sp, #20]
 800a6b4:	e7c4      	b.n	800a640 <_svfiprintf_r+0x130>
 800a6b6:	fb0c 2101 	mla	r1, ip, r1, r2
 800a6ba:	4604      	mov	r4, r0
 800a6bc:	2301      	movs	r3, #1
 800a6be:	e7f0      	b.n	800a6a2 <_svfiprintf_r+0x192>
 800a6c0:	ab03      	add	r3, sp, #12
 800a6c2:	9300      	str	r3, [sp, #0]
 800a6c4:	462a      	mov	r2, r5
 800a6c6:	4b0e      	ldr	r3, [pc, #56]	@ (800a700 <_svfiprintf_r+0x1f0>)
 800a6c8:	a904      	add	r1, sp, #16
 800a6ca:	4638      	mov	r0, r7
 800a6cc:	f3af 8000 	nop.w
 800a6d0:	1c42      	adds	r2, r0, #1
 800a6d2:	4606      	mov	r6, r0
 800a6d4:	d1d6      	bne.n	800a684 <_svfiprintf_r+0x174>
 800a6d6:	89ab      	ldrh	r3, [r5, #12]
 800a6d8:	065b      	lsls	r3, r3, #25
 800a6da:	f53f af2d 	bmi.w	800a538 <_svfiprintf_r+0x28>
 800a6de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a6e0:	e72c      	b.n	800a53c <_svfiprintf_r+0x2c>
 800a6e2:	ab03      	add	r3, sp, #12
 800a6e4:	9300      	str	r3, [sp, #0]
 800a6e6:	462a      	mov	r2, r5
 800a6e8:	4b05      	ldr	r3, [pc, #20]	@ (800a700 <_svfiprintf_r+0x1f0>)
 800a6ea:	a904      	add	r1, sp, #16
 800a6ec:	4638      	mov	r0, r7
 800a6ee:	f000 f91b 	bl	800a928 <_printf_i>
 800a6f2:	e7ed      	b.n	800a6d0 <_svfiprintf_r+0x1c0>
 800a6f4:	0800b04c 	.word	0x0800b04c
 800a6f8:	0800b056 	.word	0x0800b056
 800a6fc:	00000000 	.word	0x00000000
 800a700:	0800a459 	.word	0x0800a459
 800a704:	0800b052 	.word	0x0800b052

0800a708 <sbrk_aligned>:
 800a708:	b570      	push	{r4, r5, r6, lr}
 800a70a:	4e0f      	ldr	r6, [pc, #60]	@ (800a748 <sbrk_aligned+0x40>)
 800a70c:	460c      	mov	r4, r1
 800a70e:	6831      	ldr	r1, [r6, #0]
 800a710:	4605      	mov	r5, r0
 800a712:	b911      	cbnz	r1, 800a71a <sbrk_aligned+0x12>
 800a714:	f000 fa7a 	bl	800ac0c <_sbrk_r>
 800a718:	6030      	str	r0, [r6, #0]
 800a71a:	4621      	mov	r1, r4
 800a71c:	4628      	mov	r0, r5
 800a71e:	f000 fa75 	bl	800ac0c <_sbrk_r>
 800a722:	1c43      	adds	r3, r0, #1
 800a724:	d103      	bne.n	800a72e <sbrk_aligned+0x26>
 800a726:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800a72a:	4620      	mov	r0, r4
 800a72c:	bd70      	pop	{r4, r5, r6, pc}
 800a72e:	1cc4      	adds	r4, r0, #3
 800a730:	f024 0403 	bic.w	r4, r4, #3
 800a734:	42a0      	cmp	r0, r4
 800a736:	d0f8      	beq.n	800a72a <sbrk_aligned+0x22>
 800a738:	1a21      	subs	r1, r4, r0
 800a73a:	4628      	mov	r0, r5
 800a73c:	f000 fa66 	bl	800ac0c <_sbrk_r>
 800a740:	3001      	adds	r0, #1
 800a742:	d1f2      	bne.n	800a72a <sbrk_aligned+0x22>
 800a744:	e7ef      	b.n	800a726 <sbrk_aligned+0x1e>
 800a746:	bf00      	nop
 800a748:	20002748 	.word	0x20002748

0800a74c <_malloc_r>:
 800a74c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a750:	1ccd      	adds	r5, r1, #3
 800a752:	f025 0503 	bic.w	r5, r5, #3
 800a756:	3508      	adds	r5, #8
 800a758:	2d0c      	cmp	r5, #12
 800a75a:	bf38      	it	cc
 800a75c:	250c      	movcc	r5, #12
 800a75e:	2d00      	cmp	r5, #0
 800a760:	4606      	mov	r6, r0
 800a762:	db01      	blt.n	800a768 <_malloc_r+0x1c>
 800a764:	42a9      	cmp	r1, r5
 800a766:	d904      	bls.n	800a772 <_malloc_r+0x26>
 800a768:	230c      	movs	r3, #12
 800a76a:	6033      	str	r3, [r6, #0]
 800a76c:	2000      	movs	r0, #0
 800a76e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a772:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a848 <_malloc_r+0xfc>
 800a776:	f000 f9f5 	bl	800ab64 <__malloc_lock>
 800a77a:	f8d8 3000 	ldr.w	r3, [r8]
 800a77e:	461c      	mov	r4, r3
 800a780:	bb44      	cbnz	r4, 800a7d4 <_malloc_r+0x88>
 800a782:	4629      	mov	r1, r5
 800a784:	4630      	mov	r0, r6
 800a786:	f7ff ffbf 	bl	800a708 <sbrk_aligned>
 800a78a:	1c43      	adds	r3, r0, #1
 800a78c:	4604      	mov	r4, r0
 800a78e:	d158      	bne.n	800a842 <_malloc_r+0xf6>
 800a790:	f8d8 4000 	ldr.w	r4, [r8]
 800a794:	4627      	mov	r7, r4
 800a796:	2f00      	cmp	r7, #0
 800a798:	d143      	bne.n	800a822 <_malloc_r+0xd6>
 800a79a:	2c00      	cmp	r4, #0
 800a79c:	d04b      	beq.n	800a836 <_malloc_r+0xea>
 800a79e:	6823      	ldr	r3, [r4, #0]
 800a7a0:	4639      	mov	r1, r7
 800a7a2:	4630      	mov	r0, r6
 800a7a4:	eb04 0903 	add.w	r9, r4, r3
 800a7a8:	f000 fa30 	bl	800ac0c <_sbrk_r>
 800a7ac:	4581      	cmp	r9, r0
 800a7ae:	d142      	bne.n	800a836 <_malloc_r+0xea>
 800a7b0:	6821      	ldr	r1, [r4, #0]
 800a7b2:	1a6d      	subs	r5, r5, r1
 800a7b4:	4629      	mov	r1, r5
 800a7b6:	4630      	mov	r0, r6
 800a7b8:	f7ff ffa6 	bl	800a708 <sbrk_aligned>
 800a7bc:	3001      	adds	r0, #1
 800a7be:	d03a      	beq.n	800a836 <_malloc_r+0xea>
 800a7c0:	6823      	ldr	r3, [r4, #0]
 800a7c2:	442b      	add	r3, r5
 800a7c4:	6023      	str	r3, [r4, #0]
 800a7c6:	f8d8 3000 	ldr.w	r3, [r8]
 800a7ca:	685a      	ldr	r2, [r3, #4]
 800a7cc:	bb62      	cbnz	r2, 800a828 <_malloc_r+0xdc>
 800a7ce:	f8c8 7000 	str.w	r7, [r8]
 800a7d2:	e00f      	b.n	800a7f4 <_malloc_r+0xa8>
 800a7d4:	6822      	ldr	r2, [r4, #0]
 800a7d6:	1b52      	subs	r2, r2, r5
 800a7d8:	d420      	bmi.n	800a81c <_malloc_r+0xd0>
 800a7da:	2a0b      	cmp	r2, #11
 800a7dc:	d917      	bls.n	800a80e <_malloc_r+0xc2>
 800a7de:	1961      	adds	r1, r4, r5
 800a7e0:	42a3      	cmp	r3, r4
 800a7e2:	6025      	str	r5, [r4, #0]
 800a7e4:	bf18      	it	ne
 800a7e6:	6059      	strne	r1, [r3, #4]
 800a7e8:	6863      	ldr	r3, [r4, #4]
 800a7ea:	bf08      	it	eq
 800a7ec:	f8c8 1000 	streq.w	r1, [r8]
 800a7f0:	5162      	str	r2, [r4, r5]
 800a7f2:	604b      	str	r3, [r1, #4]
 800a7f4:	4630      	mov	r0, r6
 800a7f6:	f000 f9bb 	bl	800ab70 <__malloc_unlock>
 800a7fa:	f104 000b 	add.w	r0, r4, #11
 800a7fe:	1d23      	adds	r3, r4, #4
 800a800:	f020 0007 	bic.w	r0, r0, #7
 800a804:	1ac2      	subs	r2, r0, r3
 800a806:	bf1c      	itt	ne
 800a808:	1a1b      	subne	r3, r3, r0
 800a80a:	50a3      	strne	r3, [r4, r2]
 800a80c:	e7af      	b.n	800a76e <_malloc_r+0x22>
 800a80e:	6862      	ldr	r2, [r4, #4]
 800a810:	42a3      	cmp	r3, r4
 800a812:	bf0c      	ite	eq
 800a814:	f8c8 2000 	streq.w	r2, [r8]
 800a818:	605a      	strne	r2, [r3, #4]
 800a81a:	e7eb      	b.n	800a7f4 <_malloc_r+0xa8>
 800a81c:	4623      	mov	r3, r4
 800a81e:	6864      	ldr	r4, [r4, #4]
 800a820:	e7ae      	b.n	800a780 <_malloc_r+0x34>
 800a822:	463c      	mov	r4, r7
 800a824:	687f      	ldr	r7, [r7, #4]
 800a826:	e7b6      	b.n	800a796 <_malloc_r+0x4a>
 800a828:	461a      	mov	r2, r3
 800a82a:	685b      	ldr	r3, [r3, #4]
 800a82c:	42a3      	cmp	r3, r4
 800a82e:	d1fb      	bne.n	800a828 <_malloc_r+0xdc>
 800a830:	2300      	movs	r3, #0
 800a832:	6053      	str	r3, [r2, #4]
 800a834:	e7de      	b.n	800a7f4 <_malloc_r+0xa8>
 800a836:	230c      	movs	r3, #12
 800a838:	6033      	str	r3, [r6, #0]
 800a83a:	4630      	mov	r0, r6
 800a83c:	f000 f998 	bl	800ab70 <__malloc_unlock>
 800a840:	e794      	b.n	800a76c <_malloc_r+0x20>
 800a842:	6005      	str	r5, [r0, #0]
 800a844:	e7d6      	b.n	800a7f4 <_malloc_r+0xa8>
 800a846:	bf00      	nop
 800a848:	2000274c 	.word	0x2000274c

0800a84c <_printf_common>:
 800a84c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a850:	4616      	mov	r6, r2
 800a852:	4698      	mov	r8, r3
 800a854:	688a      	ldr	r2, [r1, #8]
 800a856:	690b      	ldr	r3, [r1, #16]
 800a858:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a85c:	4293      	cmp	r3, r2
 800a85e:	bfb8      	it	lt
 800a860:	4613      	movlt	r3, r2
 800a862:	6033      	str	r3, [r6, #0]
 800a864:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a868:	4607      	mov	r7, r0
 800a86a:	460c      	mov	r4, r1
 800a86c:	b10a      	cbz	r2, 800a872 <_printf_common+0x26>
 800a86e:	3301      	adds	r3, #1
 800a870:	6033      	str	r3, [r6, #0]
 800a872:	6823      	ldr	r3, [r4, #0]
 800a874:	0699      	lsls	r1, r3, #26
 800a876:	bf42      	ittt	mi
 800a878:	6833      	ldrmi	r3, [r6, #0]
 800a87a:	3302      	addmi	r3, #2
 800a87c:	6033      	strmi	r3, [r6, #0]
 800a87e:	6825      	ldr	r5, [r4, #0]
 800a880:	f015 0506 	ands.w	r5, r5, #6
 800a884:	d106      	bne.n	800a894 <_printf_common+0x48>
 800a886:	f104 0a19 	add.w	sl, r4, #25
 800a88a:	68e3      	ldr	r3, [r4, #12]
 800a88c:	6832      	ldr	r2, [r6, #0]
 800a88e:	1a9b      	subs	r3, r3, r2
 800a890:	42ab      	cmp	r3, r5
 800a892:	dc26      	bgt.n	800a8e2 <_printf_common+0x96>
 800a894:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a898:	6822      	ldr	r2, [r4, #0]
 800a89a:	3b00      	subs	r3, #0
 800a89c:	bf18      	it	ne
 800a89e:	2301      	movne	r3, #1
 800a8a0:	0692      	lsls	r2, r2, #26
 800a8a2:	d42b      	bmi.n	800a8fc <_printf_common+0xb0>
 800a8a4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a8a8:	4641      	mov	r1, r8
 800a8aa:	4638      	mov	r0, r7
 800a8ac:	47c8      	blx	r9
 800a8ae:	3001      	adds	r0, #1
 800a8b0:	d01e      	beq.n	800a8f0 <_printf_common+0xa4>
 800a8b2:	6823      	ldr	r3, [r4, #0]
 800a8b4:	6922      	ldr	r2, [r4, #16]
 800a8b6:	f003 0306 	and.w	r3, r3, #6
 800a8ba:	2b04      	cmp	r3, #4
 800a8bc:	bf02      	ittt	eq
 800a8be:	68e5      	ldreq	r5, [r4, #12]
 800a8c0:	6833      	ldreq	r3, [r6, #0]
 800a8c2:	1aed      	subeq	r5, r5, r3
 800a8c4:	68a3      	ldr	r3, [r4, #8]
 800a8c6:	bf0c      	ite	eq
 800a8c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a8cc:	2500      	movne	r5, #0
 800a8ce:	4293      	cmp	r3, r2
 800a8d0:	bfc4      	itt	gt
 800a8d2:	1a9b      	subgt	r3, r3, r2
 800a8d4:	18ed      	addgt	r5, r5, r3
 800a8d6:	2600      	movs	r6, #0
 800a8d8:	341a      	adds	r4, #26
 800a8da:	42b5      	cmp	r5, r6
 800a8dc:	d11a      	bne.n	800a914 <_printf_common+0xc8>
 800a8de:	2000      	movs	r0, #0
 800a8e0:	e008      	b.n	800a8f4 <_printf_common+0xa8>
 800a8e2:	2301      	movs	r3, #1
 800a8e4:	4652      	mov	r2, sl
 800a8e6:	4641      	mov	r1, r8
 800a8e8:	4638      	mov	r0, r7
 800a8ea:	47c8      	blx	r9
 800a8ec:	3001      	adds	r0, #1
 800a8ee:	d103      	bne.n	800a8f8 <_printf_common+0xac>
 800a8f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a8f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a8f8:	3501      	adds	r5, #1
 800a8fa:	e7c6      	b.n	800a88a <_printf_common+0x3e>
 800a8fc:	18e1      	adds	r1, r4, r3
 800a8fe:	1c5a      	adds	r2, r3, #1
 800a900:	2030      	movs	r0, #48	@ 0x30
 800a902:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a906:	4422      	add	r2, r4
 800a908:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a90c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a910:	3302      	adds	r3, #2
 800a912:	e7c7      	b.n	800a8a4 <_printf_common+0x58>
 800a914:	2301      	movs	r3, #1
 800a916:	4622      	mov	r2, r4
 800a918:	4641      	mov	r1, r8
 800a91a:	4638      	mov	r0, r7
 800a91c:	47c8      	blx	r9
 800a91e:	3001      	adds	r0, #1
 800a920:	d0e6      	beq.n	800a8f0 <_printf_common+0xa4>
 800a922:	3601      	adds	r6, #1
 800a924:	e7d9      	b.n	800a8da <_printf_common+0x8e>
	...

0800a928 <_printf_i>:
 800a928:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a92c:	7e0f      	ldrb	r7, [r1, #24]
 800a92e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a930:	2f78      	cmp	r7, #120	@ 0x78
 800a932:	4691      	mov	r9, r2
 800a934:	4680      	mov	r8, r0
 800a936:	460c      	mov	r4, r1
 800a938:	469a      	mov	sl, r3
 800a93a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a93e:	d807      	bhi.n	800a950 <_printf_i+0x28>
 800a940:	2f62      	cmp	r7, #98	@ 0x62
 800a942:	d80a      	bhi.n	800a95a <_printf_i+0x32>
 800a944:	2f00      	cmp	r7, #0
 800a946:	f000 80d1 	beq.w	800aaec <_printf_i+0x1c4>
 800a94a:	2f58      	cmp	r7, #88	@ 0x58
 800a94c:	f000 80b8 	beq.w	800aac0 <_printf_i+0x198>
 800a950:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a954:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a958:	e03a      	b.n	800a9d0 <_printf_i+0xa8>
 800a95a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a95e:	2b15      	cmp	r3, #21
 800a960:	d8f6      	bhi.n	800a950 <_printf_i+0x28>
 800a962:	a101      	add	r1, pc, #4	@ (adr r1, 800a968 <_printf_i+0x40>)
 800a964:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a968:	0800a9c1 	.word	0x0800a9c1
 800a96c:	0800a9d5 	.word	0x0800a9d5
 800a970:	0800a951 	.word	0x0800a951
 800a974:	0800a951 	.word	0x0800a951
 800a978:	0800a951 	.word	0x0800a951
 800a97c:	0800a951 	.word	0x0800a951
 800a980:	0800a9d5 	.word	0x0800a9d5
 800a984:	0800a951 	.word	0x0800a951
 800a988:	0800a951 	.word	0x0800a951
 800a98c:	0800a951 	.word	0x0800a951
 800a990:	0800a951 	.word	0x0800a951
 800a994:	0800aad3 	.word	0x0800aad3
 800a998:	0800a9ff 	.word	0x0800a9ff
 800a99c:	0800aa8d 	.word	0x0800aa8d
 800a9a0:	0800a951 	.word	0x0800a951
 800a9a4:	0800a951 	.word	0x0800a951
 800a9a8:	0800aaf5 	.word	0x0800aaf5
 800a9ac:	0800a951 	.word	0x0800a951
 800a9b0:	0800a9ff 	.word	0x0800a9ff
 800a9b4:	0800a951 	.word	0x0800a951
 800a9b8:	0800a951 	.word	0x0800a951
 800a9bc:	0800aa95 	.word	0x0800aa95
 800a9c0:	6833      	ldr	r3, [r6, #0]
 800a9c2:	1d1a      	adds	r2, r3, #4
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	6032      	str	r2, [r6, #0]
 800a9c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a9cc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a9d0:	2301      	movs	r3, #1
 800a9d2:	e09c      	b.n	800ab0e <_printf_i+0x1e6>
 800a9d4:	6833      	ldr	r3, [r6, #0]
 800a9d6:	6820      	ldr	r0, [r4, #0]
 800a9d8:	1d19      	adds	r1, r3, #4
 800a9da:	6031      	str	r1, [r6, #0]
 800a9dc:	0606      	lsls	r6, r0, #24
 800a9de:	d501      	bpl.n	800a9e4 <_printf_i+0xbc>
 800a9e0:	681d      	ldr	r5, [r3, #0]
 800a9e2:	e003      	b.n	800a9ec <_printf_i+0xc4>
 800a9e4:	0645      	lsls	r5, r0, #25
 800a9e6:	d5fb      	bpl.n	800a9e0 <_printf_i+0xb8>
 800a9e8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a9ec:	2d00      	cmp	r5, #0
 800a9ee:	da03      	bge.n	800a9f8 <_printf_i+0xd0>
 800a9f0:	232d      	movs	r3, #45	@ 0x2d
 800a9f2:	426d      	negs	r5, r5
 800a9f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a9f8:	4858      	ldr	r0, [pc, #352]	@ (800ab5c <_printf_i+0x234>)
 800a9fa:	230a      	movs	r3, #10
 800a9fc:	e011      	b.n	800aa22 <_printf_i+0xfa>
 800a9fe:	6821      	ldr	r1, [r4, #0]
 800aa00:	6833      	ldr	r3, [r6, #0]
 800aa02:	0608      	lsls	r0, r1, #24
 800aa04:	f853 5b04 	ldr.w	r5, [r3], #4
 800aa08:	d402      	bmi.n	800aa10 <_printf_i+0xe8>
 800aa0a:	0649      	lsls	r1, r1, #25
 800aa0c:	bf48      	it	mi
 800aa0e:	b2ad      	uxthmi	r5, r5
 800aa10:	2f6f      	cmp	r7, #111	@ 0x6f
 800aa12:	4852      	ldr	r0, [pc, #328]	@ (800ab5c <_printf_i+0x234>)
 800aa14:	6033      	str	r3, [r6, #0]
 800aa16:	bf14      	ite	ne
 800aa18:	230a      	movne	r3, #10
 800aa1a:	2308      	moveq	r3, #8
 800aa1c:	2100      	movs	r1, #0
 800aa1e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800aa22:	6866      	ldr	r6, [r4, #4]
 800aa24:	60a6      	str	r6, [r4, #8]
 800aa26:	2e00      	cmp	r6, #0
 800aa28:	db05      	blt.n	800aa36 <_printf_i+0x10e>
 800aa2a:	6821      	ldr	r1, [r4, #0]
 800aa2c:	432e      	orrs	r6, r5
 800aa2e:	f021 0104 	bic.w	r1, r1, #4
 800aa32:	6021      	str	r1, [r4, #0]
 800aa34:	d04b      	beq.n	800aace <_printf_i+0x1a6>
 800aa36:	4616      	mov	r6, r2
 800aa38:	fbb5 f1f3 	udiv	r1, r5, r3
 800aa3c:	fb03 5711 	mls	r7, r3, r1, r5
 800aa40:	5dc7      	ldrb	r7, [r0, r7]
 800aa42:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800aa46:	462f      	mov	r7, r5
 800aa48:	42bb      	cmp	r3, r7
 800aa4a:	460d      	mov	r5, r1
 800aa4c:	d9f4      	bls.n	800aa38 <_printf_i+0x110>
 800aa4e:	2b08      	cmp	r3, #8
 800aa50:	d10b      	bne.n	800aa6a <_printf_i+0x142>
 800aa52:	6823      	ldr	r3, [r4, #0]
 800aa54:	07df      	lsls	r7, r3, #31
 800aa56:	d508      	bpl.n	800aa6a <_printf_i+0x142>
 800aa58:	6923      	ldr	r3, [r4, #16]
 800aa5a:	6861      	ldr	r1, [r4, #4]
 800aa5c:	4299      	cmp	r1, r3
 800aa5e:	bfde      	ittt	le
 800aa60:	2330      	movle	r3, #48	@ 0x30
 800aa62:	f806 3c01 	strble.w	r3, [r6, #-1]
 800aa66:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800aa6a:	1b92      	subs	r2, r2, r6
 800aa6c:	6122      	str	r2, [r4, #16]
 800aa6e:	f8cd a000 	str.w	sl, [sp]
 800aa72:	464b      	mov	r3, r9
 800aa74:	aa03      	add	r2, sp, #12
 800aa76:	4621      	mov	r1, r4
 800aa78:	4640      	mov	r0, r8
 800aa7a:	f7ff fee7 	bl	800a84c <_printf_common>
 800aa7e:	3001      	adds	r0, #1
 800aa80:	d14a      	bne.n	800ab18 <_printf_i+0x1f0>
 800aa82:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800aa86:	b004      	add	sp, #16
 800aa88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa8c:	6823      	ldr	r3, [r4, #0]
 800aa8e:	f043 0320 	orr.w	r3, r3, #32
 800aa92:	6023      	str	r3, [r4, #0]
 800aa94:	4832      	ldr	r0, [pc, #200]	@ (800ab60 <_printf_i+0x238>)
 800aa96:	2778      	movs	r7, #120	@ 0x78
 800aa98:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800aa9c:	6823      	ldr	r3, [r4, #0]
 800aa9e:	6831      	ldr	r1, [r6, #0]
 800aaa0:	061f      	lsls	r7, r3, #24
 800aaa2:	f851 5b04 	ldr.w	r5, [r1], #4
 800aaa6:	d402      	bmi.n	800aaae <_printf_i+0x186>
 800aaa8:	065f      	lsls	r7, r3, #25
 800aaaa:	bf48      	it	mi
 800aaac:	b2ad      	uxthmi	r5, r5
 800aaae:	6031      	str	r1, [r6, #0]
 800aab0:	07d9      	lsls	r1, r3, #31
 800aab2:	bf44      	itt	mi
 800aab4:	f043 0320 	orrmi.w	r3, r3, #32
 800aab8:	6023      	strmi	r3, [r4, #0]
 800aaba:	b11d      	cbz	r5, 800aac4 <_printf_i+0x19c>
 800aabc:	2310      	movs	r3, #16
 800aabe:	e7ad      	b.n	800aa1c <_printf_i+0xf4>
 800aac0:	4826      	ldr	r0, [pc, #152]	@ (800ab5c <_printf_i+0x234>)
 800aac2:	e7e9      	b.n	800aa98 <_printf_i+0x170>
 800aac4:	6823      	ldr	r3, [r4, #0]
 800aac6:	f023 0320 	bic.w	r3, r3, #32
 800aaca:	6023      	str	r3, [r4, #0]
 800aacc:	e7f6      	b.n	800aabc <_printf_i+0x194>
 800aace:	4616      	mov	r6, r2
 800aad0:	e7bd      	b.n	800aa4e <_printf_i+0x126>
 800aad2:	6833      	ldr	r3, [r6, #0]
 800aad4:	6825      	ldr	r5, [r4, #0]
 800aad6:	6961      	ldr	r1, [r4, #20]
 800aad8:	1d18      	adds	r0, r3, #4
 800aada:	6030      	str	r0, [r6, #0]
 800aadc:	062e      	lsls	r6, r5, #24
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	d501      	bpl.n	800aae6 <_printf_i+0x1be>
 800aae2:	6019      	str	r1, [r3, #0]
 800aae4:	e002      	b.n	800aaec <_printf_i+0x1c4>
 800aae6:	0668      	lsls	r0, r5, #25
 800aae8:	d5fb      	bpl.n	800aae2 <_printf_i+0x1ba>
 800aaea:	8019      	strh	r1, [r3, #0]
 800aaec:	2300      	movs	r3, #0
 800aaee:	6123      	str	r3, [r4, #16]
 800aaf0:	4616      	mov	r6, r2
 800aaf2:	e7bc      	b.n	800aa6e <_printf_i+0x146>
 800aaf4:	6833      	ldr	r3, [r6, #0]
 800aaf6:	1d1a      	adds	r2, r3, #4
 800aaf8:	6032      	str	r2, [r6, #0]
 800aafa:	681e      	ldr	r6, [r3, #0]
 800aafc:	6862      	ldr	r2, [r4, #4]
 800aafe:	2100      	movs	r1, #0
 800ab00:	4630      	mov	r0, r6
 800ab02:	f7f5 fb9d 	bl	8000240 <memchr>
 800ab06:	b108      	cbz	r0, 800ab0c <_printf_i+0x1e4>
 800ab08:	1b80      	subs	r0, r0, r6
 800ab0a:	6060      	str	r0, [r4, #4]
 800ab0c:	6863      	ldr	r3, [r4, #4]
 800ab0e:	6123      	str	r3, [r4, #16]
 800ab10:	2300      	movs	r3, #0
 800ab12:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ab16:	e7aa      	b.n	800aa6e <_printf_i+0x146>
 800ab18:	6923      	ldr	r3, [r4, #16]
 800ab1a:	4632      	mov	r2, r6
 800ab1c:	4649      	mov	r1, r9
 800ab1e:	4640      	mov	r0, r8
 800ab20:	47d0      	blx	sl
 800ab22:	3001      	adds	r0, #1
 800ab24:	d0ad      	beq.n	800aa82 <_printf_i+0x15a>
 800ab26:	6823      	ldr	r3, [r4, #0]
 800ab28:	079b      	lsls	r3, r3, #30
 800ab2a:	d413      	bmi.n	800ab54 <_printf_i+0x22c>
 800ab2c:	68e0      	ldr	r0, [r4, #12]
 800ab2e:	9b03      	ldr	r3, [sp, #12]
 800ab30:	4298      	cmp	r0, r3
 800ab32:	bfb8      	it	lt
 800ab34:	4618      	movlt	r0, r3
 800ab36:	e7a6      	b.n	800aa86 <_printf_i+0x15e>
 800ab38:	2301      	movs	r3, #1
 800ab3a:	4632      	mov	r2, r6
 800ab3c:	4649      	mov	r1, r9
 800ab3e:	4640      	mov	r0, r8
 800ab40:	47d0      	blx	sl
 800ab42:	3001      	adds	r0, #1
 800ab44:	d09d      	beq.n	800aa82 <_printf_i+0x15a>
 800ab46:	3501      	adds	r5, #1
 800ab48:	68e3      	ldr	r3, [r4, #12]
 800ab4a:	9903      	ldr	r1, [sp, #12]
 800ab4c:	1a5b      	subs	r3, r3, r1
 800ab4e:	42ab      	cmp	r3, r5
 800ab50:	dcf2      	bgt.n	800ab38 <_printf_i+0x210>
 800ab52:	e7eb      	b.n	800ab2c <_printf_i+0x204>
 800ab54:	2500      	movs	r5, #0
 800ab56:	f104 0619 	add.w	r6, r4, #25
 800ab5a:	e7f5      	b.n	800ab48 <_printf_i+0x220>
 800ab5c:	0800b05d 	.word	0x0800b05d
 800ab60:	0800b06e 	.word	0x0800b06e

0800ab64 <__malloc_lock>:
 800ab64:	4801      	ldr	r0, [pc, #4]	@ (800ab6c <__malloc_lock+0x8>)
 800ab66:	f7ff bc67 	b.w	800a438 <__retarget_lock_acquire_recursive>
 800ab6a:	bf00      	nop
 800ab6c:	20002744 	.word	0x20002744

0800ab70 <__malloc_unlock>:
 800ab70:	4801      	ldr	r0, [pc, #4]	@ (800ab78 <__malloc_unlock+0x8>)
 800ab72:	f7ff bc62 	b.w	800a43a <__retarget_lock_release_recursive>
 800ab76:	bf00      	nop
 800ab78:	20002744 	.word	0x20002744

0800ab7c <_realloc_r>:
 800ab7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab80:	4607      	mov	r7, r0
 800ab82:	4614      	mov	r4, r2
 800ab84:	460d      	mov	r5, r1
 800ab86:	b921      	cbnz	r1, 800ab92 <_realloc_r+0x16>
 800ab88:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ab8c:	4611      	mov	r1, r2
 800ab8e:	f7ff bddd 	b.w	800a74c <_malloc_r>
 800ab92:	b92a      	cbnz	r2, 800aba0 <_realloc_r+0x24>
 800ab94:	f000 f84a 	bl	800ac2c <_free_r>
 800ab98:	4625      	mov	r5, r4
 800ab9a:	4628      	mov	r0, r5
 800ab9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aba0:	f000 f88e 	bl	800acc0 <_malloc_usable_size_r>
 800aba4:	4284      	cmp	r4, r0
 800aba6:	4606      	mov	r6, r0
 800aba8:	d802      	bhi.n	800abb0 <_realloc_r+0x34>
 800abaa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800abae:	d8f4      	bhi.n	800ab9a <_realloc_r+0x1e>
 800abb0:	4621      	mov	r1, r4
 800abb2:	4638      	mov	r0, r7
 800abb4:	f7ff fdca 	bl	800a74c <_malloc_r>
 800abb8:	4680      	mov	r8, r0
 800abba:	b908      	cbnz	r0, 800abc0 <_realloc_r+0x44>
 800abbc:	4645      	mov	r5, r8
 800abbe:	e7ec      	b.n	800ab9a <_realloc_r+0x1e>
 800abc0:	42b4      	cmp	r4, r6
 800abc2:	4622      	mov	r2, r4
 800abc4:	4629      	mov	r1, r5
 800abc6:	bf28      	it	cs
 800abc8:	4632      	movcs	r2, r6
 800abca:	f7ff fc37 	bl	800a43c <memcpy>
 800abce:	4629      	mov	r1, r5
 800abd0:	4638      	mov	r0, r7
 800abd2:	f000 f82b 	bl	800ac2c <_free_r>
 800abd6:	e7f1      	b.n	800abbc <_realloc_r+0x40>

0800abd8 <memmove>:
 800abd8:	4288      	cmp	r0, r1
 800abda:	b510      	push	{r4, lr}
 800abdc:	eb01 0402 	add.w	r4, r1, r2
 800abe0:	d902      	bls.n	800abe8 <memmove+0x10>
 800abe2:	4284      	cmp	r4, r0
 800abe4:	4623      	mov	r3, r4
 800abe6:	d807      	bhi.n	800abf8 <memmove+0x20>
 800abe8:	1e43      	subs	r3, r0, #1
 800abea:	42a1      	cmp	r1, r4
 800abec:	d008      	beq.n	800ac00 <memmove+0x28>
 800abee:	f811 2b01 	ldrb.w	r2, [r1], #1
 800abf2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800abf6:	e7f8      	b.n	800abea <memmove+0x12>
 800abf8:	4402      	add	r2, r0
 800abfa:	4601      	mov	r1, r0
 800abfc:	428a      	cmp	r2, r1
 800abfe:	d100      	bne.n	800ac02 <memmove+0x2a>
 800ac00:	bd10      	pop	{r4, pc}
 800ac02:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ac06:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ac0a:	e7f7      	b.n	800abfc <memmove+0x24>

0800ac0c <_sbrk_r>:
 800ac0c:	b538      	push	{r3, r4, r5, lr}
 800ac0e:	4d06      	ldr	r5, [pc, #24]	@ (800ac28 <_sbrk_r+0x1c>)
 800ac10:	2300      	movs	r3, #0
 800ac12:	4604      	mov	r4, r0
 800ac14:	4608      	mov	r0, r1
 800ac16:	602b      	str	r3, [r5, #0]
 800ac18:	f7f8 febc 	bl	8003994 <_sbrk>
 800ac1c:	1c43      	adds	r3, r0, #1
 800ac1e:	d102      	bne.n	800ac26 <_sbrk_r+0x1a>
 800ac20:	682b      	ldr	r3, [r5, #0]
 800ac22:	b103      	cbz	r3, 800ac26 <_sbrk_r+0x1a>
 800ac24:	6023      	str	r3, [r4, #0]
 800ac26:	bd38      	pop	{r3, r4, r5, pc}
 800ac28:	20002750 	.word	0x20002750

0800ac2c <_free_r>:
 800ac2c:	b538      	push	{r3, r4, r5, lr}
 800ac2e:	4605      	mov	r5, r0
 800ac30:	2900      	cmp	r1, #0
 800ac32:	d041      	beq.n	800acb8 <_free_r+0x8c>
 800ac34:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ac38:	1f0c      	subs	r4, r1, #4
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	bfb8      	it	lt
 800ac3e:	18e4      	addlt	r4, r4, r3
 800ac40:	f7ff ff90 	bl	800ab64 <__malloc_lock>
 800ac44:	4a1d      	ldr	r2, [pc, #116]	@ (800acbc <_free_r+0x90>)
 800ac46:	6813      	ldr	r3, [r2, #0]
 800ac48:	b933      	cbnz	r3, 800ac58 <_free_r+0x2c>
 800ac4a:	6063      	str	r3, [r4, #4]
 800ac4c:	6014      	str	r4, [r2, #0]
 800ac4e:	4628      	mov	r0, r5
 800ac50:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ac54:	f7ff bf8c 	b.w	800ab70 <__malloc_unlock>
 800ac58:	42a3      	cmp	r3, r4
 800ac5a:	d908      	bls.n	800ac6e <_free_r+0x42>
 800ac5c:	6820      	ldr	r0, [r4, #0]
 800ac5e:	1821      	adds	r1, r4, r0
 800ac60:	428b      	cmp	r3, r1
 800ac62:	bf01      	itttt	eq
 800ac64:	6819      	ldreq	r1, [r3, #0]
 800ac66:	685b      	ldreq	r3, [r3, #4]
 800ac68:	1809      	addeq	r1, r1, r0
 800ac6a:	6021      	streq	r1, [r4, #0]
 800ac6c:	e7ed      	b.n	800ac4a <_free_r+0x1e>
 800ac6e:	461a      	mov	r2, r3
 800ac70:	685b      	ldr	r3, [r3, #4]
 800ac72:	b10b      	cbz	r3, 800ac78 <_free_r+0x4c>
 800ac74:	42a3      	cmp	r3, r4
 800ac76:	d9fa      	bls.n	800ac6e <_free_r+0x42>
 800ac78:	6811      	ldr	r1, [r2, #0]
 800ac7a:	1850      	adds	r0, r2, r1
 800ac7c:	42a0      	cmp	r0, r4
 800ac7e:	d10b      	bne.n	800ac98 <_free_r+0x6c>
 800ac80:	6820      	ldr	r0, [r4, #0]
 800ac82:	4401      	add	r1, r0
 800ac84:	1850      	adds	r0, r2, r1
 800ac86:	4283      	cmp	r3, r0
 800ac88:	6011      	str	r1, [r2, #0]
 800ac8a:	d1e0      	bne.n	800ac4e <_free_r+0x22>
 800ac8c:	6818      	ldr	r0, [r3, #0]
 800ac8e:	685b      	ldr	r3, [r3, #4]
 800ac90:	6053      	str	r3, [r2, #4]
 800ac92:	4408      	add	r0, r1
 800ac94:	6010      	str	r0, [r2, #0]
 800ac96:	e7da      	b.n	800ac4e <_free_r+0x22>
 800ac98:	d902      	bls.n	800aca0 <_free_r+0x74>
 800ac9a:	230c      	movs	r3, #12
 800ac9c:	602b      	str	r3, [r5, #0]
 800ac9e:	e7d6      	b.n	800ac4e <_free_r+0x22>
 800aca0:	6820      	ldr	r0, [r4, #0]
 800aca2:	1821      	adds	r1, r4, r0
 800aca4:	428b      	cmp	r3, r1
 800aca6:	bf04      	itt	eq
 800aca8:	6819      	ldreq	r1, [r3, #0]
 800acaa:	685b      	ldreq	r3, [r3, #4]
 800acac:	6063      	str	r3, [r4, #4]
 800acae:	bf04      	itt	eq
 800acb0:	1809      	addeq	r1, r1, r0
 800acb2:	6021      	streq	r1, [r4, #0]
 800acb4:	6054      	str	r4, [r2, #4]
 800acb6:	e7ca      	b.n	800ac4e <_free_r+0x22>
 800acb8:	bd38      	pop	{r3, r4, r5, pc}
 800acba:	bf00      	nop
 800acbc:	2000274c 	.word	0x2000274c

0800acc0 <_malloc_usable_size_r>:
 800acc0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800acc4:	1f18      	subs	r0, r3, #4
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	bfbc      	itt	lt
 800acca:	580b      	ldrlt	r3, [r1, r0]
 800accc:	18c0      	addlt	r0, r0, r3
 800acce:	4770      	bx	lr

0800acd0 <_init>:
 800acd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acd2:	bf00      	nop
 800acd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800acd6:	bc08      	pop	{r3}
 800acd8:	469e      	mov	lr, r3
 800acda:	4770      	bx	lr

0800acdc <_fini>:
 800acdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acde:	bf00      	nop
 800ace0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ace2:	bc08      	pop	{r3}
 800ace4:	469e      	mov	lr, r3
 800ace6:	4770      	bx	lr
