# Verilog_Projects
Projects completed in Verilog while in attendance at CSUF

![Total Files](https://img.shields.io/github/directory-file-count/jge162/Verilog_Projects?color=4078c0&style=for-the-badge)
![File Size](https://img.shields.io/github/repo-size/jge162/Verilog_Projects?color=4078c0&style=for-the-badge)
![Stars](https://img.shields.io/github/stars/jge162/Verilog_Projects?color=4078c0&style=for-the-badge) 
![GitHub closed pull requests](https://img.shields.io/github/issues-pr-closed/jge162/Verilog_Projects?color=red&label=Closed%20Pull%20requests&logo=GitHub&style=for-the-badge)


(IDE Vivado) 
