// Seed: 822276401
module module_0 (
    output wire id_0,
    output tri id_1,
    output supply1 id_2,
    output supply1 id_3
);
  wire id_5, id_6;
  assign id_1 = -1;
  assign id_6 = id_5;
  wire id_7;
endmodule
module module_1 (
    output wire id_0
);
  wand [-1 : -1  ==  -1] id_2 = -1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wand id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3  = id_2 != id_1;
  assign id_10 = id_1;
  wire id_11;
  ;
endmodule
module module_3 (
    inout logic id_0,
    input tri1  id_1
);
  always #1 id_0 <= -1;
  wire id_3;
  initial begin : LABEL_0
    if (1 - -1) begin : LABEL_1
      id_0 <= 1;
    end
  end
  generate
    assign id_0 = 1;
  endgenerate
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
