INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/a/abhi.bhattacharyya/ecen248/Lab 9/cla_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_carry_lookahead_unit
INFO: [VRFC 10-311] analyzing module carry_lookahead_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/a/abhi.bhattacharyya/ecen248/Lab 9/cla_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generate_propagate_unit
INFO: [VRFC 10-311] analyzing module carry_lookahead_unit
INFO: [VRFC 10-311] analyzing module summation_unit
INFO: [VRFC 10-311] analyzing module carry_lookahead_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/a/abhi.bhattacharyya/ecen248/Lab 9/cla_16bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ugrads/a/abhi.bhattacharyya/ecen248/Lab 9 New/Lab 9 New.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
