verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../zed_hdmi.srcs/sources_1/bd/design_1/ipshared/3242" --include "../../../../zed_hdmi.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../zed_hdmi.srcs/sources_1/bd/design_1/ipshared/b28c/hdl" --include "../../../../zed_hdmi.srcs/sources_1/bd/design_1/ipshared/a4a8/hdl" --include "../../../../zed_hdmi.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../zed_hdmi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../zed_hdmi.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" --include "../../../../zed_hdmi.srcs/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../zed_hdmi.srcs/sources_1/bd/design_1/ipshared/c783/hdl/verilog" --include "../../../../zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/hdl/verilog" --include "../../../../zed_hdmi.gen/sources_1/bd/design_1/ipshared/814a/hdl/verilog" --include "../../../../zed_hdmi.gen/sources_1/bd/design_1/ipshared/1017/hdl/verilog" --include "../../../../zed_hdmi.gen/sources_1/bd/design_1/ipshared/8745/hdl/verilog" --include "../../../../zed_hdmi.gen/sources_1/bd/design_1/ipshared/2340/hdl/verilog" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/sim/design_1_v_axi4s_vid_out_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../zed_hdmi.srcs/sources_1/bd/design_1/ipshared/3242" --include "../../../../zed_hdmi.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../zed_hdmi.srcs/sources_1/bd/design_1/ipshared/b28c/hdl" --include "../../../../zed_hdmi.srcs/sources_1/bd/design_1/ipshared/a4a8/hdl" --include "../../../../zed_hdmi.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../zed_hdmi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../zed_hdmi.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" --include "../../../../zed_hdmi.srcs/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../zed_hdmi.srcs/sources_1/bd/design_1/ipshared/c783/hdl/verilog" --include "../../../../zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/hdl/verilog" --include "../../../../zed_hdmi.gen/sources_1/bd/design_1/ipshared/814a/hdl/verilog" --include "../../../../zed_hdmi.gen/sources_1/bd/design_1/ipshared/1017/hdl/verilog" --include "../../../../zed_hdmi.gen/sources_1/bd/design_1/ipshared/8745/hdl/verilog" --include "../../../../zed_hdmi.gen/sources_1/bd/design_1/ipshared/2340/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_m00e_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../zed_hdmi.srcs/sources_1/bd/design_1/ipshared/3242" --include "../../../../zed_hdmi.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../zed_hdmi.srcs/sources_1/bd/design_1/ipshared/b28c/hdl" --include "../../../../zed_hdmi.srcs/sources_1/bd/design_1/ipshared/a4a8/hdl" --include "../../../../zed_hdmi.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../zed_hdmi.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../zed_hdmi.gen/sources_1/bd/design_1/ipshared/c783/hdl/verilog" --include "../../../../zed_hdmi.srcs/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../zed_hdmi.srcs/sources_1/bd/design_1/ipshared/c783/hdl/verilog" --include "../../../../zed_hdmi.srcs/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/hdl/verilog" --include "../../../../zed_hdmi.gen/sources_1/bd/design_1/ipshared/814a/hdl/verilog" --include "../../../../zed_hdmi.gen/sources_1/bd/design_1/ipshared/1017/hdl/verilog" --include "../../../../zed_hdmi.gen/sources_1/bd/design_1/ipshared/8745/hdl/verilog" --include "../../../../zed_hdmi.gen/sources_1/bd/design_1/ipshared/2340/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" \
"../../../bd/design_1/ip/design_1_c_rsample_0_0/sim/design_1_c_rsample_0_0.v" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" \
"../../../bd/design_1/ip/design_1_top_0_1/sim/design_1_top_0_1.v" \
"../../../bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/bd_19ea_csc_0_sim_netlist.v" \
"../../../bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/hdl/verilog/bd_19ea_csc_0_AXIvideo2MultiPixStream.v" \
"../../../bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/hdl/verilog/bd_19ea_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.v" \
"../../../bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/hdl/verilog/bd_19ea_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.v" \
"../../../bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/hdl/verilog/bd_19ea_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width.v" \
"../../../bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/hdl/verilog/bd_19ea_csc_0_Block_entry_split_proc.v" \
"../../../bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/hdl/verilog/bd_19ea_csc_0_CTRL_s_axi.v" \
"../../../bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/hdl/verilog/bd_19ea_csc_0_fifo_w8_d2_S.v" \
"../../../bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/hdl/verilog/bd_19ea_csc_0_fifo_w8_d3_S.v" \
"../../../bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/hdl/verilog/bd_19ea_csc_0_fifo_w8_d4_S.v" \
"../../../bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/hdl/verilog/bd_19ea_csc_0_fifo_w10_d3_S.v" \
"../../../bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/hdl/verilog/bd_19ea_csc_0_fifo_w11_d2_S.v" \
"../../../bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/hdl/verilog/bd_19ea_csc_0_fifo_w16_d3_S.v" \
"../../../bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/hdl/verilog/bd_19ea_csc_0_fifo_w24_d16_S.v" \
"../../../bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/hdl/verilog/bd_19ea_csc_0_flow_control_loop_pipe_sequential_init.v" \
"../../../bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/hdl/verilog/bd_19ea_csc_0_hls_deadlock_detection_unit.v" \
"../../../bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/hdl/verilog/bd_19ea_csc_0_hls_deadlock_idx0_monitor.v" \
"../../../bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/hdl/verilog/bd_19ea_csc_0_hls_deadlock_idx1_monitor.v" \
"../../../bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/hdl/verilog/bd_19ea_csc_0_mac_muladd_16s_8ns_22s_25_4_1.v" \
"../../../bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/hdl/verilog/bd_19ea_csc_0_mul_8ns_16s_24_2_1.v" \
"../../../bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/hdl/verilog/bd_19ea_csc_0_mul_16s_8ns_24_2_1.v" \
"../../../bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/hdl/verilog/bd_19ea_csc_0_MultiPixStream2AXIvideo.v" \
"../../../bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/hdl/verilog/bd_19ea_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2.v" \
"../../../bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/hdl/verilog/bd_19ea_csc_0_reg_unsigned_short_s.v" \
"../../../bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/hdl/verilog/bd_19ea_csc_0_regslice_both.v" \
"../../../bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/hdl/verilog/bd_19ea_csc_0_v_csc_core.v" \
"../../../bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/hdl/verilog/bd_19ea_csc_0_v_csc_core_Pipeline_VITIS_LOOP_136_2.v" \
"../../../bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/hdl/verilog/bd_19ea_csc_0_v_csc.v" \
"../../../bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/ip/ip_0/sim/bd_19ea_csc_0.v" \
"../../../bd/design_1/ip/design_1_v_proc_ss_0_1/bd_0/sim/bd_19ea.v" \
"../../../bd/design_1/ip/design_1_v_proc_ss_0_1/sim/design_1_v_proc_ss_0_1.v" \
"../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" \
"../../../bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_3/sim/design_1_auto_pc_3.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
