#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Tue May 23 00:35:29 2017
# Process ID: 8270
# Current directory: /home/catus/quicksdcard/quicksdcard.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/catus/quicksdcard/quicksdcard.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/catus/quicksdcard/quicksdcard.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.dcp' for cell 'design_1_i/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.dcp' for cell 'design_1_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.dcp' for cell 'design_1_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1.dcp' for cell 'design_1_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0.dcp' for cell 'design_1_i/rst_clk_wiz_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 142 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/axi_uartlite_0/rx' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/catus/quicksdcard/quicksdcard.runs/impl_1/.Xil/Vivado-8270-catus-msi01/dcp_11/design_1_axi_uartlite_0_0.edf:7818]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/axi_uartlite_0/tx' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/catus/quicksdcard/quicksdcard.runs/impl_1/.Xil/Vivado-8270-catus-msi01/dcp_11/design_1_axi_uartlite_0_0.edf:7885]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/clk_wiz_0/reset' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/catus/quicksdcard/quicksdcard.runs/impl_1/.Xil/Vivado-8270-catus-msi01/dcp_2/design_1_clk_wiz_0_0.edf:315]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/rst_clk_wiz_0_100M/ext_reset_in' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/catus/quicksdcard/quicksdcard.runs/impl_1/.Xil/Vivado-8270-catus-msi01/dcp_10/design_1_rst_clk_wiz_0_100M_0.edf:1546]
Parsing XDC File [/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1882.898 ; gain = 518.461 ; free physical = 1839 ; free virtual = 26506
Finished Parsing XDC File [/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1.xdc] for cell 'design_1_i/microblaze_0/U0'
Parsing XDC File [/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Finished Parsing XDC File [/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Parsing XDC File [/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_board.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_board.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/catus/quicksdcard/quicksdcard.srcs/constrs_1/new/spi.xdc]
Finished Parsing XDC File [/home/catus/quicksdcard/quicksdcard.srcs/constrs_1/new/spi.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/design_1_rst_clk_wiz_0_100M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp'
Parsing XDC File [/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/catus/quicksdcard/quicksdcard.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 100 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 20 instances

link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1884.898 ; gain = 883.324 ; free physical = 1851 ; free virtual = 26503
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1948.930 ; gain = 64.031 ; free physical = 1845 ; free virtual = 26497
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1152e5a77

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 13 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10092064a

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1948.930 ; gain = 0.000 ; free physical = 1844 ; free virtual = 26496

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 324 cells.
Phase 2 Constant propagation | Checksum: 174009e77

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 1948.930 ; gain = 0.000 ; free physical = 1844 ; free virtual = 26496

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1173 unconnected nets.
INFO: [Opt 31-11] Eliminated 764 unconnected cells.
Phase 3 Sweep | Checksum: e897e49d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1948.930 ; gain = 0.000 ; free physical = 1844 ; free virtual = 26496

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: bff3425b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1948.930 ; gain = 0.000 ; free physical = 1843 ; free virtual = 26496

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1948.930 ; gain = 0.000 ; free physical = 1843 ; free virtual = 26496
Ending Logic Optimization Task | Checksum: bff3425b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1948.930 ; gain = 0.000 ; free physical = 1843 ; free virtual = 26496

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: bff3425b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1660 ; free virtual = 26315
Ending Power Optimization Task | Checksum: bff3425b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2187.219 ; gain = 238.289 ; free physical = 1660 ; free virtual = 26315
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1659 ; free virtual = 26315
INFO: [Common 17-1381] The checkpoint '/home/catus/quicksdcard/quicksdcard.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/catus/quicksdcard/quicksdcard.runs/impl_1/design_1_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1655 ; free virtual = 26311
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1655 ; free virtual = 26311

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 179b31fb7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1655 ; free virtual = 26311

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 1d01efab1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1654 ; free virtual = 26311

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1d01efab1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1654 ; free virtual = 26311
Phase 1 Placer Initialization | Checksum: 1d01efab1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1654 ; free virtual = 26311

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 220b5c8bd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1655 ; free virtual = 26311

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 220b5c8bd

Time (s): cpu = 00:00:18 ; elapsed = 00:00:04 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1655 ; free virtual = 26311

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c626cef5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1654 ; free virtual = 26311

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b8622147

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1655 ; free virtual = 26311

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 27d3086f1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1655 ; free virtual = 26311

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1adf205b0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1654 ; free virtual = 26311

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 228181dbe

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1655 ; free virtual = 26311

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1e475056a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1655 ; free virtual = 26311

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1e475056a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1655 ; free virtual = 26311
Phase 3 Detail Placement | Checksum: 1e475056a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1655 ; free virtual = 26311

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.436. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 23a75bf95

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1655 ; free virtual = 26311
Phase 4.1 Post Commit Optimization | Checksum: 23a75bf95

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1655 ; free virtual = 26311

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 23a75bf95

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1655 ; free virtual = 26311

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 23a75bf95

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1655 ; free virtual = 26311

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 19379755e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1655 ; free virtual = 26311
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19379755e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1655 ; free virtual = 26311
Ending Placer Task | Checksum: d6962a9c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1655 ; free virtual = 26311
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1655 ; free virtual = 26311
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1650 ; free virtual = 26313
INFO: [Common 17-1381] The checkpoint '/home/catus/quicksdcard/quicksdcard.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1653 ; free virtual = 26311
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1651 ; free virtual = 26310
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1652 ; free virtual = 26310
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ac9fc8c3 ConstDB: 0 ShapeSum: 29f661d9 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b46fcd14

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1638 ; free virtual = 26298

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b46fcd14

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1638 ; free virtual = 26298

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: b46fcd14

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1632 ; free virtual = 26292

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: b46fcd14

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1632 ; free virtual = 26292
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11940ca96

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1613 ; free virtual = 26273
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.572  | TNS=0.000  | WHS=-0.234 | THS=-49.550|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1928d737c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1613 ; free virtual = 26273
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.572  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 11ae1907b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1613 ; free virtual = 26273
Phase 2 Router Initialization | Checksum: ee89570d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1613 ; free virtual = 26273

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: ff543d86

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1552 ; free virtual = 26212

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 366
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1039e8f50

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1552 ; free virtual = 26212
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.793  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a5129eac

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1552 ; free virtual = 26212

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1c9c358c4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1552 ; free virtual = 26212
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.793  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a901f9d6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1551 ; free virtual = 26211
Phase 4 Rip-up And Reroute | Checksum: 1a901f9d6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1551 ; free virtual = 26211

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1a901f9d6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1551 ; free virtual = 26211

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a901f9d6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1551 ; free virtual = 26211
Phase 5 Delay and Skew Optimization | Checksum: 1a901f9d6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1551 ; free virtual = 26211

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f3ca17e0

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1551 ; free virtual = 26211
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.801  | TNS=0.000  | WHS=0.032  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1990be15f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1551 ; free virtual = 26211
Phase 6 Post Hold Fix | Checksum: 1990be15f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1551 ; free virtual = 26211

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.26469 %
  Global Horizontal Routing Utilization  = 1.41983 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1990be15f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1551 ; free virtual = 26211

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1990be15f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1551 ; free virtual = 26211

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b3aa01d4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1551 ; free virtual = 26211

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.801  | TNS=0.000  | WHS=0.032  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b3aa01d4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1551 ; free virtual = 26211
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1551 ; free virtual = 26211

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1551 ; free virtual = 26211
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2187.219 ; gain = 0.000 ; free physical = 1544 ; free virtual = 26211
INFO: [Common 17-1381] The checkpoint '/home/catus/quicksdcard/quicksdcard.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/catus/quicksdcard/quicksdcard.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/catus/quicksdcard/quicksdcard.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
95 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Tue May 23 00:36:23 2017...
