{
    "$after": "std::cout << \"\\nMem[0x3101]=\" << sim.readMem(0x3101) << std::endl;",
    "case1": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x0141"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 13"
        }
    },
    "case2": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x1300"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 10"
        }
    },
    "case3": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x46df"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 6"
        }
    },
    "case4": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x699a"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 8"
        }
    },
    "case5": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x00d2"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 4"
        }
    },
    "case6": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x1be7"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 6"
        }
    },
    "case7": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x2f1a"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 8"
        }
    },
    "case8": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x7c19"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 8"
        }
    },
    "case9": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x5fe6"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 11"
        }
    },
    "case10": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x64ee"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 9"
        }
    },
    "case11": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x50a7"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 9"
        }
    },
    "case12": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x1723"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 9"
        }
    },
    "case13": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x2fdc"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 11"
        }
    },
    "case14": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x737e"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 11"
        }
    },
    "case15": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x513f"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 7"
        }
    },
    "case16": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x4997"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 8"
        }
    },
    "case17": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x7688"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 9"
        }
    },
    "case18": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x0fb2"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 8"
        }
    },
    "case19": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x1add"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 7"
        }
    },
    "case20": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x17ec"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 10"
        }
    },
    "case21": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x49ee"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 9"
        }
    },
    "case22": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x7c33"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 7"
        }
    },
    "case23": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x44c4"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 6"
        }
    },
    "case24": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x310a"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 5"
        }
    },
    "case25": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x23f8"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 10"
        }
    },
    "case26": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x7bf3"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 4"
        }
    },
    "case27": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x501f"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 9"
        }
    },
    "case28": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x152d"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 9"
        }
    },
    "case29": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x787c"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 10"
        }
    },
    "case30": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x12f3"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 8"
        }
    },
    "case31": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x7a72"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 9"
        }
    },
    "case32": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x58b2"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 7"
        }
    },
    "case33": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x0163"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 11"
        }
    },
    "case34": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x62af"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 7"
        }
    },
    "case35": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x28e5"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 9"
        }
    },
    "case36": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x7c0f"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 7"
        }
    },
    "case37": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x20b8"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 7"
        }
    },
    "case38": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x3e7b"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 5"
        }
    },
    "case39": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x4525"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 10"
        }
    },
    "case40": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x6cfa"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 10"
        }
    },
    "case41": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x2bad"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 7"
        }
    },
    "case42": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x0bde"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 9"
        }
    },
    "case43": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x1888"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 6"
        }
    },
    "case44": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x0329"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 11"
        }
    },
    "case45": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x6a52"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 7"
        }
    },
    "case46": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x62bd"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 7"
        }
    },
    "case47": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x6381"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 10"
        }
    },
    "case48": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x0686"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 5"
        }
    },
    "case49": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x6c8b"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 8"
        }
    },
    "case50": {
        "points": 2,
        "mem_init": {
            "0x3100": "0x7a0b"
        },
        "mem_expected": {
            "0x3102": "sim.readMem(0x3101) + 8"
        }
    }
}