|PWM
clk => counter~0.CLK
clk => counter~1.CLK
clk => counter~2.CLK
clk => counter~3.CLK
clk => pwm~0.CLK
rst => counter~0.ACLR
rst => counter~1.ACLR
rst => counter~2.ACLR
rst => counter~3.ACLR
rst => pwm~0.ACLR
value[0] => conversion_table.RADDR
value[1] => conversion_table.RADDR1
value[2] => conversion_table.RADDR2
value[3] => conversion_table.RADDR3
pwm <= pwm~0.DB_MAX_OUTPUT_PORT_TYPE


