#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr  1 11:09:49 2025
# Process ID: 11732
# Current directory: C:/Users/kccistc/Desktop/Test by_1/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20464 C:\Users\kccistc\Desktop\Test by_1\project_1\project_1.xpr
# Log file: C:/Users/kccistc/Desktop/Test by_1/project_1/vivado.log
# Journal file: C:/Users/kccistc/Desktop/Test by_1/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_module
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1475.645 ; gain = 258.340
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/top.v:5]
INFO: [Synth 8-6157] synthesizing module 'updown_counter' [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/upcounter.v:6]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter COUNT_FREQ bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'updown_counter' (1#1) [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/upcounter.v:6]
INFO: [Synth 8-6157] synthesizing module 'down_counter' [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/downcounter.v:5]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter COUNT_FREQ bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'down_counter' (2#1) [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/downcounter.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (3#1) [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/top.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1529.375 ; gain = 312.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1529.375 ; gain = 312.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1529.375 ; gain = 312.070
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1529.375 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1643.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 1794.848 ; gain = 577.543
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 1794.848 ; gain = 690.168
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Apr  1 11:10:26 2025] Launched synth_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.runs/synth_1/runme.log
[Tue Apr  1 11:10:26 2025] Launched impl_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.runs/impl_1/runme.log
open_hw_manager
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1843.879 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2435.621 ; gain = 0.000
open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2435.621 ; gain = 591.742
INFO: [Common 17-344] 'open_run' was cancelled
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-06:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2435.621 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B9AD18A
set_property PROGRAM.FILE {C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module top_module [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/top.v:5]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3945.219 ; gain = 66.461
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/top.v:5]
ERROR: [Synth 8-439] module 'updown_counter' not found [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/top.v:51]
	Parameter CLK_FREQ bound to: 32'sb00000010111110101111000010000000 
	Parameter COUNT_FREQ bound to: 32'sb00000000000000000000000000001010 
ERROR: [Synth 8-6156] failed synthesizing module 'top_module' [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/top.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3986.785 ; gain = 108.027
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4022.691 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/top.v:5]
INFO: [Synth 8-6157] synthesizing module 'updown_counter' [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/upcounter.v:6]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter COUNT_FREQ bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'updown_counter' (1#1) [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/upcounter.v:6]
INFO: [Synth 8-6157] synthesizing module 'down_counter' [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/downcounter.v:5]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter COUNT_FREQ bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'down_counter' (2#1) [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/downcounter.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (3#1) [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/top.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4022.691 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4027.332 ; gain = 4.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4027.332 ; gain = 4.641
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4044.859 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4044.859 ; gain = 22.168
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Apr  1 11:16:16 2025] Launched synth_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.runs/synth_1/runme.log
[Tue Apr  1 11:16:16 2025] Launched impl_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4080.707 ; gain = 14.855
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/top.v:5]
INFO: [Synth 8-6157] synthesizing module 'updown_counter' [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/upcounter.v:6]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter COUNT_FREQ bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'updown_counter' (1#1) [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/upcounter.v:6]
INFO: [Synth 8-6157] synthesizing module 'down_counter' [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/downcounter.v:5]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter COUNT_FREQ bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'down_counter' (2#1) [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/downcounter.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (3#1) [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/top.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4080.707 ; gain = 14.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4101.066 ; gain = 35.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4101.066 ; gain = 35.215
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4118.438 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4118.438 ; gain = 52.586
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Apr  1 11:22:18 2025] Launched synth_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.runs/synth_1/runme.log
[Tue Apr  1 11:22:18 2025] Launched impl_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Apr  1 11:28:26 2025] Launched synth_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.runs/synth_1/runme.log
[Tue Apr  1 11:28:26 2025] Launched impl_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4118.438 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/top.v:5]
INFO: [Synth 8-6157] synthesizing module 'updown_counter' [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/upcounter.v:6]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter COUNT_FREQ bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'updown_counter' (1#1) [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/upcounter.v:6]
INFO: [Synth 8-6157] synthesizing module 'down_counter' [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/downcounter.v:5]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter COUNT_FREQ bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'down_counter' (2#1) [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/downcounter.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (3#1) [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/top.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4118.438 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4118.438 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4118.438 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4129.109 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4129.109 ; gain = 10.672
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4129.109 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/top.v:5]
INFO: [Synth 8-6157] synthesizing module 'updown_counter' [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/upcounter.v:6]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter COUNT_FREQ bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'updown_counter' (1#1) [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/upcounter.v:6]
INFO: [Synth 8-6157] synthesizing module 'down_counter' [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/downcounter.v:5]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter COUNT_FREQ bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'down_counter' (2#1) [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/downcounter.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top' (3#1) [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/top.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4129.109 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4129.109 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4129.109 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4140.109 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4140.109 ; gain = 11.000
update_compile_order -fileset sources_1
place_ports rst_n A2
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4140.109 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/top.v:5]
INFO: [Synth 8-6157] synthesizing module 'updown_counter' [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/upcounter.v:6]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter COUNT_FREQ bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'updown_counter' (1#1) [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/upcounter.v:6]
INFO: [Synth 8-6157] synthesizing module 'down_counter' [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/downcounter.v:5]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter COUNT_FREQ bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'down_counter' (2#1) [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/downcounter.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top' (3#1) [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/top.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4140.109 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4140.109 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4140.109 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4148.473 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4148.473 ; gain = 8.363
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Apr  1 11:31:49 2025] Launched synth_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.runs/synth_1/runme.log
[Tue Apr  1 11:31:49 2025] Launched impl_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4148.473 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/top.v:5]
INFO: [Synth 8-6157] synthesizing module 'updown_counter' [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/upcounter.v:6]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter COUNT_FREQ bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'updown_counter' (1#1) [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/upcounter.v:6]
INFO: [Synth 8-6157] synthesizing module 'down_counter' [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/downcounter.v:5]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter COUNT_FREQ bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'down_counter' (2#1) [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/downcounter.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top' (3#1) [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/top.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4148.473 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4148.473 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4148.473 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4157.309 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4157.309 ; gain = 8.836
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Apr  1 11:35:29 2025] Launched synth_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.runs/synth_1/runme.log
[Tue Apr  1 11:35:29 2025] Launched impl_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4157.309 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'top' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4157.309 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4157.309 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'top_module' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4157.309 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property IOSTANDARD LVCMOS33 [get_ports [list rst_n]]
place_ports rst_n T18
save_constraints -force
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4157.309 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/top.v:5]
INFO: [Synth 8-6157] synthesizing module 'updown_counter' [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/upcounter.v:6]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter COUNT_FREQ bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'updown_counter' (1#1) [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/upcounter.v:6]
INFO: [Synth 8-6157] synthesizing module 'down_counter' [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/downcounter.v:5]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter COUNT_FREQ bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'down_counter' (2#1) [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/downcounter.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top' (3#1) [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/top.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4157.309 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4157.309 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4157.309 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4161.879 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4161.879 ; gain = 4.570
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4161.879 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/top.v:5]
INFO: [Synth 8-6157] synthesizing module 'updown_counter' [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/upcounter.v:6]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter COUNT_FREQ bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'updown_counter' (1#1) [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/upcounter.v:6]
INFO: [Synth 8-6157] synthesizing module 'down_counter' [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/downcounter.v:5]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter COUNT_FREQ bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'down_counter' (2#1) [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/downcounter.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (3#1) [C:/Users/kccistc/Desktop/Test by_1/project_1/project_1.srcs/sources_1/new/top.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4161.879 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4161.879 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4161.879 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4174.184 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4174.184 ; gain = 12.305
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr  1 11:39:14 2025...
