<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<!-- National Instruments recommends that you do not change this CLIP declaration file outside of the Configure Component-Level IP wizard. You can modify this declaration file on the Component-Level IP page of the FPGA Target Properties dialog box. -->



<CLIPDeclaration Name="d_microblaze_wrapper_top">
  <FormatVersion>4.3</FormatVersion>
  <Description/>
 	<TopLevelEntityAndArchitecture>
		  <SynthesisModel>
			   <Entity>d_microblaze_wrapper_top</Entity>
			   <Architecture>STRUCTURE</Architecture>
		  </SynthesisModel>
    <SimulationModel>
		   <Entity>d_microblaze_wrapper_top</Entity>
		   <Architecture>STRUCTURE</Architecture>
</SimulationModel>
 	</TopLevelEntityAndArchitecture>
  
  <SupportedDeviceFamilies>Kintex-7
</SupportedDeviceFamilies>
  
  <InterfaceList>
    <Interface Name="LabVIEW">
      <InterfaceType>LabVIEW</InterfaceType>
      <SignalList>
        <Signal Name="ACLK">
          <HDLName>ACLK</HDLName>
          <HDLType>STD_LOGIC</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="AXI_STR_RXD_1_tdata">
          <HDLName>AXI_STR_RXD_1_tdata</HDLName>
          <HDLType>STD_LOGIC_VECTOR ( 31 downto 0 )</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <U32/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="AXI_STR_RXD_1_tlast">
          <HDLName>AXI_STR_RXD_1_tlast</HDLName>
          <HDLType>STD_LOGIC</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="AXI_STR_RXD_1_tready">
          <HDLName>AXI_STR_RXD_1_tready</HDLName>
          <HDLType>STD_LOGIC</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="AXI_STR_RXD_1_tvalid">
          <HDLName>AXI_STR_RXD_1_tvalid</HDLName>
          <HDLType>STD_LOGIC</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="AXI_STR_RXD_tdata">
          <HDLName>AXI_STR_RXD_tdata</HDLName>
          <HDLType>STD_LOGIC_VECTOR ( 31 downto 0 )</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <U32/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="AXI_STR_RXD_tlast">
          <HDLName>AXI_STR_RXD_tlast</HDLName>
          <HDLType>STD_LOGIC</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="AXI_STR_RXD_tready">
          <HDLName>AXI_STR_RXD_tready</HDLName>
          <HDLType>STD_LOGIC</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="AXI_STR_RXD_tvalid">
          <HDLName>AXI_STR_RXD_tvalid</HDLName>
          <HDLType>STD_LOGIC</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="AXI_STR_TXD_1_tdata">
          <HDLName>AXI_STR_TXD_1_tdata</HDLName>
          <HDLType>STD_LOGIC_VECTOR ( 31 downto 0 )</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <U32/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="AXI_STR_TXD_1_tlast">
          <HDLName>AXI_STR_TXD_1_tlast</HDLName>
          <HDLType>STD_LOGIC</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="AXI_STR_TXD_1_tready">
          <HDLName>AXI_STR_TXD_1_tready</HDLName>
          <HDLType>STD_LOGIC</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="AXI_STR_TXD_1_tvalid">
          <HDLName>AXI_STR_TXD_1_tvalid</HDLName>
          <HDLType>STD_LOGIC</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="AXI_STR_TXD_tdata">
          <HDLName>AXI_STR_TXD_tdata</HDLName>
          <HDLType>STD_LOGIC_VECTOR ( 31 downto 0 )</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <U32/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="AXI_STR_TXD_tlast">
          <HDLName>AXI_STR_TXD_tlast</HDLName>
          <HDLType>STD_LOGIC</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="AXI_STR_TXD_tready">
          <HDLName>AXI_STR_TXD_tready</HDLName>
          <HDLType>STD_LOGIC</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="AXI_STR_TXD_tvalid">
          <HDLName>AXI_STR_TXD_tvalid</HDLName>
          <HDLType>STD_LOGIC</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Int_0">
          <HDLName>Int_0</HDLName>
          <HDLType>STD_LOGIC_VECTOR ( 0 to 0 )</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Int_1">
          <HDLName>Int_1</HDLName>
          <HDLType>STD_LOGIC_VECTOR ( 0 to 0 )</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="gpio1_in_tri_i">
          <HDLName>gpio1_in_tri_i</HDLName>
          <HDLType>STD_LOGIC_VECTOR ( 31 downto 0 )</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <U32/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="gpio1_out_tri_o">
          <HDLName>gpio1_out_tri_o</HDLName>
          <HDLType>STD_LOGIC_VECTOR ( 31 downto 0 )</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <U32/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="gpio2_in_tri_i">
          <HDLName>gpio2_in_tri_i</HDLName>
          <HDLType>STD_LOGIC_VECTOR ( 31 downto 0 )</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <U32/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="gpio2_out_tri_o">
          <HDLName>gpio2_out_tri_o</HDLName>
          <HDLType>STD_LOGIC_VECTOR ( 31 downto 0 )</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <U32/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="sys_clock">
          <HDLName>sys_clock</HDLName>
          <HDLType>STD_LOGIC</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>clock</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
  
          <CyclesRequiredBeforeAsynchronousResetClears>0</CyclesRequiredBeforeAsynchronousResetClears>
          <FreqInHertz>
            <Max>200.000000M</Max>
            <Min>1.000000M</Min>
</FreqInHertz>

</Signal>
      </SignalList>
    </Interface>
    <Interface Name="Fabric">
      <InterfaceType>Fabric</InterfaceType>
      <SignalList>
        <Signal Name="sys_reset">
          <HDLName>sys_reset</HDLName>
          <HDLType>STD_LOGIC</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>reset</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
  </Signal>
  </SignalList>
</Interface>
  </InterfaceList>
  <ImplementationList>
    <Path Name="d_microblaze_wrapper_top.vhd">
      <TopLevel/>
      <MD5>189b0f2f581d1245b50845a1cd12744d</MD5>
      <SimulationFileList>
        <SimulationModelType>Same as synthesis</SimulationModelType>
    </SimulationFileList> 
</Path>
    <Path Name="lwIP_Ex\checkpoint_3.dcp">
  
      <MD5>ec5d330480ef10456cddb4eadaf9b07a</MD5>
      <SimulationFileList>
        <SimulationModelType>Exclude from simulation model</SimulationModelType>
    </SimulationFileList> 
</Path>
</ImplementationList>
  <NumberOfDCMsNeeded>0</NumberOfDCMsNeeded>
  <NumberOfMMCMsNeeded>0</NumberOfMMCMsNeeded>
  <NumberOfBufGsNeeded>0</NumberOfBufGsNeeded>
  


</CLIPDeclaration>
