{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607167228927 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607167228937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 14:20:28 2020 " "Processing started: Sat Dec 05 14:20:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607167228937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607167228937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607167228938 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607167229462 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607167229463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scheme.bdf 1 1 " "Found 1 design units, including 1 entities, in source file scheme.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 scheme " "Found entity 1: scheme" {  } { { "scheme.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/lab4/scheme.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607167237536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607167237536 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "scheme " "Elaborating entity \"scheme\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607167237642 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "scheme.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/lab4/scheme.bdf" { { 400 224 248 400 "" "" } { 424 224 248 424 "" "" } { 448 224 248 448 "" "" } { 472 224 248 472 "" "" } { 496 224 248 496 "" "" } { 520 224 248 520 "" "" } { 312 184 248 329 "one" "" } { 496 248 248 520 "" "" } { 424 248 248 448 "" "" } { 448 248 248 472 "" "" } { 472 248 248 496 "" "" } { 72 712 944 72 "" "" } { 72 248 480 72 "" "" } { 72 480 712 72 "" "" } { 400 248 248 424 "" "" } { 72 944 944 552 "" "" } { 552 944 944 616 "" "" } { 616 944 944 672 "" "" } { 672 944 944 736 "" "" } { 72 712 712 136 "" "" } { 136 712 712 160 "" "" } { 160 712 712 184 "" "" } { 184 712 712 208 "" "" } { 208 712 712 232 "" "" } { 232 712 712 280 "" "" } { 280 712 712 304 "" "" } { 304 712 712 344 "" "" } { 344 712 712 368 "" "" } { 368 712 712 392 "" "" } { 72 480 480 136 "" "" } { 136 480 480 160 "" "" } { 160 480 480 184 "" "" } { 184 480 480 208 "" "" } { 208 480 480 232 "" "" } { 232 480 480 280 "" "" } { 280 480 480 304 "" "" } { 304 480 480 344 "" "" } { 344 480 480 368 "" "" } { 368 480 480 392 "" "" } { 72 248 248 136 "" "" } { 136 248 248 160 "" "" } { 160 248 248 184 "" "" } { 184 248 248 208 "" "" } { 208 248 248 232 "" "" } { 232 248 248 280 "" "" } { 280 248 248 304 "" "" } { 304 248 248 328 "" "" } { 328 248 248 344 "" "" } { 344 248 248 368 "" "" } { 368 248 248 392 "" "" } { 392 248 248 400 "" "" } { 536 904 944 553 "q1" "" } { 120 712 744 137 "b1" "" } { 144 712 744 161 "one" "" } { 168 712 744 185 "one" "" } { 192 712 744 209 "one" "" } { 216 712 744 233 "one" "" } { 264 712 744 281 "q2" "" } { 288 712 744 305 "q2" "" } { 328 712 744 345 "q1" "" } { 352 712 744 369 "v1" "" } { 376 712 744 393 "v2" "" } { 120 480 512 137 "b2" "" } { 144 480 512 161 "one" "" } { 168 480 512 185 "one" "" } { 192 480 512 209 "one" "" } { 216 480 512 233 "one" "" } { 264 480 512 281 "q3" "" } { 288 480 512 305 "q3" "" } { 328 480 512 345 "q2" "" } { 352 480 512 369 "v1" "" } { 376 480 512 393 "v2" "" } { 120 248 280 137 "b3" "" } { 144 248 280 161 "one" "" } { 168 248 280 185 "one" "" } { 192 248 280 209 "one" "" } { 216 248 280 233 "one" "" } { 264 248 280 281 "Dr" "" } { 288 248 280 305 "Dr" "" } { 328 248 280 345 "q3" "" } { 352 248 280 369 "v1" "" } { 376 248 280 393 "v2" "" } { 600 440 480 617 "nq3" "" } { 616 480 480 888 "" "" } { 888 480 944 888 "" "" } { 736 944 944 864 "" "" } { 864 944 944 888 "" "" } { 536 440 496 553 "q3" "" } { 552 496 496 864 "" "" } { 864 496 944 864 "" "" } { 848 944 984 865 "q3" "" } { 600 904 944 617 "nq1" "" } { 656 904 944 673 "q2" "" } { 720 904 944 737 "nq2" "" } { 536 944 984 553 "q1" "" } { 656 944 984 673 "q2" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1607167237665 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/grind/desktop/projects/learn/university/circuit-design/series_k155/k155tm2.bdf 1 1 " "Using design file /users/grind/desktop/projects/learn/university/circuit-design/series_k155/k155tm2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 K155TM2 " "Found entity 1: K155TM2" {  } { { "k155tm2.bdf" "" { Schematic "c:/users/grind/desktop/projects/learn/university/circuit-design/series_k155/k155tm2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607167237703 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607167237703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "K155TM2 K155TM2:inst3 " "Elaborating entity \"K155TM2\" for hierarchy \"K155TM2:inst3\"" {  } { { "scheme.bdf" "inst3" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/lab4/scheme.bdf" { { 512 280 440 840 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607167237704 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/grind/desktop/projects/learn/university/circuit-design/series_k155/k155kp7.bdf 1 1 " "Using design file /users/grind/desktop/projects/learn/university/circuit-design/series_k155/k155kp7.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 K155KP7 " "Found entity 1: K155KP7" {  } { { "k155kp7.bdf" "" { Schematic "c:/users/grind/desktop/projects/learn/university/circuit-design/series_k155/k155kp7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607167237743 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607167237743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "K155KP7 K155KP7:inst2 " "Elaborating entity \"K155KP7\" for hierarchy \"K155KP7:inst2\"" {  } { { "scheme.bdf" "inst2" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/lab4/scheme.bdf" { { 80 280 440 496 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607167237744 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/grind/desktop/projects/learn/university/circuit-design/series_k155/k155ln1.bdf 1 1 " "Using design file /users/grind/desktop/projects/learn/university/circuit-design/series_k155/k155ln1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 K155LN1 " "Found entity 1: K155LN1" {  } { { "k155ln1.bdf" "" { Schematic "c:/users/grind/desktop/projects/learn/university/circuit-design/series_k155/k155ln1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607167237772 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607167237772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "K155LN1 K155LN1:instt " "Elaborating entity \"K155LN1\" for hierarchy \"K155LN1:instt\"" {  } { { "scheme.bdf" "instt" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/lab4/scheme.bdf" { { 136 72 184 384 "instt" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607167237773 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607167238556 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607167239280 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607167239280 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607167239495 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607167239495 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607167239495 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607167239495 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607167239530 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 05 14:20:39 2020 " "Processing ended: Sat Dec 05 14:20:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607167239530 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607167239530 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607167239530 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607167239530 ""}
