<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Portapack-Carnage: hackrf/firmware/libopencm3/include/libopencm3/stm32/otg_fs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Portapack-Carnage
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.18 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_058e36947c3cf533e97e824a8b7160bb.html">hackrf</a></li><li class="navelem"><a class="el" href="dir_81af4042361f7868d1d2c33b7cfad7a7.html">firmware</a></li><li class="navelem"><a class="el" href="dir_7a8769f6a00dd4373d36b29db60cf3ac.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_ce590350cfa1da80e6880a9f80b10493.html">include</a></li><li class="navelem"><a class="el" href="dir_f1270f6817dc250d066454fa92fd2c39.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_91d6961c23d1925ab11e3cac75ab2f24.html">stm32</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">otg_fs.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * This file is part of the libopencm3 project.</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (C) 2010 Gareth McMullin &lt;gareth@blacksphere.co.nz&gt;</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * This library is free software: you can redistribute it and/or modify</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * it under the terms of the GNU Lesser General Public License as published by</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * (at your option) any later version.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * This library is distributed in the hope that it will be useful,</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * GNU Lesser General Public License for more details.</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * You should have received a copy of the GNU Lesser General Public License</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * along with this library.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160; </div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#ifndef LIBOPENCM3_OTG_FS_H</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#define LIBOPENCM3_OTG_FS_H</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &lt;libopencm3/stm32/memorymap.h&gt;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &lt;libopencm3/cm3/common.h&gt;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160; </div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">/* Core Global Control and Status Registers */</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#define OTG_FS_GOTGCTL          MMIO32(USB_OTG_FS_BASE + 0x000)</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#define OTG_FS_GOTGINT          MMIO32(USB_OTG_FS_BASE + 0x004)</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define OTG_FS_GAHBCFG          MMIO32(USB_OTG_FS_BASE + 0x008)</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#define OTG_FS_GUSBCFG          MMIO32(USB_OTG_FS_BASE + 0x00C)</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define OTG_FS_GRSTCTL          MMIO32(USB_OTG_FS_BASE + 0x010)</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define OTG_FS_GINTSTS          MMIO32(USB_OTG_FS_BASE + 0x014)</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define OTG_FS_GINTMSK          MMIO32(USB_OTG_FS_BASE + 0x018)</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define OTG_FS_GRXSTSR          MMIO32(USB_OTG_FS_BASE + 0x01C)</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define OTG_FS_GRXSTSP          MMIO32(USB_OTG_FS_BASE + 0x020)</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define OTG_FS_GRXFSIZ          MMIO32(USB_OTG_FS_BASE + 0x024)</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define OTG_FS_GNPTXFSIZ        MMIO32(USB_OTG_FS_BASE + 0x028)</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define OTG_FS_GNPTXSTS         MMIO32(USB_OTG_FS_BASE + 0x02C)</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define OTG_FS_GCCFG            MMIO32(USB_OTG_FS_BASE + 0x038)</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define OTG_FS_CID          MMIO32(USB_OTG_FS_BASE + 0x03C)</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define OTG_FS_HPTXFSIZ         MMIO32(USB_OTG_FS_BASE + 0x100)</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPTXF(x)       MMIO32(USB_OTG_FS_BASE + 0x104 \</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">                           + 4*(x-1))</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160; </div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/* Host-mode Control and Status Registers */</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define OTG_FS_HCFG         MMIO32(USB_OTG_FS_BASE + 0x400)</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define OTG_FS_HFIR         MMIO32(USB_OTG_FS_BASE + 0x404)</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define OTG_FS_HFNUM            MMIO32(USB_OTG_FS_BASE + 0x408)</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define OTG_FS_HPTXSTS          MMIO32(USB_OTG_FS_BASE + 0x410)</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define OTG_FS_HAINT            MMIO32(USB_OTG_FS_BASE + 0x414)</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define OTG_FS_HAINTMSK         MMIO32(USB_OTG_FS_BASE + 0x418)</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define OTG_FS_HPRT         MMIO32(USB_OTG_FS_BASE + 0x440)</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define OTG_FS_HCCHARx          MMIO32(USB_OTG_FS_BASE + 0x500)</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define OTG_FS_HCINTx           MMIO32(USB_OTG_FS_BASE + 0x508)</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define OTG_FS_HCINTMSKx        MMIO32(USB_OTG_FS_BASE + 0x50C)</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define OTG_FS_HCTSIZx          MMIO32(USB_OTG_FS_BASE + 0x510)</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160; </div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/* Device-mode Control and Status Registers */</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define OTG_FS_DCFG         MMIO32(USB_OTG_FS_BASE + 0x800)</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define OTG_FS_DCTL         MMIO32(USB_OTG_FS_BASE + 0x804)</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define OTG_FS_DSTS         MMIO32(USB_OTG_FS_BASE + 0x808)</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPMSK          MMIO32(USB_OTG_FS_BASE + 0x810)</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define OTG_FS_DOEPMSK          MMIO32(USB_OTG_FS_BASE + 0x814)</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define OTG_FS_DAINT            MMIO32(USB_OTG_FS_BASE + 0x818)</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define OTG_FS_DAINTMSK         MMIO32(USB_OTG_FS_BASE + 0x81C)</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define OTG_FS_DVBUSDIS         MMIO32(USB_OTG_FS_BASE + 0x828)</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define OTG_FS_DVBUSPULSE       MMIO32(USB_OTG_FS_BASE + 0x82C)</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPEMPMSK       MMIO32(USB_OTG_FS_BASE + 0x834)</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPCTL0         MMIO32(USB_OTG_FS_BASE + 0x900)</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPCTL(x)       MMIO32(USB_OTG_FS_BASE + 0x900 + \</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">                        0x20*(x))</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define OTG_FS_DOEPCTL0         MMIO32(USB_OTG_FS_BASE + 0xB00)</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define OTG_FS_DOEPCTL(x)       MMIO32(USB_OTG_FS_BASE + 0xB00 + \</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">                        0x20*(x))</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPINT(x)       MMIO32(USB_OTG_FS_BASE + 0x908 + \</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">                        0x20*(x))</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define OTG_FS_DOEPINT(x)       MMIO32(USB_OTG_FS_BASE + 0xB08 + \</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">                        0x20*(x))</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPTSIZ0        MMIO32(USB_OTG_FS_BASE + 0x910)</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define OTG_FS_DOEPTSIZ0        MMIO32(USB_OTG_FS_BASE + 0xB10)</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPTSIZ(x)      MMIO32(USB_OTG_FS_BASE + 0x910 + \</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">                        0x20*(x))</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define OTG_FS_DTXFSTS(x)       MMIO32(USB_OTG_FS_BASE + 0x918 + \</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">                        0x20*(x))</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define OTG_FS_DOEPTSIZ(x)      MMIO32(USB_OTG_FS_BASE + 0xB10 + \</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">                        0x20*(x))</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160; </div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/* Power and clock gating control and status register */</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define OTG_FS_PCGCCTL          MMIO32(USB_OTG_FS_BASE + 0xE00)</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160; </div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">/* Data FIFO */</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define OTG_FS_FIFO(x)          (&amp;MMIO32(USB_OTG_FS_BASE \</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">                                  + (((x) + 1) \</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">                                 &lt;&lt; 12)))</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160; </div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/* Global CSRs */</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/* OTG_FS USB control registers (OTG_HS_GOTGCTL) */</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define OTG_FS_GOTGCTL_BSVLD        (1 &lt;&lt; 19)</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define OTG_FS_GOTGCTL_ASVLD        (1 &lt;&lt; 18)</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define OTG_FS_GOTGCTL_DBCT     (1 &lt;&lt; 17)</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define OTG_FS_GOTGCTL_CIDSTS       (1 &lt;&lt; 16)</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define OTG_FS_GOTGCTL_DHNPEN       (1 &lt;&lt; 11)</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define OTG_FS_GOTGCTL_HSHNPEN      (1 &lt;&lt; 10)</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define OTG_FS_GOTGCTL_HNPRQ        (1 &lt;&lt; 9)</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define OTG_FS_GOTGCTL_HNGSCS       (1 &lt;&lt; 8)</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define OTG_FS_GOTGCTL_SRQ      (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define OTG_FS_GOTGCTL_SRQSCS       (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160; </div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">/* OTG_FS AHB configuration register (OTG_FS_GAHBCFG) */</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define OTG_FS_GAHBCFG_GINT     0x0001</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define OTG_FS_GAHBCFG_TXFELVL      0x0080</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define OTG_FS_GAHBCFG_PTXFELVL     0x0100</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160; </div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">/* OTG_FS USB configuration register (OTG_FS_GUSBCFG) */</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define OTG_FS_GUSBCFG_TOCAL        0x00000003</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define OTG_FS_GUSBCFG_SRPCAP       0x00000100</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define OTG_FS_GUSBCFG_HNPCAP       0x00000200</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define OTG_FS_GUSBCFG_TRDT_MASK    (0xf &lt;&lt; 10)</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define OTG_FS_GUSBCFG_TRDT_16BIT   (0x5 &lt;&lt; 10)</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define OTG_FS_GUSBCFG_TRDT_8BIT    (0x9 &lt;&lt; 10)</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define OTG_FS_GUSBCFG_NPTXRWEN     0x00004000</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define OTG_FS_GUSBCFG_FHMOD        0x20000000</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define OTG_FS_GUSBCFG_FDMOD        0x40000000</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define OTG_FS_GUSBCFG_CTXPKT       0x80000000</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define OTG_FS_GUSBCFG_PHYSEL       (1 &lt;&lt; 7)</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160; </div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/* OTG_FS reset register (OTG_FS_GRSTCTL) */</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define OTG_FS_GRSTCTL_AHBIDL       (1 &lt;&lt; 31)</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">/* Bits 30:11 - Reserved */</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define OTG_FS_GRSTCTL_TXFNUM_MASK  (0x1f &lt;&lt; 6)</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define OTG_FS_GRSTCTL_TXFFLSH      (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define OTG_FS_GRSTCTL_RXFFLSH      (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">/* Bit 3 - Reserved */</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define OTG_FS_GRSTCTL_FCRST        (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define OTG_FS_GRSTCTL_HSRST        (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define OTG_FS_GRSTCTL_CSRST        (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160; </div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">/* OTG_FS interrupt status register (OTG_FS_GINTSTS) */</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define OTG_FS_GINTSTS_WKUPINT      (1 &lt;&lt; 31)</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define OTG_FS_GINTSTS_SRQINT       (1 &lt;&lt; 30)</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define OTG_FS_GINTSTS_DISCINT      (1 &lt;&lt; 29)</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define OTG_FS_GINTSTS_CIDSCHG      (1 &lt;&lt; 28)</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">/* Bit 27 - Reserved */</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define OTG_FS_GINTSTS_PTXFE        (1 &lt;&lt; 26)</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define OTG_FS_GINTSTS_HCINT        (1 &lt;&lt; 25)</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define OTG_FS_GINTSTS_HPRTINT      (1 &lt;&lt; 24)</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">/* Bits 23:22 - Reserved */</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define OTG_FS_GINTSTS_IPXFR        (1 &lt;&lt; 21)</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define OTG_FS_GINTSTS_INCOMPISOOUT (1 &lt;&lt; 21)</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define OTG_FS_GINTSTS_IISOIXFR     (1 &lt;&lt; 20)</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define OTG_FS_GINTSTS_OEPINT       (1 &lt;&lt; 19)</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define OTG_FS_GINTSTS_IEPINT       (1 &lt;&lt; 18)</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">/* Bits 17:16 - Reserved */</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define OTG_FS_GINTSTS_EOPF     (1 &lt;&lt; 15)</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define OTG_FS_GINTSTS_ISOODRP      (1 &lt;&lt; 14)</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define OTG_FS_GINTSTS_ENUMDNE      (1 &lt;&lt; 13)</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define OTG_FS_GINTSTS_USBRST       (1 &lt;&lt; 12)</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define OTG_FS_GINTSTS_USBSUSP      (1 &lt;&lt; 11)</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define OTG_FS_GINTSTS_ESUSP        (1 &lt;&lt; 10)</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">/* Bits 9:8 - Reserved */</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define OTG_FS_GINTSTS_GONAKEFF     (1 &lt;&lt; 7)</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define OTG_FS_GINTSTS_GINAKEFF     (1 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define OTG_FS_GINTSTS_NPTXFE       (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define OTG_FS_GINTSTS_RXFLVL       (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define OTG_FS_GINTSTS_SOF      (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define OTG_FS_GINTSTS_OTGINT       (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define OTG_FS_GINTSTS_MMIS     (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define OTG_FS_GINTSTS_CMOD     (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160; </div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">/* OTG_FS interrupt mask register (OTG_FS_GINTMSK) */</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define OTG_FS_GINTMSK_MMISM        0x00000002</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define OTG_FS_GINTMSK_OTGINT       0x00000004</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define OTG_FS_GINTMSK_SOFM     0x00000008</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define OTG_FS_GINTMSK_RXFLVLM      0x00000010</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define OTG_FS_GINTMSK_NPTXFEM      0x00000020</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define OTG_FS_GINTMSK_GINAKEFFM    0x00000040</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define OTG_FS_GINTMSK_GONAKEFFM    0x00000080</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define OTG_FS_GINTMSK_ESUSPM       0x00000400</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define OTG_FS_GINTMSK_USBSUSPM     0x00000800</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define OTG_FS_GINTMSK_USBRST       0x00001000</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define OTG_FS_GINTMSK_ENUMDNEM     0x00002000</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define OTG_FS_GINTMSK_ISOODRPM     0x00004000</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define OTG_FS_GINTMSK_EOPFM        0x00008000</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define OTG_FS_GINTMSK_EPMISM       0x00020000</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define OTG_FS_GINTMSK_IEPINT       0x00040000</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define OTG_FS_GINTMSK_OEPINT       0x00080000</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define OTG_FS_GINTMSK_IISOIXFRM    0x00100000</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define OTG_FS_GINTMSK_IISOOXFRM    0x00200000</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define OTG_FS_GINTMSK_IPXFRM       0x00200000</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define OTG_FS_GINTMSK_PRTIM        0x01000000</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define OTG_FS_GINTMSK_HCIM     0x02000000</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define OTG_FS_GINTMSK_PTXFEM       0x04000000</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define OTG_FS_GINTMSK_CIDSCHGM     0x10000000</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define OTG_FS_GINTMSK_DISCINT      0x20000000</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define OTG_FS_GINTMSK_SRQIM        0x40000000</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define OTG_FS_GINTMSK_WUIM     0x80000000</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160; </div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">/* OTG_FS Receive Status Pop Register (OTG_FS_GRXSTSP) */</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">/* Bits 31:25 - Reserved */</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define OTG_FS_GRXSTSP_FRMNUM_MASK      (0xf &lt;&lt; 21)</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define OTG_FS_GRXSTSP_PKTSTS_MASK      (0xf &lt;&lt; 17)</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define OTG_FS_GRXSTSP_PKTSTS_GOUTNAK       (0x1 &lt;&lt; 17)</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define OTG_FS_GRXSTSP_PKTSTS_OUT       (0x2 &lt;&lt; 17)</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define OTG_FS_GRXSTSP_PKTSTS_OUT_COMP      (0x3 &lt;&lt; 17)</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define OTG_FS_GRXSTSP_PKTSTS_SETUP_COMP    (0x4 &lt;&lt; 17)</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define OTG_FS_GRXSTSP_PKTSTS_SETUP     (0x6 &lt;&lt; 17)</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define OTG_FS_GRXSTSP_DPID_MASK        (0x3 &lt;&lt; 15)</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define OTG_FS_GRXSTSP_DPID_DATA0       (0x0 &lt;&lt; 15)</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define OTG_FS_GRXSTSP_DPID_DATA1       (0x2 &lt;&lt; 15)</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define OTG_FS_GRXSTSP_DPID_DATA2       (0x1 &lt;&lt; 15)</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define OTG_FS_GRXSTSP_DPID_MDATA       (0x3 &lt;&lt; 15)</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define OTG_FS_GRXSTSP_BCNT_MASK        (0x7ff &lt;&lt; 4)</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define OTG_FS_GRXSTSP_EPNUM_MASK       (0xf &lt;&lt; 0)</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160; </div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">/* OTG_FS general core configuration register (OTG_FS_GCCFG) */</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">/* Bits 31:21 - Reserved */</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define OTG_FS_GCCFG_SOFOUTEN       (1 &lt;&lt; 20)</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define OTG_FS_GCCFG_VBUSBSEN       (1 &lt;&lt; 19)</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define OTG_FS_GCCFG_VBUSASEN       (1 &lt;&lt; 18)</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">/* Bit 17 - Reserved */</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define OTG_FS_GCCFG_PWRDWN     (1 &lt;&lt; 16)</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">/* Bits 15:0 - Reserved */</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160; </div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160; </div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">/* Device-mode CSRs */</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">/* OTG_FS device control register (OTG_FS_DCTL) */</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">/* Bits 31:12 - Reserved */</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define OTG_FS_DCTL_POPRGDNE        (1 &lt;&lt; 11)</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define OTG_FS_DCTL_CGONAK      (1 &lt;&lt; 10)</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define OTG_FS_DCTL_SGONAK      (1 &lt;&lt; 9)</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define OTG_FS_DCTL_SGINAK      (1 &lt;&lt; 8)</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define OTG_FS_DCTL_TCTL_MASK       (7 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define OTG_FS_DCTL_GONSTS      (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define OTG_FS_DCTL_GINSTS      (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define OTG_FS_DCTL_SDIS        (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define OTG_FS_DCTL_RWUSIG      (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160; </div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">/* OTG_FS device configuration register (OTG_FS_DCFG) */</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define OTG_FS_DCFG_DSPD        0x0003</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define OTG_FS_DCFG_NZLSOHSK        0x0004</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define OTG_FS_DCFG_DAD         0x07F0</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define OTG_FS_DCFG_PFIVL       0x1800</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160; </div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">/* OTG_FS Device IN Endpoint Common Interrupt Mask Register (OTG_FS_DIEPMSK) */</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">/* Bits 31:10 - Reserved */</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPMSK_BIM      (1 &lt;&lt; 9)</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPMSK_TXFURM       (1 &lt;&lt; 8)</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">/* Bit 7 - Reserved */</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPMSK_INEPNEM      (1 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPMSK_INEPNMM      (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPMSK_ITTXFEMSK    (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPMSK_TOM      (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">/* Bit 2 - Reserved */</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPMSK_EPDM     (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPMSK_XFRCM        (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160; </div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">/* OTG_FS Device OUT Endpoint Common Interrupt Mask Register (OTG_FS_DOEPMSK) */</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">/* Bits 31:10 - Reserved */</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define OTG_FS_DOEPMSK_BOIM     (1 &lt;&lt; 9)</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define OTG_FS_DOEPMSK_OPEM     (1 &lt;&lt; 8)</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">/* Bit 7 - Reserved */</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define OTG_FS_DOEPMSK_B2BSTUP      (1 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">/* Bit 5 - Reserved */</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define OTG_FS_DOEPMSK_OTEPDM       (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define OTG_FS_DOEPMSK_STUPM        (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">/* Bit 2 - Reserved */</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define OTG_FS_DOEPMSK_EPDM     (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define OTG_FS_DOEPMSK_XFRCM        (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160; </div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">/* OTG_FS Device Control IN Endpoint 0 Control Register (OTG_FS_DIEPCTL0) */</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPCTL0_EPENA       (1 &lt;&lt; 31)</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPCTL0_EPDIS       (1 &lt;&lt; 30)</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">/* Bits 29:28 - Reserved */</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPCTLX_SD0PID      (1 &lt;&lt; 28)</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPCTL0_SNAK        (1 &lt;&lt; 27)</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPCTL0_CNAK        (1 &lt;&lt; 26)</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPCTL0_TXFNUM_MASK (0xf &lt;&lt; 22)</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPCTL0_STALL       (1 &lt;&lt; 21)</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">/* Bit 20 - Reserved */</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPCTL0_EPTYP_MASK  (0x3 &lt;&lt; 18)</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPCTL0_NAKSTS      (1 &lt;&lt; 17)</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">/* Bit 16 - Reserved */</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPCTL0_USBAEP      (1 &lt;&lt; 15)</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">/* Bits 14:2 - Reserved */</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPCTL0_MPSIZ_MASK  (0x3 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPCTL0_MPSIZ_64    (0x0 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPCTL0_MPSIZ_32    (0x1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPCTL0_MPSIZ_16    (0x2 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPCTL0_MPSIZ_8     (0x3 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160; </div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">/* OTG_FS Device Control OUT Endpoint 0 Control Register (OTG_FS_DOEPCTL0) */</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define OTG_FS_DOEPCTL0_EPENA       (1 &lt;&lt; 31)</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define OTG_FS_DOEPCTL0_EPDIS       (1 &lt;&lt; 30)</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">/* Bits 29:28 - Reserved */</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define OTG_FS_DOEPCTLX_SD0PID      (1 &lt;&lt; 28)</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define OTG_FS_DOEPCTL0_SNAK        (1 &lt;&lt; 27)</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define OTG_FS_DOEPCTL0_CNAK        (1 &lt;&lt; 26)</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">/* Bits 25:22 - Reserved */</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define OTG_FS_DOEPCTL0_STALL       (1 &lt;&lt; 21)</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define OTG_FS_DOEPCTL0_SNPM        (1 &lt;&lt; 20)</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define OTG_FS_DOEPCTL0_EPTYP_MASK  (0x3 &lt;&lt; 18)</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define OTG_FS_DOEPCTL0_NAKSTS      (1 &lt;&lt; 17)</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">/* Bit 16 - Reserved */</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define OTG_FS_DOEPCTL0_USBAEP      (1 &lt;&lt; 15)</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">/* Bits 14:2 - Reserved */</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define OTG_FS_DOEPCTL0_MPSIZ_MASK  (0x3 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define OTG_FS_DOEPCTL0_MPSIZ_64    (0x0 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define OTG_FS_DOEPCTL0_MPSIZ_32    (0x1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define OTG_FS_DOEPCTL0_MPSIZ_16    (0x2 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define OTG_FS_DOEPCTL0_MPSIZ_8     (0x3 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160; </div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">/* OTG_FS Device IN Endpoint Interrupt Register (OTG_FS_DIEPINTx) */</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">/* Bits 31:8 - Reserved */</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPINTX_TXFE        (1 &lt;&lt; 7)</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPINTX_INEPNE      (1 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">/* Bit 5 - Reserved */</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPINTX_ITTXFE      (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPINTX_TOC     (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">/* Bit 2 - Reserved */</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPINTX_EPDISD      (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPINTX_XFRC        (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160; </div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">/* OTG_FS Device IN Endpoint Interrupt Register (OTG_FS_DOEPINTx) */</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">/* Bits 31:7 - Reserved */</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define OTG_FS_DOEPINTX_B2BSTUP     (1 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">/* Bit 5 - Reserved */</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define OTG_FS_DOEPINTX_OTEPDIS     (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define OTG_FS_DOEPINTX_STUP        (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">/* Bit 2 - Reserved */</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define OTG_FS_DOEPINTX_EPDISD      (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define OTG_FS_DOEPINTX_XFRC        (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160; </div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">/* OTG_FS Device OUT Endpoint 0 Transfer Size Register (OTG_FS_DOEPTSIZ0) */</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">/* Bit 31 - Reserved */</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPSIZ0_STUPCNT_1   (0x1 &lt;&lt; 29)</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPSIZ0_STUPCNT_2   (0x2 &lt;&lt; 29)</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPSIZ0_STUPCNT_3   (0x3 &lt;&lt; 29)</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPSIZ0_STUPCNT_MASK    (0x3 &lt;&lt; 29)</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">/* Bits 28:20 - Reserved */</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPSIZ0_PKTCNT      (1 &lt;&lt; 19)</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">/* Bits 18:7 - Reserved */</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define OTG_FS_DIEPSIZ0_XFRSIZ_MASK (0x7f &lt;&lt; 0)</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160; </div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.18
</small></address>
</body>
</html>
