\hypertarget{group__CACHE__L1}{}\section{L1 Cache Management A\+PI}
\label{group__CACHE__L1}\index{L1 Cache Management API@{L1 Cache Management API}}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CACHE__L1_gaf7e077788e68609d50abf4876fab8a45}{alt\+\_\+cache\+\_\+l1\+\_\+enable\+\_\+all}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CACHE__L1_ga11fb57c30d7d0db631d968f235da2683}{alt\+\_\+cache\+\_\+l1\+\_\+disable\+\_\+all}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CACHE__L1_ga42b3e61800effdf4f2c116a91b552cfc}{alt\+\_\+cache\+\_\+l1\+\_\+instruction\+\_\+enable}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CACHE__L1_ga6e68dac4309b352d857e6013f53c405e}{alt\+\_\+cache\+\_\+l1\+\_\+instruction\+\_\+disable}} (void)
\item 
bool \mbox{\hyperlink{group__CACHE__L1_ga29dc9df650120525447542d61753bf48}{alt\+\_\+cache\+\_\+l1\+\_\+instruction\+\_\+is\+\_\+enabled}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CACHE__L1_gac7c91159bfa1efb23f5f8b1c1a633050}{alt\+\_\+cache\+\_\+l1\+\_\+instruction\+\_\+invalidate}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CACHE__L1_ga7cf879a94e789a076a0ba1f8b53ba24c}{alt\+\_\+cache\+\_\+l1\+\_\+data\+\_\+enable}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CACHE__L1_gae64fca494fa175a89b253ab031d4bb87}{alt\+\_\+cache\+\_\+l1\+\_\+data\+\_\+disable}} (void)
\item 
bool \mbox{\hyperlink{group__CACHE__L1_ga1b8079ba3d6940005661269af5a04113}{alt\+\_\+cache\+\_\+l1\+\_\+data\+\_\+is\+\_\+enabled}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CACHE__L1_ga5cb15e1f4ec7c3a3d90e377093e6e343}{alt\+\_\+cache\+\_\+l1\+\_\+data\+\_\+invalidate}} (void $\ast$vaddress, size\+\_\+t length)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CACHE__L1_ga6392aea5f21e92ba6cee7ddc442e778e}{alt\+\_\+cache\+\_\+l1\+\_\+data\+\_\+invalidate\+\_\+all}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CACHE__L1_gaada93137c48ec5389a2440f051db1614}{alt\+\_\+cache\+\_\+l1\+\_\+data\+\_\+clean}} (void $\ast$vaddress, size\+\_\+t length)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CACHE__L1_ga6d7933a103d85385e4e78f8d280ceefc}{alt\+\_\+cache\+\_\+l1\+\_\+data\+\_\+clean\+\_\+all}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CACHE__L1_gae17913c31c50609b13379653e920152f}{alt\+\_\+cache\+\_\+l1\+\_\+data\+\_\+purge}} (void $\ast$vaddress, size\+\_\+t length)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CACHE__L1_gabc52db59c88f6ce2d8d85c8ed6b959cc}{alt\+\_\+cache\+\_\+l1\+\_\+data\+\_\+purge\+\_\+all}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CACHE__L1_ga53e8125772688d09fefba728efc544e2}{alt\+\_\+cache\+\_\+l1\+\_\+parity\+\_\+enable}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CACHE__L1_ga5ccd83744fcb82e586c02f0d959a35a5}{alt\+\_\+cache\+\_\+l1\+\_\+parity\+\_\+disable}} (void)
\item 
bool \mbox{\hyperlink{group__CACHE__L1_gac40b8b1929d205fcaf4b213db7c80454}{alt\+\_\+cache\+\_\+l1\+\_\+parity\+\_\+is\+\_\+enabled}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CACHE__L1_ga4fc796e78302b0717838a92a0a922678}{alt\+\_\+cache\+\_\+l1\+\_\+branch\+\_\+enable}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CACHE__L1_gaf1dad3fa0be0a3b73b6d1b1709c6c968}{alt\+\_\+cache\+\_\+l1\+\_\+branch\+\_\+disable}} (void)
\item 
bool \mbox{\hyperlink{group__CACHE__L1_ga832720675bd1ff338b73479cf94b244c}{alt\+\_\+cache\+\_\+l1\+\_\+branch\+\_\+is\+\_\+enabled}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CACHE__L1_gaad63482f604077274c24e6210885dc83}{alt\+\_\+cache\+\_\+l1\+\_\+branch\+\_\+invalidate}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CACHE__L1_ga796ec973ccc04f01e496485fed4aa59b}{alt\+\_\+cache\+\_\+l1\+\_\+prefetch\+\_\+enable}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__CACHE__L1_ga00810e67920610f7da017ff65a5c9c2c}{alt\+\_\+cache\+\_\+l1\+\_\+prefetch\+\_\+disable}} (void)
\item 
bool \mbox{\hyperlink{group__CACHE__L1_ga315c6618b5e9d4f6505ac9836db83d44}{alt\+\_\+cache\+\_\+l1\+\_\+prefetch\+\_\+is\+\_\+enabled}} (void)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
This A\+PI group provides functions to interact with various components of the L1 cache on the So\+C\+F\+P\+GA. This includes the following cache components\+:
\begin{DoxyItemize}
\item Instruction Cache
\item Data Cache
\item Parity error detection
\item Dynamic branch prediction
\item Data prefetching
\end{DoxyItemize}

The A\+PI within this group only affects the L1 cache on the current C\+PU. To interact the L1 cache on another C\+PU, the A\+PI must be called from that other C\+PU.

With respect to bring-\/up, the L1 and L2 cache controller setups are fully independent. The L2 can be setup at any time, before or after the L1 is setup. 

\subsection{Function Documentation}
\mbox{\Hypertarget{group__CACHE__L1_gaf1dad3fa0be0a3b73b6d1b1709c6c968}\label{group__CACHE__L1_gaf1dad3fa0be0a3b73b6d1b1709c6c968}} 
\index{L1 Cache Management API@{L1 Cache Management API}!alt\_cache\_l1\_branch\_disable@{alt\_cache\_l1\_branch\_disable}}
\index{alt\_cache\_l1\_branch\_disable@{alt\_cache\_l1\_branch\_disable}!L1 Cache Management API@{L1 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l1\_branch\_disable()}{alt\_cache\_l1\_branch\_disable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+cache\+\_\+l1\+\_\+branch\+\_\+disable (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Disables the dynamic branch predictor features on the current C\+PU core.

This operation disables both the Branch Target Address Cache (B\+T\+AC) and the Global History Buffer (G\+HB).


\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L1_ga4fc796e78302b0717838a92a0a922678}\label{group__CACHE__L1_ga4fc796e78302b0717838a92a0a922678}} 
\index{L1 Cache Management API@{L1 Cache Management API}!alt\_cache\_l1\_branch\_enable@{alt\_cache\_l1\_branch\_enable}}
\index{alt\_cache\_l1\_branch\_enable@{alt\_cache\_l1\_branch\_enable}!L1 Cache Management API@{L1 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l1\_branch\_enable()}{alt\_cache\_l1\_branch\_enable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+cache\+\_\+l1\+\_\+branch\+\_\+enable (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Enables the dynamic branch predictor features on the current C\+PU core.

This operation enables both the Branch Target Address Cache (B\+T\+AC) and the Global History Buffer (G\+HB). Affected caches are automatically invalidated before use.


\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L1_gaad63482f604077274c24e6210885dc83}\label{group__CACHE__L1_gaad63482f604077274c24e6210885dc83}} 
\index{L1 Cache Management API@{L1 Cache Management API}!alt\_cache\_l1\_branch\_invalidate@{alt\_cache\_l1\_branch\_invalidate}}
\index{alt\_cache\_l1\_branch\_invalidate@{alt\_cache\_l1\_branch\_invalidate}!L1 Cache Management API@{L1 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l1\_branch\_invalidate()}{alt\_cache\_l1\_branch\_invalidate()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+cache\+\_\+l1\+\_\+branch\+\_\+invalidate (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Invalidates the dynamic branch predictor feature caches on the current C\+PU core.


\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L1_ga832720675bd1ff338b73479cf94b244c}\label{group__CACHE__L1_ga832720675bd1ff338b73479cf94b244c}} 
\index{L1 Cache Management API@{L1 Cache Management API}!alt\_cache\_l1\_branch\_is\_enabled@{alt\_cache\_l1\_branch\_is\_enabled}}
\index{alt\_cache\_l1\_branch\_is\_enabled@{alt\_cache\_l1\_branch\_is\_enabled}!L1 Cache Management API@{L1 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l1\_branch\_is\_enabled()}{alt\_cache\_l1\_branch\_is\_enabled()}}
{\footnotesize\ttfamily bool alt\+\_\+cache\+\_\+l1\+\_\+branch\+\_\+is\+\_\+enabled (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Returns {\bfseries{true}} when both the dynamic predictor features are enabled and {\bfseries{false}} when they are disabled on the current C\+PU core.


\begin{DoxyRetVals}{Return values}
{\em true} & The L1 branch predictor caches are all enabled. \\
\hline
{\em false} & Some or all L1 branch predictor caches are disabled. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L1_gaada93137c48ec5389a2440f051db1614}\label{group__CACHE__L1_gaada93137c48ec5389a2440f051db1614}} 
\index{L1 Cache Management API@{L1 Cache Management API}!alt\_cache\_l1\_data\_clean@{alt\_cache\_l1\_data\_clean}}
\index{alt\_cache\_l1\_data\_clean@{alt\_cache\_l1\_data\_clean}!L1 Cache Management API@{L1 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l1\_data\_clean()}{alt\_cache\_l1\_data\_clean()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+cache\+\_\+l1\+\_\+data\+\_\+clean (\begin{DoxyParamCaption}\item[{void $\ast$}]{vaddress,  }\item[{size\+\_\+t}]{length }\end{DoxyParamCaption})}

Cleans the specified contents of the L1 data cache on the current C\+PU core for the given memory segment.

The memory segment address and length specified must align to the characteristics of the cache line. This means the address and length must be multiples of the cache line size. To determine the cache line size, use the {\bfseries{A\+L\+T\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L\+I\+N\+E\+\_\+\+S\+I\+ZE}} macro.


\begin{DoxyParams}{Parameters}
{\em vaddress} & The virtual address of the memory segment to be cleaned.\\
\hline
{\em length} & The length of the memory segment to be cleaned.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The memory segment is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L1_ga6d7933a103d85385e4e78f8d280ceefc}\label{group__CACHE__L1_ga6d7933a103d85385e4e78f8d280ceefc}} 
\index{L1 Cache Management API@{L1 Cache Management API}!alt\_cache\_l1\_data\_clean\_all@{alt\_cache\_l1\_data\_clean\_all}}
\index{alt\_cache\_l1\_data\_clean\_all@{alt\_cache\_l1\_data\_clean\_all}!L1 Cache Management API@{L1 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l1\_data\_clean\_all()}{alt\_cache\_l1\_data\_clean\_all()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+cache\+\_\+l1\+\_\+data\+\_\+clean\+\_\+all (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Cleans the entire L1 data cache for the current C\+PU core.


\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L1_gae64fca494fa175a89b253ab031d4bb87}\label{group__CACHE__L1_gae64fca494fa175a89b253ab031d4bb87}} 
\index{L1 Cache Management API@{L1 Cache Management API}!alt\_cache\_l1\_data\_disable@{alt\_cache\_l1\_data\_disable}}
\index{alt\_cache\_l1\_data\_disable@{alt\_cache\_l1\_data\_disable}!L1 Cache Management API@{L1 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l1\_data\_disable()}{alt\_cache\_l1\_data\_disable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+cache\+\_\+l1\+\_\+data\+\_\+disable (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Disables the L1 data cache on the current C\+PU core.

If the cache is already disabled nothing is done. Otherwise the data cache is first cleaned before being disabled.


\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L1_ga7cf879a94e789a076a0ba1f8b53ba24c}\label{group__CACHE__L1_ga7cf879a94e789a076a0ba1f8b53ba24c}} 
\index{L1 Cache Management API@{L1 Cache Management API}!alt\_cache\_l1\_data\_enable@{alt\_cache\_l1\_data\_enable}}
\index{alt\_cache\_l1\_data\_enable@{alt\_cache\_l1\_data\_enable}!L1 Cache Management API@{L1 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l1\_data\_enable()}{alt\_cache\_l1\_data\_enable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+cache\+\_\+l1\+\_\+data\+\_\+enable (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Enables the L1 data cache on the current C\+PU core.

If the cache is already enabled nothing is done. Otherwise the data cache is first invalidated before being enabled.


\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L1_ga5cb15e1f4ec7c3a3d90e377093e6e343}\label{group__CACHE__L1_ga5cb15e1f4ec7c3a3d90e377093e6e343}} 
\index{L1 Cache Management API@{L1 Cache Management API}!alt\_cache\_l1\_data\_invalidate@{alt\_cache\_l1\_data\_invalidate}}
\index{alt\_cache\_l1\_data\_invalidate@{alt\_cache\_l1\_data\_invalidate}!L1 Cache Management API@{L1 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l1\_data\_invalidate()}{alt\_cache\_l1\_data\_invalidate()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+cache\+\_\+l1\+\_\+data\+\_\+invalidate (\begin{DoxyParamCaption}\item[{void $\ast$}]{vaddress,  }\item[{size\+\_\+t}]{length }\end{DoxyParamCaption})}

Invalidates the specified contents of the L1 data cache on the current C\+PU core for the given memory segment.

The memory segment address and length specified must align to the characteristics of the cache line. This means the address and length must be multiples of the cache line size. To determine the cache line size, use the {\bfseries{A\+L\+T\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L\+I\+N\+E\+\_\+\+S\+I\+ZE}} macro.


\begin{DoxyParams}{Parameters}
{\em vaddress} & The virtual address of the memory segment to be invalidated.\\
\hline
{\em length} & The length of the memory segment to be invalidated.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The memory segment is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L1_ga6392aea5f21e92ba6cee7ddc442e778e}\label{group__CACHE__L1_ga6392aea5f21e92ba6cee7ddc442e778e}} 
\index{L1 Cache Management API@{L1 Cache Management API}!alt\_cache\_l1\_data\_invalidate\_all@{alt\_cache\_l1\_data\_invalidate\_all}}
\index{alt\_cache\_l1\_data\_invalidate\_all@{alt\_cache\_l1\_data\_invalidate\_all}!L1 Cache Management API@{L1 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l1\_data\_invalidate\_all()}{alt\_cache\_l1\_data\_invalidate\_all()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+cache\+\_\+l1\+\_\+data\+\_\+invalidate\+\_\+all (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Invalidates the entire contents of the L1 data cache on the current C\+PU core.

Normally this is done automatically as part of \mbox{\hyperlink{group__CACHE__L1_ga7cf879a94e789a076a0ba1f8b53ba24c}{alt\+\_\+cache\+\_\+l1\+\_\+data\+\_\+enable()}}, but in certain circumstances it may be necessary to invalidate it manually. An example of this situation is when the address space is remapped and the processor accesses memory from the new memory area.


\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L1_ga1b8079ba3d6940005661269af5a04113}\label{group__CACHE__L1_ga1b8079ba3d6940005661269af5a04113}} 
\index{L1 Cache Management API@{L1 Cache Management API}!alt\_cache\_l1\_data\_is\_enabled@{alt\_cache\_l1\_data\_is\_enabled}}
\index{alt\_cache\_l1\_data\_is\_enabled@{alt\_cache\_l1\_data\_is\_enabled}!L1 Cache Management API@{L1 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l1\_data\_is\_enabled()}{alt\_cache\_l1\_data\_is\_enabled()}}
{\footnotesize\ttfamily bool alt\+\_\+cache\+\_\+l1\+\_\+data\+\_\+is\+\_\+enabled (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Returns {\bfseries{true}} when the L1 data cache is enabled and {\bfseries{false}} when it is disabled on the current C\+PU core.


\begin{DoxyRetVals}{Return values}
{\em true} & The L1 data cache is enabled. \\
\hline
{\em false} & The L1 data cache is disabled. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L1_gae17913c31c50609b13379653e920152f}\label{group__CACHE__L1_gae17913c31c50609b13379653e920152f}} 
\index{L1 Cache Management API@{L1 Cache Management API}!alt\_cache\_l1\_data\_purge@{alt\_cache\_l1\_data\_purge}}
\index{alt\_cache\_l1\_data\_purge@{alt\_cache\_l1\_data\_purge}!L1 Cache Management API@{L1 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l1\_data\_purge()}{alt\_cache\_l1\_data\_purge()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+cache\+\_\+l1\+\_\+data\+\_\+purge (\begin{DoxyParamCaption}\item[{void $\ast$}]{vaddress,  }\item[{size\+\_\+t}]{length }\end{DoxyParamCaption})}

Cleans and invalidates the specified contents of the L1 data cache on the current C\+PU core for the given memory segment.

The memory segment address and length specified must align to the characteristics of the cache line. This means the address and length must be multiples of the cache line size. To determine the cache line size, use the {\bfseries{A\+L\+T\+\_\+\+C\+A\+C\+H\+E\+\_\+\+L\+I\+N\+E\+\_\+\+S\+I\+ZE}} macro.

Normally this is done automatically as part of \mbox{\hyperlink{group__CACHE__L1_gae64fca494fa175a89b253ab031d4bb87}{alt\+\_\+cache\+\_\+l1\+\_\+data\+\_\+disable()}}, but in certain circumstances it may be necessary to purged it manually. An example of this situation is when the address space is remapped and the processor accesses memory from the new memory area.


\begin{DoxyParams}{Parameters}
{\em vaddress} & The virtual address of the memory segment to be purged.\\
\hline
{\em length} & The length of the memory segment to be purged.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The memory segment is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L1_gabc52db59c88f6ce2d8d85c8ed6b959cc}\label{group__CACHE__L1_gabc52db59c88f6ce2d8d85c8ed6b959cc}} 
\index{L1 Cache Management API@{L1 Cache Management API}!alt\_cache\_l1\_data\_purge\_all@{alt\_cache\_l1\_data\_purge\_all}}
\index{alt\_cache\_l1\_data\_purge\_all@{alt\_cache\_l1\_data\_purge\_all}!L1 Cache Management API@{L1 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l1\_data\_purge\_all()}{alt\_cache\_l1\_data\_purge\_all()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+cache\+\_\+l1\+\_\+data\+\_\+purge\+\_\+all (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Cleans and invalidates the entire L1 data cache for the current C\+PU core.


\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L1_ga11fb57c30d7d0db631d968f235da2683}\label{group__CACHE__L1_ga11fb57c30d7d0db631d968f235da2683}} 
\index{L1 Cache Management API@{L1 Cache Management API}!alt\_cache\_l1\_disable\_all@{alt\_cache\_l1\_disable\_all}}
\index{alt\_cache\_l1\_disable\_all@{alt\_cache\_l1\_disable\_all}!L1 Cache Management API@{L1 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l1\_disable\_all()}{alt\_cache\_l1\_disable\_all()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+cache\+\_\+l1\+\_\+disable\+\_\+all (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Disables all L1 caches and features on the current C\+PU core. This includes the instruction cache, data cache, parity error detection, branch target address cache, global history buffer, and data prefetching. All necessary maintenance tasks will be taken care of.

This function should not be mixed with other L1 cache related functions which enable or disable caches individually.


\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L1_gaf7e077788e68609d50abf4876fab8a45}\label{group__CACHE__L1_gaf7e077788e68609d50abf4876fab8a45}} 
\index{L1 Cache Management API@{L1 Cache Management API}!alt\_cache\_l1\_enable\_all@{alt\_cache\_l1\_enable\_all}}
\index{alt\_cache\_l1\_enable\_all@{alt\_cache\_l1\_enable\_all}!L1 Cache Management API@{L1 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l1\_enable\_all()}{alt\_cache\_l1\_enable\_all()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+cache\+\_\+l1\+\_\+enable\+\_\+all (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Enables all L1 caches and features on the current C\+PU core. This includes the instruction cache, data cache, parity error detection, branch target address cache, global history buffer, and data prefetching. All necessary maintenance tasks will be taken care of.

This function should not be mixed with other L1 cache related functions which enable or disable caches individually.


\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L1_ga6e68dac4309b352d857e6013f53c405e}\label{group__CACHE__L1_ga6e68dac4309b352d857e6013f53c405e}} 
\index{L1 Cache Management API@{L1 Cache Management API}!alt\_cache\_l1\_instruction\_disable@{alt\_cache\_l1\_instruction\_disable}}
\index{alt\_cache\_l1\_instruction\_disable@{alt\_cache\_l1\_instruction\_disable}!L1 Cache Management API@{L1 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l1\_instruction\_disable()}{alt\_cache\_l1\_instruction\_disable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+cache\+\_\+l1\+\_\+instruction\+\_\+disable (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Disables the L1 instruction cache on the current C\+PU core.


\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L1_ga42b3e61800effdf4f2c116a91b552cfc}\label{group__CACHE__L1_ga42b3e61800effdf4f2c116a91b552cfc}} 
\index{L1 Cache Management API@{L1 Cache Management API}!alt\_cache\_l1\_instruction\_enable@{alt\_cache\_l1\_instruction\_enable}}
\index{alt\_cache\_l1\_instruction\_enable@{alt\_cache\_l1\_instruction\_enable}!L1 Cache Management API@{L1 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l1\_instruction\_enable()}{alt\_cache\_l1\_instruction\_enable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+cache\+\_\+l1\+\_\+instruction\+\_\+enable (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Enables the L1 instruction cache on the current C\+PU core. If the cache is already enabled, nothing is done. Otherwise the instruction cache is first invalidated before being enabled.


\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L1_gac7c91159bfa1efb23f5f8b1c1a633050}\label{group__CACHE__L1_gac7c91159bfa1efb23f5f8b1c1a633050}} 
\index{L1 Cache Management API@{L1 Cache Management API}!alt\_cache\_l1\_instruction\_invalidate@{alt\_cache\_l1\_instruction\_invalidate}}
\index{alt\_cache\_l1\_instruction\_invalidate@{alt\_cache\_l1\_instruction\_invalidate}!L1 Cache Management API@{L1 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l1\_instruction\_invalidate()}{alt\_cache\_l1\_instruction\_invalidate()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+cache\+\_\+l1\+\_\+instruction\+\_\+invalidate (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Invalidates the contents of the L1 instruction cache on the current C\+PU core.

Normally this is done automatically as part of \mbox{\hyperlink{group__CACHE__L1_ga42b3e61800effdf4f2c116a91b552cfc}{alt\+\_\+cache\+\_\+l1\+\_\+instruction\+\_\+enable()}}, but in certain circumstances it may be necessary to invalidate it manually. An example of this situation is when the address space is remapped and the processor executes instructions from the new memory area.


\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L1_ga29dc9df650120525447542d61753bf48}\label{group__CACHE__L1_ga29dc9df650120525447542d61753bf48}} 
\index{L1 Cache Management API@{L1 Cache Management API}!alt\_cache\_l1\_instruction\_is\_enabled@{alt\_cache\_l1\_instruction\_is\_enabled}}
\index{alt\_cache\_l1\_instruction\_is\_enabled@{alt\_cache\_l1\_instruction\_is\_enabled}!L1 Cache Management API@{L1 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l1\_instruction\_is\_enabled()}{alt\_cache\_l1\_instruction\_is\_enabled()}}
{\footnotesize\ttfamily bool alt\+\_\+cache\+\_\+l1\+\_\+instruction\+\_\+is\+\_\+enabled (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Returns {\bfseries{true}} when the L1 instruction cache is enabled and {\bfseries{false}} when it is disabled on the current C\+PU core.


\begin{DoxyRetVals}{Return values}
{\em true} & The L1 instruction cache is enabled. \\
\hline
{\em false} & The L1 instruction cache is disabled. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L1_ga5ccd83744fcb82e586c02f0d959a35a5}\label{group__CACHE__L1_ga5ccd83744fcb82e586c02f0d959a35a5}} 
\index{L1 Cache Management API@{L1 Cache Management API}!alt\_cache\_l1\_parity\_disable@{alt\_cache\_l1\_parity\_disable}}
\index{alt\_cache\_l1\_parity\_disable@{alt\_cache\_l1\_parity\_disable}!L1 Cache Management API@{L1 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l1\_parity\_disable()}{alt\_cache\_l1\_parity\_disable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+cache\+\_\+l1\+\_\+parity\+\_\+disable (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Disables parity error detection in the L1 caches.


\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L1_ga53e8125772688d09fefba728efc544e2}\label{group__CACHE__L1_ga53e8125772688d09fefba728efc544e2}} 
\index{L1 Cache Management API@{L1 Cache Management API}!alt\_cache\_l1\_parity\_enable@{alt\_cache\_l1\_parity\_enable}}
\index{alt\_cache\_l1\_parity\_enable@{alt\_cache\_l1\_parity\_enable}!L1 Cache Management API@{L1 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l1\_parity\_enable()}{alt\_cache\_l1\_parity\_enable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+cache\+\_\+l1\+\_\+parity\+\_\+enable (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Enables the parity error detection feature in the L1 caches on the current C\+PU core.

Ideally parity should be enabled before any L1 caches are enabled. If the instruction, data, and / or dynamic branch predictor caches are already enabled, they will first be cleaned (if needed) and disabled before parity is enabled in hardware. Afterwards, the affected caches will be invalidated and enabled.

Parity and T\+LB interaction deserves special attention. The T\+LB is considered to be a L1 cache but is enabled when the M\+MU, which is grouped in another A\+PI, is enabled. Due to the system-\/wide influence of the M\+MU, it cannot be disabled and enabled with impunity as the other L1 caches, which are designed to operate as transparently as possible. Thus parity error detection must be enabled before the L1 T\+LB cache, and by extension the M\+MU, is enabled.

For a parity error to be reported, the appropriate C\+PU P\+A\+R\+I\+T\+Y\+F\+A\+IL interrupt for the current C\+PU core must be enabled using the interrupt controller A\+PI. For C\+P\+U0, A\+L\+T\+\_\+\+I\+N\+T\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+C\+P\+U0\+\_\+\+P\+A\+R\+I\+T\+Y\+F\+A\+IL is asserted if any parity error is detected while the other P\+A\+R\+I\+T\+Y\+F\+A\+IL interrupts are for parity errors in a specific memory. Refer to the interrupt controller A\+PI for more details about programming the interrupt controller.

In the event of a parity error is detected, the appropriate C\+PU parity interrupt will be raised. C\+PU parity interrupts are all edge triggered and are cleared by acknowledging them in the interrupt controller A\+PI.


\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L1_gac40b8b1929d205fcaf4b213db7c80454}\label{group__CACHE__L1_gac40b8b1929d205fcaf4b213db7c80454}} 
\index{L1 Cache Management API@{L1 Cache Management API}!alt\_cache\_l1\_parity\_is\_enabled@{alt\_cache\_l1\_parity\_is\_enabled}}
\index{alt\_cache\_l1\_parity\_is\_enabled@{alt\_cache\_l1\_parity\_is\_enabled}!L1 Cache Management API@{L1 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l1\_parity\_is\_enabled()}{alt\_cache\_l1\_parity\_is\_enabled()}}
{\footnotesize\ttfamily bool alt\+\_\+cache\+\_\+l1\+\_\+parity\+\_\+is\+\_\+enabled (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Returns {\bfseries{true}} when parity error detection is enabled and {\bfseries{false}} when it is disabled on the current C\+PU core.


\begin{DoxyRetVals}{Return values}
{\em true} & Parity error detection for L1 caches is enabled. \\
\hline
{\em false} & Parity error detection for L1 caches is disabled. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L1_ga00810e67920610f7da017ff65a5c9c2c}\label{group__CACHE__L1_ga00810e67920610f7da017ff65a5c9c2c}} 
\index{L1 Cache Management API@{L1 Cache Management API}!alt\_cache\_l1\_prefetch\_disable@{alt\_cache\_l1\_prefetch\_disable}}
\index{alt\_cache\_l1\_prefetch\_disable@{alt\_cache\_l1\_prefetch\_disable}!L1 Cache Management API@{L1 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l1\_prefetch\_disable()}{alt\_cache\_l1\_prefetch\_disable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+cache\+\_\+l1\+\_\+prefetch\+\_\+disable (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Disables the L1 cache data prefetch feature on the current C\+PU core.


\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L1_ga796ec973ccc04f01e496485fed4aa59b}\label{group__CACHE__L1_ga796ec973ccc04f01e496485fed4aa59b}} 
\index{L1 Cache Management API@{L1 Cache Management API}!alt\_cache\_l1\_prefetch\_enable@{alt\_cache\_l1\_prefetch\_enable}}
\index{alt\_cache\_l1\_prefetch\_enable@{alt\_cache\_l1\_prefetch\_enable}!L1 Cache Management API@{L1 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l1\_prefetch\_enable()}{alt\_cache\_l1\_prefetch\_enable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+cache\+\_\+l1\+\_\+prefetch\+\_\+enable (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Enables the L1 cache data prefetch feature on the current C\+PU core.

This allows data to be prefetched into the data cache before it is to be used. For example in a loop the current iteration may want to preload the data which will be used in the next teration. This is done by using the P\+LD instructions.


\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__CACHE__L1_ga315c6618b5e9d4f6505ac9836db83d44}\label{group__CACHE__L1_ga315c6618b5e9d4f6505ac9836db83d44}} 
\index{L1 Cache Management API@{L1 Cache Management API}!alt\_cache\_l1\_prefetch\_is\_enabled@{alt\_cache\_l1\_prefetch\_is\_enabled}}
\index{alt\_cache\_l1\_prefetch\_is\_enabled@{alt\_cache\_l1\_prefetch\_is\_enabled}!L1 Cache Management API@{L1 Cache Management API}}
\subsubsection{\texorpdfstring{alt\_cache\_l1\_prefetch\_is\_enabled()}{alt\_cache\_l1\_prefetch\_is\_enabled()}}
{\footnotesize\ttfamily bool alt\+\_\+cache\+\_\+l1\+\_\+prefetch\+\_\+is\+\_\+enabled (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Returns {\bfseries{true}} if the L1 cache data prefetch feature is enabled and {\bfseries{false}} if it is disabled on the current C\+PU core.


\begin{DoxyRetVals}{Return values}
{\em true} & The L1 data cache prefetch feature is enabled. \\
\hline
{\em false} & The L1 data cache prefetch feature is disabled. \\
\hline
\end{DoxyRetVals}
