TimeQuest Timing Analyzer report for sdram_ov5640_vga_gray
Thu May 11 10:00:32 2017
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 12. Slow 1200mV 85C Model Setup: 'reg_config:reg_config_inst|clock_20k'
 13. Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'CMOS_PCLK'
 15. Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Setup: 'CLOCK'
 17. Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Hold: 'CMOS_PCLK'
 20. Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Hold: 'reg_config:reg_config_inst|clock_20k'
 22. Slow 1200mV 85C Model Hold: 'CLOCK'
 23. Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 25. Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV 85C Model Recovery: 'reg_config:reg_config_inst|clock_20k'
 28. Slow 1200mV 85C Model Recovery: 'CMOS_PCLK'
 29. Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 30. Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 85C Model Removal: 'CMOS_PCLK'
 32. Slow 1200mV 85C Model Removal: 'reg_config:reg_config_inst|clock_20k'
 33. Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 34. Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'CMOS_PCLK'
 38. Slow 1200mV 85C Model Minimum Pulse Width: 'reg_config:reg_config_inst|clock_20k'
 39. Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 40. Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK'
 42. Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Output Enable Times
 49. Minimum Output Enable Times
 50. Output Disable Times
 51. Minimum Output Disable Times
 52. Slow 1200mV 85C Model Metastability Report
 53. Slow 1200mV 0C Model Fmax Summary
 54. Slow 1200mV 0C Model Setup Summary
 55. Slow 1200mV 0C Model Hold Summary
 56. Slow 1200mV 0C Model Recovery Summary
 57. Slow 1200mV 0C Model Removal Summary
 58. Slow 1200mV 0C Model Minimum Pulse Width Summary
 59. Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 60. Slow 1200mV 0C Model Setup: 'reg_config:reg_config_inst|clock_20k'
 61. Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
 62. Slow 1200mV 0C Model Setup: 'CMOS_PCLK'
 63. Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 64. Slow 1200mV 0C Model Setup: 'CLOCK'
 65. Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 66. Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 67. Slow 1200mV 0C Model Hold: 'CMOS_PCLK'
 68. Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 69. Slow 1200mV 0C Model Hold: 'reg_config:reg_config_inst|clock_20k'
 70. Slow 1200mV 0C Model Hold: 'CLOCK'
 71. Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
 72. Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 73. Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
 74. Slow 1200mV 0C Model Recovery: 'reg_config:reg_config_inst|clock_20k'
 75. Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 76. Slow 1200mV 0C Model Recovery: 'CMOS_PCLK'
 77. Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 78. Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 79. Slow 1200mV 0C Model Removal: 'CMOS_PCLK'
 80. Slow 1200mV 0C Model Removal: 'reg_config:reg_config_inst|clock_20k'
 81. Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 82. Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 83. Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
 84. Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 85. Slow 1200mV 0C Model Minimum Pulse Width: 'CMOS_PCLK'
 86. Slow 1200mV 0C Model Minimum Pulse Width: 'reg_config:reg_config_inst|clock_20k'
 87. Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
 88. Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
 89. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK'
 90. Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 91. Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 92. Setup Times
 93. Hold Times
 94. Clock to Output Times
 95. Minimum Clock to Output Times
 96. Output Enable Times
 97. Minimum Output Enable Times
 98. Output Disable Times
 99. Minimum Output Disable Times
100. Slow 1200mV 0C Model Metastability Report
101. Fast 1200mV 0C Model Setup Summary
102. Fast 1200mV 0C Model Hold Summary
103. Fast 1200mV 0C Model Recovery Summary
104. Fast 1200mV 0C Model Removal Summary
105. Fast 1200mV 0C Model Minimum Pulse Width Summary
106. Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
107. Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
108. Fast 1200mV 0C Model Setup: 'reg_config:reg_config_inst|clock_20k'
109. Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
110. Fast 1200mV 0C Model Setup: 'CMOS_PCLK'
111. Fast 1200mV 0C Model Setup: 'CLOCK'
112. Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
113. Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
114. Fast 1200mV 0C Model Hold: 'CMOS_PCLK'
115. Fast 1200mV 0C Model Hold: 'reg_config:reg_config_inst|clock_20k'
116. Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
117. Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
118. Fast 1200mV 0C Model Hold: 'CLOCK'
119. Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
120. Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
121. Fast 1200mV 0C Model Recovery: 'reg_config:reg_config_inst|clock_20k'
122. Fast 1200mV 0C Model Recovery: 'CMOS_PCLK'
123. Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
124. Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
125. Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
126. Fast 1200mV 0C Model Removal: 'reg_config:reg_config_inst|clock_20k'
127. Fast 1200mV 0C Model Removal: 'CMOS_PCLK'
128. Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
129. Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
130. Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
131. Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
132. Fast 1200mV 0C Model Minimum Pulse Width: 'CMOS_PCLK'
133. Fast 1200mV 0C Model Minimum Pulse Width: 'reg_config:reg_config_inst|clock_20k'
134. Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'
135. Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'
136. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK'
137. Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
138. Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
139. Setup Times
140. Hold Times
141. Clock to Output Times
142. Minimum Clock to Output Times
143. Output Enable Times
144. Minimum Output Enable Times
145. Output Disable Times
146. Minimum Output Disable Times
147. Fast 1200mV 0C Model Metastability Report
148. Multicorner Timing Analysis Summary
149. Setup Times
150. Hold Times
151. Clock to Output Times
152. Minimum Clock to Output Times
153. Board Trace Model Assignments
154. Input Transition Times
155. Signal Integrity Metrics (Slow 1200mv 0c Model)
156. Signal Integrity Metrics (Slow 1200mv 85c Model)
157. Signal Integrity Metrics (Fast 1200mv 0c Model)
158. Setup Transfers
159. Hold Transfers
160. Recovery Transfers
161. Removal Transfers
162. Report TCCS
163. Report RSKM
164. Unconstrained Paths
165. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name      ; sdram_ov5640_vga_gray                             ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE6F17C8                                       ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.13        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   7.1%      ;
;     3-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------------------------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+
; Clock Name                                                            ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                ; Source                                                                  ; Targets                                                                   ;
+-----------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------------------------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+
; CLOCK                                                                 ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                       ;                                                                         ; { CLOCK }                                                                 ;
; CMOS_PCLK                                                             ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                       ;                                                                         ; { CMOS_PCLK }                                                             ;
; reg_config:reg_config_inst|clock_20k                                  ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                       ;                                                                         ; { reg_config:reg_config_inst|clock_20k }                                  ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; Generated ; 15.384  ; 65.0 MHz   ; 0.000 ; 7.692  ; 50.00      ; 8         ; 65          ;       ;        ;           ;            ; false    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|inclk[0]    ; { u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] }    ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 41.666  ; 24.0 MHz   ; 0.000 ; 20.833 ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 125.000 ; 8.0 MHz    ; 0.000 ; 62.500 ; 50.00      ; 25        ; 4           ;       ;        ;           ;            ; false    ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] } ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 10.000  ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] } ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 10.000  ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] } ;
+-----------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------------------------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                    ;
+------------+-----------------+-----------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                            ; Note                                           ;
+------------+-----------------+-----------------------------------------------------------------------+------------------------------------------------+
; 73.53 MHz  ; 73.53 MHz       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;                                                ;
; 120.31 MHz ; 120.31 MHz      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 159.57 MHz ; 159.57 MHz      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 186.08 MHz ; 186.08 MHz      ; CLOCK                                                                 ;                                                ;
; 186.25 MHz ; 186.25 MHz      ; reg_config:reg_config_inst|clock_20k                                  ;                                                ;
; 333.78 MHz ; 238.04 MHz      ; CMOS_PCLK                                                             ; limit due to minimum period restriction (tmin) ;
; 752.45 MHz ; 402.09 MHz      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                             ;
+-----------------------------------------------------------------------+---------+---------------+
; Clock                                                                 ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------+---------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -4.498  ; -13.470       ;
; reg_config:reg_config_inst|clock_20k                                  ; -4.369  ; -156.912      ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; -4.065  ; -7.513        ;
; CMOS_PCLK                                                             ; -1.996  ; -96.013       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.747  ; -0.747        ;
; CLOCK                                                                 ; 14.626  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 123.671 ; 0.000         ;
+-----------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                             ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.834 ; -1.736        ;
; CMOS_PCLK                                                             ; -0.612 ; -2.310        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.151 ; -0.151        ;
; reg_config:reg_config_inst|clock_20k                                  ; -0.098 ; -0.871        ;
; CLOCK                                                                 ; 0.453  ; 0.000         ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 0.453  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.907  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                         ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; -5.415 ; -290.479      ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; -1.697 ; -3.394        ;
; reg_config:reg_config_inst|clock_20k                                  ; -1.097 ; -22.471       ;
; CMOS_PCLK                                                             ; -0.069 ; -0.665        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.435  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 37.367 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                          ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                                             ; -0.369 ; -15.428       ;
; reg_config:reg_config_inst|clock_20k                                  ; -0.238 ; -4.037        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.583  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.718  ; 0.000         ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 2.808  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 4.687  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                              ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                                             ; -3.201 ; -115.206      ;
; reg_config:reg_config_inst|clock_20k                                  ; -1.487 ; -66.915       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.689  ; 0.000         ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 7.410  ; 0.000         ;
; CLOCK                                                                 ; 9.744  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.551 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 62.218 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -4.498 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                       ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.785     ; 2.654      ;
; -4.264 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.771     ; 2.434      ;
; -4.025 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.771     ; 2.195      ;
; -4.008 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                       ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.785     ; 2.164      ;
; -3.999 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.771     ; 2.169      ;
; -3.988 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                       ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.785     ; 2.144      ;
; -3.869 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                       ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.785     ; 2.025      ;
; -3.831 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.771     ; 2.001      ;
; -3.736 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.771     ; 1.906      ;
; -3.619 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                       ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.785     ; 1.775      ;
; -2.820 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.880     ; 0.881      ;
; -0.676 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.189      ; 2.542      ;
; -0.646 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.189      ; 2.512      ;
; -0.627 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.189      ; 2.493      ;
; -0.604 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.189      ; 2.470      ;
; -0.566 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 1.190      ; 2.045      ;
; -0.556 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.189      ; 2.422      ;
; -0.530 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.189      ; 2.396      ;
; -0.514 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.189      ; 2.380      ;
; -0.378 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 1.190      ; 1.857      ;
; -0.371 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.189      ; 2.237      ;
; -0.368 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 1.190      ; 1.847      ;
; -0.356 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 1.190      ; 1.835      ;
; -0.351 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 1.190      ; 1.830      ;
; -0.309 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 1.190      ; 1.788      ;
; -0.246 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.189      ; 2.112      ;
; -0.212 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 1.190      ; 1.691      ;
; -0.207 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 1.190      ; 1.686      ;
; -0.199 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 1.190      ; 1.678      ;
; -0.186 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 1.190      ; 1.665      ;
; -0.063 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.189      ; 1.929      ;
; 0.844  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 4.092      ;
; 0.844  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 4.092      ;
; 0.844  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 4.092      ;
; 0.844  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 4.092      ;
; 0.844  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 4.092      ;
; 0.844  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 4.092      ;
; 0.844  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 4.092      ;
; 0.844  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 4.092      ;
; 0.844  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 4.092      ;
; 0.844  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 4.092      ;
; 0.844  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 4.092      ;
; 0.844  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 4.092      ;
; 0.844  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 4.092      ;
; 0.883  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 4.053      ;
; 1.725  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 3.212      ;
; 1.946  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.866      ;
; 1.946  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.866      ;
; 1.946  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.866      ;
; 1.946  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.866      ;
; 1.946  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.866      ;
; 1.946  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.866      ;
; 1.946  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.866      ;
; 1.946  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.866      ;
; 1.946  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.866      ;
; 1.946  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.189     ; 2.866      ;
; 2.165  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.038     ; 7.798      ;
; 2.363  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.038     ; 7.600      ;
; 2.368  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.039     ; 7.594      ;
; 2.487  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.186     ; 2.328      ;
; 2.494  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.038     ; 7.469      ;
; 2.521  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 7.443      ;
; 2.532  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 2.401      ;
; 2.548  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.040     ; 7.413      ;
; 2.564  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.042     ; 7.395      ;
; 2.564  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.042     ; 7.395      ;
; 2.564  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.042     ; 7.395      ;
; 2.564  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.042     ; 7.395      ;
; 2.566  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.039     ; 7.396      ;
; 2.617  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.038     ; 7.346      ;
; 2.620  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.041     ; 7.340      ;
; 2.620  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.041     ; 7.340      ;
; 2.620  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.041     ; 7.340      ;
; 2.620  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.041     ; 7.340      ;
; 2.620  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.041     ; 7.340      ;
; 2.620  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.041     ; 7.340      ;
; 2.620  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.041     ; 7.340      ;
; 2.620  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.041     ; 7.340      ;
; 2.620  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.041     ; 7.340      ;
; 2.626  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.268      ; 7.558      ;
; 2.626  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.268      ; 7.558      ;
; 2.626  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.268      ; 7.558      ;
; 2.626  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.268      ; 7.558      ;
; 2.626  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.268      ; 7.558      ;
; 2.626  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.268      ; 7.558      ;
; 2.626  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.268      ; 7.558      ;
; 2.626  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.268      ; 7.558      ;
; 2.626  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.268      ; 7.558      ;
; 2.626  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.268      ; 7.558      ;
; 2.626  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.268      ; 7.558      ;
; 2.626  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.268      ; 7.558      ;
; 2.626  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.268      ; 7.558      ;
; 2.626  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.268      ; 7.558      ;
; 2.626  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.268      ; 7.558      ;
; 2.626  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.268      ; 7.558      ;
; 2.630  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.038     ; 7.333      ;
; 2.666  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 7.245      ;
; 2.666  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 7.245      ;
; 2.682  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 7.229      ;
; 2.682  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 7.229      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'reg_config:reg_config_inst|clock_20k'                                                                                                                                                                 ;
+--------+----------------------------------------------------+------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                        ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -4.369 ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|i2c_data[3]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.086     ; 5.284      ;
; -4.312 ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|i2c_data[1]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.090     ; 5.223      ;
; -4.297 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[1]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.090     ; 5.208      ;
; -4.245 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[3]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.086     ; 5.160      ;
; -4.239 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|i2c_data[2]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 5.158      ;
; -4.187 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|i2c_data[1]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.090     ; 5.098      ;
; -4.181 ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|i2c_data[2]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 5.100      ;
; -4.158 ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|i2c_data[3]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.086     ; 5.073      ;
; -4.091 ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|i2c_data[4]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.085     ; 5.007      ;
; -4.085 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|i2c_data[3]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.086     ; 5.000      ;
; -4.079 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|i2c_data[12]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.092     ; 4.988      ;
; -4.074 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[9]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.089     ; 4.986      ;
; -4.046 ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|i2c_data[4]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.085     ; 4.962      ;
; -4.044 ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|i2c_data[1]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.090     ; 4.955      ;
; -4.036 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|i2c_data[5]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.093     ; 4.944      ;
; -4.022 ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|i2c_data[12]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.091     ; 4.932      ;
; -4.021 ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|i2c_data[5]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.093     ; 4.929      ;
; -4.020 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[7]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 4.941      ;
; -4.016 ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|i2c_data[2]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.936      ;
; -4.011 ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|i2c_data[17]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.090     ; 4.922      ;
; -4.008 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[7]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 4.929      ;
; -4.000 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[7]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 4.921      ;
; -3.986 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[3]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.086     ; 4.901      ;
; -3.960 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|i2c_data[11]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.880      ;
; -3.957 ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|i2c_data[12]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.092     ; 4.866      ;
; -3.955 ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|i2c_data[9]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.089     ; 4.867      ;
; -3.938 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[19]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 4.857      ;
; -3.938 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[5]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.093     ; 4.846      ;
; -3.930 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[11]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.850      ;
; -3.926 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[19]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 4.845      ;
; -3.926 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[5]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.093     ; 4.834      ;
; -3.924 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[1]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.090     ; 4.835      ;
; -3.923 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[12]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.092     ; 4.832      ;
; -3.920 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|i2c_data[10]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.089     ; 4.832      ;
; -3.918 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[19]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 4.837      ;
; -3.918 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[5]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.093     ; 4.826      ;
; -3.918 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[11]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.838      ;
; -3.916 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[1]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.090     ; 4.827      ;
; -3.913 ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|i2c_data[9]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.089     ; 4.825      ;
; -3.910 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[11]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.830      ;
; -3.907 ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|i2c_data[10]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.089     ; 4.819      ;
; -3.903 ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|i2c_data[1]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.090     ; 4.814      ;
; -3.902 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[10]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.089     ; 4.814      ;
; -3.898 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[13]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.818      ;
; -3.898 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[6]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.818      ;
; -3.891 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|i2c_data[0]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.811      ;
; -3.890 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[10]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.089     ; 4.802      ;
; -3.890 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[9]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.089     ; 4.802      ;
; -3.886 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[13]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.806      ;
; -3.886 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[6]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.806      ;
; -3.882 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[10]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.089     ; 4.794      ;
; -3.882 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[9]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.089     ; 4.794      ;
; -3.881 ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|i2c_data[7]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 4.802      ;
; -3.880 ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|i2c_data[5]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.092     ; 4.789      ;
; -3.878 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[17]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.090     ; 4.789      ;
; -3.878 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[13]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.798      ;
; -3.878 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[6]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.798      ;
; -3.878 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[0]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.798      ;
; -3.873 ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|i2c_data[4]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.084     ; 4.790      ;
; -3.866 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[17]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.090     ; 4.777      ;
; -3.865 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[4]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.085     ; 4.781      ;
; -3.861 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[22]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.083     ; 4.779      ;
; -3.861 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[21]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.083     ; 4.779      ;
; -3.858 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[17]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.090     ; 4.769      ;
; -3.856 ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.776      ;
; -3.855 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[3]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.086     ; 4.770      ;
; -3.853 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[4]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.085     ; 4.769      ;
; -3.850 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[20]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.770      ;
; -3.849 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[22]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.083     ; 4.767      ;
; -3.849 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[21]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.083     ; 4.767      ;
; -3.845 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[4]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.085     ; 4.761      ;
; -3.842 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[12]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.092     ; 4.751      ;
; -3.841 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[22]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.083     ; 4.759      ;
; -3.841 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[21]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.083     ; 4.759      ;
; -3.840 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|i2c_data[6]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.760      ;
; -3.840 ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|i2c_data[7]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 4.761      ;
; -3.838 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[20]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.758      ;
; -3.831 ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|i2c_data[6]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 4.752      ;
; -3.830 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|i2c_data[17]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.090     ; 4.741      ;
; -3.830 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[20]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.750      ;
; -3.830 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[12]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.092     ; 4.739      ;
; -3.826 ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[7]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 4.747      ;
; -3.824 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[18]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.084     ; 4.741      ;
; -3.822 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[8]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.083     ; 4.740      ;
; -3.822 ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|i2c_data[0]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.742      ;
; -3.819 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[2]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 4.738      ;
; -3.818 ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|i2c_data[10]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.089     ; 4.730      ;
; -3.815 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|i2c_data[4]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.085     ; 4.731      ;
; -3.812 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[18]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.084     ; 4.729      ;
; -3.810 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[8]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.083     ; 4.728      ;
; -3.809 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[16]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.729      ;
; -3.809 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[15]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.729      ;
; -3.809 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[0]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.729      ;
; -3.809 ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|i2c_data[11]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 4.730      ;
; -3.804 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[18]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.084     ; 4.721      ;
; -3.803 ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|i2c_data[17]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.089     ; 4.715      ;
; -3.803 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[2]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 4.722      ;
; -3.802 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[8]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.083     ; 4.720      ;
; -3.799 ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|i2c_data[19]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 4.718      ;
; -3.797 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[16]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.717      ;
+--------+----------------------------------------------------+------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                             ; Launch Clock                                                          ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -4.065 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.793     ; 2.961      ;
; -4.064 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.793     ; 2.960      ;
; -3.560 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.793     ; 2.456      ;
; -3.512 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.793     ; 2.408      ;
; -3.448 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.789     ; 2.348      ;
; -3.386 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.789     ; 2.286      ;
; -3.380 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.789     ; 2.280      ;
; -3.123 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.793     ; 2.019      ;
; -3.059 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.789     ; 1.959      ;
; -3.027 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.789     ; 1.927      ;
; 0.892  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.059     ; 6.742      ;
; 0.893  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.059     ; 6.741      ;
; 0.928  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[14]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 6.701      ;
; 0.958  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[15]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 6.671      ;
; 0.987  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[14]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.059     ; 6.647      ;
; 1.017  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[15]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.059     ; 6.617      ;
; 1.020  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.059     ; 6.614      ;
; 1.021  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.059     ; 6.613      ;
; 1.056  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[14]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 6.573      ;
; 1.064  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[13]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.063     ; 6.566      ;
; 1.074  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[12]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 6.555      ;
; 1.086  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[15]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 6.543      ;
; 1.104  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[13]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 6.525      ;
; 1.118  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[14]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.059     ; 6.516      ;
; 1.124  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[13]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.058     ; 6.511      ;
; 1.133  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[12]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.059     ; 6.501      ;
; 1.148  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[15]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.059     ; 6.486      ;
; 1.163  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[13]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.059     ; 6.471      ;
; 1.178  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.059     ; 6.456      ;
; 1.179  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.059     ; 6.455      ;
; 1.192  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[13]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.063     ; 6.438      ;
; 1.193  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[14]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.059     ; 6.441      ;
; 1.194  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[12]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.063     ; 6.436      ;
; 1.199  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.059     ; 6.435      ;
; 1.200  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.059     ; 6.434      ;
; 1.202  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[12]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 6.427      ;
; 1.210  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[11]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.063     ; 6.420      ;
; 1.214  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[14]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 6.415      ;
; 1.220  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[10]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 6.409      ;
; 1.221  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.059     ; 6.413      ;
; 1.222  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.059     ; 6.412      ;
; 1.223  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[15]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.059     ; 6.411      ;
; 1.229  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.059     ; 6.405      ;
; 1.230  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.059     ; 6.404      ;
; 1.232  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[13]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 6.397      ;
; 1.235  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[14]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 6.394      ;
; 1.244  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[15]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 6.385      ;
; 1.250  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[11]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 6.379      ;
; 1.254  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[12]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.058     ; 6.381      ;
; 1.255  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[13]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.058     ; 6.380      ;
; 1.257  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[14]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 6.372      ;
; 1.264  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[12]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.059     ; 6.370      ;
; 1.265  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[14]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 6.364      ;
; 1.265  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[15]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 6.364      ;
; 1.268  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.059     ; 6.366      ;
; 1.269  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.059     ; 6.365      ;
; 1.270  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[11]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.058     ; 6.365      ;
; 1.279  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[10]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.059     ; 6.355      ;
; 1.287  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[15]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 6.342      ;
; 1.294  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[13]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.059     ; 6.340      ;
; 1.295  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[15]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 6.334      ;
; 1.304  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[14]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 6.325      ;
; 1.309  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[11]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.059     ; 6.325      ;
; 1.315  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.059     ; 6.319      ;
; 1.315  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.059     ; 6.319      ;
; 1.322  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[12]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.063     ; 6.308      ;
; 1.330  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[13]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.058     ; 6.305      ;
; 1.333  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.059     ; 6.301      ;
; 1.334  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[15]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 6.295      ;
; 1.338  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[11]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.063     ; 6.292      ;
; 1.339  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[12]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.059     ; 6.295      ;
; 1.340  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[10]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.063     ; 6.290      ;
; 1.348  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[10]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 6.281      ;
; 1.350  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[13]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.063     ; 6.280      ;
; 1.356  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[9]                                                                                                                                                    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.063     ; 6.274      ;
; 1.360  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[12]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 6.269      ;
; 1.362  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[14]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.059     ; 6.272      ;
; 1.366  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[8]                                                                                                                                                    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 6.263      ;
; 1.368  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.059     ; 6.266      ;
; 1.369  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.059     ; 6.265      ;
; 1.369  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[13]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.059     ; 6.265      ;
; 1.371  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[13]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.063     ; 6.259      ;
; 1.372  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.067     ; 6.254      ;
; 1.372  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.067     ; 6.254      ;
; 1.372  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.067     ; 6.254      ;
; 1.372  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.067     ; 6.254      ;
; 1.372  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                             ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.067     ; 6.254      ;
; 1.378  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.059     ; 6.256      ;
; 1.378  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[11]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 6.251      ;
; 1.379  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.059     ; 6.255      ;
; 1.381  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[12]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 6.248      ;
; 1.385  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[12]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.058     ; 6.250      ;
; 1.390  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[13]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 6.239      ;
; 1.392  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[15]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.059     ; 6.242      ;
; 1.393  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[13]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.063     ; 6.237      ;
; 1.396  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[9]                                                                                                                                                    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 6.233      ;
; 1.400  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[10]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.058     ; 6.235      ;
; 1.401  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[13]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.063     ; 6.229      ;
; 1.401  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[11]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.058     ; 6.234      ;
; 1.403  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[12]                                                                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.064     ; 6.226      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.996 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.213     ; 2.804      ;
; -1.992 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.213     ; 2.800      ;
; -1.986 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.213     ; 2.794      ;
; -1.974 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.267     ; 2.728      ;
; -1.974 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.267     ; 2.728      ;
; -1.875 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.030      ; 2.926      ;
; -1.815 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.011     ; 2.825      ;
; -1.805 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.011     ; 2.815      ;
; -1.790 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.213     ; 2.598      ;
; -1.785 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.213     ; 2.593      ;
; -1.774 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.213     ; 2.582      ;
; -1.766 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 2.761      ;
; -1.763 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.128      ; 2.959      ;
; -1.763 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.128      ; 2.959      ;
; -1.762 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.135      ; 2.965      ;
; -1.762 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 2.757      ;
; -1.756 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.267     ; 2.510      ;
; -1.756 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.267     ; 2.510      ;
; -1.755 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 2.750      ;
; -1.750 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 2.745      ;
; -1.744 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.252     ; 2.513      ;
; -1.744 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.252     ; 2.513      ;
; -1.744 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.252     ; 2.513      ;
; -1.715 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.057     ; 2.679      ;
; -1.713 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.057     ; 2.677      ;
; -1.705 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.049     ; 2.677      ;
; -1.696 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.057     ; 2.660      ;
; -1.690 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.213     ; 2.498      ;
; -1.686 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.213     ; 2.494      ;
; -1.680 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.213     ; 2.488      ;
; -1.673 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.057     ; 2.637      ;
; -1.672 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.011     ; 2.682      ;
; -1.668 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.267     ; 2.422      ;
; -1.668 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.267     ; 2.422      ;
; -1.667 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.057     ; 2.631      ;
; -1.653 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.018     ; 2.656      ;
; -1.633 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.011     ; 2.643      ;
; -1.627 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.018     ; 2.630      ;
; -1.590 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.011     ; 2.600      ;
; -1.589 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.057     ; 2.553      ;
; -1.580 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.045      ; 2.646      ;
; -1.572 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.213     ; 2.380      ;
; -1.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.213     ; 2.379      ;
; -1.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.213     ; 2.379      ;
; -1.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.145     ; 2.447      ;
; -1.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.145     ; 2.447      ;
; -1.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.145     ; 2.447      ;
; -1.571 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.145     ; 2.447      ;
; -1.570 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.213     ; 2.378      ;
; -1.563 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.057     ; 2.527      ;
; -1.550 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.128      ; 2.746      ;
; -1.550 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.128      ; 2.746      ;
; -1.549 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 2.535      ;
; -1.549 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 2.535      ;
; -1.548 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.135      ; 2.751      ;
; -1.547 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.252     ; 2.316      ;
; -1.547 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.252     ; 2.316      ;
; -1.547 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.252     ; 2.316      ;
; -1.545 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.018     ; 2.548      ;
; -1.522 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.055     ; 2.488      ;
; -1.518 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.055     ; 2.484      ;
; -1.515 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.213     ; 2.323      ;
; -1.511 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.213     ; 2.319      ;
; -1.500 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 2.486      ;
; -1.498 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 2.484      ;
; -1.498 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.035     ; 2.484      ;
; -1.491 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.057     ; 2.455      ;
; -1.490 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.018     ; 2.493      ;
; -1.489 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.057     ; 2.453      ;
; -1.489 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.057     ; 2.453      ;
; -1.472 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.045      ; 2.538      ;
; -1.457 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.128      ; 2.653      ;
; -1.457 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.128      ; 2.653      ;
; -1.456 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.135      ; 2.659      ;
; -1.444 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.011     ; 2.454      ;
; -1.438 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.252     ; 2.207      ;
; -1.438 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.252     ; 2.207      ;
; -1.438 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.252     ; 2.207      ;
; -1.416 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.057     ; 2.380      ;
; -1.414 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.057     ; 2.378      ;
; -1.406 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.049     ; 2.378      ;
; -1.390 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.055     ; 2.356      ;
; -1.390 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.057     ; 2.354      ;
; -1.386 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.055     ; 2.352      ;
; -1.382 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.026     ; 2.377      ;
; -1.380 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.213     ; 2.188      ;
; -1.380 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.213     ; 2.188      ;
; -1.380 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.213     ; 2.188      ;
; -1.378 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.213     ; 2.186      ;
; -1.374 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.110     ; 2.285      ;
; -1.374 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.110     ; 2.285      ;
; -1.374 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.110     ; 2.285      ;
; -1.374 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.110     ; 2.285      ;
; -1.374 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.110     ; 2.285      ;
; -1.374 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.110     ; 2.285      ;
; -1.367 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                                       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.230     ; 2.158      ;
; -1.366 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.145     ; 2.242      ;
; -1.366 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.145     ; 2.242      ;
; -1.366 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.145     ; 2.242      ;
; -1.366 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.145     ; 2.242      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.747 ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.103     ; 0.858      ;
; -0.707 ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.103     ; 0.818      ;
; 35.399 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 6.169      ;
; 35.589 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 5.979      ;
; 35.691 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.064     ; 5.912      ;
; 35.804 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 5.764      ;
; 35.957 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 5.611      ;
; 35.967 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 5.601      ;
; 36.037 ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 5.531      ;
; 36.136 ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 5.432      ;
; 36.548 ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 5.020      ;
; 36.613 ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 4.955      ;
; 36.715 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 4.853      ;
; 36.720 ; power_on_delay:power_on_delay_inst|cnt2[12]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.083     ; 4.864      ;
; 36.742 ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 4.826      ;
; 36.804 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[0]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 4.801      ;
; 36.804 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[1]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 4.801      ;
; 36.804 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[2]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 4.801      ;
; 36.804 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[3]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 4.801      ;
; 36.804 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[4]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 4.801      ;
; 36.804 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[5]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 4.801      ;
; 36.804 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[6]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 4.801      ;
; 36.804 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[7]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 4.801      ;
; 36.804 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[8]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 4.801      ;
; 36.804 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[9]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 4.801      ;
; 36.804 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[10]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 4.801      ;
; 36.804 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[11]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 4.801      ;
; 36.804 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[12]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 4.801      ;
; 36.804 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[13]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 4.801      ;
; 36.804 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[14]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 4.801      ;
; 36.804 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[15]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 4.801      ;
; 36.824 ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 4.744      ;
; 36.825 ; power_on_delay:power_on_delay_inst|cnt2[4]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.083     ; 4.759      ;
; 36.872 ; power_on_delay:power_on_delay_inst|cnt2[11]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.083     ; 4.712      ;
; 36.886 ; power_on_delay:power_on_delay_inst|cnt2[8]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.083     ; 4.698      ;
; 36.887 ; power_on_delay:power_on_delay_inst|cnt2[10]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.083     ; 4.697      ;
; 36.943 ; power_on_delay:power_on_delay_inst|cnt2[7]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.083     ; 4.641      ;
; 36.977 ; power_on_delay:power_on_delay_inst|cnt2[13]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.083     ; 4.607      ;
; 36.996 ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 4.572      ;
; 37.079 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.507      ;
; 37.079 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.507      ;
; 37.079 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.507      ;
; 37.079 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.507      ;
; 37.079 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.507      ;
; 37.079 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.507      ;
; 37.079 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.507      ;
; 37.079 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.507      ;
; 37.079 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.507      ;
; 37.079 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.507      ;
; 37.079 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.507      ;
; 37.079 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.507      ;
; 37.079 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.507      ;
; 37.079 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.507      ;
; 37.079 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.507      ;
; 37.079 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.507      ;
; 37.101 ; power_on_delay:power_on_delay_inst|cnt2[9]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.083     ; 4.483      ;
; 37.109 ; power_on_delay:power_on_delay_inst|cnt2[1]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.083     ; 4.475      ;
; 37.127 ; power_on_delay:power_on_delay_inst|cnt2[5]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.083     ; 4.457      ;
; 37.165 ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 4.403      ;
; 37.188 ; power_on_delay:power_on_delay_inst|cnt2[0]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.083     ; 4.396      ;
; 37.188 ; power_on_delay:power_on_delay_inst|cnt2[6]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.083     ; 4.396      ;
; 37.282 ; power_on_delay:power_on_delay_inst|cnt2[14]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.083     ; 4.302      ;
; 37.303 ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.099     ; 4.265      ;
; 37.312 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.274      ;
; 37.312 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.274      ;
; 37.312 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.274      ;
; 37.312 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.274      ;
; 37.312 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.274      ;
; 37.312 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.274      ;
; 37.312 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.274      ;
; 37.312 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.274      ;
; 37.312 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.274      ;
; 37.312 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.274      ;
; 37.312 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.274      ;
; 37.312 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.274      ;
; 37.312 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.274      ;
; 37.312 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.274      ;
; 37.312 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.274      ;
; 37.312 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.274      ;
; 37.345 ; power_on_delay:power_on_delay_inst|cnt2[2]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.083     ; 4.239      ;
; 37.378 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.083     ; 4.206      ;
; 37.559 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.027      ;
; 37.559 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.027      ;
; 37.559 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.027      ;
; 37.559 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.027      ;
; 37.559 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.027      ;
; 37.559 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.027      ;
; 37.559 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.027      ;
; 37.559 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.027      ;
; 37.559 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.027      ;
; 37.559 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.027      ;
; 37.559 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.027      ;
; 37.559 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.027      ;
; 37.559 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.027      ;
; 37.559 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.027      ;
; 37.559 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.027      ;
; 37.559 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 4.027      ;
; 37.610 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 3.976      ;
; 37.610 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 3.976      ;
; 37.610 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.081     ; 3.976      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK'                                                                                                                                                                         ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.626 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.294      ;
; 14.626 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.294      ;
; 14.626 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.294      ;
; 14.626 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.294      ;
; 14.626 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.294      ;
; 14.626 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.294      ;
; 14.626 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.294      ;
; 14.626 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.294      ;
; 14.626 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.294      ;
; 14.626 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.294      ;
; 14.626 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.294      ;
; 14.626 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.294      ;
; 14.723 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.197      ;
; 14.723 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.197      ;
; 14.723 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.197      ;
; 14.723 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.197      ;
; 14.723 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.197      ;
; 14.723 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.197      ;
; 14.723 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.197      ;
; 14.723 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.197      ;
; 14.723 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.197      ;
; 14.723 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.197      ;
; 14.723 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.197      ;
; 14.723 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.197      ;
; 14.750 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.170      ;
; 14.750 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.170      ;
; 14.750 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.170      ;
; 14.750 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.170      ;
; 14.750 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.170      ;
; 14.750 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.170      ;
; 14.750 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.170      ;
; 14.750 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.170      ;
; 14.750 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.170      ;
; 14.750 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.170      ;
; 14.750 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.170      ;
; 14.750 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.170      ;
; 14.853 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.067      ;
; 14.853 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.067      ;
; 14.853 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.067      ;
; 14.853 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.067      ;
; 14.853 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.067      ;
; 14.853 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.067      ;
; 14.853 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.067      ;
; 14.853 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.067      ;
; 14.853 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.067      ;
; 14.853 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 5.067      ;
; 14.975 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.945      ;
; 14.975 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.945      ;
; 14.975 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.945      ;
; 14.975 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.945      ;
; 14.975 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.945      ;
; 14.975 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.945      ;
; 14.975 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.945      ;
; 14.975 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.945      ;
; 14.975 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.945      ;
; 14.975 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.945      ;
; 15.022 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.898      ;
; 15.022 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.898      ;
; 15.022 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.898      ;
; 15.022 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.898      ;
; 15.022 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.898      ;
; 15.022 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.898      ;
; 15.022 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.898      ;
; 15.022 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.898      ;
; 15.022 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.898      ;
; 15.022 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.898      ;
; 15.085 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.835      ;
; 15.085 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.835      ;
; 15.085 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.835      ;
; 15.085 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.835      ;
; 15.085 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.835      ;
; 15.085 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.835      ;
; 15.085 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.835      ;
; 15.085 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.835      ;
; 15.085 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.835      ;
; 15.085 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.835      ;
; 15.085 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.835      ;
; 15.085 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.835      ;
; 15.218 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.702      ;
; 15.218 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.702      ;
; 15.218 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.702      ;
; 15.218 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.702      ;
; 15.218 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.702      ;
; 15.218 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.702      ;
; 15.218 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.702      ;
; 15.218 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.702      ;
; 15.218 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.702      ;
; 15.218 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.702      ;
; 15.218 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.702      ;
; 15.218 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.702      ;
; 15.345 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.575      ;
; 15.345 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.575      ;
; 15.345 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.575      ;
; 15.345 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.575      ;
; 15.345 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.575      ;
; 15.345 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.575      ;
; 15.345 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.575      ;
; 15.345 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.575      ;
; 15.345 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.575      ;
; 15.345 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.081     ; 4.575      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                           ;
+---------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                            ; To Node                              ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 123.671 ; system_ctrl:u_system_ctrl|sysrst_nr1 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 125.000      ; -0.081     ; 1.249      ;
+---------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                              ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.834 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.792      ; 1.278      ;
; -0.725 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.791      ; 1.386      ;
; -0.455 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.792      ; 1.657      ;
; -0.277 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.791      ; 1.834      ;
; -0.276 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.791      ; 1.835      ;
; -0.276 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.792      ; 1.836      ;
; -0.185 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.792      ; 1.927      ;
; -0.177 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.792      ; 1.935      ;
; -0.177 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 1.791      ; 1.546      ;
; -0.170 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 1.791      ; 1.553      ;
; -0.166 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 1.791      ; 1.557      ;
; -0.144 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 1.791      ; 1.579      ;
; -0.078 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.791      ; 2.033      ;
; -0.046 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 1.791      ; 1.677      ;
; -0.030 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 1.791      ; 1.693      ;
; -0.010 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 1.791      ; 1.713      ;
; -0.008 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 1.791      ; 1.715      ;
; -0.002 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 1.791      ; 1.721      ;
; 0.062  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.791      ; 2.173      ;
; 0.110  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 1.791      ; 1.833      ;
; 0.418  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[14]                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.152      ;
; 0.423  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[4]                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.157      ;
; 0.429  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[0]                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.163      ;
; 0.429  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[13]                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.163      ;
; 0.433  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[7]                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.167      ;
; 0.439  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[2]                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.173      ;
; 0.444  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[11]                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.178      ;
; 0.445  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[3]                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.179      ;
; 0.448  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[9]                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.182      ;
; 0.450  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[6]                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.184      ;
; 0.450  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[8]                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.184      ;
; 0.451  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                    ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[10]                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.187      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                    ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.459  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[1]                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.193      ;
; 0.466  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[12]                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.200      ;
; 0.477  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[15]                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 1.211      ;
; 0.482  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.776      ;
; 0.491  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.784      ;
; 0.495  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.787      ;
; 0.517  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.809      ;
; 0.533  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr1                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr2                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.826      ;
; 0.552  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.844      ;
; 0.623  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.917      ;
; 0.627  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.920      ;
; 0.637  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.930      ;
; 0.638  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.931      ;
; 0.643  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.936      ;
; 0.643  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.936      ;
; 0.644  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.937      ;
; 0.658  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.950      ;
; 0.662  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.954      ;
; 0.669  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.961      ;
; 0.677  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.969      ;
; 0.685  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.978      ;
; 0.688  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.981      ;
; 0.698  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.991      ;
; 0.699  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.992      ;
; 0.700  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.993      ;
; 0.701  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.994      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.612 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.969      ; 2.649      ;
; -0.524 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.969      ; 2.737      ;
; -0.517 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.969      ; 2.744      ;
; -0.489 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.970      ; 2.773      ;
; -0.448 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.967      ; 2.811      ;
; -0.433 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.970      ; 2.829      ;
; -0.390 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.970      ; 2.872      ;
; -0.327 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.970      ; 2.935      ;
; -0.311 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.969      ; 2.950      ;
; -0.298 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.969      ; 2.963      ;
; -0.244 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 3.111      ; 3.159      ;
; -0.244 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 3.111      ; 3.159      ;
; -0.242 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 3.111      ; 3.161      ;
; -0.234 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 3.111      ; 3.169      ;
; -0.217 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 3.111      ; 3.186      ;
; 0.453  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.410      ; 1.117      ;
; 0.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.746      ;
; 0.497  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                                ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.758      ;
; 0.497  ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 0.758      ;
; 0.515  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.410      ; 1.179      ;
; 0.534  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.057      ; 0.803      ;
; 0.551  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.057      ; 0.820      ;
; 0.551  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.410      ; 1.215      ;
; 0.576  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.053      ; 0.841      ;
; 0.591  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.297      ; 1.142      ;
; 0.593  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.297      ; 1.144      ;
; 0.594  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.297      ; 1.145      ;
; 0.595  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.297      ; 1.146      ;
; 0.602  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.297      ; 1.153      ;
; 0.603  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.297      ; 1.154      ;
; 0.615  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.297      ; 1.166      ;
; 0.616  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.297      ; 1.167      ;
; 0.619  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.297      ; 1.170      ;
; 0.620  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.297      ; 1.171      ;
; 0.622  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.297      ; 1.173      ;
; 0.629  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.297      ; 1.180      ;
; 0.631  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.297      ; 1.182      ;
; 0.634  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.297      ; 1.185      ;
; 0.635  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.297      ; 1.186      ;
; 0.650  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.297      ; 1.201      ;
; 0.650  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.171      ; 1.033      ;
; 0.656  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.171      ; 1.039      ;
; 0.688  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.086      ; 0.986      ;
; 0.692  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.086      ; 0.990      ;
; 0.698  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.734      ; 1.674      ;
; 0.698  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.734      ; 1.674      ;
; 0.700  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.734      ; 1.676      ;
; 0.707  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.026      ; 0.945      ;
; 0.718  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.086      ; 1.016      ;
; 0.722  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.086      ; 1.020      ;
; 0.744  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.389      ; 1.387      ;
; 0.768  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.053      ; 1.033      ;
; 0.774  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.057      ; 1.043      ;
; 0.775  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.057      ; 1.044      ;
; 0.781  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.057      ; 1.050      ;
; 0.783  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.057      ; 1.052      ;
; 0.788  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.057      ; 1.057      ;
; 0.789  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.018      ; 1.019      ;
; 0.796  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.410      ; 1.460      ;
; 0.803  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.110      ; 1.125      ;
; 0.803  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.106      ; 1.121      ;
; 0.803  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.106      ; 1.121      ;
; 0.818  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.023      ; 1.053      ;
; 0.824  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.055      ; 1.091      ;
; 0.826  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.055      ; 1.093      ;
; 0.855  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.027      ; 1.094      ;
; 0.884  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.086      ; 1.182      ;
; 0.888  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.086      ; 1.186      ;
; 0.889  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.086      ; 1.187      ;
; 0.894  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.187      ; 1.293      ;
; 0.901  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.501      ; 1.656      ;
; 0.906  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.171      ; 1.289      ;
; 0.912  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.734      ; 1.888      ;
; 0.932  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.734      ; 1.908      ;
; 0.948  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.011      ; 1.171      ;
; 0.969  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.023      ; 1.204      ;
; 0.982  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.026      ; 1.220      ;
; 1.012  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.389      ; 1.655      ;
; 1.040  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.171      ; 1.423      ;
; 1.056  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.148      ; 1.416      ;
; 1.061  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.171      ; 1.444      ;
; 1.102  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.171      ; 1.485      ;
; 1.109  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.348      ; 1.711      ;
; 1.116  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.171      ; 1.499      ;
; 1.146  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.011      ; 1.369      ;
; 1.151  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.011      ; 1.374      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                           ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.151 ; reg_config:reg_config_inst|clock_20k         ; reg_config:reg_config_inst|clock_20k         ; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.324      ; 0.746      ;
; -0.133 ; reg_config:reg_config_inst|clock_20k         ; reg_config:reg_config_inst|clock_20k         ; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.324      ; 0.764      ;
; 0.761  ; power_on_delay:power_on_delay_inst|cnt2[3]   ; power_on_delay:power_on_delay_inst|cnt2[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762  ; power_on_delay:power_on_delay_inst|cnt2[1]   ; power_on_delay:power_on_delay_inst|cnt2[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762  ; power_on_delay:power_on_delay_inst|cnt2[5]   ; power_on_delay:power_on_delay_inst|cnt2[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762  ; power_on_delay:power_on_delay_inst|cnt2[11]  ; power_on_delay:power_on_delay_inst|cnt2[11]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762  ; power_on_delay:power_on_delay_inst|cnt2[13]  ; power_on_delay:power_on_delay_inst|cnt2[13]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762  ; reg_config:reg_config_inst|clock_20k_cnt[11] ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762  ; reg_config:reg_config_inst|clock_20k_cnt[13] ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763  ; power_on_delay:power_on_delay_inst|cnt2[15]  ; power_on_delay:power_on_delay_inst|cnt2[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763  ; reg_config:reg_config_inst|clock_20k_cnt[15] ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764  ; power_on_delay:power_on_delay_inst|cnt2[2]   ; power_on_delay:power_on_delay_inst|cnt2[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; power_on_delay:power_on_delay_inst|cnt2[7]   ; power_on_delay:power_on_delay_inst|cnt2[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; power_on_delay:power_on_delay_inst|cnt2[9]   ; power_on_delay:power_on_delay_inst|cnt2[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765  ; power_on_delay:power_on_delay_inst|cnt2[4]   ; power_on_delay:power_on_delay_inst|cnt2[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765  ; power_on_delay:power_on_delay_inst|cnt2[14]  ; power_on_delay:power_on_delay_inst|cnt2[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765  ; reg_config:reg_config_inst|clock_20k_cnt[14] ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766  ; power_on_delay:power_on_delay_inst|cnt2[8]   ; power_on_delay:power_on_delay_inst|cnt2[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766  ; power_on_delay:power_on_delay_inst|cnt2[10]  ; power_on_delay:power_on_delay_inst|cnt2[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766  ; power_on_delay:power_on_delay_inst|cnt2[12]  ; power_on_delay:power_on_delay_inst|cnt2[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766  ; reg_config:reg_config_inst|clock_20k_cnt[10] ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766  ; reg_config:reg_config_inst|clock_20k_cnt[12] ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.786  ; power_on_delay:power_on_delay_inst|cnt2[0]   ; power_on_delay:power_on_delay_inst|cnt2[0]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.079      ;
; 0.786  ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.079      ;
; 1.116  ; power_on_delay:power_on_delay_inst|cnt2[1]   ; power_on_delay:power_on_delay_inst|cnt2[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.409      ;
; 1.116  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.409      ;
; 1.116  ; power_on_delay:power_on_delay_inst|cnt2[3]   ; power_on_delay:power_on_delay_inst|cnt2[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.409      ;
; 1.116  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.409      ;
; 1.117  ; power_on_delay:power_on_delay_inst|cnt2[5]   ; power_on_delay:power_on_delay_inst|cnt2[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117  ; power_on_delay:power_on_delay_inst|cnt2[13]  ; power_on_delay:power_on_delay_inst|cnt2[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117  ; reg_config:reg_config_inst|clock_20k_cnt[13] ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117  ; power_on_delay:power_on_delay_inst|cnt2[11]  ; power_on_delay:power_on_delay_inst|cnt2[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117  ; reg_config:reg_config_inst|clock_20k_cnt[11] ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.118  ; power_on_delay:power_on_delay_inst|cnt2[7]   ; power_on_delay:power_on_delay_inst|cnt2[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118  ; power_on_delay:power_on_delay_inst|cnt2[9]   ; power_on_delay:power_on_delay_inst|cnt2[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.124  ; power_on_delay:power_on_delay_inst|cnt2[0]   ; power_on_delay:power_on_delay_inst|cnt2[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.417      ;
; 1.124  ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.417      ;
; 1.125  ; power_on_delay:power_on_delay_inst|cnt2[2]   ; power_on_delay:power_on_delay_inst|cnt2[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125  ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.126  ; power_on_delay:power_on_delay_inst|cnt2[4]   ; power_on_delay:power_on_delay_inst|cnt2[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.126  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.126  ; power_on_delay:power_on_delay_inst|cnt2[14]  ; power_on_delay:power_on_delay_inst|cnt2[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.126  ; reg_config:reg_config_inst|clock_20k_cnt[14] ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.127  ; power_on_delay:power_on_delay_inst|cnt2[10]  ; power_on_delay:power_on_delay_inst|cnt2[11]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.127  ; power_on_delay:power_on_delay_inst|cnt2[12]  ; power_on_delay:power_on_delay_inst|cnt2[13]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.127  ; reg_config:reg_config_inst|clock_20k_cnt[10] ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.127  ; reg_config:reg_config_inst|clock_20k_cnt[12] ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.127  ; power_on_delay:power_on_delay_inst|cnt2[8]   ; power_on_delay:power_on_delay_inst|cnt2[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.127  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.133  ; power_on_delay:power_on_delay_inst|cnt2[0]   ; power_on_delay:power_on_delay_inst|cnt2[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.426      ;
; 1.133  ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.426      ;
; 1.134  ; power_on_delay:power_on_delay_inst|cnt2[2]   ; power_on_delay:power_on_delay_inst|cnt2[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.134  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.134  ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.134  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.135  ; power_on_delay:power_on_delay_inst|cnt2[4]   ; power_on_delay:power_on_delay_inst|cnt2[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.135  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.136  ; power_on_delay:power_on_delay_inst|cnt2[12]  ; power_on_delay:power_on_delay_inst|cnt2[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.136  ; reg_config:reg_config_inst|clock_20k_cnt[12] ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.136  ; power_on_delay:power_on_delay_inst|cnt2[10]  ; power_on_delay:power_on_delay_inst|cnt2[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.136  ; reg_config:reg_config_inst|clock_20k_cnt[10] ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.136  ; power_on_delay:power_on_delay_inst|cnt2[8]   ; power_on_delay:power_on_delay_inst|cnt2[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.136  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.247  ; power_on_delay:power_on_delay_inst|cnt2[1]   ; power_on_delay:power_on_delay_inst|cnt2[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.540      ;
; 1.247  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.540      ;
; 1.247  ; power_on_delay:power_on_delay_inst|cnt2[3]   ; power_on_delay:power_on_delay_inst|cnt2[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.540      ;
; 1.247  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.540      ;
; 1.248  ; power_on_delay:power_on_delay_inst|cnt2[5]   ; power_on_delay:power_on_delay_inst|cnt2[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.248  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.248  ; power_on_delay:power_on_delay_inst|cnt2[13]  ; power_on_delay:power_on_delay_inst|cnt2[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.248  ; reg_config:reg_config_inst|clock_20k_cnt[13] ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.248  ; power_on_delay:power_on_delay_inst|cnt2[11]  ; power_on_delay:power_on_delay_inst|cnt2[13]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.248  ; reg_config:reg_config_inst|clock_20k_cnt[11] ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.249  ; power_on_delay:power_on_delay_inst|cnt2[9]   ; power_on_delay:power_on_delay_inst|cnt2[11]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.249  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.249  ; power_on_delay:power_on_delay_inst|cnt2[7]   ; power_on_delay:power_on_delay_inst|cnt2[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.249  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.256  ; power_on_delay:power_on_delay_inst|cnt2[1]   ; power_on_delay:power_on_delay_inst|cnt2[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.256  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.256  ; power_on_delay:power_on_delay_inst|cnt2[3]   ; power_on_delay:power_on_delay_inst|cnt2[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.256  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.257  ; power_on_delay:power_on_delay_inst|cnt2[5]   ; power_on_delay:power_on_delay_inst|cnt2[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.257  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.257  ; power_on_delay:power_on_delay_inst|cnt2[11]  ; power_on_delay:power_on_delay_inst|cnt2[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.257  ; reg_config:reg_config_inst|clock_20k_cnt[11] ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'reg_config:reg_config_inst|clock_20k'                                                                                                                                                                                                       ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.098 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[16]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.512      ; 2.696      ;
; -0.098 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[15]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.512      ; 2.696      ;
; -0.098 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[0]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.512      ; 2.696      ;
; -0.084 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[2]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.510      ; 2.708      ;
; -0.075 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[8]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.509      ; 2.716      ;
; -0.073 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[18]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.508      ; 2.717      ;
; -0.059 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[12]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.500      ; 2.723      ;
; -0.052 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[20]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.512      ; 2.742      ;
; -0.046 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[17]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.502      ; 2.738      ;
; -0.033 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[4]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.507      ; 2.756      ;
; -0.032 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[22]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.509      ; 2.759      ;
; -0.032 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[21]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.509      ; 2.759      ;
; -0.031 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[3]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.506      ; 2.757      ;
; -0.017 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[10]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.503      ; 2.768      ;
; -0.017 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[9]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.503      ; 2.768      ;
; -0.013 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[13]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.511      ; 2.780      ;
; -0.013 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[6]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.511      ; 2.780      ;
; 0.000  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[11]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.511      ; 2.793      ;
; 0.009  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[19]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.510      ; 2.801      ;
; 0.023  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[1]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.502      ; 2.807      ;
; 0.028  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[5]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.498      ; 2.808      ;
; 0.048  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[7]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.513      ; 2.843      ;
; 0.452  ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 0.746      ;
; 0.453  ; reg_config:reg_config_inst|config_step.01          ; reg_config:reg_config_inst|config_step.01          ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 0.746      ;
; 0.500  ; reg_config:reg_config_inst|config_step.10          ; reg_config:reg_config_inst|config_step.00          ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 0.793      ;
; 0.541  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 0.834      ;
; 0.749  ; reg_config:reg_config_inst|config_step.01          ; reg_config:reg_config_inst|config_step.10          ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.042      ;
; 0.764  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.057      ;
; 0.765  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.058      ;
; 0.766  ; reg_config:reg_config_inst|config_step.00          ; reg_config:reg_config_inst|config_step.01          ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.059      ;
; 0.767  ; reg_config:reg_config_inst|config_step.01          ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.060      ;
; 0.772  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.065      ;
; 0.774  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.067      ;
; 0.781  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.074      ;
; 0.786  ; reg_config:reg_config_inst|config_step.10          ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.079      ;
; 0.788  ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.081      ;
; 0.790  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.083      ;
; 0.794  ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.087      ;
; 0.817  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.110      ;
; 0.823  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[11]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.116      ;
; 1.000  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.293      ;
; 1.013  ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.306      ;
; 1.029  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 1.321      ;
; 1.034  ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.327      ;
; 1.048  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 1.340      ;
; 1.089  ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|i2c_data[19]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 1.381      ;
; 1.092  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[20]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.386      ;
; 1.117  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.410      ;
; 1.126  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.419      ;
; 1.127  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.420      ;
; 1.127  ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.420      ;
; 1.135  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.428      ;
; 1.136  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.429      ;
; 1.136  ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.429      ;
; 1.142  ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.435      ;
; 1.142  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.435      ;
; 1.144  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.437      ;
; 1.145  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 1.437      ;
; 1.149  ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.442      ;
; 1.172  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.465      ;
; 1.248  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.541      ;
; 1.257  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.550      ;
; 1.257  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.550      ;
; 1.266  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.559      ;
; 1.267  ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.560      ;
; 1.273  ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.566      ;
; 1.274  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 1.566      ;
; 1.275  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.568      ;
; 1.276  ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.569      ;
; 1.280  ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.573      ;
; 1.284  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.577      ;
; 1.289  ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.582      ;
; 1.294  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 1.586      ;
; 1.303  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.596      ;
; 1.312  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.605      ;
; 1.341  ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[15]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.635      ;
; 1.341  ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|config_step.10          ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.084      ; 1.637      ;
; 1.361  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.654      ;
; 1.369  ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.084      ; 1.665      ;
; 1.370  ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|config_step.01          ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.084      ; 1.666      ;
; 1.370  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.663      ;
; 1.371  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 1.663      ;
; 1.372  ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.666      ;
; 1.372  ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.665      ;
; 1.381  ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.082      ; 1.675      ;
; 1.383  ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.676      ;
; 1.388  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.681      ;
; 1.392  ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.685      ;
; 1.397  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.690      ;
; 1.407  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 1.699      ;
; 1.407  ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.700      ;
; 1.409  ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.702      ;
; 1.412  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[19]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.080      ; 1.704      ;
; 1.416  ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.709      ;
; 1.420  ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.713      ;
; 1.443  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.736      ;
; 1.452  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.081      ; 1.745      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK'                                                                                                                                                                         ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.453 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.746      ;
; 0.509 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 0.802      ;
; 0.748 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.041      ;
; 0.762 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.057      ;
; 0.766 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.059      ;
; 0.787 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.080      ;
; 0.959 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.252      ;
; 0.962 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.255      ;
; 0.963 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.256      ;
; 0.968 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.261      ;
; 0.968 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.261      ;
; 0.970 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.263      ;
; 0.978 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.271      ;
; 1.109 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.402      ;
; 1.116 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.411      ;
; 1.124 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.418      ;
; 1.127 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.420      ;
; 1.133 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.427      ;
; 1.141 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.434      ;
; 1.177 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.470      ;
; 1.208 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.501      ;
; 1.221 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.514      ;
; 1.247 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.540      ;
; 1.247 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.540      ;
; 1.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.542      ;
; 1.256 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.549      ;
; 1.256 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.550      ;
; 1.258 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.551      ;
; 1.264 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.557      ;
; 1.265 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.558      ;
; 1.265 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.558      ;
; 1.272 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.565      ;
; 1.273 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.566      ;
; 1.274 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.567      ;
; 1.274 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.567      ;
; 1.281 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.574      ;
; 1.295 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.588      ;
; 1.297 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.590      ;
; 1.308 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.601      ;
; 1.314 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.607      ;
; 1.316 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.609      ;
; 1.318 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.611      ;
; 1.333 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.626      ;
; 1.338 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.631      ;
; 1.342 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.635      ;
; 1.344 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.637      ;
; 1.387 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.680      ;
; 1.387 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.680      ;
; 1.388 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.681      ;
; 1.389 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.682      ;
; 1.395 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.688      ;
; 1.396 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.689      ;
; 1.396 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.689      ;
; 1.397 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.690      ;
; 1.399 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.692      ;
; 1.404 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.697      ;
; 1.405 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.698      ;
; 1.405 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.698      ;
; 1.407 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.700      ;
; 1.412 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.705      ;
; 1.412 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.705      ;
; 1.413 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.706      ;
; 1.414 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.707      ;
; 1.414 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.707      ;
; 1.415 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.708      ;
; 1.433 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.726      ;
; 1.435 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.728      ;
; 1.437 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.730      ;
; 1.448 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.741      ;
; 1.454 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.747      ;
; 1.456 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.749      ;
; 1.458 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.751      ;
; 1.480 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.773      ;
; 1.482 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.775      ;
; 1.484 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.777      ;
; 1.504 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.797      ;
; 1.515 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.808      ;
; 1.527 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.820      ;
; 1.527 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.820      ;
; 1.528 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.821      ;
; 1.529 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.822      ;
; 1.535 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.828      ;
; 1.536 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.829      ;
; 1.536 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.081      ; 1.829      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                                               ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.500 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_v_sync_delay_2                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_v_sync_delay_3                                                                                                                                                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_b_for_y_18b[9]                                                                                                                                                    ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[9]                                                                                                                                                                           ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.502 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_v_sync_delay_3                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|o_v_sync                                                                                                                                                                                 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_v_sync_delay_1                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_v_sync_delay_2                                                                                                                                                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_h_sync_delay_1                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_h_sync_delay_2                                                                                                                                                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_h_sync_delay_2                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_h_sync_delay_3                                                                                                                                                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.517 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.810      ;
; 0.567 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.222      ;
; 0.595 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.250      ;
; 0.615 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.264      ;
; 0.624 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.273      ;
; 0.666 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.959      ;
; 0.686 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_b_for_y_18b[8]                                                                                                                                                    ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[8]                                                                                                                                                                           ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.979      ;
; 0.695 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_b_for_y_18b[11]                                                                                                                                                   ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[11]                                                                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.988      ;
; 0.698 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_b_for_y_18b[10]                                                                                                                                                   ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[10]                                                                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.991      ;
; 0.700 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_h_sync_delay_3                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|o_h_sync                                                                                                                                                                                 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.992      ;
; 0.711 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.004      ;
; 0.720 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[17]                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|y_tmp[9]                                                                                                                                                                                 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.013      ;
; 0.728 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.039      ;
; 0.729 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.040      ;
; 0.740 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[12]                                                                                                                                                        ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[12]                                                                                                                                                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.741 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[10]                                                                                                                                                        ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[10]                                                                                                                                                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.746 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.057      ;
; 0.754 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.046      ;
; 0.758 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.050      ;
; 0.760 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[7]                                                                                                                                                         ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[7]                                                                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.053      ;
; 0.765 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.767 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.060      ;
; 0.769 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.061      ;
; 0.773 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.065      ;
; 0.775 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.067      ;
; 0.775 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.067      ;
; 0.780 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.073      ;
; 0.782 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.075      ;
; 0.783 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.432      ;
; 0.784 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.076      ;
; 0.792 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.085      ;
; 0.793 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.086      ;
; 0.797 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.089      ;
; 0.869 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.518      ;
; 0.889 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_b_for_y_18b[7]                                                                                                                                                    ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[7]                                                                                                                                                                           ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.182      ;
; 0.927 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[7]                                                                                                                                                    ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[7]                                                                                                                                                                           ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.220      ;
; 0.931 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[11]                                                                                                                                                   ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[11]                                                                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.224      ;
; 0.933 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[8]                                                                                                                                                         ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[8]                                                                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.226      ;
; 0.940 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[16]                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|y_tmp[8]                                                                                                                                                                                 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.233      ;
; 0.941 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[11]                                                                                                                                                        ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[11]                                                                                                                                                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.234      ;
; 0.941 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[14]                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|y_tmp[6]                                                                                                                                                                                 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.234      ;
; 0.943 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[11]                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|y_tmp[3]                                                                                                                                                                                 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.236      ;
; 0.944 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[8]                                                                                                                                                    ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[8]                                                                                                                                                                           ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.237      ;
; 0.961 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.253      ;
; 0.962 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.254      ;
; 0.969 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.261      ;
; 0.972 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.264      ;
; 0.973 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.265      ;
; 0.978 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[10]                                                                                                                                                   ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[10]                                                                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.271      ;
; 0.978 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.270      ;
; 0.983 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[13]                                                                                                                                                   ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[13]                                                                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.276      ;
; 0.983 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[10]                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|y_tmp[2]                                                                                                                                                                                 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.276      ;
; 0.984 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[12]                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|y_tmp[4]                                                                                                                                                                                 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.277      ;
; 0.987 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.279      ;
; 0.989 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[13]                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|y_tmp[5]                                                                                                                                                                                 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.282      ;
; 0.992 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[15]                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|y_tmp[7]                                                                                                                                                                                 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.285      ;
; 0.997 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.290      ;
; 1.018 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.310      ;
; 1.027 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.320      ;
; 1.058 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.351      ;
; 1.058 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.351      ;
; 1.082 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.393      ;
; 1.090 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.401      ;
; 1.093 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[12]                                                                                                                                                        ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[13]                                                                                                                                                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.386      ;
; 1.094 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[10]                                                                                                                                                        ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[11]                                                                                                                                                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.387      ;
; 1.099 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 1.410      ;
; 1.103 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[7]                                                                                                                                                         ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[8]                                                                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.396      ;
; 1.109 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.401      ;
; 1.112 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[7]                                                                                                                                                         ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[9]                                                                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.405      ;
; 1.119 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.411      ;
; 1.128 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.420      ;
; 1.134 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.426      ;
; 1.136 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.428      ;
; 1.139 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[15]                                                                                                                                                   ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[15]                                                                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.432      ;
; 1.143 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.435      ;
; 1.145 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.437      ;
; 1.145 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.437      ;
; 1.151 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.443      ;
; 1.154 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.446      ;
; 1.155 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.448      ;
; 1.161 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[9]                                                                                                                                                    ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[9]                                                                                                                                                                           ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.454      ;
; 1.162 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[12]                                                                                                                                                   ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[12]                                                                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.455      ;
; 1.162 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.455      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                          ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.907 ; system_ctrl:u_system_ctrl|sysrst_nr1 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.200      ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -5.415 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.770     ; 3.950      ;
; -5.415 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.770     ; 3.950      ;
; -5.415 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.770     ; 3.950      ;
; -5.415 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.770     ; 3.950      ;
; -5.415 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.770     ; 3.950      ;
; -5.415 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.770     ; 3.950      ;
; -5.415 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.770     ; 3.950      ;
; -5.292 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.778     ; 3.819      ;
; -5.292 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.778     ; 3.819      ;
; -5.292 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.778     ; 3.819      ;
; -5.292 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.778     ; 3.819      ;
; -5.292 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.778     ; 3.819      ;
; -5.258 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.776     ; 3.787      ;
; -5.258 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.776     ; 3.787      ;
; -5.258 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.776     ; 3.787      ;
; -5.258 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.776     ; 3.787      ;
; -5.258 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.776     ; 3.787      ;
; -5.258 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.776     ; 3.787      ;
; -5.258 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.776     ; 3.787      ;
; -5.172 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.457     ; 3.935      ;
; -5.172 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.457     ; 3.935      ;
; -5.172 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.457     ; 3.935      ;
; -5.172 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.457     ; 3.935      ;
; -5.172 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.457     ; 3.935      ;
; -5.172 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.457     ; 3.935      ;
; -5.172 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.457     ; 3.935      ;
; -5.172 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.457     ; 3.935      ;
; -5.172 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.457     ; 3.935      ;
; -5.172 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.457     ; 3.935      ;
; -5.172 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.457     ; 3.935      ;
; -5.172 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.457     ; 3.935      ;
; -5.172 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.457     ; 3.935      ;
; -5.172 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.457     ; 3.935      ;
; -5.172 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.457     ; 3.935      ;
; -5.172 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.457     ; 3.935      ;
; -5.097 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.450     ; 3.999      ;
; -4.959 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.775     ; 3.489      ;
; -4.959 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.775     ; 3.489      ;
; -4.959 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.775     ; 3.489      ;
; -4.959 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.775     ; 3.489      ;
; -4.959 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.775     ; 3.489      ;
; -4.959 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.775     ; 3.489      ;
; -4.959 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.775     ; 3.489      ;
; -4.110 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.786     ; 3.013      ;
; -4.110 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.786     ; 3.013      ;
; -4.110 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.786     ; 3.013      ;
; -4.110 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.786     ; 3.013      ;
; -4.110 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.786     ; 3.013      ;
; -4.110 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.786     ; 3.013      ;
; -4.110 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.786     ; 3.013      ;
; -3.968 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.794     ; 2.863      ;
; -3.968 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.794     ; 2.863      ;
; -3.968 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.794     ; 2.863      ;
; -3.968 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.794     ; 2.863      ;
; -3.968 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.794     ; 2.863      ;
; -3.936 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.792     ; 2.833      ;
; -3.936 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.792     ; 2.833      ;
; -3.936 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.792     ; 2.833      ;
; -3.936 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.792     ; 2.833      ;
; -3.936 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.792     ; 2.833      ;
; -3.936 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.792     ; 2.833      ;
; -3.936 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.792     ; 2.833      ;
; -3.885 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.473     ; 3.016      ;
; -3.885 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.473     ; 3.016      ;
; -3.885 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.473     ; 3.016      ;
; -3.885 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.473     ; 3.016      ;
; -3.885 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.473     ; 3.016      ;
; -3.885 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.473     ; 3.016      ;
; -3.885 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.473     ; 3.016      ;
; -3.885 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.473     ; 3.016      ;
; -3.885 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.473     ; 3.016      ;
; -3.885 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.473     ; 3.016      ;
; -3.885 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.473     ; 3.016      ;
; -3.885 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.473     ; 3.016      ;
; -3.885 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.473     ; 3.016      ;
; -3.885 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.473     ; 3.016      ;
; -3.885 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.473     ; 3.016      ;
; -3.885 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.473     ; 3.016      ;
; -3.747 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.466     ; 3.017      ;
; -3.686 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.791     ; 2.584      ;
; -3.686 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.791     ; 2.584      ;
; -3.686 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.791     ; 2.584      ;
; -3.686 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.791     ; 2.584      ;
; -3.686 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.791     ; 2.584      ;
; -3.686 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.791     ; 2.584      ;
; -3.686 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.791     ; 2.584      ;
; -3.616 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.786     ; 2.519      ;
; -3.616 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.786     ; 2.519      ;
; -3.616 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.786     ; 2.519      ;
; -3.616 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.786     ; 2.519      ;
; -3.616 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.786     ; 2.519      ;
; -3.616 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.786     ; 2.519      ;
; -3.616 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.786     ; 2.519      ;
; -3.493 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.794     ; 2.388      ;
; -3.493 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.794     ; 2.388      ;
; -3.493 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.794     ; 2.388      ;
; -3.493 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.794     ; 2.388      ;
; -3.493 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.794     ; 2.388      ;
; -3.459 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.792     ; 2.356      ;
; -3.459 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.792     ; 2.356      ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                       ;
+--------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                              ; Launch Clock ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -1.697 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.959      ;
; -1.697 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.959      ;
; -1.499 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.761      ;
; -1.499 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.761      ;
; -1.364 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.626      ;
; -1.364 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.626      ;
; -1.354 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.616      ;
; -1.354 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.616      ;
; -1.315 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.577      ;
; -1.315 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.577      ;
; -1.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.568      ;
; -1.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.568      ;
; -1.291 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.553      ;
; -1.291 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.553      ;
; -1.244 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.506      ;
; -1.244 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.506      ;
; -1.217 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.479      ;
; -1.217 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.479      ;
; -1.195 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.457      ;
; -1.195 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.457      ;
; -1.179 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.441      ;
; -1.179 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.441      ;
; -1.177 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.439      ;
; -1.177 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.439      ;
; -1.105 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.367      ;
; -1.105 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.367      ;
; -1.089 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.351      ;
; -1.089 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.351      ;
; -1.034 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.296      ;
; -1.034 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.296      ;
; -1.024 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.286      ;
; -1.024 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.286      ;
; -1.007 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.269      ;
; -1.007 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.269      ;
; -1.001 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.263      ;
; -1.001 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.263      ;
; -0.983 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.245      ;
; -0.983 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.245      ;
; -0.863 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.125      ;
; -0.863 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.125      ;
; -0.857 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.119      ;
; -0.857 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 3.119      ;
; -0.719 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 2.981      ;
; -0.719 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 2.981      ;
; -0.696 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 2.958      ;
; -0.696 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.689     ; 2.958      ;
+--------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'reg_config:reg_config_inst|clock_20k'                                                                                                                                                                                                   ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -1.097 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_conf_done_reg       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.937      ; 2.957      ;
; -1.067 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[0]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.964      ; 2.954      ;
; -1.034 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.962      ; 2.919      ;
; -1.034 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.962      ; 2.919      ;
; -0.993 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.963      ; 2.879      ;
; -0.984 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[1]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.965      ; 2.872      ;
; -0.984 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[2]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.965      ; 2.872      ;
; -0.984 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[3]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.965      ; 2.872      ;
; -0.984 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[4]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.965      ; 2.872      ;
; -0.984 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[5]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.965      ; 2.872      ;
; -0.984 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[6]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.965      ; 2.872      ;
; -0.984 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[7]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.965      ; 2.872      ;
; -0.984 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[8]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.965      ; 2.872      ;
; -0.962 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.00          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.965      ; 2.850      ;
; -0.962 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.01          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.965      ; 2.850      ;
; -0.962 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|start                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.965      ; 2.850      ;
; -0.962 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.10          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.965      ; 2.850      ;
; -0.921 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.963      ; 2.807      ;
; -0.921 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.963      ; 2.807      ;
; -0.921 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.963      ; 2.807      ;
; -0.921 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.963      ; 2.807      ;
; -0.921 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.963      ; 2.807      ;
; -0.921 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.963      ; 2.807      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.069 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.274      ; 3.254      ;
; -0.069 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.274      ; 3.254      ;
; -0.069 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.274      ; 3.254      ;
; -0.069 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.274      ; 3.254      ;
; -0.069 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.274      ; 3.254      ;
; -0.055 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.287      ; 3.253      ;
; -0.055 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.287      ; 3.253      ;
; -0.055 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.287      ; 3.253      ;
; -0.055 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.287      ; 3.253      ;
; -0.055 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.287      ; 3.253      ;
; -0.018 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.308      ; 3.237      ;
; -0.018 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.308      ; 3.237      ;
; -0.003 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.323      ; 3.237      ;
; -0.003 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.323      ; 3.237      ;
; -0.003 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.323      ; 3.237      ;
; 0.036  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.362      ; 3.237      ;
; 0.036  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.362      ; 3.237      ;
; 0.036  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.362      ; 3.237      ;
; 0.036  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.362      ; 3.237      ;
; 0.036  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.362      ; 3.237      ;
; 0.036  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.362      ; 3.237      ;
; 0.036  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.362      ; 3.237      ;
; 0.036  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.362      ; 3.237      ;
; 0.037  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.368      ; 3.242      ;
; 0.075  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.399      ; 3.235      ;
; 0.075  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.399      ; 3.235      ;
; 0.075  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.399      ; 3.235      ;
; 0.075  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.399      ; 3.235      ;
; 0.095  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.420      ; 3.236      ;
; 0.095  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.420      ; 3.236      ;
; 0.095  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.420      ; 3.236      ;
; 0.095  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.420      ; 3.236      ;
; 0.095  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.420      ; 3.236      ;
; 0.095  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.420      ; 3.236      ;
; 0.136  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.461      ; 3.236      ;
; 0.136  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.461      ; 3.236      ;
; 0.136  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.461      ; 3.236      ;
; 0.136  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.461      ; 3.236      ;
; 0.181  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.503      ; 3.233      ;
; 0.199  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.514      ; 3.226      ;
; 0.199  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.514      ; 3.226      ;
; 0.199  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.514      ; 3.226      ;
; 0.199  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.514      ; 3.226      ;
; 0.199  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.514      ; 3.226      ;
; 0.199  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.514      ; 3.226      ;
; 0.199  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.514      ; 3.226      ;
; 0.199  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.514      ; 3.226      ;
; 0.203  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.519      ; 3.227      ;
; 0.203  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.519      ; 3.227      ;
; 0.203  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.519      ; 3.227      ;
; 0.203  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.519      ; 3.227      ;
; 0.203  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.519      ; 3.227      ;
; 0.203  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.519      ; 3.227      ;
; 0.203  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.519      ; 3.227      ;
; 0.203  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.519      ; 3.227      ;
; 0.203  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.519      ; 3.227      ;
; 0.203  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.519      ; 3.227      ;
; 0.203  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.519      ; 3.227      ;
; 0.203  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.519      ; 3.227      ;
; 0.203  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.519      ; 3.227      ;
; 0.203  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.519      ; 3.227      ;
; 0.203  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.519      ; 3.227      ;
; 0.203  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.519      ; 3.227      ;
; 0.249  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.564      ; 3.226      ;
; 0.249  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.564      ; 3.226      ;
; 0.249  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.564      ; 3.226      ;
; 0.249  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.564      ; 3.226      ;
; 0.249  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.564      ; 3.226      ;
; 0.249  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.564      ; 3.226      ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.435 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.066     ; 4.500      ;
; 0.435 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.066     ; 4.500      ;
; 0.435 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.066     ; 4.500      ;
; 0.435 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.066     ; 4.500      ;
; 0.989 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.080     ; 3.932      ;
; 0.989 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.080     ; 3.932      ;
; 0.989 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.080     ; 3.932      ;
; 0.989 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.080     ; 3.932      ;
; 0.989 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.080     ; 3.932      ;
; 0.989 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.080     ; 3.932      ;
; 0.989 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.080     ; 3.932      ;
; 0.989 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.080     ; 3.932      ;
; 0.989 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.080     ; 3.932      ;
; 0.989 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.080     ; 3.932      ;
; 0.994 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 3.943      ;
; 0.994 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 3.943      ;
; 0.994 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 3.943      ;
; 0.994 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 3.943      ;
; 0.994 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 3.943      ;
; 0.994 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 3.943      ;
; 0.994 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 3.943      ;
; 0.994 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 3.943      ;
; 0.994 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 3.943      ;
; 0.994 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 3.939      ;
; 0.994 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[2]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 3.943      ;
; 0.994 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 3.939      ;
; 0.994 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 3.939      ;
; 1.009 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 3.928      ;
; 1.009 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 3.928      ;
; 1.009 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 3.928      ;
; 1.009 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 3.928      ;
; 1.009 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 3.928      ;
; 1.009 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 3.928      ;
; 1.009 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 3.928      ;
; 1.009 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 3.928      ;
; 1.009 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 3.928      ;
; 1.009 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 3.928      ;
; 1.009 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 3.928      ;
; 1.009 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 3.928      ;
; 1.013 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 3.923      ;
; 1.013 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.065     ; 3.923      ;
; 1.055 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.081     ; 3.865      ;
; 1.055 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.081     ; 3.865      ;
; 1.055 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.081     ; 3.865      ;
; 1.055 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.081     ; 3.865      ;
; 1.055 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.081     ; 3.865      ;
; 1.107 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 3.826      ;
; 1.114 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 3.819      ;
; 1.114 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 3.819      ;
; 1.114 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 3.819      ;
; 1.114 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 3.819      ;
; 1.114 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 3.819      ;
; 1.114 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 3.819      ;
; 1.114 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 3.819      ;
; 1.114 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 3.819      ;
; 1.148 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.184     ; 3.669      ;
; 1.148 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.184     ; 3.669      ;
; 1.148 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.184     ; 3.669      ;
; 1.148 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.184     ; 3.669      ;
; 1.328 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.161      ; 3.749      ;
; 1.328 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.161      ; 3.749      ;
; 1.328 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.161      ; 3.749      ;
; 1.328 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.161      ; 3.749      ;
; 1.328 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.161      ; 3.749      ;
; 1.328 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.161      ; 3.749      ;
; 1.328 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.161      ; 3.749      ;
; 1.328 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.161      ; 3.749      ;
; 1.328 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.161      ; 3.749      ;
; 1.328 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.161      ; 3.749      ;
; 1.328 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.161      ; 3.749      ;
; 1.328 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.161      ; 3.749      ;
; 1.328 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.161      ; 3.749      ;
; 1.328 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.161      ; 3.749      ;
; 1.328 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.161      ; 3.749      ;
; 1.328 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.161      ; 3.749      ;
; 1.448 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 3.489      ;
; 1.448 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 3.489      ;
; 1.448 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 3.489      ;
; 1.448 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 3.489      ;
; 1.448 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 3.489      ;
; 1.448 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 3.489      ;
; 1.448 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.064     ; 3.489      ;
; 1.458 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.168      ; 3.758      ;
; 1.458 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.374      ; 3.917      ;
; 1.468 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.417      ; 3.950      ;
; 1.587 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.198     ; 3.216      ;
; 1.602 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.146     ; 3.253      ;
; 1.602 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.146     ; 3.253      ;
; 1.602 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.145     ; 3.254      ;
; 1.602 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.146     ; 3.253      ;
; 1.602 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.146     ; 3.253      ;
; 1.602 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.146     ; 3.253      ;
; 1.602 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.145     ; 3.254      ;
; 1.602 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.145     ; 3.254      ;
; 1.602 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.146     ; 3.253      ;
; 1.602 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[3]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.145     ; 3.254      ;
; 1.602 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[3]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.145     ; 3.254      ;
; 1.602 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[4]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.145     ; 3.254      ;
; 1.602 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[5]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.145     ; 3.254      ;
; 1.602 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[6]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.145     ; 3.254      ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+--------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                      ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 37.367 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.097     ; 4.203      ;
; 39.401 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 2.187      ;
; 39.401 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 2.187      ;
; 39.401 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 2.187      ;
; 39.401 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 2.187      ;
; 39.401 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 2.187      ;
; 39.401 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 2.187      ;
; 39.401 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 2.187      ;
; 39.401 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 2.187      ;
; 39.401 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 2.187      ;
; 39.401 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 2.187      ;
; 39.401 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 2.187      ;
; 39.401 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 2.187      ;
; 39.401 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 2.187      ;
; 39.401 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 2.187      ;
; 39.401 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 2.187      ;
; 39.401 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.079     ; 2.187      ;
+--------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.369 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.109      ; 3.032      ;
; -0.369 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.109      ; 3.032      ;
; -0.369 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.109      ; 3.032      ;
; -0.369 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.109      ; 3.032      ;
; -0.369 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.109      ; 3.032      ;
; -0.369 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.109      ; 3.032      ;
; -0.321 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.062      ; 3.033      ;
; -0.321 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.062      ; 3.033      ;
; -0.321 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.062      ; 3.033      ;
; -0.321 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.062      ; 3.033      ;
; -0.321 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.062      ; 3.033      ;
; -0.321 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.062      ; 3.033      ;
; -0.321 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.062      ; 3.033      ;
; -0.321 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.062      ; 3.033      ;
; -0.321 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.062      ; 3.033      ;
; -0.321 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.062      ; 3.033      ;
; -0.321 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.062      ; 3.033      ;
; -0.321 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.062      ; 3.033      ;
; -0.321 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.062      ; 3.033      ;
; -0.321 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.062      ; 3.033      ;
; -0.321 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.062      ; 3.033      ;
; -0.321 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.062      ; 3.033      ;
; -0.318 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.058      ; 3.032      ;
; -0.318 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.058      ; 3.032      ;
; -0.318 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.058      ; 3.032      ;
; -0.318 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.058      ; 3.032      ;
; -0.318 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.058      ; 3.032      ;
; -0.318 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.058      ; 3.032      ;
; -0.318 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.058      ; 3.032      ;
; -0.318 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.058      ; 3.032      ;
; -0.299 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.046      ; 3.039      ;
; -0.250 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.002      ; 3.044      ;
; -0.250 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.002      ; 3.044      ;
; -0.250 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.002      ; 3.044      ;
; -0.250 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 3.002      ; 3.044      ;
; -0.208 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.960      ; 3.044      ;
; -0.208 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.960      ; 3.044      ;
; -0.208 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.960      ; 3.044      ;
; -0.208 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.960      ; 3.044      ;
; -0.208 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.960      ; 3.044      ;
; -0.208 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.960      ; 3.044      ;
; -0.186 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.937      ; 3.043      ;
; -0.186 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.937      ; 3.043      ;
; -0.186 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.937      ; 3.043      ;
; -0.186 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.937      ; 3.043      ;
; -0.147 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.899      ; 3.044      ;
; -0.147 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.899      ; 3.044      ;
; -0.147 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.899      ; 3.044      ;
; -0.147 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.899      ; 3.044      ;
; -0.147 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.899      ; 3.044      ;
; -0.147 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.899      ; 3.044      ;
; -0.147 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.899      ; 3.044      ;
; -0.147 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.899      ; 3.044      ;
; -0.144 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.905      ; 3.053      ;
; -0.106 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.858      ; 3.044      ;
; -0.106 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.858      ; 3.044      ;
; -0.106 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.858      ; 3.044      ;
; -0.090 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.843      ; 3.045      ;
; -0.090 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.843      ; 3.045      ;
; -0.049 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.821      ; 3.064      ;
; -0.049 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.821      ; 3.064      ;
; -0.049 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.821      ; 3.064      ;
; -0.049 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.821      ; 3.064      ;
; -0.049 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.821      ; 3.064      ;
; -0.036 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.808      ; 3.064      ;
; -0.036 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.808      ; 3.064      ;
; -0.036 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.808      ; 3.064      ;
; -0.036 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.808      ; 3.064      ;
; -0.036 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.808      ; 3.064      ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'reg_config:reg_config_inst|clock_20k'                                                                                                                                                                                                    ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.238 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.509      ; 2.553      ;
; -0.238 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.509      ; 2.553      ;
; -0.238 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.509      ; 2.553      ;
; -0.238 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.509      ; 2.553      ;
; -0.238 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.509      ; 2.553      ;
; -0.238 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.509      ; 2.553      ;
; -0.203 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.00          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.511      ; 2.590      ;
; -0.203 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.01          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.511      ; 2.590      ;
; -0.203 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|start                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.511      ; 2.590      ;
; -0.203 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.10          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.511      ; 2.590      ;
; -0.152 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[1]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.511      ; 2.641      ;
; -0.152 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[2]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.511      ; 2.641      ;
; -0.152 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[3]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.511      ; 2.641      ;
; -0.152 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[4]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.511      ; 2.641      ;
; -0.152 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[5]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.511      ; 2.641      ;
; -0.152 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[6]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.511      ; 2.641      ;
; -0.152 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[7]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.511      ; 2.641      ;
; -0.152 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[8]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.511      ; 2.641      ;
; -0.145 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.510      ; 2.647      ;
; -0.139 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.508      ; 2.651      ;
; -0.139 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.508      ; 2.651      ;
; -0.096 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[0]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.510      ; 2.696      ;
; -0.062 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_conf_done_reg       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.482      ; 2.702      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 1.583 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.583      ; 2.378      ;
; 1.606 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.538      ; 2.356      ;
; 1.665 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.959      ;
; 1.665 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.959      ;
; 1.665 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.959      ;
; 1.665 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.959      ;
; 1.665 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.959      ;
; 1.665 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.959      ;
; 1.665 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.959      ;
; 1.944 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.234      ;
; 1.944 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.234      ;
; 1.944 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.234      ;
; 1.944 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.234      ;
; 1.944 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.234      ;
; 1.944 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.234      ;
; 1.944 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.234      ;
; 1.944 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.234      ;
; 1.973 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.262      ;
; 1.985 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.583      ; 2.780      ;
; 2.000 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.538      ; 2.750      ;
; 2.019 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.309      ;
; 2.019 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.309      ;
; 2.019 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.309      ;
; 2.019 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.309      ;
; 2.019 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.309      ;
; 2.032 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.681      ; 2.945      ;
; 2.045 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.339      ;
; 2.045 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.339      ;
; 2.045 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.339      ;
; 2.045 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.339      ;
; 2.045 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.339      ;
; 2.045 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.339      ;
; 2.045 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.339      ;
; 2.055 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.348      ;
; 2.055 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.348      ;
; 2.055 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.636      ; 2.923      ;
; 2.068 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.362      ;
; 2.068 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.362      ;
; 2.068 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.362      ;
; 2.068 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.362      ;
; 2.068 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.362      ;
; 2.068 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.362      ;
; 2.068 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.362      ;
; 2.068 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.362      ;
; 2.068 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.362      ;
; 2.068 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.362      ;
; 2.068 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.362      ;
; 2.068 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.362      ;
; 2.075 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.367      ;
; 2.075 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.367      ;
; 2.075 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.367      ;
; 2.075 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.367      ;
; 2.075 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.367      ;
; 2.075 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.367      ;
; 2.075 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.367      ;
; 2.075 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.367      ;
; 2.075 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.367      ;
; 2.075 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 2.367      ;
; 2.081 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.375      ;
; 2.081 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.375      ;
; 2.081 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.375      ;
; 2.081 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.375      ;
; 2.081 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.375      ;
; 2.081 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.375      ;
; 2.081 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.375      ;
; 2.081 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.375      ;
; 2.081 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.375      ;
; 2.081 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.375      ;
; 2.098 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.387      ;
; 2.098 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.387      ;
; 2.098 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.387      ;
; 2.121 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.180      ; 2.533      ;
; 2.121 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.180      ; 2.533      ;
; 2.121 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.180      ; 2.533      ;
; 2.121 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.180      ; 2.533      ;
; 2.121 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.180      ; 2.533      ;
; 2.121 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.180      ; 2.533      ;
; 2.121 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.180      ; 2.533      ;
; 2.365 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.655      ;
; 2.365 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.655      ;
; 2.365 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.655      ;
; 2.365 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.655      ;
; 2.365 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.655      ;
; 2.365 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.655      ;
; 2.365 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.655      ;
; 2.365 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.655      ;
; 2.373 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 2.662      ;
; 2.393 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.176      ; 2.801      ;
; 2.393 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.176      ; 2.801      ;
; 2.393 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.176      ; 2.801      ;
; 2.393 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.176      ; 2.801      ;
; 2.393 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.176      ; 2.801      ;
; 2.393 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.176      ; 2.801      ;
; 2.393 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.176      ; 2.801      ;
; 2.393 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.176      ; 2.801      ;
; 2.409 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.699      ;
; 2.409 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.699      ;
; 2.409 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.699      ;
; 2.409 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.699      ;
; 2.409 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 2.699      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+-------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                      ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 1.718 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.013      ;
; 1.718 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.013      ;
; 1.718 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.013      ;
; 1.718 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.013      ;
; 1.718 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.013      ;
; 1.718 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.013      ;
; 1.718 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.013      ;
; 1.718 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.013      ;
; 1.718 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.013      ;
; 1.718 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.013      ;
; 1.718 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.013      ;
; 1.718 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.013      ;
; 1.718 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.013      ;
; 1.718 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.013      ;
; 1.718 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.013      ;
; 1.718 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.013      ;
; 3.430 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.719      ;
+-------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 2.808 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.869     ; 2.305      ;
; 2.823 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.188     ; 1.959      ;
; 2.823 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.188     ; 1.959      ;
; 2.823 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.188     ; 1.959      ;
; 2.823 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.188     ; 1.959      ;
; 2.823 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.188     ; 1.959      ;
; 2.823 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.188     ; 1.959      ;
; 2.823 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.188     ; 1.959      ;
; 2.851 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.874     ; 2.300      ;
; 2.851 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.874     ; 2.300      ;
; 2.851 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.874     ; 2.300      ;
; 2.851 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.874     ; 2.300      ;
; 2.851 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.874     ; 2.300      ;
; 2.851 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.874     ; 2.300      ;
; 2.851 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.874     ; 2.300      ;
; 2.851 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.874     ; 2.300      ;
; 2.851 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.874     ; 2.300      ;
; 2.851 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.874     ; 2.300      ;
; 2.851 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.874     ; 2.300      ;
; 2.851 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.874     ; 2.300      ;
; 2.851 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.874     ; 2.300      ;
; 2.851 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.874     ; 2.300      ;
; 2.851 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.874     ; 2.300      ;
; 2.851 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.874     ; 2.300      ;
; 3.070 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.189     ; 2.205      ;
; 3.070 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.189     ; 2.205      ;
; 3.070 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.189     ; 2.205      ;
; 3.070 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.189     ; 2.205      ;
; 3.070 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.189     ; 2.205      ;
; 3.070 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.189     ; 2.205      ;
; 3.070 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.189     ; 2.205      ;
; 3.102 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.192     ; 2.234      ;
; 3.102 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.192     ; 2.234      ;
; 3.102 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.192     ; 2.234      ;
; 3.102 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.192     ; 2.234      ;
; 3.102 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.192     ; 2.234      ;
; 3.203 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.188     ; 2.339      ;
; 3.203 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.188     ; 2.339      ;
; 3.203 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.188     ; 2.339      ;
; 3.203 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.188     ; 2.339      ;
; 3.203 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.188     ; 2.339      ;
; 3.203 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.188     ; 2.339      ;
; 3.203 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.188     ; 2.339      ;
; 3.231 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.874     ; 2.680      ;
; 3.231 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.874     ; 2.680      ;
; 3.231 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.874     ; 2.680      ;
; 3.231 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.874     ; 2.680      ;
; 3.231 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.874     ; 2.680      ;
; 3.231 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.874     ; 2.680      ;
; 3.231 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.874     ; 2.680      ;
; 3.231 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.874     ; 2.680      ;
; 3.231 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.874     ; 2.680      ;
; 3.231 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.874     ; 2.680      ;
; 3.231 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.874     ; 2.680      ;
; 3.231 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.874     ; 2.680      ;
; 3.231 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.874     ; 2.680      ;
; 3.231 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.874     ; 2.680      ;
; 3.231 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.874     ; 2.680      ;
; 3.231 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.874     ; 2.680      ;
; 3.237 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.183     ; 2.378      ;
; 3.237 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.183     ; 2.378      ;
; 3.237 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.183     ; 2.378      ;
; 3.237 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.183     ; 2.378      ;
; 3.237 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.183     ; 2.378      ;
; 3.237 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.183     ; 2.378      ;
; 3.237 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.183     ; 2.378      ;
; 3.245 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.869     ; 2.742      ;
; 3.490 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.189     ; 2.625      ;
; 3.490 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.189     ; 2.625      ;
; 3.490 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.189     ; 2.625      ;
; 3.490 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.189     ; 2.625      ;
; 3.490 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.189     ; 2.625      ;
; 3.490 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.189     ; 2.625      ;
; 3.490 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.189     ; 2.625      ;
; 3.509 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.971     ; 2.872      ;
; 3.523 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.192     ; 2.655      ;
; 3.523 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.192     ; 2.655      ;
; 3.523 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.192     ; 2.655      ;
; 3.523 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.192     ; 2.655      ;
; 3.523 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.192     ; 2.655      ;
; 3.531 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -1.290     ; 2.533      ;
; 3.531 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -1.290     ; 2.533      ;
; 3.531 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -1.290     ; 2.533      ;
; 3.531 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -1.290     ; 2.533      ;
; 3.531 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -1.290     ; 2.533      ;
; 3.531 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -1.290     ; 2.533      ;
; 3.531 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -1.290     ; 2.533      ;
; 3.547 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; -0.838     ; 3.021      ;
; 3.547 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; -0.838     ; 3.021      ;
; 3.547 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; -0.838     ; 3.021      ;
; 3.555 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.976     ; 2.870      ;
; 3.555 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.976     ; 2.870      ;
; 3.555 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.976     ; 2.870      ;
; 3.555 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.976     ; 2.870      ;
; 3.555 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.976     ; 2.870      ;
; 3.555 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.976     ; 2.870      ;
; 3.555 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.976     ; 2.870      ;
; 3.555 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.976     ; 2.870      ;
; 3.555 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.976     ; 2.870      ;
; 3.555 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.976     ; 2.870      ;
+-------+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                       ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                              ; Launch Clock ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 4.687 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 2.833      ;
; 4.687 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 2.833      ;
; 4.689 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 2.835      ;
; 4.689 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 2.835      ;
; 4.755 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 2.901      ;
; 4.755 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 2.901      ;
; 4.845 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 2.991      ;
; 4.845 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 2.991      ;
; 4.919 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.065      ;
; 4.919 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.065      ;
; 4.946 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.092      ;
; 4.946 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.092      ;
; 4.952 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.098      ;
; 4.952 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.098      ;
; 4.982 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.128      ;
; 4.982 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.128      ;
; 4.989 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.135      ;
; 4.989 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.135      ;
; 5.000 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.146      ;
; 5.000 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.146      ;
; 5.026 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.172      ;
; 5.026 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.172      ;
; 5.106 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.252      ;
; 5.106 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.252      ;
; 5.134 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.280      ;
; 5.134 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.280      ;
; 5.146 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.292      ;
; 5.146 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.292      ;
; 5.147 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.293      ;
; 5.147 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.293      ;
; 5.197 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.343      ;
; 5.197 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.343      ;
; 5.246 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.392      ;
; 5.246 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.392      ;
; 5.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.394      ;
; 5.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.394      ;
; 5.284 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.430      ;
; 5.284 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.430      ;
; 5.285 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.431      ;
; 5.285 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.431      ;
; 5.286 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.432      ;
; 5.286 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.432      ;
; 5.433 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.579      ;
; 5.433 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.579      ;
; 5.594 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.740      ;
; 5.594 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -2.166     ; 3.740      ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CMOS_PCLK'                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CMOS_PCLK ; Rise       ; CMOS_PCLK                                                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ;
; 0.177  ; 0.397        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                                       ;
; 0.177  ; 0.397        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                                       ;
; 0.177  ; 0.397        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                                       ;
; 0.177  ; 0.397        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                                       ;
; 0.177  ; 0.397        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                                       ;
; 0.177  ; 0.397        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                                       ;
; 0.177  ; 0.397        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                                       ;
; 0.177  ; 0.397        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                                       ;
; 0.177  ; 0.397        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                                       ;
; 0.177  ; 0.397        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                                       ;
; 0.180  ; 0.400        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ;
; 0.180  ; 0.400        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ;
; 0.180  ; 0.400        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ;
; 0.189  ; 0.409        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ;
; 0.189  ; 0.409        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ;
; 0.189  ; 0.409        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ;
; 0.189  ; 0.409        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ;
; 0.189  ; 0.409        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ;
; 0.189  ; 0.409        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ;
; 0.189  ; 0.409        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ;
; 0.189  ; 0.409        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ;
; 0.200  ; 0.420        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                                ;
; 0.212  ; 0.432        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ;
; 0.212  ; 0.432        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ;
; 0.212  ; 0.432        ; 0.220          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'reg_config:reg_config_inst|clock_20k'                                                                                  ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.00          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.01          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.10          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|sclk         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[0]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[10]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[11]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[12]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[13]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[15]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[16]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[17]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[18]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[19]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[1]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[20]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[21]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[22]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[2]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[3]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[4]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[5]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[6]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[7]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[8]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[9]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_conf_done_reg       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[0]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[1]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[2]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[3]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[4]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[5]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[6]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[7]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[8]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|start                   ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[12]            ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[18]            ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[1]             ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[21]            ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[22]            ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[5]             ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[8]             ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_conf_done_reg       ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.00          ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.01          ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.10          ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|sclk         ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[0]             ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[10]            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[11]            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[15]            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[16]            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[17]            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[19]            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[20]            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[2]             ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[3]             ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[4]             ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[7]             ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[9]             ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[0]            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[1]            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[2]            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[3]            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[4]            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[5]            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[6]            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[7]            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[8]            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|start                   ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[13]            ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[6]             ;
; 0.309  ; 0.497        ; 0.188          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; 0.309  ; 0.497        ; 0.188          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; 0.309  ; 0.497        ; 0.188          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; 0.309  ; 0.497        ; 0.188          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
; 0.309  ; 0.497        ; 0.188          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ;
; 0.309  ; 0.497        ; 0.188          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ;
; 0.309  ; 0.497        ; 0.188          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[13]            ;
; 0.309  ; 0.497        ; 0.188          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[6]             ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.00          ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.01          ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.689 ; 4.909        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6] ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[2]                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1                                                                                                                   ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2                                                                                                                   ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[0]                                                                                                 ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                                ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[1]                                                                                                 ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[2]                                                                                                 ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[3]                                                                                                 ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[4]                                                                                                 ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[5]                                                                                                 ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[6]                                                                                                 ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[7]                                                                                                 ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[8]                                                                                                 ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[9]                                                                                                 ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[0]                                                                                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[10]                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[11]                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[12]                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[13]                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[14]                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[15]                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[1]                                                                                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[2]                                                                                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[3]                                                                                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[4]                                                                                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[5]                                                                                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[6]                                                                                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[7]                                                                                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[9]                                                                                               ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink                                                                                                ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[0]                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[10]                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[11]                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[12]                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[13]                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[14]                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[15]                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[1]                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[2]                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[3]                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[4]                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[5]                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[6]                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[7]                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[8]                                                                                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[9]                                                                                              ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[10]                                                                                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[11]                                                                                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[12]                                                                                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[13]                                                                                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[14]                                                                                               ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[1]                                                                                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[3]                                                                                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[4]                                                                                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[5]                                                                                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[6]                                                                                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[7]                                                                                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[8]                                                                                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[9]                                                                                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                           ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0001                                                                                           ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                               ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                              ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                 ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                    ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                             ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[10]                                                                                                                                                             ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[11]                                                                                                                                                             ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[12]                                                                                                                                                             ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[7]                                                                                                                                                              ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[8]                                                                                                                                                              ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_b_for_y_18b[10]                                                                                                                                                        ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_b_for_y_18b[11]                                                                                                                                                        ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_b_for_y_18b[7]                                                                                                                                                         ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_b_for_y_18b[8]                                                                                                                                                         ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[10]                                                                                                                                                            ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[11]                                                                                                                                                            ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[12]                                                                                                                                                            ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[13]                                                                                                                                                            ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[14]                                                                                                                                                            ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[15]                                                                                                                                                            ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[16]                                                                                                                                                            ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[17]                                                                                                                                                            ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[7]                                                                                                                                                             ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[8]                                                                                                                                                             ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[9]                                                                                                                                                             ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|y_tmp[2]                                                                                                                                                                    ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|y_tmp[3]                                                                                                                                                                    ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|y_tmp[4]                                                                                                                                                                    ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|y_tmp[5]                                                                                                                                                                    ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|y_tmp[6]                                                                                                                                                                    ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|y_tmp[7]                                                                                                                                                                    ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|y_tmp[8]                                                                                                                                                                    ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|y_tmp[9]                                                                                                                                                                    ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                  ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                  ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                  ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                  ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                  ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                  ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                  ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                  ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                  ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                  ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[10]                                                                                                                                                             ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[11]                                                                                                                                                             ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[12]                                                                                                                                                             ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[13]                                                                                                                                                             ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[14]                                                                                                                                                             ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[15]                                                                                                                                                             ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[16]                                                                                                                                                             ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[7]                                                                                                                                                              ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[8]                                                                                                                                                              ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[9]                                                                                                                                                              ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_h_sync_delay_1                                                                                                                                                            ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_h_sync_delay_2                                                                                                                                                            ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_h_sync_delay_3                                                                                                                                                            ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_v_sync_delay_1                                                                                                                                                            ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_v_sync_delay_2                                                                                                                                                            ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_v_sync_delay_3                                                                                                                                                            ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[10]                                                                                                                                                        ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[11]                                                                                                                                                        ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[12]                                                                                                                                                        ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[13]                                                                                                                                                        ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[3]                                                                                                                                                         ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[4]                                                                                                                                                         ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[5]                                                                                                                                                         ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[6]                                                                                                                                                         ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[7]                                                                                                                                                         ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[8]                                                                                                                                                         ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[9]                                                                                                                                                         ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|o_h_sync                                                                                                                                                                    ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|o_v_sync                                                                                                                                                                    ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[9]                                                                                                                                                              ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_b_for_y_18b[9]                                                                                                                                                         ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[10]                                                                                                                                                        ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[11]                                                                                                                                                        ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[12]                                                                                                                                                        ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[13]                                                                                                                                                        ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[14]                                                                                                                                                        ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[15]                                                                                                                                                        ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[3]                                                                                                                                                         ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[4]                                                                                                                                                         ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[5]                                                                                                                                                         ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[6]                                                                                                                                                         ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[7]                                                                                                                                                         ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[8]                                                                                                                                                         ;
; 7.414 ; 7.634        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[9]                                                                                                                                                         ;
; 7.441 ; 7.676        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]             ;
; 7.441 ; 7.676        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]            ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK'                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+
; 9.744  ; 9.932        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                    ;
; 9.745  ; 9.933        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                   ;
; 9.745  ; 9.933        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                   ;
; 9.745  ; 9.933        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                   ;
; 9.745  ; 9.933        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                   ;
; 9.745  ; 9.933        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                   ;
; 9.745  ; 9.933        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                   ;
; 9.745  ; 9.933        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                   ;
; 9.745  ; 9.933        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                   ;
; 9.745  ; 9.933        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                   ;
; 9.745  ; 9.933        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                   ;
; 9.745  ; 9.933        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                    ;
; 9.745  ; 9.933        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                   ;
; 9.745  ; 9.933        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                   ;
; 9.745  ; 9.933        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                   ;
; 9.745  ; 9.933        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                    ;
; 9.745  ; 9.933        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                    ;
; 9.745  ; 9.933        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                    ;
; 9.745  ; 9.933        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                    ;
; 9.745  ; 9.933        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                    ;
; 9.745  ; 9.933        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                    ;
; 9.745  ; 9.933        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                    ;
; 9.745  ; 9.933        ; 0.188          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                    ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                    ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                    ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                   ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                    ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                    ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                    ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                    ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                    ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                    ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                    ;
; 9.846  ; 10.066       ; 0.220          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                    ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.884  ; 9.884        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                                         ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                                         ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                                        ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                                         ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[3]|clk                                         ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[4]|clk                                         ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[5]|clk                                         ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[6]|clk                                         ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[7]|clk                                         ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[8]|clk                                         ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[9]|clk                                         ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|o                                                                   ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                                     ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                                       ;
; 9.914  ; 9.914        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|i                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|i                                                                   ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                                     ;
; 10.095 ; 10.095       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                                       ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|o                                                                   ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                                         ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                                         ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                                        ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                                         ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                           ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                      ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; 20.551 ; 20.771       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[0]                                                  ;
; 20.551 ; 20.771       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[10]                                                 ;
; 20.551 ; 20.771       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[11]                                                 ;
; 20.551 ; 20.771       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[12]                                                 ;
; 20.551 ; 20.771       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[13]                                                 ;
; 20.551 ; 20.771       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[14]                                                 ;
; 20.551 ; 20.771       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[15]                                                 ;
; 20.551 ; 20.771       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[1]                                                  ;
; 20.551 ; 20.771       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[2]                                                  ;
; 20.551 ; 20.771       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[3]                                                  ;
; 20.551 ; 20.771       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[4]                                                  ;
; 20.551 ; 20.771       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[5]                                                  ;
; 20.551 ; 20.771       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[6]                                                  ;
; 20.551 ; 20.771       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[7]                                                  ;
; 20.551 ; 20.771       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[8]                                                  ;
; 20.551 ; 20.771       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[9]                                                  ;
; 20.551 ; 20.771       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k                                                        ;
; 20.552 ; 20.772       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_rstn_reg                                          ;
; 20.553 ; 20.773       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[0]                                                 ;
; 20.553 ; 20.773       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[10]                                                ;
; 20.553 ; 20.773       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[11]                                                ;
; 20.553 ; 20.773       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[12]                                                ;
; 20.553 ; 20.773       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[13]                                                ;
; 20.553 ; 20.773       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[14]                                                ;
; 20.553 ; 20.773       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[15]                                                ;
; 20.553 ; 20.773       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[1]                                                 ;
; 20.553 ; 20.773       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[2]                                                 ;
; 20.553 ; 20.773       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[3]                                                 ;
; 20.553 ; 20.773       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[4]                                                 ;
; 20.553 ; 20.773       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[5]                                                 ;
; 20.553 ; 20.773       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[6]                                                 ;
; 20.553 ; 20.773       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[7]                                                 ;
; 20.553 ; 20.773       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[8]                                                 ;
; 20.553 ; 20.773       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[9]                                                 ;
; 20.558 ; 20.778       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_pwnd_reg                                          ;
; 20.699 ; 20.887       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_pwnd_reg                                          ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_rstn_reg                                          ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[0]                                                 ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[10]                                                ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[11]                                                ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[12]                                                ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[13]                                                ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[14]                                                ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[15]                                                ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[1]                                                 ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[2]                                                 ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[3]                                                 ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[4]                                                 ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[5]                                                 ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[6]                                                 ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[7]                                                 ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[8]                                                 ;
; 20.704 ; 20.892       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[9]                                                 ;
; 20.705 ; 20.893       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[0]                                                  ;
; 20.705 ; 20.893       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[10]                                                 ;
; 20.705 ; 20.893       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[11]                                                 ;
; 20.705 ; 20.893       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[12]                                                 ;
; 20.705 ; 20.893       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[13]                                                 ;
; 20.705 ; 20.893       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[14]                                                 ;
; 20.705 ; 20.893       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[15]                                                 ;
; 20.705 ; 20.893       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[1]                                                  ;
; 20.705 ; 20.893       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[2]                                                  ;
; 20.705 ; 20.893       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[3]                                                  ;
; 20.705 ; 20.893       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[4]                                                  ;
; 20.705 ; 20.893       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[5]                                                  ;
; 20.705 ; 20.893       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[6]                                                  ;
; 20.705 ; 20.893       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[7]                                                  ;
; 20.705 ; 20.893       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[8]                                                  ;
; 20.705 ; 20.893       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[9]                                                  ;
; 20.705 ; 20.893       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k                                                        ;
; 20.800 ; 20.800       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 20.800 ; 20.800       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[0]|clk                                                             ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[10]|clk                                                            ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[11]|clk                                                            ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[12]|clk                                                            ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[13]|clk                                                            ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[14]|clk                                                            ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[15]|clk                                                            ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[1]|clk                                                             ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[2]|clk                                                             ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[3]|clk                                                             ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[4]|clk                                                             ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[5]|clk                                                             ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[6]|clk                                                             ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[7]|clk                                                             ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[8]|clk                                                             ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[9]|clk                                                             ;
; 20.820 ; 20.820       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k|clk                                                               ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|camera_rstn_reg|clk                                                     ;
; 20.822 ; 20.822       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[0]|clk                                                        ;
; 20.822 ; 20.822       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[10]|clk                                                       ;
; 20.822 ; 20.822       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[11]|clk                                                       ;
; 20.822 ; 20.822       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[12]|clk                                                       ;
; 20.822 ; 20.822       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[13]|clk                                                       ;
; 20.822 ; 20.822       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[14]|clk                                                       ;
; 20.822 ; 20.822       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[15]|clk                                                       ;
; 20.822 ; 20.822       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[1]|clk                                                        ;
; 20.822 ; 20.822       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[2]|clk                                                        ;
; 20.822 ; 20.822       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[3]|clk                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                            ;
+---------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                      ;
+---------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; 62.218  ; 62.438       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                        ;
; 62.218  ; 62.438       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                        ;
; 62.371  ; 62.559       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                        ;
; 62.371  ; 62.559       ; 0.188          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                        ;
; 62.460  ; 62.460       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]                          ;
; 62.460  ; 62.460       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|observablevcoout                ;
; 62.467  ; 62.467       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 62.467  ; 62.467       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 62.487  ; 62.487       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr1|clk                                                                ;
; 62.487  ; 62.487       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr2|clk                                                                ;
; 62.498  ; 62.498       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|inclk[0]                        ;
; 62.501  ; 62.501       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|inclk[0]                        ;
; 62.511  ; 62.511       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr1|clk                                                                ;
; 62.511  ; 62.511       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr2|clk                                                                ;
; 62.531  ; 62.531       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 62.531  ; 62.531       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 62.540  ; 62.540       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]                          ;
; 62.540  ; 62.540       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|observablevcoout                ;
; 122.513 ; 125.000      ; 2.487          ; Min Period       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                        ;
; 122.513 ; 125.000      ; 2.487          ; Min Period       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                        ;
+---------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                     ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; CMOS_DB[*]  ; CMOS_PCLK  ; 3.745  ; 3.951  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; 2.868  ; 3.138  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; 2.862  ; 3.231  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; 2.359  ; 2.677  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; -0.302 ; -0.095 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; 3.311  ; 3.572  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; 3.419  ; 3.664  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; 2.509  ; 2.828  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; 3.745  ; 3.951  ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; 4.471  ; 4.657  ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; 3.745  ; 4.027  ; Rise       ; CMOS_PCLK                                                             ;
; S_DB[*]     ; CLOCK      ; 5.716  ; 5.917  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]    ; CLOCK      ; 4.985  ; 5.335  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]    ; CLOCK      ; 5.714  ; 5.912  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]    ; CLOCK      ; 5.129  ; 5.340  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]    ; CLOCK      ; 5.716  ; 5.917  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]    ; CLOCK      ; 4.752  ; 5.002  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]    ; CLOCK      ; 5.133  ; 5.342  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]    ; CLOCK      ; 4.869  ; 5.217  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK      ; 5.549  ; 5.719  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK      ; 5.110  ; 5.309  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK      ; 4.683  ; 4.946  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK      ; 4.747  ; 4.989  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]   ; CLOCK      ; 4.725  ; 4.981  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]   ; CLOCK      ; 4.799  ; 5.027  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]   ; CLOCK      ; 4.696  ; 4.960  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]   ; CLOCK      ; 4.800  ; 5.051  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]   ; CLOCK      ; 4.741  ; 4.983  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                      ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; CMOS_DB[*]  ; CMOS_PCLK  ; 0.734  ; 0.545  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; -2.203 ; -2.423 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; -2.140 ; -2.467 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; -1.650 ; -1.946 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; 0.734  ; 0.545  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; -1.929 ; -2.220 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; -2.235 ; -2.572 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; -1.846 ; -2.112 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; -2.424 ; -2.650 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; -2.489 ; -2.801 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; -1.645 ; -1.960 ; Rise       ; CMOS_PCLK                                                             ;
; S_DB[*]     ; CLOCK      ; -3.887 ; -4.128 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]    ; CLOCK      ; -4.189 ; -4.528 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]    ; CLOCK      ; -4.894 ; -5.083 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]    ; CLOCK      ; -4.315 ; -4.505 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]    ; CLOCK      ; -4.895 ; -5.088 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]    ; CLOCK      ; -3.954 ; -4.181 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]    ; CLOCK      ; -4.319 ; -4.507 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]    ; CLOCK      ; -4.061 ; -4.387 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK      ; -4.719 ; -4.870 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK      ; -4.298 ; -4.476 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK      ; -3.887 ; -4.128 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK      ; -3.949 ; -4.170 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]   ; CLOCK      ; -3.927 ; -4.161 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]   ; CLOCK      ; -3.999 ; -4.206 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]   ; CLOCK      ; -3.900 ; -4.141 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]   ; CLOCK      ; -4.000 ; -4.229 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]   ; CLOCK      ; -3.944 ; -4.163 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                      ;
+--------------+--------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+--------------+--------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 9.486  ; 9.313  ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SDAT    ; reg_config:reg_config_inst|clock_20k ; 10.784 ; 10.767 ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 8.154  ;        ; Fall       ; reg_config:reg_config_inst|clock_20k                                  ;
; VGA_HSYNC    ; CLOCK                                ; 4.805  ; 4.663  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_VSYNC    ; CLOCK                                ; 5.258  ; 5.052  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; vga_rgb[*]   ; CLOCK                                ; 9.040  ; 9.229  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[0]  ; CLOCK                                ; 6.879  ; 6.731  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[1]  ; CLOCK                                ; 6.056  ; 5.904  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[2]  ; CLOCK                                ; 6.018  ; 5.957  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[3]  ; CLOCK                                ; 9.040  ; 9.229  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[4]  ; CLOCK                                ; 6.277  ; 6.223  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[5]  ; CLOCK                                ; 5.642  ; 5.518  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[6]  ; CLOCK                                ; 6.309  ; 6.117  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[7]  ; CLOCK                                ; 5.240  ; 5.091  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[8]  ; CLOCK                                ; 6.571  ; 6.393  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[9]  ; CLOCK                                ; 6.043  ; 6.005  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[10] ; CLOCK                                ; 5.855  ; 5.823  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[11] ; CLOCK                                ; 6.064  ; 5.907  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[12] ; CLOCK                                ; 5.199  ; 5.074  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[13] ; CLOCK                                ; 5.575  ; 5.485  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[14] ; CLOCK                                ; 5.853  ; 5.781  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[15] ; CLOCK                                ; 5.883  ; 5.779  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; CMOS_XCLK    ; CLOCK                                ; 3.223  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_pwdn    ; CLOCK                                ; 5.399  ; 5.334  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_rst_n   ; CLOCK                                ; 5.948  ; 5.738  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_XCLK    ; CLOCK                                ;        ; 3.198  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]       ; CLOCK                                ; 7.934  ; 7.811  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[0]      ; CLOCK                                ; 4.814  ; 4.901  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[1]      ; CLOCK                                ; 4.789  ; 4.883  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[2]      ; CLOCK                                ; 5.031  ; 5.171  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[3]      ; CLOCK                                ; 5.057  ; 5.188  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[4]      ; CLOCK                                ; 5.057  ; 5.202  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[5]      ; CLOCK                                ; 4.737  ; 4.840  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[6]      ; CLOCK                                ; 5.029  ; 5.164  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[7]      ; CLOCK                                ; 5.487  ; 5.638  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[8]      ; CLOCK                                ; 5.519  ; 5.663  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[9]      ; CLOCK                                ; 5.142  ; 5.252  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[10]     ; CLOCK                                ; 7.934  ; 7.811  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[11]     ; CLOCK                                ; 5.149  ; 5.257  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_BA[*]      ; CLOCK                                ; 5.295  ; 5.444  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[0]     ; CLOCK                                ; 5.295  ; 5.444  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[1]     ; CLOCK                                ; 4.953  ; 5.076  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CKE        ; CLOCK                                ; 4.292  ; 4.281  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_DB[*]      ; CLOCK                                ; 8.330  ; 8.428  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]     ; CLOCK                                ; 5.494  ; 5.364  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]     ; CLOCK                                ; 5.857  ; 5.689  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]     ; CLOCK                                ; 5.894  ; 5.709  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]     ; CLOCK                                ; 5.754  ; 5.572  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]     ; CLOCK                                ; 5.506  ; 5.364  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]     ; CLOCK                                ; 8.330  ; 8.428  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]     ; CLOCK                                ; 5.788  ; 5.568  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]     ; CLOCK                                ; 5.912  ; 5.750  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]     ; CLOCK                                ; 4.292  ; 4.281  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]     ; CLOCK                                ; 5.388  ; 5.199  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]    ; CLOCK                                ; 5.306  ; 5.208  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]    ; CLOCK                                ; 5.557  ; 5.385  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]    ; CLOCK                                ; 5.509  ; 5.345  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]    ; CLOCK                                ; 4.996  ; 4.960  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]    ; CLOCK                                ; 5.606  ; 5.456  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]    ; CLOCK                                ; 5.724  ; 5.588  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCAS       ; CLOCK                                ; 5.245  ; 5.331  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCS        ; CLOCK                                ; 4.287  ; 4.378  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NRAS       ; CLOCK                                ; 5.348  ; 5.456  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NWE        ; CLOCK                                ; 5.216  ; 5.395  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK        ; CLOCK                                ; 3.218  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; S_CLK        ; CLOCK                                ;        ; 3.116  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+--------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                              ;
+--------------+--------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+--------------+--------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 8.223  ; 7.877  ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SDAT    ; reg_config:reg_config_inst|clock_20k ; 10.472 ; 10.448 ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 7.850  ;        ; Fall       ; reg_config:reg_config_inst|clock_20k                                  ;
; VGA_HSYNC    ; CLOCK                                ; 3.936  ; 3.799  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_VSYNC    ; CLOCK                                ; 4.368  ; 4.169  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; vga_rgb[*]   ; CLOCK                                ; 3.989  ; 3.851  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[0]  ; CLOCK                                ; 5.607  ; 5.408  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[1]  ; CLOCK                                ; 4.811  ; 4.647  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[2]  ; CLOCK                                ; 4.779  ; 4.683  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[3]  ; CLOCK                                ; 7.784  ; 7.917  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[4]  ; CLOCK                                ; 5.024  ; 4.912  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[5]  ; CLOCK                                ; 4.412  ; 4.256  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[6]  ; CLOCK                                ; 5.053  ; 4.811  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[7]  ; CLOCK                                ; 4.035  ; 3.872  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[8]  ; CLOCK                                ; 5.311  ; 5.103  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[9]  ; CLOCK                                ; 4.804  ; 4.708  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[10] ; CLOCK                                ; 4.618  ; 4.528  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[11] ; CLOCK                                ; 4.824  ; 4.615  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[12] ; CLOCK                                ; 3.989  ; 3.851  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[13] ; CLOCK                                ; 4.355  ; 4.230  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[14] ; CLOCK                                ; 4.614  ; 4.487  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[15] ; CLOCK                                ; 4.651  ; 4.492  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; CMOS_XCLK    ; CLOCK                                ; 2.724  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_pwdn    ; CLOCK                                ; 4.801  ; 4.737  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_rst_n   ; CLOCK                                ; 5.327  ; 5.123  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_XCLK    ; CLOCK                                ;        ; 2.701  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]       ; CLOCK                                ; 4.164  ; 4.265  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[0]      ; CLOCK                                ; 4.237  ; 4.323  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[1]      ; CLOCK                                ; 4.212  ; 4.304  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[2]      ; CLOCK                                ; 4.444  ; 4.581  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[3]      ; CLOCK                                ; 4.470  ; 4.598  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[4]      ; CLOCK                                ; 4.470  ; 4.611  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[5]      ; CLOCK                                ; 4.164  ; 4.265  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[6]      ; CLOCK                                ; 4.440  ; 4.571  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[7]      ; CLOCK                                ; 4.886  ; 5.032  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[8]      ; CLOCK                                ; 4.918  ; 5.056  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[9]      ; CLOCK                                ; 4.555  ; 4.661  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[10]     ; CLOCK                                ; 7.345  ; 7.219  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[11]     ; CLOCK                                ; 4.562  ; 4.666  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_BA[*]      ; CLOCK                                ; 4.364  ; 4.484  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[0]     ; CLOCK                                ; 4.693  ; 4.837  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[1]     ; CLOCK                                ; 4.364  ; 4.484  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CKE        ; CLOCK                                ; 3.738  ; 3.727  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_DB[*]      ; CLOCK                                ; 3.738  ; 3.727  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]     ; CLOCK                                ; 4.891  ; 4.765  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]     ; CLOCK                                ; 5.234  ; 5.072  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]     ; CLOCK                                ; 5.269  ; 5.090  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]     ; CLOCK                                ; 5.134  ; 4.958  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]     ; CLOCK                                ; 4.897  ; 4.759  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]     ; CLOCK                                ; 7.718  ; 7.820  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]     ; CLOCK                                ; 5.173  ; 4.960  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]     ; CLOCK                                ; 5.286  ; 5.130  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]     ; CLOCK                                ; 3.738  ; 3.727  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]     ; CLOCK                                ; 4.783  ; 4.601  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]    ; CLOCK                                ; 4.712  ; 4.618  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]    ; CLOCK                                ; 4.953  ; 4.787  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]    ; CLOCK                                ; 4.907  ; 4.749  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]    ; CLOCK                                ; 4.414  ; 4.379  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]    ; CLOCK                                ; 5.000  ; 4.856  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]    ; CLOCK                                ; 5.114  ; 4.982  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCAS       ; CLOCK                                ; 4.653  ; 4.736  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCS        ; CLOCK                                ; 3.731  ; 3.820  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NRAS       ; CLOCK                                ; 4.744  ; 4.849  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NWE        ; CLOCK                                ; 4.617  ; 4.790  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK        ; CLOCK                                ; 2.719  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; S_CLK        ; CLOCK                                ;        ; 2.620  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+--------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                         ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 5.288 ; 5.207 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 5.771 ; 5.658 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 5.414 ; 5.322 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 5.504 ; 5.412 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 5.299 ; 5.207 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 5.323 ; 5.231 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 8.265 ; 8.401 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 5.771 ; 5.658 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 5.299 ; 5.207 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 5.288 ; 5.213 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 5.516 ; 5.424 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 5.697 ; 5.622 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 5.710 ; 5.635 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 5.697 ; 5.622 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 5.697 ; 5.622 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 5.504 ; 5.429 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 5.504 ; 5.429 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                 ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 4.710 ; 4.621 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 5.131 ; 5.018 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 4.824 ; 4.732 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 4.909 ; 4.817 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 4.713 ; 4.621 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 4.736 ; 4.644 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 7.672 ; 7.808 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 5.131 ; 5.018 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 4.713 ; 4.621 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 4.710 ; 4.635 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 4.921 ; 4.829 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 5.102 ; 5.027 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 5.115 ; 5.040 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 5.102 ; 5.027 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 5.102 ; 5.027 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 4.917 ; 4.842 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 4.917 ; 4.842 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 5.091     ; 5.166     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 5.485     ; 5.598     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 5.219     ; 5.311     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 5.305     ; 5.397     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 5.097     ; 5.189     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 5.094     ; 5.186     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 8.307     ; 8.171     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 5.485     ; 5.598     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 5.097     ; 5.189     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 5.091     ; 5.166     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 5.329     ; 5.421     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 5.527     ; 5.602     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 5.524     ; 5.599     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 5.527     ; 5.602     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 5.527     ; 5.602     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 5.292     ; 5.367     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 5.292     ; 5.367     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                        ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 4.513     ; 4.593     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 4.852     ; 4.965     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 4.633     ; 4.725     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 4.715     ; 4.807     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 4.515     ; 4.607     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 4.513     ; 4.605     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 7.717     ; 7.581     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 4.852     ; 4.965     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 4.515     ; 4.607     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 4.518     ; 4.593     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 4.738     ; 4.830     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 4.936     ; 5.011     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 4.933     ; 5.008     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 4.936     ; 5.011     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 4.936     ; 5.011     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 4.711     ; 4.786     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 4.711     ; 4.786     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                     ;
+------------+-----------------+-----------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                            ; Note                                           ;
+------------+-----------------+-----------------------------------------------------------------------+------------------------------------------------+
; 79.68 MHz  ; 79.68 MHz       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;                                                ;
; 129.57 MHz ; 129.57 MHz      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 169.72 MHz ; 169.72 MHz      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 197.86 MHz ; 197.86 MHz      ; reg_config:reg_config_inst|clock_20k                                  ;                                                ;
; 200.24 MHz ; 200.24 MHz      ; CLOCK                                                                 ;                                                ;
; 358.68 MHz ; 238.04 MHz      ; CMOS_PCLK                                                             ; limit due to minimum period restriction (tmin) ;
; 812.35 MHz ; 402.09 MHz      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                              ;
+-----------------------------------------------------------------------+---------+---------------+
; Clock                                                                 ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------+---------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -4.131  ; -12.283       ;
; reg_config:reg_config_inst|clock_20k                                  ; -4.054  ; -142.895      ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; -3.752  ; -6.845        ;
; CMOS_PCLK                                                             ; -1.788  ; -84.685       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.535  ; -0.535        ;
; CLOCK                                                                 ; 15.006  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 123.769 ; 0.000         ;
+-----------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                              ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.748 ; -1.507        ;
; CMOS_PCLK                                                             ; -0.589 ; -2.407        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.281 ; -0.281        ;
; reg_config:reg_config_inst|clock_20k                                  ; 0.027  ; 0.000         ;
; CLOCK                                                                 ; 0.401  ; 0.000         ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 0.402  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.835  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                          ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; -4.852 ; -257.737      ;
; reg_config:reg_config_inst|clock_20k                                  ; -1.213 ; -25.632       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; -1.028 ; -2.056        ;
; CMOS_PCLK                                                             ; -0.004 ; -0.020        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.828  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 37.595 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                           ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                                             ; -0.363 ; -15.967       ;
; reg_config:reg_config_inst|clock_20k                                  ; -0.122 ; -1.553        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.397  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.527  ; 0.000         ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 2.516  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 4.154  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                               ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                                             ; -3.201 ; -115.206      ;
; reg_config:reg_config_inst|clock_20k                                  ; -1.487 ; -66.915       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.667  ; 0.000         ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 7.408  ; 0.000         ;
; CLOCK                                                                 ; 9.753  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.549 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 62.218 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -4.131 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                       ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.513     ; 2.560      ;
; -3.849 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.500     ; 2.291      ;
; -3.615 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.500     ; 2.057      ;
; -3.608 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.500     ; 2.050      ;
; -3.596 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                       ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.513     ; 2.025      ;
; -3.538 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                       ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.513     ; 1.967      ;
; -3.444 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                       ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.513     ; 1.873      ;
; -3.410 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.500     ; 1.852      ;
; -3.319 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.500     ; 1.761      ;
; -3.222 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                       ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.513     ; 1.651      ;
; -2.445 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.592     ; 0.795      ;
; -0.631 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.054      ; 2.363      ;
; -0.631 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.055      ; 2.364      ;
; -0.600 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.055      ; 2.333      ;
; -0.596 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 1.056      ; 1.942      ;
; -0.593 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.055      ; 2.326      ;
; -0.535 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.054      ; 2.267      ;
; -0.534 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.055      ; 2.267      ;
; -0.488 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.054      ; 2.220      ;
; -0.399 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 1.056      ; 1.745      ;
; -0.380 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 1.056      ; 1.726      ;
; -0.375 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.055      ; 2.108      ;
; -0.340 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 1.056      ; 1.686      ;
; -0.322 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 1.056      ; 1.668      ;
; -0.303 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 1.056      ; 1.649      ;
; -0.273 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.054      ; 2.005      ;
; -0.267 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 1.056      ; 1.613      ;
; -0.264 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 1.056      ; 1.610      ;
; -0.228 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 1.056      ; 1.574      ;
; -0.191 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 1.056      ; 1.537      ;
; -0.100 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 1.054      ; 1.832      ;
; 1.141  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.041     ; 3.820      ;
; 1.141  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.041     ; 3.820      ;
; 1.141  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.041     ; 3.820      ;
; 1.141  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.041     ; 3.820      ;
; 1.141  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.041     ; 3.820      ;
; 1.141  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.041     ; 3.820      ;
; 1.141  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.041     ; 3.820      ;
; 1.141  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.041     ; 3.820      ;
; 1.141  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.041     ; 3.820      ;
; 1.141  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.041     ; 3.820      ;
; 1.141  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.041     ; 3.820      ;
; 1.141  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.041     ; 3.820      ;
; 1.141  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.041     ; 3.820      ;
; 1.182  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.041     ; 3.779      ;
; 1.881  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.043     ; 3.078      ;
; 2.112  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.167     ; 2.723      ;
; 2.112  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.167     ; 2.723      ;
; 2.112  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.167     ; 2.723      ;
; 2.112  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.167     ; 2.723      ;
; 2.112  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.167     ; 2.723      ;
; 2.112  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.167     ; 2.723      ;
; 2.112  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.167     ; 2.723      ;
; 2.112  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.167     ; 2.723      ;
; 2.112  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.167     ; 2.723      ;
; 2.112  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.167     ; 2.723      ;
; 2.608  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.033     ; 7.361      ;
; 2.620  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.165     ; 2.217      ;
; 2.666  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.045     ; 2.291      ;
; 2.815  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.033     ; 7.154      ;
; 2.843  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.033     ; 7.126      ;
; 2.925  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.032     ; 7.045      ;
; 2.971  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.033     ; 6.998      ;
; 2.998  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 6.967      ;
; 2.998  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 6.967      ;
; 2.998  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 6.967      ;
; 2.998  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.037     ; 6.967      ;
; 3.033  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.034     ; 6.935      ;
; 3.039  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 6.927      ;
; 3.039  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 6.927      ;
; 3.039  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 6.927      ;
; 3.039  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 6.927      ;
; 3.039  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 6.927      ;
; 3.039  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 6.927      ;
; 3.039  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 6.927      ;
; 3.039  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 6.927      ;
; 3.039  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.036     ; 6.927      ;
; 3.050  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.033     ; 6.919      ;
; 3.063  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.033     ; 6.906      ;
; 3.071  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.235      ; 7.088      ;
; 3.071  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.235      ; 7.088      ;
; 3.071  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.235      ; 7.088      ;
; 3.071  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.235      ; 7.088      ;
; 3.071  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.235      ; 7.088      ;
; 3.071  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.235      ; 7.088      ;
; 3.071  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.235      ; 7.088      ;
; 3.071  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.235      ; 7.088      ;
; 3.071  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.235      ; 7.088      ;
; 3.071  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.235      ; 7.088      ;
; 3.071  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.235      ; 7.088      ;
; 3.071  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.235      ; 7.088      ;
; 3.071  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.235      ; 7.088      ;
; 3.071  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.235      ; 7.088      ;
; 3.071  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.235      ; 7.088      ;
; 3.071  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.235      ; 7.088      ;
; 3.077  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.033     ; 6.892      ;
; 3.091  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 6.830      ;
; 3.091  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 6.830      ;
; 3.095  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 6.826      ;
; 3.095  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.081     ; 6.826      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'reg_config:reg_config_inst|clock_20k'                                                                                                                                                                  ;
+--------+----------------------------------------------------+------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                        ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -4.054 ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|i2c_data[3]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.075     ; 4.981      ;
; -3.988 ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|i2c_data[1]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.079     ; 4.911      ;
; -3.974 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[1]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.079     ; 4.897      ;
; -3.949 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[3]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.075     ; 4.876      ;
; -3.928 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|i2c_data[2]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.859      ;
; -3.911 ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|i2c_data[2]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.842      ;
; -3.855 ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|i2c_data[3]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.075     ; 4.782      ;
; -3.810 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|i2c_data[1]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.079     ; 4.733      ;
; -3.786 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|i2c_data[3]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.075     ; 4.713      ;
; -3.786 ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|i2c_data[1]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.079     ; 4.709      ;
; -3.783 ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|i2c_data[4]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 4.711      ;
; -3.749 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[3]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.075     ; 4.676      ;
; -3.749 ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|i2c_data[4]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 4.677      ;
; -3.722 ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|i2c_data[2]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.070     ; 4.654      ;
; -3.715 ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|i2c_data[12]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 4.637      ;
; -3.689 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|i2c_data[11]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.619      ;
; -3.689 ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|i2c_data[9]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.079     ; 4.612      ;
; -3.687 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|i2c_data[12]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.608      ;
; -3.684 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|i2c_data[5]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 4.604      ;
; -3.666 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[9]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.079     ; 4.589      ;
; -3.660 ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|i2c_data[5]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 4.580      ;
; -3.652 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[7]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.068     ; 4.586      ;
; -3.643 ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|i2c_data[17]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 4.565      ;
; -3.643 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[7]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.068     ; 4.577      ;
; -3.632 ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|i2c_data[1]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.079     ; 4.555      ;
; -3.631 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[7]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.068     ; 4.565      ;
; -3.628 ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|i2c_data[12]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.549      ;
; -3.615 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|i2c_data[10]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.079     ; 4.538      ;
; -3.608 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|i2c_data[0]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.539      ;
; -3.601 ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|i2c_data[10]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.079     ; 4.524      ;
; -3.598 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[12]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.519      ;
; -3.593 ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|i2c_data[6]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.067     ; 4.528      ;
; -3.583 ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|i2c_data[5]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.504      ;
; -3.577 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[19]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.073     ; 4.506      ;
; -3.573 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|i2c_data[6]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.068     ; 4.507      ;
; -3.570 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[0]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.501      ;
; -3.568 ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|i2c_data[10]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.079     ; 4.491      ;
; -3.568 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[19]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.073     ; 4.497      ;
; -3.567 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[11]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.497      ;
; -3.564 ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|i2c_data[4]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.073     ; 4.493      ;
; -3.558 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[11]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.488      ;
; -3.557 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[5]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 4.477      ;
; -3.557 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[1]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.079     ; 4.480      ;
; -3.557 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|i2c_data[4]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 4.485      ;
; -3.556 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[2]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.487      ;
; -3.556 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[19]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.073     ; 4.485      ;
; -3.549 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|i2c_data[17]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 4.471      ;
; -3.548 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[5]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 4.468      ;
; -3.546 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[11]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.476      ;
; -3.538 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[10]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.079     ; 4.461      ;
; -3.538 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[9]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.079     ; 4.461      ;
; -3.536 ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|i2c_data[0]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.467      ;
; -3.536 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[5]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 4.456      ;
; -3.536 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[1]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.079     ; 4.459      ;
; -3.535 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[13]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.068     ; 4.469      ;
; -3.535 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[6]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.068     ; 4.469      ;
; -3.533 ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|i2c_data[9]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.079     ; 4.456      ;
; -3.529 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[10]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.079     ; 4.452      ;
; -3.527 ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|i2c_data[7]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.068     ; 4.461      ;
; -3.526 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[13]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.068     ; 4.460      ;
; -3.526 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[6]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.068     ; 4.460      ;
; -3.517 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[17]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 4.439      ;
; -3.517 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[10]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.079     ; 4.440      ;
; -3.517 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[9]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.079     ; 4.440      ;
; -3.516 ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|i2c_data[17]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.079     ; 4.439      ;
; -3.514 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[13]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.068     ; 4.448      ;
; -3.514 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[6]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.068     ; 4.448      ;
; -3.513 ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|i2c_data[11]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.444      ;
; -3.508 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[17]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 4.430      ;
; -3.502 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[22]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.432      ;
; -3.502 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[21]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.432      ;
; -3.501 ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|i2c_data[7]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.068     ; 4.435      ;
; -3.496 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[17]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 4.418      ;
; -3.493 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[3]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.075     ; 4.420      ;
; -3.493 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[22]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.423      ;
; -3.493 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[21]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.423      ;
; -3.491 ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|i2c_data[19]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.073     ; 4.420      ;
; -3.491 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[4]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 4.419      ;
; -3.489 ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|i2c_data[5]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.082     ; 4.409      ;
; -3.488 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[20]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.419      ;
; -3.487 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|i2c_data[7]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.068     ; 4.421      ;
; -3.487 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[4]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 4.415      ;
; -3.482 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[4]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 4.410      ;
; -3.481 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[22]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.411      ;
; -3.481 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[21]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.411      ;
; -3.479 ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|i2c_data[17]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.080     ; 4.401      ;
; -3.479 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[20]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.410      ;
; -3.472 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[12]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.393      ;
; -3.467 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[20]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.398      ;
; -3.466 ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.396      ;
; -3.465 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[18]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 4.393      ;
; -3.465 ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|i2c_data[2]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.396      ;
; -3.463 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[12]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.081     ; 4.384      ;
; -3.462 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[8]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.392      ;
; -3.456 ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|i2c_data[9]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.078     ; 4.380      ;
; -3.456 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[18]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.074     ; 4.384      ;
; -3.454 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[2]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.385      ;
; -3.453 ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[7]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.068     ; 4.387      ;
; -3.453 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[8]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.072     ; 4.383      ;
; -3.448 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[16]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.071     ; 4.379      ;
+--------+----------------------------------------------------+------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -3.752 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.586     ; 2.856      ;
; -3.737 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.586     ; 2.841      ;
; -3.221 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.586     ; 2.325      ;
; -3.164 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.586     ; 2.268      ;
; -3.093 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.584     ; 2.199      ;
; -3.048 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.584     ; 2.154      ;
; -3.012 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.584     ; 2.118      ;
; -2.756 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.586     ; 1.860      ;
; -2.728 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.584     ; 1.834      ;
; -2.674 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.584     ; 1.780      ;
; 1.417  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.038     ; 6.239      ;
; 1.417  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.038     ; 6.239      ;
; 1.492  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[14]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 6.167      ;
; 1.528  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[15]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 6.131      ;
; 1.543  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[13]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.034     ; 6.117      ;
; 1.574  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.038     ; 6.082      ;
; 1.575  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.038     ; 6.081      ;
; 1.577  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[14]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.040     ; 6.077      ;
; 1.613  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[14]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 6.046      ;
; 1.615  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[15]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.040     ; 6.039      ;
; 1.618  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[12]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 6.041      ;
; 1.627  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[13]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.039     ; 6.028      ;
; 1.640  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.038     ; 6.016      ;
; 1.641  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.038     ; 6.015      ;
; 1.649  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[15]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 6.010      ;
; 1.654  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[13]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 6.005      ;
; 1.664  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[13]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.034     ; 5.996      ;
; 1.669  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[11]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.034     ; 5.991      ;
; 1.672  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[14]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 5.987      ;
; 1.683  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[14]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.040     ; 5.971      ;
; 1.691  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.038     ; 5.965      ;
; 1.692  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.038     ; 5.964      ;
; 1.703  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[12]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.040     ; 5.951      ;
; 1.708  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[12]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.034     ; 5.952      ;
; 1.708  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[15]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 5.951      ;
; 1.709  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.038     ; 5.947      ;
; 1.710  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.038     ; 5.946      ;
; 1.721  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[15]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.040     ; 5.933      ;
; 1.723  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[13]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.034     ; 5.937      ;
; 1.733  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[13]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.039     ; 5.922      ;
; 1.739  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[12]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 5.920      ;
; 1.741  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[13]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.040     ; 5.913      ;
; 1.744  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[10]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 5.915      ;
; 1.746  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.038     ; 5.910      ;
; 1.747  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.038     ; 5.909      ;
; 1.749  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[14]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.040     ; 5.905      ;
; 1.753  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[11]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.039     ; 5.902      ;
; 1.762  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 5.895      ;
; 1.763  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 5.894      ;
; 1.775  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[13]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 5.884      ;
; 1.780  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[11]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 5.879      ;
; 1.782  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.038     ; 5.874      ;
; 1.782  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.038     ; 5.874      ;
; 1.787  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[15]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.040     ; 5.867      ;
; 1.789  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[12]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.039     ; 5.866      ;
; 1.790  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[11]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.034     ; 5.870      ;
; 1.795  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[9]                                                                                                                                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.034     ; 5.865      ;
; 1.798  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[12]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 5.861      ;
; 1.799  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[13]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.039     ; 5.856      ;
; 1.800  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[14]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.040     ; 5.854      ;
; 1.804  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.038     ; 5.852      ;
; 1.809  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.452     ; 5.433      ;
; 1.809  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[12]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.040     ; 5.845      ;
; 1.810  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.452     ; 5.432      ;
; 1.818  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[14]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.040     ; 5.836      ;
; 1.829  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[12]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.034     ; 5.831      ;
; 1.829  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[10]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.040     ; 5.825      ;
; 1.834  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[10]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.034     ; 5.826      ;
; 1.834  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[13]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 5.825      ;
; 1.838  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[15]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.040     ; 5.816      ;
; 1.847  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[13]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.040     ; 5.807      ;
; 1.849  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.038     ; 5.807      ;
; 1.849  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[11]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.034     ; 5.811      ;
; 1.850  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[13]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.039     ; 5.805      ;
; 1.850  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.038     ; 5.806      ;
; 1.855  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[14]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.040     ; 5.799      ;
; 1.856  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[15]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.040     ; 5.798      ;
; 1.859  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[11]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.039     ; 5.796      ;
; 1.863  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[14]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 5.796      ;
; 1.865  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.045     ; 5.784      ;
; 1.865  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.045     ; 5.784      ;
; 1.865  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.045     ; 5.784      ;
; 1.865  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.045     ; 5.784      ;
; 1.865  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.045     ; 5.784      ;
; 1.865  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[10]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 5.794      ;
; 1.867  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[11]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.040     ; 5.787      ;
; 1.868  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[13]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.039     ; 5.787      ;
; 1.870  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[8]                                                                                                                                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 5.789      ;
; 1.871  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[14]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.039     ; 5.784      ;
; 1.875  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[12]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.040     ; 5.779      ;
; 1.879  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[9]                                                                                                                                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.039     ; 5.776      ;
; 1.885  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.038     ; 5.771      ;
; 1.885  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.038     ; 5.771      ;
; 1.888  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[12]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.034     ; 5.772      ;
; 1.893  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[15]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.040     ; 5.761      ;
; 1.898  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[12]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.039     ; 5.757      ;
; 1.899  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[15]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 5.760      ;
; 1.901  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[11]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 5.758      ;
; 1.903  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.043     ; 5.748      ;
; 1.903  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.043     ; 5.748      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.788 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.195     ; 2.615      ;
; -1.784 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.195     ; 2.611      ;
; -1.777 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.195     ; 2.604      ;
; -1.774 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.249     ; 2.547      ;
; -1.774 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.249     ; 2.547      ;
; -1.667 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.014     ; 2.675      ;
; -1.650 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.029      ; 2.701      ;
; -1.617 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.195     ; 2.444      ;
; -1.613 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.195     ; 2.440      ;
; -1.606 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.195     ; 2.433      ;
; -1.603 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.249     ; 2.376      ;
; -1.603 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.249     ; 2.376      ;
; -1.556 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.091      ; 2.706      ;
; -1.555 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.086      ; 2.700      ;
; -1.555 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.086      ; 2.700      ;
; -1.553 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.014     ; 2.561      ;
; -1.544 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.236     ; 2.330      ;
; -1.544 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.236     ; 2.330      ;
; -1.544 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.236     ; 2.330      ;
; -1.543 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.018     ; 2.547      ;
; -1.539 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.018     ; 2.543      ;
; -1.538 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.014     ; 2.546      ;
; -1.530 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.052     ; 2.500      ;
; -1.528 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.052     ; 2.498      ;
; -1.520 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.044     ; 2.498      ;
; -1.519 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.014     ; 2.527      ;
; -1.519 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.195     ; 2.346      ;
; -1.517 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.007     ; 2.532      ;
; -1.515 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.195     ; 2.342      ;
; -1.508 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.195     ; 2.335      ;
; -1.505 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.249     ; 2.278      ;
; -1.505 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.249     ; 2.278      ;
; -1.484 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.018     ; 2.488      ;
; -1.480 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.018     ; 2.484      ;
; -1.469 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.007     ; 2.484      ;
; -1.463 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.050     ; 2.435      ;
; -1.428 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.039     ; 2.411      ;
; -1.428 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.039     ; 2.411      ;
; -1.427 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.050     ; 2.399      ;
; -1.422 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.042      ; 2.486      ;
; -1.415 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.007     ; 2.430      ;
; -1.412 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.050     ; 2.384      ;
; -1.388 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.143     ; 2.267      ;
; -1.388 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.143     ; 2.267      ;
; -1.388 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.143     ; 2.267      ;
; -1.388 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.143     ; 2.267      ;
; -1.385 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.195     ; 2.212      ;
; -1.385 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.091      ; 2.535      ;
; -1.384 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.195     ; 2.211      ;
; -1.384 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.195     ; 2.211      ;
; -1.384 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.086      ; 2.529      ;
; -1.384 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.086      ; 2.529      ;
; -1.383 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.195     ; 2.210      ;
; -1.381 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.039     ; 2.364      ;
; -1.379 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.039     ; 2.362      ;
; -1.379 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.039     ; 2.362      ;
; -1.373 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.014     ; 2.381      ;
; -1.373 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.236     ; 2.159      ;
; -1.373 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.236     ; 2.159      ;
; -1.373 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.236     ; 2.159      ;
; -1.341 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.049     ; 2.314      ;
; -1.341 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.007     ; 2.356      ;
; -1.340 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.050     ; 2.312      ;
; -1.337 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.049     ; 2.310      ;
; -1.336 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.050     ; 2.308      ;
; -1.332 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.052     ; 2.302      ;
; -1.331 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.014     ; 2.339      ;
; -1.330 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.052     ; 2.300      ;
; -1.330 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.052     ; 2.300      ;
; -1.324 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.195     ; 2.151      ;
; -1.320 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.195     ; 2.147      ;
; -1.319 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.042      ; 2.383      ;
; -1.287 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.091      ; 2.437      ;
; -1.286 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.086      ; 2.431      ;
; -1.286 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.086      ; 2.431      ;
; -1.275 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.236     ; 2.061      ;
; -1.275 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.236     ; 2.061      ;
; -1.275 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.236     ; 2.061      ;
; -1.265 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.052     ; 2.235      ;
; -1.263 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.052     ; 2.233      ;
; -1.255 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.044     ; 2.233      ;
; -1.244 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                                       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.218     ; 2.048      ;
; -1.235 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.014     ; 2.243      ;
; -1.218 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.049     ; 2.191      ;
; -1.217 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.143     ; 2.096      ;
; -1.217 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.143     ; 2.096      ;
; -1.217 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.143     ; 2.096      ;
; -1.217 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.143     ; 2.096      ;
; -1.214 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.049     ; 2.187      ;
; -1.214 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.195     ; 2.041      ;
; -1.213 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.195     ; 2.040      ;
; -1.213 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.195     ; 2.040      ;
; -1.212 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.195     ; 2.039      ;
; -1.210 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.018     ; 2.214      ;
; -1.194 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.050     ; 2.166      ;
; -1.191 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.104     ; 2.109      ;
; -1.191 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.104     ; 2.109      ;
; -1.191 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.104     ; 2.109      ;
; -1.191 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.104     ; 2.109      ;
; -1.191 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.104     ; 2.109      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.535 ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 0.770      ;
; -0.501 ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.041      ; 0.736      ;
; 35.774 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.090     ; 5.804      ;
; 35.943 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.090     ; 5.635      ;
; 36.123 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.090     ; 5.455      ;
; 36.150 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.058     ; 5.460      ;
; 36.272 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.090     ; 5.306      ;
; 36.281 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.090     ; 5.297      ;
; 36.355 ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.090     ; 5.223      ;
; 36.431 ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.090     ; 5.147      ;
; 36.823 ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.090     ; 4.755      ;
; 36.919 ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.090     ; 4.659      ;
; 36.967 ; power_on_delay:power_on_delay_inst|cnt2[12]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.076     ; 4.625      ;
; 37.035 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.090     ; 4.543      ;
; 37.057 ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.090     ; 4.521      ;
; 37.071 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[0]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 4.542      ;
; 37.071 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[1]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 4.542      ;
; 37.071 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[2]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 4.542      ;
; 37.071 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[3]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 4.542      ;
; 37.071 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[4]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 4.542      ;
; 37.071 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[5]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 4.542      ;
; 37.071 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[6]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 4.542      ;
; 37.071 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[7]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 4.542      ;
; 37.071 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[8]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 4.542      ;
; 37.071 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[9]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 4.542      ;
; 37.071 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[10]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 4.542      ;
; 37.071 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[11]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 4.542      ;
; 37.071 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[12]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 4.542      ;
; 37.071 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[13]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 4.542      ;
; 37.071 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[14]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 4.542      ;
; 37.071 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[15]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 4.542      ;
; 37.074 ; power_on_delay:power_on_delay_inst|cnt2[4]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.076     ; 4.518      ;
; 37.102 ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.090     ; 4.476      ;
; 37.121 ; power_on_delay:power_on_delay_inst|cnt2[11]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.076     ; 4.471      ;
; 37.150 ; power_on_delay:power_on_delay_inst|cnt2[8]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.076     ; 4.442      ;
; 37.152 ; power_on_delay:power_on_delay_inst|cnt2[10]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.076     ; 4.440      ;
; 37.199 ; power_on_delay:power_on_delay_inst|cnt2[7]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.076     ; 4.393      ;
; 37.227 ; power_on_delay:power_on_delay_inst|cnt2[13]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.076     ; 4.365      ;
; 37.243 ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.090     ; 4.335      ;
; 37.344 ; power_on_delay:power_on_delay_inst|cnt2[9]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.076     ; 4.248      ;
; 37.360 ; power_on_delay:power_on_delay_inst|cnt2[1]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.076     ; 4.232      ;
; 37.377 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.218      ;
; 37.377 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.218      ;
; 37.377 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.218      ;
; 37.377 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.218      ;
; 37.377 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.218      ;
; 37.377 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.218      ;
; 37.377 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.218      ;
; 37.377 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.218      ;
; 37.377 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.218      ;
; 37.377 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.218      ;
; 37.377 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.218      ;
; 37.377 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.218      ;
; 37.377 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.218      ;
; 37.377 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.218      ;
; 37.377 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.218      ;
; 37.377 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 4.218      ;
; 37.380 ; power_on_delay:power_on_delay_inst|cnt2[5]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.076     ; 4.212      ;
; 37.424 ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.090     ; 4.154      ;
; 37.432 ; power_on_delay:power_on_delay_inst|cnt2[6]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.076     ; 4.160      ;
; 37.434 ; power_on_delay:power_on_delay_inst|cnt2[0]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.076     ; 4.158      ;
; 37.514 ; power_on_delay:power_on_delay_inst|cnt2[14]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.076     ; 4.078      ;
; 37.552 ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.090     ; 4.026      ;
; 37.579 ; power_on_delay:power_on_delay_inst|cnt2[2]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.076     ; 4.013      ;
; 37.612 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.076     ; 3.980      ;
; 37.615 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.980      ;
; 37.615 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.980      ;
; 37.615 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.980      ;
; 37.615 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.980      ;
; 37.615 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.980      ;
; 37.615 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.980      ;
; 37.615 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.980      ;
; 37.615 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.980      ;
; 37.615 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.980      ;
; 37.615 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.980      ;
; 37.615 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.980      ;
; 37.615 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.980      ;
; 37.615 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.980      ;
; 37.615 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.980      ;
; 37.615 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.980      ;
; 37.615 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.980      ;
; 37.849 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.746      ;
; 37.849 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.746      ;
; 37.849 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.746      ;
; 37.849 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.746      ;
; 37.849 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.746      ;
; 37.849 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.746      ;
; 37.849 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.746      ;
; 37.849 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.746      ;
; 37.849 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.746      ;
; 37.849 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.746      ;
; 37.849 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.746      ;
; 37.849 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.746      ;
; 37.849 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.746      ;
; 37.849 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.746      ;
; 37.849 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.746      ;
; 37.849 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.746      ;
; 37.881 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.714      ;
; 37.881 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.714      ;
; 37.881 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.073     ; 3.714      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK'                                                                                                                                                                          ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.006 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.923      ;
; 15.006 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.923      ;
; 15.006 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.923      ;
; 15.006 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.923      ;
; 15.006 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.923      ;
; 15.006 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.923      ;
; 15.006 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.923      ;
; 15.006 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.923      ;
; 15.006 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.923      ;
; 15.006 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.923      ;
; 15.006 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.923      ;
; 15.006 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.923      ;
; 15.094 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.835      ;
; 15.094 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.835      ;
; 15.094 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.835      ;
; 15.094 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.835      ;
; 15.094 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.835      ;
; 15.094 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.835      ;
; 15.094 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.835      ;
; 15.094 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.835      ;
; 15.094 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.835      ;
; 15.094 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.835      ;
; 15.094 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.835      ;
; 15.094 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.835      ;
; 15.114 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.815      ;
; 15.114 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.815      ;
; 15.114 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.815      ;
; 15.114 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.815      ;
; 15.114 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.815      ;
; 15.114 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.815      ;
; 15.114 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.815      ;
; 15.114 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.815      ;
; 15.114 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.815      ;
; 15.114 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.815      ;
; 15.114 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.815      ;
; 15.114 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.815      ;
; 15.226 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.703      ;
; 15.226 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.703      ;
; 15.226 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.703      ;
; 15.226 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.703      ;
; 15.226 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.703      ;
; 15.226 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.703      ;
; 15.226 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.703      ;
; 15.226 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.703      ;
; 15.226 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.703      ;
; 15.226 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.703      ;
; 15.358 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.571      ;
; 15.358 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.571      ;
; 15.358 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.571      ;
; 15.358 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.571      ;
; 15.358 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.571      ;
; 15.358 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.571      ;
; 15.358 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.571      ;
; 15.358 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.571      ;
; 15.358 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.571      ;
; 15.358 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.571      ;
; 15.408 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.521      ;
; 15.408 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.521      ;
; 15.408 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.521      ;
; 15.408 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.521      ;
; 15.408 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.521      ;
; 15.408 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.521      ;
; 15.408 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.521      ;
; 15.408 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.521      ;
; 15.408 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.521      ;
; 15.408 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.521      ;
; 15.410 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.519      ;
; 15.410 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.519      ;
; 15.410 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.519      ;
; 15.410 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.519      ;
; 15.410 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.519      ;
; 15.410 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.519      ;
; 15.410 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.519      ;
; 15.410 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.519      ;
; 15.410 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.519      ;
; 15.410 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.519      ;
; 15.410 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.519      ;
; 15.410 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.519      ;
; 15.523 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.406      ;
; 15.523 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.406      ;
; 15.523 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.406      ;
; 15.523 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.406      ;
; 15.523 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.406      ;
; 15.523 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.406      ;
; 15.523 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.406      ;
; 15.523 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.406      ;
; 15.523 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.406      ;
; 15.523 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.406      ;
; 15.523 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.406      ;
; 15.523 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.406      ;
; 15.655 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.274      ;
; 15.655 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.274      ;
; 15.655 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.274      ;
; 15.655 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.274      ;
; 15.655 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.274      ;
; 15.655 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.274      ;
; 15.655 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.274      ;
; 15.655 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.274      ;
; 15.655 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.274      ;
; 15.655 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.073     ; 4.274      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                            ;
+---------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                            ; To Node                              ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 123.769 ; system_ctrl:u_system_ctrl|sysrst_nr1 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 125.000      ; -0.073     ; 1.160      ;
+---------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                              ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.748 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.585      ; 1.140      ;
; -0.645 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.585      ; 1.243      ;
; -0.407 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.585      ; 1.481      ;
; -0.242 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.585      ; 1.646      ;
; -0.212 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.585      ; 1.676      ;
; -0.208 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.585      ; 1.680      ;
; -0.164 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.585      ; 1.724      ;
; -0.114 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 1.582      ; 1.383      ;
; -0.111 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 1.582      ; 1.386      ;
; -0.109 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.585      ; 1.779      ;
; -0.101 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 1.582      ; 1.396      ;
; -0.063 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.585      ; 1.825      ;
; -0.046 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 1.582      ; 1.451      ;
; 0.003  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 1.582      ; 1.500      ;
; 0.039  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 1.582      ; 1.536      ;
; 0.053  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 1.582      ; 1.550      ;
; 0.078  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 1.585      ; 1.966      ;
; 0.086  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 1.582      ; 1.583      ;
; 0.094  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 1.582      ; 1.591      ;
; 0.141  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 1.582      ; 1.638      ;
; 0.400  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                    ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[14]                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.054      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                    ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.406  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[4]                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.059      ;
; 0.410  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[0]                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.063      ;
; 0.410  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[13]                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.063      ;
; 0.415  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[7]                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.068      ;
; 0.420  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[2]                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.073      ;
; 0.424  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[3]                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.077      ;
; 0.425  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[11]                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.078      ;
; 0.427  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[9]                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.080      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[6]                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.083      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[8]                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.083      ;
; 0.431  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[10]                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.084      ;
; 0.436  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[1]                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.089      ;
; 0.443  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[12]                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.096      ;
; 0.446  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.715      ;
; 0.452  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[15]                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.423      ; 1.105      ;
; 0.456  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.723      ;
; 0.457  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.724      ;
; 0.477  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.744      ;
; 0.500  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr1                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr2                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.767      ;
; 0.516  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.783      ;
; 0.577  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.846      ;
; 0.582  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.849      ;
; 0.592  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.859      ;
; 0.593  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.860      ;
; 0.597  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.864      ;
; 0.598  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.865      ;
; 0.599  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.866      ;
; 0.609  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.877      ;
; 0.610  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.878      ;
; 0.610  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.878      ;
; 0.615  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.883      ;
; 0.619  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.887      ;
; 0.620  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.888      ;
; 0.622  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.890      ;
; 0.623  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.891      ;
; 0.626  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.894      ;
; 0.628  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.896      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.589 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.692      ; 2.378      ;
; -0.508 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.692      ; 2.459      ;
; -0.506 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.692      ; 2.461      ;
; -0.483 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.693      ; 2.485      ;
; -0.442 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.689      ; 2.522      ;
; -0.432 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.693      ; 2.536      ;
; -0.416 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.693      ; 2.552      ;
; -0.366 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.693      ; 2.602      ;
; -0.320 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.692      ; 2.647      ;
; -0.304 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.692      ; 2.663      ;
; -0.272 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.817      ; 2.820      ;
; -0.272 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.817      ; 2.820      ;
; -0.270 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.817      ; 2.822      ;
; -0.257 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.817      ; 2.835      ;
; -0.239 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 2.817      ; 2.853      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.669      ;
; 0.432  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.355      ; 1.017      ;
; 0.445  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                                ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.684      ;
; 0.445  ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.684      ;
; 0.490  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.355      ; 1.075      ;
; 0.492  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.052      ; 0.739      ;
; 0.514  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.052      ; 0.761      ;
; 0.524  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.355      ; 1.109      ;
; 0.533  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.047      ; 0.775      ;
; 0.540  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.792      ; 1.557      ;
; 0.540  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.792      ; 1.557      ;
; 0.542  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.792      ; 1.559      ;
; 0.570  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.249      ; 1.049      ;
; 0.571  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.249      ; 1.050      ;
; 0.572  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.249      ; 1.051      ;
; 0.572  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.249      ; 1.051      ;
; 0.581  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.249      ; 1.060      ;
; 0.581  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.249      ; 1.060      ;
; 0.584  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.152      ; 0.931      ;
; 0.584  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.152      ; 0.931      ;
; 0.591  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.249      ; 1.070      ;
; 0.591  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.249      ; 1.070      ;
; 0.595  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.249      ; 1.074      ;
; 0.596  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.249      ; 1.075      ;
; 0.596  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.249      ; 1.075      ;
; 0.605  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.249      ; 1.084      ;
; 0.605  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.249      ; 1.084      ;
; 0.607  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.249      ; 1.086      ;
; 0.608  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.249      ; 1.087      ;
; 0.608  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.084      ; 0.887      ;
; 0.610  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.084      ; 0.889      ;
; 0.619  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.249      ; 1.098      ;
; 0.632  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.084      ; 0.911      ;
; 0.635  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.084      ; 0.914      ;
; 0.657  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.018      ; 0.870      ;
; 0.702  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.330      ; 1.262      ;
; 0.711  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.104      ; 1.010      ;
; 0.712  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.007      ; 0.914      ;
; 0.713  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.047      ; 0.955      ;
; 0.719  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.052      ; 0.966      ;
; 0.720  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.052      ; 0.967      ;
; 0.727  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.052      ; 0.974      ;
; 0.730  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.052      ; 0.977      ;
; 0.730  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.052      ; 0.977      ;
; 0.732  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.017      ; 0.944      ;
; 0.741  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.355      ; 1.326      ;
; 0.744  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.102      ; 1.041      ;
; 0.747  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.102      ; 1.044      ;
; 0.747  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.792      ; 1.764      ;
; 0.754  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.792      ; 1.771      ;
; 0.765  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 1.009      ;
; 0.769  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.049      ; 1.013      ;
; 0.795  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.084      ; 1.074      ;
; 0.797  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.019      ; 1.011      ;
; 0.798  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.167      ; 1.160      ;
; 0.800  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.084      ; 1.079      ;
; 0.802  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.084      ; 1.081      ;
; 0.813  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.152      ; 1.160      ;
; 0.838  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.431      ; 1.499      ;
; 0.858  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.013      ; 1.066      ;
; 0.880  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.018      ; 1.093      ;
; 0.899  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.017      ; 1.111      ;
; 0.933  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.330      ; 1.493      ;
; 0.940  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.152      ; 1.287      ;
; 0.953  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.126      ; 1.274      ;
; 0.962  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.152      ; 1.309      ;
; 0.980  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.152      ; 1.327      ;
; 1.015  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.152      ; 1.362      ;
; 1.034  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.126      ; 1.355      ;
; 1.039  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.014      ; 1.248      ;
; 1.044  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.288      ; 1.562      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                            ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.281 ; reg_config:reg_config_inst|clock_20k         ; reg_config:reg_config_inst|clock_20k         ; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 0.669      ;
; -0.257 ; reg_config:reg_config_inst|clock_20k         ; reg_config:reg_config_inst|clock_20k         ; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 0.693      ;
; 0.705  ; power_on_delay:power_on_delay_inst|cnt2[3]   ; power_on_delay:power_on_delay_inst|cnt2[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705  ; power_on_delay:power_on_delay_inst|cnt2[5]   ; power_on_delay:power_on_delay_inst|cnt2[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705  ; power_on_delay:power_on_delay_inst|cnt2[13]  ; power_on_delay:power_on_delay_inst|cnt2[13]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705  ; reg_config:reg_config_inst|clock_20k_cnt[13] ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706  ; power_on_delay:power_on_delay_inst|cnt2[1]   ; power_on_delay:power_on_delay_inst|cnt2[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706  ; power_on_delay:power_on_delay_inst|cnt2[11]  ; power_on_delay:power_on_delay_inst|cnt2[11]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706  ; reg_config:reg_config_inst|clock_20k_cnt[11] ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707  ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707  ; power_on_delay:power_on_delay_inst|cnt2[15]  ; power_on_delay:power_on_delay_inst|cnt2[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707  ; reg_config:reg_config_inst|clock_20k_cnt[15] ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708  ; power_on_delay:power_on_delay_inst|cnt2[7]   ; power_on_delay:power_on_delay_inst|cnt2[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708  ; power_on_delay:power_on_delay_inst|cnt2[9]   ; power_on_delay:power_on_delay_inst|cnt2[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.710  ; power_on_delay:power_on_delay_inst|cnt2[2]   ; power_on_delay:power_on_delay_inst|cnt2[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.711  ; power_on_delay:power_on_delay_inst|cnt2[4]   ; power_on_delay:power_on_delay_inst|cnt2[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711  ; power_on_delay:power_on_delay_inst|cnt2[10]  ; power_on_delay:power_on_delay_inst|cnt2[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711  ; power_on_delay:power_on_delay_inst|cnt2[12]  ; power_on_delay:power_on_delay_inst|cnt2[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711  ; power_on_delay:power_on_delay_inst|cnt2[14]  ; power_on_delay:power_on_delay_inst|cnt2[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711  ; reg_config:reg_config_inst|clock_20k_cnt[10] ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711  ; reg_config:reg_config_inst|clock_20k_cnt[12] ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711  ; reg_config:reg_config_inst|clock_20k_cnt[14] ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.712  ; power_on_delay:power_on_delay_inst|cnt2[8]   ; power_on_delay:power_on_delay_inst|cnt2[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.733  ; power_on_delay:power_on_delay_inst|cnt2[0]   ; power_on_delay:power_on_delay_inst|cnt2[0]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.001      ;
; 0.733  ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.001      ;
; 1.026  ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.294      ;
; 1.026  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.294      ;
; 1.027  ; power_on_delay:power_on_delay_inst|cnt2[0]   ; power_on_delay:power_on_delay_inst|cnt2[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027  ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027  ; power_on_delay:power_on_delay_inst|cnt2[5]   ; power_on_delay:power_on_delay_inst|cnt2[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027  ; power_on_delay:power_on_delay_inst|cnt2[3]   ; power_on_delay:power_on_delay_inst|cnt2[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027  ; power_on_delay:power_on_delay_inst|cnt2[13]  ; power_on_delay:power_on_delay_inst|cnt2[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027  ; reg_config:reg_config_inst|clock_20k_cnt[13] ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.028  ; power_on_delay:power_on_delay_inst|cnt2[2]   ; power_on_delay:power_on_delay_inst|cnt2[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028  ; power_on_delay:power_on_delay_inst|cnt2[4]   ; power_on_delay:power_on_delay_inst|cnt2[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028  ; power_on_delay:power_on_delay_inst|cnt2[11]  ; power_on_delay:power_on_delay_inst|cnt2[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028  ; reg_config:reg_config_inst|clock_20k_cnt[11] ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.296      ;
; 1.029  ; power_on_delay:power_on_delay_inst|cnt2[12]  ; power_on_delay:power_on_delay_inst|cnt2[13]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029  ; reg_config:reg_config_inst|clock_20k_cnt[12] ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029  ; power_on_delay:power_on_delay_inst|cnt2[10]  ; power_on_delay:power_on_delay_inst|cnt2[11]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029  ; reg_config:reg_config_inst|clock_20k_cnt[10] ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029  ; power_on_delay:power_on_delay_inst|cnt2[14]  ; power_on_delay:power_on_delay_inst|cnt2[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.029  ; reg_config:reg_config_inst|clock_20k_cnt[14] ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.030  ; power_on_delay:power_on_delay_inst|cnt2[8]   ; power_on_delay:power_on_delay_inst|cnt2[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.030  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.030  ; power_on_delay:power_on_delay_inst|cnt2[1]   ; power_on_delay:power_on_delay_inst|cnt2[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.030  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.032  ; power_on_delay:power_on_delay_inst|cnt2[9]   ; power_on_delay:power_on_delay_inst|cnt2[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.300      ;
; 1.032  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.300      ;
; 1.032  ; power_on_delay:power_on_delay_inst|cnt2[7]   ; power_on_delay:power_on_delay_inst|cnt2[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.300      ;
; 1.032  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.300      ;
; 1.041  ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.309      ;
; 1.041  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.309      ;
; 1.043  ; power_on_delay:power_on_delay_inst|cnt2[0]   ; power_on_delay:power_on_delay_inst|cnt2[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.311      ;
; 1.043  ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.311      ;
; 1.044  ; power_on_delay:power_on_delay_inst|cnt2[2]   ; power_on_delay:power_on_delay_inst|cnt2[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.312      ;
; 1.044  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.312      ;
; 1.045  ; power_on_delay:power_on_delay_inst|cnt2[4]   ; power_on_delay:power_on_delay_inst|cnt2[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.313      ;
; 1.045  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.313      ;
; 1.045  ; power_on_delay:power_on_delay_inst|cnt2[12]  ; power_on_delay:power_on_delay_inst|cnt2[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.313      ;
; 1.045  ; reg_config:reg_config_inst|clock_20k_cnt[12] ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.313      ;
; 1.045  ; power_on_delay:power_on_delay_inst|cnt2[10]  ; power_on_delay:power_on_delay_inst|cnt2[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.313      ;
; 1.045  ; reg_config:reg_config_inst|clock_20k_cnt[10] ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.313      ;
; 1.046  ; power_on_delay:power_on_delay_inst|cnt2[8]   ; power_on_delay:power_on_delay_inst|cnt2[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.314      ;
; 1.046  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.314      ;
; 1.120  ; power_on_delay:power_on_delay_inst|cnt2[3]   ; power_on_delay:power_on_delay_inst|cnt2[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.388      ;
; 1.120  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.388      ;
; 1.121  ; power_on_delay:power_on_delay_inst|cnt2[11]  ; power_on_delay:power_on_delay_inst|cnt2[13]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.389      ;
; 1.121  ; reg_config:reg_config_inst|clock_20k_cnt[11] ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.389      ;
; 1.121  ; power_on_delay:power_on_delay_inst|cnt2[13]  ; power_on_delay:power_on_delay_inst|cnt2[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.389      ;
; 1.121  ; reg_config:reg_config_inst|clock_20k_cnt[13] ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.389      ;
; 1.121  ; power_on_delay:power_on_delay_inst|cnt2[5]   ; power_on_delay:power_on_delay_inst|cnt2[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.389      ;
; 1.121  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.389      ;
; 1.125  ; power_on_delay:power_on_delay_inst|cnt2[1]   ; power_on_delay:power_on_delay_inst|cnt2[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.393      ;
; 1.125  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.393      ;
; 1.127  ; power_on_delay:power_on_delay_inst|cnt2[9]   ; power_on_delay:power_on_delay_inst|cnt2[11]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.395      ;
; 1.127  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.395      ;
; 1.128  ; power_on_delay:power_on_delay_inst|cnt2[7]   ; power_on_delay:power_on_delay_inst|cnt2[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.396      ;
; 1.128  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.396      ;
; 1.148  ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.416      ;
; 1.148  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.416      ;
; 1.149  ; power_on_delay:power_on_delay_inst|cnt2[5]   ; power_on_delay:power_on_delay_inst|cnt2[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.417      ;
; 1.149  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.417      ;
; 1.149  ; power_on_delay:power_on_delay_inst|cnt2[3]   ; power_on_delay:power_on_delay_inst|cnt2[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.417      ;
; 1.149  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.417      ;
; 1.149  ; power_on_delay:power_on_delay_inst|cnt2[0]   ; power_on_delay:power_on_delay_inst|cnt2[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.417      ;
; 1.149  ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.417      ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'reg_config:reg_config_inst|clock_20k'                                                                                                                                                                                                       ;
+-------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.027 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[16]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.145      ; 2.437      ;
; 0.027 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[15]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.145      ; 2.437      ;
; 0.027 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[0]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.145      ; 2.437      ;
; 0.043 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[2]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.146      ; 2.454      ;
; 0.056 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[8]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.144      ; 2.465      ;
; 0.058 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[18]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.143      ; 2.466      ;
; 0.074 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[12]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.135      ; 2.474      ;
; 0.077 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[20]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.145      ; 2.487      ;
; 0.078 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[17]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.137      ; 2.480      ;
; 0.088 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[22]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.144      ; 2.497      ;
; 0.088 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[21]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.144      ; 2.497      ;
; 0.096 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[4]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.143      ; 2.504      ;
; 0.098 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[3]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.142      ; 2.505      ;
; 0.104 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[10]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.138      ; 2.507      ;
; 0.104 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[9]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.138      ; 2.507      ;
; 0.107 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[13]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.149      ; 2.521      ;
; 0.107 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[6]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.149      ; 2.521      ;
; 0.119 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[11]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.145      ; 2.529      ;
; 0.128 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[19]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.144      ; 2.537      ;
; 0.146 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[1]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.137      ; 2.548      ;
; 0.153 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[5]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.134      ; 2.552      ;
; 0.154 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[7]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.149      ; 2.568      ;
; 0.402 ; reg_config:reg_config_inst|config_step.01          ; reg_config:reg_config_inst|config_step.01          ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 0.669      ;
; 0.466 ; reg_config:reg_config_inst|config_step.10          ; reg_config:reg_config_inst|config_step.00          ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 0.733      ;
; 0.501 ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 0.768      ;
; 0.698 ; reg_config:reg_config_inst|config_step.01          ; reg_config:reg_config_inst|config_step.10          ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 0.965      ;
; 0.709 ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 0.977      ;
; 0.718 ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 0.985      ;
; 0.720 ; reg_config:reg_config_inst|config_step.00          ; reg_config:reg_config_inst|config_step.01          ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 0.987      ;
; 0.720 ; reg_config:reg_config_inst|config_step.01          ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 0.987      ;
; 0.721 ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 0.988      ;
; 0.730 ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 0.997      ;
; 0.732 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 0.999      ;
; 0.733 ; reg_config:reg_config_inst|config_step.10          ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.000      ;
; 0.735 ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.002      ;
; 0.737 ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.004      ;
; 0.761 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.028      ;
; 0.768 ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[11]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.035      ;
; 0.917 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.184      ;
; 0.929 ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.196      ;
; 0.946 ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.213      ;
; 0.948 ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.214      ;
; 0.971 ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.237      ;
; 0.977 ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[20]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.244      ;
; 0.997 ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|i2c_data[19]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.263      ;
; 1.029 ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.297      ;
; 1.031 ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.298      ;
; 1.040 ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.306      ;
; 1.040 ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.307      ;
; 1.042 ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.309      ;
; 1.046 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.313      ;
; 1.047 ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.314      ;
; 1.055 ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.322      ;
; 1.056 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.323      ;
; 1.056 ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.323      ;
; 1.059 ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.326      ;
; 1.083 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.350      ;
; 1.122 ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.389      ;
; 1.140 ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.407      ;
; 1.151 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.418      ;
; 1.151 ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.418      ;
; 1.152 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.419      ;
; 1.157 ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.424      ;
; 1.162 ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.429      ;
; 1.164 ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.431      ;
; 1.168 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.435      ;
; 1.177 ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.444      ;
; 1.181 ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.448      ;
; 1.181 ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.447      ;
; 1.184 ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.450      ;
; 1.190 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.457      ;
; 1.202 ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|config_step.10          ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.468      ;
; 1.205 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.472      ;
; 1.221 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[15]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.488      ;
; 1.221 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.488      ;
; 1.225 ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.492      ;
; 1.225 ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.491      ;
; 1.231 ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.497      ;
; 1.232 ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|config_step.01          ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.498      ;
; 1.240 ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.073      ; 1.508      ;
; 1.244 ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.511      ;
; 1.250 ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.517      ;
; 1.273 ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.540      ;
; 1.274 ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.540      ;
; 1.274 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.541      ;
; 1.276 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.543      ;
; 1.279 ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.546      ;
; 1.285 ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.073      ; 1.553      ;
; 1.290 ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.557      ;
; 1.290 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.557      ;
; 1.310 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.577      ;
; 1.312 ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[19]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.071      ; 1.578      ;
; 1.312 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.579      ;
; 1.327 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.072      ; 1.594      ;
+-------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK'                                                                                                                                                                          ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.669      ;
; 0.469 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.737      ;
; 0.696 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.964      ;
; 0.706 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.975      ;
; 0.709 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.978      ;
; 0.712 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.980      ;
; 0.730 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 0.998      ;
; 0.862 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.130      ;
; 0.864 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.132      ;
; 0.873 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.141      ;
; 0.874 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.142      ;
; 0.874 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.142      ;
; 0.878 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.146      ;
; 0.889 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.157      ;
; 1.015 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.283      ;
; 1.025 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.293      ;
; 1.026 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.295      ;
; 1.030 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.299      ;
; 1.031 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.299      ;
; 1.033 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.301      ;
; 1.041 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.309      ;
; 1.044 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.312      ;
; 1.048 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.316      ;
; 1.051 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.319      ;
; 1.054 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.322      ;
; 1.077 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.345      ;
; 1.085 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.353      ;
; 1.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.393      ;
; 1.125 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.393      ;
; 1.126 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.394      ;
; 1.128 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.396      ;
; 1.137 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.405      ;
; 1.147 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.415      ;
; 1.148 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.416      ;
; 1.148 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.416      ;
; 1.149 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.417      ;
; 1.152 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.420      ;
; 1.153 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.421      ;
; 1.153 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.421      ;
; 1.153 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.421      ;
; 1.158 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.426      ;
; 1.160 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.428      ;
; 1.162 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.430      ;
; 1.163 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.431      ;
; 1.166 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.434      ;
; 1.169 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.437      ;
; 1.176 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.444      ;
; 1.226 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.494      ;
; 1.232 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.500      ;
; 1.232 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.500      ;
; 1.243 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.511      ;
; 1.247 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.515      ;
; 1.247 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.515      ;
; 1.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.516      ;
; 1.249 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.517      ;
; 1.251 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.519      ;
; 1.252 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.520      ;
; 1.253 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.521      ;
; 1.254 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.522      ;
; 1.254 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.522      ;
; 1.259 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.527      ;
; 1.261 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.529      ;
; 1.264 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.532      ;
; 1.269 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.537      ;
; 1.270 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.538      ;
; 1.270 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.538      ;
; 1.271 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.539      ;
; 1.275 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.543      ;
; 1.275 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.543      ;
; 1.275 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.543      ;
; 1.280 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.548      ;
; 1.282 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.550      ;
; 1.284 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.552      ;
; 1.285 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.553      ;
; 1.288 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.556      ;
; 1.291 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.559      ;
; 1.298 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.566      ;
; 1.335 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.603      ;
; 1.347 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.615      ;
; 1.348 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.616      ;
; 1.354 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.622      ;
; 1.354 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.622      ;
; 1.369 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.637      ;
; 1.369 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.637      ;
; 1.370 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.638      ;
; 1.371 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.639      ;
; 1.375 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.643      ;
; 1.376 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.644      ;
; 1.376 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.644      ;
; 1.381 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.649      ;
; 1.381 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.649      ;
; 1.383 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.073      ; 1.651      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                                               ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.469 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_v_sync_delay_2                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_v_sync_delay_3                                                                                                                                                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.470 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_b_for_y_18b[9]                                                                                                                                                    ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[9]                                                                                                                                                                           ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_h_sync_delay_2                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_h_sync_delay_3                                                                                                                                                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_v_sync_delay_1                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_v_sync_delay_2                                                                                                                                                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_v_sync_delay_3                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|o_v_sync                                                                                                                                                                                 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_h_sync_delay_1                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_h_sync_delay_2                                                                                                                                                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.479 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.746      ;
; 0.531 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.114      ;
; 0.554 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.137      ;
; 0.577 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.154      ;
; 0.584 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.161      ;
; 0.609 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_b_for_y_18b[8]                                                                                                                                                    ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[8]                                                                                                                                                                           ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.876      ;
; 0.618 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.885      ;
; 0.621 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_b_for_y_18b[11]                                                                                                                                                   ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[11]                                                                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.888      ;
; 0.624 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_b_for_y_18b[10]                                                                                                                                                   ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[10]                                                                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.891      ;
; 0.640 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.907      ;
; 0.644 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[17]                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|y_tmp[9]                                                                                                                                                                                 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.911      ;
; 0.646 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_h_sync_delay_3                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|o_h_sync                                                                                                                                                                                 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.682 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.963      ;
; 0.682 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.963      ;
; 0.688 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[12]                                                                                                                                                        ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[12]                                                                                                                                                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.955      ;
; 0.689 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[10]                                                                                                                                                        ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[10]                                                                                                                                                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.956      ;
; 0.701 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.982      ;
; 0.704 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.968      ;
; 0.711 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.975      ;
; 0.712 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[7]                                                                                                                                                         ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[7]                                                                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.977      ;
; 0.717 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.982      ;
; 0.719 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.296      ;
; 0.719 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.984      ;
; 0.722 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.986      ;
; 0.724 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.988      ;
; 0.726 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.993      ;
; 0.727 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.994      ;
; 0.731 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.996      ;
; 0.735 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.002      ;
; 0.741 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.008      ;
; 0.742 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.007      ;
; 0.789 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_b_for_y_18b[7]                                                                                                                                                    ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[7]                                                                                                                                                                           ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.056      ;
; 0.802 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.379      ;
; 0.836 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[11]                                                                                                                                                   ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[11]                                                                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.103      ;
; 0.843 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[8]                                                                                                                                                         ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[8]                                                                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.110      ;
; 0.845 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[7]                                                                                                                                                    ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[7]                                                                                                                                                                           ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.112      ;
; 0.851 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[11]                                                                                                                                                        ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[11]                                                                                                                                                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.118      ;
; 0.851 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[14]                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|y_tmp[6]                                                                                                                                                                                 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.118      ;
; 0.852 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[8]                                                                                                                                                    ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[8]                                                                                                                                                                           ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.119      ;
; 0.858 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[16]                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|y_tmp[8]                                                                                                                                                                                 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.125      ;
; 0.859 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[11]                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|y_tmp[3]                                                                                                                                                                                 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.126      ;
; 0.868 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[10]                                                                                                                                                   ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[10]                                                                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.135      ;
; 0.870 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.135      ;
; 0.872 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[13]                                                                                                                                                   ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[13]                                                                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.139      ;
; 0.876 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[10]                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|y_tmp[2]                                                                                                                                                                                 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.143      ;
; 0.876 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.140      ;
; 0.877 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[12]                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|y_tmp[4]                                                                                                                                                                                 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.144      ;
; 0.879 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.144      ;
; 0.882 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[13]                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|y_tmp[5]                                                                                                                                                                                 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.149      ;
; 0.883 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.148      ;
; 0.884 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[15]                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|y_tmp[7]                                                                                                                                                                                 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.151      ;
; 0.887 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.151      ;
; 0.891 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.155      ;
; 0.896 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.161      ;
; 0.905 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.172      ;
; 0.917 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.182      ;
; 0.925 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.192      ;
; 0.972 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.239      ;
; 0.972 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.239      ;
; 0.999 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.280      ;
; 1.006 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.287      ;
; 1.008 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[12]                                                                                                                                                        ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[13]                                                                                                                                                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.275      ;
; 1.009 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[10]                                                                                                                                                        ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[11]                                                                                                                                                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.276      ;
; 1.010 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[7]                                                                                                                                                         ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[8]                                                                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.277      ;
; 1.013 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[15]                                                                                                                                                   ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[15]                                                                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.280      ;
; 1.014 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.295      ;
; 1.026 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.290      ;
; 1.027 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[7]                                                                                                                                                         ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[9]                                                                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.294      ;
; 1.030 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.294      ;
; 1.032 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[9]                                                                                                                                                    ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[9]                                                                                                                                                                           ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.299      ;
; 1.032 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[12]                                                                                                                                                   ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[12]                                                                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.299      ;
; 1.037 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.301      ;
; 1.038 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.303      ;
; 1.043 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.307      ;
; 1.045 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.309      ;
; 1.050 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.315      ;
; 1.053 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.318      ;
; 1.058 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.322      ;
; 1.065 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.330      ;
; 1.066 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.331      ;
; 1.071 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[14]                                                                                                                                                   ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[14]                                                                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.338      ;
; 1.074 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.341      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                           ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.835 ; system_ctrl:u_system_ctrl|sysrst_nr1 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.103      ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -4.852 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.550     ; 3.608      ;
; -4.852 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.550     ; 3.608      ;
; -4.852 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.550     ; 3.608      ;
; -4.852 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.550     ; 3.608      ;
; -4.852 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.550     ; 3.608      ;
; -4.852 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.550     ; 3.608      ;
; -4.852 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.550     ; 3.608      ;
; -4.732 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.557     ; 3.481      ;
; -4.732 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.557     ; 3.481      ;
; -4.732 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.557     ; 3.481      ;
; -4.732 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.557     ; 3.481      ;
; -4.732 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.557     ; 3.481      ;
; -4.698 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.556     ; 3.448      ;
; -4.698 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.556     ; 3.448      ;
; -4.698 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.556     ; 3.448      ;
; -4.698 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.556     ; 3.448      ;
; -4.698 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.556     ; 3.448      ;
; -4.698 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.556     ; 3.448      ;
; -4.698 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.556     ; 3.448      ;
; -4.655 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.273     ; 3.610      ;
; -4.655 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.273     ; 3.610      ;
; -4.655 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.273     ; 3.610      ;
; -4.655 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.273     ; 3.610      ;
; -4.655 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.273     ; 3.610      ;
; -4.655 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.273     ; 3.610      ;
; -4.655 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.273     ; 3.610      ;
; -4.655 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.273     ; 3.610      ;
; -4.655 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.273     ; 3.610      ;
; -4.655 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.273     ; 3.610      ;
; -4.655 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.273     ; 3.610      ;
; -4.655 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.273     ; 3.610      ;
; -4.655 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.273     ; 3.610      ;
; -4.655 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.273     ; 3.610      ;
; -4.655 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.273     ; 3.610      ;
; -4.655 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.273     ; 3.610      ;
; -4.538 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.267     ; 3.614      ;
; -4.478 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.555     ; 3.229      ;
; -4.478 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.555     ; 3.229      ;
; -4.478 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.555     ; 3.229      ;
; -4.478 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.555     ; 3.229      ;
; -4.478 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.555     ; 3.229      ;
; -4.478 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.555     ; 3.229      ;
; -4.478 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -1.555     ; 3.229      ;
; -3.599 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.582     ; 2.707      ;
; -3.599 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.582     ; 2.707      ;
; -3.599 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.582     ; 2.707      ;
; -3.599 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.582     ; 2.707      ;
; -3.599 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.582     ; 2.707      ;
; -3.599 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.582     ; 2.707      ;
; -3.599 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.582     ; 2.707      ;
; -3.486 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.589     ; 2.587      ;
; -3.486 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.589     ; 2.587      ;
; -3.486 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.589     ; 2.587      ;
; -3.486 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.589     ; 2.587      ;
; -3.486 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.589     ; 2.587      ;
; -3.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.588     ; 2.554      ;
; -3.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.588     ; 2.554      ;
; -3.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.588     ; 2.554      ;
; -3.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.588     ; 2.554      ;
; -3.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.588     ; 2.554      ;
; -3.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.588     ; 2.554      ;
; -3.452 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.588     ; 2.554      ;
; -3.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.305     ; 2.709      ;
; -3.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.305     ; 2.709      ;
; -3.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.305     ; 2.709      ;
; -3.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.305     ; 2.709      ;
; -3.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.305     ; 2.709      ;
; -3.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.305     ; 2.709      ;
; -3.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.305     ; 2.709      ;
; -3.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.305     ; 2.709      ;
; -3.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.305     ; 2.709      ;
; -3.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.305     ; 2.709      ;
; -3.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.305     ; 2.709      ;
; -3.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.305     ; 2.709      ;
; -3.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.305     ; 2.709      ;
; -3.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.305     ; 2.709      ;
; -3.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.305     ; 2.709      ;
; -3.402 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.305     ; 2.709      ;
; -3.285 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.299     ; 2.713      ;
; -3.225 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.587     ; 2.328      ;
; -3.225 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.587     ; 2.328      ;
; -3.225 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.587     ; 2.328      ;
; -3.225 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.587     ; 2.328      ;
; -3.225 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.587     ; 2.328      ;
; -3.225 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.587     ; 2.328      ;
; -3.225 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.587     ; 2.328      ;
; -3.219 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.582     ; 2.327      ;
; -3.219 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.582     ; 2.327      ;
; -3.219 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.582     ; 2.327      ;
; -3.219 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.582     ; 2.327      ;
; -3.219 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.582     ; 2.327      ;
; -3.219 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.582     ; 2.327      ;
; -3.219 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.582     ; 2.327      ;
; -3.107 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.589     ; 2.208      ;
; -3.107 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.589     ; 2.208      ;
; -3.107 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.589     ; 2.208      ;
; -3.107 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.589     ; 2.208      ;
; -3.107 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.589     ; 2.208      ;
; -3.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.588     ; 2.175      ;
; -3.073 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -1.588     ; 2.175      ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'reg_config:reg_config_inst|clock_20k'                                                                                                                                                                                                    ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -1.213 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_conf_done_reg       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.638      ; 2.775      ;
; -1.189 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[0]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.663      ; 2.776      ;
; -1.165 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.665      ; 2.754      ;
; -1.165 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.665      ; 2.754      ;
; -1.134 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.666      ; 2.724      ;
; -1.127 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[1]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.664      ; 2.715      ;
; -1.127 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[2]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.664      ; 2.715      ;
; -1.127 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[3]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.664      ; 2.715      ;
; -1.127 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[4]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.664      ; 2.715      ;
; -1.127 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[5]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.664      ; 2.715      ;
; -1.127 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[6]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.664      ; 2.715      ;
; -1.127 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[7]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.664      ; 2.715      ;
; -1.127 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[8]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.664      ; 2.715      ;
; -1.099 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.00          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.664      ; 2.687      ;
; -1.099 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.01          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.664      ; 2.687      ;
; -1.099 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|start                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.664      ; 2.687      ;
; -1.099 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.10          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.664      ; 2.687      ;
; -1.059 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.666      ; 2.649      ;
; -1.059 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.666      ; 2.649      ;
; -1.059 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.666      ; 2.649      ;
; -1.059 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.666      ; 2.649      ;
; -1.059 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.666      ; 2.649      ;
; -1.059 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.666      ; 2.649      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+--------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                              ; Launch Clock ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -1.028 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.646      ;
; -1.028 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.646      ;
; -0.876 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.494      ;
; -0.876 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.494      ;
; -0.746 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.364      ;
; -0.746 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.364      ;
; -0.746 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.364      ;
; -0.746 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.364      ;
; -0.738 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.356      ;
; -0.738 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.356      ;
; -0.662 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.280      ;
; -0.662 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.280      ;
; -0.658 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.276      ;
; -0.658 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.276      ;
; -0.641 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.259      ;
; -0.641 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.259      ;
; -0.627 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.245      ;
; -0.627 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.245      ;
; -0.574 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.192      ;
; -0.574 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.192      ;
; -0.571 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.189      ;
; -0.571 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.189      ;
; -0.563 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.181      ;
; -0.563 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.181      ;
; -0.507 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.125      ;
; -0.507 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.125      ;
; -0.506 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.124      ;
; -0.506 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.124      ;
; -0.448 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.066      ;
; -0.448 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.066      ;
; -0.430 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.048      ;
; -0.430 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.048      ;
; -0.421 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.039      ;
; -0.421 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.039      ;
; -0.407 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.025      ;
; -0.407 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.025      ;
; -0.401 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.019      ;
; -0.401 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 3.019      ;
; -0.295 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 2.913      ;
; -0.295 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 2.913      ;
; -0.207 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 2.825      ;
; -0.207 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 2.825      ;
; -0.135 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 2.753      ;
; -0.135 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 2.753      ;
; -0.128 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 2.746      ;
; -0.128 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -2.334     ; 2.746      ;
+--------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.004 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.061      ; 2.977      ;
; -0.004 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.061      ; 2.977      ;
; -0.004 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.061      ; 2.977      ;
; -0.004 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.061      ; 2.977      ;
; -0.004 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.061      ; 2.977      ;
; 0.008  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.072      ; 2.976      ;
; 0.008  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.072      ; 2.976      ;
; 0.008  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.072      ; 2.976      ;
; 0.008  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.072      ; 2.976      ;
; 0.008  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.072      ; 2.976      ;
; 0.050  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.099      ; 2.961      ;
; 0.050  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.099      ; 2.961      ;
; 0.063  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.112      ; 2.961      ;
; 0.063  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.112      ; 2.961      ;
; 0.063  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.112      ; 2.961      ;
; 0.086  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.138      ; 2.964      ;
; 0.104  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.153      ; 2.961      ;
; 0.104  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.153      ; 2.961      ;
; 0.104  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.153      ; 2.961      ;
; 0.104  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.153      ; 2.961      ;
; 0.104  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.153      ; 2.961      ;
; 0.104  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.153      ; 2.961      ;
; 0.104  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.153      ; 2.961      ;
; 0.104  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.153      ; 2.961      ;
; 0.127  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.175      ; 2.960      ;
; 0.127  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.175      ; 2.960      ;
; 0.127  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.175      ; 2.960      ;
; 0.127  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.175      ; 2.960      ;
; 0.152  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.200      ; 2.960      ;
; 0.152  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.200      ; 2.960      ;
; 0.152  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.200      ; 2.960      ;
; 0.152  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.200      ; 2.960      ;
; 0.152  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.200      ; 2.960      ;
; 0.152  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.200      ; 2.960      ;
; 0.194  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.242      ; 2.960      ;
; 0.194  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.242      ; 2.960      ;
; 0.194  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.242      ; 2.960      ;
; 0.194  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.242      ; 2.960      ;
; 0.235  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.278      ; 2.955      ;
; 0.243  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.279      ; 2.948      ;
; 0.243  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.279      ; 2.948      ;
; 0.243  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.279      ; 2.948      ;
; 0.243  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.279      ; 2.948      ;
; 0.243  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.279      ; 2.948      ;
; 0.243  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.279      ; 2.948      ;
; 0.243  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.279      ; 2.948      ;
; 0.243  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.279      ; 2.948      ;
; 0.250  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.287      ; 2.949      ;
; 0.250  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.287      ; 2.949      ;
; 0.250  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.287      ; 2.949      ;
; 0.250  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.287      ; 2.949      ;
; 0.250  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.287      ; 2.949      ;
; 0.250  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.287      ; 2.949      ;
; 0.250  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.287      ; 2.949      ;
; 0.250  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.287      ; 2.949      ;
; 0.250  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.287      ; 2.949      ;
; 0.250  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.287      ; 2.949      ;
; 0.250  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.287      ; 2.949      ;
; 0.250  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.287      ; 2.949      ;
; 0.250  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.287      ; 2.949      ;
; 0.250  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.287      ; 2.949      ;
; 0.250  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.287      ; 2.949      ;
; 0.250  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.287      ; 2.949      ;
; 0.292  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.328      ; 2.948      ;
; 0.292  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.328      ; 2.948      ;
; 0.292  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.328      ; 2.948      ;
; 0.292  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.328      ; 2.948      ;
; 0.292  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.328      ; 2.948      ;
; 0.292  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 2.328      ; 2.948      ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.828 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.041     ; 4.133      ;
; 0.828 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.041     ; 4.133      ;
; 0.828 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.041     ; 4.133      ;
; 0.828 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.041     ; 4.133      ;
; 1.336 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.045     ; 3.621      ;
; 1.336 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.045     ; 3.621      ;
; 1.336 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.045     ; 3.621      ;
; 1.345 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.057     ; 3.600      ;
; 1.345 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.057     ; 3.600      ;
; 1.345 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.057     ; 3.600      ;
; 1.345 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.057     ; 3.600      ;
; 1.345 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.057     ; 3.600      ;
; 1.345 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.057     ; 3.600      ;
; 1.345 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.057     ; 3.600      ;
; 1.345 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.057     ; 3.600      ;
; 1.345 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.057     ; 3.600      ;
; 1.345 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.057     ; 3.600      ;
; 1.353 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.043     ; 3.606      ;
; 1.353 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.043     ; 3.606      ;
; 1.353 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.043     ; 3.606      ;
; 1.353 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.043     ; 3.606      ;
; 1.353 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.043     ; 3.606      ;
; 1.353 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.043     ; 3.606      ;
; 1.353 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.043     ; 3.606      ;
; 1.353 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.043     ; 3.606      ;
; 1.353 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.043     ; 3.606      ;
; 1.353 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[2]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.043     ; 3.606      ;
; 1.363 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.043     ; 3.596      ;
; 1.363 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.043     ; 3.596      ;
; 1.363 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.043     ; 3.596      ;
; 1.363 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.043     ; 3.596      ;
; 1.363 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.043     ; 3.596      ;
; 1.363 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.043     ; 3.596      ;
; 1.363 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.043     ; 3.596      ;
; 1.363 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.043     ; 3.596      ;
; 1.363 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.043     ; 3.596      ;
; 1.363 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.043     ; 3.596      ;
; 1.363 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.043     ; 3.596      ;
; 1.363 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.043     ; 3.596      ;
; 1.383 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.041     ; 3.578      ;
; 1.383 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.041     ; 3.578      ;
; 1.400 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.056     ; 3.546      ;
; 1.400 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.056     ; 3.546      ;
; 1.400 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.056     ; 3.546      ;
; 1.400 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.056     ; 3.546      ;
; 1.400 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.056     ; 3.546      ;
; 1.442 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.161     ; 3.399      ;
; 1.442 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.161     ; 3.399      ;
; 1.442 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.161     ; 3.399      ;
; 1.442 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.161     ; 3.399      ;
; 1.460 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.045     ; 3.497      ;
; 1.477 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.044     ; 3.481      ;
; 1.477 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.044     ; 3.481      ;
; 1.477 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.044     ; 3.481      ;
; 1.477 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.044     ; 3.481      ;
; 1.477 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.044     ; 3.481      ;
; 1.477 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.044     ; 3.481      ;
; 1.477 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.044     ; 3.481      ;
; 1.477 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.044     ; 3.481      ;
; 1.656 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.142      ; 3.410      ;
; 1.656 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.142      ; 3.410      ;
; 1.656 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.142      ; 3.410      ;
; 1.656 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.142      ; 3.410      ;
; 1.656 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.142      ; 3.410      ;
; 1.656 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.142      ; 3.410      ;
; 1.656 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.142      ; 3.410      ;
; 1.656 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.142      ; 3.410      ;
; 1.656 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.142      ; 3.410      ;
; 1.656 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.142      ; 3.410      ;
; 1.656 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.142      ; 3.410      ;
; 1.656 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.142      ; 3.410      ;
; 1.656 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.142      ; 3.410      ;
; 1.656 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.142      ; 3.410      ;
; 1.656 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.142      ; 3.410      ;
; 1.656 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.142      ; 3.410      ;
; 1.730 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.043     ; 3.229      ;
; 1.730 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.043     ; 3.229      ;
; 1.730 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.043     ; 3.229      ;
; 1.730 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.043     ; 3.229      ;
; 1.730 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.043     ; 3.229      ;
; 1.730 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.043     ; 3.229      ;
; 1.730 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.043     ; 3.229      ;
; 1.773 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.148      ; 3.414      ;
; 1.784 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.369      ; 3.587      ;
; 1.810 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.416      ; 3.608      ;
; 1.870 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.190     ; 2.942      ;
; 1.900 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.125     ; 2.977      ;
; 1.900 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 2.975      ;
; 1.900 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 2.975      ;
; 1.900 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 2.975      ;
; 1.900 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 2.975      ;
; 1.900 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 2.975      ;
; 1.900 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 2.975      ;
; 1.900 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 2.975      ;
; 1.900 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 2.975      ;
; 1.900 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.125     ; 2.977      ;
; 1.900 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.126     ; 2.976      ;
; 1.900 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[0]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.125     ; 2.977      ;
; 1.900 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.127     ; 2.975      ;
; 1.900 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.126     ; 2.976      ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+--------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                      ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 37.595 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.085     ; 3.988      ;
; 39.542 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.068     ; 2.058      ;
; 39.542 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.068     ; 2.058      ;
; 39.542 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.068     ; 2.058      ;
; 39.542 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.068     ; 2.058      ;
; 39.542 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.068     ; 2.058      ;
; 39.542 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.068     ; 2.058      ;
; 39.542 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.068     ; 2.058      ;
; 39.542 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.068     ; 2.058      ;
; 39.542 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.068     ; 2.058      ;
; 39.542 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.068     ; 2.058      ;
; 39.542 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.068     ; 2.058      ;
; 39.542 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.068     ; 2.058      ;
; 39.542 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.068     ; 2.058      ;
; 39.542 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.068     ; 2.058      ;
; 39.542 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.068     ; 2.058      ;
; 39.542 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.068     ; 2.058      ;
+--------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.363 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.813      ; 2.725      ;
; -0.363 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.813      ; 2.725      ;
; -0.363 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.813      ; 2.725      ;
; -0.363 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.813      ; 2.725      ;
; -0.363 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.813      ; 2.725      ;
; -0.363 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.813      ; 2.725      ;
; -0.320 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.771      ; 2.726      ;
; -0.320 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.771      ; 2.726      ;
; -0.320 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.771      ; 2.726      ;
; -0.320 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.771      ; 2.726      ;
; -0.320 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.771      ; 2.726      ;
; -0.320 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.771      ; 2.726      ;
; -0.320 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.771      ; 2.726      ;
; -0.320 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.771      ; 2.726      ;
; -0.320 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.771      ; 2.726      ;
; -0.320 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.771      ; 2.726      ;
; -0.320 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.771      ; 2.726      ;
; -0.320 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.771      ; 2.726      ;
; -0.320 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.771      ; 2.726      ;
; -0.320 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.771      ; 2.726      ;
; -0.320 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.771      ; 2.726      ;
; -0.320 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.771      ; 2.726      ;
; -0.313 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.763      ; 2.725      ;
; -0.313 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.763      ; 2.725      ;
; -0.313 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.763      ; 2.725      ;
; -0.313 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.763      ; 2.725      ;
; -0.313 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.763      ; 2.725      ;
; -0.313 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.763      ; 2.725      ;
; -0.313 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.763      ; 2.725      ;
; -0.313 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.763      ; 2.725      ;
; -0.303 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.761      ; 2.733      ;
; -0.262 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.723      ; 2.736      ;
; -0.262 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.723      ; 2.736      ;
; -0.262 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.723      ; 2.736      ;
; -0.262 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.723      ; 2.736      ;
; -0.219 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.680      ; 2.736      ;
; -0.219 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.680      ; 2.736      ;
; -0.219 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.680      ; 2.736      ;
; -0.219 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.680      ; 2.736      ;
; -0.219 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.680      ; 2.736      ;
; -0.219 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.680      ; 2.736      ;
; -0.194 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.654      ; 2.735      ;
; -0.194 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.654      ; 2.735      ;
; -0.194 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.654      ; 2.735      ;
; -0.194 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.654      ; 2.735      ;
; -0.169 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.631      ; 2.737      ;
; -0.169 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.631      ; 2.737      ;
; -0.169 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.631      ; 2.737      ;
; -0.169 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.631      ; 2.737      ;
; -0.169 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.631      ; 2.737      ;
; -0.169 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.631      ; 2.737      ;
; -0.169 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.631      ; 2.737      ;
; -0.169 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.631      ; 2.737      ;
; -0.148 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.615      ; 2.742      ;
; -0.126 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.588      ; 2.737      ;
; -0.126 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.588      ; 2.737      ;
; -0.126 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.588      ; 2.737      ;
; -0.113 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.575      ; 2.737      ;
; -0.113 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.575      ; 2.737      ;
; -0.068 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.547      ; 2.754      ;
; -0.068 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.547      ; 2.754      ;
; -0.068 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.547      ; 2.754      ;
; -0.068 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.547      ; 2.754      ;
; -0.068 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.547      ; 2.754      ;
; -0.056 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.535      ; 2.754      ;
; -0.056 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.535      ; 2.754      ;
; -0.056 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.535      ; 2.754      ;
; -0.056 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.535      ; 2.754      ;
; -0.056 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 2.535      ; 2.754      ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'reg_config:reg_config_inst|clock_20k'                                                                                                                                                                                                     ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.122 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.147      ; 2.290      ;
; -0.122 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.147      ; 2.290      ;
; -0.122 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.147      ; 2.290      ;
; -0.122 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.147      ; 2.290      ;
; -0.122 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.147      ; 2.290      ;
; -0.122 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.147      ; 2.290      ;
; -0.083 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.00          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.145      ; 2.327      ;
; -0.083 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.01          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.145      ; 2.327      ;
; -0.083 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|start                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.145      ; 2.327      ;
; -0.083 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.10          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.145      ; 2.327      ;
; -0.047 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[1]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.145      ; 2.363      ;
; -0.047 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[2]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.145      ; 2.363      ;
; -0.047 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[3]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.145      ; 2.363      ;
; -0.047 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[4]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.145      ; 2.363      ;
; -0.047 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[5]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.145      ; 2.363      ;
; -0.047 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[6]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.145      ; 2.363      ;
; -0.047 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[7]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.145      ; 2.363      ;
; -0.047 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[8]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.145      ; 2.363      ;
; -0.043 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.147      ; 2.369      ;
; -0.035 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.146      ; 2.376      ;
; -0.035 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.146      ; 2.376      ;
; 0.012  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[0]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.144      ; 2.421      ;
; 0.047  ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_conf_done_reg       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 2.118      ; 2.430      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 1.397 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.548      ; 2.140      ;
; 1.425 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.500      ; 2.120      ;
; 1.510 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.776      ;
; 1.510 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.776      ;
; 1.510 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.776      ;
; 1.510 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.776      ;
; 1.510 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.776      ;
; 1.510 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.776      ;
; 1.510 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.776      ;
; 1.744 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.008      ;
; 1.744 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.008      ;
; 1.744 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.008      ;
; 1.744 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.008      ;
; 1.744 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.008      ;
; 1.744 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.008      ;
; 1.744 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.008      ;
; 1.744 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.008      ;
; 1.769 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.033      ;
; 1.817 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.081      ;
; 1.817 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.081      ;
; 1.817 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.081      ;
; 1.817 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.081      ;
; 1.817 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.081      ;
; 1.843 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.111      ;
; 1.843 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.111      ;
; 1.856 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.548      ; 2.599      ;
; 1.863 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.128      ;
; 1.863 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.128      ;
; 1.863 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.128      ;
; 1.863 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.128      ;
; 1.863 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.128      ;
; 1.863 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.128      ;
; 1.863 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.128      ;
; 1.863 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.128      ;
; 1.863 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.128      ;
; 1.863 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.128      ;
; 1.863 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.128      ;
; 1.863 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.128      ;
; 1.868 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.634      ; 2.717      ;
; 1.869 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 2.132      ;
; 1.869 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 2.132      ;
; 1.869 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 2.132      ;
; 1.869 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 2.132      ;
; 1.869 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 2.132      ;
; 1.869 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 2.132      ;
; 1.869 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 2.132      ;
; 1.869 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 2.132      ;
; 1.869 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 2.132      ;
; 1.869 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 2.132      ;
; 1.872 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.138      ;
; 1.872 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.138      ;
; 1.872 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.138      ;
; 1.872 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.138      ;
; 1.872 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.138      ;
; 1.872 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.138      ;
; 1.872 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.138      ;
; 1.872 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.138      ;
; 1.872 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.138      ;
; 1.872 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.138      ;
; 1.875 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.500      ; 2.570      ;
; 1.890 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 2.153      ;
; 1.890 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 2.153      ;
; 1.890 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 2.153      ;
; 1.896 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.586      ; 2.697      ;
; 1.909 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.175      ;
; 1.909 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.175      ;
; 1.909 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.175      ;
; 1.909 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.175      ;
; 1.909 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.175      ;
; 1.909 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.175      ;
; 1.909 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 2.175      ;
; 1.957 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.157      ; 2.329      ;
; 1.957 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.157      ; 2.329      ;
; 1.957 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.157      ; 2.329      ;
; 1.957 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.157      ; 2.329      ;
; 1.957 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.157      ; 2.329      ;
; 1.957 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.157      ; 2.329      ;
; 1.957 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.157      ; 2.329      ;
; 2.203 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.467      ;
; 2.203 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.467      ;
; 2.203 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.467      ;
; 2.203 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.467      ;
; 2.203 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.467      ;
; 2.203 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.467      ;
; 2.203 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.467      ;
; 2.203 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.467      ;
; 2.215 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.155      ; 2.585      ;
; 2.215 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.155      ; 2.585      ;
; 2.215 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.155      ; 2.585      ;
; 2.215 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.155      ; 2.585      ;
; 2.215 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.155      ; 2.585      ;
; 2.215 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.155      ; 2.585      ;
; 2.215 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.155      ; 2.585      ;
; 2.215 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.155      ; 2.585      ;
; 2.226 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.490      ;
; 2.240 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.155      ; 2.610      ;
; 2.256 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.520      ;
; 2.256 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.520      ;
; 2.256 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.520      ;
; 2.256 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 2.520      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+-------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                      ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 1.527 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.799      ;
; 1.527 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.799      ;
; 1.527 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.799      ;
; 1.527 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.799      ;
; 1.527 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.799      ;
; 1.527 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.799      ;
; 1.527 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.799      ;
; 1.527 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.799      ;
; 1.527 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.799      ;
; 1.527 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.799      ;
; 1.527 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.799      ;
; 1.527 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.799      ;
; 1.527 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.799      ;
; 1.527 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.799      ;
; 1.527 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.799      ;
; 1.527 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.799      ;
; 3.069 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 3.333      ;
+-------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 2.516 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.776     ; 2.082      ;
; 2.525 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.056     ; 1.776      ;
; 2.525 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.056     ; 1.776      ;
; 2.525 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.056     ; 1.776      ;
; 2.525 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.056     ; 1.776      ;
; 2.525 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.056     ; 1.776      ;
; 2.525 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.056     ; 1.776      ;
; 2.525 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.056     ; 1.776      ;
; 2.560 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.783     ; 2.079      ;
; 2.560 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.783     ; 2.079      ;
; 2.560 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.783     ; 2.079      ;
; 2.560 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.783     ; 2.079      ;
; 2.560 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.783     ; 2.079      ;
; 2.560 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.783     ; 2.079      ;
; 2.560 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.783     ; 2.079      ;
; 2.560 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.783     ; 2.079      ;
; 2.560 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.783     ; 2.079      ;
; 2.560 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.783     ; 2.079      ;
; 2.560 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.783     ; 2.079      ;
; 2.560 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.783     ; 2.079      ;
; 2.560 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.783     ; 2.079      ;
; 2.560 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.783     ; 2.079      ;
; 2.560 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.783     ; 2.079      ;
; 2.560 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.783     ; 2.079      ;
; 2.731 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.057     ; 1.981      ;
; 2.731 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.057     ; 1.981      ;
; 2.731 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.057     ; 1.981      ;
; 2.731 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.057     ; 1.981      ;
; 2.731 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.057     ; 1.981      ;
; 2.731 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.057     ; 1.981      ;
; 2.731 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.057     ; 1.981      ;
; 2.759 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.058     ; 2.008      ;
; 2.759 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.058     ; 2.008      ;
; 2.759 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.058     ; 2.008      ;
; 2.759 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.058     ; 2.008      ;
; 2.759 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.058     ; 2.008      ;
; 2.884 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.051     ; 2.140      ;
; 2.884 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.051     ; 2.140      ;
; 2.884 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.051     ; 2.140      ;
; 2.884 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.051     ; 2.140      ;
; 2.884 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.051     ; 2.140      ;
; 2.884 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.051     ; 2.140      ;
; 2.884 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.051     ; 2.140      ;
; 2.924 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.056     ; 2.175      ;
; 2.924 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.056     ; 2.175      ;
; 2.924 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.056     ; 2.175      ;
; 2.924 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.056     ; 2.175      ;
; 2.924 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.056     ; 2.175      ;
; 2.924 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.056     ; 2.175      ;
; 2.924 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.056     ; 2.175      ;
; 2.948 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.783     ; 2.467      ;
; 2.948 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.783     ; 2.467      ;
; 2.948 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.783     ; 2.467      ;
; 2.948 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.783     ; 2.467      ;
; 2.948 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.783     ; 2.467      ;
; 2.948 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.783     ; 2.467      ;
; 2.948 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.783     ; 2.467      ;
; 2.948 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.783     ; 2.467      ;
; 2.948 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.783     ; 2.467      ;
; 2.948 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.783     ; 2.467      ;
; 2.948 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.783     ; 2.467      ;
; 2.948 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.783     ; 2.467      ;
; 2.948 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.783     ; 2.467      ;
; 2.948 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.783     ; 2.467      ;
; 2.948 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.783     ; 2.467      ;
; 2.948 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.783     ; 2.467      ;
; 2.961 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.776     ; 2.527      ;
; 3.180 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; -0.759     ; 2.716      ;
; 3.180 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; -0.759     ; 2.716      ;
; 3.180 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; -0.759     ; 2.716      ;
; 3.190 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.057     ; 2.440      ;
; 3.190 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.057     ; 2.440      ;
; 3.190 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.057     ; 2.440      ;
; 3.190 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.057     ; 2.440      ;
; 3.190 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.057     ; 2.440      ;
; 3.190 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.057     ; 2.440      ;
; 3.190 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.057     ; 2.440      ;
; 3.198 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -1.144     ; 2.329      ;
; 3.198 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -1.144     ; 2.329      ;
; 3.198 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -1.144     ; 2.329      ;
; 3.198 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -1.144     ; 2.329      ;
; 3.198 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -1.144     ; 2.329      ;
; 3.198 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -1.144     ; 2.329      ;
; 3.198 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -1.144     ; 2.329      ;
; 3.213 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.864     ; 2.659      ;
; 3.218 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.058     ; 2.467      ;
; 3.218 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.058     ; 2.467      ;
; 3.218 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.058     ; 2.467      ;
; 3.218 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.058     ; 2.467      ;
; 3.218 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -1.058     ; 2.467      ;
; 3.222 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.871     ; 2.621      ;
; 3.222 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.871     ; 2.621      ;
; 3.222 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.871     ; 2.621      ;
; 3.222 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.871     ; 2.621      ;
; 3.222 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.871     ; 2.621      ;
; 3.222 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.871     ; 2.621      ;
; 3.222 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.871     ; 2.621      ;
; 3.222 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.871     ; 2.621      ;
; 3.222 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.871     ; 2.621      ;
; 3.222 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.871     ; 2.621      ;
+-------+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                              ; Launch Clock ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 4.154 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 2.576      ;
; 4.154 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 2.576      ;
; 4.162 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 2.584      ;
; 4.162 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 2.584      ;
; 4.272 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 2.694      ;
; 4.272 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 2.694      ;
; 4.283 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 2.705      ;
; 4.283 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 2.705      ;
; 4.362 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 2.784      ;
; 4.362 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 2.784      ;
; 4.383 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 2.805      ;
; 4.383 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 2.805      ;
; 4.398 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 2.820      ;
; 4.398 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 2.820      ;
; 4.417 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 2.839      ;
; 4.417 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 2.839      ;
; 4.418 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 2.840      ;
; 4.418 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 2.840      ;
; 4.447 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 2.869      ;
; 4.447 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 2.869      ;
; 4.448 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 2.870      ;
; 4.448 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 2.870      ;
; 4.534 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 2.956      ;
; 4.534 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 2.956      ;
; 4.574 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 2.996      ;
; 4.574 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 2.996      ;
; 4.574 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 2.996      ;
; 4.574 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 2.996      ;
; 4.581 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 3.003      ;
; 4.581 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 3.003      ;
; 4.612 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 3.034      ;
; 4.612 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 3.034      ;
; 4.668 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 3.090      ;
; 4.668 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 3.090      ;
; 4.672 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 3.094      ;
; 4.672 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 3.094      ;
; 4.683 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 3.105      ;
; 4.683 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 3.105      ;
; 4.686 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 3.108      ;
; 4.686 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 3.108      ;
; 4.692 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 3.114      ;
; 4.692 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 3.114      ;
; 4.832 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 3.254      ;
; 4.832 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 3.254      ;
; 5.001 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 3.423      ;
; 5.001 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.873     ; 3.423      ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CMOS_PCLK'                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CMOS_PCLK ; Rise       ; CMOS_PCLK                                                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ;
; 0.080  ; 0.296        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ;
; 0.080  ; 0.296        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ;
; 0.080  ; 0.296        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ;
; 0.080  ; 0.296        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ;
; 0.080  ; 0.296        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ;
; 0.080  ; 0.296        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ;
; 0.080  ; 0.296        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ;
; 0.080  ; 0.296        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ;
; 0.081  ; 0.297        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ;
; 0.081  ; 0.297        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ;
; 0.082  ; 0.298        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ;
; 0.082  ; 0.298        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ;
; 0.082  ; 0.298        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ;
; 0.088  ; 0.304        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                                       ;
; 0.088  ; 0.304        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                                       ;
; 0.088  ; 0.304        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                                       ;
; 0.088  ; 0.304        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                                       ;
; 0.088  ; 0.304        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                                       ;
; 0.091  ; 0.307        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                                       ;
; 0.091  ; 0.307        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                                       ;
; 0.091  ; 0.307        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                                       ;
; 0.091  ; 0.307        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                                       ;
; 0.091  ; 0.307        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                                       ;
; 0.110  ; 0.326        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                 ;
; 0.110  ; 0.326        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ;
; 0.110  ; 0.326        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; 0.110  ; 0.326        ; 0.216          ; High Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'reg_config:reg_config_inst|clock_20k'                                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.00          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.01          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.10          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|sclk         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[0]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[10]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[11]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[12]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[13]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[15]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[16]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[17]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[18]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[19]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[1]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[20]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[21]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[22]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[2]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[3]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[4]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[5]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[6]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[7]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[8]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[9]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_conf_done_reg       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[0]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[1]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[2]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[3]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[4]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[5]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[6]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[7]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[8]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|start                   ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[13]            ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[6]             ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|sclk         ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[7]             ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[10]            ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[17]            ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[1]             ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[2]             ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[9]             ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_conf_done_reg       ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.00          ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.01          ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.10          ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[11]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[12]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[19]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[21]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[22]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[3]             ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[4]             ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[5]             ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[8]             ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[0]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[1]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[2]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[3]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[4]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[5]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[6]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[7]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[8]            ;
; 0.270  ; 0.486        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|start                   ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[0]             ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[15]            ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[16]            ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[18]            ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[20]            ;
; 0.328  ; 0.512        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[18]            ;
; 0.328  ; 0.512        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[19]            ;
; 0.328  ; 0.512        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[3]             ;
; 0.328  ; 0.512        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[0]            ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.00          ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.01          ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.10          ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[0]             ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[10]            ;
; 0.329  ; 0.513        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[11]            ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.667 ; 4.883        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8]   ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0]   ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[10]                                                                                                 ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[11]                                                                                                 ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[12]                                                                                                 ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[13]                                                                                                 ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[14]                                                                                                 ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[1]                                                                                                  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                                  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[3]                                                                                                  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[4]                                                                                                  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[5]                                                                                                  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[6]                                                                                                  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[7]                                                                                                  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[8]                                                                                                  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[9]                                                                                                  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                                 ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                                ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                                ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                   ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                              ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                   ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                                ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                                ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[0] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[1] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[2] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[3] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[4] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[5] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[6] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[7] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[8] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[9] ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[0]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[1]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[2]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[3]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[4]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[5]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[6]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[8]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[0]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[1]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[2]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[3]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[4]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[5]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[6]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[7]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[8]                               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0001                                                                                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                                ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.408 ; 7.592        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ;
; 7.408 ; 7.592        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ;
; 7.408 ; 7.592        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[9]                                                                                                                                                              ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_b_for_y_18b[10]                                                                                                                                                        ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_b_for_y_18b[11]                                                                                                                                                        ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_b_for_y_18b[9]                                                                                                                                                         ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[3]                                                                                                                                                         ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[10]                                                                                                                                                        ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[11]                                                                                                                                                        ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[12]                                                                                                                                                        ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[13]                                                                                                                                                        ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[3]                                                                                                                                                         ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[4]                                                                                                                                                         ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[5]                                                                                                                                                         ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[6]                                                                                                                                                         ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[7]                                                                                                                                                         ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[8]                                                                                                                                                         ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[9]                                                                                                                                                         ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[10]                                                                                                                                                             ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[11]                                                                                                                                                             ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[12]                                                                                                                                                             ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[13]                                                                                                                                                             ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[14]                                                                                                                                                             ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[15]                                                                                                                                                             ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[16]                                                                                                                                                             ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[7]                                                                                                                                                              ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[8]                                                                                                                                                              ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[9]                                                                                                                                                              ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[10]                                                                                                                                                             ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[11]                                                                                                                                                             ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[12]                                                                                                                                                             ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[7]                                                                                                                                                              ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[8]                                                                                                                                                              ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_b_for_y_18b[7]                                                                                                                                                         ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_b_for_y_18b[8]                                                                                                                                                         ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[10]                                                                                                                                                        ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[11]                                                                                                                                                        ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[12]                                                                                                                                                        ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[13]                                                                                                                                                        ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[14]                                                                                                                                                        ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[15]                                                                                                                                                        ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[4]                                                                                                                                                         ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[5]                                                                                                                                                         ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[6]                                                                                                                                                         ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[7]                                                                                                                                                         ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[8]                                                                                                                                                         ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[9]                                                                                                                                                         ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[10]                                                                                                                                                            ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[11]                                                                                                                                                            ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[12]                                                                                                                                                            ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[13]                                                                                                                                                            ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[14]                                                                                                                                                            ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[15]                                                                                                                                                            ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[16]                                                                                                                                                            ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[17]                                                                                                                                                            ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[7]                                                                                                                                                             ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[8]                                                                                                                                                             ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[9]                                                                                                                                                             ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|y_tmp[2]                                                                                                                                                                    ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|y_tmp[3]                                                                                                                                                                    ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|y_tmp[4]                                                                                                                                                                    ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|y_tmp[5]                                                                                                                                                                    ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|y_tmp[6]                                                                                                                                                                    ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|y_tmp[7]                                                                                                                                                                    ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|y_tmp[8]                                                                                                                                                                    ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|y_tmp[9]                                                                                                                                                                    ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                  ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                  ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                  ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                  ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                  ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_h_sync_delay_1                                                                                                                                                            ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_h_sync_delay_2                                                                                                                                                            ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_h_sync_delay_3                                                                                                                                                            ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_v_sync_delay_1                                                                                                                                                            ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_v_sync_delay_2                                                                                                                                                            ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_v_sync_delay_3                                                                                                                                                            ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|o_h_sync                                                                                                                                                                    ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|o_v_sync                                                                                                                                                                    ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0      ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1      ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2      ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0] ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1] ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                  ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                  ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                  ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK'                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                    ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                   ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                   ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                   ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                   ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                   ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                   ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                   ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                   ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                   ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                   ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                    ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                   ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                   ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                   ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                    ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                    ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                    ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                    ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                    ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                    ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                    ;
; 9.753  ; 9.937        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                    ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                   ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                   ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                   ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                   ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                   ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                   ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                   ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                   ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                   ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                   ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                    ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                   ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                   ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                   ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                    ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                    ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                    ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                    ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                    ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                    ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                    ;
; 9.844  ; 10.060       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                    ;
; 9.845  ; 10.061       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                    ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.885  ; 9.885        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                                         ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                                        ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                                        ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                                        ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                                        ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                                        ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                                        ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                                        ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                                        ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                                        ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                                        ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                                         ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                                        ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                                        ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                                        ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                                         ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[3]|clk                                         ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[4]|clk                                         ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[5]|clk                                         ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[6]|clk                                         ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[7]|clk                                         ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[8]|clk                                         ;
; 9.886  ; 9.886        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[9]|clk                                         ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|o                                                                   ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                                     ;
; 9.908  ; 9.908        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                                       ;
; 9.921  ; 9.921        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|i                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|i                                                                   ;
; 10.079 ; 10.079       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                                     ;
; 10.092 ; 10.092       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                                       ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|o                                                                   ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                                         ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                                        ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                                        ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                                        ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                                        ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                                        ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                                        ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                                        ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                                        ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                                        ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                                        ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                                         ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                                        ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                                        ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                                        ;
; 10.114 ; 10.114       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                                         ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                            ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                      ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; 20.549 ; 20.765       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[0]                                                 ;
; 20.549 ; 20.765       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[10]                                                ;
; 20.549 ; 20.765       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[11]                                                ;
; 20.549 ; 20.765       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[12]                                                ;
; 20.549 ; 20.765       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[13]                                                ;
; 20.549 ; 20.765       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[14]                                                ;
; 20.549 ; 20.765       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[15]                                                ;
; 20.549 ; 20.765       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[1]                                                 ;
; 20.549 ; 20.765       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[2]                                                 ;
; 20.549 ; 20.765       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[3]                                                 ;
; 20.549 ; 20.765       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[4]                                                 ;
; 20.549 ; 20.765       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[5]                                                 ;
; 20.549 ; 20.765       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[6]                                                 ;
; 20.549 ; 20.765       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[7]                                                 ;
; 20.549 ; 20.765       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[8]                                                 ;
; 20.549 ; 20.765       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[9]                                                 ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[0]                                                  ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[10]                                                 ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[11]                                                 ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[12]                                                 ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[13]                                                 ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[14]                                                 ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[15]                                                 ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[1]                                                  ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[2]                                                  ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[3]                                                  ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[4]                                                  ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[5]                                                  ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[6]                                                  ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[7]                                                  ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[8]                                                  ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[9]                                                  ;
; 20.551 ; 20.767       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k                                                        ;
; 20.552 ; 20.768       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_rstn_reg                                          ;
; 20.554 ; 20.770       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_pwnd_reg                                          ;
; 20.708 ; 20.892       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_pwnd_reg                                          ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_rstn_reg                                          ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[0]                                                  ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[10]                                                 ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[11]                                                 ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[12]                                                 ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[13]                                                 ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[14]                                                 ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[15]                                                 ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[1]                                                  ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[2]                                                  ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[3]                                                  ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[4]                                                  ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[5]                                                  ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[6]                                                  ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[7]                                                  ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[8]                                                  ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[9]                                                  ;
; 20.711 ; 20.895       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k                                                        ;
; 20.713 ; 20.897       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[0]                                                 ;
; 20.713 ; 20.897       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[10]                                                ;
; 20.713 ; 20.897       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[11]                                                ;
; 20.713 ; 20.897       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[12]                                                ;
; 20.713 ; 20.897       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[13]                                                ;
; 20.713 ; 20.897       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[14]                                                ;
; 20.713 ; 20.897       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[15]                                                ;
; 20.713 ; 20.897       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[1]                                                 ;
; 20.713 ; 20.897       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[2]                                                 ;
; 20.713 ; 20.897       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[3]                                                 ;
; 20.713 ; 20.897       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[4]                                                 ;
; 20.713 ; 20.897       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[5]                                                 ;
; 20.713 ; 20.897       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[6]                                                 ;
; 20.713 ; 20.897       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[7]                                                 ;
; 20.713 ; 20.897       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[8]                                                 ;
; 20.713 ; 20.897       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[9]                                                 ;
; 20.798 ; 20.798       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 20.798 ; 20.798       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 20.819 ; 20.819       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[0]|clk                                                        ;
; 20.819 ; 20.819       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[10]|clk                                                       ;
; 20.819 ; 20.819       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[11]|clk                                                       ;
; 20.819 ; 20.819       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[12]|clk                                                       ;
; 20.819 ; 20.819       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[13]|clk                                                       ;
; 20.819 ; 20.819       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[14]|clk                                                       ;
; 20.819 ; 20.819       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[15]|clk                                                       ;
; 20.819 ; 20.819       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[1]|clk                                                        ;
; 20.819 ; 20.819       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[2]|clk                                                        ;
; 20.819 ; 20.819       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[3]|clk                                                        ;
; 20.819 ; 20.819       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[4]|clk                                                        ;
; 20.819 ; 20.819       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[5]|clk                                                        ;
; 20.819 ; 20.819       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[6]|clk                                                        ;
; 20.819 ; 20.819       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[7]|clk                                                        ;
; 20.819 ; 20.819       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[8]|clk                                                        ;
; 20.819 ; 20.819       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[9]|clk                                                        ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[0]|clk                                                             ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[10]|clk                                                            ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[11]|clk                                                            ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[12]|clk                                                            ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[13]|clk                                                            ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[14]|clk                                                            ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[15]|clk                                                            ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[1]|clk                                                             ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[2]|clk                                                             ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[3]|clk                                                             ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[4]|clk                                                             ;
; 20.821 ; 20.821       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[5]|clk                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                             ;
+---------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                      ;
+---------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; 62.218  ; 62.434       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                        ;
; 62.218  ; 62.434       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                        ;
; 62.378  ; 62.562       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                        ;
; 62.378  ; 62.562       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                        ;
; 62.462  ; 62.462       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]                          ;
; 62.462  ; 62.462       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|observablevcoout                ;
; 62.465  ; 62.465       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 62.465  ; 62.465       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 62.488  ; 62.488       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr1|clk                                                                ;
; 62.488  ; 62.488       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr2|clk                                                                ;
; 62.498  ; 62.498       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|inclk[0]                        ;
; 62.501  ; 62.501       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|inclk[0]                        ;
; 62.511  ; 62.511       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr1|clk                                                                ;
; 62.511  ; 62.511       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr2|clk                                                                ;
; 62.533  ; 62.533       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 62.533  ; 62.533       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 62.538  ; 62.538       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]                          ;
; 62.538  ; 62.538       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|observablevcoout                ;
; 122.513 ; 125.000      ; 2.487          ; Min Period       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                        ;
; 122.513 ; 125.000      ; 2.487          ; Min Period       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                        ;
+---------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                     ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; CMOS_DB[*]  ; CMOS_PCLK  ; 3.338  ; 3.323  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; 2.486  ; 2.597  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; 2.488  ; 2.665  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; 1.997  ; 2.176  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; -0.364 ; -0.072 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; 2.917  ; 2.978  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; 3.008  ; 3.056  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; 2.147  ; 2.310  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; 3.338  ; 3.323  ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; 4.054  ; 3.963  ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; 3.352  ; 3.360  ; Rise       ; CMOS_PCLK                                                             ;
; S_DB[*]     ; CLOCK      ; 5.079  ; 5.106  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]    ; CLOCK      ; 4.361  ; 4.579  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]    ; CLOCK      ; 5.079  ; 5.106  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]    ; CLOCK      ; 4.533  ; 4.566  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]    ; CLOCK      ; 5.074  ; 5.105  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]    ; CLOCK      ; 4.171  ; 4.260  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]    ; CLOCK      ; 4.532  ; 4.566  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]    ; CLOCK      ; 4.259  ; 4.455  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK      ; 4.932  ; 4.910  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK      ; 4.509  ; 4.538  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK      ; 4.105  ; 4.210  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK      ; 4.160  ; 4.252  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]   ; CLOCK      ; 4.139  ; 4.241  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]   ; CLOCK      ; 4.215  ; 4.284  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]   ; CLOCK      ; 4.115  ; 4.224  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]   ; CLOCK      ; 4.213  ; 4.309  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]   ; CLOCK      ; 4.156  ; 4.246  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                      ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; CMOS_DB[*]  ; CMOS_PCLK  ; 0.754  ; 0.494  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; -1.891 ; -1.942 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; -1.835 ; -1.969 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; -1.346 ; -1.524 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; 0.754  ; 0.494  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; -1.632 ; -1.756 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; -1.906 ; -2.071 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; -1.556 ; -1.651 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; -2.092 ; -2.155 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; -2.178 ; -2.271 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; -1.360 ; -1.524 ; Rise       ; CMOS_PCLK                                                             ;
; S_DB[*]     ; CLOCK      ; -3.399 ; -3.491 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]    ; CLOCK      ; -3.658 ; -3.871 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]    ; CLOCK      ; -4.350 ; -4.376 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]    ; CLOCK      ; -3.809 ; -3.832 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]    ; CLOCK      ; -4.345 ; -4.374 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]    ; CLOCK      ; -3.462 ; -3.539 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]    ; CLOCK      ; -3.809 ; -3.832 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]    ; CLOCK      ; -3.544 ; -3.727 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK      ; -4.194 ; -4.163 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK      ; -3.787 ; -3.806 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK      ; -3.399 ; -3.491 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK      ; -3.452 ; -3.531 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]   ; CLOCK      ; -3.432 ; -3.521 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]   ; CLOCK      ; -3.505 ; -3.562 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]   ; CLOCK      ; -3.408 ; -3.504 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]   ; CLOCK      ; -3.503 ; -3.586 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]   ; CLOCK      ; -3.448 ; -3.526 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                    ;
+--------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+--------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 8.741 ; 8.416 ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SDAT    ; reg_config:reg_config_inst|clock_20k ; 9.468 ; 9.666 ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 7.420 ;       ; Fall       ; reg_config:reg_config_inst|clock_20k                                  ;
; VGA_HSYNC    ; CLOCK                                ; 4.589 ; 4.278 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_VSYNC    ; CLOCK                                ; 5.036 ; 4.626 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; vga_rgb[*]   ; CLOCK                                ; 8.316 ; 8.174 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[0]  ; CLOCK                                ; 6.595 ; 6.117 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[1]  ; CLOCK                                ; 5.803 ; 5.370 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[2]  ; CLOCK                                ; 5.739 ; 5.435 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[3]  ; CLOCK                                ; 8.316 ; 8.174 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[4]  ; CLOCK                                ; 5.992 ; 5.669 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[5]  ; CLOCK                                ; 5.400 ; 5.037 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[6]  ; CLOCK                                ; 6.056 ; 5.567 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[7]  ; CLOCK                                ; 5.012 ; 4.649 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[8]  ; CLOCK                                ; 6.292 ; 5.825 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[9]  ; CLOCK                                ; 5.749 ; 5.484 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[10] ; CLOCK                                ; 5.590 ; 5.299 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[11] ; CLOCK                                ; 5.800 ; 5.389 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[12] ; CLOCK                                ; 4.978 ; 4.624 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[13] ; CLOCK                                ; 5.308 ; 5.019 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[14] ; CLOCK                                ; 5.575 ; 5.277 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[15] ; CLOCK                                ; 5.607 ; 5.281 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; CMOS_XCLK    ; CLOCK                                ; 2.984 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_pwdn    ; CLOCK                                ; 5.048 ; 4.877 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_rst_n   ; CLOCK                                ; 5.588 ; 5.227 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_XCLK    ; CLOCK                                ;       ; 2.919 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]       ; CLOCK                                ; 7.005 ; 7.048 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[0]      ; CLOCK                                ; 4.408 ; 4.569 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[1]      ; CLOCK                                ; 4.374 ; 4.554 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[2]      ; CLOCK                                ; 4.592 ; 4.834 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[3]      ; CLOCK                                ; 4.610 ; 4.853 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[4]      ; CLOCK                                ; 4.615 ; 4.865 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[5]      ; CLOCK                                ; 4.330 ; 4.533 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[6]      ; CLOCK                                ; 4.593 ; 4.829 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[7]      ; CLOCK                                ; 5.002 ; 5.270 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[8]      ; CLOCK                                ; 5.032 ; 5.299 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[9]      ; CLOCK                                ; 4.694 ; 4.901 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[10]     ; CLOCK                                ; 7.005 ; 7.048 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[11]     ; CLOCK                                ; 4.699 ; 4.905 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_BA[*]      ; CLOCK                                ; 4.828 ; 5.107 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[0]     ; CLOCK                                ; 4.828 ; 5.107 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[1]     ; CLOCK                                ; 4.515 ; 4.749 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CKE        ; CLOCK                                ; 3.976 ; 3.924 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_DB[*]      ; CLOCK                                ; 7.544 ; 7.443 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]     ; CLOCK                                ; 5.166 ; 4.885 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]     ; CLOCK                                ; 5.493 ; 5.186 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]     ; CLOCK                                ; 5.519 ; 5.192 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]     ; CLOCK                                ; 5.404 ; 5.062 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]     ; CLOCK                                ; 5.158 ; 4.877 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]     ; CLOCK                                ; 7.544 ; 7.443 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]     ; CLOCK                                ; 5.433 ; 5.067 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]     ; CLOCK                                ; 5.544 ; 5.228 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]     ; CLOCK                                ; 3.973 ; 3.921 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]     ; CLOCK                                ; 5.035 ; 4.740 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]    ; CLOCK                                ; 4.954 ; 4.743 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]    ; CLOCK                                ; 5.206 ; 4.904 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]    ; CLOCK                                ; 5.153 ; 4.872 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]    ; CLOCK                                ; 4.661 ; 4.521 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]    ; CLOCK                                ; 5.252 ; 4.972 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]    ; CLOCK                                ; 5.367 ; 5.091 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCAS       ; CLOCK                                ; 4.778 ; 4.976 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCS        ; CLOCK                                ; 3.929 ; 4.076 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NRAS       ; CLOCK                                ; 4.871 ; 5.117 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NWE        ; CLOCK                                ; 4.755 ; 5.052 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK        ; CLOCK                                ; 3.000 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; S_CLK        ; CLOCK                                ;       ; 2.858 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                            ;
+--------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+--------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 7.495 ; 7.187 ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SDAT    ; reg_config:reg_config_inst|clock_20k ; 9.171 ; 9.355 ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 7.122 ;       ; Fall       ; reg_config:reg_config_inst|clock_20k                                  ;
; VGA_HSYNC    ; CLOCK                                ; 3.796 ; 3.496 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_VSYNC    ; CLOCK                                ; 4.222 ; 3.827 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; vga_rgb[*]   ; CLOCK                                ; 3.864 ; 3.521 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[0]  ; CLOCK                                ; 5.419 ; 4.926 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[1]  ; CLOCK                                ; 4.655 ; 4.237 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[2]  ; CLOCK                                ; 4.593 ; 4.285 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[3]  ; CLOCK                                ; 7.157 ; 6.993 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[4]  ; CLOCK                                ; 4.833 ; 4.491 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[5]  ; CLOCK                                ; 4.264 ; 3.900 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[6]  ; CLOCK                                ; 4.895 ; 4.391 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[7]  ; CLOCK                                ; 3.900 ; 3.549 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[8]  ; CLOCK                                ; 5.125 ; 4.660 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[9]  ; CLOCK                                ; 4.603 ; 4.314 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[10] ; CLOCK                                ; 4.447 ; 4.135 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[11] ; CLOCK                                ; 4.654 ; 4.224 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[12] ; CLOCK                                ; 3.864 ; 3.521 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[13] ; CLOCK                                ; 4.180 ; 3.886 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[14] ; CLOCK                                ; 4.432 ; 4.112 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[15] ; CLOCK                                ; 4.468 ; 4.121 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; CMOS_XCLK    ; CLOCK                                ; 2.526 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_pwdn    ; CLOCK                                ; 4.495 ; 4.329 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_rst_n   ; CLOCK                                ; 5.013 ; 4.665 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_XCLK    ; CLOCK                                ;       ; 2.463 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]       ; CLOCK                                ; 3.805 ; 4.002 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[0]      ; CLOCK                                ; 3.879 ; 4.035 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[1]      ; CLOCK                                ; 3.845 ; 4.020 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[2]      ; CLOCK                                ; 4.054 ; 4.289 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[3]      ; CLOCK                                ; 4.072 ; 4.307 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[4]      ; CLOCK                                ; 4.077 ; 4.319 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[5]      ; CLOCK                                ; 3.805 ; 4.002 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[6]      ; CLOCK                                ; 4.053 ; 4.282 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[7]      ; CLOCK                                ; 4.452 ; 4.710 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[8]      ; CLOCK                                ; 4.481 ; 4.739 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[9]      ; CLOCK                                ; 4.157 ; 4.356 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[10]     ; CLOCK                                ; 6.468 ; 6.503 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[11]     ; CLOCK                                ; 4.162 ; 4.361 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_BA[*]      ; CLOCK                                ; 3.978 ; 4.204 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[0]     ; CLOCK                                ; 4.278 ; 4.547 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[1]     ; CLOCK                                ; 3.978 ; 4.204 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CKE        ; CLOCK                                ; 3.468 ; 3.417 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_DB[*]      ; CLOCK                                ; 3.465 ; 3.414 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]     ; CLOCK                                ; 4.607 ; 4.336 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]     ; CLOCK                                ; 4.918 ; 4.622 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]     ; CLOCK                                ; 4.943 ; 4.627 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]     ; CLOCK                                ; 4.832 ; 4.502 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]     ; CLOCK                                ; 4.596 ; 4.325 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]     ; CLOCK                                ; 6.980 ; 6.889 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]     ; CLOCK                                ; 4.864 ; 4.511 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]     ; CLOCK                                ; 4.967 ; 4.662 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]     ; CLOCK                                ; 3.465 ; 3.414 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]     ; CLOCK                                ; 4.478 ; 4.193 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]    ; CLOCK                                ; 4.407 ; 4.204 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]    ; CLOCK                                ; 4.648 ; 4.358 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]    ; CLOCK                                ; 4.598 ; 4.327 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]    ; CLOCK                                ; 4.126 ; 3.990 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]    ; CLOCK                                ; 4.694 ; 4.423 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]    ; CLOCK                                ; 4.804 ; 4.538 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCAS       ; CLOCK                                ; 4.238 ; 4.429 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCS        ; CLOCK                                ; 3.418 ; 3.561 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NRAS       ; CLOCK                                ; 4.319 ; 4.557 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NWE        ; CLOCK                                ; 4.208 ; 4.494 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK        ; CLOCK                                ; 2.539 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; S_CLK        ; CLOCK                                ;       ; 2.402 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                         ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 4.909 ; 4.820 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 5.408 ; 5.301 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 5.049 ; 4.952 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 5.129 ; 5.032 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 4.948 ; 4.851 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 4.976 ; 4.879 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 7.453 ; 7.524 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 5.408 ; 5.301 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 4.948 ; 4.851 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 4.909 ; 4.820 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 5.142 ; 5.045 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 5.305 ; 5.216 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 5.319 ; 5.230 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 5.305 ; 5.216 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 5.305 ; 5.216 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 5.139 ; 5.050 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 5.139 ; 5.050 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                 ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 4.394 ; 4.305 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 4.824 ; 4.717 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 4.522 ; 4.425 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 4.599 ; 4.502 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 4.425 ; 4.328 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 4.451 ; 4.354 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 6.923 ; 6.994 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 4.824 ; 4.717 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 4.425 ; 4.328 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 4.394 ; 4.305 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 4.611 ; 4.514 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 4.774 ; 4.685 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 4.788 ; 4.699 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 4.774 ; 4.685 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 4.774 ; 4.685 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 4.614 ; 4.525 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 4.614 ; 4.525 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 4.613     ; 4.702     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 4.982     ; 5.089     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 4.728     ; 4.825     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 4.806     ; 4.903     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 4.620     ; 4.717     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 4.617     ; 4.714     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 7.305     ; 7.234     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 4.982     ; 5.089     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 4.620     ; 4.717     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 4.613     ; 4.702     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 4.824     ; 4.921     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 4.994     ; 5.083     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 4.994     ; 5.083     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 4.994     ; 5.083     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 4.994     ; 5.083     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 4.788     ; 4.877     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 4.788     ; 4.877     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                        ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 4.103     ; 4.195     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 4.411     ; 4.518     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 4.210     ; 4.307     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 4.285     ; 4.382     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 4.106     ; 4.203     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 4.103     ; 4.200     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 6.784     ; 6.713     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 4.411     ; 4.518     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 4.106     ; 4.203     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 4.106     ; 4.195     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 4.301     ; 4.398     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 4.472     ; 4.561     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 4.472     ; 4.561     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 4.472     ; 4.561     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 4.472     ; 4.561     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 4.274     ; 4.363     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 4.274     ; 4.363     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                              ;
+-----------------------------------------------------------------------+---------+---------------+
; Clock                                                                 ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------+---------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -1.445  ; -3.627        ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; -1.406  ; -2.590        ;
; reg_config:reg_config_inst|clock_20k                                  ; -1.400  ; -42.967       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.571  ; -0.571        ;
; CMOS_PCLK                                                             ; -0.252  ; -3.856        ;
; CLOCK                                                                 ; 17.734  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 124.435 ; 0.000         ;
+-----------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                              ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.518 ; -1.041        ;
; CMOS_PCLK                                                             ; -0.450 ; -2.344        ;
; reg_config:reg_config_inst|clock_20k                                  ; -0.383 ; -7.477        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.068  ; 0.000         ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 0.186  ; 0.000         ;
; CLOCK                                                                 ; 0.187  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.336  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                          ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; -2.378 ; -107.105      ;
; reg_config:reg_config_inst|clock_20k                                  ; -0.402 ; -7.314        ;
; CMOS_PCLK                                                             ; 0.426  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.816  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 2.923  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 39.715 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                           ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; reg_config:reg_config_inst|clock_20k                                  ; -0.401 ; -8.678        ;
; CMOS_PCLK                                                             ; -0.261 ; -13.009       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.684  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.709  ; 0.000         ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 1.187  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.086  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                               ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; CMOS_PCLK                                                             ; -3.000 ; -103.730      ;
; reg_config:reg_config_inst|clock_20k                                  ; -1.000 ; -45.000       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.734  ; 0.000         ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 7.426  ; 0.000         ;
; CLOCK                                                                 ; 9.262  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.629 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 62.296 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -1.445 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.263     ; 1.109      ;
; -1.360 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.258     ; 1.029      ;
; -1.263 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.258     ; 0.932      ;
; -1.259 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.263     ; 0.923      ;
; -1.255 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.258     ; 0.924      ;
; -1.232 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.263     ; 0.896      ;
; -1.202 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.263     ; 0.866      ;
; -1.167 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.258     ; 0.836      ;
; -1.115 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.258     ; 0.784      ;
; -1.085 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.263     ; 0.749      ;
; -0.782 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                             ; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.336     ; 0.373      ;
; -0.040 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 0.565      ; 0.880      ;
; 0.039  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 0.565      ; 0.801      ;
; 0.050  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 0.565      ; 0.790      ;
; 0.060  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 0.565      ; 0.780      ;
; 0.072  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 0.565      ; 0.768      ;
; 0.093  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 0.565      ; 0.747      ;
; 0.112  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 0.565      ; 0.728      ;
; 0.115  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 0.565      ; 0.725      ;
; 0.116  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.567      ; 1.114      ;
; 0.121  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 0.565      ; 0.719      ;
; 0.134  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.388        ; 0.565      ; 0.706      ;
; 0.152  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.566      ; 1.077      ;
; 0.162  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.567      ; 1.068      ;
; 0.166  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.567      ; 1.064      ;
; 0.179  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.567      ; 1.051      ;
; 0.198  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.566      ; 1.031      ;
; 0.200  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.566      ; 1.029      ;
; 0.267  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.567      ; 0.963      ;
; 0.342  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.566      ; 0.887      ;
; 0.406  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.776        ; 0.566      ; 0.823      ;
; 3.077  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.076     ; 1.834      ;
; 3.077  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.076     ; 1.834      ;
; 3.077  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.076     ; 1.834      ;
; 3.077  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.076     ; 1.834      ;
; 3.077  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.076     ; 1.834      ;
; 3.077  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.076     ; 1.834      ;
; 3.077  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.076     ; 1.834      ;
; 3.077  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.076     ; 1.834      ;
; 3.077  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.076     ; 1.834      ;
; 3.077  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.076     ; 1.834      ;
; 3.077  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.076     ; 1.834      ;
; 3.077  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.076     ; 1.834      ;
; 3.077  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.076     ; 1.834      ;
; 3.091  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.076     ; 1.820      ;
; 3.447  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.077     ; 1.463      ;
; 3.576  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.092     ; 1.319      ;
; 3.576  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.092     ; 1.319      ;
; 3.576  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.092     ; 1.319      ;
; 3.576  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.092     ; 1.319      ;
; 3.576  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.092     ; 1.319      ;
; 3.576  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.092     ; 1.319      ;
; 3.576  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.092     ; 1.319      ;
; 3.576  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.092     ; 1.319      ;
; 3.576  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.000                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.092     ; 1.319      ;
; 3.576  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.092     ; 1.319      ;
; 3.797  ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.091     ; 1.099      ;
; 3.810  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                          ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.080     ; 1.097      ;
; 6.510  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.011     ; 3.466      ;
; 6.643  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.011     ; 3.333      ;
; 6.649  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.011     ; 3.327      ;
; 6.709  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.011     ; 3.267      ;
; 6.713  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.010     ; 3.264      ;
; 6.728  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.012     ; 3.247      ;
; 6.732  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.015     ; 3.240      ;
; 6.732  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.015     ; 3.240      ;
; 6.732  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.015     ; 3.240      ;
; 6.732  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.015     ; 3.240      ;
; 6.754  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.125      ; 3.326      ;
; 6.754  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.125      ; 3.326      ;
; 6.754  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.125      ; 3.326      ;
; 6.754  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.125      ; 3.326      ;
; 6.754  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.125      ; 3.326      ;
; 6.754  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.125      ; 3.326      ;
; 6.754  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.125      ; 3.326      ;
; 6.754  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.125      ; 3.326      ;
; 6.754  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.125      ; 3.326      ;
; 6.754  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.125      ; 3.326      ;
; 6.754  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.125      ; 3.326      ;
; 6.754  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.125      ; 3.326      ;
; 6.754  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.125      ; 3.326      ;
; 6.754  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.125      ; 3.326      ;
; 6.754  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.125      ; 3.326      ;
; 6.754  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.125      ; 3.326      ;
; 6.765  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.013     ; 3.209      ;
; 6.765  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.013     ; 3.209      ;
; 6.765  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.013     ; 3.209      ;
; 6.765  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.013     ; 3.209      ;
; 6.765  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.013     ; 3.209      ;
; 6.765  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.013     ; 3.209      ;
; 6.765  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.013     ; 3.209      ;
; 6.765  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.013     ; 3.209      ;
; 6.765  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.013     ; 3.209      ;
; 6.782  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.011     ; 3.194      ;
; 6.800  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.010     ; 3.177      ;
; 6.809  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.125      ; 3.325      ;
; 6.836  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.011     ; 3.140      ;
; 6.837  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.011     ; 3.139      ;
; 6.842  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.011     ; 3.134      ;
; 6.852  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.010     ; 3.125      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                       ; To Node                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -1.406 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.227      ;
; -1.405 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.226      ;
; -1.197 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.018      ;
; -1.184 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.852     ; 1.007      ;
; -1.178 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 0.999      ;
; -1.143 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.852     ; 0.966      ;
; -1.113 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.852     ; 0.936      ;
; -1.037 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 0.858      ;
; -0.983 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.852     ; 0.806      ;
; -0.980 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.852     ; 0.803      ;
; 4.702  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 2.905      ;
; 4.702  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 2.905      ;
; 4.738  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[15]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.868      ;
; 4.742  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[14]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.864      ;
; 4.763  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 2.844      ;
; 4.763  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 2.844      ;
; 4.764  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[15]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.067     ; 2.848      ;
; 4.768  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[14]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.067     ; 2.844      ;
; 4.799  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[15]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.807      ;
; 4.803  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[14]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.803      ;
; 4.806  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[13]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.800      ;
; 4.810  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[12]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.796      ;
; 4.814  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[15]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.067     ; 2.798      ;
; 4.816  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[15]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.067     ; 2.796      ;
; 4.818  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[14]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.067     ; 2.794      ;
; 4.820  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[14]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.067     ; 2.792      ;
; 4.832  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[13]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.067     ; 2.780      ;
; 4.836  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[12]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.067     ; 2.776      ;
; 4.848  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[13]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 2.759      ;
; 4.852  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[12]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 2.755      ;
; 4.852  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 2.755      ;
; 4.853  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 2.754      ;
; 4.859  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 2.748      ;
; 4.859  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 2.748      ;
; 4.864  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 2.743      ;
; 4.864  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 2.743      ;
; 4.867  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[13]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.739      ;
; 4.871  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[12]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.735      ;
; 4.874  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[11]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.732      ;
; 4.875  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 2.732      ;
; 4.878  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[10]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.728      ;
; 4.878  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[15]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.728      ;
; 4.882  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[14]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.724      ;
; 4.882  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[13]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.067     ; 2.730      ;
; 4.884  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[13]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.067     ; 2.728      ;
; 4.886  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[12]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.067     ; 2.726      ;
; 4.887  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[13]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.066     ; 2.726      ;
; 4.888  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[12]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.067     ; 2.724      ;
; 4.889  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 2.718      ;
; 4.889  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 2.718      ;
; 4.895  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[15]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.711      ;
; 4.896  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[15]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.067     ; 2.716      ;
; 4.897  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.077     ; 2.705      ;
; 4.897  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.077     ; 2.705      ;
; 4.897  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.077     ; 2.705      ;
; 4.897  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.077     ; 2.705      ;
; 4.897  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.077     ; 2.705      ;
; 4.898  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[12]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.066     ; 2.715      ;
; 4.899  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[14]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.707      ;
; 4.900  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[14]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.067     ; 2.712      ;
; 4.900  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[11]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.067     ; 2.712      ;
; 4.901  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 2.706      ;
; 4.901  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 2.706      ;
; 4.904  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[10]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.067     ; 2.708      ;
; 4.909  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.076     ; 2.694      ;
; 4.909  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.076     ; 2.694      ;
; 4.909  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.076     ; 2.694      ;
; 4.909  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.076     ; 2.694      ;
; 4.909  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.076     ; 2.694      ;
; 4.909  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.076     ; 2.694      ;
; 4.909  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.076     ; 2.694      ;
; 4.909  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[13]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 2.698      ;
; 4.912  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 2.695      ;
; 4.912  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 2.695      ;
; 4.913  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[12]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 2.694      ;
; 4.916  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[11]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 2.691      ;
; 4.920  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[10]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 2.687      ;
; 4.920  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.290     ; 2.469      ;
; 4.921  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.290     ; 2.468      ;
; 4.922  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 2.685      ;
; 4.922  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 2.685      ;
; 4.925  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[15]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.681      ;
; 4.925  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 2.682      ;
; 4.925  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 2.682      ;
; 4.929  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[14]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.677      ;
; 4.935  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[11]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.671      ;
; 4.936  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.072     ; 2.671      ;
; 4.937  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[13]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.066     ; 2.676      ;
; 4.937  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[15]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.669      ;
; 4.939  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[10]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.667      ;
; 4.939  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[13]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.066     ; 2.674      ;
; 4.941  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[14]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.665      ;
; 4.942  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[9]                                                                                                                                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.664      ;
; 4.946  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[8]                                                                                                                                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.660      ;
; 4.946  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[13]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.660      ;
; 4.948  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[15]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.658      ;
; 4.948  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[12]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.066     ; 2.665      ;
; 4.950  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[12]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.073     ; 2.656      ;
; 4.950  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[12]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.066     ; 2.663      ;
; 4.950  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[11]                                                                                                                                                        ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.067     ; 2.662      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'reg_config:reg_config_inst|clock_20k'                                                                                                                                                                  ;
+--------+----------------------------------------------------+------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                        ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -1.400 ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|i2c_data[3]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.039     ; 2.348      ;
; -1.368 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[3]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.039     ; 2.316      ;
; -1.358 ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|i2c_data[1]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.044     ; 2.301      ;
; -1.353 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[1]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.044     ; 2.296      ;
; -1.338 ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|i2c_data[3]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.039     ; 2.286      ;
; -1.311 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|i2c_data[1]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.044     ; 2.254      ;
; -1.301 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|i2c_data[3]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.039     ; 2.249      ;
; -1.300 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|i2c_data[2]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.035     ; 2.252      ;
; -1.283 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[3]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.039     ; 2.231      ;
; -1.259 ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|i2c_data[2]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.035     ; 2.211      ;
; -1.253 ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|i2c_data[12]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.045     ; 2.195      ;
; -1.243 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|i2c_data[5]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.047     ; 2.183      ;
; -1.240 ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|i2c_data[4]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.038     ; 2.189      ;
; -1.232 ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|i2c_data[1]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.044     ; 2.175      ;
; -1.225 ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|i2c_data[12]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.046     ; 2.166      ;
; -1.217 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|i2c_data[12]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.046     ; 2.158      ;
; -1.216 ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|i2c_data[10]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.044     ; 2.159      ;
; -1.213 ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|i2c_data[5]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.047     ; 2.153      ;
; -1.210 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[9]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.044     ; 2.153      ;
; -1.204 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|i2c_data[0]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.035     ; 2.156      ;
; -1.202 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|i2c_data[11]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 2.153      ;
; -1.200 ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|i2c_data[4]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.038     ; 2.149      ;
; -1.195 ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|i2c_data[2]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.034     ; 2.148      ;
; -1.191 ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|i2c_data[10]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.044     ; 2.134      ;
; -1.182 ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|i2c_data[9]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.044     ; 2.125      ;
; -1.179 ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|i2c_data[0]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.035     ; 2.131      ;
; -1.174 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|i2c_data[10]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.044     ; 2.117      ;
; -1.172 ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|i2c_data[5]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.046     ; 2.113      ;
; -1.169 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[4]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.038     ; 2.118      ;
; -1.168 ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|i2c_data[1]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.044     ; 2.111      ;
; -1.166 ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|i2c_data[17]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.046     ; 2.107      ;
; -1.163 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|i2c_data[17]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.046     ; 2.104      ;
; -1.157 ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|i2c_data[4]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.107      ;
; -1.153 ; reg_config:reg_config_inst|reg_conf_done_reg       ; reg_config:reg_config_inst|i2c_data[5]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.029     ; 2.111      ;
; -1.152 ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|i2c_data[11]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.035     ; 2.104      ;
; -1.150 ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|i2c_data[19]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.100      ;
; -1.147 ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|i2c_data[3]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.039     ; 2.095      ;
; -1.145 ; reg_config:reg_config_inst|reg_conf_done_reg       ; reg_config:reg_config_inst|i2c_data[1]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.026     ; 2.106      ;
; -1.145 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[0]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.035     ; 2.097      ;
; -1.141 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[5]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.047     ; 2.081      ;
; -1.141 ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|i2c_data[5]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.047     ; 2.081      ;
; -1.137 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|i2c_data[4]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.038     ; 2.086      ;
; -1.136 ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 2.087      ;
; -1.136 ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|i2c_data[9]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.044     ; 2.079      ;
; -1.136 ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|i2c_data[9]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.043     ; 2.080      ;
; -1.135 ; reg_config:reg_config_inst|reg_conf_done_reg       ; reg_config:reg_config_inst|i2c_data[7]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.016     ; 2.106      ;
; -1.132 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[5]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.047     ; 2.072      ;
; -1.131 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[1]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.044     ; 2.074      ;
; -1.131 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[12]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.046     ; 2.072      ;
; -1.127 ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|i2c_data[17]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.045     ; 2.069      ;
; -1.123 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[7]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.034     ; 2.076      ;
; -1.120 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|i2c_data[9]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.044     ; 2.063      ;
; -1.117 ; reg_config:reg_config_inst|reg_conf_done_reg       ; reg_config:reg_config_inst|i2c_data[19]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.019     ; 2.085      ;
; -1.116 ; reg_config:reg_config_inst|reg_conf_done_reg       ; reg_config:reg_config_inst|i2c_data[12]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.028     ; 2.075      ;
; -1.115 ; reg_config:reg_config_inst|reg_conf_done_reg       ; reg_config:reg_config_inst|i2c_data[10]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.026     ; 2.076      ;
; -1.115 ; reg_config:reg_config_inst|reg_conf_done_reg       ; reg_config:reg_config_inst|i2c_data[9]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.026     ; 2.076      ;
; -1.114 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[7]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.034     ; 2.067      ;
; -1.113 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[5]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.047     ; 2.053      ;
; -1.112 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[9]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.044     ; 2.055      ;
; -1.108 ; reg_config:reg_config_inst|reg_conf_done_reg       ; reg_config:reg_config_inst|i2c_data[11]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.018     ; 2.077      ;
; -1.107 ; reg_config:reg_config_inst|reg_conf_done_reg       ; reg_config:reg_config_inst|i2c_data[13]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.016     ; 2.078      ;
; -1.107 ; reg_config:reg_config_inst|reg_conf_done_reg       ; reg_config:reg_config_inst|i2c_data[6]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.016     ; 2.078      ;
; -1.107 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[10]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.044     ; 2.050      ;
; -1.107 ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|i2c_data[17]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.046     ; 2.048      ;
; -1.106 ; reg_config:reg_config_inst|reg_conf_done_reg       ; reg_config:reg_config_inst|i2c_data[17]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.028     ; 2.065      ;
; -1.106 ; reg_config:reg_config_inst|reg_conf_done_reg       ; reg_config:reg_config_inst|i2c_data[3]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.021     ; 2.072      ;
; -1.106 ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|i2c_data[3]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.038     ; 2.055      ;
; -1.106 ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|i2c_data[10]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.043     ; 2.050      ;
; -1.105 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[19]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.055      ;
; -1.105 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[2]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.035     ; 2.057      ;
; -1.105 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[1]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.044     ; 2.048      ;
; -1.104 ; reg_config:reg_config_inst|reg_conf_done_reg       ; reg_config:reg_config_inst|i2c_data[4]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.020     ; 2.071      ;
; -1.104 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[12]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.046     ; 2.045      ;
; -1.103 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[10]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.044     ; 2.046      ;
; -1.099 ; reg_config:reg_config_inst|reg_conf_done_reg       ; reg_config:reg_config_inst|i2c_data[22]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.019     ; 2.067      ;
; -1.099 ; reg_config:reg_config_inst|reg_conf_done_reg       ; reg_config:reg_config_inst|i2c_data[21]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.019     ; 2.067      ;
; -1.099 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[11]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 2.050      ;
; -1.098 ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|i2c_data[7]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.034     ; 2.051      ;
; -1.096 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[11]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 2.047      ;
; -1.096 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[11]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.036     ; 2.047      ;
; -1.096 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[19]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.046      ;
; -1.095 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[13]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.034     ; 2.048      ;
; -1.095 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[6]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.034     ; 2.048      ;
; -1.095 ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[7]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.034     ; 2.048      ;
; -1.094 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[17]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.046     ; 2.035      ;
; -1.094 ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|i2c_data[6]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.033     ; 2.048      ;
; -1.094 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[10]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.044     ; 2.037      ;
; -1.094 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[9]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.044     ; 2.037      ;
; -1.092 ; reg_config:reg_config_inst|reg_conf_done_reg       ; reg_config:reg_config_inst|i2c_data[18]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.019     ; 2.060      ;
; -1.092 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[4]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.038     ; 2.041      ;
; -1.092 ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|i2c_data[2]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.035     ; 2.044      ;
; -1.091 ; reg_config:reg_config_inst|reg_conf_done_reg       ; reg_config:reg_config_inst|i2c_data[8]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.018     ; 2.060      ;
; -1.087 ; reg_config:reg_config_inst|reg_conf_done_reg       ; reg_config:reg_config_inst|i2c_data[20]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.017     ; 2.057      ;
; -1.087 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[22]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.037      ;
; -1.087 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|i2c_data[21]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.037     ; 2.037      ;
; -1.086 ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_conf_done_reg   ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.062     ; 2.011      ;
; -1.086 ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|i2c_data[0]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.034     ; 2.039      ;
; -1.086 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[13]        ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.034     ; 2.039      ;
; -1.086 ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|i2c_data[6]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.034     ; 2.039      ;
; -1.085 ; reg_config:reg_config_inst|reg_conf_done_reg       ; reg_config:reg_config_inst|i2c_data[2]         ; reg_config:reg_config_inst|clock_20k ; reg_config:reg_config_inst|clock_20k ; 1.000        ; -0.017     ; 2.055      ;
+--------+----------------------------------------------------+------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.571 ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.256     ; 0.359      ;
; -0.562 ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k               ; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; -0.256     ; 0.350      ;
; 38.932 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.048     ; 2.673      ;
; 39.022 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.048     ; 2.583      ;
; 39.038 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.025     ; 2.590      ;
; 39.115 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.048     ; 2.490      ;
; 39.183 ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.048     ; 2.422      ;
; 39.206 ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.048     ; 2.399      ;
; 39.234 ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.048     ; 2.371      ;
; 39.279 ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.048     ; 2.326      ;
; 39.450 ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.048     ; 2.155      ;
; 39.451 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.048     ; 2.154      ;
; 39.467 ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.048     ; 2.138      ;
; 39.479 ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.048     ; 2.126      ;
; 39.495 ; power_on_delay:power_on_delay_inst|cnt2[12]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 2.120      ;
; 39.501 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[0]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.023     ; 2.129      ;
; 39.501 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[1]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.023     ; 2.129      ;
; 39.501 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[2]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.023     ; 2.129      ;
; 39.501 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[3]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.023     ; 2.129      ;
; 39.501 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[4]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.023     ; 2.129      ;
; 39.501 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[5]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.023     ; 2.129      ;
; 39.501 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[6]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.023     ; 2.129      ;
; 39.501 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[7]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.023     ; 2.129      ;
; 39.501 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[8]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.023     ; 2.129      ;
; 39.501 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[9]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.023     ; 2.129      ;
; 39.501 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[10]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.023     ; 2.129      ;
; 39.501 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[11]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.023     ; 2.129      ;
; 39.501 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[12]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.023     ; 2.129      ;
; 39.501 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[13]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.023     ; 2.129      ;
; 39.501 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[14]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.023     ; 2.129      ;
; 39.501 ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ; power_on_delay:power_on_delay_inst|cnt2[15]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.023     ; 2.129      ;
; 39.529 ; power_on_delay:power_on_delay_inst|cnt2[4]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 2.086      ;
; 39.538 ; power_on_delay:power_on_delay_inst|cnt2[10]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 2.077      ;
; 39.542 ; power_on_delay:power_on_delay_inst|cnt2[8]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 2.073      ;
; 39.565 ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.048     ; 2.040      ;
; 39.577 ; power_on_delay:power_on_delay_inst|cnt2[11]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 2.038      ;
; 39.588 ; power_on_delay:power_on_delay_inst|cnt2[7]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 2.027      ;
; 39.602 ; power_on_delay:power_on_delay_inst|cnt2[13]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 2.013      ;
; 39.636 ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.048     ; 1.969      ;
; 39.646 ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.048     ; 1.959      ;
; 39.646 ; power_on_delay:power_on_delay_inst|cnt2[5]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 1.969      ;
; 39.662 ; power_on_delay:power_on_delay_inst|cnt2[1]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 1.953      ;
; 39.662 ; power_on_delay:power_on_delay_inst|cnt2[9]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 1.953      ;
; 39.692 ; power_on_delay:power_on_delay_inst|cnt2[6]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 1.923      ;
; 39.694 ; power_on_delay:power_on_delay_inst|cnt2[0]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 1.921      ;
; 39.706 ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; reg_config:reg_config_inst|clock_20k               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.048     ; 1.899      ;
; 39.751 ; power_on_delay:power_on_delay_inst|cnt2[14]        ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 1.864      ;
; 39.771 ; power_on_delay:power_on_delay_inst|cnt2[2]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 1.844      ;
; 39.782 ; power_on_delay:power_on_delay_inst|cnt2[3]         ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 1.833      ;
; 39.811 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.806      ;
; 39.811 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.806      ;
; 39.811 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.806      ;
; 39.811 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.806      ;
; 39.811 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.806      ;
; 39.811 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.806      ;
; 39.811 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.806      ;
; 39.811 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.806      ;
; 39.811 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.806      ;
; 39.811 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.806      ;
; 39.811 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.806      ;
; 39.811 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.806      ;
; 39.811 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.806      ;
; 39.811 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.806      ;
; 39.811 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.806      ;
; 39.811 ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.806      ;
; 39.901 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.716      ;
; 39.901 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.716      ;
; 39.901 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.716      ;
; 39.901 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.716      ;
; 39.901 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.716      ;
; 39.901 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.716      ;
; 39.901 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.716      ;
; 39.901 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.716      ;
; 39.901 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.716      ;
; 39.901 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.716      ;
; 39.901 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[10]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.716      ;
; 39.901 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[11]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.716      ;
; 39.901 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.716      ;
; 39.901 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[13]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.716      ;
; 39.901 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[14]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.716      ;
; 39.901 ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; reg_config:reg_config_inst|clock_20k_cnt[15]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.716      ;
; 39.994 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.623      ;
; 39.994 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.623      ;
; 39.994 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.623      ;
; 39.994 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.623      ;
; 39.994 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.623      ;
; 39.994 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.623      ;
; 39.994 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.623      ;
; 39.994 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.623      ;
; 39.994 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.623      ;
; 39.994 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.623      ;
; 39.994 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.623      ;
; 39.994 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.623      ;
; 39.994 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.623      ;
; 39.994 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.623      ;
; 39.994 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.623      ;
; 39.994 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.623      ;
; 39.994 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.623      ;
; 39.994 ; reg_config:reg_config_inst|clock_20k_cnt[12]       ; reg_config:reg_config_inst|clock_20k_cnt[8]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.623      ;
; 39.994 ; reg_config:reg_config_inst|clock_20k_cnt[0]        ; reg_config:reg_config_inst|clock_20k_cnt[9]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 1.623      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.252 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.014      ; 1.273      ;
; -0.235 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.097     ; 1.145      ;
; -0.234 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.119     ; 1.122      ;
; -0.234 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.119     ; 1.122      ;
; -0.231 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.097     ; 1.141      ;
; -0.227 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.097     ; 1.137      ;
; -0.219 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.001     ; 1.225      ;
; -0.218 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.001     ; 1.224      ;
; -0.216 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.097     ; 1.126      ;
; -0.212 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.097     ; 1.122      ;
; -0.208 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.097     ; 1.118      ;
; -0.193 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.119     ; 1.081      ;
; -0.193 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.119     ; 1.081      ;
; -0.181 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.013     ; 1.175      ;
; -0.177 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.013     ; 1.171      ;
; -0.156 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.025     ; 1.138      ;
; -0.151 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.018     ; 1.140      ;
; -0.150 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.025     ; 1.132      ;
; -0.148 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.025     ; 1.130      ;
; -0.148 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.111     ; 1.044      ;
; -0.148 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.111     ; 1.044      ;
; -0.148 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.111     ; 1.044      ;
; -0.147 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.025     ; 1.129      ;
; -0.146 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.025     ; 1.128      ;
; -0.145 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.001     ; 1.151      ;
; -0.145 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.013     ; 1.139      ;
; -0.143 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.022     ; 1.128      ;
; -0.142 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.018     ; 1.131      ;
; -0.141 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.013     ; 1.135      ;
; -0.140 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.018     ; 1.129      ;
; -0.138 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.018     ; 1.127      ;
; -0.138 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.018     ; 1.127      ;
; -0.135 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.081      ; 1.245      ;
; -0.135 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.084      ; 1.248      ;
; -0.135 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.081      ; 1.245      ;
; -0.129 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.001     ; 1.135      ;
; -0.123 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.009     ; 1.121      ;
; -0.118 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.025     ; 1.100      ;
; -0.116 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.025     ; 1.098      ;
; -0.116 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.025     ; 1.098      ;
; -0.113 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.025     ; 1.095      ;
; -0.113 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.009     ; 1.111      ;
; -0.108 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.097     ; 1.018      ;
; -0.106 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.001     ; 1.112      ;
; -0.105 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.021      ; 1.133      ;
; -0.104 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.097     ; 1.014      ;
; -0.104 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.111     ; 1.000      ;
; -0.104 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.111     ; 1.000      ;
; -0.104 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.111     ; 1.000      ;
; -0.100 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.097     ; 1.010      ;
; -0.093 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.119     ; 0.981      ;
; -0.093 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.119     ; 0.981      ;
; -0.091 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.025     ; 1.073      ;
; -0.076 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.081      ; 1.186      ;
; -0.076 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.081      ; 1.186      ;
; -0.074 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.097     ; 0.984      ;
; -0.074 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.084      ; 1.187      ;
; -0.070 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.097     ; 0.980      ;
; -0.068 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.058     ; 1.017      ;
; -0.068 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.058     ; 1.017      ;
; -0.068 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.058     ; 1.017      ;
; -0.068 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.058     ; 1.017      ;
; -0.063 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.097     ; 0.973      ;
; -0.062 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.097     ; 0.972      ;
; -0.061 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.097     ; 0.971      ;
; -0.061 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.097     ; 0.971      ;
; -0.050 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.009     ; 1.048      ;
; -0.047 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.009     ; 1.045      ;
; -0.043 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; 0.021      ; 1.071      ;
; -0.037 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.023     ; 1.021      ;
; -0.037 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.097     ; 0.947      ;
; -0.036 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.001     ; 1.042      ;
; -0.036 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.097     ; 0.946      ;
; -0.036 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.097     ; 0.946      ;
; -0.035 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.097     ; 0.945      ;
; -0.033 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.023     ; 1.017      ;
; -0.022 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.025     ; 1.004      ;
; -0.021 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.016     ; 1.012      ;
; -0.021 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                                       ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.108     ; 0.920      ;
; -0.020 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.025     ; 1.002      ;
; -0.017 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.022     ; 1.002      ;
; -0.017 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.001     ; 1.023      ;
; -0.014 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.058     ; 0.963      ;
; -0.014 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.058     ; 0.963      ;
; -0.014 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.058     ; 0.963      ;
; -0.014 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.058     ; 0.963      ;
; -0.012 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.044     ; 0.975      ;
; -0.012 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.044     ; 0.975      ;
; -0.012 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.044     ; 0.975      ;
; -0.012 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.044     ; 0.975      ;
; -0.012 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.044     ; 0.975      ;
; -0.012 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.044     ; 0.975      ;
; -0.009 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.025     ; 0.991      ;
; -0.007 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.111     ; 0.903      ;
; -0.007 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.111     ; 0.903      ;
; -0.007 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.111     ; 0.903      ;
; -0.006 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.001     ; 1.012      ;
; -0.006 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.025     ; 0.988      ;
; -0.001 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.013     ; 0.995      ;
; -0.001 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK    ; CMOS_PCLK   ; 1.000        ; -0.013     ; 0.995      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK'                                                                                                                                                                          ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.734 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.217      ;
; 17.734 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.217      ;
; 17.734 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.217      ;
; 17.734 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.217      ;
; 17.734 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.217      ;
; 17.734 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.217      ;
; 17.734 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.217      ;
; 17.734 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.217      ;
; 17.734 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.217      ;
; 17.734 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.217      ;
; 17.734 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.217      ;
; 17.734 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.217      ;
; 17.768 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.183      ;
; 17.768 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.183      ;
; 17.768 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.183      ;
; 17.768 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.183      ;
; 17.768 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.183      ;
; 17.768 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.183      ;
; 17.768 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.183      ;
; 17.768 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.183      ;
; 17.768 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.183      ;
; 17.768 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.183      ;
; 17.768 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.183      ;
; 17.768 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.183      ;
; 17.781 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.170      ;
; 17.781 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.170      ;
; 17.781 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.170      ;
; 17.781 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.170      ;
; 17.781 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.170      ;
; 17.781 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.170      ;
; 17.781 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.170      ;
; 17.781 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.170      ;
; 17.781 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.170      ;
; 17.781 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.170      ;
; 17.781 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.170      ;
; 17.781 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.170      ;
; 17.825 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.126      ;
; 17.825 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.126      ;
; 17.825 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.126      ;
; 17.825 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.126      ;
; 17.825 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.126      ;
; 17.825 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.126      ;
; 17.825 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.126      ;
; 17.825 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.126      ;
; 17.825 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.126      ;
; 17.825 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.126      ;
; 17.859 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.092      ;
; 17.859 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.092      ;
; 17.859 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.092      ;
; 17.859 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.092      ;
; 17.859 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.092      ;
; 17.859 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.092      ;
; 17.859 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.092      ;
; 17.859 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.092      ;
; 17.859 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.092      ;
; 17.859 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.092      ;
; 17.872 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.079      ;
; 17.872 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.079      ;
; 17.872 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.079      ;
; 17.872 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.079      ;
; 17.872 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.079      ;
; 17.872 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.079      ;
; 17.872 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.079      ;
; 17.872 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.079      ;
; 17.872 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.079      ;
; 17.872 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.079      ;
; 17.922 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.029      ;
; 17.922 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.029      ;
; 17.922 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.029      ;
; 17.922 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.029      ;
; 17.922 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.029      ;
; 17.922 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.029      ;
; 17.922 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.029      ;
; 17.922 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.029      ;
; 17.922 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.029      ;
; 17.922 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.029      ;
; 17.922 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.029      ;
; 17.922 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 2.029      ;
; 17.977 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.974      ;
; 17.977 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.974      ;
; 17.977 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.974      ;
; 17.977 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.974      ;
; 17.977 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.974      ;
; 17.977 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.974      ;
; 17.977 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.974      ;
; 17.977 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.974      ;
; 17.977 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.974      ;
; 17.977 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.974      ;
; 17.977 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.974      ;
; 17.977 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.974      ;
; 18.013 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.938      ;
; 18.013 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.938      ;
; 18.013 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.938      ;
; 18.013 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.938      ;
; 18.013 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.938      ;
; 18.013 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.938      ;
; 18.013 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.938      ;
; 18.013 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.938      ;
; 18.013 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.938      ;
; 18.013 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 20.000       ; -0.036     ; 1.938      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                            ;
+---------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                            ; To Node                              ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 124.435 ; system_ctrl:u_system_ctrl|sysrst_nr1 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 125.000      ; -0.036     ; 0.516      ;
+---------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                              ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.518 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.854      ; 0.528      ;
; -0.478 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.853      ; 0.567      ;
; -0.366 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.854      ; 0.680      ;
; -0.315 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.854      ; 0.731      ;
; -0.314 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.853      ; 0.731      ;
; -0.308 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.853      ; 0.737      ;
; -0.274 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.854      ; 0.772      ;
; -0.261 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.854      ; 0.785      ;
; -0.224 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.853      ; 0.821      ;
; -0.165 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.853      ; 0.880      ;
; -0.045 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 0.857      ; 0.616      ;
; -0.037 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 0.857      ; 0.624      ;
; -0.030 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 0.857      ; 0.631      ;
; -0.027 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 0.857      ; 0.634      ;
; 0.000  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 0.857      ; 0.661      ;
; 0.011  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 0.857      ; 0.672      ;
; 0.016  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 0.857      ; 0.677      ;
; 0.035  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 0.857      ; 0.696      ;
; 0.040  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 0.857      ; 0.701      ;
; 0.068  ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                        ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -0.380       ; 0.857      ; 0.729      ;
; 0.149  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[13]                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.473      ;
; 0.150  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[14]                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.474      ;
; 0.152  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[4]                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.476      ;
; 0.153  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[7]                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.477      ;
; 0.155  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[3]                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.479      ;
; 0.155  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[9]                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.479      ;
; 0.156  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[2]                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.480      ;
; 0.157  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[0]                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.481      ;
; 0.157  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[8]                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.481      ;
; 0.157  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[10]                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.481      ;
; 0.160  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[1]                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.484      ;
; 0.160  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[11]                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.484      ;
; 0.163  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[6]                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.487      ;
; 0.165  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[12]                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.489      ;
; 0.166  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[15]                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.490      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                              ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                    ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                 ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                    ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.192  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.313      ;
; 0.198  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.318      ;
; 0.200  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.320      ;
; 0.208  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.328      ;
; 0.210  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr1                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr2                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.330      ;
; 0.219  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.339      ;
; 0.251  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.372      ;
; 0.255  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.375      ;
; 0.258  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.378      ;
; 0.260  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.380      ;
; 0.260  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.380      ;
; 0.262  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.382      ;
; 0.263  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.383      ;
; 0.263  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.383      ;
; 0.263  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.383      ;
; 0.264  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.384      ;
; 0.264  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.384      ;
; 0.264  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.384      ;
; 0.264  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.384      ;
; 0.265  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                            ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.385      ;
; 0.268  ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                             ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.389      ;
; 0.270  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                           ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.390      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.450 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.350      ; 1.064      ;
; -0.429 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.350      ; 1.085      ;
; -0.422 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.352      ; 1.094      ;
; -0.408 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.352      ; 1.108      ;
; -0.351 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.352      ; 1.165      ;
; -0.350 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.350      ; 1.164      ;
; -0.336 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.350      ; 1.178      ;
; -0.335 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.352      ; 1.181      ;
; -0.332 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.350      ; 1.182      ;
; -0.322 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.348      ; 1.190      ;
; -0.296 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.433      ; 1.301      ;
; -0.296 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.433      ; 1.301      ;
; -0.296 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.433      ; 1.301      ;
; -0.294 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.433      ; 1.303      ;
; -0.290 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK   ; 0.000        ; 1.433      ; 1.307      ;
; 0.134  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.211      ; 0.449      ;
; 0.169  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.211      ; 0.484      ;
; 0.185  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.211      ; 0.500      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.307      ;
; 0.208  ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                                ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.314      ;
; 0.208  ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.314      ;
; 0.212  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.147      ; 0.463      ;
; 0.213  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.147      ; 0.464      ;
; 0.213  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.147      ; 0.464      ;
; 0.215  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.147      ; 0.466      ;
; 0.217  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.147      ; 0.468      ;
; 0.218  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.025      ; 0.327      ;
; 0.218  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.147      ; 0.469      ;
; 0.219  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.025      ; 0.328      ;
; 0.219  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.147      ; 0.470      ;
; 0.220  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.147      ; 0.471      ;
; 0.221  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.147      ; 0.472      ;
; 0.222  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.147      ; 0.473      ;
; 0.225  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.147      ; 0.476      ;
; 0.227  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.147      ; 0.478      ;
; 0.227  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.147      ; 0.478      ;
; 0.228  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.147      ; 0.479      ;
; 0.229  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.147      ; 0.480      ;
; 0.234  ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.147      ; 0.485      ;
; 0.239  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.345      ;
; 0.242  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 0.408      ;
; 0.242  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 0.408      ;
; 0.263  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.035      ; 0.382      ;
; 0.264  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.035      ; 0.383      ;
; 0.272  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.035      ; 0.391      ;
; 0.275  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.035      ; 0.394      ;
; 0.275  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.202      ; 0.581      ;
; 0.287  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.013      ; 0.384      ;
; 0.300  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.211      ; 0.615      ;
; 0.309  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.009      ; 0.402      ;
; 0.309  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.022      ; 0.415      ;
; 0.313  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.025      ; 0.422      ;
; 0.314  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.025      ; 0.423      ;
; 0.314  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.011      ; 0.409      ;
; 0.317  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.025      ; 0.426      ;
; 0.318  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.025      ; 0.427      ;
; 0.320  ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.025      ; 0.429      ;
; 0.329  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.042      ; 0.455      ;
; 0.331  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.044      ; 0.459      ;
; 0.332  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.042      ; 0.458      ;
; 0.335  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.035      ; 0.454      ;
; 0.336  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.023      ; 0.443      ;
; 0.337  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.023      ; 0.444      ;
; 0.337  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                                            ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.035      ; 0.456      ;
; 0.339  ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                            ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                             ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.035      ; 0.458      ;
; 0.344  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.256      ; 0.704      ;
; 0.345  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.086      ; 0.515      ;
; 0.345  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 0.511      ;
; 0.348  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.014      ; 0.446      ;
; 0.372  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.001      ; 0.457      ;
; 0.378  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.011      ; 0.473      ;
; 0.389  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.202      ; 0.695      ;
; 0.389  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.013      ; 0.486      ;
; 0.395  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 0.561      ;
; 0.402  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.158      ; 0.674      ;
; 0.402  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.158      ; 0.674      ;
; 0.404  ; reg_config:reg_config_inst|reg_conf_done_reg                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK   ; 0.000        ; 0.158      ; 0.676      ;
; 0.406  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 0.562      ;
; 0.407  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 0.573      ;
; 0.420  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 0.586      ;
; 0.420  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.082      ; 0.586      ;
; 0.451  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.001      ; 0.536      ;
; 0.457  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.001      ; 0.542      ;
; 0.461  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.187      ; 0.752      ;
; 0.466  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.256      ; 0.826      ;
; 0.466  ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ; CMOS_PCLK                                                             ; CMOS_PCLK   ; 0.000        ; 0.072      ; 0.622      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'reg_config:reg_config_inst|clock_20k'                                                                                                                                                                                                        ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.383 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[16]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.338      ; 1.109      ;
; -0.383 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[15]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.338      ; 1.109      ;
; -0.383 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[0]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.338      ; 1.109      ;
; -0.358 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[2]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.339      ; 1.135      ;
; -0.355 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[20]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.338      ; 1.137      ;
; -0.351 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[8]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.337      ; 1.140      ;
; -0.350 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[18]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.336      ; 1.140      ;
; -0.344 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[22]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.337      ; 1.147      ;
; -0.344 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[21]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.337      ; 1.147      ;
; -0.339 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[4]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.336      ; 1.151      ;
; -0.337 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[17]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.328      ; 1.145      ;
; -0.337 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[3]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.335      ; 1.152      ;
; -0.335 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[13]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.339      ; 1.158      ;
; -0.335 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[6]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.339      ; 1.158      ;
; -0.334 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[11]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.337      ; 1.157      ;
; -0.328 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[10]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.329      ; 1.155      ;
; -0.328 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[9]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.329      ; 1.155      ;
; -0.327 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[12]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.327      ; 1.154      ;
; -0.326 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[19]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.336      ; 1.164      ;
; -0.310 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[7]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.340      ; 1.184      ;
; -0.299 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[1]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.329      ; 1.184      ;
; -0.291 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_data[5]             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.326      ; 1.189      ;
; 0.187  ; reg_config:reg_config_inst|config_step.01          ; reg_config:reg_config_inst|config_step.01          ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.307      ;
; 0.208  ; reg_config:reg_config_inst|config_step.10          ; reg_config:reg_config_inst|config_step.00          ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.328      ;
; 0.221  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.341      ;
; 0.301  ; reg_config:reg_config_inst|config_step.01          ; reg_config:reg_config_inst|config_step.10          ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.421      ;
; 0.304  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.425      ;
; 0.306  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.427      ;
; 0.309  ; reg_config:reg_config_inst|config_step.00          ; reg_config:reg_config_inst|config_step.01          ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.429      ;
; 0.309  ; reg_config:reg_config_inst|config_step.01          ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.429      ;
; 0.310  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.431      ;
; 0.311  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.432      ;
; 0.314  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.435      ;
; 0.318  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.439      ;
; 0.318  ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.438      ;
; 0.318  ; reg_config:reg_config_inst|config_step.10          ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.438      ;
; 0.322  ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.442      ;
; 0.335  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[11]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.455      ;
; 0.336  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.456      ;
; 0.395  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.515      ;
; 0.402  ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.522      ;
; 0.407  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.527      ;
; 0.409  ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.529      ;
; 0.419  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.539      ;
; 0.426  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[20]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.547      ;
; 0.434  ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|i2c_data[19]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.035      ; 0.553      ;
; 0.448  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.568      ;
; 0.453  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.574      ;
; 0.459  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.580      ;
; 0.465  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.586      ;
; 0.466  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.587      ;
; 0.467  ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.587      ;
; 0.467  ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.587      ;
; 0.468  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.589      ;
; 0.469  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.590      ;
; 0.470  ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.590      ;
; 0.471  ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.591      ;
; 0.472  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.593      ;
; 0.485  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.605      ;
; 0.505  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.625      ;
; 0.507  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.627      ;
; 0.516  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.637      ;
; 0.519  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.640      ;
; 0.522  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.643      ;
; 0.525  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.646      ;
; 0.530  ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.650      ;
; 0.533  ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.653      ;
; 0.534  ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.654      ;
; 0.535  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.656      ;
; 0.536  ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.656      ;
; 0.537  ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.657      ;
; 0.538  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.659      ;
; 0.540  ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|i2c_data[15]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.661      ;
; 0.548  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.668      ;
; 0.548  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.668      ;
; 0.551  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.671      ;
; 0.553  ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.673      ;
; 0.553  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.673      ;
; 0.556  ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.676      ;
; 0.558  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.678      ;
; 0.558  ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|config_step.10          ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.678      ;
; 0.558  ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.679      ;
; 0.560  ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.680      ;
; 0.561  ; reg_config:reg_config_inst|reg_index[0]            ; reg_config:reg_config_inst|reg_index[3]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.682      ;
; 0.563  ; reg_config:reg_config_inst|reg_index[5]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.683      ;
; 0.565  ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|config_step.01          ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.685      ;
; 0.565  ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; reg_config:reg_config_inst|start                   ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.685      ;
; 0.567  ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.687      ;
; 0.569  ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|i2c_data[19]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.035      ; 0.688      ;
; 0.582  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.703      ;
; 0.585  ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.037      ; 0.706      ;
; 0.599  ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.719      ;
; 0.600  ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|reg_index[8]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.720      ;
; 0.602  ; reg_config:reg_config_inst|reg_index[1]            ; reg_config:reg_config_inst|reg_index[7]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.722      ;
; 0.614  ; reg_config:reg_config_inst|reg_index[2]            ; reg_config:reg_config_inst|reg_index[6]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.734      ;
; 0.617  ; reg_config:reg_config_inst|reg_index[4]            ; reg_config:reg_config_inst|i2c_data[11]            ; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 0.036      ; 0.737      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                           ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.068 ; reg_config:reg_config_inst|clock_20k         ; reg_config:reg_config_inst|clock_20k         ; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.050     ; 0.307      ;
; 0.075 ; reg_config:reg_config_inst|clock_20k         ; reg_config:reg_config_inst|clock_20k         ; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.050     ; 0.314      ;
; 0.304 ; power_on_delay:power_on_delay_inst|cnt2[15]  ; power_on_delay:power_on_delay_inst|cnt2[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; reg_config:reg_config_inst|clock_20k_cnt[15] ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; power_on_delay:power_on_delay_inst|cnt2[1]   ; power_on_delay:power_on_delay_inst|cnt2[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; power_on_delay:power_on_delay_inst|cnt2[3]   ; power_on_delay:power_on_delay_inst|cnt2[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; power_on_delay:power_on_delay_inst|cnt2[5]   ; power_on_delay:power_on_delay_inst|cnt2[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; power_on_delay:power_on_delay_inst|cnt2[11]  ; power_on_delay:power_on_delay_inst|cnt2[11]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; power_on_delay:power_on_delay_inst|cnt2[13]  ; power_on_delay:power_on_delay_inst|cnt2[13]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; reg_config:reg_config_inst|clock_20k_cnt[11] ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; reg_config:reg_config_inst|clock_20k_cnt[13] ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; power_on_delay:power_on_delay_inst|cnt2[7]   ; power_on_delay:power_on_delay_inst|cnt2[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; power_on_delay:power_on_delay_inst|cnt2[9]   ; power_on_delay:power_on_delay_inst|cnt2[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; power_on_delay:power_on_delay_inst|cnt2[2]   ; power_on_delay:power_on_delay_inst|cnt2[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; power_on_delay:power_on_delay_inst|cnt2[4]   ; power_on_delay:power_on_delay_inst|cnt2[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; power_on_delay:power_on_delay_inst|cnt2[8]   ; power_on_delay:power_on_delay_inst|cnt2[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; power_on_delay:power_on_delay_inst|cnt2[14]  ; power_on_delay:power_on_delay_inst|cnt2[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; reg_config:reg_config_inst|clock_20k_cnt[14] ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; power_on_delay:power_on_delay_inst|cnt2[10]  ; power_on_delay:power_on_delay_inst|cnt2[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; power_on_delay:power_on_delay_inst|cnt2[12]  ; power_on_delay:power_on_delay_inst|cnt2[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; reg_config:reg_config_inst|clock_20k_cnt[10] ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; reg_config:reg_config_inst|clock_20k_cnt[12] ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.317 ; power_on_delay:power_on_delay_inst|cnt2[0]   ; power_on_delay:power_on_delay_inst|cnt2[0]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.454 ; power_on_delay:power_on_delay_inst|cnt2[5]   ; power_on_delay:power_on_delay_inst|cnt2[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; power_on_delay:power_on_delay_inst|cnt2[1]   ; power_on_delay:power_on_delay_inst|cnt2[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; power_on_delay:power_on_delay_inst|cnt2[3]   ; power_on_delay:power_on_delay_inst|cnt2[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; power_on_delay:power_on_delay_inst|cnt2[13]  ; power_on_delay:power_on_delay_inst|cnt2[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; reg_config:reg_config_inst|clock_20k_cnt[13] ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; power_on_delay:power_on_delay_inst|cnt2[11]  ; power_on_delay:power_on_delay_inst|cnt2[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; reg_config:reg_config_inst|clock_20k_cnt[11] ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; power_on_delay:power_on_delay_inst|cnt2[7]   ; power_on_delay:power_on_delay_inst|cnt2[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; power_on_delay:power_on_delay_inst|cnt2[9]   ; power_on_delay:power_on_delay_inst|cnt2[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.464 ; power_on_delay:power_on_delay_inst|cnt2[0]   ; power_on_delay:power_on_delay_inst|cnt2[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; power_on_delay:power_on_delay_inst|cnt2[14]  ; power_on_delay:power_on_delay_inst|cnt2[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; reg_config:reg_config_inst|clock_20k_cnt[14] ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; power_on_delay:power_on_delay_inst|cnt2[2]   ; power_on_delay:power_on_delay_inst|cnt2[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; power_on_delay:power_on_delay_inst|cnt2[4]   ; power_on_delay:power_on_delay_inst|cnt2[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; power_on_delay:power_on_delay_inst|cnt2[8]   ; power_on_delay:power_on_delay_inst|cnt2[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; power_on_delay:power_on_delay_inst|cnt2[10]  ; power_on_delay:power_on_delay_inst|cnt2[11]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; power_on_delay:power_on_delay_inst|cnt2[12]  ; power_on_delay:power_on_delay_inst|cnt2[13]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; reg_config:reg_config_inst|clock_20k_cnt[10] ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; reg_config:reg_config_inst|clock_20k_cnt[12] ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; power_on_delay:power_on_delay_inst|cnt2[0]   ; power_on_delay:power_on_delay_inst|cnt2[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; power_on_delay:power_on_delay_inst|cnt2[6]   ; power_on_delay:power_on_delay_inst|cnt2[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; power_on_delay:power_on_delay_inst|cnt2[4]   ; power_on_delay:power_on_delay_inst|cnt2[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; power_on_delay:power_on_delay_inst|cnt2[2]   ; power_on_delay:power_on_delay_inst|cnt2[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; power_on_delay:power_on_delay_inst|cnt2[8]   ; power_on_delay:power_on_delay_inst|cnt2[10]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; power_on_delay:power_on_delay_inst|cnt2[12]  ; power_on_delay:power_on_delay_inst|cnt2[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; reg_config:reg_config_inst|clock_20k_cnt[12] ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; power_on_delay:power_on_delay_inst|cnt2[10]  ; power_on_delay:power_on_delay_inst|cnt2[12]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; reg_config:reg_config_inst|clock_20k_cnt[10] ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.517 ; power_on_delay:power_on_delay_inst|cnt2[5]   ; power_on_delay:power_on_delay_inst|cnt2[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; power_on_delay:power_on_delay_inst|cnt2[13]  ; power_on_delay:power_on_delay_inst|cnt2[15]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; reg_config:reg_config_inst|clock_20k_cnt[13] ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; power_on_delay:power_on_delay_inst|cnt2[1]   ; power_on_delay:power_on_delay_inst|cnt2[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; power_on_delay:power_on_delay_inst|cnt2[3]   ; power_on_delay:power_on_delay_inst|cnt2[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; power_on_delay:power_on_delay_inst|cnt2[11]  ; power_on_delay:power_on_delay_inst|cnt2[13]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; reg_config:reg_config_inst|clock_20k_cnt[11] ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; power_on_delay:power_on_delay_inst|cnt2[7]   ; power_on_delay:power_on_delay_inst|cnt2[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; power_on_delay:power_on_delay_inst|cnt2[9]   ; power_on_delay:power_on_delay_inst|cnt2[11]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.520 ; power_on_delay:power_on_delay_inst|cnt2[5]   ; power_on_delay:power_on_delay_inst|cnt2[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; power_on_delay:power_on_delay_inst|cnt2[3]   ; power_on_delay:power_on_delay_inst|cnt2[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; power_on_delay:power_on_delay_inst|cnt2[1]   ; power_on_delay:power_on_delay_inst|cnt2[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; power_on_delay:power_on_delay_inst|cnt2[11]  ; power_on_delay:power_on_delay_inst|cnt2[14]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; reg_config:reg_config_inst|clock_20k_cnt[11] ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                                               ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_v_sync_delay_2                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_v_sync_delay_3                                                                                                                                                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_b_for_y_18b[9]                                                                                                                                                    ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[9]                                                                                                                                                                           ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_h_sync_delay_2                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_h_sync_delay_3                                                                                                                                                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_h_sync_delay_1                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_h_sync_delay_2                                                                                                                                                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_v_sync_delay_1                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_v_sync_delay_2                                                                                                                                                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_v_sync_delay_3                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|o_v_sync                                                                                                                                                                                 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.211 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.331      ;
; 0.216 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.502      ;
; 0.227 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.513      ;
; 0.235 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.517      ;
; 0.236 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.518      ;
; 0.261 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_b_for_y_18b[8]                                                                                                                                                    ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[8]                                                                                                                                                                           ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.382      ;
; 0.262 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_b_for_y_18b[11]                                                                                                                                                   ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[11]                                                                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.382      ;
; 0.265 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_b_for_y_18b[10]                                                                                                                                                   ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[10]                                                                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.385      ;
; 0.267 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_h_sync_delay_3                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|o_h_sync                                                                                                                                                                                 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.271 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[17]                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|y_tmp[9]                                                                                                                                                                                 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.273 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.275 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.395      ;
; 0.289 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.420      ;
; 0.289 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.420      ;
; 0.295 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[12]                                                                                                                                                        ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[12]                                                                                                                                                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[10]                                                                                                                                                        ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[10]                                                                                                                                                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.428      ;
; 0.301 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.423      ;
; 0.302 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[7]                                                                                                                                                         ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[7]                                                                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.425      ;
; 0.305 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.306 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.428      ;
; 0.307 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.309 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                    ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.431      ;
; 0.309 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.431      ;
; 0.310 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.432      ;
; 0.311 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.593      ;
; 0.314 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.436      ;
; 0.315 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.315 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.316 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.319 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.440      ;
; 0.321 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.443      ;
; 0.355 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_b_for_y_18b[7]                                                                                                                                                    ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[7]                                                                                                                                                                           ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.476      ;
; 0.356 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.638      ;
; 0.359 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[7]                                                                                                                                                    ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[7]                                                                                                                                                                           ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.480      ;
; 0.359 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[11]                                                                                                                                                   ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[11]                                                                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.480      ;
; 0.361 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[8]                                                                                                                                                    ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[8]                                                                                                                                                                           ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.482      ;
; 0.361 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[8]                                                                                                                                                         ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[8]                                                                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.482      ;
; 0.363 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[11]                                                                                                                                                        ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[11]                                                                                                                                                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.484      ;
; 0.363 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[11]                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|y_tmp[3]                                                                                                                                                                                 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.484      ;
; 0.363 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[16]                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|y_tmp[8]                                                                                                                                                                                 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.484      ;
; 0.363 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[14]                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|y_tmp[6]                                                                                                                                                                                 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.484      ;
; 0.370 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.492      ;
; 0.370 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.492      ;
; 0.374 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[10]                                                                                                                                                   ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[10]                                                                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.495      ;
; 0.375 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.497      ;
; 0.376 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[13]                                                                                                                                                   ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[13]                                                                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.497      ;
; 0.376 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.498      ;
; 0.377 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[13]                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|y_tmp[5]                                                                                                                                                                                 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.498      ;
; 0.377 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.499      ;
; 0.377 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.499      ;
; 0.378 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[12]                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|y_tmp[4]                                                                                                                                                                                 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.499      ;
; 0.378 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[15]                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|y_tmp[7]                                                                                                                                                                                 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.499      ;
; 0.378 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[10]                                                                                                                                                       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|y_tmp[2]                                                                                                                                                                                 ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.499      ;
; 0.379 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.501      ;
; 0.387 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.508      ;
; 0.387 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.509      ;
; 0.399 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.520      ;
; 0.438 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.569      ;
; 0.443 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[12]                                                                                                                                                        ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[13]                                                                                                                                                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.564      ;
; 0.443 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.564      ;
; 0.443 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.564      ;
; 0.444 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[10]                                                                                                                                                        ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[11]                                                                                                                                                                         ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.565      ;
; 0.446 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.577      ;
; 0.448 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[15]                                                                                                                                                   ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[15]                                                                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.569      ;
; 0.449 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.580      ;
; 0.450 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.572      ;
; 0.453 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[12]                                                                                                                                                   ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[12]                                                                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.576      ;
; 0.455 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[7]                                                                                                                                                         ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[8]                                                                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.457 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[9]                                                                                                                                                    ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[9]                                                                                                                                                                           ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[7]                                                                                                                                                         ; rgb_to_ycbcr:rgb_to_ycbcr_m0|result_y_18b[9]                                                                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.461 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.583      ;
; 0.463 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.586      ;
; 0.467 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.589      ;
; 0.468 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.590      ;
; 0.470 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.592      ;
; 0.470 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.592      ;
; 0.471 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                     ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.593      ;
; 0.472 ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[14]                                                                                                                                                   ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[14]                                                                                                                                                                          ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.593      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK'                                                                                                                                                                          ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.307      ;
; 0.205 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.325      ;
; 0.299 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.419      ;
; 0.305 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.426      ;
; 0.308 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.428      ;
; 0.318 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.438      ;
; 0.371 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.491      ;
; 0.372 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.492      ;
; 0.373 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.493      ;
; 0.376 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.496      ;
; 0.379 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.499      ;
; 0.380 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.500      ;
; 0.382 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.502      ;
; 0.454 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.575      ;
; 0.457 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.577      ;
; 0.459 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.580      ;
; 0.463 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.584      ;
; 0.466 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.587      ;
; 0.479 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.599      ;
; 0.486 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.606      ;
; 0.517 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.638      ;
; 0.520 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.643      ;
; 0.526 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.646      ;
; 0.529 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.649      ;
; 0.529 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.649      ;
; 0.530 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.650      ;
; 0.532 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.652      ;
; 0.533 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.653      ;
; 0.534 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.654      ;
; 0.535 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.655      ;
; 0.537 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.657      ;
; 0.537 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.657      ;
; 0.538 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.658      ;
; 0.540 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.660      ;
; 0.560 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.680      ;
; 0.580 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.700      ;
; 0.583 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.703      ;
; 0.583 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.703      ;
; 0.583 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.703      ;
; 0.584 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.704      ;
; 0.584 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.704      ;
; 0.585 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.705      ;
; 0.586 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.706      ;
; 0.586 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.706      ;
; 0.586 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.706      ;
; 0.587 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.707      ;
; 0.587 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.707      ;
; 0.588 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.708      ;
; 0.589 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.709      ;
; 0.592 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.712      ;
; 0.594 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.714      ;
; 0.595 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.715      ;
; 0.596 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.716      ;
; 0.596 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.716      ;
; 0.596 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.716      ;
; 0.598 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.718      ;
; 0.599 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.719      ;
; 0.599 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.719      ;
; 0.600 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.720      ;
; 0.601 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.721      ;
; 0.603 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.723      ;
; 0.603 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.723      ;
; 0.604 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.724      ;
; 0.619 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.739      ;
; 0.624 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.744      ;
; 0.627 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.747      ;
; 0.628 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.748      ;
; 0.630 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.750      ;
; 0.644 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.764      ;
; 0.647 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.767      ;
; 0.649 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.769      ;
; 0.649 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; CLOCK        ; CLOCK       ; 0.000        ; 0.036      ; 0.769      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                           ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.336 ; system_ctrl:u_system_ctrl|sysrst_nr1 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.456      ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -2.378 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.890     ; 1.779      ;
; -2.378 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.890     ; 1.779      ;
; -2.378 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.890     ; 1.779      ;
; -2.378 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.890     ; 1.779      ;
; -2.378 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.890     ; 1.779      ;
; -2.378 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.890     ; 1.779      ;
; -2.378 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.890     ; 1.779      ;
; -2.320 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.895     ; 1.716      ;
; -2.320 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.895     ; 1.716      ;
; -2.320 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.895     ; 1.716      ;
; -2.320 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.895     ; 1.716      ;
; -2.320 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.895     ; 1.716      ;
; -2.310 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.894     ; 1.707      ;
; -2.310 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.894     ; 1.707      ;
; -2.310 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.894     ; 1.707      ;
; -2.310 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.894     ; 1.707      ;
; -2.310 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.894     ; 1.707      ;
; -2.310 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.894     ; 1.707      ;
; -2.310 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.894     ; 1.707      ;
; -2.264 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.747     ; 1.776      ;
; -2.264 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.747     ; 1.776      ;
; -2.264 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.747     ; 1.776      ;
; -2.264 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.747     ; 1.776      ;
; -2.264 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.747     ; 1.776      ;
; -2.264 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.747     ; 1.776      ;
; -2.264 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.747     ; 1.776      ;
; -2.264 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.747     ; 1.776      ;
; -2.264 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.747     ; 1.776      ;
; -2.264 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.747     ; 1.776      ;
; -2.264 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.747     ; 1.776      ;
; -2.264 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.747     ; 1.776      ;
; -2.264 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.747     ; 1.776      ;
; -2.264 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.747     ; 1.776      ;
; -2.264 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.747     ; 1.776      ;
; -2.264 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.747     ; 1.776      ;
; -2.227 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.747     ; 1.793      ;
; -2.194 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.894     ; 1.591      ;
; -2.194 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.894     ; 1.591      ;
; -2.194 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.894     ; 1.591      ;
; -2.194 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.894     ; 1.591      ;
; -2.194 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.894     ; 1.591      ;
; -2.194 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.894     ; 1.591      ;
; -2.194 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.894     ; 1.591      ;
; -1.551 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.850     ; 1.376      ;
; -1.551 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.850     ; 1.376      ;
; -1.551 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.850     ; 1.376      ;
; -1.551 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.850     ; 1.376      ;
; -1.551 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.850     ; 1.376      ;
; -1.551 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.850     ; 1.376      ;
; -1.551 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.850     ; 1.376      ;
; -1.476 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.855     ; 1.296      ;
; -1.476 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.855     ; 1.296      ;
; -1.476 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.855     ; 1.296      ;
; -1.476 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.855     ; 1.296      ;
; -1.476 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.855     ; 1.296      ;
; -1.460 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.281      ;
; -1.460 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.281      ;
; -1.460 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.281      ;
; -1.460 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.281      ;
; -1.460 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.281      ;
; -1.460 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.281      ;
; -1.460 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.281      ;
; -1.393 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.707     ; 1.329      ;
; -1.393 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.707     ; 1.329      ;
; -1.393 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.707     ; 1.329      ;
; -1.393 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.707     ; 1.329      ;
; -1.393 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.707     ; 1.329      ;
; -1.393 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.707     ; 1.329      ;
; -1.393 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.707     ; 1.329      ;
; -1.393 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.707     ; 1.329      ;
; -1.393 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.707     ; 1.329      ;
; -1.393 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.707     ; 1.329      ;
; -1.393 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.707     ; 1.329      ;
; -1.393 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.707     ; 1.329      ;
; -1.393 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.707     ; 1.329      ;
; -1.393 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.707     ; 1.329      ;
; -1.393 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.707     ; 1.329      ;
; -1.393 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.707     ; 1.329      ;
; -1.336 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.157      ;
; -1.336 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.157      ;
; -1.336 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.157      ;
; -1.336 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.157      ;
; -1.336 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.157      ;
; -1.336 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.157      ;
; -1.336 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.157      ;
; -1.330 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.707     ; 1.320      ;
; -1.306 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.850     ; 1.131      ;
; -1.306 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.850     ; 1.131      ;
; -1.306 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.850     ; 1.131      ;
; -1.306 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.850     ; 1.131      ;
; -1.306 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.850     ; 1.131      ;
; -1.306 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.850     ; 1.131      ;
; -1.306 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.850     ; 1.131      ;
; -1.231 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.855     ; 1.051      ;
; -1.231 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.855     ; 1.051      ;
; -1.231 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.855     ; 1.051      ;
; -1.231 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.855     ; 1.051      ;
; -1.231 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.855     ; 1.051      ;
; -1.215 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.036      ;
; -1.215 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.854     ; 1.036      ;
+--------+--------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'reg_config:reg_config_inst|clock_20k'                                                                                                                                                                                                    ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.402 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_conf_done_reg       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.056      ; 1.367      ;
; -0.362 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[0]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.077      ; 1.348      ;
; -0.334 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.079      ; 1.322      ;
; -0.329 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[1]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.078      ; 1.316      ;
; -0.329 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[2]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.078      ; 1.316      ;
; -0.329 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[3]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.078      ; 1.316      ;
; -0.329 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[4]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.078      ; 1.316      ;
; -0.329 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[5]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.078      ; 1.316      ;
; -0.329 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[6]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.078      ; 1.316      ;
; -0.329 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[7]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.078      ; 1.316      ;
; -0.329 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[8]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.078      ; 1.316      ;
; -0.324 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.078      ; 1.311      ;
; -0.324 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.078      ; 1.311      ;
; -0.308 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.00          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.078      ; 1.295      ;
; -0.308 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.01          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.078      ; 1.295      ;
; -0.308 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|start                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.078      ; 1.295      ;
; -0.308 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.10          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.078      ; 1.295      ;
; -0.284 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.078      ; 1.271      ;
; -0.284 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.078      ; 1.271      ;
; -0.284 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.078      ; 1.271      ;
; -0.284 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.078      ; 1.271      ;
; -0.284 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.078      ; 1.271      ;
; -0.284 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.002        ; 1.078      ; 1.271      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.426 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.026      ; 1.497      ;
; 0.426 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.026      ; 1.497      ;
; 0.426 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.026      ; 1.497      ;
; 0.426 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.026      ; 1.497      ;
; 0.426 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.026      ; 1.497      ;
; 0.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.029      ; 1.496      ;
; 0.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.029      ; 1.496      ;
; 0.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.029      ; 1.496      ;
; 0.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.029      ; 1.496      ;
; 0.430 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.029      ; 1.496      ;
; 0.453 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.042      ; 1.486      ;
; 0.453 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.042      ; 1.486      ;
; 0.462 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.050      ; 1.485      ;
; 0.462 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.050      ; 1.485      ;
; 0.462 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.050      ; 1.485      ;
; 0.476 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.064      ; 1.485      ;
; 0.476 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.064      ; 1.485      ;
; 0.476 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.064      ; 1.485      ;
; 0.476 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.064      ; 1.485      ;
; 0.476 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.064      ; 1.485      ;
; 0.476 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.064      ; 1.485      ;
; 0.476 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.064      ; 1.485      ;
; 0.476 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.064      ; 1.485      ;
; 0.500 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.087      ; 1.484      ;
; 0.500 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.087      ; 1.484      ;
; 0.500 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.087      ; 1.484      ;
; 0.500 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.087      ; 1.484      ;
; 0.502 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.090      ; 1.485      ;
; 0.509 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.096      ; 1.484      ;
; 0.509 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.096      ; 1.484      ;
; 0.509 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.096      ; 1.484      ;
; 0.509 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.096      ; 1.484      ;
; 0.509 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.096      ; 1.484      ;
; 0.509 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.096      ; 1.484      ;
; 0.524 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.111      ; 1.484      ;
; 0.524 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.111      ; 1.484      ;
; 0.524 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.111      ; 1.484      ;
; 0.524 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.111      ; 1.484      ;
; 0.559 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.144      ; 1.482      ;
; 0.576 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.152      ; 1.473      ;
; 0.576 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.153      ; 1.474      ;
; 0.576 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.152      ; 1.473      ;
; 0.576 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.153      ; 1.474      ;
; 0.576 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.152      ; 1.473      ;
; 0.576 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.153      ; 1.474      ;
; 0.576 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.152      ; 1.473      ;
; 0.576 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.153      ; 1.474      ;
; 0.576 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.152      ; 1.473      ;
; 0.576 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.153      ; 1.474      ;
; 0.576 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.152      ; 1.473      ;
; 0.576 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.153      ; 1.474      ;
; 0.576 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.152      ; 1.473      ;
; 0.576 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.153      ; 1.474      ;
; 0.576 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.152      ; 1.473      ;
; 0.576 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.153      ; 1.474      ;
; 0.576 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.153      ; 1.474      ;
; 0.576 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.153      ; 1.474      ;
; 0.576 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.153      ; 1.474      ;
; 0.576 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.153      ; 1.474      ;
; 0.576 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.153      ; 1.474      ;
; 0.576 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.153      ; 1.474      ;
; 0.576 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.153      ; 1.474      ;
; 0.576 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.153      ; 1.474      ;
; 0.591 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.167      ; 1.473      ;
; 0.591 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.167      ; 1.473      ;
; 0.591 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.167      ; 1.473      ;
; 0.591 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.167      ; 1.473      ;
; 0.591 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.167      ; 1.473      ;
; 0.591 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 1.000        ; 1.167      ; 1.473      ;
+-------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                       ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                              ; Launch Clock ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 1.816 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.770      ;
; 1.816 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.770      ;
; 1.911 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.675      ;
; 1.911 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.675      ;
; 1.970 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.616      ;
; 1.970 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.616      ;
; 1.973 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.613      ;
; 1.973 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.613      ;
; 1.986 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.600      ;
; 1.986 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.600      ;
; 2.048 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.538      ;
; 2.048 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.538      ;
; 2.050 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.536      ;
; 2.050 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.536      ;
; 2.053 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.533      ;
; 2.053 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.533      ;
; 2.054 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.532      ;
; 2.054 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.532      ;
; 2.075 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.511      ;
; 2.075 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.511      ;
; 2.077 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.509      ;
; 2.077 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.509      ;
; 2.113 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.473      ;
; 2.113 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.473      ;
; 2.131 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.455      ;
; 2.131 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.455      ;
; 2.146 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.440      ;
; 2.146 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.440      ;
; 2.147 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.439      ;
; 2.147 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.439      ;
; 2.149 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.437      ;
; 2.149 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.437      ;
; 2.164 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.422      ;
; 2.164 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.422      ;
; 2.186 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.400      ;
; 2.186 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.400      ;
; 2.207 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.379      ;
; 2.207 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.379      ;
; 2.216 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.370      ;
; 2.216 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.370      ;
; 2.234 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.352      ;
; 2.234 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.352      ;
; 2.302 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.284      ;
; 2.302 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.284      ;
; 2.327 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.259      ;
; 2.327 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -1.351     ; 1.259      ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 2.923 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.076     ; 1.988      ;
; 2.923 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.076     ; 1.988      ;
; 2.923 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.076     ; 1.988      ;
; 2.923 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.076     ; 1.988      ;
; 3.124 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.078     ; 1.785      ;
; 3.124 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.078     ; 1.785      ;
; 3.124 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.078     ; 1.785      ;
; 3.132 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.084     ; 1.771      ;
; 3.132 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.084     ; 1.771      ;
; 3.132 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.084     ; 1.771      ;
; 3.132 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.084     ; 1.771      ;
; 3.132 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.084     ; 1.771      ;
; 3.132 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.084     ; 1.771      ;
; 3.132 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.084     ; 1.771      ;
; 3.132 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.084     ; 1.771      ;
; 3.132 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.084     ; 1.771      ;
; 3.132 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.084     ; 1.771      ;
; 3.135 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.077     ; 1.775      ;
; 3.135 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.077     ; 1.775      ;
; 3.135 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.077     ; 1.775      ;
; 3.135 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.077     ; 1.775      ;
; 3.135 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.077     ; 1.775      ;
; 3.135 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.077     ; 1.775      ;
; 3.135 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.077     ; 1.775      ;
; 3.135 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.077     ; 1.775      ;
; 3.135 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.077     ; 1.775      ;
; 3.135 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.077     ; 1.775      ;
; 3.135 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.077     ; 1.775      ;
; 3.135 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.077     ; 1.775      ;
; 3.137 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.077     ; 1.773      ;
; 3.137 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.077     ; 1.773      ;
; 3.137 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.077     ; 1.773      ;
; 3.137 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.077     ; 1.773      ;
; 3.137 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.077     ; 1.773      ;
; 3.137 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.077     ; 1.773      ;
; 3.137 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.077     ; 1.773      ;
; 3.137 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.077     ; 1.773      ;
; 3.137 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.077     ; 1.773      ;
; 3.137 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[2]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.077     ; 1.773      ;
; 3.144 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.076     ; 1.767      ;
; 3.144 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.076     ; 1.767      ;
; 3.154 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.083     ; 1.750      ;
; 3.154 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.083     ; 1.750      ;
; 3.154 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.083     ; 1.750      ;
; 3.154 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.083     ; 1.750      ;
; 3.154 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.083     ; 1.750      ;
; 3.184 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.080     ; 1.723      ;
; 3.193 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.078     ; 1.716      ;
; 3.193 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.078     ; 1.716      ;
; 3.193 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.078     ; 1.716      ;
; 3.193 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.078     ; 1.716      ;
; 3.193 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.078     ; 1.716      ;
; 3.193 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.078     ; 1.716      ;
; 3.193 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.078     ; 1.716      ;
; 3.193 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.078     ; 1.716      ;
; 3.318 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.087     ; 1.582      ;
; 3.318 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.087     ; 1.582      ;
; 3.318 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.087     ; 1.582      ;
; 3.318 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.087     ; 1.582      ;
; 3.318 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.104      ; 1.773      ;
; 3.319 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.077     ; 1.591      ;
; 3.319 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.077     ; 1.591      ;
; 3.319 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.077     ; 1.591      ;
; 3.319 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.077     ; 1.591      ;
; 3.319 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.077     ; 1.591      ;
; 3.319 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.077     ; 1.591      ;
; 3.319 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.077     ; 1.591      ;
; 3.327 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.119      ; 1.779      ;
; 3.352 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.069      ; 1.672      ;
; 3.352 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.069      ; 1.672      ;
; 3.352 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.069      ; 1.672      ;
; 3.352 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.069      ; 1.672      ;
; 3.352 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.069      ; 1.672      ;
; 3.352 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.069      ; 1.672      ;
; 3.352 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.069      ; 1.672      ;
; 3.352 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.069      ; 1.672      ;
; 3.352 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.069      ; 1.672      ;
; 3.352 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.069      ; 1.672      ;
; 3.352 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.069      ; 1.672      ;
; 3.352 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.069      ; 1.672      ;
; 3.352 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.069      ; 1.672      ;
; 3.352 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.069      ; 1.672      ;
; 3.352 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.069      ; 1.672      ;
; 3.352 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.069      ; 1.672      ;
; 3.388 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; 0.069      ; 1.690      ;
; 3.424 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.066     ; 1.497      ;
; 3.424 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 1.495      ;
; 3.424 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 1.495      ;
; 3.424 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 1.495      ;
; 3.424 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 1.495      ;
; 3.424 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 1.495      ;
; 3.424 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.067     ; 1.496      ;
; 3.424 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 1.495      ;
; 3.424 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 1.495      ;
; 3.424 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.068     ; 1.495      ;
; 3.424 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.067     ; 1.496      ;
; 3.424 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.066     ; 1.497      ;
; 3.424 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.067     ; 1.496      ;
; 3.424 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[0]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.066     ; 1.497      ;
; 3.424 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                   ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.066     ; 1.497      ;
+-------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+--------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                      ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 39.715 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.046     ; 1.892      ;
; 40.642 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.034     ; 0.977      ;
; 40.642 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.034     ; 0.977      ;
; 40.642 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.034     ; 0.977      ;
; 40.642 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.034     ; 0.977      ;
; 40.642 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.034     ; 0.977      ;
; 40.642 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.034     ; 0.977      ;
; 40.642 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.034     ; 0.977      ;
; 40.642 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.034     ; 0.977      ;
; 40.642 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.034     ; 0.977      ;
; 40.642 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.034     ; 0.977      ;
; 40.642 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.034     ; 0.977      ;
; 40.642 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.034     ; 0.977      ;
; 40.642 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.034     ; 0.977      ;
; 40.642 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.034     ; 0.977      ;
; 40.642 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.034     ; 0.977      ;
; 40.642 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.034     ; 0.977      ;
+--------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'reg_config:reg_config_inst|clock_20k'                                                                                                                                                                                                     ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                          ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.401 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.338      ; 1.091      ;
; -0.401 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.338      ; 1.091      ;
; -0.401 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.338      ; 1.091      ;
; -0.401 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.338      ; 1.091      ;
; -0.401 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.338      ; 1.091      ;
; -0.401 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.338      ; 1.091      ;
; -0.383 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.00          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.337      ; 1.108      ;
; -0.383 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.01          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.337      ; 1.108      ;
; -0.383 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|start                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.337      ; 1.108      ;
; -0.383 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|config_step.10          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.337      ; 1.108      ;
; -0.375 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.337      ; 1.116      ;
; -0.375 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|sclk         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.337      ; 1.116      ;
; -0.374 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[1]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.337      ; 1.117      ;
; -0.374 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[2]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.337      ; 1.117      ;
; -0.374 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[3]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.337      ; 1.117      ;
; -0.374 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[4]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.337      ; 1.117      ;
; -0.374 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[5]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.337      ; 1.117      ;
; -0.374 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[6]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.337      ; 1.117      ;
; -0.374 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[7]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.337      ; 1.117      ;
; -0.374 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[8]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.337      ; 1.117      ;
; -0.366 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.338      ; 1.126      ;
; -0.339 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_index[0]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.336      ; 1.151      ;
; -0.293 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|reg_conf_done_reg       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k ; 0.000        ; 1.315      ; 1.176      ;
+--------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CMOS_PCLK'                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.261 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.425      ; 1.328      ;
; -0.261 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.425      ; 1.328      ;
; -0.261 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.425      ; 1.328      ;
; -0.261 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.425      ; 1.328      ;
; -0.261 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.425      ; 1.328      ;
; -0.261 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.425      ; 1.328      ;
; -0.245 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.410      ; 1.329      ;
; -0.245 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.410      ; 1.329      ;
; -0.245 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.410      ; 1.329      ;
; -0.245 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.410      ; 1.329      ;
; -0.245 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.410      ; 1.329      ;
; -0.245 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.410      ; 1.329      ;
; -0.245 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.410      ; 1.329      ;
; -0.245 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.410      ; 1.329      ;
; -0.245 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.410      ; 1.329      ;
; -0.245 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.410      ; 1.329      ;
; -0.245 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.410      ; 1.329      ;
; -0.245 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.410      ; 1.329      ;
; -0.245 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.410      ; 1.329      ;
; -0.245 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.410      ; 1.329      ;
; -0.245 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.410      ; 1.329      ;
; -0.245 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.410      ; 1.329      ;
; -0.244 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.408      ; 1.328      ;
; -0.244 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.408      ; 1.328      ;
; -0.244 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.408      ; 1.328      ;
; -0.244 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.408      ; 1.328      ;
; -0.244 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.408      ; 1.328      ;
; -0.244 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.408      ; 1.328      ;
; -0.244 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.408      ; 1.328      ;
; -0.244 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.408      ; 1.328      ;
; -0.229 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.401      ; 1.336      ;
; -0.191 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.366      ; 1.339      ;
; -0.191 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.366      ; 1.339      ;
; -0.191 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.366      ; 1.339      ;
; -0.191 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.366      ; 1.339      ;
; -0.176 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.351      ; 1.339      ;
; -0.176 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.351      ; 1.339      ;
; -0.176 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.351      ; 1.339      ;
; -0.176 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.351      ; 1.339      ;
; -0.176 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.351      ; 1.339      ;
; -0.176 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.351      ; 1.339      ;
; -0.170 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.344      ; 1.338      ;
; -0.167 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.341      ; 1.338      ;
; -0.167 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.341      ; 1.338      ;
; -0.167 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.341      ; 1.338      ;
; -0.167 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.341      ; 1.338      ;
; -0.141 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.317      ; 1.340      ;
; -0.141 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.317      ; 1.340      ;
; -0.141 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.317      ; 1.340      ;
; -0.141 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.317      ; 1.340      ;
; -0.141 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.317      ; 1.340      ;
; -0.141 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.317      ; 1.340      ;
; -0.141 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.317      ; 1.340      ;
; -0.141 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.317      ; 1.340      ;
; -0.126 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.302      ; 1.340      ;
; -0.126 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.302      ; 1.340      ;
; -0.126 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.302      ; 1.340      ;
; -0.119 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.295      ; 1.340      ;
; -0.119 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.295      ; 1.340      ;
; -0.096 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.281      ; 1.349      ;
; -0.096 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.281      ; 1.349      ;
; -0.096 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.281      ; 1.349      ;
; -0.096 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.281      ; 1.349      ;
; -0.096 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.281      ; 1.349      ;
; -0.092 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.277      ; 1.349      ;
; -0.092 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.277      ; 1.349      ;
; -0.092 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.277      ; 1.349      ;
; -0.092 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.277      ; 1.349      ;
; -0.092 ; system_ctrl:u_system_ctrl|sysrst_nr2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK   ; 0.000        ; 1.277      ; 1.349      ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.684 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.240      ; 1.008      ;
; 0.694 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 1.002      ;
; 0.708 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.828      ;
; 0.708 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.828      ;
; 0.708 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.828      ;
; 0.708 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.828      ;
; 0.708 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.828      ;
; 0.708 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.828      ;
; 0.708 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.828      ;
; 0.829 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.947      ;
; 0.829 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.947      ;
; 0.829 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.947      ;
; 0.829 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.947      ;
; 0.829 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.947      ;
; 0.829 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.947      ;
; 0.829 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.947      ;
; 0.829 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.947      ;
; 0.837 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 0.954      ;
; 0.847 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.240      ; 1.171      ;
; 0.857 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.224      ; 1.165      ;
; 0.860 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.981      ;
; 0.860 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.981      ;
; 0.860 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.981      ;
; 0.860 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.981      ;
; 0.860 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.981      ;
; 0.871 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.991      ;
; 0.871 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.991      ;
; 0.871 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.991      ;
; 0.871 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.991      ;
; 0.871 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.991      ;
; 0.871 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.991      ;
; 0.871 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.991      ;
; 0.876 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.996      ;
; 0.876 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.996      ;
; 0.881 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.001      ;
; 0.881 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.001      ;
; 0.881 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.001      ;
; 0.881 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.001      ;
; 0.881 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.001      ;
; 0.881 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.001      ;
; 0.881 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.001      ;
; 0.881 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.001      ;
; 0.881 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.001      ;
; 0.881 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.001      ;
; 0.882 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.002      ;
; 0.882 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.002      ;
; 0.882 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.002      ;
; 0.882 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.002      ;
; 0.882 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.002      ;
; 0.882 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.002      ;
; 0.882 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.002      ;
; 0.882 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.002      ;
; 0.882 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.002      ;
; 0.882 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.002      ;
; 0.885 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.004      ;
; 0.885 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.004      ;
; 0.885 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.004      ;
; 0.885 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.004      ;
; 0.885 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.004      ;
; 0.885 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.004      ;
; 0.885 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.004      ;
; 0.885 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.004      ;
; 0.885 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.004      ;
; 0.885 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.004      ;
; 0.885 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.004      ;
; 0.885 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 1.004      ;
; 0.896 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 1.014      ;
; 0.896 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 1.014      ;
; 0.896 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 1.014      ;
; 0.898 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 1.085      ;
; 0.898 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 1.085      ;
; 0.898 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 1.085      ;
; 0.898 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 1.085      ;
; 0.898 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 1.085      ;
; 0.898 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 1.085      ;
; 0.898 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 1.085      ;
; 0.905 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.287      ; 1.296      ;
; 0.910 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.271      ; 1.285      ;
; 0.992 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 1.110      ;
; 0.992 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 1.110      ;
; 0.992 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 1.110      ;
; 0.992 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 1.110      ;
; 0.992 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 1.110      ;
; 0.992 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 1.110      ;
; 0.992 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 1.110      ;
; 0.992 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 1.110      ;
; 1.000 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 1.117      ;
; 1.023 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.144      ;
; 1.023 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.144      ;
; 1.023 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.144      ;
; 1.023 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.144      ;
; 1.023 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 1.144      ;
; 1.034 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.219      ;
; 1.034 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.219      ;
; 1.034 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.219      ;
; 1.034 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.219      ;
; 1.034 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.219      ;
; 1.034 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.219      ;
; 1.034 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.219      ;
; 1.034 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.219      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+-------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                      ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.709 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.832      ;
; 0.709 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.832      ;
; 0.709 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.832      ;
; 0.709 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.832      ;
; 0.709 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.832      ;
; 0.709 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.832      ;
; 0.709 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.832      ;
; 0.709 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.832      ;
; 0.709 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[8]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.832      ;
; 0.709 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[9]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.832      ;
; 0.709 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[10] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.832      ;
; 0.709 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[11] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.832      ;
; 0.709 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[12] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.832      ;
; 0.709 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[13] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.832      ;
; 0.709 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[14] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.832      ;
; 0.709 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k_cnt[15] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.832      ;
; 1.518 ; power_on_delay:power_on_delay_inst|camera_rstn_reg ; reg_config:reg_config_inst|clock_20k         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.638      ;
+-------+----------------------------------------------------+----------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                                                                                                                               ; Launch Clock                                                          ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 1.187 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.422     ; 0.981      ;
; 1.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.423     ; 0.974      ;
; 1.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.423     ; 0.974      ;
; 1.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.423     ; 0.974      ;
; 1.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.423     ; 0.974      ;
; 1.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.423     ; 0.974      ;
; 1.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.423     ; 0.974      ;
; 1.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.423     ; 0.974      ;
; 1.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.423     ; 0.974      ;
; 1.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.423     ; 0.974      ;
; 1.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.423     ; 0.974      ;
; 1.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.423     ; 0.974      ;
; 1.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.423     ; 0.974      ;
; 1.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.423     ; 0.974      ;
; 1.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.423     ; 0.974      ;
; 1.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.423     ; 0.974      ;
; 1.195 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.423     ; 0.974      ;
; 1.199 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 0.828      ;
; 1.199 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 0.828      ;
; 1.199 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 0.828      ;
; 1.199 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 0.828      ;
; 1.199 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 0.828      ;
; 1.199 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 0.828      ;
; 1.199 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 0.828      ;
; 1.311 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.568     ; 0.939      ;
; 1.311 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.568     ; 0.939      ;
; 1.311 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.568     ; 0.939      ;
; 1.311 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.568     ; 0.939      ;
; 1.311 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.568     ; 0.939      ;
; 1.311 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.568     ; 0.939      ;
; 1.311 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.568     ; 0.939      ;
; 1.320 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.569     ; 0.947      ;
; 1.320 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.569     ; 0.947      ;
; 1.320 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.569     ; 0.947      ;
; 1.320 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.569     ; 0.947      ;
; 1.320 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.569     ; 0.947      ;
; 1.358 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.423     ; 1.137      ;
; 1.358 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.423     ; 1.137      ;
; 1.358 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.423     ; 1.137      ;
; 1.358 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.423     ; 1.137      ;
; 1.358 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.423     ; 1.137      ;
; 1.358 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.423     ; 1.137      ;
; 1.358 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.423     ; 1.137      ;
; 1.358 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.423     ; 1.137      ;
; 1.358 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.423     ; 1.137      ;
; 1.358 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.423     ; 1.137      ;
; 1.358 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.423     ; 1.137      ;
; 1.358 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.423     ; 1.137      ;
; 1.358 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.423     ; 1.137      ;
; 1.358 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.423     ; 1.137      ;
; 1.358 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.423     ; 1.137      ;
; 1.358 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.423     ; 1.137      ;
; 1.361 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.422     ; 1.155      ;
; 1.362 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 0.991      ;
; 1.362 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 0.991      ;
; 1.362 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 0.991      ;
; 1.362 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 0.991      ;
; 1.362 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 0.991      ;
; 1.362 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 0.991      ;
; 1.362 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.567     ; 0.991      ;
; 1.375 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.563     ; 1.008      ;
; 1.375 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.563     ; 1.008      ;
; 1.375 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.563     ; 1.008      ;
; 1.375 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.563     ; 1.008      ;
; 1.375 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.563     ; 1.008      ;
; 1.375 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.563     ; 1.008      ;
; 1.375 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.563     ; 1.008      ;
; 1.474 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.568     ; 1.102      ;
; 1.474 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.568     ; 1.102      ;
; 1.474 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.568     ; 1.102      ;
; 1.474 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity5a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.568     ; 1.102      ;
; 1.474 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.568     ; 1.102      ;
; 1.474 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.568     ; 1.102      ;
; 1.474 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.568     ; 1.102      ;
; 1.483 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.569     ; 1.110      ;
; 1.483 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.569     ; 1.110      ;
; 1.483 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.569     ; 1.110      ;
; 1.483 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.569     ; 1.110      ;
; 1.483 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.569     ; 1.110      ;
; 1.499 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.473     ; 1.210      ;
; 1.504 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; -0.361     ; 1.327      ;
; 1.504 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; -0.361     ; 1.327      ;
; 1.504 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; -0.361     ; 1.327      ;
; 1.522 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.474     ; 1.218      ;
; 1.522 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.474     ; 1.218      ;
; 1.522 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.474     ; 1.218      ;
; 1.522 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.474     ; 1.218      ;
; 1.522 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.474     ; 1.218      ;
; 1.522 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.474     ; 1.218      ;
; 1.522 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.474     ; 1.218      ;
; 1.522 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.474     ; 1.218      ;
; 1.522 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.474     ; 1.218      ;
; 1.522 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.474     ; 1.218      ;
; 1.522 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.474     ; 1.218      ;
; 1.522 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.474     ; 1.218      ;
; 1.522 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.474     ; 1.218      ;
; 1.522 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.474     ; 1.218      ;
; 1.522 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.474     ; 1.218      ;
; 1.522 ; system_ctrl:u_system_ctrl|sysrst_nr2                                                                 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.040       ; -0.474     ; 1.218      ;
; 1.538 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; -0.563     ; 1.171      ;
+-------+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                              ; Launch Clock ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 2.086 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.168      ;
; 2.086 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.168      ;
; 2.110 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.192      ;
; 2.110 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.192      ;
; 2.118 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.200      ;
; 2.118 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.200      ;
; 2.128 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.210      ;
; 2.128 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.210      ;
; 2.171 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.253      ;
; 2.171 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.253      ;
; 2.183 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.265      ;
; 2.183 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.265      ;
; 2.217 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.299      ;
; 2.217 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.299      ;
; 2.227 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.309      ;
; 2.227 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.309      ;
; 2.229 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.311      ;
; 2.229 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.311      ;
; 2.231 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.313      ;
; 2.231 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.313      ;
; 2.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.330      ;
; 2.248 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.330      ;
; 2.256 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.338      ;
; 2.256 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.338      ;
; 2.264 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.346      ;
; 2.264 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.346      ;
; 2.273 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.355      ;
; 2.273 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.355      ;
; 2.286 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.368      ;
; 2.286 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.368      ;
; 2.291 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.373      ;
; 2.291 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.373      ;
; 2.313 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.395      ;
; 2.313 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.395      ;
; 2.325 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.407      ;
; 2.325 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.407      ;
; 2.326 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.408      ;
; 2.326 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.408      ;
; 2.328 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.410      ;
; 2.328 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.410      ;
; 2.330 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.412      ;
; 2.330 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16] ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.412      ;
; 2.373 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.455      ;
; 2.373 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.455      ;
; 2.445 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr1 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.527      ;
; 2.445 ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]  ; system_ctrl:u_system_ctrl|sysrst_nr2 ; CLOCK        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.102     ; 1.527      ;
+-------+---------------------------------------------------------------+--------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CMOS_PCLK'                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                                                                                                                                                                ;
+--------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; CMOS_PCLK ; Rise       ; CMOS_PCLK                                                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                               ;
; -0.323 ; -0.093       ; 0.230          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0 ;
; -0.323 ; -0.093       ; 0.230          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg       ;
; -0.321 ; -0.091       ; 0.230          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; -0.310 ; -0.126       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                             ;
; -0.310 ; -0.126       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                             ;
; -0.310 ; -0.126       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                             ;
; -0.310 ; -0.126       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                             ;
; -0.310 ; -0.126       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                               ;
; -0.310 ; -0.126       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                                ;
; -0.304 ; -0.120       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                             ;
; -0.304 ; -0.120       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                                            ;
; -0.304 ; -0.120       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                                            ;
; -0.304 ; -0.120       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                                            ;
; -0.304 ; -0.120       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                                            ;
; -0.304 ; -0.120       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                                            ;
; -0.304 ; -0.120       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                                            ;
; -0.304 ; -0.120       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                             ;
; -0.304 ; -0.120       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                             ;
; -0.304 ; -0.120       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                             ;
; -0.304 ; -0.120       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                             ;
; -0.304 ; -0.120       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                             ;
; -0.304 ; -0.120       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                             ;
; -0.304 ; -0.120       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                             ;
; -0.304 ; -0.120       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                             ;
; -0.304 ; -0.120       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                             ;
; -0.301 ; -0.117       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                                         ;
; -0.301 ; -0.117       ; 0.184          ; Low Pulse Width ; CMOS_PCLK ; Rise       ; CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                                         ;
+--------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'reg_config:reg_config_inst|clock_20k'                                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.00          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.01          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.10          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|sclk         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[10]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[11]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[12]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[13]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[15]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[16]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[17]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[18]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[19]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[20]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[21]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[22]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[4]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[5]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[6]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[7]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[8]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[9]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_conf_done_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[8]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|start                   ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.00          ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.01          ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|config_step.10          ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[0]             ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[10]            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[11]            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[12]            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[13]            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[15]            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[16]            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[17]            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[18]            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[19]            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[1]             ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[20]            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[21]            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[22]            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[6]             ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[8]             ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[9]             ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[0]            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[1]            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[2]            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[3]            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[4]            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[5]            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[6]            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[7]            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_index[8]            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|start                   ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|sclk         ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[2]             ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[3]             ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[4]             ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[5]             ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[7]             ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|reg_conf_done_reg       ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0] ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1] ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2] ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3] ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4] ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5] ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|reg_sdat     ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|sclk         ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_com:u1|tr_end       ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; reg_config:reg_config_inst|clock_20k ; Rise       ; reg_config:reg_config_inst|i2c_data[0]             ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_address_reg0    ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_we_reg          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~porta_datain_reg0     ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0    ;
; 4.756 ; 4.972        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Fall       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[0]   ;
; 4.783 ; 4.967        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8]   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_req                                                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[0] ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[4] ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[9] ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[0]                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[1]                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[2]                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[4]                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[5]                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[7]                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[8]                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[0]                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[1]                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[2]                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[7]                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[8]                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                                                  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                                  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                                                  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                                  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[8]                                                                                                 ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink                                                                                                  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[0]                                                                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[10]                                                                                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[11]                                                                                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[12]                                                                                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[13]                                                                                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[14]                                                                                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[15]                                                                                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[1]                                                                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[2]                                                                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[3]                                                                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[4]                                                                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[5]                                                                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[6]                                                                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[7]                                                                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[8]                                                                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[9]                                                                                                ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                                ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                                ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000                                                                                                                                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010                                                                                                                                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.426 ; 7.642        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                       ;
; 7.426 ; 7.642        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                       ;
; 7.426 ; 7.642        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                       ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 7.449 ; 7.665        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                       ;
; 7.449 ; 7.665        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                      ;
; 7.449 ; 7.665        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                       ;
; 7.449 ; 7.665        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                       ;
; 7.449 ; 7.665        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                       ;
; 7.449 ; 7.665        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                       ;
; 7.449 ; 7.665        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                       ;
; 7.449 ; 7.665        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                       ;
; 7.449 ; 7.665        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                       ;
; 7.449 ; 7.665        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                       ;
; 7.449 ; 7.665        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                       ;
; 7.451 ; 7.667        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                      ;
; 7.451 ; 7.667        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                       ;
; 7.451 ; 7.667        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                       ;
; 7.451 ; 7.667        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                       ;
; 7.451 ; 7.667        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                       ;
; 7.451 ; 7.667        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                       ;
; 7.451 ; 7.667        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                       ;
; 7.451 ; 7.667        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                       ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_b_for_y_18b[10]                                                                                                                                                                     ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_b_for_y_18b[11]                                                                                                                                                                     ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_b_for_y_18b[7]                                                                                                                                                                      ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_b_for_y_18b[8]                                                                                                                                                                      ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                          ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                         ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                         ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                         ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                         ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                         ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                         ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                          ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                          ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                          ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                          ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                          ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                          ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                          ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                          ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                          ;
; 7.490 ; 7.706        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[10]                                                                                                                                                                          ;
; 7.490 ; 7.706        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[11]                                                                                                                                                                          ;
; 7.490 ; 7.706        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[12]                                                                                                                                                                          ;
; 7.490 ; 7.706        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[13]                                                                                                                                                                          ;
; 7.490 ; 7.706        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[14]                                                                                                                                                                          ;
; 7.490 ; 7.706        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[15]                                                                                                                                                                          ;
; 7.490 ; 7.706        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[16]                                                                                                                                                                          ;
; 7.490 ; 7.706        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[7]                                                                                                                                                                           ;
; 7.490 ; 7.706        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[8]                                                                                                                                                                           ;
; 7.490 ; 7.706        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_0_18b[9]                                                                                                                                                                           ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[10]                                                                                                                                                                          ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[11]                                                                                                                                                                          ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[12]                                                                                                                                                                          ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[7]                                                                                                                                                                           ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[8]                                                                                                                                                                           ;
; 7.490 ; 7.706        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|add_y_1_18b[9]                                                                                                                                                                           ;
; 7.490 ; 7.706        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_h_sync_delay_1                                                                                                                                                                         ;
; 7.490 ; 7.706        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_h_sync_delay_2                                                                                                                                                                         ;
; 7.490 ; 7.706        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_h_sync_delay_3                                                                                                                                                                         ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_v_sync_delay_1                                                                                                                                                                         ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_v_sync_delay_2                                                                                                                                                                         ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|i_v_sync_delay_3                                                                                                                                                                         ;
; 7.490 ; 7.706        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_b_for_y_18b[9]                                                                                                                                                                      ;
; 7.490 ; 7.706        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[10]                                                                                                                                                                     ;
; 7.490 ; 7.706        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[11]                                                                                                                                                                     ;
; 7.490 ; 7.706        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[12]                                                                                                                                                                     ;
; 7.490 ; 7.706        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[13]                                                                                                                                                                     ;
; 7.490 ; 7.706        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[14]                                                                                                                                                                     ;
; 7.490 ; 7.706        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[15]                                                                                                                                                                     ;
; 7.490 ; 7.706        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[3]                                                                                                                                                                      ;
; 7.490 ; 7.706        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[4]                                                                                                                                                                      ;
; 7.490 ; 7.706        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[5]                                                                                                                                                                      ;
; 7.490 ; 7.706        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[6]                                                                                                                                                                      ;
; 7.490 ; 7.706        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[7]                                                                                                                                                                      ;
; 7.490 ; 7.706        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[8]                                                                                                                                                                      ;
; 7.490 ; 7.706        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_g_for_y_18b[9]                                                                                                                                                                      ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[10]                                                                                                                                                                     ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[11]                                                                                                                                                                     ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[12]                                                                                                                                                                     ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[13]                                                                                                                                                                     ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rgb_to_ycbcr:rgb_to_ycbcr_m0|mult_r_for_y_18b[3]                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK'                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+
; 9.262  ; 9.446        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                    ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                    ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                   ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                    ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                    ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                    ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                    ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                    ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                    ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                    ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                    ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.442  ; 9.442        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                                         ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                                         ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                                        ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                                         ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[3]|clk                                         ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[4]|clk                                         ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[5]|clk                                         ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[6]|clk                                         ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[7]|clk                                         ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[8]|clk                                         ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[9]|clk                                         ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|o                                                                   ;
; 9.450  ; 9.450        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.467  ; 9.467        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                                     ;
; 9.467  ; 9.467        ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|i                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK ; Rise       ; CLOCK~input|i                                                                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                    ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                    ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                   ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                    ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                    ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                    ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                    ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                    ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                    ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                    ;
; 10.334 ; 10.550       ; 0.216          ; High Pulse Width ; CLOCK ; Rise       ; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                    ;
; 10.533 ; 10.533       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|inclk[0]                                                     ;
; 10.533 ; 10.533       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~inputclkctrl|outclk                                                       ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; CLOCK~input|o                                                                   ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[0]|clk                                         ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[10]|clk                                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[11]|clk                                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[12]|clk                                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[13]|clk                                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[14]|clk                                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[15]|clk                                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[16]|clk                                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[17]|clk                                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[18]|clk                                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[19]|clk                                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[1]|clk                                         ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[20]|clk                                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[21]|clk                                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[22]|clk                                        ;
; 10.556 ; 10.556       ; 0.000          ; High Pulse Width ; CLOCK ; Rise       ; u_system_ctrl|u_system_delay|cnt[2]|clk                                         ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------+
; 20.629 ; 20.813       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ;
; 20.630 ; 20.814       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k               ;
; 20.630 ; 20.814       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[0]        ;
; 20.630 ; 20.814       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[10]       ;
; 20.630 ; 20.814       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[11]       ;
; 20.630 ; 20.814       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[12]       ;
; 20.630 ; 20.814       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[13]       ;
; 20.630 ; 20.814       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[14]       ;
; 20.630 ; 20.814       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[15]       ;
; 20.630 ; 20.814       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[1]        ;
; 20.630 ; 20.814       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[2]        ;
; 20.630 ; 20.814       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[3]        ;
; 20.630 ; 20.814       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[4]        ;
; 20.630 ; 20.814       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[5]        ;
; 20.630 ; 20.814       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[6]        ;
; 20.630 ; 20.814       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[7]        ;
; 20.630 ; 20.814       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[8]        ;
; 20.630 ; 20.814       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[9]        ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_rstn_reg ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[0]         ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[10]        ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[11]        ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[12]        ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[13]        ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[14]        ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[15]        ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[1]         ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[2]         ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[3]         ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[4]         ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[5]         ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[6]         ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[7]         ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[8]         ;
; 20.631 ; 20.815       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[9]         ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[0]         ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[10]        ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[11]        ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[12]        ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[13]        ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[14]        ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[15]        ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[1]         ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[2]         ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[3]         ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[4]         ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[5]         ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[6]         ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[7]         ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[8]         ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|cnt2[9]         ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[0]        ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[10]       ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[11]       ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[12]       ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[13]       ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[14]       ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[15]       ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[1]        ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[2]        ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[3]        ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[4]        ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[5]        ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[6]        ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[7]        ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[8]        ;
; 20.632 ; 20.848       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k_cnt[9]        ;
; 20.633 ; 20.849       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_rstn_reg ;
; 20.634 ; 20.850       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay:power_on_delay_inst|camera_pwnd_reg ;
; 20.634 ; 20.850       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config:reg_config_inst|clock_20k               ;
; 20.809 ; 20.809       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|camera_pwnd_reg|clk            ;
; 20.810 ; 20.810       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[0]|clk               ;
; 20.810 ; 20.810       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[10]|clk              ;
; 20.810 ; 20.810       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[11]|clk              ;
; 20.810 ; 20.810       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[12]|clk              ;
; 20.810 ; 20.810       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[13]|clk              ;
; 20.810 ; 20.810       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[14]|clk              ;
; 20.810 ; 20.810       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[15]|clk              ;
; 20.810 ; 20.810       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[1]|clk               ;
; 20.810 ; 20.810       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[2]|clk               ;
; 20.810 ; 20.810       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[3]|clk               ;
; 20.810 ; 20.810       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[4]|clk               ;
; 20.810 ; 20.810       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[5]|clk               ;
; 20.810 ; 20.810       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[6]|clk               ;
; 20.810 ; 20.810       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[7]|clk               ;
; 20.810 ; 20.810       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[8]|clk               ;
; 20.810 ; 20.810       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k_cnt[9]|clk               ;
; 20.810 ; 20.810       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; reg_config_inst|clock_20k|clk                      ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|camera_rstn_reg|clk            ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[0]|clk                    ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[10]|clk                   ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[11]|clk                   ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[12]|clk                   ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[13]|clk                   ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[14]|clk                   ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[15]|clk                   ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[1]|clk                    ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[2]|clk                    ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[3]|clk                    ;
; 20.811 ; 20.811       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; power_on_delay_inst|cnt2[4]|clk                    ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                             ;
+---------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                      ;
+---------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; 62.296  ; 62.480       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                        ;
; 62.296  ; 62.480       ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                        ;
; 62.300  ; 62.516       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                        ;
; 62.300  ; 62.516       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                        ;
; 62.473  ; 62.473       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]                          ;
; 62.473  ; 62.473       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|inclk[0]                        ;
; 62.473  ; 62.473       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|observablevcoout                ;
; 62.476  ; 62.476       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr1|clk                                                                ;
; 62.476  ; 62.476       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr2|clk                                                                ;
; 62.499  ; 62.499       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 62.499  ; 62.499       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 62.501  ; 62.501       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 62.501  ; 62.501       ; 0.000          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 62.522  ; 62.522       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr1|clk                                                                ;
; 62.522  ; 62.522       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|sysrst_nr2|clk                                                                ;
; 62.526  ; 62.526       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]                          ;
; 62.526  ; 62.526       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|inclk[0]                        ;
; 62.526  ; 62.526       ; 0.000          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|observablevcoout                ;
; 123.000 ; 125.000      ; 2.000          ; Min Period       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr1                                                        ;
; 123.000 ; 125.000      ; 2.000          ; Min Period       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; system_ctrl:u_system_ctrl|sysrst_nr2                                                        ;
+---------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                   ;
+-------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; CMOS_DB[*]  ; CMOS_PCLK  ; 1.734 ; 2.574 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; 1.411 ; 2.223 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; 1.400 ; 2.245 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; 1.227 ; 2.060 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; 0.013 ; 0.488 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; 1.591 ; 2.431 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; 1.643 ; 2.476 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; 1.242 ; 2.037 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; 1.734 ; 2.574 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; 2.052 ; 2.945 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; 1.754 ; 2.626 ; Rise       ; CMOS_PCLK                                                             ;
; S_DB[*]     ; CLOCK      ; 2.697 ; 3.485 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]    ; CLOCK      ; 2.418 ; 3.197 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]    ; CLOCK      ; 2.697 ; 3.485 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]    ; CLOCK      ; 2.444 ; 3.222 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]    ; CLOCK      ; 2.680 ; 3.481 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]    ; CLOCK      ; 2.283 ; 3.044 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]    ; CLOCK      ; 2.442 ; 3.219 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]    ; CLOCK      ; 2.369 ; 3.176 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK      ; 2.622 ; 3.424 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK      ; 2.441 ; 3.209 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK      ; 2.264 ; 3.019 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK      ; 2.289 ; 3.046 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]   ; CLOCK      ; 2.276 ; 3.035 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]   ; CLOCK      ; 2.301 ; 3.063 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]   ; CLOCK      ; 2.269 ; 3.025 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]   ; CLOCK      ; 2.312 ; 3.080 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]   ; CLOCK      ; 2.285 ; 3.041 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                      ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; CMOS_DB[*]  ; CMOS_PCLK  ; 0.173  ; -0.303 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; -1.130 ; -1.936 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; -1.099 ; -1.932 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; -0.874 ; -1.635 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; 0.173  ; -0.303 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; -1.025 ; -1.826 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; -1.175 ; -1.996 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; -0.959 ; -1.746 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; -1.193 ; -2.005 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; -1.266 ; -2.101 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; -0.884 ; -1.644 ; Rise       ; CMOS_PCLK                                                             ;
; S_DB[*]     ; CLOCK      ; -1.900 ; -2.641 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]    ; CLOCK      ; -2.055 ; -2.824 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]    ; CLOCK      ; -2.320 ; -3.101 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]    ; CLOCK      ; -2.072 ; -2.836 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]    ; CLOCK      ; -2.303 ; -3.096 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]    ; CLOCK      ; -1.918 ; -2.666 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]    ; CLOCK      ; -2.071 ; -2.833 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]    ; CLOCK      ; -2.002 ; -2.792 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK      ; -2.244 ; -3.030 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK      ; -2.070 ; -2.824 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK      ; -1.900 ; -2.641 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK      ; -1.924 ; -2.667 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]   ; CLOCK      ; -1.911 ; -2.656 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]   ; CLOCK      ; -1.935 ; -2.684 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]   ; CLOCK      ; -1.905 ; -2.647 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]   ; CLOCK      ; -1.946 ; -2.700 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]   ; CLOCK      ; -1.921 ; -2.663 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                    ;
+--------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+--------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 4.415 ; 4.566 ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SDAT    ; reg_config:reg_config_inst|clock_20k ; 5.950 ; 5.522 ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 3.981 ;       ; Fall       ; reg_config:reg_config_inst|clock_20k                                  ;
; VGA_HSYNC    ; CLOCK                                ; 2.063 ; 2.299 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_VSYNC    ; CLOCK                                ; 2.280 ; 2.456 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; vga_rgb[*]   ; CLOCK                                ; 4.473 ; 5.044 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[0]  ; CLOCK                                ; 2.925 ; 3.279 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[1]  ; CLOCK                                ; 2.548 ; 2.776 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[2]  ; CLOCK                                ; 2.605 ; 2.841 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[3]  ; CLOCK                                ; 4.473 ; 5.044 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[4]  ; CLOCK                                ; 2.712 ; 2.979 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[5]  ; CLOCK                                ; 2.399 ; 2.604 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[6]  ; CLOCK                                ; 2.666 ; 2.916 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[7]  ; CLOCK                                ; 2.223 ; 2.385 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[8]  ; CLOCK                                ; 2.817 ; 3.067 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[9]  ; CLOCK                                ; 2.627 ; 2.876 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[10] ; CLOCK                                ; 2.520 ; 2.759 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[11] ; CLOCK                                ; 2.599 ; 2.826 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[12] ; CLOCK                                ; 2.193 ; 2.359 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[13] ; CLOCK                                ; 2.414 ; 2.620 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[14] ; CLOCK                                ; 2.497 ; 2.753 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[15] ; CLOCK                                ; 2.541 ; 2.765 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; CMOS_XCLK    ; CLOCK                                ; 1.502 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_pwdn    ; CLOCK                                ; 2.428 ; 2.551 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_rst_n   ; CLOCK                                ; 2.613 ; 2.746 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_XCLK    ; CLOCK                                ;       ; 1.621 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]       ; CLOCK                                ; 4.383 ; 3.994 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[0]      ; CLOCK                                ; 2.283 ; 2.209 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[1]      ; CLOCK                                ; 2.242 ; 2.172 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[2]      ; CLOCK                                ; 2.370 ; 2.291 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[3]      ; CLOCK                                ; 2.387 ; 2.299 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[4]      ; CLOCK                                ; 2.387 ; 2.311 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[5]      ; CLOCK                                ; 2.233 ; 2.172 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[6]      ; CLOCK                                ; 2.393 ; 2.297 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[7]      ; CLOCK                                ; 2.666 ; 2.490 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[8]      ; CLOCK                                ; 2.692 ; 2.513 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[9]      ; CLOCK                                ; 2.497 ; 2.340 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[10]     ; CLOCK                                ; 4.383 ; 3.994 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[11]     ; CLOCK                                ; 2.499 ; 2.342 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_BA[*]      ; CLOCK                                ; 2.505 ; 2.396 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[0]     ; CLOCK                                ; 2.505 ; 2.396 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[1]     ; CLOCK                                ; 2.322 ; 2.239 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CKE        ; CLOCK                                ; 1.936 ; 2.047 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_DB[*]      ; CLOCK                                ; 4.214 ; 4.641 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]     ; CLOCK                                ; 2.432 ; 2.541 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]     ; CLOCK                                ; 2.595 ; 2.724 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]     ; CLOCK                                ; 2.579 ; 2.709 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]     ; CLOCK                                ; 2.511 ; 2.640 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]     ; CLOCK                                ; 2.416 ; 2.533 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]     ; CLOCK                                ; 4.214 ; 4.641 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]     ; CLOCK                                ; 2.525 ; 2.633 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]     ; CLOCK                                ; 2.597 ; 2.732 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]     ; CLOCK                                ; 1.932 ; 2.043 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]     ; CLOCK                                ; 2.357 ; 2.454 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]    ; CLOCK                                ; 2.348 ; 2.506 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]    ; CLOCK                                ; 2.435 ; 2.600 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]    ; CLOCK                                ; 2.431 ; 2.588 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]    ; CLOCK                                ; 2.231 ; 2.392 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]    ; CLOCK                                ; 2.472 ; 2.647 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]    ; CLOCK                                ; 2.534 ; 2.719 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCAS       ; CLOCK                                ; 2.529 ; 2.362 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCS        ; CLOCK                                ; 1.992 ; 1.955 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NRAS       ; CLOCK                                ; 2.521 ; 2.399 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NWE        ; CLOCK                                ; 2.461 ; 2.358 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK        ; CLOCK                                ; 1.487 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; S_CLK        ; CLOCK                                ;       ; 1.530 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                            ;
+--------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+--------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 3.864 ; 3.830 ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SDAT    ; reg_config:reg_config_inst|clock_20k ; 5.811 ; 5.388 ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 3.847 ;       ; Fall       ; reg_config:reg_config_inst|clock_20k                                  ;
; VGA_HSYNC    ; CLOCK                                ; 1.661 ; 1.890 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_VSYNC    ; CLOCK                                ; 1.864 ; 2.034 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; vga_rgb[*]   ; CLOCK                                ; 1.651 ; 1.800 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[0]  ; CLOCK                                ; 2.350 ; 2.666 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[1]  ; CLOCK                                ; 1.992 ; 2.200 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[2]  ; CLOCK                                ; 2.036 ; 2.251 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[3]  ; CLOCK                                ; 3.903 ; 4.437 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[4]  ; CLOCK                                ; 2.141 ; 2.372 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[5]  ; CLOCK                                ; 1.840 ; 2.025 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[6]  ; CLOCK                                ; 2.098 ; 2.313 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[7]  ; CLOCK                                ; 1.680 ; 1.825 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[8]  ; CLOCK                                ; 2.241 ; 2.469 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[9]  ; CLOCK                                ; 2.059 ; 2.272 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[10] ; CLOCK                                ; 1.956 ; 2.160 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[11] ; CLOCK                                ; 2.033 ; 2.226 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[12] ; CLOCK                                ; 1.651 ; 1.800 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[13] ; CLOCK                                ; 1.854 ; 2.040 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[14] ; CLOCK                                ; 1.934 ; 2.154 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[15] ; CLOCK                                ; 1.976 ; 2.165 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; CMOS_XCLK    ; CLOCK                                ; 1.271 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_pwdn    ; CLOCK                                ; 2.149 ; 2.268 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_rst_n   ; CLOCK                                ; 2.325 ; 2.453 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_XCLK    ; CLOCK                                ;       ; 1.388 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]       ; CLOCK                                ; 1.964 ; 1.902 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[0]      ; CLOCK                                ; 2.011 ; 1.940 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[1]      ; CLOCK                                ; 1.970 ; 1.902 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[2]      ; CLOCK                                ; 2.093 ; 2.017 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[3]      ; CLOCK                                ; 2.110 ; 2.025 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[4]      ; CLOCK                                ; 2.110 ; 2.037 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[5]      ; CLOCK                                ; 1.964 ; 1.905 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[6]      ; CLOCK                                ; 2.118 ; 2.026 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[7]      ; CLOCK                                ; 2.385 ; 2.213 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[8]      ; CLOCK                                ; 2.411 ; 2.236 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[9]      ; CLOCK                                ; 2.223 ; 2.069 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[10]     ; CLOCK                                ; 4.109 ; 3.723 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[11]     ; CLOCK                                ; 2.225 ; 2.072 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_BA[*]      ; CLOCK                                ; 2.048 ; 1.969 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[0]     ; CLOCK                                ; 2.225 ; 2.119 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[1]     ; CLOCK                                ; 2.048 ; 1.969 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CKE        ; CLOCK                                ; 1.680 ; 1.791 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_DB[*]      ; CLOCK                                ; 1.676 ; 1.787 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]     ; CLOCK                                ; 2.153 ; 2.258 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]     ; CLOCK                                ; 2.311 ; 2.435 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]     ; CLOCK                                ; 2.295 ; 2.420 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]     ; CLOCK                                ; 2.229 ; 2.353 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]     ; CLOCK                                ; 2.138 ; 2.251 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]     ; CLOCK                                ; 3.935 ; 4.357 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]     ; CLOCK                                ; 2.242 ; 2.346 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]     ; CLOCK                                ; 2.312 ; 2.442 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]     ; CLOCK                                ; 1.676 ; 1.787 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]     ; CLOCK                                ; 2.081 ; 2.175 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]    ; CLOCK                                ; 2.077 ; 2.231 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]    ; CLOCK                                ; 2.160 ; 2.321 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]    ; CLOCK                                ; 2.156 ; 2.310 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]    ; CLOCK                                ; 1.964 ; 2.122 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]    ; CLOCK                                ; 2.196 ; 2.367 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]    ; CLOCK                                ; 2.255 ; 2.436 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCAS       ; CLOCK                                ; 2.252 ; 2.089 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCS        ; CLOCK                                ; 1.731 ; 1.695 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NRAS       ; CLOCK                                ; 2.238 ; 2.121 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NWE        ; CLOCK                                ; 2.180 ; 2.081 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK        ; CLOCK                                ; 1.252 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; S_CLK        ; CLOCK                                ;       ; 1.294 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                         ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 2.341 ; 2.321 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 2.528 ; 2.501 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 2.406 ; 2.386 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 2.450 ; 2.430 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 2.346 ; 2.326 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 2.341 ; 2.321 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 4.212 ; 4.488 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 2.528 ; 2.501 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 2.346 ; 2.326 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 2.357 ; 2.398 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 2.445 ; 2.425 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 2.534 ; 2.575 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 2.543 ; 2.584 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 2.534 ; 2.575 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 2.534 ; 2.575 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 2.430 ; 2.471 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 2.430 ; 2.471 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                 ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 2.073 ; 2.053 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 2.246 ; 2.219 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 2.135 ; 2.115 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 2.177 ; 2.157 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 2.077 ; 2.057 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 2.073 ; 2.053 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 3.940 ; 4.216 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 2.246 ; 2.219 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 2.077 ; 2.057 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 2.091 ; 2.132 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 2.172 ; 2.152 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 2.261 ; 2.302 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 2.270 ; 2.311 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 2.261 ; 2.302 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 2.261 ; 2.302 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 2.162 ; 2.203 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 2.162 ; 2.203 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 2.406     ; 2.426     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 2.605     ; 2.632     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 2.484     ; 2.504     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 2.529     ; 2.549     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 2.414     ; 2.434     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 2.406     ; 2.426     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 4.597     ; 4.321     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 2.605     ; 2.632     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 2.414     ; 2.434     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 2.473     ; 2.432     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 2.532     ; 2.552     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 2.682     ; 2.641     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 2.687     ; 2.646     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 2.682     ; 2.641     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 2.682     ; 2.641     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 2.556     ; 2.515     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 2.556     ; 2.515     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                        ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; S_DB[*]   ; CLOCK      ; 2.134     ; 2.154     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]  ; CLOCK      ; 2.319     ; 2.346     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]  ; CLOCK      ; 2.209     ; 2.229     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]  ; CLOCK      ; 2.252     ; 2.272     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]  ; CLOCK      ; 2.142     ; 2.162     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]  ; CLOCK      ; 2.134     ; 2.154     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]  ; CLOCK      ; 4.321     ; 4.045     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]  ; CLOCK      ; 2.319     ; 2.346     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]  ; CLOCK      ; 2.142     ; 2.162     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]  ; CLOCK      ; 2.205     ; 2.164     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]  ; CLOCK      ; 2.256     ; 2.276     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10] ; CLOCK      ; 2.406     ; 2.365     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11] ; CLOCK      ; 2.410     ; 2.369     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12] ; CLOCK      ; 2.406     ; 2.365     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13] ; CLOCK      ; 2.406     ; 2.365     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14] ; CLOCK      ; 2.284     ; 2.243     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15] ; CLOCK      ; 2.284     ; 2.243     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                    ;
+------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                                  ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                       ; -4.498   ; -0.834  ; -5.415   ; -0.401  ; -3.201              ;
;  CLOCK                                                                 ; 14.626   ; 0.187   ; N/A      ; N/A     ; 9.262               ;
;  CMOS_PCLK                                                             ; -1.996   ; -0.612  ; -0.069   ; -0.369  ; -3.201              ;
;  reg_config:reg_config_inst|clock_20k                                  ; -4.369   ; -0.383  ; -1.213   ; -0.401  ; -1.487              ;
;  u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; -4.065   ; 0.186   ; -5.415   ; 1.187   ; 7.408               ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.747   ; -0.281  ; 37.367   ; 0.709   ; 20.549              ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 123.671  ; 0.336   ; -1.697   ; 2.086   ; 62.218              ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -4.498   ; -0.834  ; 0.435    ; 0.684   ; 4.667               ;
; Design-wide TNS                                                        ; -274.655 ; -10.862 ; -317.009 ; -21.687 ; -182.121            ;
;  CLOCK                                                                 ; 0.000    ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  CMOS_PCLK                                                             ; -96.013  ; -2.407  ; -0.665   ; -15.967 ; -115.206            ;
;  reg_config:reg_config_inst|clock_20k                                  ; -156.912 ; -7.477  ; -25.632  ; -8.678  ; -66.915             ;
;  u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; -7.513   ; 0.000   ; -290.479 ; 0.000   ; 0.000               ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.747   ; -0.281  ; 0.000    ; 0.000   ; 0.000               ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000    ; 0.000   ; -3.394   ; 0.000   ; 0.000               ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; -13.470  ; -1.736  ; 0.000    ; 0.000   ; 0.000               ;
+------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                   ;
+-------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+-------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; CMOS_DB[*]  ; CMOS_PCLK  ; 3.745 ; 3.951 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; 2.868 ; 3.138 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; 2.862 ; 3.231 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; 2.359 ; 2.677 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; 0.013 ; 0.488 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; 3.311 ; 3.572 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; 3.419 ; 3.664 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; 2.509 ; 2.828 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; 3.745 ; 3.951 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; 4.471 ; 4.657 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; 3.745 ; 4.027 ; Rise       ; CMOS_PCLK                                                             ;
; S_DB[*]     ; CLOCK      ; 5.716 ; 5.917 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]    ; CLOCK      ; 4.985 ; 5.335 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]    ; CLOCK      ; 5.714 ; 5.912 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]    ; CLOCK      ; 5.129 ; 5.340 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]    ; CLOCK      ; 5.716 ; 5.917 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]    ; CLOCK      ; 4.752 ; 5.002 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]    ; CLOCK      ; 5.133 ; 5.342 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]    ; CLOCK      ; 4.869 ; 5.217 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK      ; 5.549 ; 5.719 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK      ; 5.110 ; 5.309 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK      ; 4.683 ; 4.946 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK      ; 4.747 ; 4.989 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]   ; CLOCK      ; 4.725 ; 4.981 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]   ; CLOCK      ; 4.799 ; 5.027 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]   ; CLOCK      ; 4.696 ; 4.960 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]   ; CLOCK      ; 4.800 ; 5.051 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]   ; CLOCK      ; 4.741 ; 4.983 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                      ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; CMOS_DB[*]  ; CMOS_PCLK  ; 0.754  ; 0.545  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[0] ; CMOS_PCLK  ; -1.130 ; -1.936 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[1] ; CMOS_PCLK  ; -1.099 ; -1.932 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[2] ; CMOS_PCLK  ; -0.874 ; -1.524 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[3] ; CMOS_PCLK  ; 0.754  ; 0.545  ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[4] ; CMOS_PCLK  ; -1.025 ; -1.756 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[5] ; CMOS_PCLK  ; -1.175 ; -1.996 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[6] ; CMOS_PCLK  ; -0.959 ; -1.651 ; Rise       ; CMOS_PCLK                                                             ;
;  CMOS_DB[7] ; CMOS_PCLK  ; -1.193 ; -2.005 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_HREF   ; CMOS_PCLK  ; -1.266 ; -2.101 ; Rise       ; CMOS_PCLK                                                             ;
; CMOS_VSYNC  ; CMOS_PCLK  ; -0.884 ; -1.524 ; Rise       ; CMOS_PCLK                                                             ;
; S_DB[*]     ; CLOCK      ; -1.900 ; -2.641 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]    ; CLOCK      ; -2.055 ; -2.824 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]    ; CLOCK      ; -2.320 ; -3.101 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]    ; CLOCK      ; -2.072 ; -2.836 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]    ; CLOCK      ; -2.303 ; -3.096 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]    ; CLOCK      ; -1.918 ; -2.666 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]    ; CLOCK      ; -2.071 ; -2.833 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]    ; CLOCK      ; -2.002 ; -2.792 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]    ; CLOCK      ; -2.244 ; -3.030 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]    ; CLOCK      ; -2.070 ; -2.824 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]    ; CLOCK      ; -1.900 ; -2.641 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]   ; CLOCK      ; -1.924 ; -2.667 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]   ; CLOCK      ; -1.911 ; -2.656 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]   ; CLOCK      ; -1.935 ; -2.684 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]   ; CLOCK      ; -1.905 ; -2.647 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]   ; CLOCK      ; -1.946 ; -2.700 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]   ; CLOCK      ; -1.921 ; -2.663 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
+-------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                      ;
+--------------+--------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+--------------+--------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 9.486  ; 9.313  ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SDAT    ; reg_config:reg_config_inst|clock_20k ; 10.784 ; 10.767 ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 8.154  ;        ; Fall       ; reg_config:reg_config_inst|clock_20k                                  ;
; VGA_HSYNC    ; CLOCK                                ; 4.805  ; 4.663  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_VSYNC    ; CLOCK                                ; 5.258  ; 5.052  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; vga_rgb[*]   ; CLOCK                                ; 9.040  ; 9.229  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[0]  ; CLOCK                                ; 6.879  ; 6.731  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[1]  ; CLOCK                                ; 6.056  ; 5.904  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[2]  ; CLOCK                                ; 6.018  ; 5.957  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[3]  ; CLOCK                                ; 9.040  ; 9.229  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[4]  ; CLOCK                                ; 6.277  ; 6.223  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[5]  ; CLOCK                                ; 5.642  ; 5.518  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[6]  ; CLOCK                                ; 6.309  ; 6.117  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[7]  ; CLOCK                                ; 5.240  ; 5.091  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[8]  ; CLOCK                                ; 6.571  ; 6.393  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[9]  ; CLOCK                                ; 6.043  ; 6.005  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[10] ; CLOCK                                ; 5.855  ; 5.823  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[11] ; CLOCK                                ; 6.064  ; 5.907  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[12] ; CLOCK                                ; 5.199  ; 5.074  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[13] ; CLOCK                                ; 5.575  ; 5.485  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[14] ; CLOCK                                ; 5.853  ; 5.781  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[15] ; CLOCK                                ; 5.883  ; 5.779  ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; CMOS_XCLK    ; CLOCK                                ; 3.223  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_pwdn    ; CLOCK                                ; 5.399  ; 5.334  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_rst_n   ; CLOCK                                ; 5.948  ; 5.738  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_XCLK    ; CLOCK                                ;        ; 3.198  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]       ; CLOCK                                ; 7.934  ; 7.811  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[0]      ; CLOCK                                ; 4.814  ; 4.901  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[1]      ; CLOCK                                ; 4.789  ; 4.883  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[2]      ; CLOCK                                ; 5.031  ; 5.171  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[3]      ; CLOCK                                ; 5.057  ; 5.188  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[4]      ; CLOCK                                ; 5.057  ; 5.202  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[5]      ; CLOCK                                ; 4.737  ; 4.840  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[6]      ; CLOCK                                ; 5.029  ; 5.164  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[7]      ; CLOCK                                ; 5.487  ; 5.638  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[8]      ; CLOCK                                ; 5.519  ; 5.663  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[9]      ; CLOCK                                ; 5.142  ; 5.252  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[10]     ; CLOCK                                ; 7.934  ; 7.811  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[11]     ; CLOCK                                ; 5.149  ; 5.257  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_BA[*]      ; CLOCK                                ; 5.295  ; 5.444  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[0]     ; CLOCK                                ; 5.295  ; 5.444  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[1]     ; CLOCK                                ; 4.953  ; 5.076  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CKE        ; CLOCK                                ; 4.292  ; 4.281  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_DB[*]      ; CLOCK                                ; 8.330  ; 8.428  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]     ; CLOCK                                ; 5.494  ; 5.364  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]     ; CLOCK                                ; 5.857  ; 5.689  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]     ; CLOCK                                ; 5.894  ; 5.709  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]     ; CLOCK                                ; 5.754  ; 5.572  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]     ; CLOCK                                ; 5.506  ; 5.364  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]     ; CLOCK                                ; 8.330  ; 8.428  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]     ; CLOCK                                ; 5.788  ; 5.568  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]     ; CLOCK                                ; 5.912  ; 5.750  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]     ; CLOCK                                ; 4.292  ; 4.281  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]     ; CLOCK                                ; 5.388  ; 5.199  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]    ; CLOCK                                ; 5.306  ; 5.208  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]    ; CLOCK                                ; 5.557  ; 5.385  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]    ; CLOCK                                ; 5.509  ; 5.345  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]    ; CLOCK                                ; 4.996  ; 4.960  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]    ; CLOCK                                ; 5.606  ; 5.456  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]    ; CLOCK                                ; 5.724  ; 5.588  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCAS       ; CLOCK                                ; 5.245  ; 5.331  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCS        ; CLOCK                                ; 4.287  ; 4.378  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NRAS       ; CLOCK                                ; 5.348  ; 5.456  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NWE        ; CLOCK                                ; 5.216  ; 5.395  ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK        ; CLOCK                                ; 3.218  ;        ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; S_CLK        ; CLOCK                                ;        ; 3.116  ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+--------------------------------------+--------+--------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                            ;
+--------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+--------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 3.864 ; 3.830 ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SDAT    ; reg_config:reg_config_inst|clock_20k ; 5.811 ; 5.388 ; Rise       ; reg_config:reg_config_inst|clock_20k                                  ;
; CMOS_SCLK    ; reg_config:reg_config_inst|clock_20k ; 3.847 ;       ; Fall       ; reg_config:reg_config_inst|clock_20k                                  ;
; VGA_HSYNC    ; CLOCK                                ; 1.661 ; 1.890 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; VGA_VSYNC    ; CLOCK                                ; 1.864 ; 2.034 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; vga_rgb[*]   ; CLOCK                                ; 1.651 ; 1.800 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[0]  ; CLOCK                                ; 2.350 ; 2.666 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[1]  ; CLOCK                                ; 1.992 ; 2.200 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[2]  ; CLOCK                                ; 2.036 ; 2.251 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[3]  ; CLOCK                                ; 3.903 ; 4.437 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[4]  ; CLOCK                                ; 2.141 ; 2.372 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[5]  ; CLOCK                                ; 1.840 ; 2.025 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[6]  ; CLOCK                                ; 2.098 ; 2.313 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[7]  ; CLOCK                                ; 1.680 ; 1.825 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[8]  ; CLOCK                                ; 2.241 ; 2.469 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[9]  ; CLOCK                                ; 2.059 ; 2.272 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[10] ; CLOCK                                ; 1.956 ; 2.160 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[11] ; CLOCK                                ; 2.033 ; 2.226 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[12] ; CLOCK                                ; 1.651 ; 1.800 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[13] ; CLOCK                                ; 1.854 ; 2.040 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[14] ; CLOCK                                ; 1.934 ; 2.154 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
;  vga_rgb[15] ; CLOCK                                ; 1.976 ; 2.165 ; Rise       ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ;
; CMOS_XCLK    ; CLOCK                                ; 1.271 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_pwdn    ; CLOCK                                ; 2.149 ; 2.268 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; cmos_rst_n   ; CLOCK                                ; 2.325 ; 2.453 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; CMOS_XCLK    ; CLOCK                                ;       ; 1.388 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]       ; CLOCK                                ; 1.964 ; 1.902 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[0]      ; CLOCK                                ; 2.011 ; 1.940 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[1]      ; CLOCK                                ; 1.970 ; 1.902 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[2]      ; CLOCK                                ; 2.093 ; 2.017 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[3]      ; CLOCK                                ; 2.110 ; 2.025 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[4]      ; CLOCK                                ; 2.110 ; 2.037 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[5]      ; CLOCK                                ; 1.964 ; 1.905 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[6]      ; CLOCK                                ; 2.118 ; 2.026 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[7]      ; CLOCK                                ; 2.385 ; 2.213 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[8]      ; CLOCK                                ; 2.411 ; 2.236 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[9]      ; CLOCK                                ; 2.223 ; 2.069 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[10]     ; CLOCK                                ; 4.109 ; 3.723 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_A[11]     ; CLOCK                                ; 2.225 ; 2.072 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_BA[*]      ; CLOCK                                ; 2.048 ; 1.969 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[0]     ; CLOCK                                ; 2.225 ; 2.119 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_BA[1]     ; CLOCK                                ; 2.048 ; 1.969 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CKE        ; CLOCK                                ; 1.680 ; 1.791 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_DB[*]      ; CLOCK                                ; 1.676 ; 1.787 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[0]     ; CLOCK                                ; 2.153 ; 2.258 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[1]     ; CLOCK                                ; 2.311 ; 2.435 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[2]     ; CLOCK                                ; 2.295 ; 2.420 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[3]     ; CLOCK                                ; 2.229 ; 2.353 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[4]     ; CLOCK                                ; 2.138 ; 2.251 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[5]     ; CLOCK                                ; 3.935 ; 4.357 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[6]     ; CLOCK                                ; 2.242 ; 2.346 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[7]     ; CLOCK                                ; 2.312 ; 2.442 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[8]     ; CLOCK                                ; 1.676 ; 1.787 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[9]     ; CLOCK                                ; 2.081 ; 2.175 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[10]    ; CLOCK                                ; 2.077 ; 2.231 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[11]    ; CLOCK                                ; 2.160 ; 2.321 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[12]    ; CLOCK                                ; 2.156 ; 2.310 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[13]    ; CLOCK                                ; 1.964 ; 2.122 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[14]    ; CLOCK                                ; 2.196 ; 2.367 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  S_DB[15]    ; CLOCK                                ; 2.255 ; 2.436 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCAS       ; CLOCK                                ; 2.252 ; 2.089 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NCS        ; CLOCK                                ; 1.731 ; 1.695 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NRAS       ; CLOCK                                ; 2.238 ; 2.121 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_NWE        ; CLOCK                                ; 2.180 ; 2.081 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK        ; CLOCK                                ; 1.252 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; S_CLK        ; CLOCK                                ;       ; 1.294 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
+--------------+--------------------------------------+-------+-------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin         ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; S_CLK       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_CKE       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_NCS       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_NWE       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_NCAS      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_NRAS      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DQM[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DQM[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_BA[0]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_BA[1]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[0]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[1]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[2]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[3]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[4]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[5]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[6]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[7]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[8]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[9]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[10]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[11]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[12]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HSYNC   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VSYNC   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[12] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[13] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[14] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[15] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS_SCLK   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS_XCLK   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_rst_n  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_pwdn   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[0]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[0]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[1]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[2]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[3]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[4]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[5]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[6]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[7]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[8]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[9]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[10]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[11]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[12]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[13]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[14]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[15]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS_SDAT   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------------+
; Input Transition Times                                        ;
+------------+--------------+-----------------+-----------------+
; Pin        ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+------------+--------------+-----------------+-----------------+
; KEY1       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[0]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[1]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[2]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[3]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[4]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[5]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[6]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[7]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[8]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[9]    ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[10]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[11]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[12]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[13]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[14]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; S_DB[15]   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_SDAT  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CLOCK      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_PCLK  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[0] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_HREF  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_VSYNC ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[1] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[2] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[3] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[4] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[5] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[6] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CMOS_DB[7] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+------------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin         ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; S_CLK       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_CKE       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_NCS       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_NWE       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_NCAS      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_NRAS      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_DQM[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_DQM[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_BA[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_BA[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_A[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_A[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_A[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_A[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_A[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_A[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_A[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_A[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_A[8]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_A[9]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_A[10]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; S_A[11]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_A[12]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; VGA_HSYNC   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; VGA_VSYNC   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; vga_rgb[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; vga_rgb[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; CMOS_SCLK   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; CMOS_XCLK   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; cmos_rst_n  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; cmos_pwdn   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[6]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[7]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[8]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[9]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[10]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[11]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[12]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[13]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[14]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[15]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; CMOS_SDAT   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin         ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; S_CLK       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_CKE       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_NCS       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_NWE       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_NCAS      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_NRAS      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_DQM[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_DQM[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_BA[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_BA[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_A[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_A[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_A[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_A[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_A[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_A[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_A[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_A[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_A[8]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_A[9]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_A[10]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; S_A[11]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_A[12]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; VGA_HSYNC   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; VGA_VSYNC   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; vga_rgb[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; vga_rgb[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; CMOS_SCLK   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; CMOS_XCLK   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; cmos_rst_n  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; cmos_pwdn   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[6]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[7]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[8]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[9]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[10]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[11]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[12]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[13]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[14]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[15]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; CMOS_SDAT   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin         ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; S_CLK       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_CKE       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_NCS       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_NWE       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_NCAS      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_NRAS      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_DQM[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_DQM[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_BA[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_BA[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_A[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_A[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_A[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_A[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_A[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_A[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_A[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_A[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_A[8]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_A[9]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_A[10]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; S_A[11]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_A[12]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; VGA_HSYNC   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; VGA_VSYNC   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; vga_rgb[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; vga_rgb[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; vga_rgb[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; vga_rgb[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; vga_rgb[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; vga_rgb[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; vga_rgb[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; vga_rgb[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; vga_rgb[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; vga_rgb[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; vga_rgb[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; vga_rgb[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; vga_rgb[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; vga_rgb[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; vga_rgb[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; vga_rgb[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; CMOS_SCLK   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; CMOS_XCLK   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; cmos_rst_n  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; cmos_pwdn   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DB[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DB[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_DB[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_DB[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_DB[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_DB[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; S_DB[6]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; S_DB[7]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_DB[8]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_DB[9]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; S_DB[10]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_DB[11]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_DB[12]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_DB[13]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_DB[14]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; S_DB[15]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; CMOS_SDAT   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
+-------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                           ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK                                                                 ; CLOCK                                                                 ; 667      ; 0        ; 0        ; 0        ;
; CMOS_PCLK                                                             ; CMOS_PCLK                                                             ; 308      ; 0        ; 0        ; 0        ;
; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK                                                             ; 5        ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK                                                             ; 23       ; 0        ; 0        ; 0        ;
; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k                                  ; 2116     ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k                                  ; 22       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 1121     ; 15169    ; 0        ; 495      ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 20       ; 0        ; 0        ; 0        ;
; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 849      ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 31       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 30       ; 0        ; 0        ; 10       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 11       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 7527     ; 30       ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                            ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK                                                                 ; CLOCK                                                                 ; 667      ; 0        ; 0        ; 0        ;
; CMOS_PCLK                                                             ; CMOS_PCLK                                                             ; 308      ; 0        ; 0        ; 0        ;
; reg_config:reg_config_inst|clock_20k                                  ; CMOS_PCLK                                                             ; 5        ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; CMOS_PCLK                                                             ; 23       ; 0        ; 0        ; 0        ;
; reg_config:reg_config_inst|clock_20k                                  ; reg_config:reg_config_inst|clock_20k                                  ; 2116     ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k                                  ; 22       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 1121     ; 15169    ; 0        ; 495      ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 20       ; 0        ; 0        ; 0        ;
; reg_config:reg_config_inst|clock_20k                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 849      ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; CMOS_PCLK                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 31       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 30       ; 0        ; 0        ; 10       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 11       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 7527     ; 30       ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK                                                             ; 69       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k                                  ; 23       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 43       ; 0        ; 22       ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 86       ; 43       ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 17       ; 0        ; 0        ; 0        ;
; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 46       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 290      ; 0        ; 1        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 128      ; 64       ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                         ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; CMOS_PCLK                                                             ; 69       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; reg_config:reg_config_inst|clock_20k                                  ; 23       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 43       ; 0        ; 22       ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]    ; 86       ; 43       ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 17       ; 0        ; 0        ; 0        ;
; CLOCK                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 46       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 290      ; 0        ; 1        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; 128      ; 64       ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 26    ; 26   ;
; Unconstrained Input Port Paths  ; 89    ; 89   ;
; Unconstrained Output Ports      ; 59    ; 59   ;
; Unconstrained Output Port Paths ; 112   ; 112  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Thu May 11 10:00:16 2017
Info: Command: quartus_sta sdram_ov5640_vga_gray -c sdram_ov5640_vga_gray
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_4en1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a* 
    Info (332165): Entity dcfifo_nen1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sdram_ov5640_vga_gray.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK CLOCK
    Info (332110): create_generated_clock -source {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]} {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 4 -duty_cycle 50.00 -name {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]} {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]} {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]} {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 8 -multiply_by 65 -duty_cycle 50.00 -name {u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]} {u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CMOS_PCLK CMOS_PCLK
    Info (332105): create_clock -period 1.000 -name reg_config:reg_config_inst|clock_20k reg_config:reg_config_inst|clock_20k
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.498
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.498       -13.470 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -4.369      -156.912 reg_config:reg_config_inst|clock_20k 
    Info (332119):    -4.065        -7.513 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.996       -96.013 CMOS_PCLK 
    Info (332119):    -0.747        -0.747 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.626         0.000 CLOCK 
    Info (332119):   123.671         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is -0.834
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.834        -1.736 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -0.612        -2.310 CMOS_PCLK 
    Info (332119):    -0.151        -0.151 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.098        -0.871 reg_config:reg_config_inst|clock_20k 
    Info (332119):     0.453         0.000 CLOCK 
    Info (332119):     0.453         0.000 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.907         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -5.415
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.415      -290.479 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.697        -3.394 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.097       -22.471 reg_config:reg_config_inst|clock_20k 
    Info (332119):    -0.069        -0.665 CMOS_PCLK 
    Info (332119):     0.435         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    37.367         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is -0.369
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.369       -15.428 CMOS_PCLK 
    Info (332119):    -0.238        -4.037 reg_config:reg_config_inst|clock_20k 
    Info (332119):     1.583         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.718         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.808         0.000 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.687         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201      -115.206 CMOS_PCLK 
    Info (332119):    -1.487       -66.915 reg_config:reg_config_inst|clock_20k 
    Info (332119):     4.689         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     7.410         0.000 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.744         0.000 CLOCK 
    Info (332119):    20.551         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    62.218         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.131
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.131       -12.283 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -4.054      -142.895 reg_config:reg_config_inst|clock_20k 
    Info (332119):    -3.752        -6.845 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.788       -84.685 CMOS_PCLK 
    Info (332119):    -0.535        -0.535 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.006         0.000 CLOCK 
    Info (332119):   123.769         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is -0.748
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.748        -1.507 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -0.589        -2.407 CMOS_PCLK 
    Info (332119):    -0.281        -0.281 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.027         0.000 reg_config:reg_config_inst|clock_20k 
    Info (332119):     0.401         0.000 CLOCK 
    Info (332119):     0.402         0.000 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.835         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -4.852
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.852      -257.737 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.213       -25.632 reg_config:reg_config_inst|clock_20k 
    Info (332119):    -1.028        -2.056 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.004        -0.020 CMOS_PCLK 
    Info (332119):     0.828         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    37.595         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is -0.363
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.363       -15.967 CMOS_PCLK 
    Info (332119):    -0.122        -1.553 reg_config:reg_config_inst|clock_20k 
    Info (332119):     1.397         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.527         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.516         0.000 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.154         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201      -115.206 CMOS_PCLK 
    Info (332119):    -1.487       -66.915 reg_config:reg_config_inst|clock_20k 
    Info (332119):     4.667         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     7.408         0.000 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.753         0.000 CLOCK 
    Info (332119):    20.549         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    62.218         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.445        -3.627 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -1.406        -2.590 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.400       -42.967 reg_config:reg_config_inst|clock_20k 
    Info (332119):    -0.571        -0.571 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.252        -3.856 CMOS_PCLK 
    Info (332119):    17.734         0.000 CLOCK 
    Info (332119):   124.435         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is -0.518
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.518        -1.041 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -0.450        -2.344 CMOS_PCLK 
    Info (332119):    -0.383        -7.477 reg_config:reg_config_inst|clock_20k 
    Info (332119):     0.068         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186         0.000 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187         0.000 CLOCK 
    Info (332119):     0.336         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -2.378
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.378      -107.105 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.402        -7.314 reg_config:reg_config_inst|clock_20k 
    Info (332119):     0.426         0.000 CMOS_PCLK 
    Info (332119):     1.816         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.923         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    39.715         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is -0.401
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.401        -8.678 reg_config:reg_config_inst|clock_20k 
    Info (332119):    -0.261       -13.009 CMOS_PCLK 
    Info (332119):     0.684         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.709         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.187         0.000 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.086         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -103.730 CMOS_PCLK 
    Info (332119):    -1.000       -45.000 reg_config:reg_config_inst|clock_20k 
    Info (332119):     4.734         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     7.426         0.000 u_system_ctrl|u_pll_64|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.262         0.000 CLOCK 
    Info (332119):    20.629         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    62.296         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 499 megabytes
    Info: Processing ended: Thu May 11 10:00:32 2017
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:08


