0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/CORDIC_DEBUG/CORDIC_DEBUG.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GG.v,1684316451,verilog,,C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GR.v,,GG,,,,,,,,
C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/GR.v,1684321010,verilog,,C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/QR_CORDIC.v,,GR,,,,,,,,
C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/QR_CORDIC.v,1684313604,verilog,,C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/pattern.v,,QR_CORDIC,,,,,,,,
C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/TESTBED.v,1684160320,verilog,,,,TESTBED,,,,,,,,
C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/pattern.v,1684308297,verilog,,C:/Users/User/Desktop/VLSI_DSP_Notes_HW_Project/hw5/verilog/TESTBED.v,,PATTERN,,,,,,,,
