var searchData=
[
  ['oar1',['OAR1',['../struct_i2_c___type_def.html#ae8269169fcbdc2ecb580208d99c2f89f',1,'I2C_TypeDef']]],
  ['oar2',['OAR2',['../struct_i2_c___type_def.html#a73988a218be320999c74a641b3d6e3c1',1,'I2C_TypeDef']]],
  ['ob',['OB',['../group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3',1,'stm32l152xe.h']]],
  ['ob_5fbase',['OB_BASE',['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'stm32l152xe.h']]],
  ['ob_5fbor_5flevel1',['OB_BOR_LEVEL1',['../group___f_l_a_s_h_ex___option___bytes___b_o_r___level.html#ga3a888b788e75f0bc1f9add85c9ccd9d6',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fbor_5flevel2',['OB_BOR_LEVEL2',['../group___f_l_a_s_h_ex___option___bytes___b_o_r___level.html#gad678e849fcf817f6ed2d837538e8ebc2',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fbor_5flevel3',['OB_BOR_LEVEL3',['../group___f_l_a_s_h_ex___option___bytes___b_o_r___level.html#ga3132b8202c0a345e9dd33d136714b046',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fbor_5flevel4',['OB_BOR_LEVEL4',['../group___f_l_a_s_h_ex___option___bytes___b_o_r___level.html#gaabff673365a8fc0c7e5b4d62f8b6f16c',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fbor_5flevel5',['OB_BOR_LEVEL5',['../group___f_l_a_s_h_ex___option___bytes___b_o_r___level.html#ga20a498ddcc36d0fe244f280227364c07',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fbor_5foff',['OB_BOR_OFF',['../group___f_l_a_s_h_ex___option___bytes___b_o_r___level.html#gaabc231cb1d05a94fe860f67bb5a37b12',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fiwdg_5fhw',['OB_IWDG_HW',['../group___f_l_a_s_h_ex___option___bytes___i_watchdog.html#gadfcbfa963d79c339ec8e2d5a7734e47a',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fiwdg_5fsw',['OB_IWDG_SW',['../group___f_l_a_s_h_ex___option___bytes___i_watchdog.html#ga5a357e232c955444c3f2ccb9a937ffce',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fram_5fparity_5fcheck_5freset',['OB_RAM_PARITY_CHECK_RESET',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#gab425a7c5a822ef819107a93463361bd9',1,'stm32_hal_legacy.h']]],
  ['ob_5fram_5fparity_5fcheck_5fset',['OB_RAM_PARITY_CHECK_SET',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga98952cd374b07146bb79583fd61ef6e6',1,'stm32_hal_legacy.h']]],
  ['ob_5frdp_5flevel0',['OB_RDP_LEVEL0',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga7339a05119a474a7bde67e9e500d38cb',1,'stm32_hal_legacy.h']]],
  ['ob_5frdp_5flevel1',['OB_RDP_LEVEL1',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga7291ec039ae68ee1471af8ef3310d326',1,'stm32_hal_legacy.h']]],
  ['ob_5frdp_5flevel2',['OB_RDP_LEVEL2',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#gae591fa55ccad5cc27b322a5fba9d6ca1',1,'stm32_hal_legacy.h']]],
  ['ob_5frdp_5flevel_5f0',['OB_RDP_LEVEL_0',['../group___f_l_a_s_h_ex___option___bytes___read___protection.html#ga22c7871bda267a2844ab9ca9f7bd38e4',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5frdp_5flevel_5f1',['OB_RDP_LEVEL_1',['../group___f_l_a_s_h_ex___option___bytes___read___protection.html#ga778207f0d12d87bbff9d55e985aba5bc',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5frdp_5flevel_5f2',['OB_RDP_LEVEL_2',['../group___f_l_a_s_h_ex___option___bytes___read___protection.html#ga2262afca565429ce2808d835c49e5ee6',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fsdadc12_5fvdd_5fmonitor_5freset',['OB_SDADC12_VDD_MONITOR_RESET',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga330d35b134c5a576318103b718559b11',1,'stm32_hal_legacy.h']]],
  ['ob_5fsdadc12_5fvdd_5fmonitor_5fset',['OB_SDADC12_VDD_MONITOR_SET',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga28d03f0c0e87570a3bc2faa4e720b8e3',1,'stm32_hal_legacy.h']]],
  ['ob_5fstdby_5fnorst',['OB_STDBY_NORST',['../group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_d_b_y.html#ga001d8bed938edd0640f5461f859c57af',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fstdby_5frst',['OB_STDBY_RST',['../group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_d_b_y.html#ga69451a6f69247528f58735c9c83499ce',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fstop_5fnorst',['OB_STOP_NORST',['../group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_o_p.html#gac440badc145bc62ab85e1cbca9483584',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fstop_5frst',['OB_STOP_RST',['../group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_o_p.html#gaef92c03b1f279c532bfa13d3bb074b57',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5ftypedef',['OB_TypeDef',['../struct_o_b___type_def.html',1,'']]],
  ['ob_5fwdg_5fhw',['OB_WDG_HW',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#gae9a94b5f21aaa5dd5558095fa684b5a3',1,'stm32_hal_legacy.h']]],
  ['ob_5fwdg_5fsw',['OB_WDG_SW',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#gac332a5aa5da146e19f3c39067220f0f8',1,'stm32_hal_legacy.h']]],
  ['ob_5fwrp1_5fallpages',['OB_WRP1_ALLPAGES',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#gab270339eea70e4f316a4ef4bb790e9d4',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages0to15',['OB_WRP1_PAGES0TO15',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#ga42e432a1d2ce05a1b81e39031b179eeb',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages112to127',['OB_WRP1_PAGES112TO127',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#ga34415214e1370429b794a3f901245f8a',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages128to143',['OB_WRP1_PAGES128TO143',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#gabc93a13ac0e32815e1af1a9dfc915492',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages144to159',['OB_WRP1_PAGES144TO159',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#ga10ef307e94042ec09d6fbc4f72f15300',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages160to175',['OB_WRP1_PAGES160TO175',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#gaa66f520d8b8032ba3ab69f15f1402484',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages16to31',['OB_WRP1_PAGES16TO31',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#ga2864e4b0975b4875032ab400f0db28db',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages176to191',['OB_WRP1_PAGES176TO191',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#gab8b61ded24cbe5504af23b06b8a8fff3',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages192to207',['OB_WRP1_PAGES192TO207',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#ga276127fff175fcd29a1d6969ede61aae',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages208to223',['OB_WRP1_PAGES208TO223',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#ga6a4314b828da6d71a8cb6606d935a7bb',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages224to239',['OB_WRP1_PAGES224TO239',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#gaef13309a73b31bc6b0c8ca37f5218725',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages240to255',['OB_WRP1_PAGES240TO255',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#ga82c2be21d61b00812544d0e81576f736',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages256to271',['OB_WRP1_PAGES256TO271',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#gad11fa60c63c1c208b90706d974bc1741',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages272to287',['OB_WRP1_PAGES272TO287',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#gaeeca9479f273ad1e6792a297e801ef18',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages288to303',['OB_WRP1_PAGES288TO303',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#ga16971dcdfbafabfe552b5d8f3aa78468',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages304to319',['OB_WRP1_PAGES304TO319',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#gaa1bd7bb5b0e9c2171c13f08967119a89',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages320to335',['OB_WRP1_PAGES320TO335',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#ga0e3542f2b50f94ad6ad4bad0d1ac4a1f',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages32to47',['OB_WRP1_PAGES32TO47',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#gaa34e3505d6c7d97ea2397123d611121e',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages336to351',['OB_WRP1_PAGES336TO351',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#ga843ceb8570515e4a1308161488d2eaed',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages352to367',['OB_WRP1_PAGES352TO367',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#gae261af190c20db2e3c94db13324644fc',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages368to383',['OB_WRP1_PAGES368TO383',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#gab63edd9507ffc8a666133e9735efe17d',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages384to399',['OB_WRP1_PAGES384TO399',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#ga472584f0513bbaf9c290be53cfcff550',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages400to415',['OB_WRP1_PAGES400TO415',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#gaffe45cf6ef12157253e8cd4d8198ddfc',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages416to431',['OB_WRP1_PAGES416TO431',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#ga303b2306543406e7e3e248950b2cb6a3',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages432to447',['OB_WRP1_PAGES432TO447',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#ga6da4ac653ed25a8ceb52d4aeed47b63a',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages448to463',['OB_WRP1_PAGES448TO463',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#ga3daebad83275c64d5b6d98a5e87b604d',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages464to479',['OB_WRP1_PAGES464TO479',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#gaa9ee5ab65aee13f1a4c55f96f85fe1e6',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages480to495',['OB_WRP1_PAGES480TO495',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#gaf6e7ec6a3e9a0b471275673e4a17362e',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages48to63',['OB_WRP1_PAGES48TO63',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#ga12bfcafda35ca43d79955e0c2d47ab03',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages496to511',['OB_WRP1_PAGES496TO511',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#ga5557c78d7304a1a2f469167c2a7959d6',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages64to79',['OB_WRP1_PAGES64TO79',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#gaec84f63434ebacd926e848a4ab99bdb4',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages80to95',['OB_WRP1_PAGES80TO95',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#ga085a4a14d23dadd69a61b07a434fab48',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrp1_5fpages96to111',['OB_WRP1_PAGES96TO111',['../group___f_l_a_s_h_ex___option___bytes___write___protection1.html#gafc8af571733fa11eefcfb283f266fa88',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrpstate_5fdisable',['OB_WRPSTATE_DISABLE',['../group___f_l_a_s_h_ex___w_r_p___state.html#gaa34eb6205fe554f65a311ee974d5a4ab',1,'stm32l1xx_hal_flash_ex.h']]],
  ['ob_5fwrpstate_5fenable',['OB_WRPSTATE_ENABLE',['../group___f_l_a_s_h_ex___w_r_p___state.html#ga9fc463145ab57616baa36d95523186a1',1,'stm32l1xx_hal_flash_ex.h']]],
  ['obex_5fbootconfig',['OBEX_BOOTCONFIG',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga79284d41c929869394172fc526ff3d7e',1,'stm32_hal_legacy.h']]],
  ['obex_5fpcrop',['OBEX_PCROP',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga1de788f8cf04b70320aaebf3388e638c',1,'stm32_hal_legacy.h']]],
  ['obr',['OBR',['../struct_f_l_a_s_h___type_def.html#a24dece1e3b3185456afe34c3dc6add2e',1,'FLASH_TypeDef']]],
  ['ocfastmode',['OCFastMode',['../struct_t_i_m___o_c___init_type_def.html#a4c4203c5ed779ac86fb793bb9d628e55',1,'TIM_OC_InitTypeDef']]],
  ['ocidlestate',['OCIdleState',['../struct_t_i_m___o_c___init_type_def.html#ace3e2b76ca2fca0f4961585ed9ebecf5',1,'TIM_OC_InitTypeDef::OCIdleState()'],['../struct_t_i_m___one_pulse___init_type_def.html#aef11bcea1dbf3e3ddf2a4bbc2846bb1e',1,'TIM_OnePulse_InitTypeDef::OCIdleState()']]],
  ['ocmode',['OCMode',['../struct_t_i_m___o_c___init_type_def.html#ae5faa1cba0b3f1ab6179cc54e1015ee8',1,'TIM_OC_InitTypeDef::OCMode()'],['../struct_t_i_m___one_pulse___init_type_def.html#af127f01162853e39ae616b43cc52b674',1,'TIM_OnePulse_InitTypeDef::OCMode()']]],
  ['ocpolarity',['OCPolarity',['../struct_t_i_m___o_c___init_type_def.html#a556b7137d041aceed3e45c87cbfb39cd',1,'TIM_OC_InitTypeDef::OCPolarity()'],['../struct_t_i_m___one_pulse___init_type_def.html#a3028787ad41698072cbf70ddf1b6c984',1,'TIM_OnePulse_InitTypeDef::OCPolarity()']]],
  ['oden_5fbitnumber',['ODEN_BitNumber',['../group___h_a_l___p_w_r___aliased.html#ga2f24ddbcbc5b8d74c0b032cfa53c725a',1,'stm32_hal_legacy.h']]],
  ['odr',['ODR',['../struct_g_p_i_o___type_def.html#a6fb78f4a978a36032cdeac93ac3c9c8b',1,'GPIO_TypeDef']]],
  ['odswen_5fbitnumber',['ODSWEN_BitNumber',['../group___h_a_l___p_w_r___aliased.html#gaf2e21cacf95f557d2535d623c41577c2',1,'stm32_hal_legacy.h']]],
  ['onebyfftlen',['onebyfftLen',['../structarm__cfft__radix2__instance__f32.html#a1d3d289d47443e597d88a40effd14b8f',1,'arm_cfft_radix2_instance_f32::onebyfftLen()'],['../structarm__cfft__radix4__instance__f32.html#ab9eed39e40b8d7c16381fbccf84467cd',1,'arm_cfft_radix4_instance_f32::onebyfftLen()']]],
  ['op2',['op2',['../group___c_m_s_i_s___core___instruction_interface.html#gadb2bb33809b6f35ba4d176cbec7c7b75',1,'op2():&#160;cmsis_armcc_V6.h'],['../group___c_m_s_i_s___core___instruction_interface.html#gadb2bb33809b6f35ba4d176cbec7c7b75',1,'op2():&#160;cmsis_gcc.h']]],
  ['opamp',['OPAMP',['../group___peripheral__declaration.html#gaaa993d5a85ac85c8abbd13e31d504bb6',1,'stm32l152xe.h']]],
  ['opamp1',['OPAMP1',['../group___peripheral__declaration.html#gaf0025add8d004b4f4bf6eaeedd55c488',1,'stm32l152xe.h']]],
  ['opamp12_5fcommon',['OPAMP12_COMMON',['../group___peripheral__declaration.html#ga4b1ee26305e87c88f198841409da1214',1,'stm32l152xe.h']]],
  ['opamp2',['OPAMP2',['../group___peripheral__declaration.html#gabc11c296d6d15ca861b6378bc056848e',1,'stm32l152xe.h']]],
  ['opamp_5fbase',['OPAMP_BASE',['../group___peripheral__memory__map.html#ga6e9722d15c7ed794f0eca9682f64c03c',1,'stm32l152xe.h']]],
  ['opamp_5fcommon_5ftypedef',['OPAMP_Common_TypeDef',['../struct_o_p_a_m_p___common___type_def.html',1,'']]],
  ['opamp_5fcsr_5fanawsel1',['OPAMP_CSR_ANAWSEL1',['../group___peripheral___registers___bits___definition.html#ga19bdc28f97676f37d7f413e2bef9e439',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fanawsel1_5fmsk',['OPAMP_CSR_ANAWSEL1_Msk',['../group___peripheral___registers___bits___definition.html#gace6f2e2b9edda87e218d2f5ab61afa6a',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fanawsel1_5fpos',['OPAMP_CSR_ANAWSEL1_Pos',['../group___peripheral___registers___bits___definition.html#ga0338e31480a0854290e9efc1bc9fbd24',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fanawsel2',['OPAMP_CSR_ANAWSEL2',['../group___peripheral___registers___bits___definition.html#gae11461c636f00cabc7c33c98118038f7',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fanawsel2_5fmsk',['OPAMP_CSR_ANAWSEL2_Msk',['../group___peripheral___registers___bits___definition.html#ga5d87a9e460cbf92a64419a7309f74469',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fanawsel2_5fpos',['OPAMP_CSR_ANAWSEL2_Pos',['../group___peripheral___registers___bits___definition.html#gaa93d52da3accff9e74cbe90c3b9b0ab0',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5faop_5frange',['OPAMP_CSR_AOP_RANGE',['../group___peripheral___registers___bits___definition.html#gadd7cf07cd19782a07c3521f3f1393ac4',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5faop_5frange_5fmsk',['OPAMP_CSR_AOP_RANGE_Msk',['../group___peripheral___registers___bits___definition.html#gada743b27e2a274dcf3547e1a3c841d87',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5faop_5frange_5fpos',['OPAMP_CSR_AOP_RANGE_Pos',['../group___peripheral___registers___bits___definition.html#ga5dc2294bd679fc4db7bdabf2ecb1b166',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fopa1cal_5fh',['OPAMP_CSR_OPA1CAL_H',['../group___peripheral___registers___bits___definition.html#ga7b23675b1a4989b66adb3b4bde3701a4',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fopa1cal_5fh_5fmsk',['OPAMP_CSR_OPA1CAL_H_Msk',['../group___peripheral___registers___bits___definition.html#gaf2d91408116f37b929e2151df00a2afe',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fopa1cal_5fh_5fpos',['OPAMP_CSR_OPA1CAL_H_Pos',['../group___peripheral___registers___bits___definition.html#gad38b818f436b16d8020d0cf46b89e134',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fopa1cal_5fl',['OPAMP_CSR_OPA1CAL_L',['../group___peripheral___registers___bits___definition.html#ga559315504bd28b2ae4bbd2eb5f68a5c3',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fopa1cal_5fl_5fmsk',['OPAMP_CSR_OPA1CAL_L_Msk',['../group___peripheral___registers___bits___definition.html#gafa299389276b8b36bf3e6a23b36dec6d',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fopa1cal_5fl_5fpos',['OPAMP_CSR_OPA1CAL_L_Pos',['../group___peripheral___registers___bits___definition.html#ga40f5e60e029b17afaa30af06088ef19b',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fopa1calout',['OPAMP_CSR_OPA1CALOUT',['../group___peripheral___registers___bits___definition.html#ga2292621da808518e35353c6acb780939',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fopa1calout_5fmsk',['OPAMP_CSR_OPA1CALOUT_Msk',['../group___peripheral___registers___bits___definition.html#gaed6239b734993acada64a7c71402f6c7',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fopa1calout_5fpos',['OPAMP_CSR_OPA1CALOUT_Pos',['../group___peripheral___registers___bits___definition.html#ga95bb25ad7a021e870373473631dca0ff',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fopa1lpm',['OPAMP_CSR_OPA1LPM',['../group___peripheral___registers___bits___definition.html#ga5150a4cdd237a13e2e90d270401dc01a',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fopa1lpm_5fmsk',['OPAMP_CSR_OPA1LPM_Msk',['../group___peripheral___registers___bits___definition.html#ga8cb6f21bb4945c5ce2c203d0fb8fec42',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fopa1lpm_5fpos',['OPAMP_CSR_OPA1LPM_Pos',['../group___peripheral___registers___bits___definition.html#ga7909787e8cdc9280073654d5c4cab9f1',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fopa1pd',['OPAMP_CSR_OPA1PD',['../group___peripheral___registers___bits___definition.html#gae5b644934e804cbc8e42bd484dcebd6e',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fopa1pd_5fmsk',['OPAMP_CSR_OPA1PD_Msk',['../group___peripheral___registers___bits___definition.html#gaeddf098533374c314c418b26c797f08e',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fopa1pd_5fpos',['OPAMP_CSR_OPA1PD_Pos',['../group___peripheral___registers___bits___definition.html#gae3fd322fad476319747b6937e4d91009',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fopa2cal_5fh',['OPAMP_CSR_OPA2CAL_H',['../group___peripheral___registers___bits___definition.html#gad10eefaaf4ba1fd000519ac7b9a23a99',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fopa2cal_5fh_5fmsk',['OPAMP_CSR_OPA2CAL_H_Msk',['../group___peripheral___registers___bits___definition.html#gab9d134e193e38db3bb09d16ddf30a66d',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fopa2cal_5fh_5fpos',['OPAMP_CSR_OPA2CAL_H_Pos',['../group___peripheral___registers___bits___definition.html#gabfc6dabd4787b8c922d54d4854640908',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fopa2cal_5fl',['OPAMP_CSR_OPA2CAL_L',['../group___peripheral___registers___bits___definition.html#gaef0680339e9466294ed793971564d414',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fopa2cal_5fl_5fmsk',['OPAMP_CSR_OPA2CAL_L_Msk',['../group___peripheral___registers___bits___definition.html#gadb3d6d8e397857aa04a844c47f5e4f5e',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fopa2cal_5fl_5fpos',['OPAMP_CSR_OPA2CAL_L_Pos',['../group___peripheral___registers___bits___definition.html#ga12d8dcb6938ba10fb2abb46dcf0ec509',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fopa2calout',['OPAMP_CSR_OPA2CALOUT',['../group___peripheral___registers___bits___definition.html#ga3bf6b44e744f16a16f88e20c28b5cb6f',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fopa2calout_5fmsk',['OPAMP_CSR_OPA2CALOUT_Msk',['../group___peripheral___registers___bits___definition.html#ga22d8841da89cd7448d28c57ab1d30283',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fopa2calout_5fpos',['OPAMP_CSR_OPA2CALOUT_Pos',['../group___peripheral___registers___bits___definition.html#ga930616ff33733612a20ad68ddb49cd81',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fopa2lpm',['OPAMP_CSR_OPA2LPM',['../group___peripheral___registers___bits___definition.html#gab886ae6a479d527ded647fde68507e7f',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fopa2lpm_5fmsk',['OPAMP_CSR_OPA2LPM_Msk',['../group___peripheral___registers___bits___definition.html#ga36e82070629376bd9be1e3f864a49c9e',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fopa2lpm_5fpos',['OPAMP_CSR_OPA2LPM_Pos',['../group___peripheral___registers___bits___definition.html#ga80a6887fece6be9fbe5e5c937b16b056',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fopa2pd',['OPAMP_CSR_OPA2PD',['../group___peripheral___registers___bits___definition.html#ga48a11d9b9cabf471a9eb865749258cbd',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fopa2pd_5fmsk',['OPAMP_CSR_OPA2PD_Msk',['../group___peripheral___registers___bits___definition.html#gaffb3a18569fecdff96067927e975e281',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fopa2pd_5fpos',['OPAMP_CSR_OPA2PD_Pos',['../group___peripheral___registers___bits___definition.html#ga45a5ef75f265e53de85b3a717cc6b0f1',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fs3sel1',['OPAMP_CSR_S3SEL1',['../group___peripheral___registers___bits___definition.html#ga37b676e928da0202bddb2f12188c90ef',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fs3sel1_5fmsk',['OPAMP_CSR_S3SEL1_Msk',['../group___peripheral___registers___bits___definition.html#ga4999dc4472b13dd3b1846aae67d0312d',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fs3sel1_5fpos',['OPAMP_CSR_S3SEL1_Pos',['../group___peripheral___registers___bits___definition.html#gabc0d9c6a5edd45ee5dbac5d2a2dd1263',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fs3sel2',['OPAMP_CSR_S3SEL2',['../group___peripheral___registers___bits___definition.html#ga5a8a67e8d565fd87ed7d815b97b595ed',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fs3sel2_5fmsk',['OPAMP_CSR_S3SEL2_Msk',['../group___peripheral___registers___bits___definition.html#ga68f2a1228566f18e61b702b12e019dc8',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fs3sel2_5fpos',['OPAMP_CSR_S3SEL2_Pos',['../group___peripheral___registers___bits___definition.html#ga095a4a3b59fb5c9ae1574a6fb8d17bc3',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fs4sel1',['OPAMP_CSR_S4SEL1',['../group___peripheral___registers___bits___definition.html#ga0e328d9d724eb39d4400d36d502fea5a',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fs4sel1_5fmsk',['OPAMP_CSR_S4SEL1_Msk',['../group___peripheral___registers___bits___definition.html#gaa91a6fbf718e0b141c8d16a57d63ef28',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fs4sel1_5fpos',['OPAMP_CSR_S4SEL1_Pos',['../group___peripheral___registers___bits___definition.html#ga9b4e460cd0dac85b158774c235fb7da4',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fs4sel2',['OPAMP_CSR_S4SEL2',['../group___peripheral___registers___bits___definition.html#gab6c4ae766097f963e04ea1453edb2ae5',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fs4sel2_5fmsk',['OPAMP_CSR_S4SEL2_Msk',['../group___peripheral___registers___bits___definition.html#ga1f14cf895a0fdcae3f3dfb849a0663f4',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fs4sel2_5fpos',['OPAMP_CSR_S4SEL2_Pos',['../group___peripheral___registers___bits___definition.html#ga8cdd15dd2c67a8d6c07b71ac60fc084b',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fs5sel1',['OPAMP_CSR_S5SEL1',['../group___peripheral___registers___bits___definition.html#gac4eea516e7d5c208b8289b0660cc75a9',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fs5sel1_5fmsk',['OPAMP_CSR_S5SEL1_Msk',['../group___peripheral___registers___bits___definition.html#ga360438b005103531a7a1846d2b759864',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fs5sel1_5fpos',['OPAMP_CSR_S5SEL1_Pos',['../group___peripheral___registers___bits___definition.html#ga771fe3dc82f7a6b51009ab86263c2378',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fs5sel2',['OPAMP_CSR_S5SEL2',['../group___peripheral___registers___bits___definition.html#ga7b0d17dca87b31e081ab21816742f798',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fs5sel2_5fmsk',['OPAMP_CSR_S5SEL2_Msk',['../group___peripheral___registers___bits___definition.html#gab26d2c93c3eabbcc22c2ae3838e8bd35',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fs5sel2_5fpos',['OPAMP_CSR_S5SEL2_Pos',['../group___peripheral___registers___bits___definition.html#ga6776031ea50b4487a71022714b559ad2',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fs6sel1',['OPAMP_CSR_S6SEL1',['../group___peripheral___registers___bits___definition.html#ga5d6208311a1867d128b86cd3c7cb510b',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fs6sel1_5fmsk',['OPAMP_CSR_S6SEL1_Msk',['../group___peripheral___registers___bits___definition.html#ga31140a5d51124baa7212e6d2c32579ac',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fs6sel1_5fpos',['OPAMP_CSR_S6SEL1_Pos',['../group___peripheral___registers___bits___definition.html#ga195beea21819c05a7f7095fd0c8eb89b',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fs6sel2',['OPAMP_CSR_S6SEL2',['../group___peripheral___registers___bits___definition.html#ga67e91d1a9059b9c1a513488c461cc4ee',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fs6sel2_5fmsk',['OPAMP_CSR_S6SEL2_Msk',['../group___peripheral___registers___bits___definition.html#gafab800fca69f8a2c3c2fb2cf0b35aa4d',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fs6sel2_5fpos',['OPAMP_CSR_S6SEL2_Pos',['../group___peripheral___registers___bits___definition.html#ga02ea4896e2aed60b3c9af953de213dc4',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fs7sel2',['OPAMP_CSR_S7SEL2',['../group___peripheral___registers___bits___definition.html#gad733d970416f5da10bd97202fd3ac79a',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fs7sel2_5fmsk',['OPAMP_CSR_S7SEL2_Msk',['../group___peripheral___registers___bits___definition.html#ga3150c9fb69c5e6cae86d38f085e18efa',1,'stm32l152xe.h']]],
  ['opamp_5fcsr_5fs7sel2_5fpos',['OPAMP_CSR_S7SEL2_Pos',['../group___peripheral___registers___bits___definition.html#gac2fc33bd55b9d95e45f119de24ee10c7',1,'stm32l152xe.h']]],
  ['opamp_5finvertinginput_5fvinm',['OPAMP_INVERTINGINPUT_VINM',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gafe28bec51c15b3c50797e6cb12e271bc',1,'stm32_hal_legacy.h']]],
  ['opamp_5finvertinginput_5fvm0',['OPAMP_INVERTINGINPUT_VM0',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gaa6ab36e92c4c9e5f08a766d722cc12e2',1,'stm32_hal_legacy.h']]],
  ['opamp_5finvertinginput_5fvm1',['OPAMP_INVERTINGINPUT_VM1',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga1d73eb5e8d6e1c4e22cbdd896586375a',1,'stm32_hal_legacy.h']]],
  ['opamp_5fnoninvertinginput_5fvp0',['OPAMP_NONINVERTINGINPUT_VP0',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga0c8a66d4ef4f3e5ddff93741d59730a9',1,'stm32_hal_legacy.h']]],
  ['opamp_5fnoninvertinginput_5fvp1',['OPAMP_NONINVERTINGINPUT_VP1',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga2373d73432511331d18e850f2cbcb637',1,'stm32_hal_legacy.h']]],
  ['opamp_5fnoninvertinginput_5fvp2',['OPAMP_NONINVERTINGINPUT_VP2',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gaefe0c48289b99fc2a72078562ab1bbce',1,'stm32_hal_legacy.h']]],
  ['opamp_5fnoninvertinginput_5fvp3',['OPAMP_NONINVERTINGINPUT_VP3',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga45a66909e6190a2cef2b6cb1a623ef3e',1,'stm32_hal_legacy.h']]],
  ['opamp_5fotr_5fao1_5fopt_5foffset_5ftrim_5fhigh',['OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH',['../group___peripheral___registers___bits___definition.html#ga10dbfe9b7c790d6b3347241a1705261f',1,'stm32l152xe.h']]],
  ['opamp_5fotr_5fao1_5fopt_5foffset_5ftrim_5fhigh_5fmsk',['OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Msk',['../group___peripheral___registers___bits___definition.html#ga5c630786a521711d8c80678da619a3ae',1,'stm32l152xe.h']]],
  ['opamp_5fotr_5fao1_5fopt_5foffset_5ftrim_5fhigh_5fpos',['OPAMP_OTR_AO1_OPT_OFFSET_TRIM_HIGH_Pos',['../group___peripheral___registers___bits___definition.html#ga16861f5fc4e04df96b168537f6c1e7fa',1,'stm32l152xe.h']]],
  ['opamp_5fotr_5fao1_5fopt_5foffset_5ftrim_5flow',['OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW',['../group___peripheral___registers___bits___definition.html#gaebdf30e404391b35fe1902c9dc7d15be',1,'stm32l152xe.h']]],
  ['opamp_5fotr_5fao1_5fopt_5foffset_5ftrim_5flow_5fmsk',['OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Msk',['../group___peripheral___registers___bits___definition.html#gaa48a951cceb96c83c547cad986ad100d',1,'stm32l152xe.h']]],
  ['opamp_5fotr_5fao1_5fopt_5foffset_5ftrim_5flow_5fpos',['OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LOW_Pos',['../group___peripheral___registers___bits___definition.html#ga24d746452716e5cf29b2581618fca7c6',1,'stm32l152xe.h']]],
  ['opamp_5fotr_5fao1_5fopt_5foffset_5ftrim_5flp_5fhigh',['OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH',['../group___peripheral___registers___bits___definition.html#ga2ad0ff4d7301d537260c337b2b853419',1,'stm32l152xe.h']]],
  ['opamp_5fotr_5fao1_5fopt_5foffset_5ftrim_5flp_5fhigh_5fmsk',['OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Msk',['../group___peripheral___registers___bits___definition.html#ga00731f0085e444b33029030a0eaf272e',1,'stm32l152xe.h']]],
  ['opamp_5fotr_5fao1_5fopt_5foffset_5ftrim_5flp_5fhigh_5fpos',['OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_HIGH_Pos',['../group___peripheral___registers___bits___definition.html#ga9202d007fad36fb18ebd3fe64f014bc3',1,'stm32l152xe.h']]],
  ['opamp_5fotr_5fao1_5fopt_5foffset_5ftrim_5flp_5flow',['OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW',['../group___peripheral___registers___bits___definition.html#ga9894fe48b0d5b723f80afeaccff64889',1,'stm32l152xe.h']]],
  ['opamp_5fotr_5fao1_5fopt_5foffset_5ftrim_5flp_5flow_5fmsk',['OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Msk',['../group___peripheral___registers___bits___definition.html#gac7f9ed453a1dfd15cd15f68a0d51995a',1,'stm32l152xe.h']]],
  ['opamp_5fotr_5fao1_5fopt_5foffset_5ftrim_5flp_5flow_5fpos',['OPAMP_OTR_AO1_OPT_OFFSET_TRIM_LP_LOW_Pos',['../group___peripheral___registers___bits___definition.html#ga9005397f572b53f21d9792ccfc180cee',1,'stm32l152xe.h']]],
  ['opamp_5fotr_5fao2_5fopt_5foffset_5ftrim_5fhigh',['OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH',['../group___peripheral___registers___bits___definition.html#ga3aa886e7e30a514099b8c1b0ee91b148',1,'stm32l152xe.h']]],
  ['opamp_5fotr_5fao2_5fopt_5foffset_5ftrim_5fhigh_5fmsk',['OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Msk',['../group___peripheral___registers___bits___definition.html#ga11373822fb880db028bcbdddbc6e8844',1,'stm32l152xe.h']]],
  ['opamp_5fotr_5fao2_5fopt_5foffset_5ftrim_5fhigh_5fpos',['OPAMP_OTR_AO2_OPT_OFFSET_TRIM_HIGH_Pos',['../group___peripheral___registers___bits___definition.html#gad96009b5be79271b458f7486ebda5ff3',1,'stm32l152xe.h']]],
  ['opamp_5fotr_5fao2_5fopt_5foffset_5ftrim_5flow',['OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW',['../group___peripheral___registers___bits___definition.html#ga59a88268bcc728c7d6262709fbef075b',1,'stm32l152xe.h']]],
  ['opamp_5fotr_5fao2_5fopt_5foffset_5ftrim_5flow_5fmsk',['OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Msk',['../group___peripheral___registers___bits___definition.html#ga106042afa86ba927e2ab206d447d350c',1,'stm32l152xe.h']]],
  ['opamp_5fotr_5fao2_5fopt_5foffset_5ftrim_5flow_5fpos',['OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LOW_Pos',['../group___peripheral___registers___bits___definition.html#ga63b419b3e408b472d8fce42a98e76e29',1,'stm32l152xe.h']]],
  ['opamp_5fotr_5fao2_5fopt_5foffset_5ftrim_5flp_5fhigh',['OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH',['../group___peripheral___registers___bits___definition.html#gab72654a845a9fb9fd0099106e3f05da4',1,'stm32l152xe.h']]],
  ['opamp_5fotr_5fao2_5fopt_5foffset_5ftrim_5flp_5fhigh_5fmsk',['OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Msk',['../group___peripheral___registers___bits___definition.html#ga1291798ddccd80cdfe9d4340490c710e',1,'stm32l152xe.h']]],
  ['opamp_5fotr_5fao2_5fopt_5foffset_5ftrim_5flp_5fhigh_5fpos',['OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_HIGH_Pos',['../group___peripheral___registers___bits___definition.html#ga964a29a93a7ae903efd5ce75fc51e8b6',1,'stm32l152xe.h']]],
  ['opamp_5fotr_5fao2_5fopt_5foffset_5ftrim_5flp_5flow',['OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW',['../group___peripheral___registers___bits___definition.html#ga0d37b53b821ef8f133440ba47a2d5728',1,'stm32l152xe.h']]],
  ['opamp_5fotr_5fao2_5fopt_5foffset_5ftrim_5flp_5flow_5fmsk',['OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Msk',['../group___peripheral___registers___bits___definition.html#ga056cf6252b14ddf3093e15b116bbef9f',1,'stm32l152xe.h']]],
  ['opamp_5fotr_5fao2_5fopt_5foffset_5ftrim_5flp_5flow_5fpos',['OPAMP_OTR_AO2_OPT_OFFSET_TRIM_LP_LOW_Pos',['../group___peripheral___registers___bits___definition.html#gabcadf90ded29bd185d0e1cf38758db2e',1,'stm32l152xe.h']]],
  ['opamp_5fotr_5fot_5fuser',['OPAMP_OTR_OT_USER',['../group___peripheral___registers___bits___definition.html#ga11d7d7115cedfa7d321971f832d8a391',1,'stm32l152xe.h']]],
  ['opamp_5fotr_5fot_5fuser_5fmsk',['OPAMP_OTR_OT_USER_Msk',['../group___peripheral___registers___bits___definition.html#ga9b42fc5ee8c66b85839b05f38d6593cb',1,'stm32l152xe.h']]],
  ['opamp_5fotr_5fot_5fuser_5fpos',['OPAMP_OTR_OT_USER_Pos',['../group___peripheral___registers___bits___definition.html#ga6cfb28cb2e6cabf4b304344e9b5adc3e',1,'stm32l152xe.h']]],
  ['opamp_5fpgaconnect_5fno',['OPAMP_PGACONNECT_NO',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gae834f2fc0846277de623320d541d2b83',1,'stm32_hal_legacy.h']]],
  ['opamp_5fpgaconnect_5fvm0',['OPAMP_PGACONNECT_VM0',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gad9238e09b6c72142f797d4a0cccef921',1,'stm32_hal_legacy.h']]],
  ['opamp_5fpgaconnect_5fvm1',['OPAMP_PGACONNECT_VM1',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga8a371a8519c5350bba225e66b4d82ef1',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5finvertinginput_5fvm0',['OPAMP_SEC_INVERTINGINPUT_VM0',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga2deb27c0ae55e51ce5e529b8ca12a5bf',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5finvertinginput_5fvm1',['OPAMP_SEC_INVERTINGINPUT_VM1',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga64e070f02a3a612aa9307cd3d7be8cb9',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5fnoninvertinginput_5fvp0',['OPAMP_SEC_NONINVERTINGINPUT_VP0',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga0ca7da83e2be923743de9b1fa58e0b01',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5fnoninvertinginput_5fvp1',['OPAMP_SEC_NONINVERTINGINPUT_VP1',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga044a5996a702fe67bd404674d6ce2890',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5fnoninvertinginput_5fvp2',['OPAMP_SEC_NONINVERTINGINPUT_VP2',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga99d279a0ad7e685d456f454d4eb90c02',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5fnoninvertinginput_5fvp3',['OPAMP_SEC_NONINVERTINGINPUT_VP3',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gac8152b9a1e42f8513a907918f2db651b',1,'stm32_hal_legacy.h']]],
  ['opamp_5ftypedef',['OPAMP_TypeDef',['../struct_o_p_a_m_p___type_def.html',1,'']]],
  ['optionbyte_5fbor',['OPTIONBYTE_BOR',['../group___f_l_a_s_h_ex___option___type.html#gaf4063216c8386467d187663190936c07',1,'stm32l1xx_hal_flash_ex.h']]],
  ['optionbyte_5frdp',['OPTIONBYTE_RDP',['../group___f_l_a_s_h_ex___option___type.html#ga8f0bdb21ef13bae39d5d8b6619e2df06',1,'stm32l1xx_hal_flash_ex.h']]],
  ['optionbyte_5fuser',['OPTIONBYTE_USER',['../group___f_l_a_s_h_ex___option___type.html#gac7d843e666e15c79688a1914e8ffe7a5',1,'stm32l1xx_hal_flash_ex.h']]],
  ['optionbyte_5fwrp',['OPTIONBYTE_WRP',['../group___f_l_a_s_h_ex___option___type.html#ga48712a166ea192ddcda0f2653679f9ec',1,'stm32l1xx_hal_flash_ex.h']]],
  ['optiontype',['OptionType',['../group___s_t_m32_l1xx___h_a_l___driver.html#ga46bffc2a63ea02e15b9187856535d890',1,'FLASH_OBProgramInitTypeDef']]],
  ['optkeyr',['OPTKEYR',['../struct_f_l_a_s_h___type_def.html#a793cd13a4636c9785fdb99316f7fd7ab',1,'FLASH_TypeDef']]],
  ['or',['OR',['../struct_t_i_m___type_def.html#acb0e8a4efa46dac4a2fb1aa3d45924fd',1,'TIM_TypeDef']]],
  ['oscillatortype',['OscillatorType',['../struct_r_c_c___osc_init_type_def.html#af9e7bc89cab81c1705d94c74c7a81088',1,'RCC_OscInitTypeDef']]],
  ['ospeedr',['OSPEEDR',['../struct_g_p_i_o___type_def.html#a0d233d720f18ae2050f9131fa6faf7c6',1,'GPIO_TypeDef']]],
  ['otr',['OTR',['../struct_o_p_a_m_p___type_def.html#a6a80544bc693d9c51045b3652c43fd22',1,'OPAMP_TypeDef::OTR()'],['../struct_o_p_a_m_p___common___type_def.html#a2a4a84fec9ac7511fedd4a1f7235e793',1,'OPAMP_Common_TypeDef::OTR()']]],
  ['otyper',['OTYPER',['../struct_g_p_i_o___type_def.html#a910885e4d881c3a459dd11640237107f',1,'GPIO_TypeDef']]],
  ['oversampling',['OverSampling',['../struct_u_a_r_t___init_type_def.html#a77c2c86a2186e09cbf022e27c0c82324',1,'UART_InitTypeDef']]],
  ['ovr_5fdata_5foverwritten',['OVR_DATA_OVERWRITTEN',['../group___h_a_l___a_d_c___aliased___defines.html#ga46d2fd3222a716456b74ad881eb34039',1,'stm32_hal_legacy.h']]],
  ['ovr_5fdata_5fpreserved',['OVR_DATA_PRESERVED',['../group___h_a_l___a_d_c___aliased___defines.html#ga1fb9c5eb49053187ac90c0af92662be6',1,'stm32_hal_legacy.h']]],
  ['ovr_5fevent',['OVR_EVENT',['../group___h_a_l___a_d_c___aliased___defines.html#gaf63a166dce844ba44197109fe3a3d02f',1,'stm32_hal_legacy.h']]],
  ['ownaddress1',['OwnAddress1',['../struct_i2_c___init_type_def.html#abfb610317ea08e85c8feece82ccc9e16',1,'I2C_InitTypeDef']]],
  ['ownaddress2',['OwnAddress2',['../struct_i2_c___init_type_def.html#a8165caf61b7b52f903edd7517ddaa06b',1,'I2C_InitTypeDef']]],
  ['oscillator_20type',['Oscillator Type',['../group___r_c_c___oscillator___type.html',1,'']]]
];
