

================================================================
== Vitis HLS Report for 'seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3'
================================================================
* Date:           Wed May 22 14:54:26 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        project
* Solution:       krnl_globalSort_L1_L2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.385 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  19.980 ns|  19.980 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_718_3  |        4|        4|         3|          1|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      145|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|      190|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|      176|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      176|      398|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance            |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U67  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |mux_1032_32_1_1_U69              |mux_1032_32_1_1              |        0|   0|  0|  54|    0|
    |mux_1032_32_1_1_U70              |mux_1032_32_1_1              |        0|   0|  0|  54|    0|
    |mux_1032_32_1_1_U71              |mux_1032_32_1_1              |        0|   0|  0|  54|    0|
    |mux_32_32_1_1_U68                |mux_32_32_1_1                |        0|   0|  0|  14|    0|
    |mux_32_32_1_1_U72                |mux_32_32_1_1                |        0|   0|  0|  14|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                            |                             |        0|   0|  0| 190|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln718_fu_372_p2     |         +|   0|  0|   9|           2|           1|
    |and_ln721_1_fu_565_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln721_fu_559_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln718_fu_366_p2    |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln721_1_fu_530_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln721_2_fu_536_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln721_3_fu_542_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln721_fu_524_p2    |      icmp|   0|  0|  11|           8|           2|
    |or_ln721_1_fu_555_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln721_fu_551_p2      |        or|   0|  0|   2|           1|           1|
    |min_idx_4_fu_580_p3     |    select|   0|  0|  32|           1|          32|
    |min_value_2_fu_571_p3   |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 145|          73|          79|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_sig_allocacmp_j                 |   9|          2|    2|          4|
    |ap_sig_allocacmp_min_value_load_1  |   9|          2|   32|         64|
    |min_idx_1_fu_128                   |   9|          2|    2|          4|
    |min_idx_fu_124                     |   9|          2|   32|         64|
    |min_value_fu_120                   |   9|          2|   32|         64|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  63|         14|  102|        204|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln718_reg_634                 |   1|   0|    1|          0|
    |icmp_ln721_1_reg_656               |   1|   0|    1|          0|
    |icmp_ln721_2_reg_661               |   1|   0|    1|          0|
    |icmp_ln721_3_reg_666               |   1|   0|    1|          0|
    |icmp_ln721_reg_651                 |   1|   0|    1|          0|
    |j_reg_629                          |   2|   0|    2|          0|
    |j_reg_629_pp0_iter1_reg            |   2|   0|    2|          0|
    |min_idx_1_fu_128                   |   2|   0|    2|          0|
    |min_idx_fu_124                     |  32|   0|   32|          0|
    |min_value_1_reg_638                |  32|   0|   32|          0|
    |min_value_1_reg_638_pp0_iter1_reg  |  32|   0|   32|          0|
    |min_value_fu_120                   |  32|   0|   32|          0|
    |min_value_load_1_reg_645           |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 176|   0|  176|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  seq_global_merge_L1_L2_Pipeline_VITIS_LOOP_718_3|  return value|
|idx                   |   in|   32|     ap_none|                                               idx|        scalar|
|idx_1                 |   in|   32|     ap_none|                                             idx_1|        scalar|
|idx_2                 |   in|   32|     ap_none|                                             idx_2|        scalar|
|p_read                |   in|   32|     ap_none|                                            p_read|        scalar|
|p_read1               |   in|   32|     ap_none|                                           p_read1|        scalar|
|p_read2               |   in|   32|     ap_none|                                           p_read2|        scalar|
|p_read3               |   in|   32|     ap_none|                                           p_read3|        scalar|
|p_read4               |   in|   32|     ap_none|                                           p_read4|        scalar|
|p_read5               |   in|   32|     ap_none|                                           p_read5|        scalar|
|p_read6               |   in|   32|     ap_none|                                           p_read6|        scalar|
|p_read7               |   in|   32|     ap_none|                                           p_read7|        scalar|
|p_read8               |   in|   32|     ap_none|                                           p_read8|        scalar|
|p_read9               |   in|   32|     ap_none|                                           p_read9|        scalar|
|p_read10              |   in|   32|     ap_none|                                          p_read10|        scalar|
|p_read11              |   in|   32|     ap_none|                                          p_read11|        scalar|
|p_read12              |   in|   32|     ap_none|                                          p_read12|        scalar|
|p_read13              |   in|   32|     ap_none|                                          p_read13|        scalar|
|p_read14              |   in|   32|     ap_none|                                          p_read14|        scalar|
|p_read15              |   in|   32|     ap_none|                                          p_read15|        scalar|
|p_read16              |   in|   32|     ap_none|                                          p_read16|        scalar|
|p_read17              |   in|   32|     ap_none|                                          p_read17|        scalar|
|p_read18              |   in|   32|     ap_none|                                          p_read18|        scalar|
|p_read19              |   in|   32|     ap_none|                                          p_read19|        scalar|
|p_read20              |   in|   32|     ap_none|                                          p_read20|        scalar|
|p_read21              |   in|   32|     ap_none|                                          p_read21|        scalar|
|p_read22              |   in|   32|     ap_none|                                          p_read22|        scalar|
|p_read23              |   in|   32|     ap_none|                                          p_read23|        scalar|
|p_read24              |   in|   32|     ap_none|                                          p_read24|        scalar|
|p_read25              |   in|   32|     ap_none|                                          p_read25|        scalar|
|p_read26              |   in|   32|     ap_none|                                          p_read26|        scalar|
|p_read27              |   in|   32|     ap_none|                                          p_read27|        scalar|
|p_read28              |   in|   32|     ap_none|                                          p_read28|        scalar|
|p_read29              |   in|   32|     ap_none|                                          p_read29|        scalar|
|min_idx_out           |  out|   32|      ap_vld|                                       min_idx_out|       pointer|
|min_idx_out_ap_vld    |  out|    1|      ap_vld|                                       min_idx_out|       pointer|
|min_value_out         |  out|   32|      ap_vld|                                     min_value_out|       pointer|
|min_value_out_ap_vld  |  out|    1|      ap_vld|                                     min_value_out|       pointer|
+----------------------+-----+-----+------------+--------------------------------------------------+--------------+

