# EE2026 Design Project
NUS EE2026 final project: Sound Display and digital piano. An FPGA project written by NUS Electrical Engineering Undergraduates Yi Ming and Jiang Weixi
<br/>
## Hardware Requiremants
* Basys 3<sup>TM</sup> FPGA Board
* PmodMIC3
* PmodOLEDrgb
<br/>
