# compile verilog/system verilog design source files
verilog xil_defaultlib  "input_tb_func_synth.v"
verilog xil_defaultlib  "../../../../../InputProcessor.v"
verilog xil_defaultlib  "../../../../../Display.v"
verilog xil_defaultlib  "../../../../../test_bentch/top_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
