{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608256712048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608256712048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 18 09:58:31 2020 " "Processing started: Fri Dec 18 09:58:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608256712048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608256712048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off taxi -c taxi " "Command: quartus_map --read_settings_files=on --write_settings_files=off taxi -c taxi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608256712053 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608256712873 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608256712873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "taxi.v 1 1 " "Found 1 design units, including 1 entities, in source file taxi.v" { { "Info" "ISGN_ENTITY_NAME" "1 taxi " "Found entity 1: taxi" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608256721748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608256721748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer.v 1 1 " "Found 1 design units, including 1 entities, in source file buzzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Found entity 1: buzzer" {  } { { "buzzer.v" "" { Text "E:/fpga/taximeter/buzzer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608256721750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608256721750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter38.v 1 1 " "Found 1 design units, including 1 entities, in source file counter38.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter38 " "Found entity 1: counter38" {  } { { "counter38.v" "" { Text "E:/fpga/taximeter/counter38.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608256721752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608256721752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "E:/fpga/taximeter/debounce.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608256721754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608256721754 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "divide divide.v " "Entity \"divide\" obtained from \"divide.v\" instead of from Quartus Prime megafunction library" {  } { { "divide.v" "" { Text "E:/fpga/taximeter/divide.v" 2 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1608256721756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide.v 1 1 " "Found 1 design units, including 1 entities, in source file divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide " "Found entity 1: divide" {  } { { "divide.v" "" { Text "E:/fpga/taximeter/divide.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608256721756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608256721756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lattice.v 1 1 " "Found 1 design units, including 1 entities, in source file lattice.v" { { "Info" "ISGN_ENTITY_NAME" "1 lattice " "Found entity 1: lattice" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608256721758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608256721758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_1602_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_1602_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_1602_driver " "Found entity 1: lcd_1602_driver" {  } { { "lcd_1602_driver.v" "" { Text "E:/fpga/taximeter/lcd_1602_driver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608256721761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608256721761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment.v 1 1 " "Found 1 design units, including 1 entities, in source file segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment " "Found entity 1: segment" {  } { { "segment.v" "" { Text "E:/fpga/taximeter/segment.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608256721763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608256721763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound_divide.v 1 1 " "Found 1 design units, including 1 entities, in source file sound_divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 sound_divide " "Found entity 1: sound_divide" {  } { { "sound_divide.v" "" { Text "E:/fpga/taximeter/sound_divide.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608256721765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608256721765 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_flag lcd_1602_driver.v(54) " "Verilog HDL Implicit Net warning at lcd_1602_driver.v(54): created implicit net for \"write_flag\"" {  } { { "lcd_1602_driver.v" "" { Text "E:/fpga/taximeter/lcd_1602_driver.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608256721765 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "taxi " "Elaborating entity \"taxi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608256721809 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 taxi.v(95) " "Verilog HDL assignment warning at taxi.v(95): truncated value with size 3 to match size of target (1)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608256721820 "|taxi"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "seg_cnt taxi.v(85) " "Verilog HDL warning at taxi.v(85): initial value for variable seg_cnt should be constant" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 85 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1608256721820 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 taxi.v(137) " "Verilog HDL assignment warning at taxi.v(137): truncated value with size 32 to match size of target (3)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608256721820 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 taxi.v(143) " "Verilog HDL assignment warning at taxi.v(143): truncated value with size 32 to match size of target (3)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608256721820 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 taxi.v(146) " "Verilog HDL assignment warning at taxi.v(146): truncated value with size 32 to match size of target (9)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608256721820 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 taxi.v(148) " "Verilog HDL assignment warning at taxi.v(148): truncated value with size 32 to match size of target (4)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608256721820 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 taxi.v(170) " "Verilog HDL assignment warning at taxi.v(170): truncated value with size 32 to match size of target (4)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608256721821 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 taxi.v(173) " "Verilog HDL assignment warning at taxi.v(173): truncated value with size 32 to match size of target (9)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608256721821 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 taxi.v(215) " "Verilog HDL assignment warning at taxi.v(215): truncated value with size 32 to match size of target (4)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608256721821 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 taxi.v(218) " "Verilog HDL assignment warning at taxi.v(218): truncated value with size 32 to match size of target (4)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608256721821 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 taxi.v(222) " "Verilog HDL assignment warning at taxi.v(222): truncated value with size 32 to match size of target (4)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608256721821 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 taxi.v(241) " "Verilog HDL assignment warning at taxi.v(241): truncated value with size 32 to match size of target (4)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608256721821 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 taxi.v(244) " "Verilog HDL assignment warning at taxi.v(244): truncated value with size 32 to match size of target (4)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608256721821 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 taxi.v(255) " "Verilog HDL assignment warning at taxi.v(255): truncated value with size 32 to match size of target (4)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608256721821 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 taxi.v(263) " "Verilog HDL assignment warning at taxi.v(263): truncated value with size 32 to match size of target (4)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608256721821 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 taxi.v(266) " "Verilog HDL assignment warning at taxi.v(266): truncated value with size 32 to match size of target (10)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608256721821 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 taxi.v(281) " "Verilog HDL assignment warning at taxi.v(281): truncated value with size 32 to match size of target (4)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608256721821 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 taxi.v(285) " "Verilog HDL assignment warning at taxi.v(285): truncated value with size 32 to match size of target (4)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608256721821 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 taxi.v(304) " "Verilog HDL assignment warning at taxi.v(304): truncated value with size 32 to match size of target (4)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608256721821 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 taxi.v(307) " "Verilog HDL assignment warning at taxi.v(307): truncated value with size 32 to match size of target (4)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608256721821 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 taxi.v(319) " "Verilog HDL assignment warning at taxi.v(319): truncated value with size 32 to match size of target (7)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608256721821 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 taxi.v(322) " "Verilog HDL assignment warning at taxi.v(322): truncated value with size 32 to match size of target (3)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608256721821 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 taxi.v(325) " "Verilog HDL assignment warning at taxi.v(325): truncated value with size 32 to match size of target (10)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608256721821 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 taxi.v(333) " "Verilog HDL assignment warning at taxi.v(333): truncated value with size 32 to match size of target (4)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608256721821 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 taxi.v(336) " "Verilog HDL assignment warning at taxi.v(336): truncated value with size 32 to match size of target (9)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608256721821 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 4 taxi.v(345) " "Verilog HDL assignment warning at taxi.v(345): truncated value with size 9 to match size of target (4)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608256721821 "|taxi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 taxi.v(400) " "Verilog HDL assignment warning at taxi.v(400): truncated value with size 32 to match size of target (2)" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608256721821 "|taxi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lattice lattice:EMPTY " "Elaborating entity \"lattice\" for hierarchy \"lattice:EMPTY\"" {  } { { "taxi.v" "EMPTY" { Text "E:/fpga/taximeter/taxi.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608256721822 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "onride lattice.v(26) " "Verilog HDL Always Construct warning at lattice.v(26): variable \"onride\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608256721824 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(28) " "Verilog HDL Always Construct warning at lattice.v(28): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608256721824 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(29) " "Verilog HDL Always Construct warning at lattice.v(29): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608256721824 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(30) " "Verilog HDL Always Construct warning at lattice.v(30): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608256721824 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(31) " "Verilog HDL Always Construct warning at lattice.v(31): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608256721824 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(32) " "Verilog HDL Always Construct warning at lattice.v(32): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608256721825 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(33) " "Verilog HDL Always Construct warning at lattice.v(33): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608256721825 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(34) " "Verilog HDL Always Construct warning at lattice.v(34): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608256721825 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(35) " "Verilog HDL Always Construct warning at lattice.v(35): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608256721825 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(36) " "Verilog HDL Always Construct warning at lattice.v(36): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608256721825 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(37) " "Verilog HDL Always Construct warning at lattice.v(37): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608256721825 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(38) " "Verilog HDL Always Construct warning at lattice.v(38): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608256721825 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(39) " "Verilog HDL Always Construct warning at lattice.v(39): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608256721825 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(40) " "Verilog HDL Always Construct warning at lattice.v(40): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608256721825 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(41) " "Verilog HDL Always Construct warning at lattice.v(41): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608256721825 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(42) " "Verilog HDL Always Construct warning at lattice.v(42): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608256721825 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(43) " "Verilog HDL Always Construct warning at lattice.v(43): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608256721825 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(48) " "Verilog HDL Always Construct warning at lattice.v(48): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608256721825 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(49) " "Verilog HDL Always Construct warning at lattice.v(49): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608256721825 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(50) " "Verilog HDL Always Construct warning at lattice.v(50): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608256721825 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(51) " "Verilog HDL Always Construct warning at lattice.v(51): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608256721825 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(52) " "Verilog HDL Always Construct warning at lattice.v(52): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608256721825 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(53) " "Verilog HDL Always Construct warning at lattice.v(53): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608256721825 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(54) " "Verilog HDL Always Construct warning at lattice.v(54): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608256721825 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(55) " "Verilog HDL Always Construct warning at lattice.v(55): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608256721825 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(56) " "Verilog HDL Always Construct warning at lattice.v(56): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608256721825 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(57) " "Verilog HDL Always Construct warning at lattice.v(57): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608256721825 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(58) " "Verilog HDL Always Construct warning at lattice.v(58): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608256721825 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(59) " "Verilog HDL Always Construct warning at lattice.v(59): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608256721825 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(60) " "Verilog HDL Always Construct warning at lattice.v(60): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608256721825 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(61) " "Verilog HDL Always Construct warning at lattice.v(61): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608256721825 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(62) " "Verilog HDL Always Construct warning at lattice.v(62): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608256721825 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lat_Vcnt lattice.v(63) " "Verilog HDL Always Construct warning at lattice.v(63): variable \"lat_Vcnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608256721825 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lat_data_R.data_a 0 lattice.v(8) " "Net \"lat_data_R.data_a\" at lattice.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608256721825 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lat_data_R.waddr_a 0 lattice.v(8) " "Net \"lat_data_R.waddr_a\" at lattice.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608256721825 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lat_data_G.data_a 0 lattice.v(9) " "Net \"lat_data_G.data_a\" at lattice.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608256721826 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lat_data_G.waddr_a 0 lattice.v(9) " "Net \"lat_data_G.waddr_a\" at lattice.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608256721826 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lat_data_R.we_a 0 lattice.v(8) " "Net \"lat_data_R.we_a\" at lattice.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608256721826 "|taxi|lattice:EMPTY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lat_data_G.we_a 0 lattice.v(9) " "Net \"lat_data_G.we_a\" at lattice.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "lattice.v" "" { Text "E:/fpga/taximeter/lattice.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608256721826 "|taxi|lattice:EMPTY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_1602_driver lcd_1602_driver:LCD1602 " "Elaborating entity \"lcd_1602_driver\" for hierarchy \"lcd_1602_driver:LCD1602\"" {  } { { "taxi.v" "LCD1602" { Text "E:/fpga/taximeter/taxi.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608256721827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:waitingKEY " "Elaborating entity \"debounce\" for hierarchy \"debounce:waitingKEY\"" {  } { { "taxi.v" "waitingKEY" { Text "E:/fpga/taximeter/taxi.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608256721831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer buzzer:soundBUZ " "Elaborating entity \"buzzer\" for hierarchy \"buzzer:soundBUZ\"" {  } { { "taxi.v" "soundBUZ" { Text "E:/fpga/taximeter/taxi.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608256721834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound_divide buzzer:soundBUZ\|sound_divide:divideSOUND " "Elaborating entity \"sound_divide\" for hierarchy \"buzzer:soundBUZ\|sound_divide:divideSOUND\"" {  } { { "buzzer.v" "divideSOUND" { Text "E:/fpga/taximeter/buzzer.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608256721836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide divide:divide1000 " "Elaborating entity \"divide\" for hierarchy \"divide:divide1000\"" {  } { { "taxi.v" "divide1000" { Text "E:/fpga/taximeter/taxi.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608256721840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment segment:seg_high " "Elaborating entity \"segment\" for hierarchy \"segment:seg_high\"" {  } { { "taxi.v" "seg_high" { Text "E:/fpga/taximeter/taxi.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608256721842 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.data_a 0 segment.v(6) " "Net \"seg.data_a\" at segment.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "segment.v" "" { Text "E:/fpga/taximeter/segment.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608256721844 "|taxi|segment:seg_high"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.waddr_a 0 segment.v(6) " "Net \"seg.waddr_a\" at segment.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "segment.v" "" { Text "E:/fpga/taximeter/segment.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608256721844 "|taxi|segment:seg_high"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.we_a 0 segment.v(6) " "Net \"seg.we_a\" at segment.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "segment.v" "" { Text "E:/fpga/taximeter/segment.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608256721844 "|taxi|segment:seg_high"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter38 counter38:speedLED " "Elaborating entity \"counter38\" for hierarchy \"counter38:speedLED\"" {  } { { "taxi.v" "speedLED" { Text "E:/fpga/taximeter/taxi.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608256721845 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en counter38.v(9) " "Verilog HDL Always Construct warning at counter38.v(9): variable \"en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "counter38.v" "" { Text "E:/fpga/taximeter/counter38.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608256721846 "|taxi|counter38:speedLED"}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 E:/fpga/taximeter/db/taxi.ram0_segment_b1ef0119.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"E:/fpga/taximeter/db/taxi.ram0_segment_b1ef0119.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1608256722062 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1608256722578 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_AX\[7\] GND " "Pin \"seg_AX\[7\]\" is stuck at GND" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608256723288 "|taxi|seg_AX[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1608256723288 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "debounce.v" "" { Text "E:/fpga/taximeter/debounce.v" 37 -1 0 } } { "debounce.v" "" { Text "E:/fpga/taximeter/debounce.v" 38 -1 0 } } { "debounce.v" "" { Text "E:/fpga/taximeter/debounce.v" 9 -1 0 } } { "debounce.v" "" { Text "E:/fpga/taximeter/debounce.v" 10 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1608256723304 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "39 " "39 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608256723706 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1003 " "Implemented 1003 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608256723728 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608256723728 ""} { "Info" "ICUT_CUT_TM_LCELLS" "930 " "Implemented 930 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608256723728 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608256723728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608256723816 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 18 09:58:43 2020 " "Processing ended: Fri Dec 18 09:58:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608256723816 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608256723816 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608256723816 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608256723816 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1608256725499 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608256725499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 18 09:58:44 2020 " "Processing started: Fri Dec 18 09:58:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608256725499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1608256725499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off taxi -c taxi " "Command: quartus_fit --read_settings_files=off --write_settings_files=off taxi -c taxi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1608256725499 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1608256725735 ""}
{ "Info" "0" "" "Project  = taxi" {  } {  } 0 0 "Project  = taxi" 0 0 "Fitter" 0 0 1608256725735 ""}
{ "Info" "0" "" "Revision = taxi" {  } {  } 0 0 "Revision = taxi" 0 0 "Fitter" 0 0 1608256725735 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1608256725838 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1608256725838 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "taxi EPM1270T144C5 " "Selected device EPM1270T144C5 for design \"taxi\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1608256725843 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1608256725898 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1608256725898 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1608256725941 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1608256725955 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Device EPM570T144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608256726301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Device EPM570T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608256726301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Device EPM570T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608256726301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Device EPM1270T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608256726301 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Device EPM1270T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608256726301 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1608256726301 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "taxi.sdc " "Synopsys Design Constraints File file not found: 'taxi.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1608256726390 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1608256726390 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1608256726405 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1608256726405 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1608256726405 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1608256726405 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1608256726405 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divide:divide1000\|clk_p " "   1.000 divide:divide1000\|clk_p" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1608256726405 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1608256726405 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1608256726415 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1608256726415 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1608256726434 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 8 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1608256726464 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "divide:divide1000\|clk_p Global clock " "Automatically promoted signal \"divide:divide1000\|clk_p\" to use Global clock" {  } { { "divide.v" "" { Text "E:/fpga/taximeter/divide.v" 32 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1608256726464 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "rst Global clock " "Automatically promoted some destinations of signal \"rst\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lattice_row\[7\]~reg0 " "Destination \"lattice_row\[7\]~reg0\" may be non-global or may not use global clock" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 136 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1608256726464 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lattice_row\[6\]~reg0 " "Destination \"lattice_row\[6\]~reg0\" may be non-global or may not use global clock" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 136 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1608256726464 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lattice_row\[5\]~reg0 " "Destination \"lattice_row\[5\]~reg0\" may be non-global or may not use global clock" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 136 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1608256726464 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lattice_row\[4\]~reg0 " "Destination \"lattice_row\[4\]~reg0\" may be non-global or may not use global clock" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 136 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1608256726464 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lattice_row\[3\]~reg0 " "Destination \"lattice_row\[3\]~reg0\" may be non-global or may not use global clock" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 136 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1608256726464 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lattice_row\[2\]~reg0 " "Destination \"lattice_row\[2\]~reg0\" may be non-global or may not use global clock" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 136 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1608256726464 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lattice_row\[1\]~reg0 " "Destination \"lattice_row\[1\]~reg0\" may be non-global or may not use global clock" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 136 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1608256726464 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lattice_row\[0\]~reg0 " "Destination \"lattice_row\[0\]~reg0\" may be non-global or may not use global clock" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 136 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1608256726464 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "seg_data\[1\]\[0\] " "Destination \"seg_data\[1\]\[0\]\" may be non-global or may not use global clock" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 136 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1608256726464 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "seg_cat\[0\]~reg0 " "Destination \"seg_cat\[0\]~reg0\" may be non-global or may not use global clock" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 136 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1608256726464 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Design Software" 0 -1 1608256726464 ""}  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 9 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1608256726464 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "rst " "Pin \"rst\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { rst } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "E:/fpga/taximeter/" { { 0 { 0 ""} 0 1338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1608256726470 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "sound_on Global clock " "Automatically promoted some destinations of signal \"sound_on\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sound_on " "Destination \"sound_on\" may be non-global or may not use global clock" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 38 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1608256726470 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "buzzer:soundBUZ\|buz_sound~0 " "Destination \"buzzer:soundBUZ\|buz_sound~0\" may be non-global or may not use global clock" {  } { { "buzzer.v" "" { Text "E:/fpga/taximeter/buzzer.v" 5 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1608256726470 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sound_on~0 " "Destination \"sound_on~0\" may be non-global or may not use global clock" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 38 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1608256726470 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sound_on~1 " "Destination \"sound_on~1\" may be non-global or may not use global clock" {  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 38 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1608256726470 ""}  } { { "taxi.v" "" { Text "E:/fpga/taximeter/taxi.v" 38 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1608256726470 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1608256726470 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1608256726471 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1608256726524 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1608256726603 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1608256726604 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1608256726604 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1608256726604 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608256726643 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1608256726647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1608256726778 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608256727147 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1608256727150 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1608256728871 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608256728871 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1608256728951 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "20 " "Router estimated average interconnect usage is 20% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "E:/fpga/taximeter/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 12 { 0 ""} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1608256729390 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1608256729390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1608256733776 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1608256733776 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608256733776 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.69 " "Total time spent on timing analysis during the Fitter is 0.69 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1608256733791 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608256733806 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1608256733870 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/fpga/taximeter/output_files/taxi.fit.smsg " "Generated suppressed messages file E:/fpga/taximeter/output_files/taxi.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1608256733921 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5536 " "Peak virtual memory: 5536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608256733978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 18 09:58:53 2020 " "Processing ended: Fri Dec 18 09:58:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608256733978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608256733978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608256733978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1608256733978 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1608256735237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608256735237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 18 09:58:55 2020 " "Processing started: Fri Dec 18 09:58:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608256735237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1608256735237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off taxi -c taxi " "Command: quartus_asm --read_settings_files=off --write_settings_files=off taxi -c taxi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1608256735245 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1608256735737 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1608256735815 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1608256735829 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608256735959 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 18 09:58:55 2020 " "Processing ended: Fri Dec 18 09:58:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608256735959 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608256735959 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608256735959 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1608256735959 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1608256736644 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1608256737685 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608256737685 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 18 09:58:57 2020 " "Processing started: Fri Dec 18 09:58:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608256737685 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1608256737685 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta taxi -c taxi " "Command: quartus_sta taxi -c taxi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1608256737685 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1608256737937 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1608256738315 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1608256738315 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608256738358 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608256738358 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1608256738431 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1608256739259 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "taxi.sdc " "Synopsys Design Constraints File file not found: 'taxi.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1608256739363 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1608256739364 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divide:divide1000\|clk_p divide:divide1000\|clk_p " "create_clock -period 1.000 -name divide:divide1000\|clk_p divide:divide1000\|clk_p" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608256739364 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608256739364 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608256739364 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1608256739374 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1608256739390 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608256739394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.328 " "Worst-case setup slack is -17.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608256739396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608256739396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.328           -1226.138 divide:divide1000\|clk_p  " "  -17.328           -1226.138 divide:divide1000\|clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608256739396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.153           -1799.359 clk  " "  -17.153           -1799.359 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608256739396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608256739396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.377 " "Worst-case hold slack is 1.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608256739401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608256739401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.377               0.000 clk  " "    1.377               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608256739401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.649               0.000 divide:divide1000\|clk_p  " "    1.649               0.000 divide:divide1000\|clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608256739401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608256739401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.813 " "Worst-case recovery slack is -4.813" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608256739406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608256739406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.813            -158.829 clk  " "   -4.813            -158.829 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608256739406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608256739406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 5.259 " "Worst-case removal slack is 5.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608256739410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608256739410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.259               0.000 clk  " "    5.259               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608256739410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608256739410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608256739411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608256739411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608256739411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divide:divide1000\|clk_p  " "    0.234               0.000 divide:divide1000\|clk_p " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608256739411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608256739411 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1608256739487 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1608256739500 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1608256739500 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608256739559 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 18 09:58:59 2020 " "Processing ended: Fri Dec 18 09:58:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608256739559 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608256739559 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608256739559 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1608256739559 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1608256740785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608256740785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 18 09:59:00 2020 " "Processing started: Fri Dec 18 09:59:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608256740785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1608256740785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off taxi -c taxi " "Command: quartus_eda --read_settings_files=off --write_settings_files=off taxi -c taxi" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1608256740785 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1608256741663 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "taxi.vo E:/fpga/taximeter/simulation/modelsim/ simulation " "Generated file taxi.vo in folder \"E:/fpga/taximeter/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1608256741860 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4622 " "Peak virtual memory: 4622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608256741900 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 18 09:59:01 2020 " "Processing ended: Fri Dec 18 09:59:01 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608256741900 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608256741900 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608256741900 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1608256741900 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 86 s " "Quartus Prime Full Compilation was successful. 0 errors, 86 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1608256742539 ""}
