#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul  5 11:19:09 2019
# Process ID: 10828
# Current directory: h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/ip_repo/edit_FirAxi_v4_0.runs/synth_1
# Command line: vivado.exe -log FirAxi_v4_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FirAxi_v4_0.tcl
# Log file: h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/ip_repo/edit_FirAxi_v4_0.runs/synth_1/FirAxi_v4_0.vds
# Journal file: h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/ip_repo/edit_FirAxi_v4_0.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source FirAxi_v4_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/ip_repo/FirAxi_4.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is h:/jorge/upm/master/1ercuatri/des/trabajo_filtrofir/filtro-fir---des/ip_repo/edit_FirAxi_v4_0.cache/ip 
Command: synth_design -top FirAxi_v4_0 -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12748 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 471.465 ; gain = 102.051
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FirAxi_v4_0' [h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/ip_repo/FirAxi_4.0/hdl/FirAxi_v4_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'FirAxi_v4_0_S00_AXI' declared at 'h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/ip_repo/FirAxi_4.0/hdl/FirAxi_v4_0_S00_AXI.vhd:5' bound to instance 'FirAxi_v4_0_S00_AXI_inst' of component 'FirAxi_v4_0_S00_AXI' [h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/ip_repo/FirAxi_4.0/hdl/FirAxi_v4_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'FirAxi_v4_0_S00_AXI' [h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/ip_repo/FirAxi_4.0/hdl/FirAxi_v4_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/ip_repo/FirAxi_4.0/hdl/FirAxi_v4_0_S00_AXI.vhd:245]
INFO: [Synth 8-226] default block is never used [h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/ip_repo/FirAxi_4.0/hdl/FirAxi_v4_0_S00_AXI.vhd:373]
INFO: [Synth 8-3491] module 'Filtro_FIR_4in' declared at 'H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/ip_repo/FirAxi_4.0/hdl/CodigoFir.vhd:4' bound to instance 'FiltroFirAxi_inst' of component 'Filtro_FIR_4in' [h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/ip_repo/FirAxi_4.0/hdl/FirAxi_v4_0_S00_AXI.vhd:407]
INFO: [Synth 8-638] synthesizing module 'Filtro_FIR_4in' [H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/ip_repo/FirAxi_4.0/hdl/CodigoFir.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Filtro_FIR_4in' (1#1) [H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/ip_repo/FirAxi_4.0/hdl/CodigoFir.vhd:23]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/ip_repo/FirAxi_4.0/hdl/FirAxi_v4_0_S00_AXI.vhd:240]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/ip_repo/FirAxi_4.0/hdl/FirAxi_v4_0_S00_AXI.vhd:241]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/ip_repo/FirAxi_4.0/hdl/FirAxi_v4_0_S00_AXI.vhd:243]
WARNING: [Synth 8-6014] Unused sequential element axi_araddr_reg was removed.  [h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/ip_repo/FirAxi_4.0/hdl/FirAxi_v4_0_S00_AXI.vhd:324]
INFO: [Synth 8-256] done synthesizing module 'FirAxi_v4_0_S00_AXI' (2#1) [h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/ip_repo/FirAxi_4.0/hdl/FirAxi_v4_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'FirAxi_v4_0' (3#1) [h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/ip_repo/FirAxi_4.0/hdl/FirAxi_v4_0.vhd:49]
WARNING: [Synth 8-3331] design FirAxi_v4_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design FirAxi_v4_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design FirAxi_v4_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design FirAxi_v4_0_S00_AXI has unconnected port S_AXI_ARADDR[3]
WARNING: [Synth 8-3331] design FirAxi_v4_0_S00_AXI has unconnected port S_AXI_ARADDR[2]
WARNING: [Synth 8-3331] design FirAxi_v4_0_S00_AXI has unconnected port S_AXI_ARADDR[1]
WARNING: [Synth 8-3331] design FirAxi_v4_0_S00_AXI has unconnected port S_AXI_ARADDR[0]
WARNING: [Synth 8-3331] design FirAxi_v4_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design FirAxi_v4_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design FirAxi_v4_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 527.086 ; gain = 157.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 527.086 ; gain = 157.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 527.086 ; gain = 157.672
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/PYNQ-Z1_C.xdc]
Finished Parsing XDC File [H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/PYNQ-Z1_C.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 879.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 879.523 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 881.043 ; gain = 1.520
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 881.043 ; gain = 511.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 881.043 ; gain = 511.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 881.043 ; gain = 511.629
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_out_reg' [h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/ip_repo/FirAxi_4.0/hdl/FirAxi_v4_0_S00_AXI.vhd:375]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 881.043 ; gain = 511.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Filtro_FIR_4in 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                1 Bit    Registers := 1     
Module FirAxi_v4_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design FirAxi_v4_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design FirAxi_v4_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design FirAxi_v4_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design FirAxi_v4_0 has unconnected port s00_axi_araddr[3]
WARNING: [Synth 8-3331] design FirAxi_v4_0 has unconnected port s00_axi_araddr[2]
WARNING: [Synth 8-3331] design FirAxi_v4_0 has unconnected port s00_axi_araddr[1]
WARNING: [Synth 8-3331] design FirAxi_v4_0 has unconnected port s00_axi_araddr[0]
WARNING: [Synth 8-3331] design FirAxi_v4_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design FirAxi_v4_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design FirAxi_v4_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[31] )
INFO: [Synth 8-3886] merging instance 'FirAxi_v4_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'FirAxi_v4_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FirAxi_v4_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[0]' (FDRE) to 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[1]' (FDRE) to 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[2]' (FDRE) to 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[3]' (FDRE) to 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[4]' (FDRE) to 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[5]' (FDRE) to 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[6]' (FDRE) to 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[7]' (FDRE) to 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[8]' (FDRE) to 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[9]' (FDRE) to 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[10]' (FDRE) to 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[11]' (FDRE) to 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[12]' (FDRE) to 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[13]' (FDRE) to 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[14]' (FDRE) to 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[15]' (FDRE) to 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[16]' (FDRE) to 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[17]' (FDRE) to 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[18]' (FDRE) to 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[19]' (FDRE) to 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[20]' (FDRE) to 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[21]' (FDRE) to 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[22]' (FDRE) to 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[23]' (FDRE) to 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[24]' (FDRE) to 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[25]' (FDRE) to 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[26]' (FDRE) to 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[27]' (FDRE) to 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[28]' (FDRE) to 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[29]' (FDRE) to 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[30]' (FDRE) to 'FirAxi_v4_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'FirAxi_v4_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'FirAxi_v4_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FirAxi_v4_0_S00_AXI_inst/axi_bresp_reg[1] )
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin fir_valid with 1st driver pin 'FirAxi_v4_0_S00_AXI_inst/FiltroFirAxi_inst/fir_valid_reg/Q' [H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/ip_repo/FirAxi_4.0/hdl/CodigoFir.vhd:83]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin fir_valid with 2nd driver pin 'GND' [H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/ip_repo/FirAxi_4.0/hdl/CodigoFir.vhd:83]
CRITICAL WARNING: [Synth 8-6858] multi-driven net fir_valid is connected to at least one constant driver which has been preserved, other driver is ignored [H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/ip_repo/FirAxi_4.0/hdl/CodigoFir.vhd:83]
WARNING: [Synth 8-3332] Sequential element (FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[31]) is unused and will be removed from module FirAxi_v4_0.
WARNING: [Synth 8-3332] Sequential element (FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[30]) is unused and will be removed from module FirAxi_v4_0.
WARNING: [Synth 8-3332] Sequential element (FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[29]) is unused and will be removed from module FirAxi_v4_0.
WARNING: [Synth 8-3332] Sequential element (FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[28]) is unused and will be removed from module FirAxi_v4_0.
WARNING: [Synth 8-3332] Sequential element (FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[27]) is unused and will be removed from module FirAxi_v4_0.
WARNING: [Synth 8-3332] Sequential element (FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[26]) is unused and will be removed from module FirAxi_v4_0.
WARNING: [Synth 8-3332] Sequential element (FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[25]) is unused and will be removed from module FirAxi_v4_0.
WARNING: [Synth 8-3332] Sequential element (FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[24]) is unused and will be removed from module FirAxi_v4_0.
WARNING: [Synth 8-3332] Sequential element (FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[23]) is unused and will be removed from module FirAxi_v4_0.
WARNING: [Synth 8-3332] Sequential element (FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[22]) is unused and will be removed from module FirAxi_v4_0.
WARNING: [Synth 8-3332] Sequential element (FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[21]) is unused and will be removed from module FirAxi_v4_0.
WARNING: [Synth 8-3332] Sequential element (FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[20]) is unused and will be removed from module FirAxi_v4_0.
WARNING: [Synth 8-3332] Sequential element (FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[19]) is unused and will be removed from module FirAxi_v4_0.
WARNING: [Synth 8-3332] Sequential element (FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[18]) is unused and will be removed from module FirAxi_v4_0.
WARNING: [Synth 8-3332] Sequential element (FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[17]) is unused and will be removed from module FirAxi_v4_0.
WARNING: [Synth 8-3332] Sequential element (FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[16]) is unused and will be removed from module FirAxi_v4_0.
WARNING: [Synth 8-3332] Sequential element (FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[15]) is unused and will be removed from module FirAxi_v4_0.
WARNING: [Synth 8-3332] Sequential element (FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[14]) is unused and will be removed from module FirAxi_v4_0.
WARNING: [Synth 8-3332] Sequential element (FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[13]) is unused and will be removed from module FirAxi_v4_0.
WARNING: [Synth 8-3332] Sequential element (FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[12]) is unused and will be removed from module FirAxi_v4_0.
WARNING: [Synth 8-3332] Sequential element (FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[11]) is unused and will be removed from module FirAxi_v4_0.
WARNING: [Synth 8-3332] Sequential element (FirAxi_v4_0_S00_AXI_inst/reg_data_out_reg[10]) is unused and will be removed from module FirAxi_v4_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 881.043 ; gain = 511.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 881.063 ; gain = 511.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 881.063 ; gain = 511.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 891.102 ; gain = 521.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 891.102 ; gain = 521.688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 891.102 ; gain = 521.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 891.102 ; gain = 521.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 891.102 ; gain = 521.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 891.102 ; gain = 521.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 891.102 ; gain = 521.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT4 |     3|
|5     |LUT6 |     2|
|6     |FDRE |     5|
|7     |FDSE |     1|
|8     |IBUF |     7|
|9     |OBUF |    41|
+------+-----+------+

Report Instance Areas: 
+------+---------------------------+--------------------+------+
|      |Instance                   |Module              |Cells |
+------+---------------------------+--------------------+------+
|1     |top                        |                    |    62|
|2     |  FirAxi_v4_0_S00_AXI_inst |FirAxi_v4_0_S00_AXI |    13|
+------+---------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 891.102 ; gain = 521.688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 891.102 ; gain = 167.730
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 891.102 ; gain = 521.688
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 903.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
79 Infos, 49 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 903.953 ; gain = 547.680
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 903.953 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/ip_repo/edit_FirAxi_v4_0.runs/synth_1/FirAxi_v4_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FirAxi_v4_0_utilization_synth.rpt -pb FirAxi_v4_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul  5 11:19:44 2019...
