Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Dec 19 14:39:28 2024
| Host         : DESKTOP-AAMUOAI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu3eg
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   489 |
|    Minimum number of control sets                        |   489 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   203 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   489 |
| >= 0 to < 4        |    63 |
| >= 4 to < 6        |    24 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |    15 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     0 |
| >= 16              |   363 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1287 |          245 |
| No           | No                    | Yes                    |             172 |           44 |
| No           | Yes                   | No                     |             276 |           98 |
| Yes          | No                    | No                     |             863 |          190 |
| Yes          | No                    | Yes                    |            9790 |         2089 |
| Yes          | Yes                   | No                     |             605 |          119 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                        | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                         | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_r_pointer[1]_i_1_n_0                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/E[0]                                                                                                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i                                                                                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i[1]_i_1_n_0                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.aresetn_d_reg[0]_0                                                                                    |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_state                                                                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rresp_i[1]_i_1_n_0                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                               |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.write_cs                                                                                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                          |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.bvalid_cnt[2]_i_1_n_0                                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs[5]_i_1_n_0                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/state[2]_i_1_n_0                                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_state                                                                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_incr                                                                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/delay                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/j_cnt[3]_i_1_n_0                                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask[3]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_pointer[3]_i_1_n_0                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[3]_i_1_n_0                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                             |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/rst_ps8_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/i_cnt[4]_i_1_n_0                                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                               | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/rst_ps8_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                              | design_1_i/rst_ps8_0_100M/U0/SEQ/seq_clr                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/sel_9                                                                                                                                                                                                     | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                        |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                      |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/load_cnt[7]_i_1_n_0                                                                                                                                                                                                    | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                          |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                       | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0                                                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             10 |         1.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[9]_i_1_n_0                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                5 |             10 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                          |                7 |             10 |         1.43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                         |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                          |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt                                                                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[10]_i_1_n_0                                                                                                                   |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                             |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[152]_i_1_n_0                                                                                     |                                                                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[152]_i_1_n_0                                                                                     |                                                                                                                                                                                                                                         |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[10]_i_1_n_0                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt[10]_i_1_n_0                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                9 |             12 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_0                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                1 |             12 |        12.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/bram_addr[14]_i_1_n_0                                                                                                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |                6 |             13 |         2.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             13 |         2.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             16 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                                                               |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                                                               |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                          |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[15]_i_1_n_0                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                          |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |               12 |             16 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]_0                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             18 |         9.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                9 |             22 |         2.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                     |                9 |             27 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |        14.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |        14.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                5 |             31 |         6.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[11][1][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[12][9][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[13][13][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[13][15][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[12][8][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[12][10][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[12][4][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[13][2][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[13][6][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[13][8][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[11][7][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[12][0][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[12][15][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[11][9][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[13][4][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[13][5][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[13][3][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[13][9][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[14][0][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[2][9][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[2][14][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[3][0][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[1][8][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[15][14][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[3][10][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[1][10][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[1][4][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[15][4][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[2][0][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[1][9][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[1][7][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[1][6][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[1][0][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[15][6][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[1][11][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[15][5][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[15][8][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[1][12][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[15][15][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[1][1][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[15][3][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[1][2][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[2][12][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[2][1][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[1][13][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[2][2][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[2][3][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[2][4][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[2][5][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[2][6][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[2][7][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[1][14][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[1][15][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[2][10][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[15][1][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[15][2][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[15][12][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[15][7][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[1][3][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[1][5][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[2][11][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[2][13][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[2][15][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[2][8][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[15][13][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[15][9][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[6][2][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[5][14][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[4][9][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[6][14][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[3][15][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[11][13][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[6][3][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[3][7][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[4][1][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[6][10][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[3][11][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[6][4][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[5][1][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[5][3][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[4][8][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[3][9][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[4][12][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[4][15][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[3][14][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[4][7][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[5][0][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[3][12][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[4][11][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[4][13][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[4][14][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[3][5][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[4][2][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[4][3][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[5][15][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[5][4][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[5][5][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[5][7][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[3][1][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[5][8][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[5][9][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[6][11][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[4][10][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[3][2][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[3][4][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[5][11][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[6][13][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[5][10][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[6][5][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[6][6][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[4][6][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[6][7][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[3][8][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[3][13][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[4][4][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[5][13][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[5][6][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[6][0][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[6][15][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[6][1][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[3][3][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[3][6][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[4][0][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[5][2][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[5][12][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[4][5][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[8][10][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[9][3][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[8][3][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[9][0][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[8][14][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[8][13][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[8][8][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[9][11][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[9][8][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[6][9][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[7][7][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[8][15][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[8][1][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[7][0][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[8][7][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[6][8][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[7][5][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[8][2][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[8][12][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[8][9][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[9][10][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[9][9][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[7][9][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[9][15][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[7][1][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[9][2][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[7][12][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[9][1][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[9][6][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[7][14][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[8][4][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[9][13][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[9][14][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[9][7][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[7][11][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[7][2][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[7][4][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[7][8][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[8][0][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[7][10][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[7][13][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[7][6][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[8][11][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[9][4][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[8][5][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[9][12][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[9][5][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[7][15][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[7][3][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[8][6][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/partial_sum[31]_i_1_n_0                                                                                                                                                                                                | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_a_row[1][31]_i_1_n_0                                                                                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/bram_wrdata[31]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/cycle_count[31]_i_1_n_0                                                                                                                                                                                                | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_a_row[9][31]_i_1_n_0                                                                                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_a_row[4][31]_i_1_n_0                                                                                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_a_row[12][31]_i_1_n_0                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_a_row[0][31]_i_1_n_0                                                                                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_a_row[14][31]_i_1_n_0                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_a_row[13][31]_i_1_n_0                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_a_row[5][31]_i_1_n_0                                                                                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_a_row[8][31]_i_1_n_0                                                                                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_a_row[11][31]_i_1_n_0                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_a_row[6][31]_i_1_n_0                                                                                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_a_row[15][31]_i_1_n_0                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_a_row[3][31]_i_1_n_0                                                                                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_a_row[10][31]_i_1_n_0                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_a_row[2][31]_i_1_n_0                                                                                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_a_row[7][31]_i_1_n_0                                                                                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_b_col[5][31]_i_1_n_0                                                                                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_b_col[10][31]_i_1_n_0                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_b_col[11][31]_i_1_n_0                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_b_col[1][31]_i_1_n_0                                                                                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_b_col[6][31]_i_1_n_0                                                                                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_b_col[15][31]_i_1_n_0                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_b_col[7][31]_i_1_n_0                                                                                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_b_col[12][31]_i_1_n_0                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_b_col[8][31]_i_1_n_0                                                                                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_b_col[3][31]_i_1_n_0                                                                                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_1_n_0                                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_b_col[9][31]_i_1_n_0                                                                                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_b_col[14][31]_i_1_n_0                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[63]_i_1_n_0                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[95]_i_1_n_0                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                 |               11 |             32 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_b_col[0][31]_i_1_n_0                                                                                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_b_col[2][31]_i_1_n_0                                                                                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_b_col[4][31]_i_1_n_0                                                                                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_b_col[13][31]_i_1_n_0                                                                                                                                                                                           | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[0][0][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[10][7][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[10][6][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[0][2][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[10][14][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[0][9][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[10][8][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[10][9][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[10][1][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[0][8][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[11][0][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[0][14][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[10][15][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[10][2][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[0][6][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[0][4][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[0][10][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[0][15][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[0][5][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[10][0][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[0][1][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[0][12][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[10][5][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[11][10][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[10][13][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[10][3][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[10][4][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[11][11][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[6][12][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[11][12][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[11][14][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[11][15][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[0][13][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[0][3][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[0][11][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[0][7][31]_i_1_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[10][10][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[50]_i_1_n_0                                                                                       |                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[10][12][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[10][11][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[14][3][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[14][12][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[11][2][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[12][5][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[14][4][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               27 |             32 |         1.19 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[14][6][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[14][9][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[15][0][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[15][10][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[14][10][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[15][11][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[12][3][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[11][3][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[13][0][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[11][4][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[12][12][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[12][14][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[13][1][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[14][11][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[12][1][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[14][13][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[14][14][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[14][15][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               25 |             32 |         1.28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[14][1][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[14][2][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               31 |             32 |         1.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[11][5][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[12][7][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               30 |             32 |         1.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[14][7][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[12][2][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[14][5][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               32 |             32 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[14][8][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[11][8][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               26 |             32 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[12][11][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[12][13][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[11][6][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[12][6][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[13][11][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               27 |             32 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[13][12][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[13][10][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               25 |             32 |         1.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[13][14][31]_i_1_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/matrix_result[13][7][31]_i_1_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               29 |             32 |         1.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               17 |             33 |         1.94 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                5 |             34 |         6.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[51]_i_1_n_0                                                                                       |                                                                                                                                                                                                                                         |               10 |             36 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               13 |             39 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             40 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             40 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                               |               14 |             40 |         2.86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             49 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             49 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/store_cnt[7]_i_1_n_0                                                                                                                                                                                                   | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               26 |             57 |         2.19 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               24 |             63 |         2.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/CEP                                                                                                                                                                                                                    | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |               15 |             69 |         4.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               25 |            103 |         4.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/matrix_multiply_0/inst/k_cnt[4]_i_1_n_0                                                                                                                                                                                                       | design_1_i/rst_ps8_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                        |              100 |            264 |         2.64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              226 |           1335 |         5.91 |
+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


