#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Fri May  6 21:30:56 2022
# Process ID: 15336
# Current directory: D:/project/project_cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4672 D:\project\project_cpu\project_cpu.xpr
# Log file: D:/project/project_cpu/vivado.log
# Journal file: D:/project/project_cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/project/project_cpu/project_cpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 769.344 ; gain = 125.215
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ram_code.mif'
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ordertry.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/sim/ram_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/begin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module begink
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/chchch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chchch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol data, assumed default net type wire [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram_do
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/datatwoten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datatwoten
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jumpaddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jumpaddr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/kkk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kkk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/outt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc_new_old.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_new_old
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pcadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/regester_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regester_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/timep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timep
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
"xvhdl --incr --relax -prj cpu_tb_vhdl.prj"
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1005.488 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ram_code.mif'
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ordertry.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/sim/ram_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/begin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module begink
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/chchch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chchch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol data, assumed default net type wire [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram_do
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/datatwoten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datatwoten
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jumpaddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jumpaddr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/kkk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kkk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/outt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc_new_old.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_new_old
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pcadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/regester_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regester_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/timep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timep
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
"xvhdl --incr --relax -prj cpu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xelab -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 26 for port 'data' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 26 for port 'data' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 26 for port 'data' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram_code
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pcadd
Compiling module xil_defaultlib.jumpaddr
Compiling module xil_defaultlib.begink
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regester_file
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.jump
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.dataram_do
Compiling module xil_defaultlib.kkk
Compiling module xil_defaultlib.pc_new_old
Compiling module xil_defaultlib.chchch
Compiling module xil_defaultlib.datatwoten
Compiling module xil_defaultlib.timep
Compiling module xil_defaultlib.jd
Compiling module xil_defaultlib.outt
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav

****** Webtalk v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri May  6 21:58:58 2022. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 110.312 ; gain = 17.910
INFO: [Common 17-206] Exiting Webtalk at Fri May  6 21:58:58 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 1005.488 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.uut.t1.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_tb.uut.t8.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 220 ns : File "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" Line 99
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 1044.113 ; gain = 38.625
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1044.113 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ram_code.mif'
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ordertry.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/sim/ram_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/begin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module begink
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/chchch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chchch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtt1' is not allowed [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:56]
INFO: [VRFC 10-2458] undeclared symbol data, assumed default net type wire [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram_do
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/datatwoten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datatwoten
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jumpaddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jumpaddr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/kkk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kkk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/outt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc_new_old.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_new_old
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pcadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/regester_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regester_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/timep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timep
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
"xvhdl --incr --relax -prj cpu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xelab -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'rtt2' [D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v:66]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 26 for port 'data' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 26 for port 'data' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 26 for port 'data' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram_code
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pcadd
Compiling module xil_defaultlib.jumpaddr
Compiling module xil_defaultlib.begink
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regester_file
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.jump
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.dataram_do
Compiling module xil_defaultlib.kkk
Compiling module xil_defaultlib.pc_new_old
Compiling module xil_defaultlib.chchch
Compiling module xil_defaultlib.datatwoten
Compiling module xil_defaultlib.timep
Compiling module xil_defaultlib.jd
Compiling module xil_defaultlib.outt
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1044.113 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.uut.t1.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_tb.uut.t8.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 220 ns : File "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" Line 99
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1064.812 ; gain = 20.699
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ram_code.mif'
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ordertry.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/sim/ram_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/begin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module begink
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/chchch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chchch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtt1' is not allowed [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram_do
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/datatwoten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datatwoten
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jumpaddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jumpaddr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/kkk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kkk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/outt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc_new_old.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_new_old
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pcadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/regester_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regester_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/timep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timep
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
"xvhdl --incr --relax -prj cpu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xelab -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'rtt2' [D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram_code
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pcadd
Compiling module xil_defaultlib.jumpaddr
Compiling module xil_defaultlib.begink
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regester_file
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.jump
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.dataram_do
Compiling module xil_defaultlib.kkk
Compiling module xil_defaultlib.pc_new_old
Compiling module xil_defaultlib.chchch
Compiling module xil_defaultlib.datatwoten
Compiling module xil_defaultlib.timep
Compiling module xil_defaultlib.jd
Compiling module xil_defaultlib.outt
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1064.812 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.uut.t1.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_tb.uut.t8.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 120 ns : File "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" Line 97
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1105.273 ; gain = 40.461
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ram_code.mif'
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ordertry.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/sim/ram_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/begin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module begink
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/chchch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chchch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtt1' is not allowed [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:57]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data' is not allowed [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram_do
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/datatwoten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datatwoten
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jumpaddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jumpaddr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/kkk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kkk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/outt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc_new_old.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_new_old
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pcadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/regester_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regester_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/timep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timep
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
"xvhdl --incr --relax -prj cpu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xelab -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'rtt2' [D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram_code
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pcadd
Compiling module xil_defaultlib.jumpaddr
Compiling module xil_defaultlib.begink
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regester_file
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.jump
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.dataram_do
Compiling module xil_defaultlib.kkk
Compiling module xil_defaultlib.pc_new_old
Compiling module xil_defaultlib.chchch
Compiling module xil_defaultlib.datatwoten
Compiling module xil_defaultlib.timep
Compiling module xil_defaultlib.jd
Compiling module xil_defaultlib.outt
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1105.273 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.uut.t1.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_tb.uut.t8.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 120 ns : File "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" Line 97
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1105.273 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ram_code.mif'
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ordertry.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/sim/ram_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/begin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module begink
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/chchch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chchch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtt1' is not allowed [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram_do
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/datatwoten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datatwoten
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jumpaddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jumpaddr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/kkk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kkk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/outt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc_new_old.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_new_old
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pcadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/regester_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regester_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/timep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timep
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
"xvhdl --incr --relax -prj cpu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xelab -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'rtt2' [D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram_code
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pcadd
Compiling module xil_defaultlib.jumpaddr
Compiling module xil_defaultlib.begink
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regester_file
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.jump
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.dataram_do
Compiling module xil_defaultlib.kkk
Compiling module xil_defaultlib.pc_new_old
Compiling module xil_defaultlib.chchch
Compiling module xil_defaultlib.datatwoten
Compiling module xil_defaultlib.timep
Compiling module xil_defaultlib.jd
Compiling module xil_defaultlib.outt
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1105.273 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.uut.t1.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_tb.uut.t8.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 140 ns : File "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" Line 98
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1106.699 ; gain = 1.426
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ram_code.mif'
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ordertry.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/sim/ram_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/begin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module begink
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/chchch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chchch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtt1' is not allowed [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram_do
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/datatwoten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datatwoten
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jumpaddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jumpaddr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/kkk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kkk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/outt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc_new_old.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_new_old
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pcadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/regester_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regester_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/timep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timep
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
"xvhdl --incr --relax -prj cpu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xelab -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'rtt2' [D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram_code
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pcadd
Compiling module xil_defaultlib.jumpaddr
Compiling module xil_defaultlib.begink
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regester_file
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.jump
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.dataram_do
Compiling module xil_defaultlib.kkk
Compiling module xil_defaultlib.pc_new_old
Compiling module xil_defaultlib.chchch
Compiling module xil_defaultlib.datatwoten
Compiling module xil_defaultlib.timep
Compiling module xil_defaultlib.jd
Compiling module xil_defaultlib.outt
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1106.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.uut.t1.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_tb.uut.t8.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 340 ns : File "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" Line 98
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1111.926 ; gain = 5.227
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ram_code.mif'
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ordertry.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/sim/ram_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/begin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module begink
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/chchch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chchch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtt1' is not allowed [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram_do
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/datatwoten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datatwoten
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jumpaddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jumpaddr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/kkk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kkk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/outt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc_new_old.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_new_old
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pcadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/regester_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regester_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/timep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timep
ERROR: [VRFC 10-4982] syntax error near ')' [D:/project/project_cpu/project_cpu.srcs/sources_1/new/timep.v:31]
WARNING: [VRFC 10-2096] empty statement in always construct [D:/project/project_cpu/project_cpu.srcs/sources_1/new/timep.v:31]
WARNING: [VRFC 10-1771] potential always loop found [D:/project/project_cpu/project_cpu.srcs/sources_1/new/timep.v:31]
ERROR: [VRFC 10-2939] 'cnt_seg' is an unknown type [D:/project/project_cpu/project_cpu.srcs/sources_1/new/timep.v:33]
ERROR: [VRFC 10-2865] module 'timep' ignored due to previous errors [D:/project/project_cpu/project_cpu.srcs/sources_1/new/timep.v:2]
"xvhdl --incr --relax -prj cpu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ram_code.mif'
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ordertry.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/sim/ram_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/begin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module begink
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/chchch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chchch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtt1' is not allowed [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram_do
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/datatwoten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datatwoten
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jumpaddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jumpaddr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/kkk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kkk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/outt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc_new_old.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_new_old
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pcadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/regester_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regester_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/timep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timep
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
"xvhdl --incr --relax -prj cpu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xelab -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'rtt2' [D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram_code
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pcadd
Compiling module xil_defaultlib.jumpaddr
Compiling module xil_defaultlib.begink
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regester_file
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.jump
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.dataram_do
Compiling module xil_defaultlib.kkk
Compiling module xil_defaultlib.pc_new_old
Compiling module xil_defaultlib.chchch
Compiling module xil_defaultlib.datatwoten
Compiling module xil_defaultlib.timep
Compiling module xil_defaultlib.jd
Compiling module xil_defaultlib.outt
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1111.926 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.uut.t1.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_tb.uut.t8.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 640 ns : File "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" Line 98
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1111.926 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ram_code.mif'
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ordertry.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/sim/ram_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/begin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module begink
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/chchch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chchch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtt1' is not allowed [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram_do
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/datatwoten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datatwoten
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jumpaddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jumpaddr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/kkk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kkk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/outt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc_new_old.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_new_old
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pcadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/regester_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regester_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/timep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timep
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
"xvhdl --incr --relax -prj cpu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xelab -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'rtt2' [D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram_code
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pcadd
Compiling module xil_defaultlib.jumpaddr
Compiling module xil_defaultlib.begink
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regester_file
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.jump
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.dataram_do
Compiling module xil_defaultlib.kkk
Compiling module xil_defaultlib.pc_new_old
Compiling module xil_defaultlib.chchch
Compiling module xil_defaultlib.datatwoten
Compiling module xil_defaultlib.timep
Compiling module xil_defaultlib.jd
Compiling module xil_defaultlib.outt
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1111.926 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.uut.t1.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_tb.uut.t8.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 640 ns : File "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" Line 98
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1111.926 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ram_code.mif'
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ordertry.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/sim/ram_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/begin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module begink
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/chchch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chchch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtt1' is not allowed [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram_do
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/datatwoten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datatwoten
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jumpaddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jumpaddr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/kkk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kkk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/outt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc_new_old.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_new_old
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pcadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/regester_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regester_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/timep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timep
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
"xvhdl --incr --relax -prj cpu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xelab -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'rtt2' [D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram_code
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pcadd
Compiling module xil_defaultlib.jumpaddr
Compiling module xil_defaultlib.begink
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regester_file
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.jump
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.dataram_do
Compiling module xil_defaultlib.kkk
Compiling module xil_defaultlib.pc_new_old
Compiling module xil_defaultlib.chchch
Compiling module xil_defaultlib.datatwoten
Compiling module xil_defaultlib.timep
Compiling module xil_defaultlib.jd
Compiling module xil_defaultlib.outt
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1111.926 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.uut.t1.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_tb.uut.t8.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 640 ns : File "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" Line 98
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 1111.926 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ram_code.mif'
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ordertry.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/sim/ram_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/begin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module begink
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/chchch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chchch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtt1' is not allowed [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram_do
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/datatwoten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datatwoten
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jumpaddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jumpaddr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/kkk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kkk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/outt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc_new_old.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_new_old
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pcadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/regester_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regester_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/timep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timep
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
"xvhdl --incr --relax -prj cpu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xelab -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'rtt2' [D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram_code
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pcadd
Compiling module xil_defaultlib.jumpaddr
Compiling module xil_defaultlib.begink
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regester_file
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.jump
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.dataram_do
Compiling module xil_defaultlib.kkk
Compiling module xil_defaultlib.pc_new_old
Compiling module xil_defaultlib.chchch
Compiling module xil_defaultlib.datatwoten
Compiling module xil_defaultlib.timep
Compiling module xil_defaultlib.jd
Compiling module xil_defaultlib.outt
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1111.926 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.uut.t1.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_tb.uut.t8.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 640 ns : File "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" Line 98
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1111.926 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ram_code.mif'
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ordertry.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/sim/ram_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/begin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module begink
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/chchch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chchch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtt1' is not allowed [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram_do
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/datatwoten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datatwoten
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jumpaddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jumpaddr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/kkk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kkk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/outt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc_new_old.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_new_old
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pcadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/regester_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regester_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/timep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timep
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
"xvhdl --incr --relax -prj cpu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xelab -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'rtt2' [D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram_code
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pcadd
Compiling module xil_defaultlib.jumpaddr
Compiling module xil_defaultlib.begink
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regester_file
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.jump
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.dataram_do
Compiling module xil_defaultlib.kkk
Compiling module xil_defaultlib.pc_new_old
Compiling module xil_defaultlib.chchch
Compiling module xil_defaultlib.datatwoten
Compiling module xil_defaultlib.timep
Compiling module xil_defaultlib.jd
Compiling module xil_defaultlib.outt
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1111.926 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.uut.t1.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_tb.uut.t8.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 710 ns : File "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" Line 98
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1111.926 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ram_code.mif'
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ordertry.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/sim/ram_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/begin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module begink
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/chchch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chchch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtt1' is not allowed [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram_do
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/datatwoten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datatwoten
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jumpaddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jumpaddr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/kkk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kkk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/outt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc_new_old.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_new_old
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pcadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/regester_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regester_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/timep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timep
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
"xvhdl --incr --relax -prj cpu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xelab -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'rtt2' [D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram_code
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pcadd
Compiling module xil_defaultlib.jumpaddr
Compiling module xil_defaultlib.begink
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regester_file
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.jump
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.dataram_do
Compiling module xil_defaultlib.kkk
Compiling module xil_defaultlib.pc_new_old
Compiling module xil_defaultlib.chchch
Compiling module xil_defaultlib.datatwoten
Compiling module xil_defaultlib.timep
Compiling module xil_defaultlib.jd
Compiling module xil_defaultlib.outt
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1111.926 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.uut.t1.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_tb.uut.t8.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 350 ns : File "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" Line 98
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 1111.926 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ram_code.mif'
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ordertry.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/sim/ram_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/begin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module begink
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/chchch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chchch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtt1' is not allowed [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram_do
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/datatwoten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datatwoten
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jumpaddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jumpaddr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/kkk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kkk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/outt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc_new_old.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_new_old
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pcadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/regester_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regester_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/timep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timep
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
"xvhdl --incr --relax -prj cpu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xelab -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'rtt2' [D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram_code
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pcadd
Compiling module xil_defaultlib.jumpaddr
Compiling module xil_defaultlib.begink
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regester_file
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.jump
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.dataram_do
Compiling module xil_defaultlib.kkk
Compiling module xil_defaultlib.pc_new_old
Compiling module xil_defaultlib.chchch
Compiling module xil_defaultlib.datatwoten
Compiling module xil_defaultlib.timep
Compiling module xil_defaultlib.jd
Compiling module xil_defaultlib.outt
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1111.926 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.uut.t1.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_tb.uut.t8.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 350 ns : File "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" Line 98
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1111.926 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ram_code.mif'
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ordertry.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/sim/ram_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/begin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module begink
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/chchch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chchch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtt1' is not allowed [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram_do
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/datatwoten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datatwoten
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jumpaddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jumpaddr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/kkk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kkk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/outt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc_new_old.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_new_old
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pcadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/regester_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regester_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/timep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timep
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
"xvhdl --incr --relax -prj cpu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xelab -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'rtt2' [D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram_code
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pcadd
Compiling module xil_defaultlib.jumpaddr
Compiling module xil_defaultlib.begink
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regester_file
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.jump
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.dataram_do
Compiling module xil_defaultlib.kkk
Compiling module xil_defaultlib.pc_new_old
Compiling module xil_defaultlib.chchch
Compiling module xil_defaultlib.datatwoten
Compiling module xil_defaultlib.timep
Compiling module xil_defaultlib.jd
Compiling module xil_defaultlib.outt
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1111.926 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.uut.t1.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_tb.uut.t8.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 350 ns : File "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" Line 98
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1111.926 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ram_code.mif'
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ordertry.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/sim/ram_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/begin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module begink
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/chchch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chchch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtt1' is not allowed [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram_do
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/datatwoten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datatwoten
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jumpaddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jumpaddr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/kkk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kkk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/outt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc_new_old.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_new_old
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pcadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/regester_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regester_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/timep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timep
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
"xvhdl --incr --relax -prj cpu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xelab -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'rtt2' [D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram_code
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pcadd
Compiling module xil_defaultlib.jumpaddr
Compiling module xil_defaultlib.begink
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regester_file
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.jump
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.dataram_do
Compiling module xil_defaultlib.kkk
Compiling module xil_defaultlib.pc_new_old
Compiling module xil_defaultlib.chchch
Compiling module xil_defaultlib.datatwoten
Compiling module xil_defaultlib.timep
Compiling module xil_defaultlib.jd
Compiling module xil_defaultlib.outt
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1111.926 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.uut.t1.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_tb.uut.t8.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 350 ns : File "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" Line 98
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1111.926 ; gain = 0.000
close [ open D:/project/project_cpu/project_cpu.srcs/sources_1/new/clknew.v w ]
add_files D:/project/project_cpu/project_cpu.srcs/sources_1/new/clknew.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ram_code.mif'
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ordertry.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/sim/ram_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/begin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module begink
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/chchch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chchch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/clknew.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clknew
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtt1' is not allowed [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram_do
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/datatwoten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datatwoten
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jumpaddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jumpaddr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/kkk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kkk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/outt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc_new_old.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_new_old
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pcadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/regester_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regester_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/timep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timep
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
"xvhdl --incr --relax -prj cpu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xelab -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'rtt2' [D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v:69]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'clk400' is not permitted [D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v:63]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1111.926 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-99] Step results log file:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1111.926 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ram_code.mif'
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ordertry.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/sim/ram_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/begin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module begink
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/chchch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chchch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/clknew.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clknew
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk400' is not allowed [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:54]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtt1' is not allowed [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram_do
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/datatwoten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datatwoten
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jumpaddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jumpaddr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/kkk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kkk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/outt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc_new_old.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_new_old
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pcadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/regester_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regester_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/timep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timep
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
"xvhdl --incr --relax -prj cpu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xelab -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'rtt2' [D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v:69]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'clk400' is not permitted [D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v:63]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1111.926 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-99] Step results log file:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1111.926 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ram_code.mif'
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ordertry.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/sim/ram_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/begin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module begink
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/chchch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chchch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/clknew.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clknew
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk400' is not allowed [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:54]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtt1' is not allowed [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram_do
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/datatwoten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datatwoten
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jumpaddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jumpaddr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/kkk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kkk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/outt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc_new_old.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_new_old
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pcadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/regester_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regester_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/timep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timep
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
"xvhdl --incr --relax -prj cpu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xelab -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'rtt2' [D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram_code
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pcadd
Compiling module xil_defaultlib.jumpaddr
Compiling module xil_defaultlib.begink
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regester_file
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.jump
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.dataram_do
Compiling module xil_defaultlib.kkk
Compiling module xil_defaultlib.pc_new_old
Compiling module xil_defaultlib.chchch
Compiling module xil_defaultlib.datatwoten
Compiling module xil_defaultlib.clknew
Compiling module xil_defaultlib.timep
Compiling module xil_defaultlib.jd
Compiling module xil_defaultlib.outt
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1111.926 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.uut.t1.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_tb.uut.t8.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 350 ns : File "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" Line 100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 1112.961 ; gain = 1.035
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ram_code.mif'
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ordertry.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/sim/ram_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/begin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module begink
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/chchch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chchch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/clknew.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clknew
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk400' is not allowed [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:54]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtt1' is not allowed [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram_do
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/datatwoten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datatwoten
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jumpaddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jumpaddr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/kkk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kkk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/outt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc_new_old.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_new_old
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pcadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/regester_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regester_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/timep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timep
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
"xvhdl --incr --relax -prj cpu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xelab -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'rtt2' [D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram_code
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pcadd
Compiling module xil_defaultlib.jumpaddr
Compiling module xil_defaultlib.begink
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regester_file
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.jump
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.dataram_do
Compiling module xil_defaultlib.kkk
Compiling module xil_defaultlib.pc_new_old
Compiling module xil_defaultlib.chchch
Compiling module xil_defaultlib.datatwoten
Compiling module xil_defaultlib.clknew
Compiling module xil_defaultlib.timep
Compiling module xil_defaultlib.jd
Compiling module xil_defaultlib.outt
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1115.551 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.uut.t1.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_tb.uut.t8.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 350 ns : File "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" Line 100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1115.551 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ram_code.mif'
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ordertry.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/sim/ram_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/begin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module begink
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/chchch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chchch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/clknew.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clknew
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk400' is not allowed [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:54]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtt1' is not allowed [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram_do
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/datatwoten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datatwoten
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jumpaddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jumpaddr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/kkk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kkk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/outt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc_new_old.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_new_old
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pcadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/regester_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regester_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/timep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timep
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
"xvhdl --incr --relax -prj cpu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xelab -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'rtt2' [D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram_code
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pcadd
Compiling module xil_defaultlib.jumpaddr
Compiling module xil_defaultlib.begink
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regester_file
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.jump
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.dataram_do
Compiling module xil_defaultlib.kkk
Compiling module xil_defaultlib.pc_new_old
Compiling module xil_defaultlib.chchch
Compiling module xil_defaultlib.datatwoten
Compiling module xil_defaultlib.clknew
Compiling module xil_defaultlib.timep
Compiling module xil_defaultlib.jd
Compiling module xil_defaultlib.outt
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1151.477 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.uut.t1.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_tb.uut.t8.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 350 ns : File "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" Line 97
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1151.477 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ram_code.mif'
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ordertry.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/sim/ram_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/begin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module begink
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/chchch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chchch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/clknew.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clknew
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk400' is not allowed [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:54]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtt1' is not allowed [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram_do
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/datatwoten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datatwoten
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jumpaddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jumpaddr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/kkk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kkk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/outt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc_new_old.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_new_old
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pcadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/regester_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regester_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/timep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timep
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
"xvhdl --incr --relax -prj cpu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xelab -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'rtt2' [D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram_code
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pcadd
Compiling module xil_defaultlib.jumpaddr
Compiling module xil_defaultlib.begink
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regester_file
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.jump
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.dataram_do
Compiling module xil_defaultlib.kkk
Compiling module xil_defaultlib.pc_new_old
Compiling module xil_defaultlib.chchch
Compiling module xil_defaultlib.datatwoten
Compiling module xil_defaultlib.clknew
Compiling module xil_defaultlib.timep
Compiling module xil_defaultlib.jd
Compiling module xil_defaultlib.outt
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1151.477 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.uut.t1.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_tb.uut.t8.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 550 ns : File "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" Line 97
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1151.477 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ram_code.mif'
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ordertry.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/sim/ram_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/begin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module begink
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/chchch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chchch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/clknew.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clknew
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk400' is not allowed [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:54]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtt1' is not allowed [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram_do
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/datatwoten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datatwoten
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jumpaddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jumpaddr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/kkk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kkk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/outt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc_new_old.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_new_old
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pcadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/regester_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regester_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/timep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timep
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
"xvhdl --incr --relax -prj cpu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xelab -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'rtt2' [D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram_code
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pcadd
Compiling module xil_defaultlib.jumpaddr
Compiling module xil_defaultlib.begink
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regester_file
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.jump
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.dataram_do
Compiling module xil_defaultlib.kkk
Compiling module xil_defaultlib.pc_new_old
Compiling module xil_defaultlib.chchch
Compiling module xil_defaultlib.datatwoten
Compiling module xil_defaultlib.clknew
Compiling module xil_defaultlib.timep
Compiling module xil_defaultlib.jd
Compiling module xil_defaultlib.outt
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1151.551 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.uut.t1.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_tb.uut.t8.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 550 ns : File "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" Line 97
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1151.551 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ram_code.mif'
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ordertry.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/sim/ram_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/begin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module begink
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/chchch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chchch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/clknew.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clknew
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk400' is not allowed [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:54]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtt1' is not allowed [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram_do
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/datatwoten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datatwoten
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jumpaddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jumpaddr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/kkk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kkk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/outt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc_new_old.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_new_old
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pcadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/regester_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regester_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/timep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timep
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
"xvhdl --incr --relax -prj cpu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xelab -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'rtt2' [D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram_code
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pcadd
Compiling module xil_defaultlib.jumpaddr
Compiling module xil_defaultlib.begink
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regester_file
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.jump
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.dataram_do
Compiling module xil_defaultlib.kkk
Compiling module xil_defaultlib.pc_new_old
Compiling module xil_defaultlib.chchch
Compiling module xil_defaultlib.datatwoten
Compiling module xil_defaultlib.clknew
Compiling module xil_defaultlib.timep
Compiling module xil_defaultlib.jd
Compiling module xil_defaultlib.outt
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1151.551 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.uut.t1.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_tb.uut.t8.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 550 ns : File "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" Line 97
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1151.551 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ram_code.mif'
INFO: [SIM-utils-43] Exported 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim/ordertry.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/ip/ram_code/sim/ram_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/begin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module begink
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/chchch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chchch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/clknew.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clknew
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk400' is not allowed [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:54]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rtt1' is not allowed [D:/project/project_cpu/project_cpu.srcs/sources_1/new/cpu.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/dataram_do.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram_do
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/datatwoten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datatwoten
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/jumpaddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jumpaddr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/kkk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kkk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/outt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pc_new_old.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_new_old
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/pcadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/regester_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regester_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sources_1/new/timep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timep
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
"xvhdl --incr --relax -prj cpu_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
"xelab -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a8643a11b5824ad9b953c6f0032b2cd0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'rtt2' [D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram_code
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pcadd
Compiling module xil_defaultlib.jumpaddr
Compiling module xil_defaultlib.begink
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regester_file
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.jump
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.dataram_do
Compiling module xil_defaultlib.kkk
Compiling module xil_defaultlib.pc_new_old
Compiling module xil_defaultlib.chchch
Compiling module xil_defaultlib.datatwoten
Compiling module xil_defaultlib.clknew
Compiling module xil_defaultlib.timep
Compiling module xil_defaultlib.jd
Compiling module xil_defaultlib.outt
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1151.551 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/project_cpu/project_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.uut.t1.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module cpu_tb.uut.t8.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 550 ns : File "D:/project/project_cpu/project_cpu.srcs/sim_1/new/cpu_tb.v" Line 97
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1151.551 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri May  6 23:54:12 2022...
