<stg><name>runWeight2Reg</name>


<trans_list>

<trans id="2929" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2930" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2931" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2932" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2951" from="5" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2952" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2944" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2945" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2946" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2947" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2948" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2949" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2950" from="12" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="32">
<![CDATA[
entry:0 %weight_regfile_15_15256_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_15_15256_i_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="32">
<![CDATA[
entry:1 %weight_regfile_13_14223_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_13_14223_i_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="32">
<![CDATA[
entry:2 %write_flag765_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag765_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="32">
<![CDATA[
entry:3 %weight_regfile_15_14255_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_15_14255_i_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="32">
<![CDATA[
entry:4 %write_flag669_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag669_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="32">
<![CDATA[
entry:5 %write_flag762_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag762_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="32">
<![CDATA[
entry:6 %weight_regfile_15_13254_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_15_13254_i_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="32">
<![CDATA[
entry:7 %weight_regfile_13_15224_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_13_15224_i_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32">
<![CDATA[
entry:8 %write_flag759_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag759_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="32">
<![CDATA[
entry:9 %weight_regfile_15_12253_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_15_12253_i_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="32">
<![CDATA[
entry:10 %write_flag672_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag672_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="32">
<![CDATA[
entry:11 %write_flag756_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag756_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="32">
<![CDATA[
entry:12 %weight_regfile_15_11252_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_15_11252_i_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="32">
<![CDATA[
entry:13 %weight_regfile_14_0225_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_14_0225_i_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="32">
<![CDATA[
entry:14 %write_flag753_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag753_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="32">
<![CDATA[
entry:15 %weight_regfile_15_10251_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_15_10251_i_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="32">
<![CDATA[
entry:16 %write_flag675_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag675_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="32">
<![CDATA[
entry:17 %write_flag750_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag750_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="32">
<![CDATA[
entry:18 %weight_regfile_15_9250_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_15_9250_i_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="32">
<![CDATA[
entry:19 %weight_regfile_14_1226_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_14_1226_i_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="32">
<![CDATA[
entry:20 %write_flag747_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag747_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="32">
<![CDATA[
entry:21 %weight_regfile_15_8249_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_15_8249_i_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="32">
<![CDATA[
entry:22 %write_flag678_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag678_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="32">
<![CDATA[
entry:23 %write_flag744_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag744_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="32">
<![CDATA[
entry:24 %weight_regfile_15_7248_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_15_7248_i_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="32">
<![CDATA[
entry:25 %weight_regfile_14_2227_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_14_2227_i_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="32">
<![CDATA[
entry:26 %write_flag741_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag741_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="32">
<![CDATA[
entry:27 %weight_regfile_15_6247_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_15_6247_i_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="32">
<![CDATA[
entry:28 %write_flag681_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag681_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="32">
<![CDATA[
entry:29 %write_flag738_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag738_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="32">
<![CDATA[
entry:30 %weight_regfile_15_5246_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_15_5246_i_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32">
<![CDATA[
entry:31 %weight_regfile_14_3228_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_14_3228_i_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="32">
<![CDATA[
entry:32 %write_flag735_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag735_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="32">
<![CDATA[
entry:33 %weight_regfile_15_4245_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_15_4245_i_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="32">
<![CDATA[
entry:34 %write_flag684_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag684_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="32">
<![CDATA[
entry:35 %write_flag732_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag732_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="32">
<![CDATA[
entry:36 %weight_regfile_15_3244_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_15_3244_i_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="32">
<![CDATA[
entry:37 %weight_regfile_14_4229_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_14_4229_i_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32">
<![CDATA[
entry:38 %write_flag729_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag729_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="32">
<![CDATA[
entry:39 %weight_regfile_15_2243_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_15_2243_i_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="32">
<![CDATA[
entry:40 %write_flag687_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag687_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32">
<![CDATA[
entry:41 %write_flag726_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag726_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="32">
<![CDATA[
entry:42 %weight_regfile_15_1242_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_15_1242_i_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="32">
<![CDATA[
entry:43 %weight_regfile_14_5230_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_14_5230_i_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="32">
<![CDATA[
entry:44 %write_flag723_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag723_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="32">
<![CDATA[
entry:45 %weight_regfile_15_0241_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_15_0241_i_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="32">
<![CDATA[
entry:46 %write_flag690_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag690_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="32">
<![CDATA[
entry:47 %write_flag720_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag720_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="32">
<![CDATA[
entry:48 %weight_regfile_14_15240_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_14_15240_i_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="32">
<![CDATA[
entry:49 %weight_regfile_14_6231_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_14_6231_i_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="32">
<![CDATA[
entry:50 %write_flag717_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag717_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="32">
<![CDATA[
entry:51 %weight_regfile_14_14239_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_14_14239_i_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="32">
<![CDATA[
entry:52 %write_flag693_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag693_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="32">
<![CDATA[
entry:53 %write_flag714_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag714_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="32">
<![CDATA[
entry:54 %weight_regfile_14_13238_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_14_13238_i_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="32">
<![CDATA[
entry:55 %weight_regfile_14_7232_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_14_7232_i_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32">
<![CDATA[
entry:56 %write_flag711_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag711_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="32">
<![CDATA[
entry:57 %weight_regfile_14_12237_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_14_12237_i_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="32">
<![CDATA[
entry:58 %write_flag696_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag696_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="32">
<![CDATA[
entry:59 %write_flag708_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag708_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="32">
<![CDATA[
entry:60 %weight_regfile_14_11236_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_14_11236_i_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="32">
<![CDATA[
entry:61 %weight_regfile_14_8233_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_14_8233_i_1"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="32">
<![CDATA[
entry:62 %write_flag705_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag705_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="32">
<![CDATA[
entry:63 %weight_regfile_14_10235_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_14_10235_i_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="32">
<![CDATA[
entry:64 %write_flag699_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag699_1"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="32">
<![CDATA[
entry:65 %write_flag702_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag702_1"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="32">
<![CDATA[
entry:66 %weight_regfile_14_9234_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_14_9234_i_1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="32">
<![CDATA[
entry:67 %write_flag666_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag666_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="32">
<![CDATA[
entry:68 %weight_regfile_13_13222_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_13_13222_i_1"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="32">
<![CDATA[
entry:69 %weight_regfile_11_12189_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_11_12189_i_1"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="32">
<![CDATA[
entry:70 %write_flag663_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag663_1"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="32">
<![CDATA[
entry:71 %weight_regfile_13_12221_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_13_12221_i_1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="32">
<![CDATA[
entry:72 %write_flag567_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag567_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="32">
<![CDATA[
entry:73 %write_flag660_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag660_1"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="32">
<![CDATA[
entry:74 %weight_regfile_13_11220_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_13_11220_i_1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="32">
<![CDATA[
entry:75 %weight_regfile_11_13190_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_11_13190_i_1"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="32">
<![CDATA[
entry:76 %write_flag657_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag657_1"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="32">
<![CDATA[
entry:77 %weight_regfile_13_10219_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_13_10219_i_1"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="32">
<![CDATA[
entry:78 %write_flag570_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag570_1"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="32">
<![CDATA[
entry:79 %write_flag654_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag654_1"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="32">
<![CDATA[
entry:80 %weight_regfile_13_9218_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_13_9218_i_1"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="32">
<![CDATA[
entry:81 %weight_regfile_11_14191_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_11_14191_i_1"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="32">
<![CDATA[
entry:82 %write_flag651_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag651_1"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="32">
<![CDATA[
entry:83 %weight_regfile_13_8217_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_13_8217_i_1"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="32">
<![CDATA[
entry:84 %write_flag573_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag573_1"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="32">
<![CDATA[
entry:85 %write_flag648_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag648_1"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="32">
<![CDATA[
entry:86 %weight_regfile_13_7216_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_13_7216_i_1"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="32">
<![CDATA[
entry:87 %weight_regfile_11_15192_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_11_15192_i_1"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="32">
<![CDATA[
entry:88 %write_flag645_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag645_1"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="32">
<![CDATA[
entry:89 %weight_regfile_13_6215_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_13_6215_i_1"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="32">
<![CDATA[
entry:90 %write_flag576_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag576_1"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="32">
<![CDATA[
entry:91 %write_flag642_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag642_1"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="32">
<![CDATA[
entry:92 %weight_regfile_13_5214_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_13_5214_i_1"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32">
<![CDATA[
entry:93 %weight_regfile_12_0193_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_12_0193_i_1"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="32">
<![CDATA[
entry:94 %write_flag639_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag639_1"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="32">
<![CDATA[
entry:95 %weight_regfile_13_4213_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_13_4213_i_1"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="32">
<![CDATA[
entry:96 %write_flag579_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag579_1"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="32">
<![CDATA[
entry:97 %write_flag636_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag636_1"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="32">
<![CDATA[
entry:98 %weight_regfile_13_3212_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_13_3212_i_1"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="32">
<![CDATA[
entry:99 %weight_regfile_12_1194_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_12_1194_i_1"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="32">
<![CDATA[
entry:100 %write_flag633_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag633_1"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="32">
<![CDATA[
entry:101 %weight_regfile_13_2211_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_13_2211_i_1"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="32">
<![CDATA[
entry:102 %write_flag582_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag582_1"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="32">
<![CDATA[
entry:103 %write_flag630_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag630_1"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="32">
<![CDATA[
entry:104 %weight_regfile_13_1210_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_13_1210_i_1"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="32">
<![CDATA[
entry:105 %weight_regfile_12_2195_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_12_2195_i_1"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="32">
<![CDATA[
entry:106 %write_flag627_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag627_1"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="32">
<![CDATA[
entry:107 %weight_regfile_13_0209_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_13_0209_i_1"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="32">
<![CDATA[
entry:108 %write_flag585_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag585_1"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="32">
<![CDATA[
entry:109 %write_flag624_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag624_1"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="32">
<![CDATA[
entry:110 %weight_regfile_12_15208_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_12_15208_i_1"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="32">
<![CDATA[
entry:111 %weight_regfile_12_3196_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_12_3196_i_1"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="32">
<![CDATA[
entry:112 %write_flag621_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag621_1"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="32">
<![CDATA[
entry:113 %weight_regfile_12_14207_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_12_14207_i_1"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="32">
<![CDATA[
entry:114 %write_flag588_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag588_1"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="32">
<![CDATA[
entry:115 %write_flag618_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag618_1"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="32">
<![CDATA[
entry:116 %weight_regfile_12_13206_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_12_13206_i_1"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="32">
<![CDATA[
entry:117 %weight_regfile_12_4197_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_12_4197_i_1"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="32">
<![CDATA[
entry:118 %write_flag615_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag615_1"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="32">
<![CDATA[
entry:119 %weight_regfile_12_12205_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_12_12205_i_1"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="32">
<![CDATA[
entry:120 %write_flag591_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag591_1"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="32">
<![CDATA[
entry:121 %write_flag612_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag612_1"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="32">
<![CDATA[
entry:122 %weight_regfile_12_11204_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_12_11204_i_1"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="32">
<![CDATA[
entry:123 %weight_regfile_12_5198_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_12_5198_i_1"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="32">
<![CDATA[
entry:124 %write_flag609_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag609_1"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="32">
<![CDATA[
entry:125 %weight_regfile_12_10203_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_12_10203_i_1"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="32">
<![CDATA[
entry:126 %write_flag594_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag594_1"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="32">
<![CDATA[
entry:127 %write_flag606_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag606_1"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="32">
<![CDATA[
entry:128 %weight_regfile_12_9202_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_12_9202_i_1"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="32">
<![CDATA[
entry:129 %weight_regfile_12_6199_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_12_6199_i_1"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="32">
<![CDATA[
entry:130 %write_flag603_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag603_1"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="32">
<![CDATA[
entry:131 %weight_regfile_12_8201_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_12_8201_i_1"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="32">
<![CDATA[
entry:132 %write_flag597_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag597_1"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="32">
<![CDATA[
entry:133 %write_flag600_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag600_1"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="32">
<![CDATA[
entry:134 %weight_regfile_12_7200_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_12_7200_i_1"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="32">
<![CDATA[
entry:135 %write_flag465_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag465_1"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="32">
<![CDATA[
entry:136 %write_flag564_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag564_1"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="32">
<![CDATA[
entry:137 %weight_regfile_11_11188_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_11_11188_i_1"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="32">
<![CDATA[
entry:138 %weight_regfile_9_11156_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_9_11156_i_1"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="32">
<![CDATA[
entry:139 %write_flag561_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag561_1"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="32">
<![CDATA[
entry:140 %weight_regfile_11_10187_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_11_10187_i_1"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="32">
<![CDATA[
entry:141 %write_flag468_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag468_1"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="32">
<![CDATA[
entry:142 %write_flag558_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag558_1"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="32">
<![CDATA[
entry:143 %weight_regfile_11_9186_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_11_9186_i_1"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="32">
<![CDATA[
entry:144 %weight_regfile_9_12157_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_9_12157_i_1"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="32">
<![CDATA[
entry:145 %write_flag555_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag555_1"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="32">
<![CDATA[
entry:146 %weight_regfile_11_8185_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_11_8185_i_1"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="32">
<![CDATA[
entry:147 %write_flag471_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag471_1"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="32">
<![CDATA[
entry:148 %write_flag552_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag552_1"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="32">
<![CDATA[
entry:149 %weight_regfile_11_7184_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_11_7184_i_1"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="32">
<![CDATA[
entry:150 %weight_regfile_9_13158_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_9_13158_i_1"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="32">
<![CDATA[
entry:151 %write_flag549_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag549_1"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="32">
<![CDATA[
entry:152 %weight_regfile_11_6183_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_11_6183_i_1"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="32">
<![CDATA[
entry:153 %write_flag474_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag474_1"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="32">
<![CDATA[
entry:154 %write_flag546_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag546_1"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="32">
<![CDATA[
entry:155 %weight_regfile_11_5182_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_11_5182_i_1"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="32">
<![CDATA[
entry:156 %weight_regfile_9_14159_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_9_14159_i_1"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="32">
<![CDATA[
entry:157 %write_flag543_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag543_1"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="32">
<![CDATA[
entry:158 %weight_regfile_11_4181_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_11_4181_i_1"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="32">
<![CDATA[
entry:159 %write_flag477_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag477_1"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="32">
<![CDATA[
entry:160 %write_flag540_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag540_1"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="32">
<![CDATA[
entry:161 %weight_regfile_11_3180_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_11_3180_i_1"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="32">
<![CDATA[
entry:162 %weight_regfile_9_15160_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_9_15160_i_1"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="32">
<![CDATA[
entry:163 %write_flag537_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag537_1"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="32">
<![CDATA[
entry:164 %weight_regfile_11_2179_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_11_2179_i_1"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="32">
<![CDATA[
entry:165 %write_flag480_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag480_1"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="32">
<![CDATA[
entry:166 %write_flag534_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag534_1"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="32">
<![CDATA[
entry:167 %weight_regfile_11_1178_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_11_1178_i_1"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="32">
<![CDATA[
entry:168 %weight_regfile_10_0161_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_10_0161_i_1"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="32">
<![CDATA[
entry:169 %write_flag531_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag531_1"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="32">
<![CDATA[
entry:170 %weight_regfile_11_0177_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_11_0177_i_1"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="32">
<![CDATA[
entry:171 %write_flag483_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag483_1"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="32">
<![CDATA[
entry:172 %write_flag528_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag528_1"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="32">
<![CDATA[
entry:173 %weight_regfile_10_15176_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_10_15176_i_1"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="32">
<![CDATA[
entry:174 %weight_regfile_10_1162_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_10_1162_i_1"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="32">
<![CDATA[
entry:175 %write_flag525_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag525_1"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="32">
<![CDATA[
entry:176 %weight_regfile_10_14175_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_10_14175_i_1"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="32">
<![CDATA[
entry:177 %write_flag486_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag486_1"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="32">
<![CDATA[
entry:178 %write_flag522_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag522_1"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="32">
<![CDATA[
entry:179 %weight_regfile_10_13174_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_10_13174_i_1"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="32">
<![CDATA[
entry:180 %weight_regfile_10_2163_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_10_2163_i_1"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="32">
<![CDATA[
entry:181 %write_flag519_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag519_1"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="32">
<![CDATA[
entry:182 %weight_regfile_10_12173_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_10_12173_i_1"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="32">
<![CDATA[
entry:183 %write_flag489_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag489_1"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="32">
<![CDATA[
entry:184 %write_flag516_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag516_1"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="32">
<![CDATA[
entry:185 %weight_regfile_10_11172_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_10_11172_i_1"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="32">
<![CDATA[
entry:186 %weight_regfile_10_3164_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_10_3164_i_1"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="32">
<![CDATA[
entry:187 %write_flag513_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag513_1"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="32">
<![CDATA[
entry:188 %weight_regfile_10_10171_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_10_10171_i_1"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="32">
<![CDATA[
entry:189 %write_flag492_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag492_1"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="32">
<![CDATA[
entry:190 %write_flag510_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag510_1"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="32">
<![CDATA[
entry:191 %weight_regfile_10_9170_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_10_9170_i_1"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="32">
<![CDATA[
entry:192 %weight_regfile_10_4165_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_10_4165_i_1"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="32">
<![CDATA[
entry:193 %write_flag507_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag507_1"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="32">
<![CDATA[
entry:194 %weight_regfile_10_8169_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_10_8169_i_1"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="32">
<![CDATA[
entry:195 %write_flag495_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag495_1"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="32">
<![CDATA[
entry:196 %write_flag504_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag504_1"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="32">
<![CDATA[
entry:197 %weight_regfile_10_7168_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_10_7168_i_1"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="32">
<![CDATA[
entry:198 %weight_regfile_10_5166_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_10_5166_i_1"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="32">
<![CDATA[
entry:199 %write_flag501_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag501_1"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="32">
<![CDATA[
entry:200 %weight_regfile_10_6167_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_10_6167_i_1"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="32">
<![CDATA[
entry:201 %write_flag498_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag498_1"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="32">
<![CDATA[
entry:202 %weight_regfile_9_10155_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_9_10155_i_1"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="32">
<![CDATA[
entry:203 %weight_regfile_7_9122_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_7_9122_i_1"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="32">
<![CDATA[
entry:204 %write_flag462_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag462_1"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="32">
<![CDATA[
entry:205 %weight_regfile_9_9154_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_9_9154_i_1"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="32">
<![CDATA[
entry:206 %write_flag366_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag366_1"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="32">
<![CDATA[
entry:207 %write_flag459_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag459_1"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="32">
<![CDATA[
entry:208 %weight_regfile_9_8153_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_9_8153_i_1"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="32">
<![CDATA[
entry:209 %weight_regfile_7_10123_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_7_10123_i_1"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="32">
<![CDATA[
entry:210 %write_flag456_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag456_1"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="32">
<![CDATA[
entry:211 %weight_regfile_9_7152_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_9_7152_i_1"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="32">
<![CDATA[
entry:212 %write_flag369_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag369_1"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="32">
<![CDATA[
entry:213 %write_flag453_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag453_1"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="32">
<![CDATA[
entry:214 %weight_regfile_9_6151_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_9_6151_i_1"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="32">
<![CDATA[
entry:215 %weight_regfile_7_11124_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_7_11124_i_1"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="32">
<![CDATA[
entry:216 %write_flag450_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag450_1"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="32">
<![CDATA[
entry:217 %weight_regfile_9_5150_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_9_5150_i_1"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="32">
<![CDATA[
entry:218 %write_flag372_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag372_1"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="32">
<![CDATA[
entry:219 %write_flag447_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag447_1"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="32">
<![CDATA[
entry:220 %weight_regfile_9_4149_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_9_4149_i_1"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="32">
<![CDATA[
entry:221 %weight_regfile_7_12125_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_7_12125_i_1"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="32">
<![CDATA[
entry:222 %write_flag444_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag444_1"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="32">
<![CDATA[
entry:223 %weight_regfile_9_3148_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_9_3148_i_1"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="32">
<![CDATA[
entry:224 %write_flag375_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag375_1"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="32">
<![CDATA[
entry:225 %write_flag441_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag441_1"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="32">
<![CDATA[
entry:226 %weight_regfile_9_2147_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_9_2147_i_1"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="32">
<![CDATA[
entry:227 %weight_regfile_7_13126_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_7_13126_i_1"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="32">
<![CDATA[
entry:228 %write_flag438_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag438_1"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="32">
<![CDATA[
entry:229 %weight_regfile_9_1146_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_9_1146_i_1"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="32">
<![CDATA[
entry:230 %write_flag378_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag378_1"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="32">
<![CDATA[
entry:231 %write_flag435_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag435_1"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="32">
<![CDATA[
entry:232 %weight_regfile_9_0145_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_9_0145_i_1"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="32">
<![CDATA[
entry:233 %weight_regfile_7_14127_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_7_14127_i_1"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="32">
<![CDATA[
entry:234 %write_flag432_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag432_1"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="32">
<![CDATA[
entry:235 %weight_regfile_8_15144_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_8_15144_i_1"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="32">
<![CDATA[
entry:236 %write_flag381_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag381_1"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="32">
<![CDATA[
entry:237 %write_flag429_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag429_1"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="32">
<![CDATA[
entry:238 %weight_regfile_8_14143_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_8_14143_i_1"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="32">
<![CDATA[
entry:239 %weight_regfile_7_15128_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_7_15128_i_1"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="32">
<![CDATA[
entry:240 %write_flag426_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag426_1"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="32">
<![CDATA[
entry:241 %weight_regfile_8_13142_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_8_13142_i_1"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="32">
<![CDATA[
entry:242 %write_flag384_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag384_1"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="32">
<![CDATA[
entry:243 %write_flag423_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag423_1"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="32">
<![CDATA[
entry:244 %weight_regfile_8_12141_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_8_12141_i_1"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="32">
<![CDATA[
entry:245 %weight_regfile_8_0129_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_8_0129_i_1"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="32">
<![CDATA[
entry:246 %write_flag420_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag420_1"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="32">
<![CDATA[
entry:247 %weight_regfile_8_11140_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_8_11140_i_1"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="32">
<![CDATA[
entry:248 %write_flag387_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag387_1"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="32">
<![CDATA[
entry:249 %write_flag417_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag417_1"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="32">
<![CDATA[
entry:250 %weight_regfile_8_10139_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_8_10139_i_1"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="32">
<![CDATA[
entry:251 %weight_regfile_8_1130_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_8_1130_i_1"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="32">
<![CDATA[
entry:252 %write_flag414_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag414_1"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="32">
<![CDATA[
entry:253 %weight_regfile_8_9138_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_8_9138_i_1"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="32">
<![CDATA[
entry:254 %write_flag390_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag390_1"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="32">
<![CDATA[
entry:255 %write_flag411_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag411_1"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="32">
<![CDATA[
entry:256 %weight_regfile_8_8137_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_8_8137_i_1"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="32">
<![CDATA[
entry:257 %weight_regfile_8_2131_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_8_2131_i_1"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="32">
<![CDATA[
entry:258 %write_flag408_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag408_1"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="32">
<![CDATA[
entry:259 %weight_regfile_8_7136_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_8_7136_i_1"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="32">
<![CDATA[
entry:260 %write_flag393_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag393_1"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="32">
<![CDATA[
entry:261 %write_flag405_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag405_1"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="32">
<![CDATA[
entry:262 %weight_regfile_8_6135_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_8_6135_i_1"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="32">
<![CDATA[
entry:263 %weight_regfile_8_3132_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_8_3132_i_1"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="32">
<![CDATA[
entry:264 %write_flag402_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag402_1"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="32">
<![CDATA[
entry:265 %weight_regfile_8_5134_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_8_5134_i_1"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="32">
<![CDATA[
entry:266 %write_flag396_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag396_1"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="32">
<![CDATA[
entry:267 %write_flag399_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag399_1"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="32">
<![CDATA[
entry:268 %weight_regfile_8_4133_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_8_4133_i_1"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="32">
<![CDATA[
entry:269 %write_flag363_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag363_1"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="32">
<![CDATA[
entry:270 %weight_regfile_7_8121_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_7_8121_i_1"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="32">
<![CDATA[
entry:271 %weight_regfile_5_788_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_5_788_i_1"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="32">
<![CDATA[
entry:272 %write_flag360_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag360_1"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="32">
<![CDATA[
entry:273 %weight_regfile_7_7120_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_7_7120_i_1"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="32">
<![CDATA[
entry:274 %write_flag264_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag264_1"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="32">
<![CDATA[
entry:275 %write_flag357_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag357_1"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="32">
<![CDATA[
entry:276 %weight_regfile_7_6119_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_7_6119_i_1"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="32">
<![CDATA[
entry:277 %weight_regfile_5_889_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_5_889_i_1"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="32">
<![CDATA[
entry:278 %write_flag354_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag354_1"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="32">
<![CDATA[
entry:279 %weight_regfile_7_5118_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_7_5118_i_1"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="32">
<![CDATA[
entry:280 %write_flag267_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag267_1"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="32">
<![CDATA[
entry:281 %write_flag351_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag351_1"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="32">
<![CDATA[
entry:282 %weight_regfile_7_4117_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_7_4117_i_1"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="32">
<![CDATA[
entry:283 %weight_regfile_5_990_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_5_990_i_1"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="32">
<![CDATA[
entry:284 %write_flag348_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag348_1"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="32">
<![CDATA[
entry:285 %weight_regfile_7_3116_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_7_3116_i_1"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="32">
<![CDATA[
entry:286 %write_flag270_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag270_1"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="32">
<![CDATA[
entry:287 %write_flag345_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag345_1"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="32">
<![CDATA[
entry:288 %weight_regfile_7_2115_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_7_2115_i_1"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="32">
<![CDATA[
entry:289 %weight_regfile_5_1091_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_5_1091_i_1"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="32">
<![CDATA[
entry:290 %write_flag342_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag342_1"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="32">
<![CDATA[
entry:291 %weight_regfile_7_1114_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_7_1114_i_1"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="32">
<![CDATA[
entry:292 %write_flag273_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag273_1"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="32">
<![CDATA[
entry:293 %write_flag339_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag339_1"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="32">
<![CDATA[
entry:294 %weight_regfile_7_0113_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_7_0113_i_1"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="32">
<![CDATA[
entry:295 %weight_regfile_5_1192_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_5_1192_i_1"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="32">
<![CDATA[
entry:296 %write_flag336_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag336_1"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="32">
<![CDATA[
entry:297 %weight_regfile_6_15112_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_6_15112_i_1"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="32">
<![CDATA[
entry:298 %write_flag276_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag276_1"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="32">
<![CDATA[
entry:299 %write_flag333_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag333_1"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="32">
<![CDATA[
entry:300 %weight_regfile_6_14111_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_6_14111_i_1"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="32">
<![CDATA[
entry:301 %weight_regfile_5_1293_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_5_1293_i_1"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="32">
<![CDATA[
entry:302 %write_flag330_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag330_1"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="32">
<![CDATA[
entry:303 %weight_regfile_6_13110_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_6_13110_i_1"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="32">
<![CDATA[
entry:304 %write_flag279_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag279_1"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="32">
<![CDATA[
entry:305 %write_flag327_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag327_1"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="32">
<![CDATA[
entry:306 %weight_regfile_6_12109_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_6_12109_i_1"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="32">
<![CDATA[
entry:307 %weight_regfile_5_1394_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_5_1394_i_1"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="32">
<![CDATA[
entry:308 %write_flag324_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag324_1"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="32">
<![CDATA[
entry:309 %weight_regfile_6_11108_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_6_11108_i_1"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="32">
<![CDATA[
entry:310 %write_flag282_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag282_1"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="32">
<![CDATA[
entry:311 %write_flag321_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag321_1"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="32">
<![CDATA[
entry:312 %weight_regfile_6_10107_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_6_10107_i_1"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="32">
<![CDATA[
entry:313 %weight_regfile_5_1495_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_5_1495_i_1"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="32">
<![CDATA[
entry:314 %write_flag318_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag318_1"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="32">
<![CDATA[
entry:315 %weight_regfile_6_9106_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_6_9106_i_1"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="32">
<![CDATA[
entry:316 %write_flag285_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag285_1"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="32">
<![CDATA[
entry:317 %write_flag315_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag315_1"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="32">
<![CDATA[
entry:318 %weight_regfile_6_8105_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_6_8105_i_1"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="32">
<![CDATA[
entry:319 %weight_regfile_5_1596_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_5_1596_i_1"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="32">
<![CDATA[
entry:320 %write_flag312_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag312_1"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="32">
<![CDATA[
entry:321 %weight_regfile_6_7104_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_6_7104_i_1"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="32">
<![CDATA[
entry:322 %write_flag288_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag288_1"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="32">
<![CDATA[
entry:323 %write_flag309_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag309_1"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="32">
<![CDATA[
entry:324 %weight_regfile_6_6103_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_6_6103_i_1"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="32">
<![CDATA[
entry:325 %weight_regfile_6_097_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_6_097_i_1"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="32">
<![CDATA[
entry:326 %write_flag306_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag306_1"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="32">
<![CDATA[
entry:327 %weight_regfile_6_5102_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_6_5102_i_1"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="32">
<![CDATA[
entry:328 %write_flag291_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag291_1"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="32">
<![CDATA[
entry:329 %write_flag303_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag303_1"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="32">
<![CDATA[
entry:330 %weight_regfile_6_4101_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_6_4101_i_1"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="32">
<![CDATA[
entry:331 %weight_regfile_6_198_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_6_198_i_1"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="32">
<![CDATA[
entry:332 %write_flag300_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag300_1"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="32">
<![CDATA[
entry:333 %weight_regfile_6_3100_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_6_3100_i_1"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="32">
<![CDATA[
entry:334 %write_flag294_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag294_1"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="32">
<![CDATA[
entry:335 %write_flag297_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag297_1"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="32">
<![CDATA[
entry:336 %weight_regfile_6_299_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_6_299_i_1"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="32">
<![CDATA[
entry:337 %write_flag162_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag162_1"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="32">
<![CDATA[
entry:338 %write_flag261_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag261_1"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="32">
<![CDATA[
entry:339 %weight_regfile_5_687_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_5_687_i_1"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="32">
<![CDATA[
entry:340 %weight_regfile_3_655_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_3_655_i_1"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="32">
<![CDATA[
entry:341 %write_flag258_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag258_1"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="32">
<![CDATA[
entry:342 %weight_regfile_5_586_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_5_586_i_1"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="32">
<![CDATA[
entry:343 %write_flag165_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag165_1"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="32">
<![CDATA[
entry:344 %write_flag255_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag255_1"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="32">
<![CDATA[
entry:345 %weight_regfile_5_485_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_5_485_i_1"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="32">
<![CDATA[
entry:346 %weight_regfile_3_756_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_3_756_i_1"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="32">
<![CDATA[
entry:347 %write_flag252_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag252_1"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="32">
<![CDATA[
entry:348 %weight_regfile_5_384_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_5_384_i_1"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="32">
<![CDATA[
entry:349 %write_flag168_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag168_1"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="32">
<![CDATA[
entry:350 %write_flag249_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag249_1"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="32">
<![CDATA[
entry:351 %weight_regfile_5_283_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_5_283_i_1"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="32">
<![CDATA[
entry:352 %weight_regfile_3_857_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_3_857_i_1"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="32">
<![CDATA[
entry:353 %write_flag246_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag246_1"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="32">
<![CDATA[
entry:354 %weight_regfile_5_182_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_5_182_i_1"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="32">
<![CDATA[
entry:355 %write_flag171_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag171_1"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="32">
<![CDATA[
entry:356 %write_flag243_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag243_1"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="32">
<![CDATA[
entry:357 %weight_regfile_5_081_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_5_081_i_1"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="32">
<![CDATA[
entry:358 %weight_regfile_3_958_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_3_958_i_1"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="32">
<![CDATA[
entry:359 %write_flag240_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag240_1"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="32">
<![CDATA[
entry:360 %weight_regfile_4_1580_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_4_1580_i_1"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="32">
<![CDATA[
entry:361 %write_flag174_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag174_1"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="32">
<![CDATA[
entry:362 %write_flag237_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag237_1"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="32">
<![CDATA[
entry:363 %weight_regfile_4_1479_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_4_1479_i_1"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="32">
<![CDATA[
entry:364 %weight_regfile_3_1059_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_3_1059_i_1"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="32">
<![CDATA[
entry:365 %write_flag234_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag234_1"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="32">
<![CDATA[
entry:366 %weight_regfile_4_1378_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_4_1378_i_1"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="32">
<![CDATA[
entry:367 %write_flag177_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag177_1"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="32">
<![CDATA[
entry:368 %write_flag231_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag231_1"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="32">
<![CDATA[
entry:369 %weight_regfile_4_1277_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_4_1277_i_1"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="32">
<![CDATA[
entry:370 %weight_regfile_3_1160_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_3_1160_i_1"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="32">
<![CDATA[
entry:371 %write_flag228_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag228_1"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="32">
<![CDATA[
entry:372 %weight_regfile_4_1176_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_4_1176_i_1"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="32">
<![CDATA[
entry:373 %write_flag180_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag180_1"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="32">
<![CDATA[
entry:374 %write_flag225_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag225_1"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="32">
<![CDATA[
entry:375 %weight_regfile_4_1075_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_4_1075_i_1"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="32">
<![CDATA[
entry:376 %weight_regfile_3_1261_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_3_1261_i_1"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="32">
<![CDATA[
entry:377 %write_flag222_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag222_1"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="32">
<![CDATA[
entry:378 %weight_regfile_4_974_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_4_974_i_1"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="32">
<![CDATA[
entry:379 %write_flag183_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag183_1"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="32">
<![CDATA[
entry:380 %write_flag219_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag219_1"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="32">
<![CDATA[
entry:381 %weight_regfile_4_873_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_4_873_i_1"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="32">
<![CDATA[
entry:382 %weight_regfile_3_1362_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_3_1362_i_1"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="32">
<![CDATA[
entry:383 %write_flag216_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag216_1"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="32">
<![CDATA[
entry:384 %weight_regfile_4_772_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_4_772_i_1"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="32">
<![CDATA[
entry:385 %write_flag186_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag186_1"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="32">
<![CDATA[
entry:386 %write_flag213_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag213_1"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="32">
<![CDATA[
entry:387 %weight_regfile_4_671_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_4_671_i_1"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="32">
<![CDATA[
entry:388 %weight_regfile_3_1463_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_3_1463_i_1"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="32">
<![CDATA[
entry:389 %write_flag210_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag210_1"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="32">
<![CDATA[
entry:390 %weight_regfile_4_570_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_4_570_i_1"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="32">
<![CDATA[
entry:391 %write_flag189_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag189_1"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="32">
<![CDATA[
entry:392 %write_flag207_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag207_1"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="32">
<![CDATA[
entry:393 %weight_regfile_4_469_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_4_469_i_1"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="32">
<![CDATA[
entry:394 %weight_regfile_3_1564_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_3_1564_i_1"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="32">
<![CDATA[
entry:395 %write_flag204_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag204_1"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="32">
<![CDATA[
entry:396 %weight_regfile_4_368_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_4_368_i_1"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="32">
<![CDATA[
entry:397 %write_flag192_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag192_1"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="32">
<![CDATA[
entry:398 %write_flag201_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag201_1"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="32">
<![CDATA[
entry:399 %weight_regfile_4_267_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_4_267_i_1"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="32">
<![CDATA[
entry:400 %weight_regfile_4_065_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_4_065_i_1"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="32">
<![CDATA[
entry:401 %write_flag198_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag198_1"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="32">
<![CDATA[
entry:402 %weight_regfile_4_166_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_4_166_i_1"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="32">
<![CDATA[
entry:403 %write_flag195_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag195_1"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="32">
<![CDATA[
entry:404 %weight_regfile_3_554_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_3_554_i_1"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="32">
<![CDATA[
entry:405 %weight_regfile_1_421_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_1_421_i_1"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="32">
<![CDATA[
entry:406 %write_flag159_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag159_1"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="32">
<![CDATA[
entry:407 %weight_regfile_3_453_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_3_453_i_1"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="32">
<![CDATA[
entry:408 %write_flag63_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag63_1"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="32">
<![CDATA[
entry:409 %write_flag156_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag156_1"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="32">
<![CDATA[
entry:410 %weight_regfile_3_352_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_3_352_i_1"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="32">
<![CDATA[
entry:411 %weight_regfile_1_522_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_1_522_i_1"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="32">
<![CDATA[
entry:412 %write_flag153_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag153_1"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="32">
<![CDATA[
entry:413 %weight_regfile_3_251_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_3_251_i_1"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="32">
<![CDATA[
entry:414 %write_flag66_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag66_1"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="32">
<![CDATA[
entry:415 %write_flag150_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag150_1"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="32">
<![CDATA[
entry:416 %weight_regfile_3_150_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_3_150_i_1"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="32">
<![CDATA[
entry:417 %weight_regfile_1_623_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_1_623_i_1"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="32">
<![CDATA[
entry:418 %write_flag147_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag147_1"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="32">
<![CDATA[
entry:419 %weight_regfile_3_049_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_3_049_i_1"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="32">
<![CDATA[
entry:420 %write_flag69_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag69_1"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="32">
<![CDATA[
entry:421 %write_flag144_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag144_1"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="8" op_0_bw="32">
<![CDATA[
entry:422 %weight_regfile_2_1548_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_2_1548_i_1"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="32">
<![CDATA[
entry:423 %weight_regfile_1_724_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_1_724_i_1"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="32">
<![CDATA[
entry:424 %write_flag141_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag141_1"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="32">
<![CDATA[
entry:425 %weight_regfile_2_1447_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_2_1447_i_1"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="32">
<![CDATA[
entry:426 %write_flag72_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag72_1"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="32">
<![CDATA[
entry:427 %write_flag138_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag138_1"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="32">
<![CDATA[
entry:428 %weight_regfile_2_1346_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_2_1346_i_1"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="32">
<![CDATA[
entry:429 %weight_regfile_1_825_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_1_825_i_1"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="32">
<![CDATA[
entry:430 %write_flag135_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag135_1"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="32">
<![CDATA[
entry:431 %weight_regfile_2_1245_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_2_1245_i_1"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="32">
<![CDATA[
entry:432 %write_flag75_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag75_1"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="32">
<![CDATA[
entry:433 %write_flag132_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag132_1"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="32">
<![CDATA[
entry:434 %weight_regfile_2_1144_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_2_1144_i_1"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="32">
<![CDATA[
entry:435 %weight_regfile_1_926_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_1_926_i_1"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="32">
<![CDATA[
entry:436 %write_flag129_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag129_1"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="32">
<![CDATA[
entry:437 %weight_regfile_2_1043_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_2_1043_i_1"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="32">
<![CDATA[
entry:438 %write_flag78_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag78_1"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="32">
<![CDATA[
entry:439 %write_flag126_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag126_1"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="32">
<![CDATA[
entry:440 %weight_regfile_2_942_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_2_942_i_1"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="32">
<![CDATA[
entry:441 %weight_regfile_1_1027_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_1_1027_i_1"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="32">
<![CDATA[
entry:442 %write_flag123_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag123_1"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="32">
<![CDATA[
entry:443 %weight_regfile_2_841_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_2_841_i_1"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="32">
<![CDATA[
entry:444 %write_flag81_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag81_1"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="32">
<![CDATA[
entry:445 %write_flag120_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag120_1"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="32">
<![CDATA[
entry:446 %weight_regfile_2_740_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_2_740_i_1"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="32">
<![CDATA[
entry:447 %weight_regfile_1_1128_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_1_1128_i_1"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="32">
<![CDATA[
entry:448 %write_flag117_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag117_1"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="8" op_0_bw="32">
<![CDATA[
entry:449 %weight_regfile_2_639_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_2_639_i_1"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="32">
<![CDATA[
entry:450 %write_flag84_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag84_1"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="32">
<![CDATA[
entry:451 %write_flag114_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag114_1"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="32">
<![CDATA[
entry:452 %weight_regfile_2_538_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_2_538_i_1"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="8" op_0_bw="32">
<![CDATA[
entry:453 %weight_regfile_1_1229_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_1_1229_i_1"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="32">
<![CDATA[
entry:454 %write_flag111_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag111_1"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="8" op_0_bw="32">
<![CDATA[
entry:455 %weight_regfile_2_437_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_2_437_i_1"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="32">
<![CDATA[
entry:456 %write_flag87_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag87_1"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="32">
<![CDATA[
entry:457 %write_flag108_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag108_1"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="8" op_0_bw="32">
<![CDATA[
entry:458 %weight_regfile_2_336_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_2_336_i_1"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="32">
<![CDATA[
entry:459 %weight_regfile_1_1330_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_1_1330_i_1"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="32">
<![CDATA[
entry:460 %write_flag105_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag105_1"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="32">
<![CDATA[
entry:461 %weight_regfile_2_235_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_2_235_i_1"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="32">
<![CDATA[
entry:462 %write_flag90_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag90_1"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="32">
<![CDATA[
entry:463 %write_flag102_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag102_1"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="32">
<![CDATA[
entry:464 %weight_regfile_2_134_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_2_134_i_1"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="32">
<![CDATA[
entry:465 %weight_regfile_1_1431_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_1_1431_i_1"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="32">
<![CDATA[
entry:466 %write_flag99_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag99_1"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="32">
<![CDATA[
entry:467 %weight_regfile_2_033_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_2_033_i_1"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="32">
<![CDATA[
entry:468 %write_flag93_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag93_1"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="32">
<![CDATA[
entry:469 %write_flag96_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag96_1"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="8" op_0_bw="32">
<![CDATA[
entry:470 %weight_regfile_1_1532_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_1_1532_i_1"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="32">
<![CDATA[
entry:471 %write_flag60_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag60_1"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="32">
<![CDATA[
entry:472 %weight_regfile_1_320_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_1_320_i_1"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="32">
<![CDATA[
entry:473 %write_flag_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag_1"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="32">
<![CDATA[
entry:474 %write_flag57_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag57_1"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="8" op_0_bw="32">
<![CDATA[
entry:475 %weight_regfile_1_219_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_1_219_i_1"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="8" op_0_bw="32">
<![CDATA[
entry:476 %weight_regfile_0_01_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_0_01_i_1"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="32">
<![CDATA[
entry:477 %write_flag54_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag54_1"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="32">
<![CDATA[
entry:478 %weight_regfile_1_118_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_1_118_i_1"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="32">
<![CDATA[
entry:479 %write_flag3_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag3_1"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="32">
<![CDATA[
entry:480 %write_flag51_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag51_1"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="8" op_0_bw="32">
<![CDATA[
entry:481 %weight_regfile_1_017_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_1_017_i_1"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="8" op_0_bw="32">
<![CDATA[
entry:482 %weight_regfile_0_12_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_0_12_i_1"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="32">
<![CDATA[
entry:483 %write_flag48_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag48_1"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="8" op_0_bw="32">
<![CDATA[
entry:484 %weight_regfile_0_1516_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_0_1516_i_1"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="32">
<![CDATA[
entry:485 %write_flag6_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag6_1"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="32">
<![CDATA[
entry:486 %write_flag45_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag45_1"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="8" op_0_bw="32">
<![CDATA[
entry:487 %weight_regfile_0_1415_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_0_1415_i_1"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="32">
<![CDATA[
entry:488 %weight_regfile_0_23_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_0_23_i_1"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="32">
<![CDATA[
entry:489 %write_flag42_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag42_1"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="8" op_0_bw="32">
<![CDATA[
entry:490 %weight_regfile_0_1314_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_0_1314_i_1"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="32">
<![CDATA[
entry:491 %write_flag9_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag9_1"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="32">
<![CDATA[
entry:492 %write_flag39_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag39_1"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="8" op_0_bw="32">
<![CDATA[
entry:493 %weight_regfile_0_1213_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_0_1213_i_1"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="8" op_0_bw="32">
<![CDATA[
entry:494 %weight_regfile_0_34_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_0_34_i_1"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="32">
<![CDATA[
entry:495 %write_flag36_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag36_1"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="8" op_0_bw="32">
<![CDATA[
entry:496 %weight_regfile_0_1112_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_0_1112_i_1"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="32">
<![CDATA[
entry:497 %write_flag12_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag12_1"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="32">
<![CDATA[
entry:498 %write_flag33_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag33_1"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="32">
<![CDATA[
entry:499 %weight_regfile_0_1011_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_0_1011_i_1"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="32">
<![CDATA[
entry:500 %weight_regfile_0_45_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_0_45_i_1"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="32">
<![CDATA[
entry:501 %write_flag30_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag30_1"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="32">
<![CDATA[
entry:502 %weight_regfile_0_910_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_0_910_i_1"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="32">
<![CDATA[
entry:503 %write_flag15_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag15_1"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="32">
<![CDATA[
entry:504 %write_flag27_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag27_1"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="32">
<![CDATA[
entry:505 %weight_regfile_0_89_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_0_89_i_1"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="8" op_0_bw="32">
<![CDATA[
entry:506 %weight_regfile_0_56_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_0_56_i_1"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="32">
<![CDATA[
entry:507 %write_flag24_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag24_1"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="32">
<![CDATA[
entry:508 %weight_regfile_0_78_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_0_78_i_1"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="32">
<![CDATA[
entry:509 %write_flag18_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag18_1"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="32">
<![CDATA[
entry:510 %write_flag21_1 = alloca i32

]]></Node>
<StgValue><ssdm name="write_flag21_1"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="32">
<![CDATA[
entry:511 %weight_regfile_0_67_i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="weight_regfile_0_67_i_1"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1184" op_0_bw="1184" op_1_bw="1184">
<![CDATA[
entry:517 %param_read = read i1184 @_ssdm_op_Read.ap_fifo.i1184P, i1184 %param

]]></Node>
<StgValue><ssdm name="param_read"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:518 %ko_1_read = read i12 @_ssdm_op_Read.ap_fifo.i12P, i12 %ko_1

]]></Node>
<StgValue><ssdm name="ko_1_read"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="11" op_0_bw="12">
<![CDATA[
entry:519 %trunc_ln357 = trunc i12 %ko_1_read

]]></Node>
<StgValue><ssdm name="trunc_ln357"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:520 %co_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %co

]]></Node>
<StgValue><ssdm name="co_read"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:521 %ro_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %ro

]]></Node>
<StgValue><ssdm name="ro_read"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="12" op_0_bw="32">
<![CDATA[
entry:522 %empty = trunc i32 %ro_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:523 %so_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %so

]]></Node>
<StgValue><ssdm name="so_read"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="12" op_0_bw="32">
<![CDATA[
entry:524 %empty_64 = trunc i32 %so_read

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0" op_1_bw="1184" op_2_bw="1184">
<![CDATA[
entry:526 %write_ln394 = write void @_ssdm_op_Write.ap_fifo.i1184P, i1184 %param_out, i1184 %param_read

]]></Node>
<StgValue><ssdm name="write_ln394"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry:528 %write_ln394 = write void @_ssdm_op_Write.ap_fifo.i11P, i11 %ko_1_out, i11 %trunc_ln357

]]></Node>
<StgValue><ssdm name="write_ln394"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:530 %write_ln394 = write void @_ssdm_op_Write.ap_fifo.i32P, i32 %co_out, i32 %co_read

]]></Node>
<StgValue><ssdm name="write_ln394"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:532 %write_ln394 = write void @_ssdm_op_Write.ap_fifo.i32P, i32 %ro_out, i32 %ro_read

]]></Node>
<StgValue><ssdm name="write_ln394"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:534 %write_ln394 = write void @_ssdm_op_Write.ap_fifo.i32P, i32 %so_out, i32 %so_read

]]></Node>
<StgValue><ssdm name="write_ln394"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="12" op_0_bw="12" op_1_bw="1184" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:535 %p_cast = partselect i12 @_ssdm_op_PartSelect.i12.i1184.i32.i32, i1184 %param_read, i32, i32

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="12" op_0_bw="12" op_1_bw="1184" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:536 %p_cast7 = partselect i12 @_ssdm_op_PartSelect.i12.i1184.i32.i32, i1184 %param_read, i32, i32

]]></Node>
<StgValue><ssdm name="p_cast7"/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="12" op_0_bw="12" op_1_bw="1184" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:537 %p_cast1 = partselect i12 @_ssdm_op_PartSelect.i12.i1184.i32.i32, i1184 %param_read, i32, i32

]]></Node>
<StgValue><ssdm name="p_cast1"/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="32">
<![CDATA[
entry:538 %empty_65 = trunc i32 %co_read

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="543" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:540 %mul4_i_i_i = mul i12 %ko_1_read, i12 %p_cast

]]></Node>
<StgValue><ssdm name="mul4_i_i_i"/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:541 %store_ln69 = store i1, i1 %write_flag21_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:542 %store_ln69 = store i1, i1 %write_flag18_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:543 %store_ln69 = store i1, i1 %write_flag24_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:544 %store_ln69 = store i1, i1 %write_flag27_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="548" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:545 %store_ln69 = store i1, i1 %write_flag15_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="549" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:546 %store_ln69 = store i1, i1 %write_flag30_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="550" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:547 %store_ln69 = store i1, i1 %write_flag33_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="551" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:548 %store_ln69 = store i1, i1 %write_flag12_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="552" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:549 %store_ln69 = store i1, i1 %write_flag36_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="553" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:550 %store_ln69 = store i1, i1 %write_flag39_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="554" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:551 %store_ln69 = store i1, i1 %write_flag9_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="555" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:552 %store_ln69 = store i1, i1 %write_flag42_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="556" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:553 %store_ln69 = store i1, i1 %write_flag45_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="557" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:554 %store_ln69 = store i1, i1 %write_flag6_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="558" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:555 %store_ln69 = store i1, i1 %write_flag48_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="559" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:556 %store_ln69 = store i1, i1 %write_flag51_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="560" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:557 %store_ln69 = store i1, i1 %write_flag3_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="561" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:558 %store_ln69 = store i1, i1 %write_flag54_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="562" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:559 %store_ln69 = store i1, i1 %write_flag57_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="563" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:560 %store_ln69 = store i1, i1 %write_flag_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="564" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:561 %store_ln69 = store i1, i1 %write_flag60_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="565" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:562 %store_ln69 = store i1, i1 %write_flag96_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="566" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:563 %store_ln69 = store i1, i1 %write_flag93_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="567" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:564 %store_ln69 = store i1, i1 %write_flag99_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="568" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:565 %store_ln69 = store i1, i1 %write_flag102_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="569" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:566 %store_ln69 = store i1, i1 %write_flag90_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="570" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:567 %store_ln69 = store i1, i1 %write_flag105_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="571" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:568 %store_ln69 = store i1, i1 %write_flag108_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="572" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:569 %store_ln69 = store i1, i1 %write_flag87_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="573" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:570 %store_ln69 = store i1, i1 %write_flag111_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="574" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:571 %store_ln69 = store i1, i1 %write_flag114_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="575" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:572 %store_ln69 = store i1, i1 %write_flag84_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="576" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:573 %store_ln69 = store i1, i1 %write_flag117_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="577" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:574 %store_ln69 = store i1, i1 %write_flag120_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="578" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:575 %store_ln69 = store i1, i1 %write_flag81_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="579" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:576 %store_ln69 = store i1, i1 %write_flag123_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="580" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:577 %store_ln69 = store i1, i1 %write_flag126_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="581" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:578 %store_ln69 = store i1, i1 %write_flag78_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="582" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:579 %store_ln69 = store i1, i1 %write_flag129_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="583" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:580 %store_ln69 = store i1, i1 %write_flag132_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="584" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:581 %store_ln69 = store i1, i1 %write_flag75_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="585" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:582 %store_ln69 = store i1, i1 %write_flag135_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="586" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:583 %store_ln69 = store i1, i1 %write_flag138_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="587" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:584 %store_ln69 = store i1, i1 %write_flag72_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="588" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:585 %store_ln69 = store i1, i1 %write_flag141_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="589" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:586 %store_ln69 = store i1, i1 %write_flag144_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="590" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:587 %store_ln69 = store i1, i1 %write_flag69_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="591" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:588 %store_ln69 = store i1, i1 %write_flag147_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="592" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:589 %store_ln69 = store i1, i1 %write_flag150_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="593" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:590 %store_ln69 = store i1, i1 %write_flag66_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="594" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:591 %store_ln69 = store i1, i1 %write_flag153_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="595" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:592 %store_ln69 = store i1, i1 %write_flag156_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="596" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:593 %store_ln69 = store i1, i1 %write_flag63_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="597" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:594 %store_ln69 = store i1, i1 %write_flag159_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="598" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:595 %store_ln69 = store i1, i1 %write_flag195_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="599" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:596 %store_ln69 = store i1, i1 %write_flag198_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="600" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:597 %store_ln69 = store i1, i1 %write_flag201_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="601" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:598 %store_ln69 = store i1, i1 %write_flag192_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="602" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:599 %store_ln69 = store i1, i1 %write_flag204_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="603" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:600 %store_ln69 = store i1, i1 %write_flag207_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="604" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:601 %store_ln69 = store i1, i1 %write_flag189_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="605" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:602 %store_ln69 = store i1, i1 %write_flag210_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="606" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:603 %store_ln69 = store i1, i1 %write_flag213_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="607" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:604 %store_ln69 = store i1, i1 %write_flag186_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="608" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:605 %store_ln69 = store i1, i1 %write_flag216_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="609" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:606 %store_ln69 = store i1, i1 %write_flag219_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="610" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:607 %store_ln69 = store i1, i1 %write_flag183_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="611" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:608 %store_ln69 = store i1, i1 %write_flag222_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="612" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:609 %store_ln69 = store i1, i1 %write_flag225_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="613" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:610 %store_ln69 = store i1, i1 %write_flag180_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="614" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:611 %store_ln69 = store i1, i1 %write_flag228_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="615" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:612 %store_ln69 = store i1, i1 %write_flag231_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="616" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:613 %store_ln69 = store i1, i1 %write_flag177_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="617" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:614 %store_ln69 = store i1, i1 %write_flag234_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="618" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:615 %store_ln69 = store i1, i1 %write_flag237_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="619" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:616 %store_ln69 = store i1, i1 %write_flag174_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="620" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:617 %store_ln69 = store i1, i1 %write_flag240_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="621" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:618 %store_ln69 = store i1, i1 %write_flag243_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="622" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:619 %store_ln69 = store i1, i1 %write_flag171_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="623" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:620 %store_ln69 = store i1, i1 %write_flag246_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="624" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:621 %store_ln69 = store i1, i1 %write_flag249_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="625" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:622 %store_ln69 = store i1, i1 %write_flag168_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="626" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:623 %store_ln69 = store i1, i1 %write_flag252_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="627" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:624 %store_ln69 = store i1, i1 %write_flag255_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="628" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:625 %store_ln69 = store i1, i1 %write_flag165_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="629" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:626 %store_ln69 = store i1, i1 %write_flag258_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="630" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:627 %store_ln69 = store i1, i1 %write_flag261_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="631" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:628 %store_ln69 = store i1, i1 %write_flag162_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="632" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:629 %store_ln69 = store i1, i1 %write_flag297_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="633" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:630 %store_ln69 = store i1, i1 %write_flag294_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="634" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:631 %store_ln69 = store i1, i1 %write_flag300_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="635" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:632 %store_ln69 = store i1, i1 %write_flag303_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="636" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:633 %store_ln69 = store i1, i1 %write_flag291_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="637" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:634 %store_ln69 = store i1, i1 %write_flag306_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="638" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:635 %store_ln69 = store i1, i1 %write_flag309_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="639" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:636 %store_ln69 = store i1, i1 %write_flag288_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="640" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:637 %store_ln69 = store i1, i1 %write_flag312_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="641" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:638 %store_ln69 = store i1, i1 %write_flag315_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="642" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:639 %store_ln69 = store i1, i1 %write_flag285_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="643" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:640 %store_ln69 = store i1, i1 %write_flag318_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="644" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:641 %store_ln69 = store i1, i1 %write_flag321_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="645" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:642 %store_ln69 = store i1, i1 %write_flag282_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="646" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:643 %store_ln69 = store i1, i1 %write_flag324_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="647" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:644 %store_ln69 = store i1, i1 %write_flag327_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="648" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:645 %store_ln69 = store i1, i1 %write_flag279_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="649" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:646 %store_ln69 = store i1, i1 %write_flag330_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="650" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:647 %store_ln69 = store i1, i1 %write_flag333_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="651" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:648 %store_ln69 = store i1, i1 %write_flag276_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="652" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:649 %store_ln69 = store i1, i1 %write_flag336_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="653" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:650 %store_ln69 = store i1, i1 %write_flag339_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="654" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:651 %store_ln69 = store i1, i1 %write_flag273_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="655" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:652 %store_ln69 = store i1, i1 %write_flag342_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="656" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:653 %store_ln69 = store i1, i1 %write_flag345_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="657" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:654 %store_ln69 = store i1, i1 %write_flag270_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="658" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:655 %store_ln69 = store i1, i1 %write_flag348_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="659" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:656 %store_ln69 = store i1, i1 %write_flag351_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="660" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:657 %store_ln69 = store i1, i1 %write_flag267_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="661" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:658 %store_ln69 = store i1, i1 %write_flag354_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="662" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:659 %store_ln69 = store i1, i1 %write_flag357_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="663" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:660 %store_ln69 = store i1, i1 %write_flag264_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="664" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:661 %store_ln69 = store i1, i1 %write_flag360_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="665" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:662 %store_ln69 = store i1, i1 %write_flag363_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="666" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:663 %store_ln69 = store i1, i1 %write_flag399_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="667" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:664 %store_ln69 = store i1, i1 %write_flag396_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="668" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:665 %store_ln69 = store i1, i1 %write_flag402_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="669" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:666 %store_ln69 = store i1, i1 %write_flag405_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="670" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:667 %store_ln69 = store i1, i1 %write_flag393_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="671" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:668 %store_ln69 = store i1, i1 %write_flag408_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="672" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:669 %store_ln69 = store i1, i1 %write_flag411_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="673" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:670 %store_ln69 = store i1, i1 %write_flag390_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="674" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:671 %store_ln69 = store i1, i1 %write_flag414_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="675" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:672 %store_ln69 = store i1, i1 %write_flag417_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="676" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:673 %store_ln69 = store i1, i1 %write_flag387_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="677" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:674 %store_ln69 = store i1, i1 %write_flag420_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="678" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:675 %store_ln69 = store i1, i1 %write_flag423_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="679" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:676 %store_ln69 = store i1, i1 %write_flag384_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="680" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:677 %store_ln69 = store i1, i1 %write_flag426_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="681" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:678 %store_ln69 = store i1, i1 %write_flag429_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="682" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:679 %store_ln69 = store i1, i1 %write_flag381_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="683" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:680 %store_ln69 = store i1, i1 %write_flag432_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="684" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:681 %store_ln69 = store i1, i1 %write_flag435_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="685" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:682 %store_ln69 = store i1, i1 %write_flag378_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="686" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:683 %store_ln69 = store i1, i1 %write_flag438_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="687" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:684 %store_ln69 = store i1, i1 %write_flag441_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="688" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:685 %store_ln69 = store i1, i1 %write_flag375_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="689" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:686 %store_ln69 = store i1, i1 %write_flag444_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="690" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:687 %store_ln69 = store i1, i1 %write_flag447_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="691" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:688 %store_ln69 = store i1, i1 %write_flag372_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="692" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:689 %store_ln69 = store i1, i1 %write_flag450_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="693" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:690 %store_ln69 = store i1, i1 %write_flag453_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="694" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:691 %store_ln69 = store i1, i1 %write_flag369_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="695" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:692 %store_ln69 = store i1, i1 %write_flag456_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="696" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:693 %store_ln69 = store i1, i1 %write_flag459_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="697" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:694 %store_ln69 = store i1, i1 %write_flag366_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="698" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:695 %store_ln69 = store i1, i1 %write_flag462_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="699" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:696 %store_ln69 = store i1, i1 %write_flag498_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="700" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:697 %store_ln69 = store i1, i1 %write_flag501_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="701" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:698 %store_ln69 = store i1, i1 %write_flag504_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="702" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:699 %store_ln69 = store i1, i1 %write_flag495_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="703" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:700 %store_ln69 = store i1, i1 %write_flag507_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="704" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:701 %store_ln69 = store i1, i1 %write_flag510_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="705" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:702 %store_ln69 = store i1, i1 %write_flag492_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="706" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:703 %store_ln69 = store i1, i1 %write_flag513_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="707" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:704 %store_ln69 = store i1, i1 %write_flag516_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="708" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:705 %store_ln69 = store i1, i1 %write_flag489_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="709" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:706 %store_ln69 = store i1, i1 %write_flag519_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="710" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:707 %store_ln69 = store i1, i1 %write_flag522_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="711" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:708 %store_ln69 = store i1, i1 %write_flag486_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="712" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:709 %store_ln69 = store i1, i1 %write_flag525_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="713" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:710 %store_ln69 = store i1, i1 %write_flag528_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="714" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:711 %store_ln69 = store i1, i1 %write_flag483_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="715" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:712 %store_ln69 = store i1, i1 %write_flag531_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="716" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:713 %store_ln69 = store i1, i1 %write_flag534_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="717" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:714 %store_ln69 = store i1, i1 %write_flag480_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="718" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:715 %store_ln69 = store i1, i1 %write_flag537_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="719" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:716 %store_ln69 = store i1, i1 %write_flag540_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="720" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:717 %store_ln69 = store i1, i1 %write_flag477_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="721" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:718 %store_ln69 = store i1, i1 %write_flag543_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="722" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:719 %store_ln69 = store i1, i1 %write_flag546_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="723" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:720 %store_ln69 = store i1, i1 %write_flag474_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="724" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:721 %store_ln69 = store i1, i1 %write_flag549_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="725" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:722 %store_ln69 = store i1, i1 %write_flag552_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="726" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:723 %store_ln69 = store i1, i1 %write_flag471_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="727" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:724 %store_ln69 = store i1, i1 %write_flag555_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="728" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:725 %store_ln69 = store i1, i1 %write_flag558_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="729" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:726 %store_ln69 = store i1, i1 %write_flag468_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="730" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:727 %store_ln69 = store i1, i1 %write_flag561_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="731" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:728 %store_ln69 = store i1, i1 %write_flag564_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="732" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:729 %store_ln69 = store i1, i1 %write_flag465_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="733" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:730 %store_ln69 = store i1, i1 %write_flag600_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="734" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:731 %store_ln69 = store i1, i1 %write_flag597_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="735" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:732 %store_ln69 = store i1, i1 %write_flag603_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="736" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:733 %store_ln69 = store i1, i1 %write_flag606_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="737" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:734 %store_ln69 = store i1, i1 %write_flag594_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="738" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:735 %store_ln69 = store i1, i1 %write_flag609_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="739" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:736 %store_ln69 = store i1, i1 %write_flag612_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="740" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:737 %store_ln69 = store i1, i1 %write_flag591_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="741" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:738 %store_ln69 = store i1, i1 %write_flag615_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="742" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:739 %store_ln69 = store i1, i1 %write_flag618_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="743" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:740 %store_ln69 = store i1, i1 %write_flag588_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="744" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:741 %store_ln69 = store i1, i1 %write_flag621_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="745" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:742 %store_ln69 = store i1, i1 %write_flag624_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="746" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:743 %store_ln69 = store i1, i1 %write_flag585_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="747" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:744 %store_ln69 = store i1, i1 %write_flag627_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="748" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:745 %store_ln69 = store i1, i1 %write_flag630_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="749" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:746 %store_ln69 = store i1, i1 %write_flag582_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="750" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:747 %store_ln69 = store i1, i1 %write_flag633_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="751" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:748 %store_ln69 = store i1, i1 %write_flag636_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="752" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:749 %store_ln69 = store i1, i1 %write_flag579_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="753" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:750 %store_ln69 = store i1, i1 %write_flag639_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="754" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:751 %store_ln69 = store i1, i1 %write_flag642_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="755" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:752 %store_ln69 = store i1, i1 %write_flag576_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="756" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:753 %store_ln69 = store i1, i1 %write_flag645_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="757" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:754 %store_ln69 = store i1, i1 %write_flag648_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="758" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:755 %store_ln69 = store i1, i1 %write_flag573_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="759" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:756 %store_ln69 = store i1, i1 %write_flag651_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="760" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:757 %store_ln69 = store i1, i1 %write_flag654_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="761" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:758 %store_ln69 = store i1, i1 %write_flag570_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="762" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:759 %store_ln69 = store i1, i1 %write_flag657_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="763" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:760 %store_ln69 = store i1, i1 %write_flag660_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="764" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:761 %store_ln69 = store i1, i1 %write_flag567_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="765" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:762 %store_ln69 = store i1, i1 %write_flag663_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="766" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:763 %store_ln69 = store i1, i1 %write_flag666_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="767" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:764 %store_ln69 = store i1, i1 %write_flag702_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="768" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:765 %store_ln69 = store i1, i1 %write_flag699_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="769" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:766 %store_ln69 = store i1, i1 %write_flag705_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="770" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:767 %store_ln69 = store i1, i1 %write_flag708_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="771" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:768 %store_ln69 = store i1, i1 %write_flag696_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="772" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:769 %store_ln69 = store i1, i1 %write_flag711_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="773" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:770 %store_ln69 = store i1, i1 %write_flag714_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="774" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:771 %store_ln69 = store i1, i1 %write_flag693_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="775" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:772 %store_ln69 = store i1, i1 %write_flag717_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="776" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:773 %store_ln69 = store i1, i1 %write_flag720_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="777" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:774 %store_ln69 = store i1, i1 %write_flag690_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="778" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:775 %store_ln69 = store i1, i1 %write_flag723_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="779" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:776 %store_ln69 = store i1, i1 %write_flag726_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="780" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:777 %store_ln69 = store i1, i1 %write_flag687_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="781" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:778 %store_ln69 = store i1, i1 %write_flag729_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="782" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:779 %store_ln69 = store i1, i1 %write_flag732_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="783" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:780 %store_ln69 = store i1, i1 %write_flag684_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="784" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:781 %store_ln69 = store i1, i1 %write_flag735_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="785" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:782 %store_ln69 = store i1, i1 %write_flag738_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="786" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:783 %store_ln69 = store i1, i1 %write_flag681_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="787" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:784 %store_ln69 = store i1, i1 %write_flag741_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="788" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:785 %store_ln69 = store i1, i1 %write_flag744_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="789" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:786 %store_ln69 = store i1, i1 %write_flag678_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="790" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:787 %store_ln69 = store i1, i1 %write_flag747_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="791" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:788 %store_ln69 = store i1, i1 %write_flag750_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="792" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:789 %store_ln69 = store i1, i1 %write_flag675_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="793" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:790 %store_ln69 = store i1, i1 %write_flag753_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="794" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:791 %store_ln69 = store i1, i1 %write_flag756_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="795" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:792 %store_ln69 = store i1, i1 %write_flag672_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="796" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:793 %store_ln69 = store i1, i1 %write_flag759_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="797" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:794 %store_ln69 = store i1, i1 %write_flag762_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="798" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:795 %store_ln69 = store i1, i1 %write_flag669_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="799" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:796 %store_ln69 = store i1, i1 %write_flag765_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="800" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:540 %mul4_i_i_i = mul i12 %ko_1_read, i12 %p_cast

]]></Node>
<StgValue><ssdm name="mul4_i_i_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="801" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:540 %mul4_i_i_i = mul i12 %ko_1_read, i12 %p_cast

]]></Node>
<StgValue><ssdm name="mul4_i_i_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="802" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:512 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %so, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="803" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:513 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ro, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="804" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:514 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %co, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="805" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:515 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %ko_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="806" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0" op_1_bw="1184" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:516 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1184 %param, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="807" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0" op_1_bw="1184" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:525 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1184 %param_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="808" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:527 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %ko_1_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="809" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:529 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %co_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="810" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:531 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ro_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="811" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:533 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %so_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="812" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:539 %mul2_i_i_i = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %empty_65, i4

]]></Node>
<StgValue><ssdm name="mul2_i_i_i"/></StgValue>
</operation>

<operation id="813" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:540 %mul4_i_i_i = mul i12 %ko_1_read, i12 %p_cast

]]></Node>
<StgValue><ssdm name="mul4_i_i_i"/></StgValue>
</operation>

<operation id="814" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0">
<![CDATA[
entry:797 %br_ln69 = br void %bb.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="815" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
bb.i.i.i:0 %indvar_flatten = phi i9, void %entry, i9 %add_ln69, void %bb.split33.i.i.i

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="816" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
bb.i.i.i:1 %ci = phi i5, void %entry, i5 %select_ln69_2, void %bb.split33.i.i.i

]]></Node>
<StgValue><ssdm name="ci"/></StgValue>
</operation>

<operation id="817" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
bb.i.i.i:2 %ki = phi i5, void %entry, i5 %add_ln70, void %bb.split33.i.i.i

]]></Node>
<StgValue><ssdm name="ki"/></StgValue>
</operation>

<operation id="818" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb.i.i.i:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="819" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb.i.i.i:4 %icmp_ln69 = icmp_eq  i9 %indvar_flatten, i9

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="820" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb.i.i.i:5 %add_ln69 = add i9 %indvar_flatten, i9

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="821" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb.i.i.i:6 %br_ln69 = br i1 %icmp_ln69, void %.split.i.i.i, void %.exit

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="822" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split.i.i.i:2 %icmp_ln70 = icmp_eq  i5 %ki, i5

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="823" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split.i.i.i:3 %select_ln69 = select i1 %icmp_ln70, i5, i5 %ki

]]></Node>
<StgValue><ssdm name="select_ln69"/></StgValue>
</operation>

<operation id="824" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split.i.i.i:4 %add_ln69_1 = add i5, i5 %ci

]]></Node>
<StgValue><ssdm name="add_ln69_1"/></StgValue>
</operation>

<operation id="825" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="4" op_0_bw="5">
<![CDATA[
.split.i.i.i:5 %trunc_ln69 = trunc i5 %add_ln69_1

]]></Node>
<StgValue><ssdm name="trunc_ln69"/></StgValue>
</operation>

<operation id="826" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="4" op_0_bw="5">
<![CDATA[
.split.i.i.i:6 %trunc_ln69_1 = trunc i5 %ci

]]></Node>
<StgValue><ssdm name="trunc_ln69_1"/></StgValue>
</operation>

<operation id="827" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split.i.i.i:7 %select_ln69_1 = select i1 %icmp_ln70, i4 %trunc_ln69, i4 %trunc_ln69_1

]]></Node>
<StgValue><ssdm name="select_ln69_1"/></StgValue>
</operation>

<operation id="828" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="12" op_0_bw="4">
<![CDATA[
.split.i.i.i:8 %zext_ln69 = zext i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="829" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i.i.i:9 %add_ln69_2 = add i12 %mul4_i_i_i, i12 %zext_ln69

]]></Node>
<StgValue><ssdm name="add_ln69_2"/></StgValue>
</operation>

<operation id="830" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i.i.i:10 %add_ln69_3 = add i12 %add_ln69_2, i12 %mul2_i_i_i

]]></Node>
<StgValue><ssdm name="add_ln69_3"/></StgValue>
</operation>

<operation id="831" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i.i.i:11 %mul_ln69 = mul i12 %p_cast7, i12 %add_ln69_3

]]></Node>
<StgValue><ssdm name="mul_ln69"/></StgValue>
</operation>

<operation id="832" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split.i.i.i:25 %select_ln69_2 = select i1 %icmp_ln70, i5 %add_ln69_1, i5 %ci

]]></Node>
<StgValue><ssdm name="select_ln69_2"/></StgValue>
</operation>

<operation id="833" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="4" op_0_bw="5">
<![CDATA[
.split.i.i.i:27 %trunc_ln74 = trunc i5 %select_ln69

]]></Node>
<StgValue><ssdm name="trunc_ln74"/></StgValue>
</operation>

<operation id="834" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
.split.i.i.i:29 %switch_ln74 = switch i4 %trunc_ln74, void %branch15.i.i.i, i4, void %branch0.i.i.i, i4, void %branch1.i.i.i, i4, void %branch2.i.i.i, i4, void %branch3.i.i.i, i4, void %branch4.i.i.i, i4, void %branch5.i.i.i, i4, void %branch6.i.i.i, i4, void %branch7.i.i.i, i4, void %branch8.i.i.i, i4, void %branch9.i.i.i, i4, void %branch10.i.i.i, i4, void %branch11.i.i.i, i4, void %branch12.i.i.i, i4, void %branch13.i.i.i, i4, void %branch14.i.i.i

]]></Node>
<StgValue><ssdm name="switch_ln74"/></StgValue>
</operation>

<operation id="835" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb.split33.i.i.i:0 %add_ln70 = add i5 %select_ln69, i5

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="836" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="0" op_0_bw="0">
<![CDATA[
bb.split33.i.i.i:1 %br_ln0 = br void %bb.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="837" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i.i.i:11 %mul_ln69 = mul i12 %p_cast7, i12 %add_ln69_3

]]></Node>
<StgValue><ssdm name="mul_ln69"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="838" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i.i.i:11 %mul_ln69 = mul i12 %p_cast7, i12 %add_ln69_3

]]></Node>
<StgValue><ssdm name="mul_ln69"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="839" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i.i.i:11 %mul_ln69 = mul i12 %p_cast7, i12 %add_ln69_3

]]></Node>
<StgValue><ssdm name="mul_ln69"/></StgValue>
</operation>

<operation id="840" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i.i.i:12 %add_ln69_4 = add i12 %empty, i12 %mul_ln69

]]></Node>
<StgValue><ssdm name="add_ln69_4"/></StgValue>
</operation>

<operation id="841" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i.i.i:13 %mul_ln69_1 = mul i12 %p_cast1, i12 %add_ln69_4

]]></Node>
<StgValue><ssdm name="mul_ln69_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="842" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i.i.i:13 %mul_ln69_1 = mul i12 %p_cast1, i12 %add_ln69_4

]]></Node>
<StgValue><ssdm name="mul_ln69_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="843" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i.i.i:13 %mul_ln69_1 = mul i12 %p_cast1, i12 %add_ln69_4

]]></Node>
<StgValue><ssdm name="mul_ln69_1"/></StgValue>
</operation>

<operation id="844" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i.i.i:14 %add_ln69_5 = add i12 %empty_64, i12 %mul_ln69_1

]]></Node>
<StgValue><ssdm name="add_ln69_5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="845" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split.i.i.i:14 %add_ln69_5 = add i12 %empty_64, i12 %mul_ln69_1

]]></Node>
<StgValue><ssdm name="add_ln69_5"/></StgValue>
</operation>

<operation id="846" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="12">
<![CDATA[
.split.i.i.i:15 %zext_ln69_1 = zext i12 %add_ln69_5

]]></Node>
<StgValue><ssdm name="zext_ln69_1"/></StgValue>
</operation>

<operation id="847" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i.i.i:16 %weight_l2_0_addr = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="weight_l2_0_addr"/></StgValue>
</operation>

<operation id="848" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="8" op_0_bw="12">
<![CDATA[
.split.i.i.i:17 %weight_l2_0_load = load i12 %weight_l2_0_addr

]]></Node>
<StgValue><ssdm name="weight_l2_0_load"/></StgValue>
</operation>

<operation id="849" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i.i.i:18 %weight_l2_1_addr = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="weight_l2_1_addr"/></StgValue>
</operation>

<operation id="850" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="8" op_0_bw="12">
<![CDATA[
.split.i.i.i:19 %weight_l2_1_load = load i12 %weight_l2_1_addr

]]></Node>
<StgValue><ssdm name="weight_l2_1_load"/></StgValue>
</operation>

<operation id="851" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i.i.i:20 %weight_l2_2_addr = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="weight_l2_2_addr"/></StgValue>
</operation>

<operation id="852" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="8" op_0_bw="12">
<![CDATA[
.split.i.i.i:21 %weight_l2_2_load = load i12 %weight_l2_2_addr

]]></Node>
<StgValue><ssdm name="weight_l2_2_load"/></StgValue>
</operation>

<operation id="853" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i.i.i:22 %weight_l2_3_addr = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln69_1

]]></Node>
<StgValue><ssdm name="weight_l2_3_addr"/></StgValue>
</operation>

<operation id="854" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="8" op_0_bw="12">
<![CDATA[
.split.i.i.i:23 %weight_l2_3_load = load i12 %weight_l2_3_addr

]]></Node>
<StgValue><ssdm name="weight_l2_3_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="855" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split.i.i.i:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_69_1_VITIS_LOOP_70_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="856" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split.i.i.i:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="857" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="8" op_0_bw="12">
<![CDATA[
.split.i.i.i:17 %weight_l2_0_load = load i12 %weight_l2_0_addr

]]></Node>
<StgValue><ssdm name="weight_l2_0_load"/></StgValue>
</operation>

<operation id="858" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="8" op_0_bw="12">
<![CDATA[
.split.i.i.i:19 %weight_l2_1_load = load i12 %weight_l2_1_addr

]]></Node>
<StgValue><ssdm name="weight_l2_1_load"/></StgValue>
</operation>

<operation id="859" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="8" op_0_bw="12">
<![CDATA[
.split.i.i.i:21 %weight_l2_2_load = load i12 %weight_l2_2_addr

]]></Node>
<StgValue><ssdm name="weight_l2_2_load"/></StgValue>
</operation>

<operation id="860" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="8" op_0_bw="12">
<![CDATA[
.split.i.i.i:23 %weight_l2_3_load = load i12 %weight_l2_3_addr

]]></Node>
<StgValue><ssdm name="weight_l2_3_load"/></StgValue>
</operation>

<operation id="861" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split.i.i.i:24 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="862" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split.i.i.i:26 %specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22

]]></Node>
<StgValue><ssdm name="specloopname_ln70"/></StgValue>
</operation>

<operation id="863" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
.split.i.i.i:28 %weight_regfile_0_67_i = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_l2_0_load, i8 %weight_l2_1_load, i8 %weight_l2_2_load, i8 %weight_l2_3_load, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i4 %trunc_ln74

]]></Node>
<StgValue><ssdm name="weight_regfile_0_67_i"/></StgValue>
</operation>

<operation id="864" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch14.i.i.i:0 %write_flag672_1_load = load i1 %write_flag672_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag672_1_load"/></StgValue>
</operation>

<operation id="865" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="8" op_0_bw="8">
<![CDATA[
branch14.i.i.i:1 %weight_regfile_14_0225_i_1_load_1 = load i8 %weight_regfile_14_0225_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_0225_i_1_load_1"/></StgValue>
</operation>

<operation id="866" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch14.i.i.i:2 %write_flag675_1_load = load i1 %write_flag675_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag675_1_load"/></StgValue>
</operation>

<operation id="867" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="8" op_0_bw="8">
<![CDATA[
branch14.i.i.i:3 %weight_regfile_14_1226_i_1_load_1 = load i8 %weight_regfile_14_1226_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_1226_i_1_load_1"/></StgValue>
</operation>

<operation id="868" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch14.i.i.i:4 %write_flag678_1_load = load i1 %write_flag678_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag678_1_load"/></StgValue>
</operation>

<operation id="869" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="8" op_0_bw="8">
<![CDATA[
branch14.i.i.i:5 %weight_regfile_14_2227_i_1_load_1 = load i8 %weight_regfile_14_2227_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_2227_i_1_load_1"/></StgValue>
</operation>

<operation id="870" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch14.i.i.i:6 %write_flag681_1_load = load i1 %write_flag681_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag681_1_load"/></StgValue>
</operation>

<operation id="871" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="8" op_0_bw="8">
<![CDATA[
branch14.i.i.i:7 %weight_regfile_14_3228_i_1_load_1 = load i8 %weight_regfile_14_3228_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_3228_i_1_load_1"/></StgValue>
</operation>

<operation id="872" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch14.i.i.i:8 %write_flag684_1_load = load i1 %write_flag684_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag684_1_load"/></StgValue>
</operation>

<operation id="873" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="8" op_0_bw="8">
<![CDATA[
branch14.i.i.i:9 %weight_regfile_14_4229_i_1_load_1 = load i8 %weight_regfile_14_4229_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_4229_i_1_load_1"/></StgValue>
</operation>

<operation id="874" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch14.i.i.i:10 %write_flag687_1_load = load i1 %write_flag687_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag687_1_load"/></StgValue>
</operation>

<operation id="875" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="8" op_0_bw="8">
<![CDATA[
branch14.i.i.i:11 %weight_regfile_14_5230_i_1_load_1 = load i8 %weight_regfile_14_5230_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_5230_i_1_load_1"/></StgValue>
</operation>

<operation id="876" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch14.i.i.i:12 %write_flag690_1_load = load i1 %write_flag690_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag690_1_load"/></StgValue>
</operation>

<operation id="877" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="8" op_0_bw="8">
<![CDATA[
branch14.i.i.i:13 %weight_regfile_14_15240_i_1_load_1 = load i8 %weight_regfile_14_15240_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_15240_i_1_load_1"/></StgValue>
</operation>

<operation id="878" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="8" op_0_bw="8">
<![CDATA[
branch14.i.i.i:14 %weight_regfile_14_6231_i_1_load_1 = load i8 %weight_regfile_14_6231_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_6231_i_1_load_1"/></StgValue>
</operation>

<operation id="879" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch14.i.i.i:15 %write_flag717_1_load = load i1 %write_flag717_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag717_1_load"/></StgValue>
</operation>

<operation id="880" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="8" op_0_bw="8">
<![CDATA[
branch14.i.i.i:16 %weight_regfile_14_14239_i_1_load_1 = load i8 %weight_regfile_14_14239_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_14239_i_1_load_1"/></StgValue>
</operation>

<operation id="881" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch14.i.i.i:17 %write_flag693_1_load = load i1 %write_flag693_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag693_1_load"/></StgValue>
</operation>

<operation id="882" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch14.i.i.i:18 %write_flag714_1_load = load i1 %write_flag714_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag714_1_load"/></StgValue>
</operation>

<operation id="883" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="8" op_0_bw="8">
<![CDATA[
branch14.i.i.i:19 %weight_regfile_14_13238_i_1_load_1 = load i8 %weight_regfile_14_13238_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_13238_i_1_load_1"/></StgValue>
</operation>

<operation id="884" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="8" op_0_bw="8">
<![CDATA[
branch14.i.i.i:20 %weight_regfile_14_7232_i_1_load_1 = load i8 %weight_regfile_14_7232_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_7232_i_1_load_1"/></StgValue>
</operation>

<operation id="885" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch14.i.i.i:21 %write_flag711_1_load = load i1 %write_flag711_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag711_1_load"/></StgValue>
</operation>

<operation id="886" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="8" op_0_bw="8">
<![CDATA[
branch14.i.i.i:22 %weight_regfile_14_12237_i_1_load_1 = load i8 %weight_regfile_14_12237_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_12237_i_1_load_1"/></StgValue>
</operation>

<operation id="887" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch14.i.i.i:23 %write_flag696_1_load = load i1 %write_flag696_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag696_1_load"/></StgValue>
</operation>

<operation id="888" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch14.i.i.i:24 %write_flag708_1_load = load i1 %write_flag708_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag708_1_load"/></StgValue>
</operation>

<operation id="889" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="8" op_0_bw="8">
<![CDATA[
branch14.i.i.i:25 %weight_regfile_14_11236_i_1_load_1 = load i8 %weight_regfile_14_11236_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_11236_i_1_load_1"/></StgValue>
</operation>

<operation id="890" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="8" op_0_bw="8">
<![CDATA[
branch14.i.i.i:26 %weight_regfile_14_8233_i_1_load_1 = load i8 %weight_regfile_14_8233_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_8233_i_1_load_1"/></StgValue>
</operation>

<operation id="891" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch14.i.i.i:27 %write_flag705_1_load = load i1 %write_flag705_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag705_1_load"/></StgValue>
</operation>

<operation id="892" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="8" op_0_bw="8">
<![CDATA[
branch14.i.i.i:28 %weight_regfile_14_10235_i_1_load_1 = load i8 %weight_regfile_14_10235_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_10235_i_1_load_1"/></StgValue>
</operation>

<operation id="893" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch14.i.i.i:29 %write_flag699_1_load = load i1 %write_flag699_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag699_1_load"/></StgValue>
</operation>

<operation id="894" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch14.i.i.i:30 %write_flag702_1_load = load i1 %write_flag702_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag702_1_load"/></StgValue>
</operation>

<operation id="895" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="8" op_0_bw="8">
<![CDATA[
branch14.i.i.i:31 %weight_regfile_14_9234_i_1_load_1 = load i8 %weight_regfile_14_9234_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_9234_i_1_load_1"/></StgValue>
</operation>

<operation id="896" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch14.i.i.i:32 %write_flag672_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1, i1 %write_flag672_1_load, i1 %write_flag672_1_load, i1 %write_flag672_1_load, i1 %write_flag672_1_load, i1 %write_flag672_1_load, i1 %write_flag672_1_load, i1 %write_flag672_1_load, i1 %write_flag672_1_load, i1 %write_flag672_1_load, i1 %write_flag672_1_load, i1 %write_flag672_1_load, i1 %write_flag672_1_load, i1 %write_flag672_1_load, i1 %write_flag672_1_load, i1 %write_flag672_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag672_3"/></StgValue>
</operation>

<operation id="897" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch14.i.i.i:33 %weight_regfile_14_0225_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_0_67_i, i8 %weight_regfile_14_0225_i_1_load_1, i8 %weight_regfile_14_0225_i_1_load_1, i8 %weight_regfile_14_0225_i_1_load_1, i8 %weight_regfile_14_0225_i_1_load_1, i8 %weight_regfile_14_0225_i_1_load_1, i8 %weight_regfile_14_0225_i_1_load_1, i8 %weight_regfile_14_0225_i_1_load_1, i8 %weight_regfile_14_0225_i_1_load_1, i8 %weight_regfile_14_0225_i_1_load_1, i8 %weight_regfile_14_0225_i_1_load_1, i8 %weight_regfile_14_0225_i_1_load_1, i8 %weight_regfile_14_0225_i_1_load_1, i8 %weight_regfile_14_0225_i_1_load_1, i8 %weight_regfile_14_0225_i_1_load_1, i8 %weight_regfile_14_0225_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_0225_i_3"/></StgValue>
</operation>

<operation id="898" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch14.i.i.i:34 %write_flag675_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag675_1_load, i1, i1 %write_flag675_1_load, i1 %write_flag675_1_load, i1 %write_flag675_1_load, i1 %write_flag675_1_load, i1 %write_flag675_1_load, i1 %write_flag675_1_load, i1 %write_flag675_1_load, i1 %write_flag675_1_load, i1 %write_flag675_1_load, i1 %write_flag675_1_load, i1 %write_flag675_1_load, i1 %write_flag675_1_load, i1 %write_flag675_1_load, i1 %write_flag675_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag675_3"/></StgValue>
</operation>

<operation id="899" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch14.i.i.i:35 %weight_regfile_14_1226_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_14_1226_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_14_1226_i_1_load_1, i8 %weight_regfile_14_1226_i_1_load_1, i8 %weight_regfile_14_1226_i_1_load_1, i8 %weight_regfile_14_1226_i_1_load_1, i8 %weight_regfile_14_1226_i_1_load_1, i8 %weight_regfile_14_1226_i_1_load_1, i8 %weight_regfile_14_1226_i_1_load_1, i8 %weight_regfile_14_1226_i_1_load_1, i8 %weight_regfile_14_1226_i_1_load_1, i8 %weight_regfile_14_1226_i_1_load_1, i8 %weight_regfile_14_1226_i_1_load_1, i8 %weight_regfile_14_1226_i_1_load_1, i8 %weight_regfile_14_1226_i_1_load_1, i8 %weight_regfile_14_1226_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_1226_i_3"/></StgValue>
</operation>

<operation id="900" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch14.i.i.i:36 %write_flag678_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag678_1_load, i1 %write_flag678_1_load, i1, i1 %write_flag678_1_load, i1 %write_flag678_1_load, i1 %write_flag678_1_load, i1 %write_flag678_1_load, i1 %write_flag678_1_load, i1 %write_flag678_1_load, i1 %write_flag678_1_load, i1 %write_flag678_1_load, i1 %write_flag678_1_load, i1 %write_flag678_1_load, i1 %write_flag678_1_load, i1 %write_flag678_1_load, i1 %write_flag678_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag678_3"/></StgValue>
</operation>

<operation id="901" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch14.i.i.i:37 %weight_regfile_14_2227_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_14_2227_i_1_load_1, i8 %weight_regfile_14_2227_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_14_2227_i_1_load_1, i8 %weight_regfile_14_2227_i_1_load_1, i8 %weight_regfile_14_2227_i_1_load_1, i8 %weight_regfile_14_2227_i_1_load_1, i8 %weight_regfile_14_2227_i_1_load_1, i8 %weight_regfile_14_2227_i_1_load_1, i8 %weight_regfile_14_2227_i_1_load_1, i8 %weight_regfile_14_2227_i_1_load_1, i8 %weight_regfile_14_2227_i_1_load_1, i8 %weight_regfile_14_2227_i_1_load_1, i8 %weight_regfile_14_2227_i_1_load_1, i8 %weight_regfile_14_2227_i_1_load_1, i8 %weight_regfile_14_2227_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_2227_i_3"/></StgValue>
</operation>

<operation id="902" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch14.i.i.i:38 %write_flag681_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag681_1_load, i1 %write_flag681_1_load, i1 %write_flag681_1_load, i1, i1 %write_flag681_1_load, i1 %write_flag681_1_load, i1 %write_flag681_1_load, i1 %write_flag681_1_load, i1 %write_flag681_1_load, i1 %write_flag681_1_load, i1 %write_flag681_1_load, i1 %write_flag681_1_load, i1 %write_flag681_1_load, i1 %write_flag681_1_load, i1 %write_flag681_1_load, i1 %write_flag681_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag681_3"/></StgValue>
</operation>

<operation id="903" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch14.i.i.i:39 %weight_regfile_14_3228_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_14_3228_i_1_load_1, i8 %weight_regfile_14_3228_i_1_load_1, i8 %weight_regfile_14_3228_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_14_3228_i_1_load_1, i8 %weight_regfile_14_3228_i_1_load_1, i8 %weight_regfile_14_3228_i_1_load_1, i8 %weight_regfile_14_3228_i_1_load_1, i8 %weight_regfile_14_3228_i_1_load_1, i8 %weight_regfile_14_3228_i_1_load_1, i8 %weight_regfile_14_3228_i_1_load_1, i8 %weight_regfile_14_3228_i_1_load_1, i8 %weight_regfile_14_3228_i_1_load_1, i8 %weight_regfile_14_3228_i_1_load_1, i8 %weight_regfile_14_3228_i_1_load_1, i8 %weight_regfile_14_3228_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_3228_i_3"/></StgValue>
</operation>

<operation id="904" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch14.i.i.i:40 %write_flag684_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag684_1_load, i1 %write_flag684_1_load, i1 %write_flag684_1_load, i1 %write_flag684_1_load, i1, i1 %write_flag684_1_load, i1 %write_flag684_1_load, i1 %write_flag684_1_load, i1 %write_flag684_1_load, i1 %write_flag684_1_load, i1 %write_flag684_1_load, i1 %write_flag684_1_load, i1 %write_flag684_1_load, i1 %write_flag684_1_load, i1 %write_flag684_1_load, i1 %write_flag684_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag684_3"/></StgValue>
</operation>

<operation id="905" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch14.i.i.i:41 %weight_regfile_14_4229_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_14_4229_i_1_load_1, i8 %weight_regfile_14_4229_i_1_load_1, i8 %weight_regfile_14_4229_i_1_load_1, i8 %weight_regfile_14_4229_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_14_4229_i_1_load_1, i8 %weight_regfile_14_4229_i_1_load_1, i8 %weight_regfile_14_4229_i_1_load_1, i8 %weight_regfile_14_4229_i_1_load_1, i8 %weight_regfile_14_4229_i_1_load_1, i8 %weight_regfile_14_4229_i_1_load_1, i8 %weight_regfile_14_4229_i_1_load_1, i8 %weight_regfile_14_4229_i_1_load_1, i8 %weight_regfile_14_4229_i_1_load_1, i8 %weight_regfile_14_4229_i_1_load_1, i8 %weight_regfile_14_4229_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_4229_i_3"/></StgValue>
</operation>

<operation id="906" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch14.i.i.i:42 %write_flag687_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag687_1_load, i1 %write_flag687_1_load, i1 %write_flag687_1_load, i1 %write_flag687_1_load, i1 %write_flag687_1_load, i1, i1 %write_flag687_1_load, i1 %write_flag687_1_load, i1 %write_flag687_1_load, i1 %write_flag687_1_load, i1 %write_flag687_1_load, i1 %write_flag687_1_load, i1 %write_flag687_1_load, i1 %write_flag687_1_load, i1 %write_flag687_1_load, i1 %write_flag687_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag687_3"/></StgValue>
</operation>

<operation id="907" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch14.i.i.i:43 %weight_regfile_14_5230_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_14_5230_i_1_load_1, i8 %weight_regfile_14_5230_i_1_load_1, i8 %weight_regfile_14_5230_i_1_load_1, i8 %weight_regfile_14_5230_i_1_load_1, i8 %weight_regfile_14_5230_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_14_5230_i_1_load_1, i8 %weight_regfile_14_5230_i_1_load_1, i8 %weight_regfile_14_5230_i_1_load_1, i8 %weight_regfile_14_5230_i_1_load_1, i8 %weight_regfile_14_5230_i_1_load_1, i8 %weight_regfile_14_5230_i_1_load_1, i8 %weight_regfile_14_5230_i_1_load_1, i8 %weight_regfile_14_5230_i_1_load_1, i8 %weight_regfile_14_5230_i_1_load_1, i8 %weight_regfile_14_5230_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_5230_i_3"/></StgValue>
</operation>

<operation id="908" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch14.i.i.i:44 %write_flag690_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag690_1_load, i1 %write_flag690_1_load, i1 %write_flag690_1_load, i1 %write_flag690_1_load, i1 %write_flag690_1_load, i1 %write_flag690_1_load, i1, i1 %write_flag690_1_load, i1 %write_flag690_1_load, i1 %write_flag690_1_load, i1 %write_flag690_1_load, i1 %write_flag690_1_load, i1 %write_flag690_1_load, i1 %write_flag690_1_load, i1 %write_flag690_1_load, i1 %write_flag690_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag690_3"/></StgValue>
</operation>

<operation id="909" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch14.i.i.i:45 %weight_regfile_14_15240_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_14_15240_i_1_load_1, i8 %weight_regfile_14_15240_i_1_load_1, i8 %weight_regfile_14_15240_i_1_load_1, i8 %weight_regfile_14_15240_i_1_load_1, i8 %weight_regfile_14_15240_i_1_load_1, i8 %weight_regfile_14_15240_i_1_load_1, i8 %weight_regfile_14_15240_i_1_load_1, i8 %weight_regfile_14_15240_i_1_load_1, i8 %weight_regfile_14_15240_i_1_load_1, i8 %weight_regfile_14_15240_i_1_load_1, i8 %weight_regfile_14_15240_i_1_load_1, i8 %weight_regfile_14_15240_i_1_load_1, i8 %weight_regfile_14_15240_i_1_load_1, i8 %weight_regfile_14_15240_i_1_load_1, i8 %weight_regfile_14_15240_i_1_load_1, i8 %weight_regfile_0_67_i, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_15240_i_3"/></StgValue>
</operation>

<operation id="910" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch14.i.i.i:46 %weight_regfile_14_6231_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_14_6231_i_1_load_1, i8 %weight_regfile_14_6231_i_1_load_1, i8 %weight_regfile_14_6231_i_1_load_1, i8 %weight_regfile_14_6231_i_1_load_1, i8 %weight_regfile_14_6231_i_1_load_1, i8 %weight_regfile_14_6231_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_14_6231_i_1_load_1, i8 %weight_regfile_14_6231_i_1_load_1, i8 %weight_regfile_14_6231_i_1_load_1, i8 %weight_regfile_14_6231_i_1_load_1, i8 %weight_regfile_14_6231_i_1_load_1, i8 %weight_regfile_14_6231_i_1_load_1, i8 %weight_regfile_14_6231_i_1_load_1, i8 %weight_regfile_14_6231_i_1_load_1, i8 %weight_regfile_14_6231_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_6231_i_3"/></StgValue>
</operation>

<operation id="911" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch14.i.i.i:47 %write_flag717_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag717_1_load, i1 %write_flag717_1_load, i1 %write_flag717_1_load, i1 %write_flag717_1_load, i1 %write_flag717_1_load, i1 %write_flag717_1_load, i1 %write_flag717_1_load, i1 %write_flag717_1_load, i1 %write_flag717_1_load, i1 %write_flag717_1_load, i1 %write_flag717_1_load, i1 %write_flag717_1_load, i1 %write_flag717_1_load, i1 %write_flag717_1_load, i1 %write_flag717_1_load, i1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag717_3"/></StgValue>
</operation>

<operation id="912" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch14.i.i.i:48 %weight_regfile_14_14239_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_14_14239_i_1_load_1, i8 %weight_regfile_14_14239_i_1_load_1, i8 %weight_regfile_14_14239_i_1_load_1, i8 %weight_regfile_14_14239_i_1_load_1, i8 %weight_regfile_14_14239_i_1_load_1, i8 %weight_regfile_14_14239_i_1_load_1, i8 %weight_regfile_14_14239_i_1_load_1, i8 %weight_regfile_14_14239_i_1_load_1, i8 %weight_regfile_14_14239_i_1_load_1, i8 %weight_regfile_14_14239_i_1_load_1, i8 %weight_regfile_14_14239_i_1_load_1, i8 %weight_regfile_14_14239_i_1_load_1, i8 %weight_regfile_14_14239_i_1_load_1, i8 %weight_regfile_14_14239_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_14_14239_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_14239_i_3"/></StgValue>
</operation>

<operation id="913" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch14.i.i.i:49 %write_flag693_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag693_1_load, i1 %write_flag693_1_load, i1 %write_flag693_1_load, i1 %write_flag693_1_load, i1 %write_flag693_1_load, i1 %write_flag693_1_load, i1 %write_flag693_1_load, i1, i1 %write_flag693_1_load, i1 %write_flag693_1_load, i1 %write_flag693_1_load, i1 %write_flag693_1_load, i1 %write_flag693_1_load, i1 %write_flag693_1_load, i1 %write_flag693_1_load, i1 %write_flag693_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag693_3"/></StgValue>
</operation>

<operation id="914" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch14.i.i.i:50 %write_flag714_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag714_1_load, i1 %write_flag714_1_load, i1 %write_flag714_1_load, i1 %write_flag714_1_load, i1 %write_flag714_1_load, i1 %write_flag714_1_load, i1 %write_flag714_1_load, i1 %write_flag714_1_load, i1 %write_flag714_1_load, i1 %write_flag714_1_load, i1 %write_flag714_1_load, i1 %write_flag714_1_load, i1 %write_flag714_1_load, i1 %write_flag714_1_load, i1, i1 %write_flag714_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag714_3"/></StgValue>
</operation>

<operation id="915" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch14.i.i.i:51 %weight_regfile_14_13238_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_14_13238_i_1_load_1, i8 %weight_regfile_14_13238_i_1_load_1, i8 %weight_regfile_14_13238_i_1_load_1, i8 %weight_regfile_14_13238_i_1_load_1, i8 %weight_regfile_14_13238_i_1_load_1, i8 %weight_regfile_14_13238_i_1_load_1, i8 %weight_regfile_14_13238_i_1_load_1, i8 %weight_regfile_14_13238_i_1_load_1, i8 %weight_regfile_14_13238_i_1_load_1, i8 %weight_regfile_14_13238_i_1_load_1, i8 %weight_regfile_14_13238_i_1_load_1, i8 %weight_regfile_14_13238_i_1_load_1, i8 %weight_regfile_14_13238_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_14_13238_i_1_load_1, i8 %weight_regfile_14_13238_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_13238_i_3"/></StgValue>
</operation>

<operation id="916" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch14.i.i.i:52 %weight_regfile_14_7232_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_14_7232_i_1_load_1, i8 %weight_regfile_14_7232_i_1_load_1, i8 %weight_regfile_14_7232_i_1_load_1, i8 %weight_regfile_14_7232_i_1_load_1, i8 %weight_regfile_14_7232_i_1_load_1, i8 %weight_regfile_14_7232_i_1_load_1, i8 %weight_regfile_14_7232_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_14_7232_i_1_load_1, i8 %weight_regfile_14_7232_i_1_load_1, i8 %weight_regfile_14_7232_i_1_load_1, i8 %weight_regfile_14_7232_i_1_load_1, i8 %weight_regfile_14_7232_i_1_load_1, i8 %weight_regfile_14_7232_i_1_load_1, i8 %weight_regfile_14_7232_i_1_load_1, i8 %weight_regfile_14_7232_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_7232_i_3"/></StgValue>
</operation>

<operation id="917" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch14.i.i.i:53 %write_flag711_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag711_1_load, i1 %write_flag711_1_load, i1 %write_flag711_1_load, i1 %write_flag711_1_load, i1 %write_flag711_1_load, i1 %write_flag711_1_load, i1 %write_flag711_1_load, i1 %write_flag711_1_load, i1 %write_flag711_1_load, i1 %write_flag711_1_load, i1 %write_flag711_1_load, i1 %write_flag711_1_load, i1 %write_flag711_1_load, i1, i1 %write_flag711_1_load, i1 %write_flag711_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag711_3"/></StgValue>
</operation>

<operation id="918" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch14.i.i.i:54 %weight_regfile_14_12237_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_14_12237_i_1_load_1, i8 %weight_regfile_14_12237_i_1_load_1, i8 %weight_regfile_14_12237_i_1_load_1, i8 %weight_regfile_14_12237_i_1_load_1, i8 %weight_regfile_14_12237_i_1_load_1, i8 %weight_regfile_14_12237_i_1_load_1, i8 %weight_regfile_14_12237_i_1_load_1, i8 %weight_regfile_14_12237_i_1_load_1, i8 %weight_regfile_14_12237_i_1_load_1, i8 %weight_regfile_14_12237_i_1_load_1, i8 %weight_regfile_14_12237_i_1_load_1, i8 %weight_regfile_14_12237_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_14_12237_i_1_load_1, i8 %weight_regfile_14_12237_i_1_load_1, i8 %weight_regfile_14_12237_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_12237_i_3"/></StgValue>
</operation>

<operation id="919" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch14.i.i.i:55 %write_flag696_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag696_1_load, i1 %write_flag696_1_load, i1 %write_flag696_1_load, i1 %write_flag696_1_load, i1 %write_flag696_1_load, i1 %write_flag696_1_load, i1 %write_flag696_1_load, i1 %write_flag696_1_load, i1, i1 %write_flag696_1_load, i1 %write_flag696_1_load, i1 %write_flag696_1_load, i1 %write_flag696_1_load, i1 %write_flag696_1_load, i1 %write_flag696_1_load, i1 %write_flag696_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag696_3"/></StgValue>
</operation>

<operation id="920" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch14.i.i.i:56 %write_flag708_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag708_1_load, i1 %write_flag708_1_load, i1 %write_flag708_1_load, i1 %write_flag708_1_load, i1 %write_flag708_1_load, i1 %write_flag708_1_load, i1 %write_flag708_1_load, i1 %write_flag708_1_load, i1 %write_flag708_1_load, i1 %write_flag708_1_load, i1 %write_flag708_1_load, i1 %write_flag708_1_load, i1, i1 %write_flag708_1_load, i1 %write_flag708_1_load, i1 %write_flag708_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag708_3"/></StgValue>
</operation>

<operation id="921" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch14.i.i.i:57 %weight_regfile_14_11236_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_14_11236_i_1_load_1, i8 %weight_regfile_14_11236_i_1_load_1, i8 %weight_regfile_14_11236_i_1_load_1, i8 %weight_regfile_14_11236_i_1_load_1, i8 %weight_regfile_14_11236_i_1_load_1, i8 %weight_regfile_14_11236_i_1_load_1, i8 %weight_regfile_14_11236_i_1_load_1, i8 %weight_regfile_14_11236_i_1_load_1, i8 %weight_regfile_14_11236_i_1_load_1, i8 %weight_regfile_14_11236_i_1_load_1, i8 %weight_regfile_14_11236_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_14_11236_i_1_load_1, i8 %weight_regfile_14_11236_i_1_load_1, i8 %weight_regfile_14_11236_i_1_load_1, i8 %weight_regfile_14_11236_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_11236_i_3"/></StgValue>
</operation>

<operation id="922" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch14.i.i.i:58 %weight_regfile_14_8233_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_14_8233_i_1_load_1, i8 %weight_regfile_14_8233_i_1_load_1, i8 %weight_regfile_14_8233_i_1_load_1, i8 %weight_regfile_14_8233_i_1_load_1, i8 %weight_regfile_14_8233_i_1_load_1, i8 %weight_regfile_14_8233_i_1_load_1, i8 %weight_regfile_14_8233_i_1_load_1, i8 %weight_regfile_14_8233_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_14_8233_i_1_load_1, i8 %weight_regfile_14_8233_i_1_load_1, i8 %weight_regfile_14_8233_i_1_load_1, i8 %weight_regfile_14_8233_i_1_load_1, i8 %weight_regfile_14_8233_i_1_load_1, i8 %weight_regfile_14_8233_i_1_load_1, i8 %weight_regfile_14_8233_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_8233_i_3"/></StgValue>
</operation>

<operation id="923" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch14.i.i.i:59 %write_flag705_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag705_1_load, i1 %write_flag705_1_load, i1 %write_flag705_1_load, i1 %write_flag705_1_load, i1 %write_flag705_1_load, i1 %write_flag705_1_load, i1 %write_flag705_1_load, i1 %write_flag705_1_load, i1 %write_flag705_1_load, i1 %write_flag705_1_load, i1 %write_flag705_1_load, i1, i1 %write_flag705_1_load, i1 %write_flag705_1_load, i1 %write_flag705_1_load, i1 %write_flag705_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag705_3"/></StgValue>
</operation>

<operation id="924" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch14.i.i.i:60 %weight_regfile_14_10235_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_14_10235_i_1_load_1, i8 %weight_regfile_14_10235_i_1_load_1, i8 %weight_regfile_14_10235_i_1_load_1, i8 %weight_regfile_14_10235_i_1_load_1, i8 %weight_regfile_14_10235_i_1_load_1, i8 %weight_regfile_14_10235_i_1_load_1, i8 %weight_regfile_14_10235_i_1_load_1, i8 %weight_regfile_14_10235_i_1_load_1, i8 %weight_regfile_14_10235_i_1_load_1, i8 %weight_regfile_14_10235_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_14_10235_i_1_load_1, i8 %weight_regfile_14_10235_i_1_load_1, i8 %weight_regfile_14_10235_i_1_load_1, i8 %weight_regfile_14_10235_i_1_load_1, i8 %weight_regfile_14_10235_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_10235_i_3"/></StgValue>
</operation>

<operation id="925" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch14.i.i.i:61 %write_flag699_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag699_1_load, i1 %write_flag699_1_load, i1 %write_flag699_1_load, i1 %write_flag699_1_load, i1 %write_flag699_1_load, i1 %write_flag699_1_load, i1 %write_flag699_1_load, i1 %write_flag699_1_load, i1 %write_flag699_1_load, i1, i1 %write_flag699_1_load, i1 %write_flag699_1_load, i1 %write_flag699_1_load, i1 %write_flag699_1_load, i1 %write_flag699_1_load, i1 %write_flag699_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag699_3"/></StgValue>
</operation>

<operation id="926" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch14.i.i.i:62 %write_flag702_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag702_1_load, i1 %write_flag702_1_load, i1 %write_flag702_1_load, i1 %write_flag702_1_load, i1 %write_flag702_1_load, i1 %write_flag702_1_load, i1 %write_flag702_1_load, i1 %write_flag702_1_load, i1 %write_flag702_1_load, i1 %write_flag702_1_load, i1, i1 %write_flag702_1_load, i1 %write_flag702_1_load, i1 %write_flag702_1_load, i1 %write_flag702_1_load, i1 %write_flag702_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag702_3"/></StgValue>
</operation>

<operation id="927" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch14.i.i.i:63 %weight_regfile_14_9234_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_14_9234_i_1_load_1, i8 %weight_regfile_14_9234_i_1_load_1, i8 %weight_regfile_14_9234_i_1_load_1, i8 %weight_regfile_14_9234_i_1_load_1, i8 %weight_regfile_14_9234_i_1_load_1, i8 %weight_regfile_14_9234_i_1_load_1, i8 %weight_regfile_14_9234_i_1_load_1, i8 %weight_regfile_14_9234_i_1_load_1, i8 %weight_regfile_14_9234_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_14_9234_i_1_load_1, i8 %weight_regfile_14_9234_i_1_load_1, i8 %weight_regfile_14_9234_i_1_load_1, i8 %weight_regfile_14_9234_i_1_load_1, i8 %weight_regfile_14_9234_i_1_load_1, i8 %weight_regfile_14_9234_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_9234_i_3"/></StgValue>
</operation>

<operation id="928" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch14.i.i.i:64 %store_ln74 = store i8 %weight_regfile_14_9234_i_3, i8 %weight_regfile_14_9234_i_1, i8 %weight_regfile_14_9234_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="929" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch14.i.i.i:65 %store_ln74 = store i1 %write_flag702_3, i1 %write_flag702_1, i1 %write_flag702_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="930" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch14.i.i.i:66 %store_ln74 = store i1 %write_flag699_3, i1 %write_flag699_1, i1 %write_flag699_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="931" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch14.i.i.i:67 %store_ln74 = store i8 %weight_regfile_14_10235_i_3, i8 %weight_regfile_14_10235_i_1, i8 %weight_regfile_14_10235_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="932" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch14.i.i.i:68 %store_ln74 = store i1 %write_flag705_3, i1 %write_flag705_1, i1 %write_flag705_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="933" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch14.i.i.i:69 %store_ln74 = store i8 %weight_regfile_14_8233_i_3, i8 %weight_regfile_14_8233_i_1, i8 %weight_regfile_14_8233_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="934" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch14.i.i.i:70 %store_ln74 = store i8 %weight_regfile_14_11236_i_3, i8 %weight_regfile_14_11236_i_1, i8 %weight_regfile_14_11236_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="935" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch14.i.i.i:71 %store_ln74 = store i1 %write_flag708_3, i1 %write_flag708_1, i1 %write_flag708_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="936" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch14.i.i.i:72 %store_ln74 = store i1 %write_flag696_3, i1 %write_flag696_1, i1 %write_flag696_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="937" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch14.i.i.i:73 %store_ln74 = store i8 %weight_regfile_14_12237_i_3, i8 %weight_regfile_14_12237_i_1, i8 %weight_regfile_14_12237_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="938" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch14.i.i.i:74 %store_ln74 = store i1 %write_flag711_3, i1 %write_flag711_1, i1 %write_flag711_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="939" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch14.i.i.i:75 %store_ln74 = store i8 %weight_regfile_14_7232_i_3, i8 %weight_regfile_14_7232_i_1, i8 %weight_regfile_14_7232_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="940" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch14.i.i.i:76 %store_ln74 = store i8 %weight_regfile_14_13238_i_3, i8 %weight_regfile_14_13238_i_1, i8 %weight_regfile_14_13238_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="941" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch14.i.i.i:77 %store_ln74 = store i1 %write_flag714_3, i1 %write_flag714_1, i1 %write_flag714_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="942" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch14.i.i.i:78 %store_ln74 = store i1 %write_flag693_3, i1 %write_flag693_1, i1 %write_flag693_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="943" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch14.i.i.i:79 %store_ln74 = store i8 %weight_regfile_14_14239_i_3, i8 %weight_regfile_14_14239_i_1, i8 %weight_regfile_14_14239_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="944" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch14.i.i.i:80 %store_ln74 = store i1 %write_flag717_3, i1 %write_flag717_1, i1 %write_flag717_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="945" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch14.i.i.i:81 %store_ln74 = store i8 %weight_regfile_14_6231_i_3, i8 %weight_regfile_14_6231_i_1, i8 %weight_regfile_14_6231_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="946" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch14.i.i.i:82 %store_ln74 = store i8 %weight_regfile_14_15240_i_3, i8 %weight_regfile_14_15240_i_1, i8 %weight_regfile_14_15240_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="947" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch14.i.i.i:83 %store_ln74 = store i1 %write_flag690_3, i1 %write_flag690_1, i1 %write_flag690_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="948" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch14.i.i.i:84 %store_ln74 = store i8 %weight_regfile_14_5230_i_3, i8 %weight_regfile_14_5230_i_1, i8 %weight_regfile_14_5230_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="949" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch14.i.i.i:85 %store_ln74 = store i1 %write_flag687_3, i1 %write_flag687_1, i1 %write_flag687_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="950" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch14.i.i.i:86 %store_ln74 = store i8 %weight_regfile_14_4229_i_3, i8 %weight_regfile_14_4229_i_1, i8 %weight_regfile_14_4229_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="951" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch14.i.i.i:87 %store_ln74 = store i1 %write_flag684_3, i1 %write_flag684_1, i1 %write_flag684_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="952" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch14.i.i.i:88 %store_ln74 = store i8 %weight_regfile_14_3228_i_3, i8 %weight_regfile_14_3228_i_1, i8 %weight_regfile_14_3228_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="953" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch14.i.i.i:89 %store_ln74 = store i1 %write_flag681_3, i1 %write_flag681_1, i1 %write_flag681_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="954" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch14.i.i.i:90 %store_ln74 = store i8 %weight_regfile_14_2227_i_3, i8 %weight_regfile_14_2227_i_1, i8 %weight_regfile_14_2227_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="955" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch14.i.i.i:91 %store_ln74 = store i1 %write_flag678_3, i1 %write_flag678_1, i1 %write_flag678_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="956" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch14.i.i.i:92 %store_ln74 = store i8 %weight_regfile_14_1226_i_3, i8 %weight_regfile_14_1226_i_1, i8 %weight_regfile_14_1226_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="957" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch14.i.i.i:93 %store_ln74 = store i1 %write_flag675_3, i1 %write_flag675_1, i1 %write_flag675_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="958" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch14.i.i.i:94 %store_ln74 = store i8 %weight_regfile_14_0225_i_3, i8 %weight_regfile_14_0225_i_1, i8 %weight_regfile_14_0225_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="959" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch14.i.i.i:95 %store_ln74 = store i1 %write_flag672_3, i1 %write_flag672_1, i1 %write_flag672_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="960" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="0">
<![CDATA[
branch14.i.i.i:96 %br_ln74 = br void %bb.split33.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="961" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="8" op_0_bw="8">
<![CDATA[
branch13.i.i.i:0 %weight_regfile_13_14223_i_1_load_1 = load i8 %weight_regfile_13_14223_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_14223_i_1_load_1"/></StgValue>
</operation>

<operation id="962" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch13.i.i.i:1 %write_flag669_1_load = load i1 %write_flag669_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag669_1_load"/></StgValue>
</operation>

<operation id="963" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="8" op_0_bw="8">
<![CDATA[
branch13.i.i.i:2 %weight_regfile_13_15224_i_1_load_1 = load i8 %weight_regfile_13_15224_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_15224_i_1_load_1"/></StgValue>
</operation>

<operation id="964" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch13.i.i.i:3 %write_flag666_1_load = load i1 %write_flag666_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag666_1_load"/></StgValue>
</operation>

<operation id="965" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="8" op_0_bw="8">
<![CDATA[
branch13.i.i.i:4 %weight_regfile_13_13222_i_1_load_1 = load i8 %weight_regfile_13_13222_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_13222_i_1_load_1"/></StgValue>
</operation>

<operation id="966" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch13.i.i.i:5 %write_flag663_1_load = load i1 %write_flag663_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag663_1_load"/></StgValue>
</operation>

<operation id="967" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="8" op_0_bw="8">
<![CDATA[
branch13.i.i.i:6 %weight_regfile_13_12221_i_1_load_1 = load i8 %weight_regfile_13_12221_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_12221_i_1_load_1"/></StgValue>
</operation>

<operation id="968" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch13.i.i.i:7 %write_flag660_1_load = load i1 %write_flag660_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag660_1_load"/></StgValue>
</operation>

<operation id="969" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="8" op_0_bw="8">
<![CDATA[
branch13.i.i.i:8 %weight_regfile_13_11220_i_1_load_1 = load i8 %weight_regfile_13_11220_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_11220_i_1_load_1"/></StgValue>
</operation>

<operation id="970" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch13.i.i.i:9 %write_flag657_1_load = load i1 %write_flag657_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag657_1_load"/></StgValue>
</operation>

<operation id="971" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="8" op_0_bw="8">
<![CDATA[
branch13.i.i.i:10 %weight_regfile_13_10219_i_1_load_1 = load i8 %weight_regfile_13_10219_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_10219_i_1_load_1"/></StgValue>
</operation>

<operation id="972" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch13.i.i.i:11 %write_flag654_1_load = load i1 %write_flag654_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag654_1_load"/></StgValue>
</operation>

<operation id="973" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="8" op_0_bw="8">
<![CDATA[
branch13.i.i.i:12 %weight_regfile_13_9218_i_1_load_1 = load i8 %weight_regfile_13_9218_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_9218_i_1_load_1"/></StgValue>
</operation>

<operation id="974" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch13.i.i.i:13 %write_flag651_1_load = load i1 %write_flag651_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag651_1_load"/></StgValue>
</operation>

<operation id="975" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="8" op_0_bw="8">
<![CDATA[
branch13.i.i.i:14 %weight_regfile_13_8217_i_1_load_1 = load i8 %weight_regfile_13_8217_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_8217_i_1_load_1"/></StgValue>
</operation>

<operation id="976" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch13.i.i.i:15 %write_flag648_1_load = load i1 %write_flag648_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag648_1_load"/></StgValue>
</operation>

<operation id="977" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="8" op_0_bw="8">
<![CDATA[
branch13.i.i.i:16 %weight_regfile_13_7216_i_1_load_1 = load i8 %weight_regfile_13_7216_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_7216_i_1_load_1"/></StgValue>
</operation>

<operation id="978" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch13.i.i.i:17 %write_flag645_1_load = load i1 %write_flag645_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag645_1_load"/></StgValue>
</operation>

<operation id="979" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="8" op_0_bw="8">
<![CDATA[
branch13.i.i.i:18 %weight_regfile_13_6215_i_1_load_1 = load i8 %weight_regfile_13_6215_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_6215_i_1_load_1"/></StgValue>
</operation>

<operation id="980" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch13.i.i.i:19 %write_flag642_1_load = load i1 %write_flag642_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag642_1_load"/></StgValue>
</operation>

<operation id="981" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="8" op_0_bw="8">
<![CDATA[
branch13.i.i.i:20 %weight_regfile_13_5214_i_1_load_1 = load i8 %weight_regfile_13_5214_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_5214_i_1_load_1"/></StgValue>
</operation>

<operation id="982" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch13.i.i.i:21 %write_flag639_1_load = load i1 %write_flag639_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag639_1_load"/></StgValue>
</operation>

<operation id="983" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="8" op_0_bw="8">
<![CDATA[
branch13.i.i.i:22 %weight_regfile_13_4213_i_1_load_1 = load i8 %weight_regfile_13_4213_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_4213_i_1_load_1"/></StgValue>
</operation>

<operation id="984" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch13.i.i.i:23 %write_flag636_1_load = load i1 %write_flag636_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag636_1_load"/></StgValue>
</operation>

<operation id="985" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="8" op_0_bw="8">
<![CDATA[
branch13.i.i.i:24 %weight_regfile_13_3212_i_1_load_1 = load i8 %weight_regfile_13_3212_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_3212_i_1_load_1"/></StgValue>
</operation>

<operation id="986" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch13.i.i.i:25 %write_flag633_1_load = load i1 %write_flag633_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag633_1_load"/></StgValue>
</operation>

<operation id="987" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="8" op_0_bw="8">
<![CDATA[
branch13.i.i.i:26 %weight_regfile_13_2211_i_1_load_1 = load i8 %weight_regfile_13_2211_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_2211_i_1_load_1"/></StgValue>
</operation>

<operation id="988" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch13.i.i.i:27 %write_flag630_1_load = load i1 %write_flag630_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag630_1_load"/></StgValue>
</operation>

<operation id="989" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="8" op_0_bw="8">
<![CDATA[
branch13.i.i.i:28 %weight_regfile_13_1210_i_1_load_1 = load i8 %weight_regfile_13_1210_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_1210_i_1_load_1"/></StgValue>
</operation>

<operation id="990" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch13.i.i.i:29 %write_flag627_1_load = load i1 %write_flag627_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag627_1_load"/></StgValue>
</operation>

<operation id="991" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="8" op_0_bw="8">
<![CDATA[
branch13.i.i.i:30 %weight_regfile_13_0209_i_1_load_1 = load i8 %weight_regfile_13_0209_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_0209_i_1_load_1"/></StgValue>
</operation>

<operation id="992" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch13.i.i.i:31 %write_flag624_1_load = load i1 %write_flag624_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag624_1_load"/></StgValue>
</operation>

<operation id="993" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch13.i.i.i:32 %weight_regfile_13_14223_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_13_14223_i_1_load_1, i8 %weight_regfile_13_14223_i_1_load_1, i8 %weight_regfile_13_14223_i_1_load_1, i8 %weight_regfile_13_14223_i_1_load_1, i8 %weight_regfile_13_14223_i_1_load_1, i8 %weight_regfile_13_14223_i_1_load_1, i8 %weight_regfile_13_14223_i_1_load_1, i8 %weight_regfile_13_14223_i_1_load_1, i8 %weight_regfile_13_14223_i_1_load_1, i8 %weight_regfile_13_14223_i_1_load_1, i8 %weight_regfile_13_14223_i_1_load_1, i8 %weight_regfile_13_14223_i_1_load_1, i8 %weight_regfile_13_14223_i_1_load_1, i8 %weight_regfile_13_14223_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_13_14223_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_14223_i_3"/></StgValue>
</operation>

<operation id="994" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch13.i.i.i:33 %write_flag669_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag669_1_load, i1 %write_flag669_1_load, i1 %write_flag669_1_load, i1 %write_flag669_1_load, i1 %write_flag669_1_load, i1 %write_flag669_1_load, i1 %write_flag669_1_load, i1 %write_flag669_1_load, i1 %write_flag669_1_load, i1 %write_flag669_1_load, i1 %write_flag669_1_load, i1 %write_flag669_1_load, i1 %write_flag669_1_load, i1 %write_flag669_1_load, i1 %write_flag669_1_load, i1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag669_3"/></StgValue>
</operation>

<operation id="995" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch13.i.i.i:34 %weight_regfile_13_15224_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_13_15224_i_1_load_1, i8 %weight_regfile_13_15224_i_1_load_1, i8 %weight_regfile_13_15224_i_1_load_1, i8 %weight_regfile_13_15224_i_1_load_1, i8 %weight_regfile_13_15224_i_1_load_1, i8 %weight_regfile_13_15224_i_1_load_1, i8 %weight_regfile_13_15224_i_1_load_1, i8 %weight_regfile_13_15224_i_1_load_1, i8 %weight_regfile_13_15224_i_1_load_1, i8 %weight_regfile_13_15224_i_1_load_1, i8 %weight_regfile_13_15224_i_1_load_1, i8 %weight_regfile_13_15224_i_1_load_1, i8 %weight_regfile_13_15224_i_1_load_1, i8 %weight_regfile_13_15224_i_1_load_1, i8 %weight_regfile_13_15224_i_1_load_1, i8 %weight_regfile_0_67_i, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_15224_i_3"/></StgValue>
</operation>

<operation id="996" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch13.i.i.i:35 %write_flag666_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag666_1_load, i1 %write_flag666_1_load, i1 %write_flag666_1_load, i1 %write_flag666_1_load, i1 %write_flag666_1_load, i1 %write_flag666_1_load, i1 %write_flag666_1_load, i1 %write_flag666_1_load, i1 %write_flag666_1_load, i1 %write_flag666_1_load, i1 %write_flag666_1_load, i1 %write_flag666_1_load, i1 %write_flag666_1_load, i1 %write_flag666_1_load, i1, i1 %write_flag666_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag666_3"/></StgValue>
</operation>

<operation id="997" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch13.i.i.i:36 %weight_regfile_13_13222_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_13_13222_i_1_load_1, i8 %weight_regfile_13_13222_i_1_load_1, i8 %weight_regfile_13_13222_i_1_load_1, i8 %weight_regfile_13_13222_i_1_load_1, i8 %weight_regfile_13_13222_i_1_load_1, i8 %weight_regfile_13_13222_i_1_load_1, i8 %weight_regfile_13_13222_i_1_load_1, i8 %weight_regfile_13_13222_i_1_load_1, i8 %weight_regfile_13_13222_i_1_load_1, i8 %weight_regfile_13_13222_i_1_load_1, i8 %weight_regfile_13_13222_i_1_load_1, i8 %weight_regfile_13_13222_i_1_load_1, i8 %weight_regfile_13_13222_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_13_13222_i_1_load_1, i8 %weight_regfile_13_13222_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_13222_i_3"/></StgValue>
</operation>

<operation id="998" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch13.i.i.i:37 %write_flag663_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag663_1_load, i1 %write_flag663_1_load, i1 %write_flag663_1_load, i1 %write_flag663_1_load, i1 %write_flag663_1_load, i1 %write_flag663_1_load, i1 %write_flag663_1_load, i1 %write_flag663_1_load, i1 %write_flag663_1_load, i1 %write_flag663_1_load, i1 %write_flag663_1_load, i1 %write_flag663_1_load, i1 %write_flag663_1_load, i1, i1 %write_flag663_1_load, i1 %write_flag663_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag663_3"/></StgValue>
</operation>

<operation id="999" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch13.i.i.i:38 %weight_regfile_13_12221_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_13_12221_i_1_load_1, i8 %weight_regfile_13_12221_i_1_load_1, i8 %weight_regfile_13_12221_i_1_load_1, i8 %weight_regfile_13_12221_i_1_load_1, i8 %weight_regfile_13_12221_i_1_load_1, i8 %weight_regfile_13_12221_i_1_load_1, i8 %weight_regfile_13_12221_i_1_load_1, i8 %weight_regfile_13_12221_i_1_load_1, i8 %weight_regfile_13_12221_i_1_load_1, i8 %weight_regfile_13_12221_i_1_load_1, i8 %weight_regfile_13_12221_i_1_load_1, i8 %weight_regfile_13_12221_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_13_12221_i_1_load_1, i8 %weight_regfile_13_12221_i_1_load_1, i8 %weight_regfile_13_12221_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_12221_i_3"/></StgValue>
</operation>

<operation id="1000" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch13.i.i.i:39 %write_flag660_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag660_1_load, i1 %write_flag660_1_load, i1 %write_flag660_1_load, i1 %write_flag660_1_load, i1 %write_flag660_1_load, i1 %write_flag660_1_load, i1 %write_flag660_1_load, i1 %write_flag660_1_load, i1 %write_flag660_1_load, i1 %write_flag660_1_load, i1 %write_flag660_1_load, i1 %write_flag660_1_load, i1, i1 %write_flag660_1_load, i1 %write_flag660_1_load, i1 %write_flag660_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag660_3"/></StgValue>
</operation>

<operation id="1001" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch13.i.i.i:40 %weight_regfile_13_11220_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_13_11220_i_1_load_1, i8 %weight_regfile_13_11220_i_1_load_1, i8 %weight_regfile_13_11220_i_1_load_1, i8 %weight_regfile_13_11220_i_1_load_1, i8 %weight_regfile_13_11220_i_1_load_1, i8 %weight_regfile_13_11220_i_1_load_1, i8 %weight_regfile_13_11220_i_1_load_1, i8 %weight_regfile_13_11220_i_1_load_1, i8 %weight_regfile_13_11220_i_1_load_1, i8 %weight_regfile_13_11220_i_1_load_1, i8 %weight_regfile_13_11220_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_13_11220_i_1_load_1, i8 %weight_regfile_13_11220_i_1_load_1, i8 %weight_regfile_13_11220_i_1_load_1, i8 %weight_regfile_13_11220_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_11220_i_3"/></StgValue>
</operation>

<operation id="1002" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch13.i.i.i:41 %write_flag657_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag657_1_load, i1 %write_flag657_1_load, i1 %write_flag657_1_load, i1 %write_flag657_1_load, i1 %write_flag657_1_load, i1 %write_flag657_1_load, i1 %write_flag657_1_load, i1 %write_flag657_1_load, i1 %write_flag657_1_load, i1 %write_flag657_1_load, i1 %write_flag657_1_load, i1, i1 %write_flag657_1_load, i1 %write_flag657_1_load, i1 %write_flag657_1_load, i1 %write_flag657_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag657_3"/></StgValue>
</operation>

<operation id="1003" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch13.i.i.i:42 %weight_regfile_13_10219_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_13_10219_i_1_load_1, i8 %weight_regfile_13_10219_i_1_load_1, i8 %weight_regfile_13_10219_i_1_load_1, i8 %weight_regfile_13_10219_i_1_load_1, i8 %weight_regfile_13_10219_i_1_load_1, i8 %weight_regfile_13_10219_i_1_load_1, i8 %weight_regfile_13_10219_i_1_load_1, i8 %weight_regfile_13_10219_i_1_load_1, i8 %weight_regfile_13_10219_i_1_load_1, i8 %weight_regfile_13_10219_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_13_10219_i_1_load_1, i8 %weight_regfile_13_10219_i_1_load_1, i8 %weight_regfile_13_10219_i_1_load_1, i8 %weight_regfile_13_10219_i_1_load_1, i8 %weight_regfile_13_10219_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_10219_i_3"/></StgValue>
</operation>

<operation id="1004" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch13.i.i.i:43 %write_flag654_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag654_1_load, i1 %write_flag654_1_load, i1 %write_flag654_1_load, i1 %write_flag654_1_load, i1 %write_flag654_1_load, i1 %write_flag654_1_load, i1 %write_flag654_1_load, i1 %write_flag654_1_load, i1 %write_flag654_1_load, i1 %write_flag654_1_load, i1, i1 %write_flag654_1_load, i1 %write_flag654_1_load, i1 %write_flag654_1_load, i1 %write_flag654_1_load, i1 %write_flag654_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag654_3"/></StgValue>
</operation>

<operation id="1005" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch13.i.i.i:44 %weight_regfile_13_9218_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_13_9218_i_1_load_1, i8 %weight_regfile_13_9218_i_1_load_1, i8 %weight_regfile_13_9218_i_1_load_1, i8 %weight_regfile_13_9218_i_1_load_1, i8 %weight_regfile_13_9218_i_1_load_1, i8 %weight_regfile_13_9218_i_1_load_1, i8 %weight_regfile_13_9218_i_1_load_1, i8 %weight_regfile_13_9218_i_1_load_1, i8 %weight_regfile_13_9218_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_13_9218_i_1_load_1, i8 %weight_regfile_13_9218_i_1_load_1, i8 %weight_regfile_13_9218_i_1_load_1, i8 %weight_regfile_13_9218_i_1_load_1, i8 %weight_regfile_13_9218_i_1_load_1, i8 %weight_regfile_13_9218_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_9218_i_3"/></StgValue>
</operation>

<operation id="1006" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch13.i.i.i:45 %write_flag651_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag651_1_load, i1 %write_flag651_1_load, i1 %write_flag651_1_load, i1 %write_flag651_1_load, i1 %write_flag651_1_load, i1 %write_flag651_1_load, i1 %write_flag651_1_load, i1 %write_flag651_1_load, i1 %write_flag651_1_load, i1, i1 %write_flag651_1_load, i1 %write_flag651_1_load, i1 %write_flag651_1_load, i1 %write_flag651_1_load, i1 %write_flag651_1_load, i1 %write_flag651_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag651_3"/></StgValue>
</operation>

<operation id="1007" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch13.i.i.i:46 %weight_regfile_13_8217_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_13_8217_i_1_load_1, i8 %weight_regfile_13_8217_i_1_load_1, i8 %weight_regfile_13_8217_i_1_load_1, i8 %weight_regfile_13_8217_i_1_load_1, i8 %weight_regfile_13_8217_i_1_load_1, i8 %weight_regfile_13_8217_i_1_load_1, i8 %weight_regfile_13_8217_i_1_load_1, i8 %weight_regfile_13_8217_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_13_8217_i_1_load_1, i8 %weight_regfile_13_8217_i_1_load_1, i8 %weight_regfile_13_8217_i_1_load_1, i8 %weight_regfile_13_8217_i_1_load_1, i8 %weight_regfile_13_8217_i_1_load_1, i8 %weight_regfile_13_8217_i_1_load_1, i8 %weight_regfile_13_8217_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_8217_i_3"/></StgValue>
</operation>

<operation id="1008" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch13.i.i.i:47 %write_flag648_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag648_1_load, i1 %write_flag648_1_load, i1 %write_flag648_1_load, i1 %write_flag648_1_load, i1 %write_flag648_1_load, i1 %write_flag648_1_load, i1 %write_flag648_1_load, i1 %write_flag648_1_load, i1, i1 %write_flag648_1_load, i1 %write_flag648_1_load, i1 %write_flag648_1_load, i1 %write_flag648_1_load, i1 %write_flag648_1_load, i1 %write_flag648_1_load, i1 %write_flag648_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag648_3"/></StgValue>
</operation>

<operation id="1009" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch13.i.i.i:48 %weight_regfile_13_7216_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_13_7216_i_1_load_1, i8 %weight_regfile_13_7216_i_1_load_1, i8 %weight_regfile_13_7216_i_1_load_1, i8 %weight_regfile_13_7216_i_1_load_1, i8 %weight_regfile_13_7216_i_1_load_1, i8 %weight_regfile_13_7216_i_1_load_1, i8 %weight_regfile_13_7216_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_13_7216_i_1_load_1, i8 %weight_regfile_13_7216_i_1_load_1, i8 %weight_regfile_13_7216_i_1_load_1, i8 %weight_regfile_13_7216_i_1_load_1, i8 %weight_regfile_13_7216_i_1_load_1, i8 %weight_regfile_13_7216_i_1_load_1, i8 %weight_regfile_13_7216_i_1_load_1, i8 %weight_regfile_13_7216_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_7216_i_3"/></StgValue>
</operation>

<operation id="1010" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch13.i.i.i:49 %write_flag645_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag645_1_load, i1 %write_flag645_1_load, i1 %write_flag645_1_load, i1 %write_flag645_1_load, i1 %write_flag645_1_load, i1 %write_flag645_1_load, i1 %write_flag645_1_load, i1, i1 %write_flag645_1_load, i1 %write_flag645_1_load, i1 %write_flag645_1_load, i1 %write_flag645_1_load, i1 %write_flag645_1_load, i1 %write_flag645_1_load, i1 %write_flag645_1_load, i1 %write_flag645_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag645_3"/></StgValue>
</operation>

<operation id="1011" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch13.i.i.i:50 %weight_regfile_13_6215_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_13_6215_i_1_load_1, i8 %weight_regfile_13_6215_i_1_load_1, i8 %weight_regfile_13_6215_i_1_load_1, i8 %weight_regfile_13_6215_i_1_load_1, i8 %weight_regfile_13_6215_i_1_load_1, i8 %weight_regfile_13_6215_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_13_6215_i_1_load_1, i8 %weight_regfile_13_6215_i_1_load_1, i8 %weight_regfile_13_6215_i_1_load_1, i8 %weight_regfile_13_6215_i_1_load_1, i8 %weight_regfile_13_6215_i_1_load_1, i8 %weight_regfile_13_6215_i_1_load_1, i8 %weight_regfile_13_6215_i_1_load_1, i8 %weight_regfile_13_6215_i_1_load_1, i8 %weight_regfile_13_6215_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_6215_i_3"/></StgValue>
</operation>

<operation id="1012" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch13.i.i.i:51 %write_flag642_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag642_1_load, i1 %write_flag642_1_load, i1 %write_flag642_1_load, i1 %write_flag642_1_load, i1 %write_flag642_1_load, i1 %write_flag642_1_load, i1, i1 %write_flag642_1_load, i1 %write_flag642_1_load, i1 %write_flag642_1_load, i1 %write_flag642_1_load, i1 %write_flag642_1_load, i1 %write_flag642_1_load, i1 %write_flag642_1_load, i1 %write_flag642_1_load, i1 %write_flag642_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag642_3"/></StgValue>
</operation>

<operation id="1013" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch13.i.i.i:52 %weight_regfile_13_5214_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_13_5214_i_1_load_1, i8 %weight_regfile_13_5214_i_1_load_1, i8 %weight_regfile_13_5214_i_1_load_1, i8 %weight_regfile_13_5214_i_1_load_1, i8 %weight_regfile_13_5214_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_13_5214_i_1_load_1, i8 %weight_regfile_13_5214_i_1_load_1, i8 %weight_regfile_13_5214_i_1_load_1, i8 %weight_regfile_13_5214_i_1_load_1, i8 %weight_regfile_13_5214_i_1_load_1, i8 %weight_regfile_13_5214_i_1_load_1, i8 %weight_regfile_13_5214_i_1_load_1, i8 %weight_regfile_13_5214_i_1_load_1, i8 %weight_regfile_13_5214_i_1_load_1, i8 %weight_regfile_13_5214_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_5214_i_3"/></StgValue>
</operation>

<operation id="1014" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch13.i.i.i:53 %write_flag639_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag639_1_load, i1 %write_flag639_1_load, i1 %write_flag639_1_load, i1 %write_flag639_1_load, i1 %write_flag639_1_load, i1, i1 %write_flag639_1_load, i1 %write_flag639_1_load, i1 %write_flag639_1_load, i1 %write_flag639_1_load, i1 %write_flag639_1_load, i1 %write_flag639_1_load, i1 %write_flag639_1_load, i1 %write_flag639_1_load, i1 %write_flag639_1_load, i1 %write_flag639_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag639_3"/></StgValue>
</operation>

<operation id="1015" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch13.i.i.i:54 %weight_regfile_13_4213_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_13_4213_i_1_load_1, i8 %weight_regfile_13_4213_i_1_load_1, i8 %weight_regfile_13_4213_i_1_load_1, i8 %weight_regfile_13_4213_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_13_4213_i_1_load_1, i8 %weight_regfile_13_4213_i_1_load_1, i8 %weight_regfile_13_4213_i_1_load_1, i8 %weight_regfile_13_4213_i_1_load_1, i8 %weight_regfile_13_4213_i_1_load_1, i8 %weight_regfile_13_4213_i_1_load_1, i8 %weight_regfile_13_4213_i_1_load_1, i8 %weight_regfile_13_4213_i_1_load_1, i8 %weight_regfile_13_4213_i_1_load_1, i8 %weight_regfile_13_4213_i_1_load_1, i8 %weight_regfile_13_4213_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_4213_i_3"/></StgValue>
</operation>

<operation id="1016" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch13.i.i.i:55 %write_flag636_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag636_1_load, i1 %write_flag636_1_load, i1 %write_flag636_1_load, i1 %write_flag636_1_load, i1, i1 %write_flag636_1_load, i1 %write_flag636_1_load, i1 %write_flag636_1_load, i1 %write_flag636_1_load, i1 %write_flag636_1_load, i1 %write_flag636_1_load, i1 %write_flag636_1_load, i1 %write_flag636_1_load, i1 %write_flag636_1_load, i1 %write_flag636_1_load, i1 %write_flag636_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag636_3"/></StgValue>
</operation>

<operation id="1017" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch13.i.i.i:56 %weight_regfile_13_3212_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_13_3212_i_1_load_1, i8 %weight_regfile_13_3212_i_1_load_1, i8 %weight_regfile_13_3212_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_13_3212_i_1_load_1, i8 %weight_regfile_13_3212_i_1_load_1, i8 %weight_regfile_13_3212_i_1_load_1, i8 %weight_regfile_13_3212_i_1_load_1, i8 %weight_regfile_13_3212_i_1_load_1, i8 %weight_regfile_13_3212_i_1_load_1, i8 %weight_regfile_13_3212_i_1_load_1, i8 %weight_regfile_13_3212_i_1_load_1, i8 %weight_regfile_13_3212_i_1_load_1, i8 %weight_regfile_13_3212_i_1_load_1, i8 %weight_regfile_13_3212_i_1_load_1, i8 %weight_regfile_13_3212_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_3212_i_3"/></StgValue>
</operation>

<operation id="1018" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch13.i.i.i:57 %write_flag633_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag633_1_load, i1 %write_flag633_1_load, i1 %write_flag633_1_load, i1, i1 %write_flag633_1_load, i1 %write_flag633_1_load, i1 %write_flag633_1_load, i1 %write_flag633_1_load, i1 %write_flag633_1_load, i1 %write_flag633_1_load, i1 %write_flag633_1_load, i1 %write_flag633_1_load, i1 %write_flag633_1_load, i1 %write_flag633_1_load, i1 %write_flag633_1_load, i1 %write_flag633_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag633_3"/></StgValue>
</operation>

<operation id="1019" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch13.i.i.i:58 %weight_regfile_13_2211_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_13_2211_i_1_load_1, i8 %weight_regfile_13_2211_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_13_2211_i_1_load_1, i8 %weight_regfile_13_2211_i_1_load_1, i8 %weight_regfile_13_2211_i_1_load_1, i8 %weight_regfile_13_2211_i_1_load_1, i8 %weight_regfile_13_2211_i_1_load_1, i8 %weight_regfile_13_2211_i_1_load_1, i8 %weight_regfile_13_2211_i_1_load_1, i8 %weight_regfile_13_2211_i_1_load_1, i8 %weight_regfile_13_2211_i_1_load_1, i8 %weight_regfile_13_2211_i_1_load_1, i8 %weight_regfile_13_2211_i_1_load_1, i8 %weight_regfile_13_2211_i_1_load_1, i8 %weight_regfile_13_2211_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_2211_i_3"/></StgValue>
</operation>

<operation id="1020" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch13.i.i.i:59 %write_flag630_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag630_1_load, i1 %write_flag630_1_load, i1, i1 %write_flag630_1_load, i1 %write_flag630_1_load, i1 %write_flag630_1_load, i1 %write_flag630_1_load, i1 %write_flag630_1_load, i1 %write_flag630_1_load, i1 %write_flag630_1_load, i1 %write_flag630_1_load, i1 %write_flag630_1_load, i1 %write_flag630_1_load, i1 %write_flag630_1_load, i1 %write_flag630_1_load, i1 %write_flag630_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag630_3"/></StgValue>
</operation>

<operation id="1021" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch13.i.i.i:60 %weight_regfile_13_1210_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_13_1210_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_13_1210_i_1_load_1, i8 %weight_regfile_13_1210_i_1_load_1, i8 %weight_regfile_13_1210_i_1_load_1, i8 %weight_regfile_13_1210_i_1_load_1, i8 %weight_regfile_13_1210_i_1_load_1, i8 %weight_regfile_13_1210_i_1_load_1, i8 %weight_regfile_13_1210_i_1_load_1, i8 %weight_regfile_13_1210_i_1_load_1, i8 %weight_regfile_13_1210_i_1_load_1, i8 %weight_regfile_13_1210_i_1_load_1, i8 %weight_regfile_13_1210_i_1_load_1, i8 %weight_regfile_13_1210_i_1_load_1, i8 %weight_regfile_13_1210_i_1_load_1, i8 %weight_regfile_13_1210_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_1210_i_3"/></StgValue>
</operation>

<operation id="1022" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch13.i.i.i:61 %write_flag627_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag627_1_load, i1, i1 %write_flag627_1_load, i1 %write_flag627_1_load, i1 %write_flag627_1_load, i1 %write_flag627_1_load, i1 %write_flag627_1_load, i1 %write_flag627_1_load, i1 %write_flag627_1_load, i1 %write_flag627_1_load, i1 %write_flag627_1_load, i1 %write_flag627_1_load, i1 %write_flag627_1_load, i1 %write_flag627_1_load, i1 %write_flag627_1_load, i1 %write_flag627_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag627_3"/></StgValue>
</operation>

<operation id="1023" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch13.i.i.i:62 %weight_regfile_13_0209_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_0_67_i, i8 %weight_regfile_13_0209_i_1_load_1, i8 %weight_regfile_13_0209_i_1_load_1, i8 %weight_regfile_13_0209_i_1_load_1, i8 %weight_regfile_13_0209_i_1_load_1, i8 %weight_regfile_13_0209_i_1_load_1, i8 %weight_regfile_13_0209_i_1_load_1, i8 %weight_regfile_13_0209_i_1_load_1, i8 %weight_regfile_13_0209_i_1_load_1, i8 %weight_regfile_13_0209_i_1_load_1, i8 %weight_regfile_13_0209_i_1_load_1, i8 %weight_regfile_13_0209_i_1_load_1, i8 %weight_regfile_13_0209_i_1_load_1, i8 %weight_regfile_13_0209_i_1_load_1, i8 %weight_regfile_13_0209_i_1_load_1, i8 %weight_regfile_13_0209_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_0209_i_3"/></StgValue>
</operation>

<operation id="1024" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch13.i.i.i:63 %write_flag624_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1, i1 %write_flag624_1_load, i1 %write_flag624_1_load, i1 %write_flag624_1_load, i1 %write_flag624_1_load, i1 %write_flag624_1_load, i1 %write_flag624_1_load, i1 %write_flag624_1_load, i1 %write_flag624_1_load, i1 %write_flag624_1_load, i1 %write_flag624_1_load, i1 %write_flag624_1_load, i1 %write_flag624_1_load, i1 %write_flag624_1_load, i1 %write_flag624_1_load, i1 %write_flag624_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag624_3"/></StgValue>
</operation>

<operation id="1025" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch13.i.i.i:64 %store_ln74 = store i1 %write_flag624_3, i1 %write_flag624_1, i1 %write_flag624_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1026" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch13.i.i.i:65 %store_ln74 = store i8 %weight_regfile_13_0209_i_3, i8 %weight_regfile_13_0209_i_1, i8 %weight_regfile_13_0209_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1027" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch13.i.i.i:66 %store_ln74 = store i1 %write_flag627_3, i1 %write_flag627_1, i1 %write_flag627_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1028" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch13.i.i.i:67 %store_ln74 = store i8 %weight_regfile_13_1210_i_3, i8 %weight_regfile_13_1210_i_1, i8 %weight_regfile_13_1210_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1029" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch13.i.i.i:68 %store_ln74 = store i1 %write_flag630_3, i1 %write_flag630_1, i1 %write_flag630_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1030" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch13.i.i.i:69 %store_ln74 = store i8 %weight_regfile_13_2211_i_3, i8 %weight_regfile_13_2211_i_1, i8 %weight_regfile_13_2211_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1031" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch13.i.i.i:70 %store_ln74 = store i1 %write_flag633_3, i1 %write_flag633_1, i1 %write_flag633_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1032" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch13.i.i.i:71 %store_ln74 = store i8 %weight_regfile_13_3212_i_3, i8 %weight_regfile_13_3212_i_1, i8 %weight_regfile_13_3212_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1033" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch13.i.i.i:72 %store_ln74 = store i1 %write_flag636_3, i1 %write_flag636_1, i1 %write_flag636_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1034" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch13.i.i.i:73 %store_ln74 = store i8 %weight_regfile_13_4213_i_3, i8 %weight_regfile_13_4213_i_1, i8 %weight_regfile_13_4213_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1035" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch13.i.i.i:74 %store_ln74 = store i1 %write_flag639_3, i1 %write_flag639_1, i1 %write_flag639_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1036" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch13.i.i.i:75 %store_ln74 = store i8 %weight_regfile_13_5214_i_3, i8 %weight_regfile_13_5214_i_1, i8 %weight_regfile_13_5214_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1037" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch13.i.i.i:76 %store_ln74 = store i1 %write_flag642_3, i1 %write_flag642_1, i1 %write_flag642_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1038" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch13.i.i.i:77 %store_ln74 = store i8 %weight_regfile_13_6215_i_3, i8 %weight_regfile_13_6215_i_1, i8 %weight_regfile_13_6215_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1039" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch13.i.i.i:78 %store_ln74 = store i1 %write_flag645_3, i1 %write_flag645_1, i1 %write_flag645_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1040" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch13.i.i.i:79 %store_ln74 = store i8 %weight_regfile_13_7216_i_3, i8 %weight_regfile_13_7216_i_1, i8 %weight_regfile_13_7216_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1041" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch13.i.i.i:80 %store_ln74 = store i1 %write_flag648_3, i1 %write_flag648_1, i1 %write_flag648_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1042" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch13.i.i.i:81 %store_ln74 = store i8 %weight_regfile_13_8217_i_3, i8 %weight_regfile_13_8217_i_1, i8 %weight_regfile_13_8217_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1043" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch13.i.i.i:82 %store_ln74 = store i1 %write_flag651_3, i1 %write_flag651_1, i1 %write_flag651_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1044" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch13.i.i.i:83 %store_ln74 = store i8 %weight_regfile_13_9218_i_3, i8 %weight_regfile_13_9218_i_1, i8 %weight_regfile_13_9218_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1045" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch13.i.i.i:84 %store_ln74 = store i1 %write_flag654_3, i1 %write_flag654_1, i1 %write_flag654_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1046" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch13.i.i.i:85 %store_ln74 = store i8 %weight_regfile_13_10219_i_3, i8 %weight_regfile_13_10219_i_1, i8 %weight_regfile_13_10219_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1047" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch13.i.i.i:86 %store_ln74 = store i1 %write_flag657_3, i1 %write_flag657_1, i1 %write_flag657_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1048" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch13.i.i.i:87 %store_ln74 = store i8 %weight_regfile_13_11220_i_3, i8 %weight_regfile_13_11220_i_1, i8 %weight_regfile_13_11220_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1049" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch13.i.i.i:88 %store_ln74 = store i1 %write_flag660_3, i1 %write_flag660_1, i1 %write_flag660_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1050" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch13.i.i.i:89 %store_ln74 = store i8 %weight_regfile_13_12221_i_3, i8 %weight_regfile_13_12221_i_1, i8 %weight_regfile_13_12221_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1051" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch13.i.i.i:90 %store_ln74 = store i1 %write_flag663_3, i1 %write_flag663_1, i1 %write_flag663_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1052" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch13.i.i.i:91 %store_ln74 = store i8 %weight_regfile_13_13222_i_3, i8 %weight_regfile_13_13222_i_1, i8 %weight_regfile_13_13222_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1053" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch13.i.i.i:92 %store_ln74 = store i1 %write_flag666_3, i1 %write_flag666_1, i1 %write_flag666_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1054" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch13.i.i.i:93 %store_ln74 = store i8 %weight_regfile_13_15224_i_3, i8 %weight_regfile_13_15224_i_1, i8 %weight_regfile_13_15224_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1055" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch13.i.i.i:94 %store_ln74 = store i1 %write_flag669_3, i1 %write_flag669_1, i1 %write_flag669_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1056" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch13.i.i.i:95 %store_ln74 = store i8 %weight_regfile_13_14223_i_3, i8 %weight_regfile_13_14223_i_1, i8 %weight_regfile_13_14223_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1057" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="0">
<![CDATA[
branch13.i.i.i:96 %br_ln74 = br void %bb.split33.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="1058" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch12.i.i.i:0 %write_flag576_1_load = load i1 %write_flag576_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag576_1_load"/></StgValue>
</operation>

<operation id="1059" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="8" op_0_bw="8">
<![CDATA[
branch12.i.i.i:1 %weight_regfile_12_0193_i_1_load_1 = load i8 %weight_regfile_12_0193_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_0193_i_1_load_1"/></StgValue>
</operation>

<operation id="1060" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch12.i.i.i:2 %write_flag579_1_load = load i1 %write_flag579_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag579_1_load"/></StgValue>
</operation>

<operation id="1061" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="8" op_0_bw="8">
<![CDATA[
branch12.i.i.i:3 %weight_regfile_12_1194_i_1_load_1 = load i8 %weight_regfile_12_1194_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_1194_i_1_load_1"/></StgValue>
</operation>

<operation id="1062" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch12.i.i.i:4 %write_flag582_1_load = load i1 %write_flag582_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag582_1_load"/></StgValue>
</operation>

<operation id="1063" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="8" op_0_bw="8">
<![CDATA[
branch12.i.i.i:5 %weight_regfile_12_2195_i_1_load_1 = load i8 %weight_regfile_12_2195_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_2195_i_1_load_1"/></StgValue>
</operation>

<operation id="1064" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch12.i.i.i:6 %write_flag585_1_load = load i1 %write_flag585_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag585_1_load"/></StgValue>
</operation>

<operation id="1065" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="8" op_0_bw="8">
<![CDATA[
branch12.i.i.i:7 %weight_regfile_12_15208_i_1_load_1 = load i8 %weight_regfile_12_15208_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_15208_i_1_load_1"/></StgValue>
</operation>

<operation id="1066" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="8" op_0_bw="8">
<![CDATA[
branch12.i.i.i:8 %weight_regfile_12_3196_i_1_load_1 = load i8 %weight_regfile_12_3196_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_3196_i_1_load_1"/></StgValue>
</operation>

<operation id="1067" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch12.i.i.i:9 %write_flag621_1_load = load i1 %write_flag621_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag621_1_load"/></StgValue>
</operation>

<operation id="1068" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="8" op_0_bw="8">
<![CDATA[
branch12.i.i.i:10 %weight_regfile_12_14207_i_1_load_1 = load i8 %weight_regfile_12_14207_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_14207_i_1_load_1"/></StgValue>
</operation>

<operation id="1069" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch12.i.i.i:11 %write_flag588_1_load = load i1 %write_flag588_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag588_1_load"/></StgValue>
</operation>

<operation id="1070" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch12.i.i.i:12 %write_flag618_1_load = load i1 %write_flag618_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag618_1_load"/></StgValue>
</operation>

<operation id="1071" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="8" op_0_bw="8">
<![CDATA[
branch12.i.i.i:13 %weight_regfile_12_13206_i_1_load_1 = load i8 %weight_regfile_12_13206_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_13206_i_1_load_1"/></StgValue>
</operation>

<operation id="1072" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="8" op_0_bw="8">
<![CDATA[
branch12.i.i.i:14 %weight_regfile_12_4197_i_1_load_1 = load i8 %weight_regfile_12_4197_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_4197_i_1_load_1"/></StgValue>
</operation>

<operation id="1073" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch12.i.i.i:15 %write_flag615_1_load = load i1 %write_flag615_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag615_1_load"/></StgValue>
</operation>

<operation id="1074" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="8" op_0_bw="8">
<![CDATA[
branch12.i.i.i:16 %weight_regfile_12_12205_i_1_load_1 = load i8 %weight_regfile_12_12205_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_12205_i_1_load_1"/></StgValue>
</operation>

<operation id="1075" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch12.i.i.i:17 %write_flag591_1_load = load i1 %write_flag591_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag591_1_load"/></StgValue>
</operation>

<operation id="1076" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch12.i.i.i:18 %write_flag612_1_load = load i1 %write_flag612_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag612_1_load"/></StgValue>
</operation>

<operation id="1077" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="8" op_0_bw="8">
<![CDATA[
branch12.i.i.i:19 %weight_regfile_12_11204_i_1_load_1 = load i8 %weight_regfile_12_11204_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_11204_i_1_load_1"/></StgValue>
</operation>

<operation id="1078" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="8" op_0_bw="8">
<![CDATA[
branch12.i.i.i:20 %weight_regfile_12_5198_i_1_load_1 = load i8 %weight_regfile_12_5198_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_5198_i_1_load_1"/></StgValue>
</operation>

<operation id="1079" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch12.i.i.i:21 %write_flag609_1_load = load i1 %write_flag609_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag609_1_load"/></StgValue>
</operation>

<operation id="1080" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="8" op_0_bw="8">
<![CDATA[
branch12.i.i.i:22 %weight_regfile_12_10203_i_1_load_1 = load i8 %weight_regfile_12_10203_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_10203_i_1_load_1"/></StgValue>
</operation>

<operation id="1081" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch12.i.i.i:23 %write_flag594_1_load = load i1 %write_flag594_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag594_1_load"/></StgValue>
</operation>

<operation id="1082" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch12.i.i.i:24 %write_flag606_1_load = load i1 %write_flag606_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag606_1_load"/></StgValue>
</operation>

<operation id="1083" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="8" op_0_bw="8">
<![CDATA[
branch12.i.i.i:25 %weight_regfile_12_9202_i_1_load_1 = load i8 %weight_regfile_12_9202_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_9202_i_1_load_1"/></StgValue>
</operation>

<operation id="1084" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="8" op_0_bw="8">
<![CDATA[
branch12.i.i.i:26 %weight_regfile_12_6199_i_1_load_1 = load i8 %weight_regfile_12_6199_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_6199_i_1_load_1"/></StgValue>
</operation>

<operation id="1085" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch12.i.i.i:27 %write_flag603_1_load = load i1 %write_flag603_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag603_1_load"/></StgValue>
</operation>

<operation id="1086" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="8" op_0_bw="8">
<![CDATA[
branch12.i.i.i:28 %weight_regfile_12_8201_i_1_load_1 = load i8 %weight_regfile_12_8201_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_8201_i_1_load_1"/></StgValue>
</operation>

<operation id="1087" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch12.i.i.i:29 %write_flag597_1_load = load i1 %write_flag597_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag597_1_load"/></StgValue>
</operation>

<operation id="1088" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch12.i.i.i:30 %write_flag600_1_load = load i1 %write_flag600_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag600_1_load"/></StgValue>
</operation>

<operation id="1089" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="8" op_0_bw="8">
<![CDATA[
branch12.i.i.i:31 %weight_regfile_12_7200_i_1_load_1 = load i8 %weight_regfile_12_7200_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_7200_i_1_load_1"/></StgValue>
</operation>

<operation id="1090" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch12.i.i.i:32 %write_flag576_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1, i1 %write_flag576_1_load, i1 %write_flag576_1_load, i1 %write_flag576_1_load, i1 %write_flag576_1_load, i1 %write_flag576_1_load, i1 %write_flag576_1_load, i1 %write_flag576_1_load, i1 %write_flag576_1_load, i1 %write_flag576_1_load, i1 %write_flag576_1_load, i1 %write_flag576_1_load, i1 %write_flag576_1_load, i1 %write_flag576_1_load, i1 %write_flag576_1_load, i1 %write_flag576_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag576_3"/></StgValue>
</operation>

<operation id="1091" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch12.i.i.i:33 %weight_regfile_12_0193_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_0_67_i, i8 %weight_regfile_12_0193_i_1_load_1, i8 %weight_regfile_12_0193_i_1_load_1, i8 %weight_regfile_12_0193_i_1_load_1, i8 %weight_regfile_12_0193_i_1_load_1, i8 %weight_regfile_12_0193_i_1_load_1, i8 %weight_regfile_12_0193_i_1_load_1, i8 %weight_regfile_12_0193_i_1_load_1, i8 %weight_regfile_12_0193_i_1_load_1, i8 %weight_regfile_12_0193_i_1_load_1, i8 %weight_regfile_12_0193_i_1_load_1, i8 %weight_regfile_12_0193_i_1_load_1, i8 %weight_regfile_12_0193_i_1_load_1, i8 %weight_regfile_12_0193_i_1_load_1, i8 %weight_regfile_12_0193_i_1_load_1, i8 %weight_regfile_12_0193_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_0193_i_3"/></StgValue>
</operation>

<operation id="1092" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch12.i.i.i:34 %write_flag579_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag579_1_load, i1, i1 %write_flag579_1_load, i1 %write_flag579_1_load, i1 %write_flag579_1_load, i1 %write_flag579_1_load, i1 %write_flag579_1_load, i1 %write_flag579_1_load, i1 %write_flag579_1_load, i1 %write_flag579_1_load, i1 %write_flag579_1_load, i1 %write_flag579_1_load, i1 %write_flag579_1_load, i1 %write_flag579_1_load, i1 %write_flag579_1_load, i1 %write_flag579_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag579_3"/></StgValue>
</operation>

<operation id="1093" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch12.i.i.i:35 %weight_regfile_12_1194_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_12_1194_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_12_1194_i_1_load_1, i8 %weight_regfile_12_1194_i_1_load_1, i8 %weight_regfile_12_1194_i_1_load_1, i8 %weight_regfile_12_1194_i_1_load_1, i8 %weight_regfile_12_1194_i_1_load_1, i8 %weight_regfile_12_1194_i_1_load_1, i8 %weight_regfile_12_1194_i_1_load_1, i8 %weight_regfile_12_1194_i_1_load_1, i8 %weight_regfile_12_1194_i_1_load_1, i8 %weight_regfile_12_1194_i_1_load_1, i8 %weight_regfile_12_1194_i_1_load_1, i8 %weight_regfile_12_1194_i_1_load_1, i8 %weight_regfile_12_1194_i_1_load_1, i8 %weight_regfile_12_1194_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_1194_i_3"/></StgValue>
</operation>

<operation id="1094" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch12.i.i.i:36 %write_flag582_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag582_1_load, i1 %write_flag582_1_load, i1, i1 %write_flag582_1_load, i1 %write_flag582_1_load, i1 %write_flag582_1_load, i1 %write_flag582_1_load, i1 %write_flag582_1_load, i1 %write_flag582_1_load, i1 %write_flag582_1_load, i1 %write_flag582_1_load, i1 %write_flag582_1_load, i1 %write_flag582_1_load, i1 %write_flag582_1_load, i1 %write_flag582_1_load, i1 %write_flag582_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag582_3"/></StgValue>
</operation>

<operation id="1095" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch12.i.i.i:37 %weight_regfile_12_2195_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_12_2195_i_1_load_1, i8 %weight_regfile_12_2195_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_12_2195_i_1_load_1, i8 %weight_regfile_12_2195_i_1_load_1, i8 %weight_regfile_12_2195_i_1_load_1, i8 %weight_regfile_12_2195_i_1_load_1, i8 %weight_regfile_12_2195_i_1_load_1, i8 %weight_regfile_12_2195_i_1_load_1, i8 %weight_regfile_12_2195_i_1_load_1, i8 %weight_regfile_12_2195_i_1_load_1, i8 %weight_regfile_12_2195_i_1_load_1, i8 %weight_regfile_12_2195_i_1_load_1, i8 %weight_regfile_12_2195_i_1_load_1, i8 %weight_regfile_12_2195_i_1_load_1, i8 %weight_regfile_12_2195_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_2195_i_3"/></StgValue>
</operation>

<operation id="1096" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch12.i.i.i:38 %write_flag585_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag585_1_load, i1 %write_flag585_1_load, i1 %write_flag585_1_load, i1, i1 %write_flag585_1_load, i1 %write_flag585_1_load, i1 %write_flag585_1_load, i1 %write_flag585_1_load, i1 %write_flag585_1_load, i1 %write_flag585_1_load, i1 %write_flag585_1_load, i1 %write_flag585_1_load, i1 %write_flag585_1_load, i1 %write_flag585_1_load, i1 %write_flag585_1_load, i1 %write_flag585_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag585_3"/></StgValue>
</operation>

<operation id="1097" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch12.i.i.i:39 %weight_regfile_12_15208_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_12_15208_i_1_load_1, i8 %weight_regfile_12_15208_i_1_load_1, i8 %weight_regfile_12_15208_i_1_load_1, i8 %weight_regfile_12_15208_i_1_load_1, i8 %weight_regfile_12_15208_i_1_load_1, i8 %weight_regfile_12_15208_i_1_load_1, i8 %weight_regfile_12_15208_i_1_load_1, i8 %weight_regfile_12_15208_i_1_load_1, i8 %weight_regfile_12_15208_i_1_load_1, i8 %weight_regfile_12_15208_i_1_load_1, i8 %weight_regfile_12_15208_i_1_load_1, i8 %weight_regfile_12_15208_i_1_load_1, i8 %weight_regfile_12_15208_i_1_load_1, i8 %weight_regfile_12_15208_i_1_load_1, i8 %weight_regfile_12_15208_i_1_load_1, i8 %weight_regfile_0_67_i, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_15208_i_3"/></StgValue>
</operation>

<operation id="1098" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch12.i.i.i:40 %weight_regfile_12_3196_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_12_3196_i_1_load_1, i8 %weight_regfile_12_3196_i_1_load_1, i8 %weight_regfile_12_3196_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_12_3196_i_1_load_1, i8 %weight_regfile_12_3196_i_1_load_1, i8 %weight_regfile_12_3196_i_1_load_1, i8 %weight_regfile_12_3196_i_1_load_1, i8 %weight_regfile_12_3196_i_1_load_1, i8 %weight_regfile_12_3196_i_1_load_1, i8 %weight_regfile_12_3196_i_1_load_1, i8 %weight_regfile_12_3196_i_1_load_1, i8 %weight_regfile_12_3196_i_1_load_1, i8 %weight_regfile_12_3196_i_1_load_1, i8 %weight_regfile_12_3196_i_1_load_1, i8 %weight_regfile_12_3196_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_3196_i_3"/></StgValue>
</operation>

<operation id="1099" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch12.i.i.i:41 %write_flag621_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag621_1_load, i1 %write_flag621_1_load, i1 %write_flag621_1_load, i1 %write_flag621_1_load, i1 %write_flag621_1_load, i1 %write_flag621_1_load, i1 %write_flag621_1_load, i1 %write_flag621_1_load, i1 %write_flag621_1_load, i1 %write_flag621_1_load, i1 %write_flag621_1_load, i1 %write_flag621_1_load, i1 %write_flag621_1_load, i1 %write_flag621_1_load, i1 %write_flag621_1_load, i1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag621_3"/></StgValue>
</operation>

<operation id="1100" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch12.i.i.i:42 %weight_regfile_12_14207_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_12_14207_i_1_load_1, i8 %weight_regfile_12_14207_i_1_load_1, i8 %weight_regfile_12_14207_i_1_load_1, i8 %weight_regfile_12_14207_i_1_load_1, i8 %weight_regfile_12_14207_i_1_load_1, i8 %weight_regfile_12_14207_i_1_load_1, i8 %weight_regfile_12_14207_i_1_load_1, i8 %weight_regfile_12_14207_i_1_load_1, i8 %weight_regfile_12_14207_i_1_load_1, i8 %weight_regfile_12_14207_i_1_load_1, i8 %weight_regfile_12_14207_i_1_load_1, i8 %weight_regfile_12_14207_i_1_load_1, i8 %weight_regfile_12_14207_i_1_load_1, i8 %weight_regfile_12_14207_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_12_14207_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_14207_i_3"/></StgValue>
</operation>

<operation id="1101" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch12.i.i.i:43 %write_flag588_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag588_1_load, i1 %write_flag588_1_load, i1 %write_flag588_1_load, i1 %write_flag588_1_load, i1, i1 %write_flag588_1_load, i1 %write_flag588_1_load, i1 %write_flag588_1_load, i1 %write_flag588_1_load, i1 %write_flag588_1_load, i1 %write_flag588_1_load, i1 %write_flag588_1_load, i1 %write_flag588_1_load, i1 %write_flag588_1_load, i1 %write_flag588_1_load, i1 %write_flag588_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag588_3"/></StgValue>
</operation>

<operation id="1102" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch12.i.i.i:44 %write_flag618_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag618_1_load, i1 %write_flag618_1_load, i1 %write_flag618_1_load, i1 %write_flag618_1_load, i1 %write_flag618_1_load, i1 %write_flag618_1_load, i1 %write_flag618_1_load, i1 %write_flag618_1_load, i1 %write_flag618_1_load, i1 %write_flag618_1_load, i1 %write_flag618_1_load, i1 %write_flag618_1_load, i1 %write_flag618_1_load, i1 %write_flag618_1_load, i1, i1 %write_flag618_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag618_3"/></StgValue>
</operation>

<operation id="1103" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch12.i.i.i:45 %weight_regfile_12_13206_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_12_13206_i_1_load_1, i8 %weight_regfile_12_13206_i_1_load_1, i8 %weight_regfile_12_13206_i_1_load_1, i8 %weight_regfile_12_13206_i_1_load_1, i8 %weight_regfile_12_13206_i_1_load_1, i8 %weight_regfile_12_13206_i_1_load_1, i8 %weight_regfile_12_13206_i_1_load_1, i8 %weight_regfile_12_13206_i_1_load_1, i8 %weight_regfile_12_13206_i_1_load_1, i8 %weight_regfile_12_13206_i_1_load_1, i8 %weight_regfile_12_13206_i_1_load_1, i8 %weight_regfile_12_13206_i_1_load_1, i8 %weight_regfile_12_13206_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_12_13206_i_1_load_1, i8 %weight_regfile_12_13206_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_13206_i_3"/></StgValue>
</operation>

<operation id="1104" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch12.i.i.i:46 %weight_regfile_12_4197_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_12_4197_i_1_load_1, i8 %weight_regfile_12_4197_i_1_load_1, i8 %weight_regfile_12_4197_i_1_load_1, i8 %weight_regfile_12_4197_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_12_4197_i_1_load_1, i8 %weight_regfile_12_4197_i_1_load_1, i8 %weight_regfile_12_4197_i_1_load_1, i8 %weight_regfile_12_4197_i_1_load_1, i8 %weight_regfile_12_4197_i_1_load_1, i8 %weight_regfile_12_4197_i_1_load_1, i8 %weight_regfile_12_4197_i_1_load_1, i8 %weight_regfile_12_4197_i_1_load_1, i8 %weight_regfile_12_4197_i_1_load_1, i8 %weight_regfile_12_4197_i_1_load_1, i8 %weight_regfile_12_4197_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_4197_i_3"/></StgValue>
</operation>

<operation id="1105" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch12.i.i.i:47 %write_flag615_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag615_1_load, i1 %write_flag615_1_load, i1 %write_flag615_1_load, i1 %write_flag615_1_load, i1 %write_flag615_1_load, i1 %write_flag615_1_load, i1 %write_flag615_1_load, i1 %write_flag615_1_load, i1 %write_flag615_1_load, i1 %write_flag615_1_load, i1 %write_flag615_1_load, i1 %write_flag615_1_load, i1 %write_flag615_1_load, i1, i1 %write_flag615_1_load, i1 %write_flag615_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag615_3"/></StgValue>
</operation>

<operation id="1106" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch12.i.i.i:48 %weight_regfile_12_12205_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_12_12205_i_1_load_1, i8 %weight_regfile_12_12205_i_1_load_1, i8 %weight_regfile_12_12205_i_1_load_1, i8 %weight_regfile_12_12205_i_1_load_1, i8 %weight_regfile_12_12205_i_1_load_1, i8 %weight_regfile_12_12205_i_1_load_1, i8 %weight_regfile_12_12205_i_1_load_1, i8 %weight_regfile_12_12205_i_1_load_1, i8 %weight_regfile_12_12205_i_1_load_1, i8 %weight_regfile_12_12205_i_1_load_1, i8 %weight_regfile_12_12205_i_1_load_1, i8 %weight_regfile_12_12205_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_12_12205_i_1_load_1, i8 %weight_regfile_12_12205_i_1_load_1, i8 %weight_regfile_12_12205_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_12205_i_3"/></StgValue>
</operation>

<operation id="1107" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch12.i.i.i:49 %write_flag591_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag591_1_load, i1 %write_flag591_1_load, i1 %write_flag591_1_load, i1 %write_flag591_1_load, i1 %write_flag591_1_load, i1, i1 %write_flag591_1_load, i1 %write_flag591_1_load, i1 %write_flag591_1_load, i1 %write_flag591_1_load, i1 %write_flag591_1_load, i1 %write_flag591_1_load, i1 %write_flag591_1_load, i1 %write_flag591_1_load, i1 %write_flag591_1_load, i1 %write_flag591_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag591_3"/></StgValue>
</operation>

<operation id="1108" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch12.i.i.i:50 %write_flag612_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag612_1_load, i1 %write_flag612_1_load, i1 %write_flag612_1_load, i1 %write_flag612_1_load, i1 %write_flag612_1_load, i1 %write_flag612_1_load, i1 %write_flag612_1_load, i1 %write_flag612_1_load, i1 %write_flag612_1_load, i1 %write_flag612_1_load, i1 %write_flag612_1_load, i1 %write_flag612_1_load, i1, i1 %write_flag612_1_load, i1 %write_flag612_1_load, i1 %write_flag612_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag612_3"/></StgValue>
</operation>

<operation id="1109" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch12.i.i.i:51 %weight_regfile_12_11204_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_12_11204_i_1_load_1, i8 %weight_regfile_12_11204_i_1_load_1, i8 %weight_regfile_12_11204_i_1_load_1, i8 %weight_regfile_12_11204_i_1_load_1, i8 %weight_regfile_12_11204_i_1_load_1, i8 %weight_regfile_12_11204_i_1_load_1, i8 %weight_regfile_12_11204_i_1_load_1, i8 %weight_regfile_12_11204_i_1_load_1, i8 %weight_regfile_12_11204_i_1_load_1, i8 %weight_regfile_12_11204_i_1_load_1, i8 %weight_regfile_12_11204_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_12_11204_i_1_load_1, i8 %weight_regfile_12_11204_i_1_load_1, i8 %weight_regfile_12_11204_i_1_load_1, i8 %weight_regfile_12_11204_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_11204_i_3"/></StgValue>
</operation>

<operation id="1110" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch12.i.i.i:52 %weight_regfile_12_5198_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_12_5198_i_1_load_1, i8 %weight_regfile_12_5198_i_1_load_1, i8 %weight_regfile_12_5198_i_1_load_1, i8 %weight_regfile_12_5198_i_1_load_1, i8 %weight_regfile_12_5198_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_12_5198_i_1_load_1, i8 %weight_regfile_12_5198_i_1_load_1, i8 %weight_regfile_12_5198_i_1_load_1, i8 %weight_regfile_12_5198_i_1_load_1, i8 %weight_regfile_12_5198_i_1_load_1, i8 %weight_regfile_12_5198_i_1_load_1, i8 %weight_regfile_12_5198_i_1_load_1, i8 %weight_regfile_12_5198_i_1_load_1, i8 %weight_regfile_12_5198_i_1_load_1, i8 %weight_regfile_12_5198_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_5198_i_3"/></StgValue>
</operation>

<operation id="1111" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch12.i.i.i:53 %write_flag609_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag609_1_load, i1 %write_flag609_1_load, i1 %write_flag609_1_load, i1 %write_flag609_1_load, i1 %write_flag609_1_load, i1 %write_flag609_1_load, i1 %write_flag609_1_load, i1 %write_flag609_1_load, i1 %write_flag609_1_load, i1 %write_flag609_1_load, i1 %write_flag609_1_load, i1, i1 %write_flag609_1_load, i1 %write_flag609_1_load, i1 %write_flag609_1_load, i1 %write_flag609_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag609_3"/></StgValue>
</operation>

<operation id="1112" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch12.i.i.i:54 %weight_regfile_12_10203_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_12_10203_i_1_load_1, i8 %weight_regfile_12_10203_i_1_load_1, i8 %weight_regfile_12_10203_i_1_load_1, i8 %weight_regfile_12_10203_i_1_load_1, i8 %weight_regfile_12_10203_i_1_load_1, i8 %weight_regfile_12_10203_i_1_load_1, i8 %weight_regfile_12_10203_i_1_load_1, i8 %weight_regfile_12_10203_i_1_load_1, i8 %weight_regfile_12_10203_i_1_load_1, i8 %weight_regfile_12_10203_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_12_10203_i_1_load_1, i8 %weight_regfile_12_10203_i_1_load_1, i8 %weight_regfile_12_10203_i_1_load_1, i8 %weight_regfile_12_10203_i_1_load_1, i8 %weight_regfile_12_10203_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_10203_i_3"/></StgValue>
</operation>

<operation id="1113" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch12.i.i.i:55 %write_flag594_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag594_1_load, i1 %write_flag594_1_load, i1 %write_flag594_1_load, i1 %write_flag594_1_load, i1 %write_flag594_1_load, i1 %write_flag594_1_load, i1, i1 %write_flag594_1_load, i1 %write_flag594_1_load, i1 %write_flag594_1_load, i1 %write_flag594_1_load, i1 %write_flag594_1_load, i1 %write_flag594_1_load, i1 %write_flag594_1_load, i1 %write_flag594_1_load, i1 %write_flag594_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag594_3"/></StgValue>
</operation>

<operation id="1114" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch12.i.i.i:56 %write_flag606_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag606_1_load, i1 %write_flag606_1_load, i1 %write_flag606_1_load, i1 %write_flag606_1_load, i1 %write_flag606_1_load, i1 %write_flag606_1_load, i1 %write_flag606_1_load, i1 %write_flag606_1_load, i1 %write_flag606_1_load, i1 %write_flag606_1_load, i1, i1 %write_flag606_1_load, i1 %write_flag606_1_load, i1 %write_flag606_1_load, i1 %write_flag606_1_load, i1 %write_flag606_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag606_3"/></StgValue>
</operation>

<operation id="1115" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch12.i.i.i:57 %weight_regfile_12_9202_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_12_9202_i_1_load_1, i8 %weight_regfile_12_9202_i_1_load_1, i8 %weight_regfile_12_9202_i_1_load_1, i8 %weight_regfile_12_9202_i_1_load_1, i8 %weight_regfile_12_9202_i_1_load_1, i8 %weight_regfile_12_9202_i_1_load_1, i8 %weight_regfile_12_9202_i_1_load_1, i8 %weight_regfile_12_9202_i_1_load_1, i8 %weight_regfile_12_9202_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_12_9202_i_1_load_1, i8 %weight_regfile_12_9202_i_1_load_1, i8 %weight_regfile_12_9202_i_1_load_1, i8 %weight_regfile_12_9202_i_1_load_1, i8 %weight_regfile_12_9202_i_1_load_1, i8 %weight_regfile_12_9202_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_9202_i_3"/></StgValue>
</operation>

<operation id="1116" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch12.i.i.i:58 %weight_regfile_12_6199_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_12_6199_i_1_load_1, i8 %weight_regfile_12_6199_i_1_load_1, i8 %weight_regfile_12_6199_i_1_load_1, i8 %weight_regfile_12_6199_i_1_load_1, i8 %weight_regfile_12_6199_i_1_load_1, i8 %weight_regfile_12_6199_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_12_6199_i_1_load_1, i8 %weight_regfile_12_6199_i_1_load_1, i8 %weight_regfile_12_6199_i_1_load_1, i8 %weight_regfile_12_6199_i_1_load_1, i8 %weight_regfile_12_6199_i_1_load_1, i8 %weight_regfile_12_6199_i_1_load_1, i8 %weight_regfile_12_6199_i_1_load_1, i8 %weight_regfile_12_6199_i_1_load_1, i8 %weight_regfile_12_6199_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_6199_i_3"/></StgValue>
</operation>

<operation id="1117" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch12.i.i.i:59 %write_flag603_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag603_1_load, i1 %write_flag603_1_load, i1 %write_flag603_1_load, i1 %write_flag603_1_load, i1 %write_flag603_1_load, i1 %write_flag603_1_load, i1 %write_flag603_1_load, i1 %write_flag603_1_load, i1 %write_flag603_1_load, i1, i1 %write_flag603_1_load, i1 %write_flag603_1_load, i1 %write_flag603_1_load, i1 %write_flag603_1_load, i1 %write_flag603_1_load, i1 %write_flag603_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag603_3"/></StgValue>
</operation>

<operation id="1118" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch12.i.i.i:60 %weight_regfile_12_8201_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_12_8201_i_1_load_1, i8 %weight_regfile_12_8201_i_1_load_1, i8 %weight_regfile_12_8201_i_1_load_1, i8 %weight_regfile_12_8201_i_1_load_1, i8 %weight_regfile_12_8201_i_1_load_1, i8 %weight_regfile_12_8201_i_1_load_1, i8 %weight_regfile_12_8201_i_1_load_1, i8 %weight_regfile_12_8201_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_12_8201_i_1_load_1, i8 %weight_regfile_12_8201_i_1_load_1, i8 %weight_regfile_12_8201_i_1_load_1, i8 %weight_regfile_12_8201_i_1_load_1, i8 %weight_regfile_12_8201_i_1_load_1, i8 %weight_regfile_12_8201_i_1_load_1, i8 %weight_regfile_12_8201_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_8201_i_3"/></StgValue>
</operation>

<operation id="1119" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch12.i.i.i:61 %write_flag597_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag597_1_load, i1 %write_flag597_1_load, i1 %write_flag597_1_load, i1 %write_flag597_1_load, i1 %write_flag597_1_load, i1 %write_flag597_1_load, i1 %write_flag597_1_load, i1, i1 %write_flag597_1_load, i1 %write_flag597_1_load, i1 %write_flag597_1_load, i1 %write_flag597_1_load, i1 %write_flag597_1_load, i1 %write_flag597_1_load, i1 %write_flag597_1_load, i1 %write_flag597_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag597_3"/></StgValue>
</operation>

<operation id="1120" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch12.i.i.i:62 %write_flag600_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag600_1_load, i1 %write_flag600_1_load, i1 %write_flag600_1_load, i1 %write_flag600_1_load, i1 %write_flag600_1_load, i1 %write_flag600_1_load, i1 %write_flag600_1_load, i1 %write_flag600_1_load, i1, i1 %write_flag600_1_load, i1 %write_flag600_1_load, i1 %write_flag600_1_load, i1 %write_flag600_1_load, i1 %write_flag600_1_load, i1 %write_flag600_1_load, i1 %write_flag600_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag600_3"/></StgValue>
</operation>

<operation id="1121" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch12.i.i.i:63 %weight_regfile_12_7200_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_12_7200_i_1_load_1, i8 %weight_regfile_12_7200_i_1_load_1, i8 %weight_regfile_12_7200_i_1_load_1, i8 %weight_regfile_12_7200_i_1_load_1, i8 %weight_regfile_12_7200_i_1_load_1, i8 %weight_regfile_12_7200_i_1_load_1, i8 %weight_regfile_12_7200_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_12_7200_i_1_load_1, i8 %weight_regfile_12_7200_i_1_load_1, i8 %weight_regfile_12_7200_i_1_load_1, i8 %weight_regfile_12_7200_i_1_load_1, i8 %weight_regfile_12_7200_i_1_load_1, i8 %weight_regfile_12_7200_i_1_load_1, i8 %weight_regfile_12_7200_i_1_load_1, i8 %weight_regfile_12_7200_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_7200_i_3"/></StgValue>
</operation>

<operation id="1122" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch12.i.i.i:64 %store_ln74 = store i8 %weight_regfile_12_7200_i_3, i8 %weight_regfile_12_7200_i_1, i8 %weight_regfile_12_7200_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1123" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch12.i.i.i:65 %store_ln74 = store i1 %write_flag600_3, i1 %write_flag600_1, i1 %write_flag600_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1124" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch12.i.i.i:66 %store_ln74 = store i1 %write_flag597_3, i1 %write_flag597_1, i1 %write_flag597_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch12.i.i.i:67 %store_ln74 = store i8 %weight_regfile_12_8201_i_3, i8 %weight_regfile_12_8201_i_1, i8 %weight_regfile_12_8201_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1126" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch12.i.i.i:68 %store_ln74 = store i1 %write_flag603_3, i1 %write_flag603_1, i1 %write_flag603_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1127" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch12.i.i.i:69 %store_ln74 = store i8 %weight_regfile_12_6199_i_3, i8 %weight_regfile_12_6199_i_1, i8 %weight_regfile_12_6199_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1128" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch12.i.i.i:70 %store_ln74 = store i8 %weight_regfile_12_9202_i_3, i8 %weight_regfile_12_9202_i_1, i8 %weight_regfile_12_9202_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1129" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch12.i.i.i:71 %store_ln74 = store i1 %write_flag606_3, i1 %write_flag606_1, i1 %write_flag606_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1130" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch12.i.i.i:72 %store_ln74 = store i1 %write_flag594_3, i1 %write_flag594_1, i1 %write_flag594_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1131" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch12.i.i.i:73 %store_ln74 = store i8 %weight_regfile_12_10203_i_3, i8 %weight_regfile_12_10203_i_1, i8 %weight_regfile_12_10203_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1132" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch12.i.i.i:74 %store_ln74 = store i1 %write_flag609_3, i1 %write_flag609_1, i1 %write_flag609_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1133" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch12.i.i.i:75 %store_ln74 = store i8 %weight_regfile_12_5198_i_3, i8 %weight_regfile_12_5198_i_1, i8 %weight_regfile_12_5198_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1134" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch12.i.i.i:76 %store_ln74 = store i8 %weight_regfile_12_11204_i_3, i8 %weight_regfile_12_11204_i_1, i8 %weight_regfile_12_11204_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch12.i.i.i:77 %store_ln74 = store i1 %write_flag612_3, i1 %write_flag612_1, i1 %write_flag612_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch12.i.i.i:78 %store_ln74 = store i1 %write_flag591_3, i1 %write_flag591_1, i1 %write_flag591_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1137" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch12.i.i.i:79 %store_ln74 = store i8 %weight_regfile_12_12205_i_3, i8 %weight_regfile_12_12205_i_1, i8 %weight_regfile_12_12205_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1138" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch12.i.i.i:80 %store_ln74 = store i1 %write_flag615_3, i1 %write_flag615_1, i1 %write_flag615_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1139" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch12.i.i.i:81 %store_ln74 = store i8 %weight_regfile_12_4197_i_3, i8 %weight_regfile_12_4197_i_1, i8 %weight_regfile_12_4197_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1140" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch12.i.i.i:82 %store_ln74 = store i8 %weight_regfile_12_13206_i_3, i8 %weight_regfile_12_13206_i_1, i8 %weight_regfile_12_13206_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch12.i.i.i:83 %store_ln74 = store i1 %write_flag618_3, i1 %write_flag618_1, i1 %write_flag618_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1142" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch12.i.i.i:84 %store_ln74 = store i1 %write_flag588_3, i1 %write_flag588_1, i1 %write_flag588_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1143" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch12.i.i.i:85 %store_ln74 = store i8 %weight_regfile_12_14207_i_3, i8 %weight_regfile_12_14207_i_1, i8 %weight_regfile_12_14207_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1144" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch12.i.i.i:86 %store_ln74 = store i1 %write_flag621_3, i1 %write_flag621_1, i1 %write_flag621_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1145" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch12.i.i.i:87 %store_ln74 = store i8 %weight_regfile_12_3196_i_3, i8 %weight_regfile_12_3196_i_1, i8 %weight_regfile_12_3196_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1146" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch12.i.i.i:88 %store_ln74 = store i8 %weight_regfile_12_15208_i_3, i8 %weight_regfile_12_15208_i_1, i8 %weight_regfile_12_15208_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1147" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch12.i.i.i:89 %store_ln74 = store i1 %write_flag585_3, i1 %write_flag585_1, i1 %write_flag585_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1148" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch12.i.i.i:90 %store_ln74 = store i8 %weight_regfile_12_2195_i_3, i8 %weight_regfile_12_2195_i_1, i8 %weight_regfile_12_2195_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1149" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch12.i.i.i:91 %store_ln74 = store i1 %write_flag582_3, i1 %write_flag582_1, i1 %write_flag582_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1150" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch12.i.i.i:92 %store_ln74 = store i8 %weight_regfile_12_1194_i_3, i8 %weight_regfile_12_1194_i_1, i8 %weight_regfile_12_1194_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch12.i.i.i:93 %store_ln74 = store i1 %write_flag579_3, i1 %write_flag579_1, i1 %write_flag579_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1152" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch12.i.i.i:94 %store_ln74 = store i8 %weight_regfile_12_0193_i_3, i8 %weight_regfile_12_0193_i_1, i8 %weight_regfile_12_0193_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch12.i.i.i:95 %store_ln74 = store i1 %write_flag576_3, i1 %write_flag576_1, i1 %write_flag576_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1154" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="0">
<![CDATA[
branch12.i.i.i:96 %br_ln74 = br void %bb.split33.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="1155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="8" op_0_bw="8">
<![CDATA[
branch11.i.i.i:0 %weight_regfile_11_12189_i_1_load_1 = load i8 %weight_regfile_11_12189_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_12189_i_1_load_1"/></StgValue>
</operation>

<operation id="1156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch11.i.i.i:1 %write_flag567_1_load = load i1 %write_flag567_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag567_1_load"/></StgValue>
</operation>

<operation id="1157" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="8" op_0_bw="8">
<![CDATA[
branch11.i.i.i:2 %weight_regfile_11_13190_i_1_load_1 = load i8 %weight_regfile_11_13190_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_13190_i_1_load_1"/></StgValue>
</operation>

<operation id="1158" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch11.i.i.i:3 %write_flag570_1_load = load i1 %write_flag570_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag570_1_load"/></StgValue>
</operation>

<operation id="1159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="8" op_0_bw="8">
<![CDATA[
branch11.i.i.i:4 %weight_regfile_11_14191_i_1_load_1 = load i8 %weight_regfile_11_14191_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_14191_i_1_load_1"/></StgValue>
</operation>

<operation id="1160" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch11.i.i.i:5 %write_flag573_1_load = load i1 %write_flag573_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag573_1_load"/></StgValue>
</operation>

<operation id="1161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="8" op_0_bw="8">
<![CDATA[
branch11.i.i.i:6 %weight_regfile_11_15192_i_1_load_1 = load i8 %weight_regfile_11_15192_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_15192_i_1_load_1"/></StgValue>
</operation>

<operation id="1162" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch11.i.i.i:7 %write_flag564_1_load = load i1 %write_flag564_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag564_1_load"/></StgValue>
</operation>

<operation id="1163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="8" op_0_bw="8">
<![CDATA[
branch11.i.i.i:8 %weight_regfile_11_11188_i_1_load_1 = load i8 %weight_regfile_11_11188_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_11188_i_1_load_1"/></StgValue>
</operation>

<operation id="1164" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch11.i.i.i:9 %write_flag561_1_load = load i1 %write_flag561_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag561_1_load"/></StgValue>
</operation>

<operation id="1165" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="8" op_0_bw="8">
<![CDATA[
branch11.i.i.i:10 %weight_regfile_11_10187_i_1_load_1 = load i8 %weight_regfile_11_10187_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_10187_i_1_load_1"/></StgValue>
</operation>

<operation id="1166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch11.i.i.i:11 %write_flag558_1_load = load i1 %write_flag558_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag558_1_load"/></StgValue>
</operation>

<operation id="1167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="8" op_0_bw="8">
<![CDATA[
branch11.i.i.i:12 %weight_regfile_11_9186_i_1_load_1 = load i8 %weight_regfile_11_9186_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_9186_i_1_load_1"/></StgValue>
</operation>

<operation id="1168" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch11.i.i.i:13 %write_flag555_1_load = load i1 %write_flag555_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag555_1_load"/></StgValue>
</operation>

<operation id="1169" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="8" op_0_bw="8">
<![CDATA[
branch11.i.i.i:14 %weight_regfile_11_8185_i_1_load_1 = load i8 %weight_regfile_11_8185_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_8185_i_1_load_1"/></StgValue>
</operation>

<operation id="1170" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch11.i.i.i:15 %write_flag552_1_load = load i1 %write_flag552_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag552_1_load"/></StgValue>
</operation>

<operation id="1171" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="8" op_0_bw="8">
<![CDATA[
branch11.i.i.i:16 %weight_regfile_11_7184_i_1_load_1 = load i8 %weight_regfile_11_7184_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_7184_i_1_load_1"/></StgValue>
</operation>

<operation id="1172" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch11.i.i.i:17 %write_flag549_1_load = load i1 %write_flag549_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag549_1_load"/></StgValue>
</operation>

<operation id="1173" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="8" op_0_bw="8">
<![CDATA[
branch11.i.i.i:18 %weight_regfile_11_6183_i_1_load_1 = load i8 %weight_regfile_11_6183_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_6183_i_1_load_1"/></StgValue>
</operation>

<operation id="1174" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch11.i.i.i:19 %write_flag546_1_load = load i1 %write_flag546_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag546_1_load"/></StgValue>
</operation>

<operation id="1175" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="8" op_0_bw="8">
<![CDATA[
branch11.i.i.i:20 %weight_regfile_11_5182_i_1_load_1 = load i8 %weight_regfile_11_5182_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_5182_i_1_load_1"/></StgValue>
</operation>

<operation id="1176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch11.i.i.i:21 %write_flag543_1_load = load i1 %write_flag543_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag543_1_load"/></StgValue>
</operation>

<operation id="1177" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="8" op_0_bw="8">
<![CDATA[
branch11.i.i.i:22 %weight_regfile_11_4181_i_1_load_1 = load i8 %weight_regfile_11_4181_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_4181_i_1_load_1"/></StgValue>
</operation>

<operation id="1178" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch11.i.i.i:23 %write_flag540_1_load = load i1 %write_flag540_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag540_1_load"/></StgValue>
</operation>

<operation id="1179" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="8" op_0_bw="8">
<![CDATA[
branch11.i.i.i:24 %weight_regfile_11_3180_i_1_load_1 = load i8 %weight_regfile_11_3180_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_3180_i_1_load_1"/></StgValue>
</operation>

<operation id="1180" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch11.i.i.i:25 %write_flag537_1_load = load i1 %write_flag537_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag537_1_load"/></StgValue>
</operation>

<operation id="1181" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="8" op_0_bw="8">
<![CDATA[
branch11.i.i.i:26 %weight_regfile_11_2179_i_1_load_1 = load i8 %weight_regfile_11_2179_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_2179_i_1_load_1"/></StgValue>
</operation>

<operation id="1182" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch11.i.i.i:27 %write_flag534_1_load = load i1 %write_flag534_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag534_1_load"/></StgValue>
</operation>

<operation id="1183" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="8" op_0_bw="8">
<![CDATA[
branch11.i.i.i:28 %weight_regfile_11_1178_i_1_load_1 = load i8 %weight_regfile_11_1178_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_1178_i_1_load_1"/></StgValue>
</operation>

<operation id="1184" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch11.i.i.i:29 %write_flag531_1_load = load i1 %write_flag531_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag531_1_load"/></StgValue>
</operation>

<operation id="1185" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="8" op_0_bw="8">
<![CDATA[
branch11.i.i.i:30 %weight_regfile_11_0177_i_1_load_1 = load i8 %weight_regfile_11_0177_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_0177_i_1_load_1"/></StgValue>
</operation>

<operation id="1186" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch11.i.i.i:31 %write_flag528_1_load = load i1 %write_flag528_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag528_1_load"/></StgValue>
</operation>

<operation id="1187" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch11.i.i.i:32 %weight_regfile_11_12189_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_11_12189_i_1_load_1, i8 %weight_regfile_11_12189_i_1_load_1, i8 %weight_regfile_11_12189_i_1_load_1, i8 %weight_regfile_11_12189_i_1_load_1, i8 %weight_regfile_11_12189_i_1_load_1, i8 %weight_regfile_11_12189_i_1_load_1, i8 %weight_regfile_11_12189_i_1_load_1, i8 %weight_regfile_11_12189_i_1_load_1, i8 %weight_regfile_11_12189_i_1_load_1, i8 %weight_regfile_11_12189_i_1_load_1, i8 %weight_regfile_11_12189_i_1_load_1, i8 %weight_regfile_11_12189_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_11_12189_i_1_load_1, i8 %weight_regfile_11_12189_i_1_load_1, i8 %weight_regfile_11_12189_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_12189_i_3"/></StgValue>
</operation>

<operation id="1188" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch11.i.i.i:33 %write_flag567_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag567_1_load, i1 %write_flag567_1_load, i1 %write_flag567_1_load, i1 %write_flag567_1_load, i1 %write_flag567_1_load, i1 %write_flag567_1_load, i1 %write_flag567_1_load, i1 %write_flag567_1_load, i1 %write_flag567_1_load, i1 %write_flag567_1_load, i1 %write_flag567_1_load, i1 %write_flag567_1_load, i1 %write_flag567_1_load, i1, i1 %write_flag567_1_load, i1 %write_flag567_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag567_3"/></StgValue>
</operation>

<operation id="1189" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch11.i.i.i:34 %weight_regfile_11_13190_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_11_13190_i_1_load_1, i8 %weight_regfile_11_13190_i_1_load_1, i8 %weight_regfile_11_13190_i_1_load_1, i8 %weight_regfile_11_13190_i_1_load_1, i8 %weight_regfile_11_13190_i_1_load_1, i8 %weight_regfile_11_13190_i_1_load_1, i8 %weight_regfile_11_13190_i_1_load_1, i8 %weight_regfile_11_13190_i_1_load_1, i8 %weight_regfile_11_13190_i_1_load_1, i8 %weight_regfile_11_13190_i_1_load_1, i8 %weight_regfile_11_13190_i_1_load_1, i8 %weight_regfile_11_13190_i_1_load_1, i8 %weight_regfile_11_13190_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_11_13190_i_1_load_1, i8 %weight_regfile_11_13190_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_13190_i_3"/></StgValue>
</operation>

<operation id="1190" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch11.i.i.i:35 %write_flag570_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag570_1_load, i1 %write_flag570_1_load, i1 %write_flag570_1_load, i1 %write_flag570_1_load, i1 %write_flag570_1_load, i1 %write_flag570_1_load, i1 %write_flag570_1_load, i1 %write_flag570_1_load, i1 %write_flag570_1_load, i1 %write_flag570_1_load, i1 %write_flag570_1_load, i1 %write_flag570_1_load, i1 %write_flag570_1_load, i1 %write_flag570_1_load, i1, i1 %write_flag570_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag570_3"/></StgValue>
</operation>

<operation id="1191" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch11.i.i.i:36 %weight_regfile_11_14191_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_11_14191_i_1_load_1, i8 %weight_regfile_11_14191_i_1_load_1, i8 %weight_regfile_11_14191_i_1_load_1, i8 %weight_regfile_11_14191_i_1_load_1, i8 %weight_regfile_11_14191_i_1_load_1, i8 %weight_regfile_11_14191_i_1_load_1, i8 %weight_regfile_11_14191_i_1_load_1, i8 %weight_regfile_11_14191_i_1_load_1, i8 %weight_regfile_11_14191_i_1_load_1, i8 %weight_regfile_11_14191_i_1_load_1, i8 %weight_regfile_11_14191_i_1_load_1, i8 %weight_regfile_11_14191_i_1_load_1, i8 %weight_regfile_11_14191_i_1_load_1, i8 %weight_regfile_11_14191_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_11_14191_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_14191_i_3"/></StgValue>
</operation>

<operation id="1192" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch11.i.i.i:37 %write_flag573_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag573_1_load, i1 %write_flag573_1_load, i1 %write_flag573_1_load, i1 %write_flag573_1_load, i1 %write_flag573_1_load, i1 %write_flag573_1_load, i1 %write_flag573_1_load, i1 %write_flag573_1_load, i1 %write_flag573_1_load, i1 %write_flag573_1_load, i1 %write_flag573_1_load, i1 %write_flag573_1_load, i1 %write_flag573_1_load, i1 %write_flag573_1_load, i1 %write_flag573_1_load, i1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag573_3"/></StgValue>
</operation>

<operation id="1193" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch11.i.i.i:38 %weight_regfile_11_15192_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_11_15192_i_1_load_1, i8 %weight_regfile_11_15192_i_1_load_1, i8 %weight_regfile_11_15192_i_1_load_1, i8 %weight_regfile_11_15192_i_1_load_1, i8 %weight_regfile_11_15192_i_1_load_1, i8 %weight_regfile_11_15192_i_1_load_1, i8 %weight_regfile_11_15192_i_1_load_1, i8 %weight_regfile_11_15192_i_1_load_1, i8 %weight_regfile_11_15192_i_1_load_1, i8 %weight_regfile_11_15192_i_1_load_1, i8 %weight_regfile_11_15192_i_1_load_1, i8 %weight_regfile_11_15192_i_1_load_1, i8 %weight_regfile_11_15192_i_1_load_1, i8 %weight_regfile_11_15192_i_1_load_1, i8 %weight_regfile_11_15192_i_1_load_1, i8 %weight_regfile_0_67_i, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_15192_i_3"/></StgValue>
</operation>

<operation id="1194" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch11.i.i.i:39 %write_flag564_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag564_1_load, i1 %write_flag564_1_load, i1 %write_flag564_1_load, i1 %write_flag564_1_load, i1 %write_flag564_1_load, i1 %write_flag564_1_load, i1 %write_flag564_1_load, i1 %write_flag564_1_load, i1 %write_flag564_1_load, i1 %write_flag564_1_load, i1 %write_flag564_1_load, i1 %write_flag564_1_load, i1, i1 %write_flag564_1_load, i1 %write_flag564_1_load, i1 %write_flag564_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag564_3"/></StgValue>
</operation>

<operation id="1195" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch11.i.i.i:40 %weight_regfile_11_11188_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_11_11188_i_1_load_1, i8 %weight_regfile_11_11188_i_1_load_1, i8 %weight_regfile_11_11188_i_1_load_1, i8 %weight_regfile_11_11188_i_1_load_1, i8 %weight_regfile_11_11188_i_1_load_1, i8 %weight_regfile_11_11188_i_1_load_1, i8 %weight_regfile_11_11188_i_1_load_1, i8 %weight_regfile_11_11188_i_1_load_1, i8 %weight_regfile_11_11188_i_1_load_1, i8 %weight_regfile_11_11188_i_1_load_1, i8 %weight_regfile_11_11188_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_11_11188_i_1_load_1, i8 %weight_regfile_11_11188_i_1_load_1, i8 %weight_regfile_11_11188_i_1_load_1, i8 %weight_regfile_11_11188_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_11188_i_3"/></StgValue>
</operation>

<operation id="1196" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch11.i.i.i:41 %write_flag561_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag561_1_load, i1 %write_flag561_1_load, i1 %write_flag561_1_load, i1 %write_flag561_1_load, i1 %write_flag561_1_load, i1 %write_flag561_1_load, i1 %write_flag561_1_load, i1 %write_flag561_1_load, i1 %write_flag561_1_load, i1 %write_flag561_1_load, i1 %write_flag561_1_load, i1, i1 %write_flag561_1_load, i1 %write_flag561_1_load, i1 %write_flag561_1_load, i1 %write_flag561_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag561_3"/></StgValue>
</operation>

<operation id="1197" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch11.i.i.i:42 %weight_regfile_11_10187_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_11_10187_i_1_load_1, i8 %weight_regfile_11_10187_i_1_load_1, i8 %weight_regfile_11_10187_i_1_load_1, i8 %weight_regfile_11_10187_i_1_load_1, i8 %weight_regfile_11_10187_i_1_load_1, i8 %weight_regfile_11_10187_i_1_load_1, i8 %weight_regfile_11_10187_i_1_load_1, i8 %weight_regfile_11_10187_i_1_load_1, i8 %weight_regfile_11_10187_i_1_load_1, i8 %weight_regfile_11_10187_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_11_10187_i_1_load_1, i8 %weight_regfile_11_10187_i_1_load_1, i8 %weight_regfile_11_10187_i_1_load_1, i8 %weight_regfile_11_10187_i_1_load_1, i8 %weight_regfile_11_10187_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_10187_i_3"/></StgValue>
</operation>

<operation id="1198" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch11.i.i.i:43 %write_flag558_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag558_1_load, i1 %write_flag558_1_load, i1 %write_flag558_1_load, i1 %write_flag558_1_load, i1 %write_flag558_1_load, i1 %write_flag558_1_load, i1 %write_flag558_1_load, i1 %write_flag558_1_load, i1 %write_flag558_1_load, i1 %write_flag558_1_load, i1, i1 %write_flag558_1_load, i1 %write_flag558_1_load, i1 %write_flag558_1_load, i1 %write_flag558_1_load, i1 %write_flag558_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag558_3"/></StgValue>
</operation>

<operation id="1199" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch11.i.i.i:44 %weight_regfile_11_9186_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_11_9186_i_1_load_1, i8 %weight_regfile_11_9186_i_1_load_1, i8 %weight_regfile_11_9186_i_1_load_1, i8 %weight_regfile_11_9186_i_1_load_1, i8 %weight_regfile_11_9186_i_1_load_1, i8 %weight_regfile_11_9186_i_1_load_1, i8 %weight_regfile_11_9186_i_1_load_1, i8 %weight_regfile_11_9186_i_1_load_1, i8 %weight_regfile_11_9186_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_11_9186_i_1_load_1, i8 %weight_regfile_11_9186_i_1_load_1, i8 %weight_regfile_11_9186_i_1_load_1, i8 %weight_regfile_11_9186_i_1_load_1, i8 %weight_regfile_11_9186_i_1_load_1, i8 %weight_regfile_11_9186_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_9186_i_3"/></StgValue>
</operation>

<operation id="1200" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch11.i.i.i:45 %write_flag555_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag555_1_load, i1 %write_flag555_1_load, i1 %write_flag555_1_load, i1 %write_flag555_1_load, i1 %write_flag555_1_load, i1 %write_flag555_1_load, i1 %write_flag555_1_load, i1 %write_flag555_1_load, i1 %write_flag555_1_load, i1, i1 %write_flag555_1_load, i1 %write_flag555_1_load, i1 %write_flag555_1_load, i1 %write_flag555_1_load, i1 %write_flag555_1_load, i1 %write_flag555_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag555_3"/></StgValue>
</operation>

<operation id="1201" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch11.i.i.i:46 %weight_regfile_11_8185_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_11_8185_i_1_load_1, i8 %weight_regfile_11_8185_i_1_load_1, i8 %weight_regfile_11_8185_i_1_load_1, i8 %weight_regfile_11_8185_i_1_load_1, i8 %weight_regfile_11_8185_i_1_load_1, i8 %weight_regfile_11_8185_i_1_load_1, i8 %weight_regfile_11_8185_i_1_load_1, i8 %weight_regfile_11_8185_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_11_8185_i_1_load_1, i8 %weight_regfile_11_8185_i_1_load_1, i8 %weight_regfile_11_8185_i_1_load_1, i8 %weight_regfile_11_8185_i_1_load_1, i8 %weight_regfile_11_8185_i_1_load_1, i8 %weight_regfile_11_8185_i_1_load_1, i8 %weight_regfile_11_8185_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_8185_i_3"/></StgValue>
</operation>

<operation id="1202" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch11.i.i.i:47 %write_flag552_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag552_1_load, i1 %write_flag552_1_load, i1 %write_flag552_1_load, i1 %write_flag552_1_load, i1 %write_flag552_1_load, i1 %write_flag552_1_load, i1 %write_flag552_1_load, i1 %write_flag552_1_load, i1, i1 %write_flag552_1_load, i1 %write_flag552_1_load, i1 %write_flag552_1_load, i1 %write_flag552_1_load, i1 %write_flag552_1_load, i1 %write_flag552_1_load, i1 %write_flag552_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag552_3"/></StgValue>
</operation>

<operation id="1203" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch11.i.i.i:48 %weight_regfile_11_7184_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_11_7184_i_1_load_1, i8 %weight_regfile_11_7184_i_1_load_1, i8 %weight_regfile_11_7184_i_1_load_1, i8 %weight_regfile_11_7184_i_1_load_1, i8 %weight_regfile_11_7184_i_1_load_1, i8 %weight_regfile_11_7184_i_1_load_1, i8 %weight_regfile_11_7184_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_11_7184_i_1_load_1, i8 %weight_regfile_11_7184_i_1_load_1, i8 %weight_regfile_11_7184_i_1_load_1, i8 %weight_regfile_11_7184_i_1_load_1, i8 %weight_regfile_11_7184_i_1_load_1, i8 %weight_regfile_11_7184_i_1_load_1, i8 %weight_regfile_11_7184_i_1_load_1, i8 %weight_regfile_11_7184_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_7184_i_3"/></StgValue>
</operation>

<operation id="1204" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch11.i.i.i:49 %write_flag549_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag549_1_load, i1 %write_flag549_1_load, i1 %write_flag549_1_load, i1 %write_flag549_1_load, i1 %write_flag549_1_load, i1 %write_flag549_1_load, i1 %write_flag549_1_load, i1, i1 %write_flag549_1_load, i1 %write_flag549_1_load, i1 %write_flag549_1_load, i1 %write_flag549_1_load, i1 %write_flag549_1_load, i1 %write_flag549_1_load, i1 %write_flag549_1_load, i1 %write_flag549_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag549_3"/></StgValue>
</operation>

<operation id="1205" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch11.i.i.i:50 %weight_regfile_11_6183_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_11_6183_i_1_load_1, i8 %weight_regfile_11_6183_i_1_load_1, i8 %weight_regfile_11_6183_i_1_load_1, i8 %weight_regfile_11_6183_i_1_load_1, i8 %weight_regfile_11_6183_i_1_load_1, i8 %weight_regfile_11_6183_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_11_6183_i_1_load_1, i8 %weight_regfile_11_6183_i_1_load_1, i8 %weight_regfile_11_6183_i_1_load_1, i8 %weight_regfile_11_6183_i_1_load_1, i8 %weight_regfile_11_6183_i_1_load_1, i8 %weight_regfile_11_6183_i_1_load_1, i8 %weight_regfile_11_6183_i_1_load_1, i8 %weight_regfile_11_6183_i_1_load_1, i8 %weight_regfile_11_6183_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_6183_i_3"/></StgValue>
</operation>

<operation id="1206" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch11.i.i.i:51 %write_flag546_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag546_1_load, i1 %write_flag546_1_load, i1 %write_flag546_1_load, i1 %write_flag546_1_load, i1 %write_flag546_1_load, i1 %write_flag546_1_load, i1, i1 %write_flag546_1_load, i1 %write_flag546_1_load, i1 %write_flag546_1_load, i1 %write_flag546_1_load, i1 %write_flag546_1_load, i1 %write_flag546_1_load, i1 %write_flag546_1_load, i1 %write_flag546_1_load, i1 %write_flag546_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag546_3"/></StgValue>
</operation>

<operation id="1207" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch11.i.i.i:52 %weight_regfile_11_5182_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_11_5182_i_1_load_1, i8 %weight_regfile_11_5182_i_1_load_1, i8 %weight_regfile_11_5182_i_1_load_1, i8 %weight_regfile_11_5182_i_1_load_1, i8 %weight_regfile_11_5182_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_11_5182_i_1_load_1, i8 %weight_regfile_11_5182_i_1_load_1, i8 %weight_regfile_11_5182_i_1_load_1, i8 %weight_regfile_11_5182_i_1_load_1, i8 %weight_regfile_11_5182_i_1_load_1, i8 %weight_regfile_11_5182_i_1_load_1, i8 %weight_regfile_11_5182_i_1_load_1, i8 %weight_regfile_11_5182_i_1_load_1, i8 %weight_regfile_11_5182_i_1_load_1, i8 %weight_regfile_11_5182_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_5182_i_3"/></StgValue>
</operation>

<operation id="1208" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch11.i.i.i:53 %write_flag543_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag543_1_load, i1 %write_flag543_1_load, i1 %write_flag543_1_load, i1 %write_flag543_1_load, i1 %write_flag543_1_load, i1, i1 %write_flag543_1_load, i1 %write_flag543_1_load, i1 %write_flag543_1_load, i1 %write_flag543_1_load, i1 %write_flag543_1_load, i1 %write_flag543_1_load, i1 %write_flag543_1_load, i1 %write_flag543_1_load, i1 %write_flag543_1_load, i1 %write_flag543_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag543_3"/></StgValue>
</operation>

<operation id="1209" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch11.i.i.i:54 %weight_regfile_11_4181_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_11_4181_i_1_load_1, i8 %weight_regfile_11_4181_i_1_load_1, i8 %weight_regfile_11_4181_i_1_load_1, i8 %weight_regfile_11_4181_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_11_4181_i_1_load_1, i8 %weight_regfile_11_4181_i_1_load_1, i8 %weight_regfile_11_4181_i_1_load_1, i8 %weight_regfile_11_4181_i_1_load_1, i8 %weight_regfile_11_4181_i_1_load_1, i8 %weight_regfile_11_4181_i_1_load_1, i8 %weight_regfile_11_4181_i_1_load_1, i8 %weight_regfile_11_4181_i_1_load_1, i8 %weight_regfile_11_4181_i_1_load_1, i8 %weight_regfile_11_4181_i_1_load_1, i8 %weight_regfile_11_4181_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_4181_i_3"/></StgValue>
</operation>

<operation id="1210" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch11.i.i.i:55 %write_flag540_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag540_1_load, i1 %write_flag540_1_load, i1 %write_flag540_1_load, i1 %write_flag540_1_load, i1, i1 %write_flag540_1_load, i1 %write_flag540_1_load, i1 %write_flag540_1_load, i1 %write_flag540_1_load, i1 %write_flag540_1_load, i1 %write_flag540_1_load, i1 %write_flag540_1_load, i1 %write_flag540_1_load, i1 %write_flag540_1_load, i1 %write_flag540_1_load, i1 %write_flag540_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag540_3"/></StgValue>
</operation>

<operation id="1211" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch11.i.i.i:56 %weight_regfile_11_3180_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_11_3180_i_1_load_1, i8 %weight_regfile_11_3180_i_1_load_1, i8 %weight_regfile_11_3180_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_11_3180_i_1_load_1, i8 %weight_regfile_11_3180_i_1_load_1, i8 %weight_regfile_11_3180_i_1_load_1, i8 %weight_regfile_11_3180_i_1_load_1, i8 %weight_regfile_11_3180_i_1_load_1, i8 %weight_regfile_11_3180_i_1_load_1, i8 %weight_regfile_11_3180_i_1_load_1, i8 %weight_regfile_11_3180_i_1_load_1, i8 %weight_regfile_11_3180_i_1_load_1, i8 %weight_regfile_11_3180_i_1_load_1, i8 %weight_regfile_11_3180_i_1_load_1, i8 %weight_regfile_11_3180_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_3180_i_3"/></StgValue>
</operation>

<operation id="1212" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch11.i.i.i:57 %write_flag537_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag537_1_load, i1 %write_flag537_1_load, i1 %write_flag537_1_load, i1, i1 %write_flag537_1_load, i1 %write_flag537_1_load, i1 %write_flag537_1_load, i1 %write_flag537_1_load, i1 %write_flag537_1_load, i1 %write_flag537_1_load, i1 %write_flag537_1_load, i1 %write_flag537_1_load, i1 %write_flag537_1_load, i1 %write_flag537_1_load, i1 %write_flag537_1_load, i1 %write_flag537_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag537_3"/></StgValue>
</operation>

<operation id="1213" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch11.i.i.i:58 %weight_regfile_11_2179_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_11_2179_i_1_load_1, i8 %weight_regfile_11_2179_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_11_2179_i_1_load_1, i8 %weight_regfile_11_2179_i_1_load_1, i8 %weight_regfile_11_2179_i_1_load_1, i8 %weight_regfile_11_2179_i_1_load_1, i8 %weight_regfile_11_2179_i_1_load_1, i8 %weight_regfile_11_2179_i_1_load_1, i8 %weight_regfile_11_2179_i_1_load_1, i8 %weight_regfile_11_2179_i_1_load_1, i8 %weight_regfile_11_2179_i_1_load_1, i8 %weight_regfile_11_2179_i_1_load_1, i8 %weight_regfile_11_2179_i_1_load_1, i8 %weight_regfile_11_2179_i_1_load_1, i8 %weight_regfile_11_2179_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_2179_i_3"/></StgValue>
</operation>

<operation id="1214" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch11.i.i.i:59 %write_flag534_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag534_1_load, i1 %write_flag534_1_load, i1, i1 %write_flag534_1_load, i1 %write_flag534_1_load, i1 %write_flag534_1_load, i1 %write_flag534_1_load, i1 %write_flag534_1_load, i1 %write_flag534_1_load, i1 %write_flag534_1_load, i1 %write_flag534_1_load, i1 %write_flag534_1_load, i1 %write_flag534_1_load, i1 %write_flag534_1_load, i1 %write_flag534_1_load, i1 %write_flag534_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag534_3"/></StgValue>
</operation>

<operation id="1215" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch11.i.i.i:60 %weight_regfile_11_1178_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_11_1178_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_11_1178_i_1_load_1, i8 %weight_regfile_11_1178_i_1_load_1, i8 %weight_regfile_11_1178_i_1_load_1, i8 %weight_regfile_11_1178_i_1_load_1, i8 %weight_regfile_11_1178_i_1_load_1, i8 %weight_regfile_11_1178_i_1_load_1, i8 %weight_regfile_11_1178_i_1_load_1, i8 %weight_regfile_11_1178_i_1_load_1, i8 %weight_regfile_11_1178_i_1_load_1, i8 %weight_regfile_11_1178_i_1_load_1, i8 %weight_regfile_11_1178_i_1_load_1, i8 %weight_regfile_11_1178_i_1_load_1, i8 %weight_regfile_11_1178_i_1_load_1, i8 %weight_regfile_11_1178_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_1178_i_3"/></StgValue>
</operation>

<operation id="1216" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch11.i.i.i:61 %write_flag531_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag531_1_load, i1, i1 %write_flag531_1_load, i1 %write_flag531_1_load, i1 %write_flag531_1_load, i1 %write_flag531_1_load, i1 %write_flag531_1_load, i1 %write_flag531_1_load, i1 %write_flag531_1_load, i1 %write_flag531_1_load, i1 %write_flag531_1_load, i1 %write_flag531_1_load, i1 %write_flag531_1_load, i1 %write_flag531_1_load, i1 %write_flag531_1_load, i1 %write_flag531_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag531_3"/></StgValue>
</operation>

<operation id="1217" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch11.i.i.i:62 %weight_regfile_11_0177_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_0_67_i, i8 %weight_regfile_11_0177_i_1_load_1, i8 %weight_regfile_11_0177_i_1_load_1, i8 %weight_regfile_11_0177_i_1_load_1, i8 %weight_regfile_11_0177_i_1_load_1, i8 %weight_regfile_11_0177_i_1_load_1, i8 %weight_regfile_11_0177_i_1_load_1, i8 %weight_regfile_11_0177_i_1_load_1, i8 %weight_regfile_11_0177_i_1_load_1, i8 %weight_regfile_11_0177_i_1_load_1, i8 %weight_regfile_11_0177_i_1_load_1, i8 %weight_regfile_11_0177_i_1_load_1, i8 %weight_regfile_11_0177_i_1_load_1, i8 %weight_regfile_11_0177_i_1_load_1, i8 %weight_regfile_11_0177_i_1_load_1, i8 %weight_regfile_11_0177_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_0177_i_3"/></StgValue>
</operation>

<operation id="1218" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch11.i.i.i:63 %write_flag528_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1, i1 %write_flag528_1_load, i1 %write_flag528_1_load, i1 %write_flag528_1_load, i1 %write_flag528_1_load, i1 %write_flag528_1_load, i1 %write_flag528_1_load, i1 %write_flag528_1_load, i1 %write_flag528_1_load, i1 %write_flag528_1_load, i1 %write_flag528_1_load, i1 %write_flag528_1_load, i1 %write_flag528_1_load, i1 %write_flag528_1_load, i1 %write_flag528_1_load, i1 %write_flag528_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag528_3"/></StgValue>
</operation>

<operation id="1219" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch11.i.i.i:64 %store_ln74 = store i1 %write_flag528_3, i1 %write_flag528_1, i1 %write_flag528_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1220" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch11.i.i.i:65 %store_ln74 = store i8 %weight_regfile_11_0177_i_3, i8 %weight_regfile_11_0177_i_1, i8 %weight_regfile_11_0177_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1221" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch11.i.i.i:66 %store_ln74 = store i1 %write_flag531_3, i1 %write_flag531_1, i1 %write_flag531_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1222" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch11.i.i.i:67 %store_ln74 = store i8 %weight_regfile_11_1178_i_3, i8 %weight_regfile_11_1178_i_1, i8 %weight_regfile_11_1178_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1223" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch11.i.i.i:68 %store_ln74 = store i1 %write_flag534_3, i1 %write_flag534_1, i1 %write_flag534_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1224" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch11.i.i.i:69 %store_ln74 = store i8 %weight_regfile_11_2179_i_3, i8 %weight_regfile_11_2179_i_1, i8 %weight_regfile_11_2179_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1225" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch11.i.i.i:70 %store_ln74 = store i1 %write_flag537_3, i1 %write_flag537_1, i1 %write_flag537_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1226" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch11.i.i.i:71 %store_ln74 = store i8 %weight_regfile_11_3180_i_3, i8 %weight_regfile_11_3180_i_1, i8 %weight_regfile_11_3180_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1227" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch11.i.i.i:72 %store_ln74 = store i1 %write_flag540_3, i1 %write_flag540_1, i1 %write_flag540_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1228" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch11.i.i.i:73 %store_ln74 = store i8 %weight_regfile_11_4181_i_3, i8 %weight_regfile_11_4181_i_1, i8 %weight_regfile_11_4181_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1229" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch11.i.i.i:74 %store_ln74 = store i1 %write_flag543_3, i1 %write_flag543_1, i1 %write_flag543_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1230" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch11.i.i.i:75 %store_ln74 = store i8 %weight_regfile_11_5182_i_3, i8 %weight_regfile_11_5182_i_1, i8 %weight_regfile_11_5182_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1231" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch11.i.i.i:76 %store_ln74 = store i1 %write_flag546_3, i1 %write_flag546_1, i1 %write_flag546_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1232" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch11.i.i.i:77 %store_ln74 = store i8 %weight_regfile_11_6183_i_3, i8 %weight_regfile_11_6183_i_1, i8 %weight_regfile_11_6183_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1233" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch11.i.i.i:78 %store_ln74 = store i1 %write_flag549_3, i1 %write_flag549_1, i1 %write_flag549_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1234" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch11.i.i.i:79 %store_ln74 = store i8 %weight_regfile_11_7184_i_3, i8 %weight_regfile_11_7184_i_1, i8 %weight_regfile_11_7184_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1235" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch11.i.i.i:80 %store_ln74 = store i1 %write_flag552_3, i1 %write_flag552_1, i1 %write_flag552_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1236" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch11.i.i.i:81 %store_ln74 = store i8 %weight_regfile_11_8185_i_3, i8 %weight_regfile_11_8185_i_1, i8 %weight_regfile_11_8185_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1237" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch11.i.i.i:82 %store_ln74 = store i1 %write_flag555_3, i1 %write_flag555_1, i1 %write_flag555_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1238" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch11.i.i.i:83 %store_ln74 = store i8 %weight_regfile_11_9186_i_3, i8 %weight_regfile_11_9186_i_1, i8 %weight_regfile_11_9186_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1239" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch11.i.i.i:84 %store_ln74 = store i1 %write_flag558_3, i1 %write_flag558_1, i1 %write_flag558_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1240" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch11.i.i.i:85 %store_ln74 = store i8 %weight_regfile_11_10187_i_3, i8 %weight_regfile_11_10187_i_1, i8 %weight_regfile_11_10187_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1241" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch11.i.i.i:86 %store_ln74 = store i1 %write_flag561_3, i1 %write_flag561_1, i1 %write_flag561_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1242" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch11.i.i.i:87 %store_ln74 = store i8 %weight_regfile_11_11188_i_3, i8 %weight_regfile_11_11188_i_1, i8 %weight_regfile_11_11188_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1243" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch11.i.i.i:88 %store_ln74 = store i1 %write_flag564_3, i1 %write_flag564_1, i1 %write_flag564_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1244" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch11.i.i.i:89 %store_ln74 = store i8 %weight_regfile_11_15192_i_3, i8 %weight_regfile_11_15192_i_1, i8 %weight_regfile_11_15192_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1245" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch11.i.i.i:90 %store_ln74 = store i1 %write_flag573_3, i1 %write_flag573_1, i1 %write_flag573_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1246" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch11.i.i.i:91 %store_ln74 = store i8 %weight_regfile_11_14191_i_3, i8 %weight_regfile_11_14191_i_1, i8 %weight_regfile_11_14191_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1247" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch11.i.i.i:92 %store_ln74 = store i1 %write_flag570_3, i1 %write_flag570_1, i1 %write_flag570_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1248" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch11.i.i.i:93 %store_ln74 = store i8 %weight_regfile_11_13190_i_3, i8 %weight_regfile_11_13190_i_1, i8 %weight_regfile_11_13190_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1249" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch11.i.i.i:94 %store_ln74 = store i1 %write_flag567_3, i1 %write_flag567_1, i1 %write_flag567_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1250" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch11.i.i.i:95 %store_ln74 = store i8 %weight_regfile_11_12189_i_3, i8 %weight_regfile_11_12189_i_1, i8 %weight_regfile_11_12189_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1251" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="0" op_0_bw="0">
<![CDATA[
branch11.i.i.i:96 %br_ln74 = br void %bb.split33.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="1252" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch10.i.i.i:0 %write_flag480_1_load = load i1 %write_flag480_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag480_1_load"/></StgValue>
</operation>

<operation id="1253" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="8" op_0_bw="8">
<![CDATA[
branch10.i.i.i:1 %weight_regfile_10_0161_i_1_load_1 = load i8 %weight_regfile_10_0161_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_0161_i_1_load_1"/></StgValue>
</operation>

<operation id="1254" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch10.i.i.i:2 %write_flag483_1_load = load i1 %write_flag483_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag483_1_load"/></StgValue>
</operation>

<operation id="1255" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="8" op_0_bw="8">
<![CDATA[
branch10.i.i.i:3 %weight_regfile_10_15176_i_1_load_1 = load i8 %weight_regfile_10_15176_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_15176_i_1_load_1"/></StgValue>
</operation>

<operation id="1256" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="8" op_0_bw="8">
<![CDATA[
branch10.i.i.i:4 %weight_regfile_10_1162_i_1_load_1 = load i8 %weight_regfile_10_1162_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_1162_i_1_load_1"/></StgValue>
</operation>

<operation id="1257" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch10.i.i.i:5 %write_flag525_1_load = load i1 %write_flag525_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag525_1_load"/></StgValue>
</operation>

<operation id="1258" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="8" op_0_bw="8">
<![CDATA[
branch10.i.i.i:6 %weight_regfile_10_14175_i_1_load_1 = load i8 %weight_regfile_10_14175_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_14175_i_1_load_1"/></StgValue>
</operation>

<operation id="1259" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch10.i.i.i:7 %write_flag486_1_load = load i1 %write_flag486_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag486_1_load"/></StgValue>
</operation>

<operation id="1260" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch10.i.i.i:8 %write_flag522_1_load = load i1 %write_flag522_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag522_1_load"/></StgValue>
</operation>

<operation id="1261" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="8" op_0_bw="8">
<![CDATA[
branch10.i.i.i:9 %weight_regfile_10_13174_i_1_load_1 = load i8 %weight_regfile_10_13174_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_13174_i_1_load_1"/></StgValue>
</operation>

<operation id="1262" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="8" op_0_bw="8">
<![CDATA[
branch10.i.i.i:10 %weight_regfile_10_2163_i_1_load_1 = load i8 %weight_regfile_10_2163_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_2163_i_1_load_1"/></StgValue>
</operation>

<operation id="1263" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch10.i.i.i:11 %write_flag519_1_load = load i1 %write_flag519_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag519_1_load"/></StgValue>
</operation>

<operation id="1264" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="8" op_0_bw="8">
<![CDATA[
branch10.i.i.i:12 %weight_regfile_10_12173_i_1_load_1 = load i8 %weight_regfile_10_12173_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_12173_i_1_load_1"/></StgValue>
</operation>

<operation id="1265" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch10.i.i.i:13 %write_flag489_1_load = load i1 %write_flag489_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag489_1_load"/></StgValue>
</operation>

<operation id="1266" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch10.i.i.i:14 %write_flag516_1_load = load i1 %write_flag516_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag516_1_load"/></StgValue>
</operation>

<operation id="1267" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="8" op_0_bw="8">
<![CDATA[
branch10.i.i.i:15 %weight_regfile_10_11172_i_1_load_1 = load i8 %weight_regfile_10_11172_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_11172_i_1_load_1"/></StgValue>
</operation>

<operation id="1268" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="8" op_0_bw="8">
<![CDATA[
branch10.i.i.i:16 %weight_regfile_10_3164_i_1_load_1 = load i8 %weight_regfile_10_3164_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_3164_i_1_load_1"/></StgValue>
</operation>

<operation id="1269" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch10.i.i.i:17 %write_flag513_1_load = load i1 %write_flag513_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag513_1_load"/></StgValue>
</operation>

<operation id="1270" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="8" op_0_bw="8">
<![CDATA[
branch10.i.i.i:18 %weight_regfile_10_10171_i_1_load_1 = load i8 %weight_regfile_10_10171_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_10171_i_1_load_1"/></StgValue>
</operation>

<operation id="1271" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch10.i.i.i:19 %write_flag492_1_load = load i1 %write_flag492_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag492_1_load"/></StgValue>
</operation>

<operation id="1272" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch10.i.i.i:20 %write_flag510_1_load = load i1 %write_flag510_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag510_1_load"/></StgValue>
</operation>

<operation id="1273" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="8" op_0_bw="8">
<![CDATA[
branch10.i.i.i:21 %weight_regfile_10_9170_i_1_load_1 = load i8 %weight_regfile_10_9170_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_9170_i_1_load_1"/></StgValue>
</operation>

<operation id="1274" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="8" op_0_bw="8">
<![CDATA[
branch10.i.i.i:22 %weight_regfile_10_4165_i_1_load_1 = load i8 %weight_regfile_10_4165_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_4165_i_1_load_1"/></StgValue>
</operation>

<operation id="1275" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch10.i.i.i:23 %write_flag507_1_load = load i1 %write_flag507_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag507_1_load"/></StgValue>
</operation>

<operation id="1276" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="8" op_0_bw="8">
<![CDATA[
branch10.i.i.i:24 %weight_regfile_10_8169_i_1_load_1 = load i8 %weight_regfile_10_8169_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_8169_i_1_load_1"/></StgValue>
</operation>

<operation id="1277" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch10.i.i.i:25 %write_flag495_1_load = load i1 %write_flag495_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag495_1_load"/></StgValue>
</operation>

<operation id="1278" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch10.i.i.i:26 %write_flag504_1_load = load i1 %write_flag504_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag504_1_load"/></StgValue>
</operation>

<operation id="1279" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="8" op_0_bw="8">
<![CDATA[
branch10.i.i.i:27 %weight_regfile_10_7168_i_1_load_1 = load i8 %weight_regfile_10_7168_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_7168_i_1_load_1"/></StgValue>
</operation>

<operation id="1280" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="8" op_0_bw="8">
<![CDATA[
branch10.i.i.i:28 %weight_regfile_10_5166_i_1_load_1 = load i8 %weight_regfile_10_5166_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_5166_i_1_load_1"/></StgValue>
</operation>

<operation id="1281" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch10.i.i.i:29 %write_flag501_1_load = load i1 %write_flag501_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag501_1_load"/></StgValue>
</operation>

<operation id="1282" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="8" op_0_bw="8">
<![CDATA[
branch10.i.i.i:30 %weight_regfile_10_6167_i_1_load_1 = load i8 %weight_regfile_10_6167_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_6167_i_1_load_1"/></StgValue>
</operation>

<operation id="1283" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch10.i.i.i:31 %write_flag498_1_load = load i1 %write_flag498_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag498_1_load"/></StgValue>
</operation>

<operation id="1284" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch10.i.i.i:32 %write_flag480_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1, i1 %write_flag480_1_load, i1 %write_flag480_1_load, i1 %write_flag480_1_load, i1 %write_flag480_1_load, i1 %write_flag480_1_load, i1 %write_flag480_1_load, i1 %write_flag480_1_load, i1 %write_flag480_1_load, i1 %write_flag480_1_load, i1 %write_flag480_1_load, i1 %write_flag480_1_load, i1 %write_flag480_1_load, i1 %write_flag480_1_load, i1 %write_flag480_1_load, i1 %write_flag480_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag480_3"/></StgValue>
</operation>

<operation id="1285" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch10.i.i.i:33 %weight_regfile_10_0161_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_0_67_i, i8 %weight_regfile_10_0161_i_1_load_1, i8 %weight_regfile_10_0161_i_1_load_1, i8 %weight_regfile_10_0161_i_1_load_1, i8 %weight_regfile_10_0161_i_1_load_1, i8 %weight_regfile_10_0161_i_1_load_1, i8 %weight_regfile_10_0161_i_1_load_1, i8 %weight_regfile_10_0161_i_1_load_1, i8 %weight_regfile_10_0161_i_1_load_1, i8 %weight_regfile_10_0161_i_1_load_1, i8 %weight_regfile_10_0161_i_1_load_1, i8 %weight_regfile_10_0161_i_1_load_1, i8 %weight_regfile_10_0161_i_1_load_1, i8 %weight_regfile_10_0161_i_1_load_1, i8 %weight_regfile_10_0161_i_1_load_1, i8 %weight_regfile_10_0161_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_0161_i_3"/></StgValue>
</operation>

<operation id="1286" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch10.i.i.i:34 %write_flag483_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag483_1_load, i1, i1 %write_flag483_1_load, i1 %write_flag483_1_load, i1 %write_flag483_1_load, i1 %write_flag483_1_load, i1 %write_flag483_1_load, i1 %write_flag483_1_load, i1 %write_flag483_1_load, i1 %write_flag483_1_load, i1 %write_flag483_1_load, i1 %write_flag483_1_load, i1 %write_flag483_1_load, i1 %write_flag483_1_load, i1 %write_flag483_1_load, i1 %write_flag483_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag483_3"/></StgValue>
</operation>

<operation id="1287" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch10.i.i.i:35 %weight_regfile_10_15176_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_10_15176_i_1_load_1, i8 %weight_regfile_10_15176_i_1_load_1, i8 %weight_regfile_10_15176_i_1_load_1, i8 %weight_regfile_10_15176_i_1_load_1, i8 %weight_regfile_10_15176_i_1_load_1, i8 %weight_regfile_10_15176_i_1_load_1, i8 %weight_regfile_10_15176_i_1_load_1, i8 %weight_regfile_10_15176_i_1_load_1, i8 %weight_regfile_10_15176_i_1_load_1, i8 %weight_regfile_10_15176_i_1_load_1, i8 %weight_regfile_10_15176_i_1_load_1, i8 %weight_regfile_10_15176_i_1_load_1, i8 %weight_regfile_10_15176_i_1_load_1, i8 %weight_regfile_10_15176_i_1_load_1, i8 %weight_regfile_10_15176_i_1_load_1, i8 %weight_regfile_0_67_i, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_15176_i_3"/></StgValue>
</operation>

<operation id="1288" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch10.i.i.i:36 %weight_regfile_10_1162_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_10_1162_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_10_1162_i_1_load_1, i8 %weight_regfile_10_1162_i_1_load_1, i8 %weight_regfile_10_1162_i_1_load_1, i8 %weight_regfile_10_1162_i_1_load_1, i8 %weight_regfile_10_1162_i_1_load_1, i8 %weight_regfile_10_1162_i_1_load_1, i8 %weight_regfile_10_1162_i_1_load_1, i8 %weight_regfile_10_1162_i_1_load_1, i8 %weight_regfile_10_1162_i_1_load_1, i8 %weight_regfile_10_1162_i_1_load_1, i8 %weight_regfile_10_1162_i_1_load_1, i8 %weight_regfile_10_1162_i_1_load_1, i8 %weight_regfile_10_1162_i_1_load_1, i8 %weight_regfile_10_1162_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_1162_i_3"/></StgValue>
</operation>

<operation id="1289" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch10.i.i.i:37 %write_flag525_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag525_1_load, i1 %write_flag525_1_load, i1 %write_flag525_1_load, i1 %write_flag525_1_load, i1 %write_flag525_1_load, i1 %write_flag525_1_load, i1 %write_flag525_1_load, i1 %write_flag525_1_load, i1 %write_flag525_1_load, i1 %write_flag525_1_load, i1 %write_flag525_1_load, i1 %write_flag525_1_load, i1 %write_flag525_1_load, i1 %write_flag525_1_load, i1 %write_flag525_1_load, i1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag525_3"/></StgValue>
</operation>

<operation id="1290" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch10.i.i.i:38 %weight_regfile_10_14175_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_10_14175_i_1_load_1, i8 %weight_regfile_10_14175_i_1_load_1, i8 %weight_regfile_10_14175_i_1_load_1, i8 %weight_regfile_10_14175_i_1_load_1, i8 %weight_regfile_10_14175_i_1_load_1, i8 %weight_regfile_10_14175_i_1_load_1, i8 %weight_regfile_10_14175_i_1_load_1, i8 %weight_regfile_10_14175_i_1_load_1, i8 %weight_regfile_10_14175_i_1_load_1, i8 %weight_regfile_10_14175_i_1_load_1, i8 %weight_regfile_10_14175_i_1_load_1, i8 %weight_regfile_10_14175_i_1_load_1, i8 %weight_regfile_10_14175_i_1_load_1, i8 %weight_regfile_10_14175_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_10_14175_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_14175_i_3"/></StgValue>
</operation>

<operation id="1291" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch10.i.i.i:39 %write_flag486_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag486_1_load, i1 %write_flag486_1_load, i1, i1 %write_flag486_1_load, i1 %write_flag486_1_load, i1 %write_flag486_1_load, i1 %write_flag486_1_load, i1 %write_flag486_1_load, i1 %write_flag486_1_load, i1 %write_flag486_1_load, i1 %write_flag486_1_load, i1 %write_flag486_1_load, i1 %write_flag486_1_load, i1 %write_flag486_1_load, i1 %write_flag486_1_load, i1 %write_flag486_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag486_3"/></StgValue>
</operation>

<operation id="1292" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch10.i.i.i:40 %write_flag522_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag522_1_load, i1 %write_flag522_1_load, i1 %write_flag522_1_load, i1 %write_flag522_1_load, i1 %write_flag522_1_load, i1 %write_flag522_1_load, i1 %write_flag522_1_load, i1 %write_flag522_1_load, i1 %write_flag522_1_load, i1 %write_flag522_1_load, i1 %write_flag522_1_load, i1 %write_flag522_1_load, i1 %write_flag522_1_load, i1 %write_flag522_1_load, i1, i1 %write_flag522_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag522_3"/></StgValue>
</operation>

<operation id="1293" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch10.i.i.i:41 %weight_regfile_10_13174_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_10_13174_i_1_load_1, i8 %weight_regfile_10_13174_i_1_load_1, i8 %weight_regfile_10_13174_i_1_load_1, i8 %weight_regfile_10_13174_i_1_load_1, i8 %weight_regfile_10_13174_i_1_load_1, i8 %weight_regfile_10_13174_i_1_load_1, i8 %weight_regfile_10_13174_i_1_load_1, i8 %weight_regfile_10_13174_i_1_load_1, i8 %weight_regfile_10_13174_i_1_load_1, i8 %weight_regfile_10_13174_i_1_load_1, i8 %weight_regfile_10_13174_i_1_load_1, i8 %weight_regfile_10_13174_i_1_load_1, i8 %weight_regfile_10_13174_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_10_13174_i_1_load_1, i8 %weight_regfile_10_13174_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_13174_i_3"/></StgValue>
</operation>

<operation id="1294" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch10.i.i.i:42 %weight_regfile_10_2163_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_10_2163_i_1_load_1, i8 %weight_regfile_10_2163_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_10_2163_i_1_load_1, i8 %weight_regfile_10_2163_i_1_load_1, i8 %weight_regfile_10_2163_i_1_load_1, i8 %weight_regfile_10_2163_i_1_load_1, i8 %weight_regfile_10_2163_i_1_load_1, i8 %weight_regfile_10_2163_i_1_load_1, i8 %weight_regfile_10_2163_i_1_load_1, i8 %weight_regfile_10_2163_i_1_load_1, i8 %weight_regfile_10_2163_i_1_load_1, i8 %weight_regfile_10_2163_i_1_load_1, i8 %weight_regfile_10_2163_i_1_load_1, i8 %weight_regfile_10_2163_i_1_load_1, i8 %weight_regfile_10_2163_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_2163_i_3"/></StgValue>
</operation>

<operation id="1295" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch10.i.i.i:43 %write_flag519_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag519_1_load, i1 %write_flag519_1_load, i1 %write_flag519_1_load, i1 %write_flag519_1_load, i1 %write_flag519_1_load, i1 %write_flag519_1_load, i1 %write_flag519_1_load, i1 %write_flag519_1_load, i1 %write_flag519_1_load, i1 %write_flag519_1_load, i1 %write_flag519_1_load, i1 %write_flag519_1_load, i1 %write_flag519_1_load, i1, i1 %write_flag519_1_load, i1 %write_flag519_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag519_3"/></StgValue>
</operation>

<operation id="1296" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch10.i.i.i:44 %weight_regfile_10_12173_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_10_12173_i_1_load_1, i8 %weight_regfile_10_12173_i_1_load_1, i8 %weight_regfile_10_12173_i_1_load_1, i8 %weight_regfile_10_12173_i_1_load_1, i8 %weight_regfile_10_12173_i_1_load_1, i8 %weight_regfile_10_12173_i_1_load_1, i8 %weight_regfile_10_12173_i_1_load_1, i8 %weight_regfile_10_12173_i_1_load_1, i8 %weight_regfile_10_12173_i_1_load_1, i8 %weight_regfile_10_12173_i_1_load_1, i8 %weight_regfile_10_12173_i_1_load_1, i8 %weight_regfile_10_12173_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_10_12173_i_1_load_1, i8 %weight_regfile_10_12173_i_1_load_1, i8 %weight_regfile_10_12173_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_12173_i_3"/></StgValue>
</operation>

<operation id="1297" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch10.i.i.i:45 %write_flag489_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag489_1_load, i1 %write_flag489_1_load, i1 %write_flag489_1_load, i1, i1 %write_flag489_1_load, i1 %write_flag489_1_load, i1 %write_flag489_1_load, i1 %write_flag489_1_load, i1 %write_flag489_1_load, i1 %write_flag489_1_load, i1 %write_flag489_1_load, i1 %write_flag489_1_load, i1 %write_flag489_1_load, i1 %write_flag489_1_load, i1 %write_flag489_1_load, i1 %write_flag489_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag489_3"/></StgValue>
</operation>

<operation id="1298" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch10.i.i.i:46 %write_flag516_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag516_1_load, i1 %write_flag516_1_load, i1 %write_flag516_1_load, i1 %write_flag516_1_load, i1 %write_flag516_1_load, i1 %write_flag516_1_load, i1 %write_flag516_1_load, i1 %write_flag516_1_load, i1 %write_flag516_1_load, i1 %write_flag516_1_load, i1 %write_flag516_1_load, i1 %write_flag516_1_load, i1, i1 %write_flag516_1_load, i1 %write_flag516_1_load, i1 %write_flag516_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag516_3"/></StgValue>
</operation>

<operation id="1299" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch10.i.i.i:47 %weight_regfile_10_11172_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_10_11172_i_1_load_1, i8 %weight_regfile_10_11172_i_1_load_1, i8 %weight_regfile_10_11172_i_1_load_1, i8 %weight_regfile_10_11172_i_1_load_1, i8 %weight_regfile_10_11172_i_1_load_1, i8 %weight_regfile_10_11172_i_1_load_1, i8 %weight_regfile_10_11172_i_1_load_1, i8 %weight_regfile_10_11172_i_1_load_1, i8 %weight_regfile_10_11172_i_1_load_1, i8 %weight_regfile_10_11172_i_1_load_1, i8 %weight_regfile_10_11172_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_10_11172_i_1_load_1, i8 %weight_regfile_10_11172_i_1_load_1, i8 %weight_regfile_10_11172_i_1_load_1, i8 %weight_regfile_10_11172_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_11172_i_3"/></StgValue>
</operation>

<operation id="1300" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch10.i.i.i:48 %weight_regfile_10_3164_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_10_3164_i_1_load_1, i8 %weight_regfile_10_3164_i_1_load_1, i8 %weight_regfile_10_3164_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_10_3164_i_1_load_1, i8 %weight_regfile_10_3164_i_1_load_1, i8 %weight_regfile_10_3164_i_1_load_1, i8 %weight_regfile_10_3164_i_1_load_1, i8 %weight_regfile_10_3164_i_1_load_1, i8 %weight_regfile_10_3164_i_1_load_1, i8 %weight_regfile_10_3164_i_1_load_1, i8 %weight_regfile_10_3164_i_1_load_1, i8 %weight_regfile_10_3164_i_1_load_1, i8 %weight_regfile_10_3164_i_1_load_1, i8 %weight_regfile_10_3164_i_1_load_1, i8 %weight_regfile_10_3164_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_3164_i_3"/></StgValue>
</operation>

<operation id="1301" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch10.i.i.i:49 %write_flag513_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag513_1_load, i1 %write_flag513_1_load, i1 %write_flag513_1_load, i1 %write_flag513_1_load, i1 %write_flag513_1_load, i1 %write_flag513_1_load, i1 %write_flag513_1_load, i1 %write_flag513_1_load, i1 %write_flag513_1_load, i1 %write_flag513_1_load, i1 %write_flag513_1_load, i1, i1 %write_flag513_1_load, i1 %write_flag513_1_load, i1 %write_flag513_1_load, i1 %write_flag513_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag513_3"/></StgValue>
</operation>

<operation id="1302" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch10.i.i.i:50 %weight_regfile_10_10171_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_10_10171_i_1_load_1, i8 %weight_regfile_10_10171_i_1_load_1, i8 %weight_regfile_10_10171_i_1_load_1, i8 %weight_regfile_10_10171_i_1_load_1, i8 %weight_regfile_10_10171_i_1_load_1, i8 %weight_regfile_10_10171_i_1_load_1, i8 %weight_regfile_10_10171_i_1_load_1, i8 %weight_regfile_10_10171_i_1_load_1, i8 %weight_regfile_10_10171_i_1_load_1, i8 %weight_regfile_10_10171_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_10_10171_i_1_load_1, i8 %weight_regfile_10_10171_i_1_load_1, i8 %weight_regfile_10_10171_i_1_load_1, i8 %weight_regfile_10_10171_i_1_load_1, i8 %weight_regfile_10_10171_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_10171_i_3"/></StgValue>
</operation>

<operation id="1303" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch10.i.i.i:51 %write_flag492_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag492_1_load, i1 %write_flag492_1_load, i1 %write_flag492_1_load, i1 %write_flag492_1_load, i1, i1 %write_flag492_1_load, i1 %write_flag492_1_load, i1 %write_flag492_1_load, i1 %write_flag492_1_load, i1 %write_flag492_1_load, i1 %write_flag492_1_load, i1 %write_flag492_1_load, i1 %write_flag492_1_load, i1 %write_flag492_1_load, i1 %write_flag492_1_load, i1 %write_flag492_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag492_3"/></StgValue>
</operation>

<operation id="1304" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch10.i.i.i:52 %write_flag510_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag510_1_load, i1 %write_flag510_1_load, i1 %write_flag510_1_load, i1 %write_flag510_1_load, i1 %write_flag510_1_load, i1 %write_flag510_1_load, i1 %write_flag510_1_load, i1 %write_flag510_1_load, i1 %write_flag510_1_load, i1 %write_flag510_1_load, i1, i1 %write_flag510_1_load, i1 %write_flag510_1_load, i1 %write_flag510_1_load, i1 %write_flag510_1_load, i1 %write_flag510_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag510_3"/></StgValue>
</operation>

<operation id="1305" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch10.i.i.i:53 %weight_regfile_10_9170_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_10_9170_i_1_load_1, i8 %weight_regfile_10_9170_i_1_load_1, i8 %weight_regfile_10_9170_i_1_load_1, i8 %weight_regfile_10_9170_i_1_load_1, i8 %weight_regfile_10_9170_i_1_load_1, i8 %weight_regfile_10_9170_i_1_load_1, i8 %weight_regfile_10_9170_i_1_load_1, i8 %weight_regfile_10_9170_i_1_load_1, i8 %weight_regfile_10_9170_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_10_9170_i_1_load_1, i8 %weight_regfile_10_9170_i_1_load_1, i8 %weight_regfile_10_9170_i_1_load_1, i8 %weight_regfile_10_9170_i_1_load_1, i8 %weight_regfile_10_9170_i_1_load_1, i8 %weight_regfile_10_9170_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_9170_i_3"/></StgValue>
</operation>

<operation id="1306" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch10.i.i.i:54 %weight_regfile_10_4165_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_10_4165_i_1_load_1, i8 %weight_regfile_10_4165_i_1_load_1, i8 %weight_regfile_10_4165_i_1_load_1, i8 %weight_regfile_10_4165_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_10_4165_i_1_load_1, i8 %weight_regfile_10_4165_i_1_load_1, i8 %weight_regfile_10_4165_i_1_load_1, i8 %weight_regfile_10_4165_i_1_load_1, i8 %weight_regfile_10_4165_i_1_load_1, i8 %weight_regfile_10_4165_i_1_load_1, i8 %weight_regfile_10_4165_i_1_load_1, i8 %weight_regfile_10_4165_i_1_load_1, i8 %weight_regfile_10_4165_i_1_load_1, i8 %weight_regfile_10_4165_i_1_load_1, i8 %weight_regfile_10_4165_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_4165_i_3"/></StgValue>
</operation>

<operation id="1307" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch10.i.i.i:55 %write_flag507_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag507_1_load, i1 %write_flag507_1_load, i1 %write_flag507_1_load, i1 %write_flag507_1_load, i1 %write_flag507_1_load, i1 %write_flag507_1_load, i1 %write_flag507_1_load, i1 %write_flag507_1_load, i1 %write_flag507_1_load, i1, i1 %write_flag507_1_load, i1 %write_flag507_1_load, i1 %write_flag507_1_load, i1 %write_flag507_1_load, i1 %write_flag507_1_load, i1 %write_flag507_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag507_3"/></StgValue>
</operation>

<operation id="1308" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch10.i.i.i:56 %weight_regfile_10_8169_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_10_8169_i_1_load_1, i8 %weight_regfile_10_8169_i_1_load_1, i8 %weight_regfile_10_8169_i_1_load_1, i8 %weight_regfile_10_8169_i_1_load_1, i8 %weight_regfile_10_8169_i_1_load_1, i8 %weight_regfile_10_8169_i_1_load_1, i8 %weight_regfile_10_8169_i_1_load_1, i8 %weight_regfile_10_8169_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_10_8169_i_1_load_1, i8 %weight_regfile_10_8169_i_1_load_1, i8 %weight_regfile_10_8169_i_1_load_1, i8 %weight_regfile_10_8169_i_1_load_1, i8 %weight_regfile_10_8169_i_1_load_1, i8 %weight_regfile_10_8169_i_1_load_1, i8 %weight_regfile_10_8169_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_8169_i_3"/></StgValue>
</operation>

<operation id="1309" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch10.i.i.i:57 %write_flag495_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag495_1_load, i1 %write_flag495_1_load, i1 %write_flag495_1_load, i1 %write_flag495_1_load, i1 %write_flag495_1_load, i1, i1 %write_flag495_1_load, i1 %write_flag495_1_load, i1 %write_flag495_1_load, i1 %write_flag495_1_load, i1 %write_flag495_1_load, i1 %write_flag495_1_load, i1 %write_flag495_1_load, i1 %write_flag495_1_load, i1 %write_flag495_1_load, i1 %write_flag495_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag495_3"/></StgValue>
</operation>

<operation id="1310" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch10.i.i.i:58 %write_flag504_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag504_1_load, i1 %write_flag504_1_load, i1 %write_flag504_1_load, i1 %write_flag504_1_load, i1 %write_flag504_1_load, i1 %write_flag504_1_load, i1 %write_flag504_1_load, i1 %write_flag504_1_load, i1, i1 %write_flag504_1_load, i1 %write_flag504_1_load, i1 %write_flag504_1_load, i1 %write_flag504_1_load, i1 %write_flag504_1_load, i1 %write_flag504_1_load, i1 %write_flag504_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag504_3"/></StgValue>
</operation>

<operation id="1311" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch10.i.i.i:59 %weight_regfile_10_7168_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_10_7168_i_1_load_1, i8 %weight_regfile_10_7168_i_1_load_1, i8 %weight_regfile_10_7168_i_1_load_1, i8 %weight_regfile_10_7168_i_1_load_1, i8 %weight_regfile_10_7168_i_1_load_1, i8 %weight_regfile_10_7168_i_1_load_1, i8 %weight_regfile_10_7168_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_10_7168_i_1_load_1, i8 %weight_regfile_10_7168_i_1_load_1, i8 %weight_regfile_10_7168_i_1_load_1, i8 %weight_regfile_10_7168_i_1_load_1, i8 %weight_regfile_10_7168_i_1_load_1, i8 %weight_regfile_10_7168_i_1_load_1, i8 %weight_regfile_10_7168_i_1_load_1, i8 %weight_regfile_10_7168_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_7168_i_3"/></StgValue>
</operation>

<operation id="1312" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch10.i.i.i:60 %weight_regfile_10_5166_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_10_5166_i_1_load_1, i8 %weight_regfile_10_5166_i_1_load_1, i8 %weight_regfile_10_5166_i_1_load_1, i8 %weight_regfile_10_5166_i_1_load_1, i8 %weight_regfile_10_5166_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_10_5166_i_1_load_1, i8 %weight_regfile_10_5166_i_1_load_1, i8 %weight_regfile_10_5166_i_1_load_1, i8 %weight_regfile_10_5166_i_1_load_1, i8 %weight_regfile_10_5166_i_1_load_1, i8 %weight_regfile_10_5166_i_1_load_1, i8 %weight_regfile_10_5166_i_1_load_1, i8 %weight_regfile_10_5166_i_1_load_1, i8 %weight_regfile_10_5166_i_1_load_1, i8 %weight_regfile_10_5166_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_5166_i_3"/></StgValue>
</operation>

<operation id="1313" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch10.i.i.i:61 %write_flag501_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag501_1_load, i1 %write_flag501_1_load, i1 %write_flag501_1_load, i1 %write_flag501_1_load, i1 %write_flag501_1_load, i1 %write_flag501_1_load, i1 %write_flag501_1_load, i1, i1 %write_flag501_1_load, i1 %write_flag501_1_load, i1 %write_flag501_1_load, i1 %write_flag501_1_load, i1 %write_flag501_1_load, i1 %write_flag501_1_load, i1 %write_flag501_1_load, i1 %write_flag501_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag501_3"/></StgValue>
</operation>

<operation id="1314" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch10.i.i.i:62 %weight_regfile_10_6167_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_10_6167_i_1_load_1, i8 %weight_regfile_10_6167_i_1_load_1, i8 %weight_regfile_10_6167_i_1_load_1, i8 %weight_regfile_10_6167_i_1_load_1, i8 %weight_regfile_10_6167_i_1_load_1, i8 %weight_regfile_10_6167_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_10_6167_i_1_load_1, i8 %weight_regfile_10_6167_i_1_load_1, i8 %weight_regfile_10_6167_i_1_load_1, i8 %weight_regfile_10_6167_i_1_load_1, i8 %weight_regfile_10_6167_i_1_load_1, i8 %weight_regfile_10_6167_i_1_load_1, i8 %weight_regfile_10_6167_i_1_load_1, i8 %weight_regfile_10_6167_i_1_load_1, i8 %weight_regfile_10_6167_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_6167_i_3"/></StgValue>
</operation>

<operation id="1315" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch10.i.i.i:63 %write_flag498_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag498_1_load, i1 %write_flag498_1_load, i1 %write_flag498_1_load, i1 %write_flag498_1_load, i1 %write_flag498_1_load, i1 %write_flag498_1_load, i1, i1 %write_flag498_1_load, i1 %write_flag498_1_load, i1 %write_flag498_1_load, i1 %write_flag498_1_load, i1 %write_flag498_1_load, i1 %write_flag498_1_load, i1 %write_flag498_1_load, i1 %write_flag498_1_load, i1 %write_flag498_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag498_3"/></StgValue>
</operation>

<operation id="1316" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch10.i.i.i:64 %store_ln74 = store i1 %write_flag498_3, i1 %write_flag498_1, i1 %write_flag498_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1317" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch10.i.i.i:65 %store_ln74 = store i8 %weight_regfile_10_6167_i_3, i8 %weight_regfile_10_6167_i_1, i8 %weight_regfile_10_6167_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1318" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch10.i.i.i:66 %store_ln74 = store i1 %write_flag501_3, i1 %write_flag501_1, i1 %write_flag501_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1319" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch10.i.i.i:67 %store_ln74 = store i8 %weight_regfile_10_5166_i_3, i8 %weight_regfile_10_5166_i_1, i8 %weight_regfile_10_5166_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1320" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch10.i.i.i:68 %store_ln74 = store i8 %weight_regfile_10_7168_i_3, i8 %weight_regfile_10_7168_i_1, i8 %weight_regfile_10_7168_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1321" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch10.i.i.i:69 %store_ln74 = store i1 %write_flag504_3, i1 %write_flag504_1, i1 %write_flag504_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1322" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch10.i.i.i:70 %store_ln74 = store i1 %write_flag495_3, i1 %write_flag495_1, i1 %write_flag495_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1323" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch10.i.i.i:71 %store_ln74 = store i8 %weight_regfile_10_8169_i_3, i8 %weight_regfile_10_8169_i_1, i8 %weight_regfile_10_8169_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1324" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch10.i.i.i:72 %store_ln74 = store i1 %write_flag507_3, i1 %write_flag507_1, i1 %write_flag507_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1325" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch10.i.i.i:73 %store_ln74 = store i8 %weight_regfile_10_4165_i_3, i8 %weight_regfile_10_4165_i_1, i8 %weight_regfile_10_4165_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1326" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch10.i.i.i:74 %store_ln74 = store i8 %weight_regfile_10_9170_i_3, i8 %weight_regfile_10_9170_i_1, i8 %weight_regfile_10_9170_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1327" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch10.i.i.i:75 %store_ln74 = store i1 %write_flag510_3, i1 %write_flag510_1, i1 %write_flag510_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1328" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch10.i.i.i:76 %store_ln74 = store i1 %write_flag492_3, i1 %write_flag492_1, i1 %write_flag492_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1329" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch10.i.i.i:77 %store_ln74 = store i8 %weight_regfile_10_10171_i_3, i8 %weight_regfile_10_10171_i_1, i8 %weight_regfile_10_10171_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1330" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch10.i.i.i:78 %store_ln74 = store i1 %write_flag513_3, i1 %write_flag513_1, i1 %write_flag513_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1331" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch10.i.i.i:79 %store_ln74 = store i8 %weight_regfile_10_3164_i_3, i8 %weight_regfile_10_3164_i_1, i8 %weight_regfile_10_3164_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1332" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch10.i.i.i:80 %store_ln74 = store i8 %weight_regfile_10_11172_i_3, i8 %weight_regfile_10_11172_i_1, i8 %weight_regfile_10_11172_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1333" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch10.i.i.i:81 %store_ln74 = store i1 %write_flag516_3, i1 %write_flag516_1, i1 %write_flag516_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1334" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch10.i.i.i:82 %store_ln74 = store i1 %write_flag489_3, i1 %write_flag489_1, i1 %write_flag489_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1335" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch10.i.i.i:83 %store_ln74 = store i8 %weight_regfile_10_12173_i_3, i8 %weight_regfile_10_12173_i_1, i8 %weight_regfile_10_12173_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1336" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch10.i.i.i:84 %store_ln74 = store i1 %write_flag519_3, i1 %write_flag519_1, i1 %write_flag519_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1337" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch10.i.i.i:85 %store_ln74 = store i8 %weight_regfile_10_2163_i_3, i8 %weight_regfile_10_2163_i_1, i8 %weight_regfile_10_2163_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1338" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch10.i.i.i:86 %store_ln74 = store i8 %weight_regfile_10_13174_i_3, i8 %weight_regfile_10_13174_i_1, i8 %weight_regfile_10_13174_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1339" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch10.i.i.i:87 %store_ln74 = store i1 %write_flag522_3, i1 %write_flag522_1, i1 %write_flag522_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1340" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch10.i.i.i:88 %store_ln74 = store i1 %write_flag486_3, i1 %write_flag486_1, i1 %write_flag486_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1341" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch10.i.i.i:89 %store_ln74 = store i8 %weight_regfile_10_14175_i_3, i8 %weight_regfile_10_14175_i_1, i8 %weight_regfile_10_14175_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1342" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch10.i.i.i:90 %store_ln74 = store i1 %write_flag525_3, i1 %write_flag525_1, i1 %write_flag525_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1343" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch10.i.i.i:91 %store_ln74 = store i8 %weight_regfile_10_1162_i_3, i8 %weight_regfile_10_1162_i_1, i8 %weight_regfile_10_1162_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1344" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch10.i.i.i:92 %store_ln74 = store i8 %weight_regfile_10_15176_i_3, i8 %weight_regfile_10_15176_i_1, i8 %weight_regfile_10_15176_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1345" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch10.i.i.i:93 %store_ln74 = store i1 %write_flag483_3, i1 %write_flag483_1, i1 %write_flag483_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1346" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch10.i.i.i:94 %store_ln74 = store i8 %weight_regfile_10_0161_i_3, i8 %weight_regfile_10_0161_i_1, i8 %weight_regfile_10_0161_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1347" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch10.i.i.i:95 %store_ln74 = store i1 %write_flag480_3, i1 %write_flag480_1, i1 %write_flag480_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1348" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="0" op_0_bw="0">
<![CDATA[
branch10.i.i.i:96 %br_ln74 = br void %bb.split33.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="1349" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch9.i.i.i:0 %write_flag465_1_load = load i1 %write_flag465_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag465_1_load"/></StgValue>
</operation>

<operation id="1350" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="8" op_0_bw="8">
<![CDATA[
branch9.i.i.i:1 %weight_regfile_9_11156_i_1_load_1 = load i8 %weight_regfile_9_11156_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_11156_i_1_load_1"/></StgValue>
</operation>

<operation id="1351" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch9.i.i.i:2 %write_flag468_1_load = load i1 %write_flag468_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag468_1_load"/></StgValue>
</operation>

<operation id="1352" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="8" op_0_bw="8">
<![CDATA[
branch9.i.i.i:3 %weight_regfile_9_12157_i_1_load_1 = load i8 %weight_regfile_9_12157_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_12157_i_1_load_1"/></StgValue>
</operation>

<operation id="1353" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch9.i.i.i:4 %write_flag471_1_load = load i1 %write_flag471_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag471_1_load"/></StgValue>
</operation>

<operation id="1354" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="8" op_0_bw="8">
<![CDATA[
branch9.i.i.i:5 %weight_regfile_9_13158_i_1_load_1 = load i8 %weight_regfile_9_13158_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_13158_i_1_load_1"/></StgValue>
</operation>

<operation id="1355" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch9.i.i.i:6 %write_flag474_1_load = load i1 %write_flag474_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag474_1_load"/></StgValue>
</operation>

<operation id="1356" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="8" op_0_bw="8">
<![CDATA[
branch9.i.i.i:7 %weight_regfile_9_14159_i_1_load_1 = load i8 %weight_regfile_9_14159_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_14159_i_1_load_1"/></StgValue>
</operation>

<operation id="1357" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch9.i.i.i:8 %write_flag477_1_load = load i1 %write_flag477_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag477_1_load"/></StgValue>
</operation>

<operation id="1358" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="8" op_0_bw="8">
<![CDATA[
branch9.i.i.i:9 %weight_regfile_9_15160_i_1_load_1 = load i8 %weight_regfile_9_15160_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_15160_i_1_load_1"/></StgValue>
</operation>

<operation id="1359" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="8" op_0_bw="8">
<![CDATA[
branch9.i.i.i:10 %weight_regfile_9_10155_i_1_load_1 = load i8 %weight_regfile_9_10155_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_10155_i_1_load_1"/></StgValue>
</operation>

<operation id="1360" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch9.i.i.i:11 %write_flag462_1_load = load i1 %write_flag462_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag462_1_load"/></StgValue>
</operation>

<operation id="1361" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="8" op_0_bw="8">
<![CDATA[
branch9.i.i.i:12 %weight_regfile_9_9154_i_1_load_1 = load i8 %weight_regfile_9_9154_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_9154_i_1_load_1"/></StgValue>
</operation>

<operation id="1362" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch9.i.i.i:13 %write_flag459_1_load = load i1 %write_flag459_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag459_1_load"/></StgValue>
</operation>

<operation id="1363" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="8" op_0_bw="8">
<![CDATA[
branch9.i.i.i:14 %weight_regfile_9_8153_i_1_load_1 = load i8 %weight_regfile_9_8153_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_8153_i_1_load_1"/></StgValue>
</operation>

<operation id="1364" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch9.i.i.i:15 %write_flag456_1_load = load i1 %write_flag456_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag456_1_load"/></StgValue>
</operation>

<operation id="1365" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="8" op_0_bw="8">
<![CDATA[
branch9.i.i.i:16 %weight_regfile_9_7152_i_1_load_1 = load i8 %weight_regfile_9_7152_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_7152_i_1_load_1"/></StgValue>
</operation>

<operation id="1366" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch9.i.i.i:17 %write_flag453_1_load = load i1 %write_flag453_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag453_1_load"/></StgValue>
</operation>

<operation id="1367" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="8" op_0_bw="8">
<![CDATA[
branch9.i.i.i:18 %weight_regfile_9_6151_i_1_load_1 = load i8 %weight_regfile_9_6151_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_6151_i_1_load_1"/></StgValue>
</operation>

<operation id="1368" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch9.i.i.i:19 %write_flag450_1_load = load i1 %write_flag450_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag450_1_load"/></StgValue>
</operation>

<operation id="1369" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="8" op_0_bw="8">
<![CDATA[
branch9.i.i.i:20 %weight_regfile_9_5150_i_1_load_1 = load i8 %weight_regfile_9_5150_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_5150_i_1_load_1"/></StgValue>
</operation>

<operation id="1370" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch9.i.i.i:21 %write_flag447_1_load = load i1 %write_flag447_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag447_1_load"/></StgValue>
</operation>

<operation id="1371" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="8" op_0_bw="8">
<![CDATA[
branch9.i.i.i:22 %weight_regfile_9_4149_i_1_load_1 = load i8 %weight_regfile_9_4149_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_4149_i_1_load_1"/></StgValue>
</operation>

<operation id="1372" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch9.i.i.i:23 %write_flag444_1_load = load i1 %write_flag444_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag444_1_load"/></StgValue>
</operation>

<operation id="1373" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="8" op_0_bw="8">
<![CDATA[
branch9.i.i.i:24 %weight_regfile_9_3148_i_1_load_1 = load i8 %weight_regfile_9_3148_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_3148_i_1_load_1"/></StgValue>
</operation>

<operation id="1374" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch9.i.i.i:25 %write_flag441_1_load = load i1 %write_flag441_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag441_1_load"/></StgValue>
</operation>

<operation id="1375" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="8" op_0_bw="8">
<![CDATA[
branch9.i.i.i:26 %weight_regfile_9_2147_i_1_load_1 = load i8 %weight_regfile_9_2147_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_2147_i_1_load_1"/></StgValue>
</operation>

<operation id="1376" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch9.i.i.i:27 %write_flag438_1_load = load i1 %write_flag438_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag438_1_load"/></StgValue>
</operation>

<operation id="1377" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="8" op_0_bw="8">
<![CDATA[
branch9.i.i.i:28 %weight_regfile_9_1146_i_1_load_1 = load i8 %weight_regfile_9_1146_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_1146_i_1_load_1"/></StgValue>
</operation>

<operation id="1378" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch9.i.i.i:29 %write_flag435_1_load = load i1 %write_flag435_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag435_1_load"/></StgValue>
</operation>

<operation id="1379" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="8" op_0_bw="8">
<![CDATA[
branch9.i.i.i:30 %weight_regfile_9_0145_i_1_load_1 = load i8 %weight_regfile_9_0145_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_0145_i_1_load_1"/></StgValue>
</operation>

<operation id="1380" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch9.i.i.i:31 %write_flag432_1_load = load i1 %write_flag432_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag432_1_load"/></StgValue>
</operation>

<operation id="1381" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch9.i.i.i:32 %write_flag465_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag465_1_load, i1 %write_flag465_1_load, i1 %write_flag465_1_load, i1 %write_flag465_1_load, i1 %write_flag465_1_load, i1 %write_flag465_1_load, i1 %write_flag465_1_load, i1 %write_flag465_1_load, i1 %write_flag465_1_load, i1 %write_flag465_1_load, i1 %write_flag465_1_load, i1, i1 %write_flag465_1_load, i1 %write_flag465_1_load, i1 %write_flag465_1_load, i1 %write_flag465_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag465_3"/></StgValue>
</operation>

<operation id="1382" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch9.i.i.i:33 %weight_regfile_9_11156_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_9_11156_i_1_load_1, i8 %weight_regfile_9_11156_i_1_load_1, i8 %weight_regfile_9_11156_i_1_load_1, i8 %weight_regfile_9_11156_i_1_load_1, i8 %weight_regfile_9_11156_i_1_load_1, i8 %weight_regfile_9_11156_i_1_load_1, i8 %weight_regfile_9_11156_i_1_load_1, i8 %weight_regfile_9_11156_i_1_load_1, i8 %weight_regfile_9_11156_i_1_load_1, i8 %weight_regfile_9_11156_i_1_load_1, i8 %weight_regfile_9_11156_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_9_11156_i_1_load_1, i8 %weight_regfile_9_11156_i_1_load_1, i8 %weight_regfile_9_11156_i_1_load_1, i8 %weight_regfile_9_11156_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_11156_i_3"/></StgValue>
</operation>

<operation id="1383" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch9.i.i.i:34 %write_flag468_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag468_1_load, i1 %write_flag468_1_load, i1 %write_flag468_1_load, i1 %write_flag468_1_load, i1 %write_flag468_1_load, i1 %write_flag468_1_load, i1 %write_flag468_1_load, i1 %write_flag468_1_load, i1 %write_flag468_1_load, i1 %write_flag468_1_load, i1 %write_flag468_1_load, i1 %write_flag468_1_load, i1, i1 %write_flag468_1_load, i1 %write_flag468_1_load, i1 %write_flag468_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag468_3"/></StgValue>
</operation>

<operation id="1384" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch9.i.i.i:35 %weight_regfile_9_12157_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_9_12157_i_1_load_1, i8 %weight_regfile_9_12157_i_1_load_1, i8 %weight_regfile_9_12157_i_1_load_1, i8 %weight_regfile_9_12157_i_1_load_1, i8 %weight_regfile_9_12157_i_1_load_1, i8 %weight_regfile_9_12157_i_1_load_1, i8 %weight_regfile_9_12157_i_1_load_1, i8 %weight_regfile_9_12157_i_1_load_1, i8 %weight_regfile_9_12157_i_1_load_1, i8 %weight_regfile_9_12157_i_1_load_1, i8 %weight_regfile_9_12157_i_1_load_1, i8 %weight_regfile_9_12157_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_9_12157_i_1_load_1, i8 %weight_regfile_9_12157_i_1_load_1, i8 %weight_regfile_9_12157_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_12157_i_3"/></StgValue>
</operation>

<operation id="1385" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch9.i.i.i:36 %write_flag471_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag471_1_load, i1 %write_flag471_1_load, i1 %write_flag471_1_load, i1 %write_flag471_1_load, i1 %write_flag471_1_load, i1 %write_flag471_1_load, i1 %write_flag471_1_load, i1 %write_flag471_1_load, i1 %write_flag471_1_load, i1 %write_flag471_1_load, i1 %write_flag471_1_load, i1 %write_flag471_1_load, i1 %write_flag471_1_load, i1, i1 %write_flag471_1_load, i1 %write_flag471_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag471_3"/></StgValue>
</operation>

<operation id="1386" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch9.i.i.i:37 %weight_regfile_9_13158_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_9_13158_i_1_load_1, i8 %weight_regfile_9_13158_i_1_load_1, i8 %weight_regfile_9_13158_i_1_load_1, i8 %weight_regfile_9_13158_i_1_load_1, i8 %weight_regfile_9_13158_i_1_load_1, i8 %weight_regfile_9_13158_i_1_load_1, i8 %weight_regfile_9_13158_i_1_load_1, i8 %weight_regfile_9_13158_i_1_load_1, i8 %weight_regfile_9_13158_i_1_load_1, i8 %weight_regfile_9_13158_i_1_load_1, i8 %weight_regfile_9_13158_i_1_load_1, i8 %weight_regfile_9_13158_i_1_load_1, i8 %weight_regfile_9_13158_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_9_13158_i_1_load_1, i8 %weight_regfile_9_13158_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_13158_i_3"/></StgValue>
</operation>

<operation id="1387" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch9.i.i.i:38 %write_flag474_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag474_1_load, i1 %write_flag474_1_load, i1 %write_flag474_1_load, i1 %write_flag474_1_load, i1 %write_flag474_1_load, i1 %write_flag474_1_load, i1 %write_flag474_1_load, i1 %write_flag474_1_load, i1 %write_flag474_1_load, i1 %write_flag474_1_load, i1 %write_flag474_1_load, i1 %write_flag474_1_load, i1 %write_flag474_1_load, i1 %write_flag474_1_load, i1, i1 %write_flag474_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag474_3"/></StgValue>
</operation>

<operation id="1388" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch9.i.i.i:39 %weight_regfile_9_14159_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_9_14159_i_1_load_1, i8 %weight_regfile_9_14159_i_1_load_1, i8 %weight_regfile_9_14159_i_1_load_1, i8 %weight_regfile_9_14159_i_1_load_1, i8 %weight_regfile_9_14159_i_1_load_1, i8 %weight_regfile_9_14159_i_1_load_1, i8 %weight_regfile_9_14159_i_1_load_1, i8 %weight_regfile_9_14159_i_1_load_1, i8 %weight_regfile_9_14159_i_1_load_1, i8 %weight_regfile_9_14159_i_1_load_1, i8 %weight_regfile_9_14159_i_1_load_1, i8 %weight_regfile_9_14159_i_1_load_1, i8 %weight_regfile_9_14159_i_1_load_1, i8 %weight_regfile_9_14159_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_9_14159_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_14159_i_3"/></StgValue>
</operation>

<operation id="1389" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch9.i.i.i:40 %write_flag477_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag477_1_load, i1 %write_flag477_1_load, i1 %write_flag477_1_load, i1 %write_flag477_1_load, i1 %write_flag477_1_load, i1 %write_flag477_1_load, i1 %write_flag477_1_load, i1 %write_flag477_1_load, i1 %write_flag477_1_load, i1 %write_flag477_1_load, i1 %write_flag477_1_load, i1 %write_flag477_1_load, i1 %write_flag477_1_load, i1 %write_flag477_1_load, i1 %write_flag477_1_load, i1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag477_3"/></StgValue>
</operation>

<operation id="1390" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch9.i.i.i:41 %weight_regfile_9_15160_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_9_15160_i_1_load_1, i8 %weight_regfile_9_15160_i_1_load_1, i8 %weight_regfile_9_15160_i_1_load_1, i8 %weight_regfile_9_15160_i_1_load_1, i8 %weight_regfile_9_15160_i_1_load_1, i8 %weight_regfile_9_15160_i_1_load_1, i8 %weight_regfile_9_15160_i_1_load_1, i8 %weight_regfile_9_15160_i_1_load_1, i8 %weight_regfile_9_15160_i_1_load_1, i8 %weight_regfile_9_15160_i_1_load_1, i8 %weight_regfile_9_15160_i_1_load_1, i8 %weight_regfile_9_15160_i_1_load_1, i8 %weight_regfile_9_15160_i_1_load_1, i8 %weight_regfile_9_15160_i_1_load_1, i8 %weight_regfile_9_15160_i_1_load_1, i8 %weight_regfile_0_67_i, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_15160_i_3"/></StgValue>
</operation>

<operation id="1391" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch9.i.i.i:42 %weight_regfile_9_10155_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_9_10155_i_1_load_1, i8 %weight_regfile_9_10155_i_1_load_1, i8 %weight_regfile_9_10155_i_1_load_1, i8 %weight_regfile_9_10155_i_1_load_1, i8 %weight_regfile_9_10155_i_1_load_1, i8 %weight_regfile_9_10155_i_1_load_1, i8 %weight_regfile_9_10155_i_1_load_1, i8 %weight_regfile_9_10155_i_1_load_1, i8 %weight_regfile_9_10155_i_1_load_1, i8 %weight_regfile_9_10155_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_9_10155_i_1_load_1, i8 %weight_regfile_9_10155_i_1_load_1, i8 %weight_regfile_9_10155_i_1_load_1, i8 %weight_regfile_9_10155_i_1_load_1, i8 %weight_regfile_9_10155_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_10155_i_3"/></StgValue>
</operation>

<operation id="1392" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch9.i.i.i:43 %write_flag462_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag462_1_load, i1 %write_flag462_1_load, i1 %write_flag462_1_load, i1 %write_flag462_1_load, i1 %write_flag462_1_load, i1 %write_flag462_1_load, i1 %write_flag462_1_load, i1 %write_flag462_1_load, i1 %write_flag462_1_load, i1 %write_flag462_1_load, i1, i1 %write_flag462_1_load, i1 %write_flag462_1_load, i1 %write_flag462_1_load, i1 %write_flag462_1_load, i1 %write_flag462_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag462_3"/></StgValue>
</operation>

<operation id="1393" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch9.i.i.i:44 %weight_regfile_9_9154_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_9_9154_i_1_load_1, i8 %weight_regfile_9_9154_i_1_load_1, i8 %weight_regfile_9_9154_i_1_load_1, i8 %weight_regfile_9_9154_i_1_load_1, i8 %weight_regfile_9_9154_i_1_load_1, i8 %weight_regfile_9_9154_i_1_load_1, i8 %weight_regfile_9_9154_i_1_load_1, i8 %weight_regfile_9_9154_i_1_load_1, i8 %weight_regfile_9_9154_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_9_9154_i_1_load_1, i8 %weight_regfile_9_9154_i_1_load_1, i8 %weight_regfile_9_9154_i_1_load_1, i8 %weight_regfile_9_9154_i_1_load_1, i8 %weight_regfile_9_9154_i_1_load_1, i8 %weight_regfile_9_9154_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_9154_i_3"/></StgValue>
</operation>

<operation id="1394" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch9.i.i.i:45 %write_flag459_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag459_1_load, i1 %write_flag459_1_load, i1 %write_flag459_1_load, i1 %write_flag459_1_load, i1 %write_flag459_1_load, i1 %write_flag459_1_load, i1 %write_flag459_1_load, i1 %write_flag459_1_load, i1 %write_flag459_1_load, i1, i1 %write_flag459_1_load, i1 %write_flag459_1_load, i1 %write_flag459_1_load, i1 %write_flag459_1_load, i1 %write_flag459_1_load, i1 %write_flag459_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag459_3"/></StgValue>
</operation>

<operation id="1395" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch9.i.i.i:46 %weight_regfile_9_8153_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_9_8153_i_1_load_1, i8 %weight_regfile_9_8153_i_1_load_1, i8 %weight_regfile_9_8153_i_1_load_1, i8 %weight_regfile_9_8153_i_1_load_1, i8 %weight_regfile_9_8153_i_1_load_1, i8 %weight_regfile_9_8153_i_1_load_1, i8 %weight_regfile_9_8153_i_1_load_1, i8 %weight_regfile_9_8153_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_9_8153_i_1_load_1, i8 %weight_regfile_9_8153_i_1_load_1, i8 %weight_regfile_9_8153_i_1_load_1, i8 %weight_regfile_9_8153_i_1_load_1, i8 %weight_regfile_9_8153_i_1_load_1, i8 %weight_regfile_9_8153_i_1_load_1, i8 %weight_regfile_9_8153_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_8153_i_3"/></StgValue>
</operation>

<operation id="1396" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch9.i.i.i:47 %write_flag456_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag456_1_load, i1 %write_flag456_1_load, i1 %write_flag456_1_load, i1 %write_flag456_1_load, i1 %write_flag456_1_load, i1 %write_flag456_1_load, i1 %write_flag456_1_load, i1 %write_flag456_1_load, i1, i1 %write_flag456_1_load, i1 %write_flag456_1_load, i1 %write_flag456_1_load, i1 %write_flag456_1_load, i1 %write_flag456_1_load, i1 %write_flag456_1_load, i1 %write_flag456_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag456_3"/></StgValue>
</operation>

<operation id="1397" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch9.i.i.i:48 %weight_regfile_9_7152_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_9_7152_i_1_load_1, i8 %weight_regfile_9_7152_i_1_load_1, i8 %weight_regfile_9_7152_i_1_load_1, i8 %weight_regfile_9_7152_i_1_load_1, i8 %weight_regfile_9_7152_i_1_load_1, i8 %weight_regfile_9_7152_i_1_load_1, i8 %weight_regfile_9_7152_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_9_7152_i_1_load_1, i8 %weight_regfile_9_7152_i_1_load_1, i8 %weight_regfile_9_7152_i_1_load_1, i8 %weight_regfile_9_7152_i_1_load_1, i8 %weight_regfile_9_7152_i_1_load_1, i8 %weight_regfile_9_7152_i_1_load_1, i8 %weight_regfile_9_7152_i_1_load_1, i8 %weight_regfile_9_7152_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_7152_i_3"/></StgValue>
</operation>

<operation id="1398" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch9.i.i.i:49 %write_flag453_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag453_1_load, i1 %write_flag453_1_load, i1 %write_flag453_1_load, i1 %write_flag453_1_load, i1 %write_flag453_1_load, i1 %write_flag453_1_load, i1 %write_flag453_1_load, i1, i1 %write_flag453_1_load, i1 %write_flag453_1_load, i1 %write_flag453_1_load, i1 %write_flag453_1_load, i1 %write_flag453_1_load, i1 %write_flag453_1_load, i1 %write_flag453_1_load, i1 %write_flag453_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag453_3"/></StgValue>
</operation>

<operation id="1399" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch9.i.i.i:50 %weight_regfile_9_6151_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_9_6151_i_1_load_1, i8 %weight_regfile_9_6151_i_1_load_1, i8 %weight_regfile_9_6151_i_1_load_1, i8 %weight_regfile_9_6151_i_1_load_1, i8 %weight_regfile_9_6151_i_1_load_1, i8 %weight_regfile_9_6151_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_9_6151_i_1_load_1, i8 %weight_regfile_9_6151_i_1_load_1, i8 %weight_regfile_9_6151_i_1_load_1, i8 %weight_regfile_9_6151_i_1_load_1, i8 %weight_regfile_9_6151_i_1_load_1, i8 %weight_regfile_9_6151_i_1_load_1, i8 %weight_regfile_9_6151_i_1_load_1, i8 %weight_regfile_9_6151_i_1_load_1, i8 %weight_regfile_9_6151_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_6151_i_3"/></StgValue>
</operation>

<operation id="1400" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch9.i.i.i:51 %write_flag450_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag450_1_load, i1 %write_flag450_1_load, i1 %write_flag450_1_load, i1 %write_flag450_1_load, i1 %write_flag450_1_load, i1 %write_flag450_1_load, i1, i1 %write_flag450_1_load, i1 %write_flag450_1_load, i1 %write_flag450_1_load, i1 %write_flag450_1_load, i1 %write_flag450_1_load, i1 %write_flag450_1_load, i1 %write_flag450_1_load, i1 %write_flag450_1_load, i1 %write_flag450_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag450_3"/></StgValue>
</operation>

<operation id="1401" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch9.i.i.i:52 %weight_regfile_9_5150_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_9_5150_i_1_load_1, i8 %weight_regfile_9_5150_i_1_load_1, i8 %weight_regfile_9_5150_i_1_load_1, i8 %weight_regfile_9_5150_i_1_load_1, i8 %weight_regfile_9_5150_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_9_5150_i_1_load_1, i8 %weight_regfile_9_5150_i_1_load_1, i8 %weight_regfile_9_5150_i_1_load_1, i8 %weight_regfile_9_5150_i_1_load_1, i8 %weight_regfile_9_5150_i_1_load_1, i8 %weight_regfile_9_5150_i_1_load_1, i8 %weight_regfile_9_5150_i_1_load_1, i8 %weight_regfile_9_5150_i_1_load_1, i8 %weight_regfile_9_5150_i_1_load_1, i8 %weight_regfile_9_5150_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_5150_i_3"/></StgValue>
</operation>

<operation id="1402" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch9.i.i.i:53 %write_flag447_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag447_1_load, i1 %write_flag447_1_load, i1 %write_flag447_1_load, i1 %write_flag447_1_load, i1 %write_flag447_1_load, i1, i1 %write_flag447_1_load, i1 %write_flag447_1_load, i1 %write_flag447_1_load, i1 %write_flag447_1_load, i1 %write_flag447_1_load, i1 %write_flag447_1_load, i1 %write_flag447_1_load, i1 %write_flag447_1_load, i1 %write_flag447_1_load, i1 %write_flag447_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag447_3"/></StgValue>
</operation>

<operation id="1403" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch9.i.i.i:54 %weight_regfile_9_4149_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_9_4149_i_1_load_1, i8 %weight_regfile_9_4149_i_1_load_1, i8 %weight_regfile_9_4149_i_1_load_1, i8 %weight_regfile_9_4149_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_9_4149_i_1_load_1, i8 %weight_regfile_9_4149_i_1_load_1, i8 %weight_regfile_9_4149_i_1_load_1, i8 %weight_regfile_9_4149_i_1_load_1, i8 %weight_regfile_9_4149_i_1_load_1, i8 %weight_regfile_9_4149_i_1_load_1, i8 %weight_regfile_9_4149_i_1_load_1, i8 %weight_regfile_9_4149_i_1_load_1, i8 %weight_regfile_9_4149_i_1_load_1, i8 %weight_regfile_9_4149_i_1_load_1, i8 %weight_regfile_9_4149_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_4149_i_3"/></StgValue>
</operation>

<operation id="1404" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch9.i.i.i:55 %write_flag444_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag444_1_load, i1 %write_flag444_1_load, i1 %write_flag444_1_load, i1 %write_flag444_1_load, i1, i1 %write_flag444_1_load, i1 %write_flag444_1_load, i1 %write_flag444_1_load, i1 %write_flag444_1_load, i1 %write_flag444_1_load, i1 %write_flag444_1_load, i1 %write_flag444_1_load, i1 %write_flag444_1_load, i1 %write_flag444_1_load, i1 %write_flag444_1_load, i1 %write_flag444_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag444_3"/></StgValue>
</operation>

<operation id="1405" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch9.i.i.i:56 %weight_regfile_9_3148_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_9_3148_i_1_load_1, i8 %weight_regfile_9_3148_i_1_load_1, i8 %weight_regfile_9_3148_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_9_3148_i_1_load_1, i8 %weight_regfile_9_3148_i_1_load_1, i8 %weight_regfile_9_3148_i_1_load_1, i8 %weight_regfile_9_3148_i_1_load_1, i8 %weight_regfile_9_3148_i_1_load_1, i8 %weight_regfile_9_3148_i_1_load_1, i8 %weight_regfile_9_3148_i_1_load_1, i8 %weight_regfile_9_3148_i_1_load_1, i8 %weight_regfile_9_3148_i_1_load_1, i8 %weight_regfile_9_3148_i_1_load_1, i8 %weight_regfile_9_3148_i_1_load_1, i8 %weight_regfile_9_3148_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_3148_i_3"/></StgValue>
</operation>

<operation id="1406" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch9.i.i.i:57 %write_flag441_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag441_1_load, i1 %write_flag441_1_load, i1 %write_flag441_1_load, i1, i1 %write_flag441_1_load, i1 %write_flag441_1_load, i1 %write_flag441_1_load, i1 %write_flag441_1_load, i1 %write_flag441_1_load, i1 %write_flag441_1_load, i1 %write_flag441_1_load, i1 %write_flag441_1_load, i1 %write_flag441_1_load, i1 %write_flag441_1_load, i1 %write_flag441_1_load, i1 %write_flag441_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag441_3"/></StgValue>
</operation>

<operation id="1407" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch9.i.i.i:58 %weight_regfile_9_2147_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_9_2147_i_1_load_1, i8 %weight_regfile_9_2147_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_9_2147_i_1_load_1, i8 %weight_regfile_9_2147_i_1_load_1, i8 %weight_regfile_9_2147_i_1_load_1, i8 %weight_regfile_9_2147_i_1_load_1, i8 %weight_regfile_9_2147_i_1_load_1, i8 %weight_regfile_9_2147_i_1_load_1, i8 %weight_regfile_9_2147_i_1_load_1, i8 %weight_regfile_9_2147_i_1_load_1, i8 %weight_regfile_9_2147_i_1_load_1, i8 %weight_regfile_9_2147_i_1_load_1, i8 %weight_regfile_9_2147_i_1_load_1, i8 %weight_regfile_9_2147_i_1_load_1, i8 %weight_regfile_9_2147_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_2147_i_3"/></StgValue>
</operation>

<operation id="1408" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch9.i.i.i:59 %write_flag438_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag438_1_load, i1 %write_flag438_1_load, i1, i1 %write_flag438_1_load, i1 %write_flag438_1_load, i1 %write_flag438_1_load, i1 %write_flag438_1_load, i1 %write_flag438_1_load, i1 %write_flag438_1_load, i1 %write_flag438_1_load, i1 %write_flag438_1_load, i1 %write_flag438_1_load, i1 %write_flag438_1_load, i1 %write_flag438_1_load, i1 %write_flag438_1_load, i1 %write_flag438_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag438_3"/></StgValue>
</operation>

<operation id="1409" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch9.i.i.i:60 %weight_regfile_9_1146_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_9_1146_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_9_1146_i_1_load_1, i8 %weight_regfile_9_1146_i_1_load_1, i8 %weight_regfile_9_1146_i_1_load_1, i8 %weight_regfile_9_1146_i_1_load_1, i8 %weight_regfile_9_1146_i_1_load_1, i8 %weight_regfile_9_1146_i_1_load_1, i8 %weight_regfile_9_1146_i_1_load_1, i8 %weight_regfile_9_1146_i_1_load_1, i8 %weight_regfile_9_1146_i_1_load_1, i8 %weight_regfile_9_1146_i_1_load_1, i8 %weight_regfile_9_1146_i_1_load_1, i8 %weight_regfile_9_1146_i_1_load_1, i8 %weight_regfile_9_1146_i_1_load_1, i8 %weight_regfile_9_1146_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_1146_i_3"/></StgValue>
</operation>

<operation id="1410" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch9.i.i.i:61 %write_flag435_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag435_1_load, i1, i1 %write_flag435_1_load, i1 %write_flag435_1_load, i1 %write_flag435_1_load, i1 %write_flag435_1_load, i1 %write_flag435_1_load, i1 %write_flag435_1_load, i1 %write_flag435_1_load, i1 %write_flag435_1_load, i1 %write_flag435_1_load, i1 %write_flag435_1_load, i1 %write_flag435_1_load, i1 %write_flag435_1_load, i1 %write_flag435_1_load, i1 %write_flag435_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag435_3"/></StgValue>
</operation>

<operation id="1411" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch9.i.i.i:62 %weight_regfile_9_0145_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_0_67_i, i8 %weight_regfile_9_0145_i_1_load_1, i8 %weight_regfile_9_0145_i_1_load_1, i8 %weight_regfile_9_0145_i_1_load_1, i8 %weight_regfile_9_0145_i_1_load_1, i8 %weight_regfile_9_0145_i_1_load_1, i8 %weight_regfile_9_0145_i_1_load_1, i8 %weight_regfile_9_0145_i_1_load_1, i8 %weight_regfile_9_0145_i_1_load_1, i8 %weight_regfile_9_0145_i_1_load_1, i8 %weight_regfile_9_0145_i_1_load_1, i8 %weight_regfile_9_0145_i_1_load_1, i8 %weight_regfile_9_0145_i_1_load_1, i8 %weight_regfile_9_0145_i_1_load_1, i8 %weight_regfile_9_0145_i_1_load_1, i8 %weight_regfile_9_0145_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_0145_i_3"/></StgValue>
</operation>

<operation id="1412" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch9.i.i.i:63 %write_flag432_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1, i1 %write_flag432_1_load, i1 %write_flag432_1_load, i1 %write_flag432_1_load, i1 %write_flag432_1_load, i1 %write_flag432_1_load, i1 %write_flag432_1_load, i1 %write_flag432_1_load, i1 %write_flag432_1_load, i1 %write_flag432_1_load, i1 %write_flag432_1_load, i1 %write_flag432_1_load, i1 %write_flag432_1_load, i1 %write_flag432_1_load, i1 %write_flag432_1_load, i1 %write_flag432_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag432_3"/></StgValue>
</operation>

<operation id="1413" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch9.i.i.i:64 %store_ln74 = store i1 %write_flag432_3, i1 %write_flag432_1, i1 %write_flag432_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1414" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch9.i.i.i:65 %store_ln74 = store i8 %weight_regfile_9_0145_i_3, i8 %weight_regfile_9_0145_i_1, i8 %weight_regfile_9_0145_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1415" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch9.i.i.i:66 %store_ln74 = store i1 %write_flag435_3, i1 %write_flag435_1, i1 %write_flag435_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1416" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch9.i.i.i:67 %store_ln74 = store i8 %weight_regfile_9_1146_i_3, i8 %weight_regfile_9_1146_i_1, i8 %weight_regfile_9_1146_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1417" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch9.i.i.i:68 %store_ln74 = store i1 %write_flag438_3, i1 %write_flag438_1, i1 %write_flag438_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1418" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch9.i.i.i:69 %store_ln74 = store i8 %weight_regfile_9_2147_i_3, i8 %weight_regfile_9_2147_i_1, i8 %weight_regfile_9_2147_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1419" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch9.i.i.i:70 %store_ln74 = store i1 %write_flag441_3, i1 %write_flag441_1, i1 %write_flag441_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1420" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch9.i.i.i:71 %store_ln74 = store i8 %weight_regfile_9_3148_i_3, i8 %weight_regfile_9_3148_i_1, i8 %weight_regfile_9_3148_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1421" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch9.i.i.i:72 %store_ln74 = store i1 %write_flag444_3, i1 %write_flag444_1, i1 %write_flag444_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1422" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch9.i.i.i:73 %store_ln74 = store i8 %weight_regfile_9_4149_i_3, i8 %weight_regfile_9_4149_i_1, i8 %weight_regfile_9_4149_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1423" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch9.i.i.i:74 %store_ln74 = store i1 %write_flag447_3, i1 %write_flag447_1, i1 %write_flag447_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1424" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch9.i.i.i:75 %store_ln74 = store i8 %weight_regfile_9_5150_i_3, i8 %weight_regfile_9_5150_i_1, i8 %weight_regfile_9_5150_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1425" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch9.i.i.i:76 %store_ln74 = store i1 %write_flag450_3, i1 %write_flag450_1, i1 %write_flag450_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1426" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch9.i.i.i:77 %store_ln74 = store i8 %weight_regfile_9_6151_i_3, i8 %weight_regfile_9_6151_i_1, i8 %weight_regfile_9_6151_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1427" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch9.i.i.i:78 %store_ln74 = store i1 %write_flag453_3, i1 %write_flag453_1, i1 %write_flag453_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1428" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch9.i.i.i:79 %store_ln74 = store i8 %weight_regfile_9_7152_i_3, i8 %weight_regfile_9_7152_i_1, i8 %weight_regfile_9_7152_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1429" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch9.i.i.i:80 %store_ln74 = store i1 %write_flag456_3, i1 %write_flag456_1, i1 %write_flag456_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1430" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch9.i.i.i:81 %store_ln74 = store i8 %weight_regfile_9_8153_i_3, i8 %weight_regfile_9_8153_i_1, i8 %weight_regfile_9_8153_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1431" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch9.i.i.i:82 %store_ln74 = store i1 %write_flag459_3, i1 %write_flag459_1, i1 %write_flag459_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1432" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch9.i.i.i:83 %store_ln74 = store i8 %weight_regfile_9_9154_i_3, i8 %weight_regfile_9_9154_i_1, i8 %weight_regfile_9_9154_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1433" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch9.i.i.i:84 %store_ln74 = store i1 %write_flag462_3, i1 %write_flag462_1, i1 %write_flag462_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1434" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch9.i.i.i:85 %store_ln74 = store i8 %weight_regfile_9_10155_i_3, i8 %weight_regfile_9_10155_i_1, i8 %weight_regfile_9_10155_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1435" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch9.i.i.i:86 %store_ln74 = store i8 %weight_regfile_9_15160_i_3, i8 %weight_regfile_9_15160_i_1, i8 %weight_regfile_9_15160_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1436" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch9.i.i.i:87 %store_ln74 = store i1 %write_flag477_3, i1 %write_flag477_1, i1 %write_flag477_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1437" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch9.i.i.i:88 %store_ln74 = store i8 %weight_regfile_9_14159_i_3, i8 %weight_regfile_9_14159_i_1, i8 %weight_regfile_9_14159_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1438" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch9.i.i.i:89 %store_ln74 = store i1 %write_flag474_3, i1 %write_flag474_1, i1 %write_flag474_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1439" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch9.i.i.i:90 %store_ln74 = store i8 %weight_regfile_9_13158_i_3, i8 %weight_regfile_9_13158_i_1, i8 %weight_regfile_9_13158_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1440" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch9.i.i.i:91 %store_ln74 = store i1 %write_flag471_3, i1 %write_flag471_1, i1 %write_flag471_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1441" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch9.i.i.i:92 %store_ln74 = store i8 %weight_regfile_9_12157_i_3, i8 %weight_regfile_9_12157_i_1, i8 %weight_regfile_9_12157_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1442" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch9.i.i.i:93 %store_ln74 = store i1 %write_flag468_3, i1 %write_flag468_1, i1 %write_flag468_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1443" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch9.i.i.i:94 %store_ln74 = store i8 %weight_regfile_9_11156_i_3, i8 %weight_regfile_9_11156_i_1, i8 %weight_regfile_9_11156_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1444" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch9.i.i.i:95 %store_ln74 = store i1 %write_flag465_3, i1 %write_flag465_1, i1 %write_flag465_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1445" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="0" op_0_bw="0">
<![CDATA[
branch9.i.i.i:96 %br_ln74 = br void %bb.split33.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="1446" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="8" op_0_bw="8">
<![CDATA[
branch8.i.i.i:0 %weight_regfile_8_15144_i_1_load_1 = load i8 %weight_regfile_8_15144_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_15144_i_1_load_1"/></StgValue>
</operation>

<operation id="1447" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch8.i.i.i:1 %write_flag429_1_load = load i1 %write_flag429_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag429_1_load"/></StgValue>
</operation>

<operation id="1448" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="8" op_0_bw="8">
<![CDATA[
branch8.i.i.i:2 %weight_regfile_8_14143_i_1_load_1 = load i8 %weight_regfile_8_14143_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_14143_i_1_load_1"/></StgValue>
</operation>

<operation id="1449" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch8.i.i.i:3 %write_flag426_1_load = load i1 %write_flag426_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag426_1_load"/></StgValue>
</operation>

<operation id="1450" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="8" op_0_bw="8">
<![CDATA[
branch8.i.i.i:4 %weight_regfile_8_13142_i_1_load_1 = load i8 %weight_regfile_8_13142_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_13142_i_1_load_1"/></StgValue>
</operation>

<operation id="1451" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch8.i.i.i:5 %write_flag384_1_load = load i1 %write_flag384_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag384_1_load"/></StgValue>
</operation>

<operation id="1452" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch8.i.i.i:6 %write_flag423_1_load = load i1 %write_flag423_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag423_1_load"/></StgValue>
</operation>

<operation id="1453" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="8" op_0_bw="8">
<![CDATA[
branch8.i.i.i:7 %weight_regfile_8_12141_i_1_load_1 = load i8 %weight_regfile_8_12141_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_12141_i_1_load_1"/></StgValue>
</operation>

<operation id="1454" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="8" op_0_bw="8">
<![CDATA[
branch8.i.i.i:8 %weight_regfile_8_0129_i_1_load_1 = load i8 %weight_regfile_8_0129_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_0129_i_1_load_1"/></StgValue>
</operation>

<operation id="1455" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch8.i.i.i:9 %write_flag420_1_load = load i1 %write_flag420_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag420_1_load"/></StgValue>
</operation>

<operation id="1456" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="8" op_0_bw="8">
<![CDATA[
branch8.i.i.i:10 %weight_regfile_8_11140_i_1_load_1 = load i8 %weight_regfile_8_11140_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_11140_i_1_load_1"/></StgValue>
</operation>

<operation id="1457" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch8.i.i.i:11 %write_flag387_1_load = load i1 %write_flag387_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag387_1_load"/></StgValue>
</operation>

<operation id="1458" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch8.i.i.i:12 %write_flag417_1_load = load i1 %write_flag417_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag417_1_load"/></StgValue>
</operation>

<operation id="1459" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="8" op_0_bw="8">
<![CDATA[
branch8.i.i.i:13 %weight_regfile_8_10139_i_1_load_1 = load i8 %weight_regfile_8_10139_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_10139_i_1_load_1"/></StgValue>
</operation>

<operation id="1460" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="8" op_0_bw="8">
<![CDATA[
branch8.i.i.i:14 %weight_regfile_8_1130_i_1_load_1 = load i8 %weight_regfile_8_1130_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_1130_i_1_load_1"/></StgValue>
</operation>

<operation id="1461" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch8.i.i.i:15 %write_flag414_1_load = load i1 %write_flag414_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag414_1_load"/></StgValue>
</operation>

<operation id="1462" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="8" op_0_bw="8">
<![CDATA[
branch8.i.i.i:16 %weight_regfile_8_9138_i_1_load_1 = load i8 %weight_regfile_8_9138_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_9138_i_1_load_1"/></StgValue>
</operation>

<operation id="1463" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch8.i.i.i:17 %write_flag390_1_load = load i1 %write_flag390_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag390_1_load"/></StgValue>
</operation>

<operation id="1464" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch8.i.i.i:18 %write_flag411_1_load = load i1 %write_flag411_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag411_1_load"/></StgValue>
</operation>

<operation id="1465" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="8" op_0_bw="8">
<![CDATA[
branch8.i.i.i:19 %weight_regfile_8_8137_i_1_load_1 = load i8 %weight_regfile_8_8137_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_8137_i_1_load_1"/></StgValue>
</operation>

<operation id="1466" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="8" op_0_bw="8">
<![CDATA[
branch8.i.i.i:20 %weight_regfile_8_2131_i_1_load_1 = load i8 %weight_regfile_8_2131_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_2131_i_1_load_1"/></StgValue>
</operation>

<operation id="1467" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch8.i.i.i:21 %write_flag408_1_load = load i1 %write_flag408_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag408_1_load"/></StgValue>
</operation>

<operation id="1468" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="8" op_0_bw="8">
<![CDATA[
branch8.i.i.i:22 %weight_regfile_8_7136_i_1_load_1 = load i8 %weight_regfile_8_7136_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_7136_i_1_load_1"/></StgValue>
</operation>

<operation id="1469" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch8.i.i.i:23 %write_flag393_1_load = load i1 %write_flag393_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag393_1_load"/></StgValue>
</operation>

<operation id="1470" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch8.i.i.i:24 %write_flag405_1_load = load i1 %write_flag405_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag405_1_load"/></StgValue>
</operation>

<operation id="1471" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="8" op_0_bw="8">
<![CDATA[
branch8.i.i.i:25 %weight_regfile_8_6135_i_1_load_1 = load i8 %weight_regfile_8_6135_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_6135_i_1_load_1"/></StgValue>
</operation>

<operation id="1472" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="8" op_0_bw="8">
<![CDATA[
branch8.i.i.i:26 %weight_regfile_8_3132_i_1_load_1 = load i8 %weight_regfile_8_3132_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_3132_i_1_load_1"/></StgValue>
</operation>

<operation id="1473" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch8.i.i.i:27 %write_flag402_1_load = load i1 %write_flag402_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag402_1_load"/></StgValue>
</operation>

<operation id="1474" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="8" op_0_bw="8">
<![CDATA[
branch8.i.i.i:28 %weight_regfile_8_5134_i_1_load_1 = load i8 %weight_regfile_8_5134_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_5134_i_1_load_1"/></StgValue>
</operation>

<operation id="1475" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch8.i.i.i:29 %write_flag396_1_load = load i1 %write_flag396_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag396_1_load"/></StgValue>
</operation>

<operation id="1476" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch8.i.i.i:30 %write_flag399_1_load = load i1 %write_flag399_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag399_1_load"/></StgValue>
</operation>

<operation id="1477" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="8" op_0_bw="8">
<![CDATA[
branch8.i.i.i:31 %weight_regfile_8_4133_i_1_load_1 = load i8 %weight_regfile_8_4133_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_4133_i_1_load_1"/></StgValue>
</operation>

<operation id="1478" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch8.i.i.i:32 %weight_regfile_8_15144_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_8_15144_i_1_load_1, i8 %weight_regfile_8_15144_i_1_load_1, i8 %weight_regfile_8_15144_i_1_load_1, i8 %weight_regfile_8_15144_i_1_load_1, i8 %weight_regfile_8_15144_i_1_load_1, i8 %weight_regfile_8_15144_i_1_load_1, i8 %weight_regfile_8_15144_i_1_load_1, i8 %weight_regfile_8_15144_i_1_load_1, i8 %weight_regfile_8_15144_i_1_load_1, i8 %weight_regfile_8_15144_i_1_load_1, i8 %weight_regfile_8_15144_i_1_load_1, i8 %weight_regfile_8_15144_i_1_load_1, i8 %weight_regfile_8_15144_i_1_load_1, i8 %weight_regfile_8_15144_i_1_load_1, i8 %weight_regfile_8_15144_i_1_load_1, i8 %weight_regfile_0_67_i, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_15144_i_3"/></StgValue>
</operation>

<operation id="1479" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch8.i.i.i:33 %write_flag429_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag429_1_load, i1 %write_flag429_1_load, i1 %write_flag429_1_load, i1 %write_flag429_1_load, i1 %write_flag429_1_load, i1 %write_flag429_1_load, i1 %write_flag429_1_load, i1 %write_flag429_1_load, i1 %write_flag429_1_load, i1 %write_flag429_1_load, i1 %write_flag429_1_load, i1 %write_flag429_1_load, i1 %write_flag429_1_load, i1 %write_flag429_1_load, i1 %write_flag429_1_load, i1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag429_3"/></StgValue>
</operation>

<operation id="1480" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch8.i.i.i:34 %weight_regfile_8_14143_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_8_14143_i_1_load_1, i8 %weight_regfile_8_14143_i_1_load_1, i8 %weight_regfile_8_14143_i_1_load_1, i8 %weight_regfile_8_14143_i_1_load_1, i8 %weight_regfile_8_14143_i_1_load_1, i8 %weight_regfile_8_14143_i_1_load_1, i8 %weight_regfile_8_14143_i_1_load_1, i8 %weight_regfile_8_14143_i_1_load_1, i8 %weight_regfile_8_14143_i_1_load_1, i8 %weight_regfile_8_14143_i_1_load_1, i8 %weight_regfile_8_14143_i_1_load_1, i8 %weight_regfile_8_14143_i_1_load_1, i8 %weight_regfile_8_14143_i_1_load_1, i8 %weight_regfile_8_14143_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_8_14143_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_14143_i_3"/></StgValue>
</operation>

<operation id="1481" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch8.i.i.i:35 %write_flag426_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag426_1_load, i1 %write_flag426_1_load, i1 %write_flag426_1_load, i1 %write_flag426_1_load, i1 %write_flag426_1_load, i1 %write_flag426_1_load, i1 %write_flag426_1_load, i1 %write_flag426_1_load, i1 %write_flag426_1_load, i1 %write_flag426_1_load, i1 %write_flag426_1_load, i1 %write_flag426_1_load, i1 %write_flag426_1_load, i1 %write_flag426_1_load, i1, i1 %write_flag426_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag426_3"/></StgValue>
</operation>

<operation id="1482" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch8.i.i.i:36 %weight_regfile_8_13142_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_8_13142_i_1_load_1, i8 %weight_regfile_8_13142_i_1_load_1, i8 %weight_regfile_8_13142_i_1_load_1, i8 %weight_regfile_8_13142_i_1_load_1, i8 %weight_regfile_8_13142_i_1_load_1, i8 %weight_regfile_8_13142_i_1_load_1, i8 %weight_regfile_8_13142_i_1_load_1, i8 %weight_regfile_8_13142_i_1_load_1, i8 %weight_regfile_8_13142_i_1_load_1, i8 %weight_regfile_8_13142_i_1_load_1, i8 %weight_regfile_8_13142_i_1_load_1, i8 %weight_regfile_8_13142_i_1_load_1, i8 %weight_regfile_8_13142_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_8_13142_i_1_load_1, i8 %weight_regfile_8_13142_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_13142_i_3"/></StgValue>
</operation>

<operation id="1483" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch8.i.i.i:37 %write_flag384_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1, i1 %write_flag384_1_load, i1 %write_flag384_1_load, i1 %write_flag384_1_load, i1 %write_flag384_1_load, i1 %write_flag384_1_load, i1 %write_flag384_1_load, i1 %write_flag384_1_load, i1 %write_flag384_1_load, i1 %write_flag384_1_load, i1 %write_flag384_1_load, i1 %write_flag384_1_load, i1 %write_flag384_1_load, i1 %write_flag384_1_load, i1 %write_flag384_1_load, i1 %write_flag384_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag384_3"/></StgValue>
</operation>

<operation id="1484" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch8.i.i.i:38 %write_flag423_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag423_1_load, i1 %write_flag423_1_load, i1 %write_flag423_1_load, i1 %write_flag423_1_load, i1 %write_flag423_1_load, i1 %write_flag423_1_load, i1 %write_flag423_1_load, i1 %write_flag423_1_load, i1 %write_flag423_1_load, i1 %write_flag423_1_load, i1 %write_flag423_1_load, i1 %write_flag423_1_load, i1 %write_flag423_1_load, i1, i1 %write_flag423_1_load, i1 %write_flag423_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag423_3"/></StgValue>
</operation>

<operation id="1485" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch8.i.i.i:39 %weight_regfile_8_12141_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_8_12141_i_1_load_1, i8 %weight_regfile_8_12141_i_1_load_1, i8 %weight_regfile_8_12141_i_1_load_1, i8 %weight_regfile_8_12141_i_1_load_1, i8 %weight_regfile_8_12141_i_1_load_1, i8 %weight_regfile_8_12141_i_1_load_1, i8 %weight_regfile_8_12141_i_1_load_1, i8 %weight_regfile_8_12141_i_1_load_1, i8 %weight_regfile_8_12141_i_1_load_1, i8 %weight_regfile_8_12141_i_1_load_1, i8 %weight_regfile_8_12141_i_1_load_1, i8 %weight_regfile_8_12141_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_8_12141_i_1_load_1, i8 %weight_regfile_8_12141_i_1_load_1, i8 %weight_regfile_8_12141_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_12141_i_3"/></StgValue>
</operation>

<operation id="1486" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch8.i.i.i:40 %weight_regfile_8_0129_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_0_67_i, i8 %weight_regfile_8_0129_i_1_load_1, i8 %weight_regfile_8_0129_i_1_load_1, i8 %weight_regfile_8_0129_i_1_load_1, i8 %weight_regfile_8_0129_i_1_load_1, i8 %weight_regfile_8_0129_i_1_load_1, i8 %weight_regfile_8_0129_i_1_load_1, i8 %weight_regfile_8_0129_i_1_load_1, i8 %weight_regfile_8_0129_i_1_load_1, i8 %weight_regfile_8_0129_i_1_load_1, i8 %weight_regfile_8_0129_i_1_load_1, i8 %weight_regfile_8_0129_i_1_load_1, i8 %weight_regfile_8_0129_i_1_load_1, i8 %weight_regfile_8_0129_i_1_load_1, i8 %weight_regfile_8_0129_i_1_load_1, i8 %weight_regfile_8_0129_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_0129_i_3"/></StgValue>
</operation>

<operation id="1487" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch8.i.i.i:41 %write_flag420_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag420_1_load, i1 %write_flag420_1_load, i1 %write_flag420_1_load, i1 %write_flag420_1_load, i1 %write_flag420_1_load, i1 %write_flag420_1_load, i1 %write_flag420_1_load, i1 %write_flag420_1_load, i1 %write_flag420_1_load, i1 %write_flag420_1_load, i1 %write_flag420_1_load, i1 %write_flag420_1_load, i1, i1 %write_flag420_1_load, i1 %write_flag420_1_load, i1 %write_flag420_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag420_3"/></StgValue>
</operation>

<operation id="1488" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch8.i.i.i:42 %weight_regfile_8_11140_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_8_11140_i_1_load_1, i8 %weight_regfile_8_11140_i_1_load_1, i8 %weight_regfile_8_11140_i_1_load_1, i8 %weight_regfile_8_11140_i_1_load_1, i8 %weight_regfile_8_11140_i_1_load_1, i8 %weight_regfile_8_11140_i_1_load_1, i8 %weight_regfile_8_11140_i_1_load_1, i8 %weight_regfile_8_11140_i_1_load_1, i8 %weight_regfile_8_11140_i_1_load_1, i8 %weight_regfile_8_11140_i_1_load_1, i8 %weight_regfile_8_11140_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_8_11140_i_1_load_1, i8 %weight_regfile_8_11140_i_1_load_1, i8 %weight_regfile_8_11140_i_1_load_1, i8 %weight_regfile_8_11140_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_11140_i_3"/></StgValue>
</operation>

<operation id="1489" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch8.i.i.i:43 %write_flag387_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag387_1_load, i1, i1 %write_flag387_1_load, i1 %write_flag387_1_load, i1 %write_flag387_1_load, i1 %write_flag387_1_load, i1 %write_flag387_1_load, i1 %write_flag387_1_load, i1 %write_flag387_1_load, i1 %write_flag387_1_load, i1 %write_flag387_1_load, i1 %write_flag387_1_load, i1 %write_flag387_1_load, i1 %write_flag387_1_load, i1 %write_flag387_1_load, i1 %write_flag387_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag387_3"/></StgValue>
</operation>

<operation id="1490" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch8.i.i.i:44 %write_flag417_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag417_1_load, i1 %write_flag417_1_load, i1 %write_flag417_1_load, i1 %write_flag417_1_load, i1 %write_flag417_1_load, i1 %write_flag417_1_load, i1 %write_flag417_1_load, i1 %write_flag417_1_load, i1 %write_flag417_1_load, i1 %write_flag417_1_load, i1 %write_flag417_1_load, i1, i1 %write_flag417_1_load, i1 %write_flag417_1_load, i1 %write_flag417_1_load, i1 %write_flag417_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag417_3"/></StgValue>
</operation>

<operation id="1491" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch8.i.i.i:45 %weight_regfile_8_10139_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_8_10139_i_1_load_1, i8 %weight_regfile_8_10139_i_1_load_1, i8 %weight_regfile_8_10139_i_1_load_1, i8 %weight_regfile_8_10139_i_1_load_1, i8 %weight_regfile_8_10139_i_1_load_1, i8 %weight_regfile_8_10139_i_1_load_1, i8 %weight_regfile_8_10139_i_1_load_1, i8 %weight_regfile_8_10139_i_1_load_1, i8 %weight_regfile_8_10139_i_1_load_1, i8 %weight_regfile_8_10139_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_8_10139_i_1_load_1, i8 %weight_regfile_8_10139_i_1_load_1, i8 %weight_regfile_8_10139_i_1_load_1, i8 %weight_regfile_8_10139_i_1_load_1, i8 %weight_regfile_8_10139_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_10139_i_3"/></StgValue>
</operation>

<operation id="1492" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch8.i.i.i:46 %weight_regfile_8_1130_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_8_1130_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_8_1130_i_1_load_1, i8 %weight_regfile_8_1130_i_1_load_1, i8 %weight_regfile_8_1130_i_1_load_1, i8 %weight_regfile_8_1130_i_1_load_1, i8 %weight_regfile_8_1130_i_1_load_1, i8 %weight_regfile_8_1130_i_1_load_1, i8 %weight_regfile_8_1130_i_1_load_1, i8 %weight_regfile_8_1130_i_1_load_1, i8 %weight_regfile_8_1130_i_1_load_1, i8 %weight_regfile_8_1130_i_1_load_1, i8 %weight_regfile_8_1130_i_1_load_1, i8 %weight_regfile_8_1130_i_1_load_1, i8 %weight_regfile_8_1130_i_1_load_1, i8 %weight_regfile_8_1130_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_1130_i_3"/></StgValue>
</operation>

<operation id="1493" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch8.i.i.i:47 %write_flag414_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag414_1_load, i1 %write_flag414_1_load, i1 %write_flag414_1_load, i1 %write_flag414_1_load, i1 %write_flag414_1_load, i1 %write_flag414_1_load, i1 %write_flag414_1_load, i1 %write_flag414_1_load, i1 %write_flag414_1_load, i1 %write_flag414_1_load, i1, i1 %write_flag414_1_load, i1 %write_flag414_1_load, i1 %write_flag414_1_load, i1 %write_flag414_1_load, i1 %write_flag414_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag414_3"/></StgValue>
</operation>

<operation id="1494" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch8.i.i.i:48 %weight_regfile_8_9138_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_8_9138_i_1_load_1, i8 %weight_regfile_8_9138_i_1_load_1, i8 %weight_regfile_8_9138_i_1_load_1, i8 %weight_regfile_8_9138_i_1_load_1, i8 %weight_regfile_8_9138_i_1_load_1, i8 %weight_regfile_8_9138_i_1_load_1, i8 %weight_regfile_8_9138_i_1_load_1, i8 %weight_regfile_8_9138_i_1_load_1, i8 %weight_regfile_8_9138_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_8_9138_i_1_load_1, i8 %weight_regfile_8_9138_i_1_load_1, i8 %weight_regfile_8_9138_i_1_load_1, i8 %weight_regfile_8_9138_i_1_load_1, i8 %weight_regfile_8_9138_i_1_load_1, i8 %weight_regfile_8_9138_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_9138_i_3"/></StgValue>
</operation>

<operation id="1495" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch8.i.i.i:49 %write_flag390_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag390_1_load, i1 %write_flag390_1_load, i1, i1 %write_flag390_1_load, i1 %write_flag390_1_load, i1 %write_flag390_1_load, i1 %write_flag390_1_load, i1 %write_flag390_1_load, i1 %write_flag390_1_load, i1 %write_flag390_1_load, i1 %write_flag390_1_load, i1 %write_flag390_1_load, i1 %write_flag390_1_load, i1 %write_flag390_1_load, i1 %write_flag390_1_load, i1 %write_flag390_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag390_3"/></StgValue>
</operation>

<operation id="1496" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch8.i.i.i:50 %write_flag411_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag411_1_load, i1 %write_flag411_1_load, i1 %write_flag411_1_load, i1 %write_flag411_1_load, i1 %write_flag411_1_load, i1 %write_flag411_1_load, i1 %write_flag411_1_load, i1 %write_flag411_1_load, i1 %write_flag411_1_load, i1, i1 %write_flag411_1_load, i1 %write_flag411_1_load, i1 %write_flag411_1_load, i1 %write_flag411_1_load, i1 %write_flag411_1_load, i1 %write_flag411_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag411_3"/></StgValue>
</operation>

<operation id="1497" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch8.i.i.i:51 %weight_regfile_8_8137_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_8_8137_i_1_load_1, i8 %weight_regfile_8_8137_i_1_load_1, i8 %weight_regfile_8_8137_i_1_load_1, i8 %weight_regfile_8_8137_i_1_load_1, i8 %weight_regfile_8_8137_i_1_load_1, i8 %weight_regfile_8_8137_i_1_load_1, i8 %weight_regfile_8_8137_i_1_load_1, i8 %weight_regfile_8_8137_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_8_8137_i_1_load_1, i8 %weight_regfile_8_8137_i_1_load_1, i8 %weight_regfile_8_8137_i_1_load_1, i8 %weight_regfile_8_8137_i_1_load_1, i8 %weight_regfile_8_8137_i_1_load_1, i8 %weight_regfile_8_8137_i_1_load_1, i8 %weight_regfile_8_8137_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_8137_i_3"/></StgValue>
</operation>

<operation id="1498" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch8.i.i.i:52 %weight_regfile_8_2131_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_8_2131_i_1_load_1, i8 %weight_regfile_8_2131_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_8_2131_i_1_load_1, i8 %weight_regfile_8_2131_i_1_load_1, i8 %weight_regfile_8_2131_i_1_load_1, i8 %weight_regfile_8_2131_i_1_load_1, i8 %weight_regfile_8_2131_i_1_load_1, i8 %weight_regfile_8_2131_i_1_load_1, i8 %weight_regfile_8_2131_i_1_load_1, i8 %weight_regfile_8_2131_i_1_load_1, i8 %weight_regfile_8_2131_i_1_load_1, i8 %weight_regfile_8_2131_i_1_load_1, i8 %weight_regfile_8_2131_i_1_load_1, i8 %weight_regfile_8_2131_i_1_load_1, i8 %weight_regfile_8_2131_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_2131_i_3"/></StgValue>
</operation>

<operation id="1499" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch8.i.i.i:53 %write_flag408_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag408_1_load, i1 %write_flag408_1_load, i1 %write_flag408_1_load, i1 %write_flag408_1_load, i1 %write_flag408_1_load, i1 %write_flag408_1_load, i1 %write_flag408_1_load, i1 %write_flag408_1_load, i1, i1 %write_flag408_1_load, i1 %write_flag408_1_load, i1 %write_flag408_1_load, i1 %write_flag408_1_load, i1 %write_flag408_1_load, i1 %write_flag408_1_load, i1 %write_flag408_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag408_3"/></StgValue>
</operation>

<operation id="1500" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch8.i.i.i:54 %weight_regfile_8_7136_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_8_7136_i_1_load_1, i8 %weight_regfile_8_7136_i_1_load_1, i8 %weight_regfile_8_7136_i_1_load_1, i8 %weight_regfile_8_7136_i_1_load_1, i8 %weight_regfile_8_7136_i_1_load_1, i8 %weight_regfile_8_7136_i_1_load_1, i8 %weight_regfile_8_7136_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_8_7136_i_1_load_1, i8 %weight_regfile_8_7136_i_1_load_1, i8 %weight_regfile_8_7136_i_1_load_1, i8 %weight_regfile_8_7136_i_1_load_1, i8 %weight_regfile_8_7136_i_1_load_1, i8 %weight_regfile_8_7136_i_1_load_1, i8 %weight_regfile_8_7136_i_1_load_1, i8 %weight_regfile_8_7136_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_7136_i_3"/></StgValue>
</operation>

<operation id="1501" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch8.i.i.i:55 %write_flag393_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag393_1_load, i1 %write_flag393_1_load, i1 %write_flag393_1_load, i1, i1 %write_flag393_1_load, i1 %write_flag393_1_load, i1 %write_flag393_1_load, i1 %write_flag393_1_load, i1 %write_flag393_1_load, i1 %write_flag393_1_load, i1 %write_flag393_1_load, i1 %write_flag393_1_load, i1 %write_flag393_1_load, i1 %write_flag393_1_load, i1 %write_flag393_1_load, i1 %write_flag393_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag393_3"/></StgValue>
</operation>

<operation id="1502" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch8.i.i.i:56 %write_flag405_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag405_1_load, i1 %write_flag405_1_load, i1 %write_flag405_1_load, i1 %write_flag405_1_load, i1 %write_flag405_1_load, i1 %write_flag405_1_load, i1 %write_flag405_1_load, i1, i1 %write_flag405_1_load, i1 %write_flag405_1_load, i1 %write_flag405_1_load, i1 %write_flag405_1_load, i1 %write_flag405_1_load, i1 %write_flag405_1_load, i1 %write_flag405_1_load, i1 %write_flag405_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag405_3"/></StgValue>
</operation>

<operation id="1503" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch8.i.i.i:57 %weight_regfile_8_6135_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_8_6135_i_1_load_1, i8 %weight_regfile_8_6135_i_1_load_1, i8 %weight_regfile_8_6135_i_1_load_1, i8 %weight_regfile_8_6135_i_1_load_1, i8 %weight_regfile_8_6135_i_1_load_1, i8 %weight_regfile_8_6135_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_8_6135_i_1_load_1, i8 %weight_regfile_8_6135_i_1_load_1, i8 %weight_regfile_8_6135_i_1_load_1, i8 %weight_regfile_8_6135_i_1_load_1, i8 %weight_regfile_8_6135_i_1_load_1, i8 %weight_regfile_8_6135_i_1_load_1, i8 %weight_regfile_8_6135_i_1_load_1, i8 %weight_regfile_8_6135_i_1_load_1, i8 %weight_regfile_8_6135_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_6135_i_3"/></StgValue>
</operation>

<operation id="1504" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch8.i.i.i:58 %weight_regfile_8_3132_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_8_3132_i_1_load_1, i8 %weight_regfile_8_3132_i_1_load_1, i8 %weight_regfile_8_3132_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_8_3132_i_1_load_1, i8 %weight_regfile_8_3132_i_1_load_1, i8 %weight_regfile_8_3132_i_1_load_1, i8 %weight_regfile_8_3132_i_1_load_1, i8 %weight_regfile_8_3132_i_1_load_1, i8 %weight_regfile_8_3132_i_1_load_1, i8 %weight_regfile_8_3132_i_1_load_1, i8 %weight_regfile_8_3132_i_1_load_1, i8 %weight_regfile_8_3132_i_1_load_1, i8 %weight_regfile_8_3132_i_1_load_1, i8 %weight_regfile_8_3132_i_1_load_1, i8 %weight_regfile_8_3132_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_3132_i_3"/></StgValue>
</operation>

<operation id="1505" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch8.i.i.i:59 %write_flag402_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag402_1_load, i1 %write_flag402_1_load, i1 %write_flag402_1_load, i1 %write_flag402_1_load, i1 %write_flag402_1_load, i1 %write_flag402_1_load, i1, i1 %write_flag402_1_load, i1 %write_flag402_1_load, i1 %write_flag402_1_load, i1 %write_flag402_1_load, i1 %write_flag402_1_load, i1 %write_flag402_1_load, i1 %write_flag402_1_load, i1 %write_flag402_1_load, i1 %write_flag402_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag402_3"/></StgValue>
</operation>

<operation id="1506" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch8.i.i.i:60 %weight_regfile_8_5134_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_8_5134_i_1_load_1, i8 %weight_regfile_8_5134_i_1_load_1, i8 %weight_regfile_8_5134_i_1_load_1, i8 %weight_regfile_8_5134_i_1_load_1, i8 %weight_regfile_8_5134_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_8_5134_i_1_load_1, i8 %weight_regfile_8_5134_i_1_load_1, i8 %weight_regfile_8_5134_i_1_load_1, i8 %weight_regfile_8_5134_i_1_load_1, i8 %weight_regfile_8_5134_i_1_load_1, i8 %weight_regfile_8_5134_i_1_load_1, i8 %weight_regfile_8_5134_i_1_load_1, i8 %weight_regfile_8_5134_i_1_load_1, i8 %weight_regfile_8_5134_i_1_load_1, i8 %weight_regfile_8_5134_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_5134_i_3"/></StgValue>
</operation>

<operation id="1507" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch8.i.i.i:61 %write_flag396_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag396_1_load, i1 %write_flag396_1_load, i1 %write_flag396_1_load, i1 %write_flag396_1_load, i1, i1 %write_flag396_1_load, i1 %write_flag396_1_load, i1 %write_flag396_1_load, i1 %write_flag396_1_load, i1 %write_flag396_1_load, i1 %write_flag396_1_load, i1 %write_flag396_1_load, i1 %write_flag396_1_load, i1 %write_flag396_1_load, i1 %write_flag396_1_load, i1 %write_flag396_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag396_3"/></StgValue>
</operation>

<operation id="1508" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch8.i.i.i:62 %write_flag399_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag399_1_load, i1 %write_flag399_1_load, i1 %write_flag399_1_load, i1 %write_flag399_1_load, i1 %write_flag399_1_load, i1, i1 %write_flag399_1_load, i1 %write_flag399_1_load, i1 %write_flag399_1_load, i1 %write_flag399_1_load, i1 %write_flag399_1_load, i1 %write_flag399_1_load, i1 %write_flag399_1_load, i1 %write_flag399_1_load, i1 %write_flag399_1_load, i1 %write_flag399_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag399_3"/></StgValue>
</operation>

<operation id="1509" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch8.i.i.i:63 %weight_regfile_8_4133_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_8_4133_i_1_load_1, i8 %weight_regfile_8_4133_i_1_load_1, i8 %weight_regfile_8_4133_i_1_load_1, i8 %weight_regfile_8_4133_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_8_4133_i_1_load_1, i8 %weight_regfile_8_4133_i_1_load_1, i8 %weight_regfile_8_4133_i_1_load_1, i8 %weight_regfile_8_4133_i_1_load_1, i8 %weight_regfile_8_4133_i_1_load_1, i8 %weight_regfile_8_4133_i_1_load_1, i8 %weight_regfile_8_4133_i_1_load_1, i8 %weight_regfile_8_4133_i_1_load_1, i8 %weight_regfile_8_4133_i_1_load_1, i8 %weight_regfile_8_4133_i_1_load_1, i8 %weight_regfile_8_4133_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_4133_i_3"/></StgValue>
</operation>

<operation id="1510" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch8.i.i.i:64 %store_ln74 = store i8 %weight_regfile_8_4133_i_3, i8 %weight_regfile_8_4133_i_1, i8 %weight_regfile_8_4133_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1511" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch8.i.i.i:65 %store_ln74 = store i1 %write_flag399_3, i1 %write_flag399_1, i1 %write_flag399_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1512" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch8.i.i.i:66 %store_ln74 = store i1 %write_flag396_3, i1 %write_flag396_1, i1 %write_flag396_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1513" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch8.i.i.i:67 %store_ln74 = store i8 %weight_regfile_8_5134_i_3, i8 %weight_regfile_8_5134_i_1, i8 %weight_regfile_8_5134_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1514" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch8.i.i.i:68 %store_ln74 = store i1 %write_flag402_3, i1 %write_flag402_1, i1 %write_flag402_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1515" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch8.i.i.i:69 %store_ln74 = store i8 %weight_regfile_8_3132_i_3, i8 %weight_regfile_8_3132_i_1, i8 %weight_regfile_8_3132_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1516" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch8.i.i.i:70 %store_ln74 = store i8 %weight_regfile_8_6135_i_3, i8 %weight_regfile_8_6135_i_1, i8 %weight_regfile_8_6135_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1517" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch8.i.i.i:71 %store_ln74 = store i1 %write_flag405_3, i1 %write_flag405_1, i1 %write_flag405_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1518" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch8.i.i.i:72 %store_ln74 = store i1 %write_flag393_3, i1 %write_flag393_1, i1 %write_flag393_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1519" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch8.i.i.i:73 %store_ln74 = store i8 %weight_regfile_8_7136_i_3, i8 %weight_regfile_8_7136_i_1, i8 %weight_regfile_8_7136_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1520" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch8.i.i.i:74 %store_ln74 = store i1 %write_flag408_3, i1 %write_flag408_1, i1 %write_flag408_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1521" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch8.i.i.i:75 %store_ln74 = store i8 %weight_regfile_8_2131_i_3, i8 %weight_regfile_8_2131_i_1, i8 %weight_regfile_8_2131_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1522" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch8.i.i.i:76 %store_ln74 = store i8 %weight_regfile_8_8137_i_3, i8 %weight_regfile_8_8137_i_1, i8 %weight_regfile_8_8137_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1523" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch8.i.i.i:77 %store_ln74 = store i1 %write_flag411_3, i1 %write_flag411_1, i1 %write_flag411_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1524" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch8.i.i.i:78 %store_ln74 = store i1 %write_flag390_3, i1 %write_flag390_1, i1 %write_flag390_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1525" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch8.i.i.i:79 %store_ln74 = store i8 %weight_regfile_8_9138_i_3, i8 %weight_regfile_8_9138_i_1, i8 %weight_regfile_8_9138_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1526" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch8.i.i.i:80 %store_ln74 = store i1 %write_flag414_3, i1 %write_flag414_1, i1 %write_flag414_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1527" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch8.i.i.i:81 %store_ln74 = store i8 %weight_regfile_8_1130_i_3, i8 %weight_regfile_8_1130_i_1, i8 %weight_regfile_8_1130_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1528" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch8.i.i.i:82 %store_ln74 = store i8 %weight_regfile_8_10139_i_3, i8 %weight_regfile_8_10139_i_1, i8 %weight_regfile_8_10139_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1529" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch8.i.i.i:83 %store_ln74 = store i1 %write_flag417_3, i1 %write_flag417_1, i1 %write_flag417_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1530" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch8.i.i.i:84 %store_ln74 = store i1 %write_flag387_3, i1 %write_flag387_1, i1 %write_flag387_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1531" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch8.i.i.i:85 %store_ln74 = store i8 %weight_regfile_8_11140_i_3, i8 %weight_regfile_8_11140_i_1, i8 %weight_regfile_8_11140_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1532" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch8.i.i.i:86 %store_ln74 = store i1 %write_flag420_3, i1 %write_flag420_1, i1 %write_flag420_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1533" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch8.i.i.i:87 %store_ln74 = store i8 %weight_regfile_8_0129_i_3, i8 %weight_regfile_8_0129_i_1, i8 %weight_regfile_8_0129_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1534" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch8.i.i.i:88 %store_ln74 = store i8 %weight_regfile_8_12141_i_3, i8 %weight_regfile_8_12141_i_1, i8 %weight_regfile_8_12141_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1535" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch8.i.i.i:89 %store_ln74 = store i1 %write_flag423_3, i1 %write_flag423_1, i1 %write_flag423_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1536" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch8.i.i.i:90 %store_ln74 = store i1 %write_flag384_3, i1 %write_flag384_1, i1 %write_flag384_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1537" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch8.i.i.i:91 %store_ln74 = store i8 %weight_regfile_8_13142_i_3, i8 %weight_regfile_8_13142_i_1, i8 %weight_regfile_8_13142_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1538" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch8.i.i.i:92 %store_ln74 = store i1 %write_flag426_3, i1 %write_flag426_1, i1 %write_flag426_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1539" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch8.i.i.i:93 %store_ln74 = store i8 %weight_regfile_8_14143_i_3, i8 %weight_regfile_8_14143_i_1, i8 %weight_regfile_8_14143_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1540" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch8.i.i.i:94 %store_ln74 = store i1 %write_flag429_3, i1 %write_flag429_1, i1 %write_flag429_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1541" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch8.i.i.i:95 %store_ln74 = store i8 %weight_regfile_8_15144_i_3, i8 %weight_regfile_8_15144_i_1, i8 %weight_regfile_8_15144_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1542" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="0" op_0_bw="0">
<![CDATA[
branch8.i.i.i:96 %br_ln74 = br void %bb.split33.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="1543" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="8" op_0_bw="8">
<![CDATA[
branch7.i.i.i:0 %weight_regfile_7_9122_i_1_load_1 = load i8 %weight_regfile_7_9122_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_9122_i_1_load_1"/></StgValue>
</operation>

<operation id="1544" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch7.i.i.i:1 %write_flag366_1_load = load i1 %write_flag366_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag366_1_load"/></StgValue>
</operation>

<operation id="1545" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="8" op_0_bw="8">
<![CDATA[
branch7.i.i.i:2 %weight_regfile_7_10123_i_1_load_1 = load i8 %weight_regfile_7_10123_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_10123_i_1_load_1"/></StgValue>
</operation>

<operation id="1546" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch7.i.i.i:3 %write_flag369_1_load = load i1 %write_flag369_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag369_1_load"/></StgValue>
</operation>

<operation id="1547" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="8" op_0_bw="8">
<![CDATA[
branch7.i.i.i:4 %weight_regfile_7_11124_i_1_load_1 = load i8 %weight_regfile_7_11124_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_11124_i_1_load_1"/></StgValue>
</operation>

<operation id="1548" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch7.i.i.i:5 %write_flag372_1_load = load i1 %write_flag372_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag372_1_load"/></StgValue>
</operation>

<operation id="1549" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="8" op_0_bw="8">
<![CDATA[
branch7.i.i.i:6 %weight_regfile_7_12125_i_1_load_1 = load i8 %weight_regfile_7_12125_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_12125_i_1_load_1"/></StgValue>
</operation>

<operation id="1550" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch7.i.i.i:7 %write_flag375_1_load = load i1 %write_flag375_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag375_1_load"/></StgValue>
</operation>

<operation id="1551" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="8" op_0_bw="8">
<![CDATA[
branch7.i.i.i:8 %weight_regfile_7_13126_i_1_load_1 = load i8 %weight_regfile_7_13126_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_13126_i_1_load_1"/></StgValue>
</operation>

<operation id="1552" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch7.i.i.i:9 %write_flag378_1_load = load i1 %write_flag378_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag378_1_load"/></StgValue>
</operation>

<operation id="1553" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="8" op_0_bw="8">
<![CDATA[
branch7.i.i.i:10 %weight_regfile_7_14127_i_1_load_1 = load i8 %weight_regfile_7_14127_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_14127_i_1_load_1"/></StgValue>
</operation>

<operation id="1554" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch7.i.i.i:11 %write_flag381_1_load = load i1 %write_flag381_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag381_1_load"/></StgValue>
</operation>

<operation id="1555" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="8" op_0_bw="8">
<![CDATA[
branch7.i.i.i:12 %weight_regfile_7_15128_i_1_load_1 = load i8 %weight_regfile_7_15128_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_15128_i_1_load_1"/></StgValue>
</operation>

<operation id="1556" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch7.i.i.i:13 %write_flag363_1_load = load i1 %write_flag363_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag363_1_load"/></StgValue>
</operation>

<operation id="1557" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="8" op_0_bw="8">
<![CDATA[
branch7.i.i.i:14 %weight_regfile_7_8121_i_1_load_1 = load i8 %weight_regfile_7_8121_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_8121_i_1_load_1"/></StgValue>
</operation>

<operation id="1558" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch7.i.i.i:15 %write_flag360_1_load = load i1 %write_flag360_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag360_1_load"/></StgValue>
</operation>

<operation id="1559" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="8" op_0_bw="8">
<![CDATA[
branch7.i.i.i:16 %weight_regfile_7_7120_i_1_load_1 = load i8 %weight_regfile_7_7120_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_7120_i_1_load_1"/></StgValue>
</operation>

<operation id="1560" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch7.i.i.i:17 %write_flag357_1_load = load i1 %write_flag357_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag357_1_load"/></StgValue>
</operation>

<operation id="1561" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="8" op_0_bw="8">
<![CDATA[
branch7.i.i.i:18 %weight_regfile_7_6119_i_1_load_1 = load i8 %weight_regfile_7_6119_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_6119_i_1_load_1"/></StgValue>
</operation>

<operation id="1562" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch7.i.i.i:19 %write_flag354_1_load = load i1 %write_flag354_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag354_1_load"/></StgValue>
</operation>

<operation id="1563" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="8" op_0_bw="8">
<![CDATA[
branch7.i.i.i:20 %weight_regfile_7_5118_i_1_load_1 = load i8 %weight_regfile_7_5118_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_5118_i_1_load_1"/></StgValue>
</operation>

<operation id="1564" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch7.i.i.i:21 %write_flag351_1_load = load i1 %write_flag351_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag351_1_load"/></StgValue>
</operation>

<operation id="1565" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="8" op_0_bw="8">
<![CDATA[
branch7.i.i.i:22 %weight_regfile_7_4117_i_1_load_1 = load i8 %weight_regfile_7_4117_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_4117_i_1_load_1"/></StgValue>
</operation>

<operation id="1566" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch7.i.i.i:23 %write_flag348_1_load = load i1 %write_flag348_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag348_1_load"/></StgValue>
</operation>

<operation id="1567" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="8" op_0_bw="8">
<![CDATA[
branch7.i.i.i:24 %weight_regfile_7_3116_i_1_load_1 = load i8 %weight_regfile_7_3116_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_3116_i_1_load_1"/></StgValue>
</operation>

<operation id="1568" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch7.i.i.i:25 %write_flag345_1_load = load i1 %write_flag345_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag345_1_load"/></StgValue>
</operation>

<operation id="1569" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="8" op_0_bw="8">
<![CDATA[
branch7.i.i.i:26 %weight_regfile_7_2115_i_1_load_1 = load i8 %weight_regfile_7_2115_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_2115_i_1_load_1"/></StgValue>
</operation>

<operation id="1570" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch7.i.i.i:27 %write_flag342_1_load = load i1 %write_flag342_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag342_1_load"/></StgValue>
</operation>

<operation id="1571" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="8" op_0_bw="8">
<![CDATA[
branch7.i.i.i:28 %weight_regfile_7_1114_i_1_load_1 = load i8 %weight_regfile_7_1114_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_1114_i_1_load_1"/></StgValue>
</operation>

<operation id="1572" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch7.i.i.i:29 %write_flag339_1_load = load i1 %write_flag339_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag339_1_load"/></StgValue>
</operation>

<operation id="1573" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="8" op_0_bw="8">
<![CDATA[
branch7.i.i.i:30 %weight_regfile_7_0113_i_1_load_1 = load i8 %weight_regfile_7_0113_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_0113_i_1_load_1"/></StgValue>
</operation>

<operation id="1574" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch7.i.i.i:31 %write_flag336_1_load = load i1 %write_flag336_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag336_1_load"/></StgValue>
</operation>

<operation id="1575" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch7.i.i.i:32 %weight_regfile_7_9122_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_7_9122_i_1_load_1, i8 %weight_regfile_7_9122_i_1_load_1, i8 %weight_regfile_7_9122_i_1_load_1, i8 %weight_regfile_7_9122_i_1_load_1, i8 %weight_regfile_7_9122_i_1_load_1, i8 %weight_regfile_7_9122_i_1_load_1, i8 %weight_regfile_7_9122_i_1_load_1, i8 %weight_regfile_7_9122_i_1_load_1, i8 %weight_regfile_7_9122_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_7_9122_i_1_load_1, i8 %weight_regfile_7_9122_i_1_load_1, i8 %weight_regfile_7_9122_i_1_load_1, i8 %weight_regfile_7_9122_i_1_load_1, i8 %weight_regfile_7_9122_i_1_load_1, i8 %weight_regfile_7_9122_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_9122_i_3"/></StgValue>
</operation>

<operation id="1576" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch7.i.i.i:33 %write_flag366_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag366_1_load, i1 %write_flag366_1_load, i1 %write_flag366_1_load, i1 %write_flag366_1_load, i1 %write_flag366_1_load, i1 %write_flag366_1_load, i1 %write_flag366_1_load, i1 %write_flag366_1_load, i1 %write_flag366_1_load, i1 %write_flag366_1_load, i1, i1 %write_flag366_1_load, i1 %write_flag366_1_load, i1 %write_flag366_1_load, i1 %write_flag366_1_load, i1 %write_flag366_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag366_3"/></StgValue>
</operation>

<operation id="1577" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch7.i.i.i:34 %weight_regfile_7_10123_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_7_10123_i_1_load_1, i8 %weight_regfile_7_10123_i_1_load_1, i8 %weight_regfile_7_10123_i_1_load_1, i8 %weight_regfile_7_10123_i_1_load_1, i8 %weight_regfile_7_10123_i_1_load_1, i8 %weight_regfile_7_10123_i_1_load_1, i8 %weight_regfile_7_10123_i_1_load_1, i8 %weight_regfile_7_10123_i_1_load_1, i8 %weight_regfile_7_10123_i_1_load_1, i8 %weight_regfile_7_10123_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_7_10123_i_1_load_1, i8 %weight_regfile_7_10123_i_1_load_1, i8 %weight_regfile_7_10123_i_1_load_1, i8 %weight_regfile_7_10123_i_1_load_1, i8 %weight_regfile_7_10123_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_10123_i_3"/></StgValue>
</operation>

<operation id="1578" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch7.i.i.i:35 %write_flag369_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag369_1_load, i1 %write_flag369_1_load, i1 %write_flag369_1_load, i1 %write_flag369_1_load, i1 %write_flag369_1_load, i1 %write_flag369_1_load, i1 %write_flag369_1_load, i1 %write_flag369_1_load, i1 %write_flag369_1_load, i1 %write_flag369_1_load, i1 %write_flag369_1_load, i1, i1 %write_flag369_1_load, i1 %write_flag369_1_load, i1 %write_flag369_1_load, i1 %write_flag369_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag369_3"/></StgValue>
</operation>

<operation id="1579" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch7.i.i.i:36 %weight_regfile_7_11124_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_7_11124_i_1_load_1, i8 %weight_regfile_7_11124_i_1_load_1, i8 %weight_regfile_7_11124_i_1_load_1, i8 %weight_regfile_7_11124_i_1_load_1, i8 %weight_regfile_7_11124_i_1_load_1, i8 %weight_regfile_7_11124_i_1_load_1, i8 %weight_regfile_7_11124_i_1_load_1, i8 %weight_regfile_7_11124_i_1_load_1, i8 %weight_regfile_7_11124_i_1_load_1, i8 %weight_regfile_7_11124_i_1_load_1, i8 %weight_regfile_7_11124_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_7_11124_i_1_load_1, i8 %weight_regfile_7_11124_i_1_load_1, i8 %weight_regfile_7_11124_i_1_load_1, i8 %weight_regfile_7_11124_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_11124_i_3"/></StgValue>
</operation>

<operation id="1580" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch7.i.i.i:37 %write_flag372_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag372_1_load, i1 %write_flag372_1_load, i1 %write_flag372_1_load, i1 %write_flag372_1_load, i1 %write_flag372_1_load, i1 %write_flag372_1_load, i1 %write_flag372_1_load, i1 %write_flag372_1_load, i1 %write_flag372_1_load, i1 %write_flag372_1_load, i1 %write_flag372_1_load, i1 %write_flag372_1_load, i1, i1 %write_flag372_1_load, i1 %write_flag372_1_load, i1 %write_flag372_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag372_3"/></StgValue>
</operation>

<operation id="1581" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch7.i.i.i:38 %weight_regfile_7_12125_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_7_12125_i_1_load_1, i8 %weight_regfile_7_12125_i_1_load_1, i8 %weight_regfile_7_12125_i_1_load_1, i8 %weight_regfile_7_12125_i_1_load_1, i8 %weight_regfile_7_12125_i_1_load_1, i8 %weight_regfile_7_12125_i_1_load_1, i8 %weight_regfile_7_12125_i_1_load_1, i8 %weight_regfile_7_12125_i_1_load_1, i8 %weight_regfile_7_12125_i_1_load_1, i8 %weight_regfile_7_12125_i_1_load_1, i8 %weight_regfile_7_12125_i_1_load_1, i8 %weight_regfile_7_12125_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_7_12125_i_1_load_1, i8 %weight_regfile_7_12125_i_1_load_1, i8 %weight_regfile_7_12125_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_12125_i_3"/></StgValue>
</operation>

<operation id="1582" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch7.i.i.i:39 %write_flag375_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag375_1_load, i1 %write_flag375_1_load, i1 %write_flag375_1_load, i1 %write_flag375_1_load, i1 %write_flag375_1_load, i1 %write_flag375_1_load, i1 %write_flag375_1_load, i1 %write_flag375_1_load, i1 %write_flag375_1_load, i1 %write_flag375_1_load, i1 %write_flag375_1_load, i1 %write_flag375_1_load, i1 %write_flag375_1_load, i1, i1 %write_flag375_1_load, i1 %write_flag375_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag375_3"/></StgValue>
</operation>

<operation id="1583" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch7.i.i.i:40 %weight_regfile_7_13126_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_7_13126_i_1_load_1, i8 %weight_regfile_7_13126_i_1_load_1, i8 %weight_regfile_7_13126_i_1_load_1, i8 %weight_regfile_7_13126_i_1_load_1, i8 %weight_regfile_7_13126_i_1_load_1, i8 %weight_regfile_7_13126_i_1_load_1, i8 %weight_regfile_7_13126_i_1_load_1, i8 %weight_regfile_7_13126_i_1_load_1, i8 %weight_regfile_7_13126_i_1_load_1, i8 %weight_regfile_7_13126_i_1_load_1, i8 %weight_regfile_7_13126_i_1_load_1, i8 %weight_regfile_7_13126_i_1_load_1, i8 %weight_regfile_7_13126_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_7_13126_i_1_load_1, i8 %weight_regfile_7_13126_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_13126_i_3"/></StgValue>
</operation>

<operation id="1584" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch7.i.i.i:41 %write_flag378_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag378_1_load, i1 %write_flag378_1_load, i1 %write_flag378_1_load, i1 %write_flag378_1_load, i1 %write_flag378_1_load, i1 %write_flag378_1_load, i1 %write_flag378_1_load, i1 %write_flag378_1_load, i1 %write_flag378_1_load, i1 %write_flag378_1_load, i1 %write_flag378_1_load, i1 %write_flag378_1_load, i1 %write_flag378_1_load, i1 %write_flag378_1_load, i1, i1 %write_flag378_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag378_3"/></StgValue>
</operation>

<operation id="1585" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch7.i.i.i:42 %weight_regfile_7_14127_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_7_14127_i_1_load_1, i8 %weight_regfile_7_14127_i_1_load_1, i8 %weight_regfile_7_14127_i_1_load_1, i8 %weight_regfile_7_14127_i_1_load_1, i8 %weight_regfile_7_14127_i_1_load_1, i8 %weight_regfile_7_14127_i_1_load_1, i8 %weight_regfile_7_14127_i_1_load_1, i8 %weight_regfile_7_14127_i_1_load_1, i8 %weight_regfile_7_14127_i_1_load_1, i8 %weight_regfile_7_14127_i_1_load_1, i8 %weight_regfile_7_14127_i_1_load_1, i8 %weight_regfile_7_14127_i_1_load_1, i8 %weight_regfile_7_14127_i_1_load_1, i8 %weight_regfile_7_14127_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_7_14127_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_14127_i_3"/></StgValue>
</operation>

<operation id="1586" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch7.i.i.i:43 %write_flag381_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag381_1_load, i1 %write_flag381_1_load, i1 %write_flag381_1_load, i1 %write_flag381_1_load, i1 %write_flag381_1_load, i1 %write_flag381_1_load, i1 %write_flag381_1_load, i1 %write_flag381_1_load, i1 %write_flag381_1_load, i1 %write_flag381_1_load, i1 %write_flag381_1_load, i1 %write_flag381_1_load, i1 %write_flag381_1_load, i1 %write_flag381_1_load, i1 %write_flag381_1_load, i1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag381_3"/></StgValue>
</operation>

<operation id="1587" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch7.i.i.i:44 %weight_regfile_7_15128_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_7_15128_i_1_load_1, i8 %weight_regfile_7_15128_i_1_load_1, i8 %weight_regfile_7_15128_i_1_load_1, i8 %weight_regfile_7_15128_i_1_load_1, i8 %weight_regfile_7_15128_i_1_load_1, i8 %weight_regfile_7_15128_i_1_load_1, i8 %weight_regfile_7_15128_i_1_load_1, i8 %weight_regfile_7_15128_i_1_load_1, i8 %weight_regfile_7_15128_i_1_load_1, i8 %weight_regfile_7_15128_i_1_load_1, i8 %weight_regfile_7_15128_i_1_load_1, i8 %weight_regfile_7_15128_i_1_load_1, i8 %weight_regfile_7_15128_i_1_load_1, i8 %weight_regfile_7_15128_i_1_load_1, i8 %weight_regfile_7_15128_i_1_load_1, i8 %weight_regfile_0_67_i, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_15128_i_3"/></StgValue>
</operation>

<operation id="1588" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch7.i.i.i:45 %write_flag363_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag363_1_load, i1 %write_flag363_1_load, i1 %write_flag363_1_load, i1 %write_flag363_1_load, i1 %write_flag363_1_load, i1 %write_flag363_1_load, i1 %write_flag363_1_load, i1 %write_flag363_1_load, i1 %write_flag363_1_load, i1, i1 %write_flag363_1_load, i1 %write_flag363_1_load, i1 %write_flag363_1_load, i1 %write_flag363_1_load, i1 %write_flag363_1_load, i1 %write_flag363_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag363_3"/></StgValue>
</operation>

<operation id="1589" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch7.i.i.i:46 %weight_regfile_7_8121_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_7_8121_i_1_load_1, i8 %weight_regfile_7_8121_i_1_load_1, i8 %weight_regfile_7_8121_i_1_load_1, i8 %weight_regfile_7_8121_i_1_load_1, i8 %weight_regfile_7_8121_i_1_load_1, i8 %weight_regfile_7_8121_i_1_load_1, i8 %weight_regfile_7_8121_i_1_load_1, i8 %weight_regfile_7_8121_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_7_8121_i_1_load_1, i8 %weight_regfile_7_8121_i_1_load_1, i8 %weight_regfile_7_8121_i_1_load_1, i8 %weight_regfile_7_8121_i_1_load_1, i8 %weight_regfile_7_8121_i_1_load_1, i8 %weight_regfile_7_8121_i_1_load_1, i8 %weight_regfile_7_8121_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_8121_i_3"/></StgValue>
</operation>

<operation id="1590" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch7.i.i.i:47 %write_flag360_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag360_1_load, i1 %write_flag360_1_load, i1 %write_flag360_1_load, i1 %write_flag360_1_load, i1 %write_flag360_1_load, i1 %write_flag360_1_load, i1 %write_flag360_1_load, i1 %write_flag360_1_load, i1, i1 %write_flag360_1_load, i1 %write_flag360_1_load, i1 %write_flag360_1_load, i1 %write_flag360_1_load, i1 %write_flag360_1_load, i1 %write_flag360_1_load, i1 %write_flag360_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag360_3"/></StgValue>
</operation>

<operation id="1591" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch7.i.i.i:48 %weight_regfile_7_7120_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_7_7120_i_1_load_1, i8 %weight_regfile_7_7120_i_1_load_1, i8 %weight_regfile_7_7120_i_1_load_1, i8 %weight_regfile_7_7120_i_1_load_1, i8 %weight_regfile_7_7120_i_1_load_1, i8 %weight_regfile_7_7120_i_1_load_1, i8 %weight_regfile_7_7120_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_7_7120_i_1_load_1, i8 %weight_regfile_7_7120_i_1_load_1, i8 %weight_regfile_7_7120_i_1_load_1, i8 %weight_regfile_7_7120_i_1_load_1, i8 %weight_regfile_7_7120_i_1_load_1, i8 %weight_regfile_7_7120_i_1_load_1, i8 %weight_regfile_7_7120_i_1_load_1, i8 %weight_regfile_7_7120_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_7120_i_3"/></StgValue>
</operation>

<operation id="1592" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch7.i.i.i:49 %write_flag357_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag357_1_load, i1 %write_flag357_1_load, i1 %write_flag357_1_load, i1 %write_flag357_1_load, i1 %write_flag357_1_load, i1 %write_flag357_1_load, i1 %write_flag357_1_load, i1, i1 %write_flag357_1_load, i1 %write_flag357_1_load, i1 %write_flag357_1_load, i1 %write_flag357_1_load, i1 %write_flag357_1_load, i1 %write_flag357_1_load, i1 %write_flag357_1_load, i1 %write_flag357_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag357_3"/></StgValue>
</operation>

<operation id="1593" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch7.i.i.i:50 %weight_regfile_7_6119_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_7_6119_i_1_load_1, i8 %weight_regfile_7_6119_i_1_load_1, i8 %weight_regfile_7_6119_i_1_load_1, i8 %weight_regfile_7_6119_i_1_load_1, i8 %weight_regfile_7_6119_i_1_load_1, i8 %weight_regfile_7_6119_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_7_6119_i_1_load_1, i8 %weight_regfile_7_6119_i_1_load_1, i8 %weight_regfile_7_6119_i_1_load_1, i8 %weight_regfile_7_6119_i_1_load_1, i8 %weight_regfile_7_6119_i_1_load_1, i8 %weight_regfile_7_6119_i_1_load_1, i8 %weight_regfile_7_6119_i_1_load_1, i8 %weight_regfile_7_6119_i_1_load_1, i8 %weight_regfile_7_6119_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_6119_i_3"/></StgValue>
</operation>

<operation id="1594" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch7.i.i.i:51 %write_flag354_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag354_1_load, i1 %write_flag354_1_load, i1 %write_flag354_1_load, i1 %write_flag354_1_load, i1 %write_flag354_1_load, i1 %write_flag354_1_load, i1, i1 %write_flag354_1_load, i1 %write_flag354_1_load, i1 %write_flag354_1_load, i1 %write_flag354_1_load, i1 %write_flag354_1_load, i1 %write_flag354_1_load, i1 %write_flag354_1_load, i1 %write_flag354_1_load, i1 %write_flag354_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag354_3"/></StgValue>
</operation>

<operation id="1595" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch7.i.i.i:52 %weight_regfile_7_5118_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_7_5118_i_1_load_1, i8 %weight_regfile_7_5118_i_1_load_1, i8 %weight_regfile_7_5118_i_1_load_1, i8 %weight_regfile_7_5118_i_1_load_1, i8 %weight_regfile_7_5118_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_7_5118_i_1_load_1, i8 %weight_regfile_7_5118_i_1_load_1, i8 %weight_regfile_7_5118_i_1_load_1, i8 %weight_regfile_7_5118_i_1_load_1, i8 %weight_regfile_7_5118_i_1_load_1, i8 %weight_regfile_7_5118_i_1_load_1, i8 %weight_regfile_7_5118_i_1_load_1, i8 %weight_regfile_7_5118_i_1_load_1, i8 %weight_regfile_7_5118_i_1_load_1, i8 %weight_regfile_7_5118_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_5118_i_3"/></StgValue>
</operation>

<operation id="1596" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch7.i.i.i:53 %write_flag351_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag351_1_load, i1 %write_flag351_1_load, i1 %write_flag351_1_load, i1 %write_flag351_1_load, i1 %write_flag351_1_load, i1, i1 %write_flag351_1_load, i1 %write_flag351_1_load, i1 %write_flag351_1_load, i1 %write_flag351_1_load, i1 %write_flag351_1_load, i1 %write_flag351_1_load, i1 %write_flag351_1_load, i1 %write_flag351_1_load, i1 %write_flag351_1_load, i1 %write_flag351_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag351_3"/></StgValue>
</operation>

<operation id="1597" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch7.i.i.i:54 %weight_regfile_7_4117_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_7_4117_i_1_load_1, i8 %weight_regfile_7_4117_i_1_load_1, i8 %weight_regfile_7_4117_i_1_load_1, i8 %weight_regfile_7_4117_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_7_4117_i_1_load_1, i8 %weight_regfile_7_4117_i_1_load_1, i8 %weight_regfile_7_4117_i_1_load_1, i8 %weight_regfile_7_4117_i_1_load_1, i8 %weight_regfile_7_4117_i_1_load_1, i8 %weight_regfile_7_4117_i_1_load_1, i8 %weight_regfile_7_4117_i_1_load_1, i8 %weight_regfile_7_4117_i_1_load_1, i8 %weight_regfile_7_4117_i_1_load_1, i8 %weight_regfile_7_4117_i_1_load_1, i8 %weight_regfile_7_4117_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_4117_i_3"/></StgValue>
</operation>

<operation id="1598" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch7.i.i.i:55 %write_flag348_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag348_1_load, i1 %write_flag348_1_load, i1 %write_flag348_1_load, i1 %write_flag348_1_load, i1, i1 %write_flag348_1_load, i1 %write_flag348_1_load, i1 %write_flag348_1_load, i1 %write_flag348_1_load, i1 %write_flag348_1_load, i1 %write_flag348_1_load, i1 %write_flag348_1_load, i1 %write_flag348_1_load, i1 %write_flag348_1_load, i1 %write_flag348_1_load, i1 %write_flag348_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag348_3"/></StgValue>
</operation>

<operation id="1599" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch7.i.i.i:56 %weight_regfile_7_3116_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_7_3116_i_1_load_1, i8 %weight_regfile_7_3116_i_1_load_1, i8 %weight_regfile_7_3116_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_7_3116_i_1_load_1, i8 %weight_regfile_7_3116_i_1_load_1, i8 %weight_regfile_7_3116_i_1_load_1, i8 %weight_regfile_7_3116_i_1_load_1, i8 %weight_regfile_7_3116_i_1_load_1, i8 %weight_regfile_7_3116_i_1_load_1, i8 %weight_regfile_7_3116_i_1_load_1, i8 %weight_regfile_7_3116_i_1_load_1, i8 %weight_regfile_7_3116_i_1_load_1, i8 %weight_regfile_7_3116_i_1_load_1, i8 %weight_regfile_7_3116_i_1_load_1, i8 %weight_regfile_7_3116_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_3116_i_3"/></StgValue>
</operation>

<operation id="1600" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch7.i.i.i:57 %write_flag345_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag345_1_load, i1 %write_flag345_1_load, i1 %write_flag345_1_load, i1, i1 %write_flag345_1_load, i1 %write_flag345_1_load, i1 %write_flag345_1_load, i1 %write_flag345_1_load, i1 %write_flag345_1_load, i1 %write_flag345_1_load, i1 %write_flag345_1_load, i1 %write_flag345_1_load, i1 %write_flag345_1_load, i1 %write_flag345_1_load, i1 %write_flag345_1_load, i1 %write_flag345_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag345_3"/></StgValue>
</operation>

<operation id="1601" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch7.i.i.i:58 %weight_regfile_7_2115_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_7_2115_i_1_load_1, i8 %weight_regfile_7_2115_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_7_2115_i_1_load_1, i8 %weight_regfile_7_2115_i_1_load_1, i8 %weight_regfile_7_2115_i_1_load_1, i8 %weight_regfile_7_2115_i_1_load_1, i8 %weight_regfile_7_2115_i_1_load_1, i8 %weight_regfile_7_2115_i_1_load_1, i8 %weight_regfile_7_2115_i_1_load_1, i8 %weight_regfile_7_2115_i_1_load_1, i8 %weight_regfile_7_2115_i_1_load_1, i8 %weight_regfile_7_2115_i_1_load_1, i8 %weight_regfile_7_2115_i_1_load_1, i8 %weight_regfile_7_2115_i_1_load_1, i8 %weight_regfile_7_2115_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_2115_i_3"/></StgValue>
</operation>

<operation id="1602" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch7.i.i.i:59 %write_flag342_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag342_1_load, i1 %write_flag342_1_load, i1, i1 %write_flag342_1_load, i1 %write_flag342_1_load, i1 %write_flag342_1_load, i1 %write_flag342_1_load, i1 %write_flag342_1_load, i1 %write_flag342_1_load, i1 %write_flag342_1_load, i1 %write_flag342_1_load, i1 %write_flag342_1_load, i1 %write_flag342_1_load, i1 %write_flag342_1_load, i1 %write_flag342_1_load, i1 %write_flag342_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag342_3"/></StgValue>
</operation>

<operation id="1603" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch7.i.i.i:60 %weight_regfile_7_1114_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_7_1114_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_7_1114_i_1_load_1, i8 %weight_regfile_7_1114_i_1_load_1, i8 %weight_regfile_7_1114_i_1_load_1, i8 %weight_regfile_7_1114_i_1_load_1, i8 %weight_regfile_7_1114_i_1_load_1, i8 %weight_regfile_7_1114_i_1_load_1, i8 %weight_regfile_7_1114_i_1_load_1, i8 %weight_regfile_7_1114_i_1_load_1, i8 %weight_regfile_7_1114_i_1_load_1, i8 %weight_regfile_7_1114_i_1_load_1, i8 %weight_regfile_7_1114_i_1_load_1, i8 %weight_regfile_7_1114_i_1_load_1, i8 %weight_regfile_7_1114_i_1_load_1, i8 %weight_regfile_7_1114_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_1114_i_3"/></StgValue>
</operation>

<operation id="1604" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch7.i.i.i:61 %write_flag339_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag339_1_load, i1, i1 %write_flag339_1_load, i1 %write_flag339_1_load, i1 %write_flag339_1_load, i1 %write_flag339_1_load, i1 %write_flag339_1_load, i1 %write_flag339_1_load, i1 %write_flag339_1_load, i1 %write_flag339_1_load, i1 %write_flag339_1_load, i1 %write_flag339_1_load, i1 %write_flag339_1_load, i1 %write_flag339_1_load, i1 %write_flag339_1_load, i1 %write_flag339_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag339_3"/></StgValue>
</operation>

<operation id="1605" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch7.i.i.i:62 %weight_regfile_7_0113_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_0_67_i, i8 %weight_regfile_7_0113_i_1_load_1, i8 %weight_regfile_7_0113_i_1_load_1, i8 %weight_regfile_7_0113_i_1_load_1, i8 %weight_regfile_7_0113_i_1_load_1, i8 %weight_regfile_7_0113_i_1_load_1, i8 %weight_regfile_7_0113_i_1_load_1, i8 %weight_regfile_7_0113_i_1_load_1, i8 %weight_regfile_7_0113_i_1_load_1, i8 %weight_regfile_7_0113_i_1_load_1, i8 %weight_regfile_7_0113_i_1_load_1, i8 %weight_regfile_7_0113_i_1_load_1, i8 %weight_regfile_7_0113_i_1_load_1, i8 %weight_regfile_7_0113_i_1_load_1, i8 %weight_regfile_7_0113_i_1_load_1, i8 %weight_regfile_7_0113_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_0113_i_3"/></StgValue>
</operation>

<operation id="1606" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch7.i.i.i:63 %write_flag336_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1, i1 %write_flag336_1_load, i1 %write_flag336_1_load, i1 %write_flag336_1_load, i1 %write_flag336_1_load, i1 %write_flag336_1_load, i1 %write_flag336_1_load, i1 %write_flag336_1_load, i1 %write_flag336_1_load, i1 %write_flag336_1_load, i1 %write_flag336_1_load, i1 %write_flag336_1_load, i1 %write_flag336_1_load, i1 %write_flag336_1_load, i1 %write_flag336_1_load, i1 %write_flag336_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag336_3"/></StgValue>
</operation>

<operation id="1607" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch7.i.i.i:64 %store_ln74 = store i1 %write_flag336_3, i1 %write_flag336_1, i1 %write_flag336_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1608" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch7.i.i.i:65 %store_ln74 = store i8 %weight_regfile_7_0113_i_3, i8 %weight_regfile_7_0113_i_1, i8 %weight_regfile_7_0113_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1609" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch7.i.i.i:66 %store_ln74 = store i1 %write_flag339_3, i1 %write_flag339_1, i1 %write_flag339_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1610" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch7.i.i.i:67 %store_ln74 = store i8 %weight_regfile_7_1114_i_3, i8 %weight_regfile_7_1114_i_1, i8 %weight_regfile_7_1114_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1611" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch7.i.i.i:68 %store_ln74 = store i1 %write_flag342_3, i1 %write_flag342_1, i1 %write_flag342_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1612" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch7.i.i.i:69 %store_ln74 = store i8 %weight_regfile_7_2115_i_3, i8 %weight_regfile_7_2115_i_1, i8 %weight_regfile_7_2115_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1613" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch7.i.i.i:70 %store_ln74 = store i1 %write_flag345_3, i1 %write_flag345_1, i1 %write_flag345_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1614" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch7.i.i.i:71 %store_ln74 = store i8 %weight_regfile_7_3116_i_3, i8 %weight_regfile_7_3116_i_1, i8 %weight_regfile_7_3116_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1615" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch7.i.i.i:72 %store_ln74 = store i1 %write_flag348_3, i1 %write_flag348_1, i1 %write_flag348_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1616" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch7.i.i.i:73 %store_ln74 = store i8 %weight_regfile_7_4117_i_3, i8 %weight_regfile_7_4117_i_1, i8 %weight_regfile_7_4117_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1617" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch7.i.i.i:74 %store_ln74 = store i1 %write_flag351_3, i1 %write_flag351_1, i1 %write_flag351_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1618" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch7.i.i.i:75 %store_ln74 = store i8 %weight_regfile_7_5118_i_3, i8 %weight_regfile_7_5118_i_1, i8 %weight_regfile_7_5118_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1619" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch7.i.i.i:76 %store_ln74 = store i1 %write_flag354_3, i1 %write_flag354_1, i1 %write_flag354_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1620" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch7.i.i.i:77 %store_ln74 = store i8 %weight_regfile_7_6119_i_3, i8 %weight_regfile_7_6119_i_1, i8 %weight_regfile_7_6119_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1621" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch7.i.i.i:78 %store_ln74 = store i1 %write_flag357_3, i1 %write_flag357_1, i1 %write_flag357_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1622" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch7.i.i.i:79 %store_ln74 = store i8 %weight_regfile_7_7120_i_3, i8 %weight_regfile_7_7120_i_1, i8 %weight_regfile_7_7120_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1623" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch7.i.i.i:80 %store_ln74 = store i1 %write_flag360_3, i1 %write_flag360_1, i1 %write_flag360_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1624" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch7.i.i.i:81 %store_ln74 = store i8 %weight_regfile_7_8121_i_3, i8 %weight_regfile_7_8121_i_1, i8 %weight_regfile_7_8121_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1625" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch7.i.i.i:82 %store_ln74 = store i1 %write_flag363_3, i1 %write_flag363_1, i1 %write_flag363_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1626" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch7.i.i.i:83 %store_ln74 = store i8 %weight_regfile_7_15128_i_3, i8 %weight_regfile_7_15128_i_1, i8 %weight_regfile_7_15128_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1627" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch7.i.i.i:84 %store_ln74 = store i1 %write_flag381_3, i1 %write_flag381_1, i1 %write_flag381_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1628" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch7.i.i.i:85 %store_ln74 = store i8 %weight_regfile_7_14127_i_3, i8 %weight_regfile_7_14127_i_1, i8 %weight_regfile_7_14127_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1629" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch7.i.i.i:86 %store_ln74 = store i1 %write_flag378_3, i1 %write_flag378_1, i1 %write_flag378_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1630" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch7.i.i.i:87 %store_ln74 = store i8 %weight_regfile_7_13126_i_3, i8 %weight_regfile_7_13126_i_1, i8 %weight_regfile_7_13126_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1631" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch7.i.i.i:88 %store_ln74 = store i1 %write_flag375_3, i1 %write_flag375_1, i1 %write_flag375_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1632" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch7.i.i.i:89 %store_ln74 = store i8 %weight_regfile_7_12125_i_3, i8 %weight_regfile_7_12125_i_1, i8 %weight_regfile_7_12125_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1633" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch7.i.i.i:90 %store_ln74 = store i1 %write_flag372_3, i1 %write_flag372_1, i1 %write_flag372_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1634" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch7.i.i.i:91 %store_ln74 = store i8 %weight_regfile_7_11124_i_3, i8 %weight_regfile_7_11124_i_1, i8 %weight_regfile_7_11124_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1635" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch7.i.i.i:92 %store_ln74 = store i1 %write_flag369_3, i1 %write_flag369_1, i1 %write_flag369_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1636" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch7.i.i.i:93 %store_ln74 = store i8 %weight_regfile_7_10123_i_3, i8 %weight_regfile_7_10123_i_1, i8 %weight_regfile_7_10123_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1637" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch7.i.i.i:94 %store_ln74 = store i1 %write_flag366_3, i1 %write_flag366_1, i1 %write_flag366_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1638" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch7.i.i.i:95 %store_ln74 = store i8 %weight_regfile_7_9122_i_3, i8 %weight_regfile_7_9122_i_1, i8 %weight_regfile_7_9122_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1639" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="0" op_0_bw="0">
<![CDATA[
branch7.i.i.i:96 %br_ln74 = br void %bb.split33.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="1640" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="8" op_0_bw="8">
<![CDATA[
branch6.i.i.i:0 %weight_regfile_6_15112_i_1_load_1 = load i8 %weight_regfile_6_15112_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_15112_i_1_load_1"/></StgValue>
</operation>

<operation id="1641" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch6.i.i.i:1 %write_flag333_1_load = load i1 %write_flag333_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag333_1_load"/></StgValue>
</operation>

<operation id="1642" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="8" op_0_bw="8">
<![CDATA[
branch6.i.i.i:2 %weight_regfile_6_14111_i_1_load_1 = load i8 %weight_regfile_6_14111_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_14111_i_1_load_1"/></StgValue>
</operation>

<operation id="1643" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch6.i.i.i:3 %write_flag330_1_load = load i1 %write_flag330_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag330_1_load"/></StgValue>
</operation>

<operation id="1644" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="8" op_0_bw="8">
<![CDATA[
branch6.i.i.i:4 %weight_regfile_6_13110_i_1_load_1 = load i8 %weight_regfile_6_13110_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_13110_i_1_load_1"/></StgValue>
</operation>

<operation id="1645" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch6.i.i.i:5 %write_flag327_1_load = load i1 %write_flag327_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag327_1_load"/></StgValue>
</operation>

<operation id="1646" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="8" op_0_bw="8">
<![CDATA[
branch6.i.i.i:6 %weight_regfile_6_12109_i_1_load_1 = load i8 %weight_regfile_6_12109_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_12109_i_1_load_1"/></StgValue>
</operation>

<operation id="1647" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch6.i.i.i:7 %write_flag324_1_load = load i1 %write_flag324_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag324_1_load"/></StgValue>
</operation>

<operation id="1648" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="8" op_0_bw="8">
<![CDATA[
branch6.i.i.i:8 %weight_regfile_6_11108_i_1_load_1 = load i8 %weight_regfile_6_11108_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_11108_i_1_load_1"/></StgValue>
</operation>

<operation id="1649" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch6.i.i.i:9 %write_flag321_1_load = load i1 %write_flag321_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag321_1_load"/></StgValue>
</operation>

<operation id="1650" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="8" op_0_bw="8">
<![CDATA[
branch6.i.i.i:10 %weight_regfile_6_10107_i_1_load_1 = load i8 %weight_regfile_6_10107_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_10107_i_1_load_1"/></StgValue>
</operation>

<operation id="1651" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch6.i.i.i:11 %write_flag318_1_load = load i1 %write_flag318_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag318_1_load"/></StgValue>
</operation>

<operation id="1652" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="8" op_0_bw="8">
<![CDATA[
branch6.i.i.i:12 %weight_regfile_6_9106_i_1_load_1 = load i8 %weight_regfile_6_9106_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_9106_i_1_load_1"/></StgValue>
</operation>

<operation id="1653" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch6.i.i.i:13 %write_flag315_1_load = load i1 %write_flag315_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag315_1_load"/></StgValue>
</operation>

<operation id="1654" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="8" op_0_bw="8">
<![CDATA[
branch6.i.i.i:14 %weight_regfile_6_8105_i_1_load_1 = load i8 %weight_regfile_6_8105_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_8105_i_1_load_1"/></StgValue>
</operation>

<operation id="1655" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch6.i.i.i:15 %write_flag312_1_load = load i1 %write_flag312_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag312_1_load"/></StgValue>
</operation>

<operation id="1656" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="8" op_0_bw="8">
<![CDATA[
branch6.i.i.i:16 %weight_regfile_6_7104_i_1_load_1 = load i8 %weight_regfile_6_7104_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_7104_i_1_load_1"/></StgValue>
</operation>

<operation id="1657" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch6.i.i.i:17 %write_flag288_1_load = load i1 %write_flag288_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag288_1_load"/></StgValue>
</operation>

<operation id="1658" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch6.i.i.i:18 %write_flag309_1_load = load i1 %write_flag309_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag309_1_load"/></StgValue>
</operation>

<operation id="1659" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="8" op_0_bw="8">
<![CDATA[
branch6.i.i.i:19 %weight_regfile_6_6103_i_1_load_1 = load i8 %weight_regfile_6_6103_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_6103_i_1_load_1"/></StgValue>
</operation>

<operation id="1660" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="8" op_0_bw="8">
<![CDATA[
branch6.i.i.i:20 %weight_regfile_6_097_i_1_load_1 = load i8 %weight_regfile_6_097_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_097_i_1_load_1"/></StgValue>
</operation>

<operation id="1661" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch6.i.i.i:21 %write_flag306_1_load = load i1 %write_flag306_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag306_1_load"/></StgValue>
</operation>

<operation id="1662" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="8" op_0_bw="8">
<![CDATA[
branch6.i.i.i:22 %weight_regfile_6_5102_i_1_load_1 = load i8 %weight_regfile_6_5102_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_5102_i_1_load_1"/></StgValue>
</operation>

<operation id="1663" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch6.i.i.i:23 %write_flag291_1_load = load i1 %write_flag291_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag291_1_load"/></StgValue>
</operation>

<operation id="1664" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch6.i.i.i:24 %write_flag303_1_load = load i1 %write_flag303_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag303_1_load"/></StgValue>
</operation>

<operation id="1665" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="8" op_0_bw="8">
<![CDATA[
branch6.i.i.i:25 %weight_regfile_6_4101_i_1_load_1 = load i8 %weight_regfile_6_4101_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_4101_i_1_load_1"/></StgValue>
</operation>

<operation id="1666" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="8" op_0_bw="8">
<![CDATA[
branch6.i.i.i:26 %weight_regfile_6_198_i_1_load_1 = load i8 %weight_regfile_6_198_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_198_i_1_load_1"/></StgValue>
</operation>

<operation id="1667" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch6.i.i.i:27 %write_flag300_1_load = load i1 %write_flag300_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag300_1_load"/></StgValue>
</operation>

<operation id="1668" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="8" op_0_bw="8">
<![CDATA[
branch6.i.i.i:28 %weight_regfile_6_3100_i_1_load_1 = load i8 %weight_regfile_6_3100_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_3100_i_1_load_1"/></StgValue>
</operation>

<operation id="1669" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch6.i.i.i:29 %write_flag294_1_load = load i1 %write_flag294_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag294_1_load"/></StgValue>
</operation>

<operation id="1670" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch6.i.i.i:30 %write_flag297_1_load = load i1 %write_flag297_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag297_1_load"/></StgValue>
</operation>

<operation id="1671" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="8" op_0_bw="8">
<![CDATA[
branch6.i.i.i:31 %weight_regfile_6_299_i_1_load_1 = load i8 %weight_regfile_6_299_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_299_i_1_load_1"/></StgValue>
</operation>

<operation id="1672" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch6.i.i.i:32 %weight_regfile_6_15112_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_6_15112_i_1_load_1, i8 %weight_regfile_6_15112_i_1_load_1, i8 %weight_regfile_6_15112_i_1_load_1, i8 %weight_regfile_6_15112_i_1_load_1, i8 %weight_regfile_6_15112_i_1_load_1, i8 %weight_regfile_6_15112_i_1_load_1, i8 %weight_regfile_6_15112_i_1_load_1, i8 %weight_regfile_6_15112_i_1_load_1, i8 %weight_regfile_6_15112_i_1_load_1, i8 %weight_regfile_6_15112_i_1_load_1, i8 %weight_regfile_6_15112_i_1_load_1, i8 %weight_regfile_6_15112_i_1_load_1, i8 %weight_regfile_6_15112_i_1_load_1, i8 %weight_regfile_6_15112_i_1_load_1, i8 %weight_regfile_6_15112_i_1_load_1, i8 %weight_regfile_0_67_i, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_15112_i_3"/></StgValue>
</operation>

<operation id="1673" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch6.i.i.i:33 %write_flag333_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag333_1_load, i1 %write_flag333_1_load, i1 %write_flag333_1_load, i1 %write_flag333_1_load, i1 %write_flag333_1_load, i1 %write_flag333_1_load, i1 %write_flag333_1_load, i1 %write_flag333_1_load, i1 %write_flag333_1_load, i1 %write_flag333_1_load, i1 %write_flag333_1_load, i1 %write_flag333_1_load, i1 %write_flag333_1_load, i1 %write_flag333_1_load, i1 %write_flag333_1_load, i1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag333_3"/></StgValue>
</operation>

<operation id="1674" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch6.i.i.i:34 %weight_regfile_6_14111_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_6_14111_i_1_load_1, i8 %weight_regfile_6_14111_i_1_load_1, i8 %weight_regfile_6_14111_i_1_load_1, i8 %weight_regfile_6_14111_i_1_load_1, i8 %weight_regfile_6_14111_i_1_load_1, i8 %weight_regfile_6_14111_i_1_load_1, i8 %weight_regfile_6_14111_i_1_load_1, i8 %weight_regfile_6_14111_i_1_load_1, i8 %weight_regfile_6_14111_i_1_load_1, i8 %weight_regfile_6_14111_i_1_load_1, i8 %weight_regfile_6_14111_i_1_load_1, i8 %weight_regfile_6_14111_i_1_load_1, i8 %weight_regfile_6_14111_i_1_load_1, i8 %weight_regfile_6_14111_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_6_14111_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_14111_i_3"/></StgValue>
</operation>

<operation id="1675" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch6.i.i.i:35 %write_flag330_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag330_1_load, i1 %write_flag330_1_load, i1 %write_flag330_1_load, i1 %write_flag330_1_load, i1 %write_flag330_1_load, i1 %write_flag330_1_load, i1 %write_flag330_1_load, i1 %write_flag330_1_load, i1 %write_flag330_1_load, i1 %write_flag330_1_load, i1 %write_flag330_1_load, i1 %write_flag330_1_load, i1 %write_flag330_1_load, i1 %write_flag330_1_load, i1, i1 %write_flag330_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag330_3"/></StgValue>
</operation>

<operation id="1676" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch6.i.i.i:36 %weight_regfile_6_13110_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_6_13110_i_1_load_1, i8 %weight_regfile_6_13110_i_1_load_1, i8 %weight_regfile_6_13110_i_1_load_1, i8 %weight_regfile_6_13110_i_1_load_1, i8 %weight_regfile_6_13110_i_1_load_1, i8 %weight_regfile_6_13110_i_1_load_1, i8 %weight_regfile_6_13110_i_1_load_1, i8 %weight_regfile_6_13110_i_1_load_1, i8 %weight_regfile_6_13110_i_1_load_1, i8 %weight_regfile_6_13110_i_1_load_1, i8 %weight_regfile_6_13110_i_1_load_1, i8 %weight_regfile_6_13110_i_1_load_1, i8 %weight_regfile_6_13110_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_6_13110_i_1_load_1, i8 %weight_regfile_6_13110_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_13110_i_3"/></StgValue>
</operation>

<operation id="1677" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch6.i.i.i:37 %write_flag327_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag327_1_load, i1 %write_flag327_1_load, i1 %write_flag327_1_load, i1 %write_flag327_1_load, i1 %write_flag327_1_load, i1 %write_flag327_1_load, i1 %write_flag327_1_load, i1 %write_flag327_1_load, i1 %write_flag327_1_load, i1 %write_flag327_1_load, i1 %write_flag327_1_load, i1 %write_flag327_1_load, i1 %write_flag327_1_load, i1, i1 %write_flag327_1_load, i1 %write_flag327_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag327_3"/></StgValue>
</operation>

<operation id="1678" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch6.i.i.i:38 %weight_regfile_6_12109_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_6_12109_i_1_load_1, i8 %weight_regfile_6_12109_i_1_load_1, i8 %weight_regfile_6_12109_i_1_load_1, i8 %weight_regfile_6_12109_i_1_load_1, i8 %weight_regfile_6_12109_i_1_load_1, i8 %weight_regfile_6_12109_i_1_load_1, i8 %weight_regfile_6_12109_i_1_load_1, i8 %weight_regfile_6_12109_i_1_load_1, i8 %weight_regfile_6_12109_i_1_load_1, i8 %weight_regfile_6_12109_i_1_load_1, i8 %weight_regfile_6_12109_i_1_load_1, i8 %weight_regfile_6_12109_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_6_12109_i_1_load_1, i8 %weight_regfile_6_12109_i_1_load_1, i8 %weight_regfile_6_12109_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_12109_i_3"/></StgValue>
</operation>

<operation id="1679" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch6.i.i.i:39 %write_flag324_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag324_1_load, i1 %write_flag324_1_load, i1 %write_flag324_1_load, i1 %write_flag324_1_load, i1 %write_flag324_1_load, i1 %write_flag324_1_load, i1 %write_flag324_1_load, i1 %write_flag324_1_load, i1 %write_flag324_1_load, i1 %write_flag324_1_load, i1 %write_flag324_1_load, i1 %write_flag324_1_load, i1, i1 %write_flag324_1_load, i1 %write_flag324_1_load, i1 %write_flag324_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag324_3"/></StgValue>
</operation>

<operation id="1680" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch6.i.i.i:40 %weight_regfile_6_11108_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_6_11108_i_1_load_1, i8 %weight_regfile_6_11108_i_1_load_1, i8 %weight_regfile_6_11108_i_1_load_1, i8 %weight_regfile_6_11108_i_1_load_1, i8 %weight_regfile_6_11108_i_1_load_1, i8 %weight_regfile_6_11108_i_1_load_1, i8 %weight_regfile_6_11108_i_1_load_1, i8 %weight_regfile_6_11108_i_1_load_1, i8 %weight_regfile_6_11108_i_1_load_1, i8 %weight_regfile_6_11108_i_1_load_1, i8 %weight_regfile_6_11108_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_6_11108_i_1_load_1, i8 %weight_regfile_6_11108_i_1_load_1, i8 %weight_regfile_6_11108_i_1_load_1, i8 %weight_regfile_6_11108_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_11108_i_3"/></StgValue>
</operation>

<operation id="1681" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch6.i.i.i:41 %write_flag321_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag321_1_load, i1 %write_flag321_1_load, i1 %write_flag321_1_load, i1 %write_flag321_1_load, i1 %write_flag321_1_load, i1 %write_flag321_1_load, i1 %write_flag321_1_load, i1 %write_flag321_1_load, i1 %write_flag321_1_load, i1 %write_flag321_1_load, i1 %write_flag321_1_load, i1, i1 %write_flag321_1_load, i1 %write_flag321_1_load, i1 %write_flag321_1_load, i1 %write_flag321_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag321_3"/></StgValue>
</operation>

<operation id="1682" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch6.i.i.i:42 %weight_regfile_6_10107_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_6_10107_i_1_load_1, i8 %weight_regfile_6_10107_i_1_load_1, i8 %weight_regfile_6_10107_i_1_load_1, i8 %weight_regfile_6_10107_i_1_load_1, i8 %weight_regfile_6_10107_i_1_load_1, i8 %weight_regfile_6_10107_i_1_load_1, i8 %weight_regfile_6_10107_i_1_load_1, i8 %weight_regfile_6_10107_i_1_load_1, i8 %weight_regfile_6_10107_i_1_load_1, i8 %weight_regfile_6_10107_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_6_10107_i_1_load_1, i8 %weight_regfile_6_10107_i_1_load_1, i8 %weight_regfile_6_10107_i_1_load_1, i8 %weight_regfile_6_10107_i_1_load_1, i8 %weight_regfile_6_10107_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_10107_i_3"/></StgValue>
</operation>

<operation id="1683" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch6.i.i.i:43 %write_flag318_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag318_1_load, i1 %write_flag318_1_load, i1 %write_flag318_1_load, i1 %write_flag318_1_load, i1 %write_flag318_1_load, i1 %write_flag318_1_load, i1 %write_flag318_1_load, i1 %write_flag318_1_load, i1 %write_flag318_1_load, i1 %write_flag318_1_load, i1, i1 %write_flag318_1_load, i1 %write_flag318_1_load, i1 %write_flag318_1_load, i1 %write_flag318_1_load, i1 %write_flag318_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag318_3"/></StgValue>
</operation>

<operation id="1684" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch6.i.i.i:44 %weight_regfile_6_9106_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_6_9106_i_1_load_1, i8 %weight_regfile_6_9106_i_1_load_1, i8 %weight_regfile_6_9106_i_1_load_1, i8 %weight_regfile_6_9106_i_1_load_1, i8 %weight_regfile_6_9106_i_1_load_1, i8 %weight_regfile_6_9106_i_1_load_1, i8 %weight_regfile_6_9106_i_1_load_1, i8 %weight_regfile_6_9106_i_1_load_1, i8 %weight_regfile_6_9106_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_6_9106_i_1_load_1, i8 %weight_regfile_6_9106_i_1_load_1, i8 %weight_regfile_6_9106_i_1_load_1, i8 %weight_regfile_6_9106_i_1_load_1, i8 %weight_regfile_6_9106_i_1_load_1, i8 %weight_regfile_6_9106_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_9106_i_3"/></StgValue>
</operation>

<operation id="1685" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch6.i.i.i:45 %write_flag315_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag315_1_load, i1 %write_flag315_1_load, i1 %write_flag315_1_load, i1 %write_flag315_1_load, i1 %write_flag315_1_load, i1 %write_flag315_1_load, i1 %write_flag315_1_load, i1 %write_flag315_1_load, i1 %write_flag315_1_load, i1, i1 %write_flag315_1_load, i1 %write_flag315_1_load, i1 %write_flag315_1_load, i1 %write_flag315_1_load, i1 %write_flag315_1_load, i1 %write_flag315_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag315_3"/></StgValue>
</operation>

<operation id="1686" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch6.i.i.i:46 %weight_regfile_6_8105_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_6_8105_i_1_load_1, i8 %weight_regfile_6_8105_i_1_load_1, i8 %weight_regfile_6_8105_i_1_load_1, i8 %weight_regfile_6_8105_i_1_load_1, i8 %weight_regfile_6_8105_i_1_load_1, i8 %weight_regfile_6_8105_i_1_load_1, i8 %weight_regfile_6_8105_i_1_load_1, i8 %weight_regfile_6_8105_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_6_8105_i_1_load_1, i8 %weight_regfile_6_8105_i_1_load_1, i8 %weight_regfile_6_8105_i_1_load_1, i8 %weight_regfile_6_8105_i_1_load_1, i8 %weight_regfile_6_8105_i_1_load_1, i8 %weight_regfile_6_8105_i_1_load_1, i8 %weight_regfile_6_8105_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_8105_i_3"/></StgValue>
</operation>

<operation id="1687" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch6.i.i.i:47 %write_flag312_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag312_1_load, i1 %write_flag312_1_load, i1 %write_flag312_1_load, i1 %write_flag312_1_load, i1 %write_flag312_1_load, i1 %write_flag312_1_load, i1 %write_flag312_1_load, i1 %write_flag312_1_load, i1, i1 %write_flag312_1_load, i1 %write_flag312_1_load, i1 %write_flag312_1_load, i1 %write_flag312_1_load, i1 %write_flag312_1_load, i1 %write_flag312_1_load, i1 %write_flag312_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag312_3"/></StgValue>
</operation>

<operation id="1688" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch6.i.i.i:48 %weight_regfile_6_7104_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_6_7104_i_1_load_1, i8 %weight_regfile_6_7104_i_1_load_1, i8 %weight_regfile_6_7104_i_1_load_1, i8 %weight_regfile_6_7104_i_1_load_1, i8 %weight_regfile_6_7104_i_1_load_1, i8 %weight_regfile_6_7104_i_1_load_1, i8 %weight_regfile_6_7104_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_6_7104_i_1_load_1, i8 %weight_regfile_6_7104_i_1_load_1, i8 %weight_regfile_6_7104_i_1_load_1, i8 %weight_regfile_6_7104_i_1_load_1, i8 %weight_regfile_6_7104_i_1_load_1, i8 %weight_regfile_6_7104_i_1_load_1, i8 %weight_regfile_6_7104_i_1_load_1, i8 %weight_regfile_6_7104_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_7104_i_3"/></StgValue>
</operation>

<operation id="1689" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch6.i.i.i:49 %write_flag288_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1, i1 %write_flag288_1_load, i1 %write_flag288_1_load, i1 %write_flag288_1_load, i1 %write_flag288_1_load, i1 %write_flag288_1_load, i1 %write_flag288_1_load, i1 %write_flag288_1_load, i1 %write_flag288_1_load, i1 %write_flag288_1_load, i1 %write_flag288_1_load, i1 %write_flag288_1_load, i1 %write_flag288_1_load, i1 %write_flag288_1_load, i1 %write_flag288_1_load, i1 %write_flag288_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag288_3"/></StgValue>
</operation>

<operation id="1690" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch6.i.i.i:50 %write_flag309_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag309_1_load, i1 %write_flag309_1_load, i1 %write_flag309_1_load, i1 %write_flag309_1_load, i1 %write_flag309_1_load, i1 %write_flag309_1_load, i1 %write_flag309_1_load, i1, i1 %write_flag309_1_load, i1 %write_flag309_1_load, i1 %write_flag309_1_load, i1 %write_flag309_1_load, i1 %write_flag309_1_load, i1 %write_flag309_1_load, i1 %write_flag309_1_load, i1 %write_flag309_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag309_3"/></StgValue>
</operation>

<operation id="1691" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch6.i.i.i:51 %weight_regfile_6_6103_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_6_6103_i_1_load_1, i8 %weight_regfile_6_6103_i_1_load_1, i8 %weight_regfile_6_6103_i_1_load_1, i8 %weight_regfile_6_6103_i_1_load_1, i8 %weight_regfile_6_6103_i_1_load_1, i8 %weight_regfile_6_6103_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_6_6103_i_1_load_1, i8 %weight_regfile_6_6103_i_1_load_1, i8 %weight_regfile_6_6103_i_1_load_1, i8 %weight_regfile_6_6103_i_1_load_1, i8 %weight_regfile_6_6103_i_1_load_1, i8 %weight_regfile_6_6103_i_1_load_1, i8 %weight_regfile_6_6103_i_1_load_1, i8 %weight_regfile_6_6103_i_1_load_1, i8 %weight_regfile_6_6103_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_6103_i_3"/></StgValue>
</operation>

<operation id="1692" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch6.i.i.i:52 %weight_regfile_6_097_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_0_67_i, i8 %weight_regfile_6_097_i_1_load_1, i8 %weight_regfile_6_097_i_1_load_1, i8 %weight_regfile_6_097_i_1_load_1, i8 %weight_regfile_6_097_i_1_load_1, i8 %weight_regfile_6_097_i_1_load_1, i8 %weight_regfile_6_097_i_1_load_1, i8 %weight_regfile_6_097_i_1_load_1, i8 %weight_regfile_6_097_i_1_load_1, i8 %weight_regfile_6_097_i_1_load_1, i8 %weight_regfile_6_097_i_1_load_1, i8 %weight_regfile_6_097_i_1_load_1, i8 %weight_regfile_6_097_i_1_load_1, i8 %weight_regfile_6_097_i_1_load_1, i8 %weight_regfile_6_097_i_1_load_1, i8 %weight_regfile_6_097_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_097_i_3"/></StgValue>
</operation>

<operation id="1693" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch6.i.i.i:53 %write_flag306_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag306_1_load, i1 %write_flag306_1_load, i1 %write_flag306_1_load, i1 %write_flag306_1_load, i1 %write_flag306_1_load, i1 %write_flag306_1_load, i1, i1 %write_flag306_1_load, i1 %write_flag306_1_load, i1 %write_flag306_1_load, i1 %write_flag306_1_load, i1 %write_flag306_1_load, i1 %write_flag306_1_load, i1 %write_flag306_1_load, i1 %write_flag306_1_load, i1 %write_flag306_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag306_3"/></StgValue>
</operation>

<operation id="1694" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch6.i.i.i:54 %weight_regfile_6_5102_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_6_5102_i_1_load_1, i8 %weight_regfile_6_5102_i_1_load_1, i8 %weight_regfile_6_5102_i_1_load_1, i8 %weight_regfile_6_5102_i_1_load_1, i8 %weight_regfile_6_5102_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_6_5102_i_1_load_1, i8 %weight_regfile_6_5102_i_1_load_1, i8 %weight_regfile_6_5102_i_1_load_1, i8 %weight_regfile_6_5102_i_1_load_1, i8 %weight_regfile_6_5102_i_1_load_1, i8 %weight_regfile_6_5102_i_1_load_1, i8 %weight_regfile_6_5102_i_1_load_1, i8 %weight_regfile_6_5102_i_1_load_1, i8 %weight_regfile_6_5102_i_1_load_1, i8 %weight_regfile_6_5102_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_5102_i_3"/></StgValue>
</operation>

<operation id="1695" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch6.i.i.i:55 %write_flag291_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag291_1_load, i1, i1 %write_flag291_1_load, i1 %write_flag291_1_load, i1 %write_flag291_1_load, i1 %write_flag291_1_load, i1 %write_flag291_1_load, i1 %write_flag291_1_load, i1 %write_flag291_1_load, i1 %write_flag291_1_load, i1 %write_flag291_1_load, i1 %write_flag291_1_load, i1 %write_flag291_1_load, i1 %write_flag291_1_load, i1 %write_flag291_1_load, i1 %write_flag291_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag291_3"/></StgValue>
</operation>

<operation id="1696" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch6.i.i.i:56 %write_flag303_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag303_1_load, i1 %write_flag303_1_load, i1 %write_flag303_1_load, i1 %write_flag303_1_load, i1 %write_flag303_1_load, i1, i1 %write_flag303_1_load, i1 %write_flag303_1_load, i1 %write_flag303_1_load, i1 %write_flag303_1_load, i1 %write_flag303_1_load, i1 %write_flag303_1_load, i1 %write_flag303_1_load, i1 %write_flag303_1_load, i1 %write_flag303_1_load, i1 %write_flag303_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag303_3"/></StgValue>
</operation>

<operation id="1697" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch6.i.i.i:57 %weight_regfile_6_4101_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_6_4101_i_1_load_1, i8 %weight_regfile_6_4101_i_1_load_1, i8 %weight_regfile_6_4101_i_1_load_1, i8 %weight_regfile_6_4101_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_6_4101_i_1_load_1, i8 %weight_regfile_6_4101_i_1_load_1, i8 %weight_regfile_6_4101_i_1_load_1, i8 %weight_regfile_6_4101_i_1_load_1, i8 %weight_regfile_6_4101_i_1_load_1, i8 %weight_regfile_6_4101_i_1_load_1, i8 %weight_regfile_6_4101_i_1_load_1, i8 %weight_regfile_6_4101_i_1_load_1, i8 %weight_regfile_6_4101_i_1_load_1, i8 %weight_regfile_6_4101_i_1_load_1, i8 %weight_regfile_6_4101_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_4101_i_3"/></StgValue>
</operation>

<operation id="1698" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch6.i.i.i:58 %weight_regfile_6_198_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_6_198_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_6_198_i_1_load_1, i8 %weight_regfile_6_198_i_1_load_1, i8 %weight_regfile_6_198_i_1_load_1, i8 %weight_regfile_6_198_i_1_load_1, i8 %weight_regfile_6_198_i_1_load_1, i8 %weight_regfile_6_198_i_1_load_1, i8 %weight_regfile_6_198_i_1_load_1, i8 %weight_regfile_6_198_i_1_load_1, i8 %weight_regfile_6_198_i_1_load_1, i8 %weight_regfile_6_198_i_1_load_1, i8 %weight_regfile_6_198_i_1_load_1, i8 %weight_regfile_6_198_i_1_load_1, i8 %weight_regfile_6_198_i_1_load_1, i8 %weight_regfile_6_198_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_198_i_3"/></StgValue>
</operation>

<operation id="1699" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch6.i.i.i:59 %write_flag300_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag300_1_load, i1 %write_flag300_1_load, i1 %write_flag300_1_load, i1 %write_flag300_1_load, i1, i1 %write_flag300_1_load, i1 %write_flag300_1_load, i1 %write_flag300_1_load, i1 %write_flag300_1_load, i1 %write_flag300_1_load, i1 %write_flag300_1_load, i1 %write_flag300_1_load, i1 %write_flag300_1_load, i1 %write_flag300_1_load, i1 %write_flag300_1_load, i1 %write_flag300_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag300_3"/></StgValue>
</operation>

<operation id="1700" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch6.i.i.i:60 %weight_regfile_6_3100_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_6_3100_i_1_load_1, i8 %weight_regfile_6_3100_i_1_load_1, i8 %weight_regfile_6_3100_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_6_3100_i_1_load_1, i8 %weight_regfile_6_3100_i_1_load_1, i8 %weight_regfile_6_3100_i_1_load_1, i8 %weight_regfile_6_3100_i_1_load_1, i8 %weight_regfile_6_3100_i_1_load_1, i8 %weight_regfile_6_3100_i_1_load_1, i8 %weight_regfile_6_3100_i_1_load_1, i8 %weight_regfile_6_3100_i_1_load_1, i8 %weight_regfile_6_3100_i_1_load_1, i8 %weight_regfile_6_3100_i_1_load_1, i8 %weight_regfile_6_3100_i_1_load_1, i8 %weight_regfile_6_3100_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_3100_i_3"/></StgValue>
</operation>

<operation id="1701" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch6.i.i.i:61 %write_flag294_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag294_1_load, i1 %write_flag294_1_load, i1, i1 %write_flag294_1_load, i1 %write_flag294_1_load, i1 %write_flag294_1_load, i1 %write_flag294_1_load, i1 %write_flag294_1_load, i1 %write_flag294_1_load, i1 %write_flag294_1_load, i1 %write_flag294_1_load, i1 %write_flag294_1_load, i1 %write_flag294_1_load, i1 %write_flag294_1_load, i1 %write_flag294_1_load, i1 %write_flag294_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag294_3"/></StgValue>
</operation>

<operation id="1702" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch6.i.i.i:62 %write_flag297_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag297_1_load, i1 %write_flag297_1_load, i1 %write_flag297_1_load, i1, i1 %write_flag297_1_load, i1 %write_flag297_1_load, i1 %write_flag297_1_load, i1 %write_flag297_1_load, i1 %write_flag297_1_load, i1 %write_flag297_1_load, i1 %write_flag297_1_load, i1 %write_flag297_1_load, i1 %write_flag297_1_load, i1 %write_flag297_1_load, i1 %write_flag297_1_load, i1 %write_flag297_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag297_3"/></StgValue>
</operation>

<operation id="1703" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch6.i.i.i:63 %weight_regfile_6_299_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_6_299_i_1_load_1, i8 %weight_regfile_6_299_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_6_299_i_1_load_1, i8 %weight_regfile_6_299_i_1_load_1, i8 %weight_regfile_6_299_i_1_load_1, i8 %weight_regfile_6_299_i_1_load_1, i8 %weight_regfile_6_299_i_1_load_1, i8 %weight_regfile_6_299_i_1_load_1, i8 %weight_regfile_6_299_i_1_load_1, i8 %weight_regfile_6_299_i_1_load_1, i8 %weight_regfile_6_299_i_1_load_1, i8 %weight_regfile_6_299_i_1_load_1, i8 %weight_regfile_6_299_i_1_load_1, i8 %weight_regfile_6_299_i_1_load_1, i8 %weight_regfile_6_299_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_299_i_3"/></StgValue>
</operation>

<operation id="1704" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch6.i.i.i:64 %store_ln74 = store i8 %weight_regfile_6_299_i_3, i8 %weight_regfile_6_299_i_1, i8 %weight_regfile_6_299_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1705" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch6.i.i.i:65 %store_ln74 = store i1 %write_flag297_3, i1 %write_flag297_1, i1 %write_flag297_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1706" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch6.i.i.i:66 %store_ln74 = store i1 %write_flag294_3, i1 %write_flag294_1, i1 %write_flag294_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1707" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch6.i.i.i:67 %store_ln74 = store i8 %weight_regfile_6_3100_i_3, i8 %weight_regfile_6_3100_i_1, i8 %weight_regfile_6_3100_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1708" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch6.i.i.i:68 %store_ln74 = store i1 %write_flag300_3, i1 %write_flag300_1, i1 %write_flag300_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1709" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch6.i.i.i:69 %store_ln74 = store i8 %weight_regfile_6_198_i_3, i8 %weight_regfile_6_198_i_1, i8 %weight_regfile_6_198_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1710" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch6.i.i.i:70 %store_ln74 = store i8 %weight_regfile_6_4101_i_3, i8 %weight_regfile_6_4101_i_1, i8 %weight_regfile_6_4101_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1711" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch6.i.i.i:71 %store_ln74 = store i1 %write_flag303_3, i1 %write_flag303_1, i1 %write_flag303_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1712" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch6.i.i.i:72 %store_ln74 = store i1 %write_flag291_3, i1 %write_flag291_1, i1 %write_flag291_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1713" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch6.i.i.i:73 %store_ln74 = store i8 %weight_regfile_6_5102_i_3, i8 %weight_regfile_6_5102_i_1, i8 %weight_regfile_6_5102_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1714" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch6.i.i.i:74 %store_ln74 = store i1 %write_flag306_3, i1 %write_flag306_1, i1 %write_flag306_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1715" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch6.i.i.i:75 %store_ln74 = store i8 %weight_regfile_6_097_i_3, i8 %weight_regfile_6_097_i_1, i8 %weight_regfile_6_097_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1716" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch6.i.i.i:76 %store_ln74 = store i8 %weight_regfile_6_6103_i_3, i8 %weight_regfile_6_6103_i_1, i8 %weight_regfile_6_6103_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1717" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch6.i.i.i:77 %store_ln74 = store i1 %write_flag309_3, i1 %write_flag309_1, i1 %write_flag309_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1718" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch6.i.i.i:78 %store_ln74 = store i1 %write_flag288_3, i1 %write_flag288_1, i1 %write_flag288_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1719" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch6.i.i.i:79 %store_ln74 = store i8 %weight_regfile_6_7104_i_3, i8 %weight_regfile_6_7104_i_1, i8 %weight_regfile_6_7104_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1720" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch6.i.i.i:80 %store_ln74 = store i1 %write_flag312_3, i1 %write_flag312_1, i1 %write_flag312_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1721" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch6.i.i.i:81 %store_ln74 = store i8 %weight_regfile_6_8105_i_3, i8 %weight_regfile_6_8105_i_1, i8 %weight_regfile_6_8105_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1722" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch6.i.i.i:82 %store_ln74 = store i1 %write_flag315_3, i1 %write_flag315_1, i1 %write_flag315_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1723" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch6.i.i.i:83 %store_ln74 = store i8 %weight_regfile_6_9106_i_3, i8 %weight_regfile_6_9106_i_1, i8 %weight_regfile_6_9106_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1724" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch6.i.i.i:84 %store_ln74 = store i1 %write_flag318_3, i1 %write_flag318_1, i1 %write_flag318_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1725" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch6.i.i.i:85 %store_ln74 = store i8 %weight_regfile_6_10107_i_3, i8 %weight_regfile_6_10107_i_1, i8 %weight_regfile_6_10107_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1726" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch6.i.i.i:86 %store_ln74 = store i1 %write_flag321_3, i1 %write_flag321_1, i1 %write_flag321_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1727" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch6.i.i.i:87 %store_ln74 = store i8 %weight_regfile_6_11108_i_3, i8 %weight_regfile_6_11108_i_1, i8 %weight_regfile_6_11108_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1728" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch6.i.i.i:88 %store_ln74 = store i1 %write_flag324_3, i1 %write_flag324_1, i1 %write_flag324_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1729" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch6.i.i.i:89 %store_ln74 = store i8 %weight_regfile_6_12109_i_3, i8 %weight_regfile_6_12109_i_1, i8 %weight_regfile_6_12109_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1730" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch6.i.i.i:90 %store_ln74 = store i1 %write_flag327_3, i1 %write_flag327_1, i1 %write_flag327_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1731" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch6.i.i.i:91 %store_ln74 = store i8 %weight_regfile_6_13110_i_3, i8 %weight_regfile_6_13110_i_1, i8 %weight_regfile_6_13110_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1732" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch6.i.i.i:92 %store_ln74 = store i1 %write_flag330_3, i1 %write_flag330_1, i1 %write_flag330_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1733" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch6.i.i.i:93 %store_ln74 = store i8 %weight_regfile_6_14111_i_3, i8 %weight_regfile_6_14111_i_1, i8 %weight_regfile_6_14111_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1734" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch6.i.i.i:94 %store_ln74 = store i1 %write_flag333_3, i1 %write_flag333_1, i1 %write_flag333_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1735" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch6.i.i.i:95 %store_ln74 = store i8 %weight_regfile_6_15112_i_3, i8 %weight_regfile_6_15112_i_1, i8 %weight_regfile_6_15112_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1736" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="0" op_0_bw="0">
<![CDATA[
branch6.i.i.i:96 %br_ln74 = br void %bb.split33.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="1737" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="8" op_0_bw="8">
<![CDATA[
branch5.i.i.i:0 %weight_regfile_5_788_i_1_load_1 = load i8 %weight_regfile_5_788_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_788_i_1_load_1"/></StgValue>
</operation>

<operation id="1738" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch5.i.i.i:1 %write_flag264_1_load = load i1 %write_flag264_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag264_1_load"/></StgValue>
</operation>

<operation id="1739" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="8" op_0_bw="8">
<![CDATA[
branch5.i.i.i:2 %weight_regfile_5_889_i_1_load_1 = load i8 %weight_regfile_5_889_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_889_i_1_load_1"/></StgValue>
</operation>

<operation id="1740" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch5.i.i.i:3 %write_flag267_1_load = load i1 %write_flag267_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag267_1_load"/></StgValue>
</operation>

<operation id="1741" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="8" op_0_bw="8">
<![CDATA[
branch5.i.i.i:4 %weight_regfile_5_990_i_1_load_1 = load i8 %weight_regfile_5_990_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_990_i_1_load_1"/></StgValue>
</operation>

<operation id="1742" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch5.i.i.i:5 %write_flag270_1_load = load i1 %write_flag270_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag270_1_load"/></StgValue>
</operation>

<operation id="1743" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="8" op_0_bw="8">
<![CDATA[
branch5.i.i.i:6 %weight_regfile_5_1091_i_1_load_1 = load i8 %weight_regfile_5_1091_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_1091_i_1_load_1"/></StgValue>
</operation>

<operation id="1744" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch5.i.i.i:7 %write_flag273_1_load = load i1 %write_flag273_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag273_1_load"/></StgValue>
</operation>

<operation id="1745" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="8" op_0_bw="8">
<![CDATA[
branch5.i.i.i:8 %weight_regfile_5_1192_i_1_load_1 = load i8 %weight_regfile_5_1192_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_1192_i_1_load_1"/></StgValue>
</operation>

<operation id="1746" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch5.i.i.i:9 %write_flag276_1_load = load i1 %write_flag276_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag276_1_load"/></StgValue>
</operation>

<operation id="1747" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="8" op_0_bw="8">
<![CDATA[
branch5.i.i.i:10 %weight_regfile_5_1293_i_1_load_1 = load i8 %weight_regfile_5_1293_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_1293_i_1_load_1"/></StgValue>
</operation>

<operation id="1748" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch5.i.i.i:11 %write_flag279_1_load = load i1 %write_flag279_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag279_1_load"/></StgValue>
</operation>

<operation id="1749" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="8" op_0_bw="8">
<![CDATA[
branch5.i.i.i:12 %weight_regfile_5_1394_i_1_load_1 = load i8 %weight_regfile_5_1394_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_1394_i_1_load_1"/></StgValue>
</operation>

<operation id="1750" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch5.i.i.i:13 %write_flag282_1_load = load i1 %write_flag282_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag282_1_load"/></StgValue>
</operation>

<operation id="1751" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="8" op_0_bw="8">
<![CDATA[
branch5.i.i.i:14 %weight_regfile_5_1495_i_1_load_1 = load i8 %weight_regfile_5_1495_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_1495_i_1_load_1"/></StgValue>
</operation>

<operation id="1752" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch5.i.i.i:15 %write_flag285_1_load = load i1 %write_flag285_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag285_1_load"/></StgValue>
</operation>

<operation id="1753" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="8" op_0_bw="8">
<![CDATA[
branch5.i.i.i:16 %weight_regfile_5_1596_i_1_load_1 = load i8 %weight_regfile_5_1596_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_1596_i_1_load_1"/></StgValue>
</operation>

<operation id="1754" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch5.i.i.i:17 %write_flag261_1_load = load i1 %write_flag261_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag261_1_load"/></StgValue>
</operation>

<operation id="1755" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="8" op_0_bw="8">
<![CDATA[
branch5.i.i.i:18 %weight_regfile_5_687_i_1_load_1 = load i8 %weight_regfile_5_687_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_687_i_1_load_1"/></StgValue>
</operation>

<operation id="1756" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch5.i.i.i:19 %write_flag258_1_load = load i1 %write_flag258_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag258_1_load"/></StgValue>
</operation>

<operation id="1757" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="8" op_0_bw="8">
<![CDATA[
branch5.i.i.i:20 %weight_regfile_5_586_i_1_load_1 = load i8 %weight_regfile_5_586_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_586_i_1_load_1"/></StgValue>
</operation>

<operation id="1758" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch5.i.i.i:21 %write_flag255_1_load = load i1 %write_flag255_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag255_1_load"/></StgValue>
</operation>

<operation id="1759" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="8" op_0_bw="8">
<![CDATA[
branch5.i.i.i:22 %weight_regfile_5_485_i_1_load_1 = load i8 %weight_regfile_5_485_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_485_i_1_load_1"/></StgValue>
</operation>

<operation id="1760" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch5.i.i.i:23 %write_flag252_1_load = load i1 %write_flag252_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag252_1_load"/></StgValue>
</operation>

<operation id="1761" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="8" op_0_bw="8">
<![CDATA[
branch5.i.i.i:24 %weight_regfile_5_384_i_1_load_1 = load i8 %weight_regfile_5_384_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_384_i_1_load_1"/></StgValue>
</operation>

<operation id="1762" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch5.i.i.i:25 %write_flag249_1_load = load i1 %write_flag249_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag249_1_load"/></StgValue>
</operation>

<operation id="1763" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="8" op_0_bw="8">
<![CDATA[
branch5.i.i.i:26 %weight_regfile_5_283_i_1_load_1 = load i8 %weight_regfile_5_283_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_283_i_1_load_1"/></StgValue>
</operation>

<operation id="1764" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch5.i.i.i:27 %write_flag246_1_load = load i1 %write_flag246_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag246_1_load"/></StgValue>
</operation>

<operation id="1765" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="8" op_0_bw="8">
<![CDATA[
branch5.i.i.i:28 %weight_regfile_5_182_i_1_load_1 = load i8 %weight_regfile_5_182_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_182_i_1_load_1"/></StgValue>
</operation>

<operation id="1766" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch5.i.i.i:29 %write_flag243_1_load = load i1 %write_flag243_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag243_1_load"/></StgValue>
</operation>

<operation id="1767" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="8" op_0_bw="8">
<![CDATA[
branch5.i.i.i:30 %weight_regfile_5_081_i_1_load_1 = load i8 %weight_regfile_5_081_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_081_i_1_load_1"/></StgValue>
</operation>

<operation id="1768" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch5.i.i.i:31 %write_flag240_1_load = load i1 %write_flag240_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag240_1_load"/></StgValue>
</operation>

<operation id="1769" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch5.i.i.i:32 %weight_regfile_5_788_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_5_788_i_1_load_1, i8 %weight_regfile_5_788_i_1_load_1, i8 %weight_regfile_5_788_i_1_load_1, i8 %weight_regfile_5_788_i_1_load_1, i8 %weight_regfile_5_788_i_1_load_1, i8 %weight_regfile_5_788_i_1_load_1, i8 %weight_regfile_5_788_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_5_788_i_1_load_1, i8 %weight_regfile_5_788_i_1_load_1, i8 %weight_regfile_5_788_i_1_load_1, i8 %weight_regfile_5_788_i_1_load_1, i8 %weight_regfile_5_788_i_1_load_1, i8 %weight_regfile_5_788_i_1_load_1, i8 %weight_regfile_5_788_i_1_load_1, i8 %weight_regfile_5_788_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_788_i_3"/></StgValue>
</operation>

<operation id="1770" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch5.i.i.i:33 %write_flag264_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag264_1_load, i1 %write_flag264_1_load, i1 %write_flag264_1_load, i1 %write_flag264_1_load, i1 %write_flag264_1_load, i1 %write_flag264_1_load, i1 %write_flag264_1_load, i1 %write_flag264_1_load, i1, i1 %write_flag264_1_load, i1 %write_flag264_1_load, i1 %write_flag264_1_load, i1 %write_flag264_1_load, i1 %write_flag264_1_load, i1 %write_flag264_1_load, i1 %write_flag264_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag264_3"/></StgValue>
</operation>

<operation id="1771" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch5.i.i.i:34 %weight_regfile_5_889_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_5_889_i_1_load_1, i8 %weight_regfile_5_889_i_1_load_1, i8 %weight_regfile_5_889_i_1_load_1, i8 %weight_regfile_5_889_i_1_load_1, i8 %weight_regfile_5_889_i_1_load_1, i8 %weight_regfile_5_889_i_1_load_1, i8 %weight_regfile_5_889_i_1_load_1, i8 %weight_regfile_5_889_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_5_889_i_1_load_1, i8 %weight_regfile_5_889_i_1_load_1, i8 %weight_regfile_5_889_i_1_load_1, i8 %weight_regfile_5_889_i_1_load_1, i8 %weight_regfile_5_889_i_1_load_1, i8 %weight_regfile_5_889_i_1_load_1, i8 %weight_regfile_5_889_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_889_i_3"/></StgValue>
</operation>

<operation id="1772" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch5.i.i.i:35 %write_flag267_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag267_1_load, i1 %write_flag267_1_load, i1 %write_flag267_1_load, i1 %write_flag267_1_load, i1 %write_flag267_1_load, i1 %write_flag267_1_load, i1 %write_flag267_1_load, i1 %write_flag267_1_load, i1 %write_flag267_1_load, i1, i1 %write_flag267_1_load, i1 %write_flag267_1_load, i1 %write_flag267_1_load, i1 %write_flag267_1_load, i1 %write_flag267_1_load, i1 %write_flag267_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag267_3"/></StgValue>
</operation>

<operation id="1773" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch5.i.i.i:36 %weight_regfile_5_990_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_5_990_i_1_load_1, i8 %weight_regfile_5_990_i_1_load_1, i8 %weight_regfile_5_990_i_1_load_1, i8 %weight_regfile_5_990_i_1_load_1, i8 %weight_regfile_5_990_i_1_load_1, i8 %weight_regfile_5_990_i_1_load_1, i8 %weight_regfile_5_990_i_1_load_1, i8 %weight_regfile_5_990_i_1_load_1, i8 %weight_regfile_5_990_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_5_990_i_1_load_1, i8 %weight_regfile_5_990_i_1_load_1, i8 %weight_regfile_5_990_i_1_load_1, i8 %weight_regfile_5_990_i_1_load_1, i8 %weight_regfile_5_990_i_1_load_1, i8 %weight_regfile_5_990_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_990_i_3"/></StgValue>
</operation>

<operation id="1774" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch5.i.i.i:37 %write_flag270_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag270_1_load, i1 %write_flag270_1_load, i1 %write_flag270_1_load, i1 %write_flag270_1_load, i1 %write_flag270_1_load, i1 %write_flag270_1_load, i1 %write_flag270_1_load, i1 %write_flag270_1_load, i1 %write_flag270_1_load, i1 %write_flag270_1_load, i1, i1 %write_flag270_1_load, i1 %write_flag270_1_load, i1 %write_flag270_1_load, i1 %write_flag270_1_load, i1 %write_flag270_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag270_3"/></StgValue>
</operation>

<operation id="1775" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch5.i.i.i:38 %weight_regfile_5_1091_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_5_1091_i_1_load_1, i8 %weight_regfile_5_1091_i_1_load_1, i8 %weight_regfile_5_1091_i_1_load_1, i8 %weight_regfile_5_1091_i_1_load_1, i8 %weight_regfile_5_1091_i_1_load_1, i8 %weight_regfile_5_1091_i_1_load_1, i8 %weight_regfile_5_1091_i_1_load_1, i8 %weight_regfile_5_1091_i_1_load_1, i8 %weight_regfile_5_1091_i_1_load_1, i8 %weight_regfile_5_1091_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_5_1091_i_1_load_1, i8 %weight_regfile_5_1091_i_1_load_1, i8 %weight_regfile_5_1091_i_1_load_1, i8 %weight_regfile_5_1091_i_1_load_1, i8 %weight_regfile_5_1091_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_1091_i_3"/></StgValue>
</operation>

<operation id="1776" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch5.i.i.i:39 %write_flag273_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag273_1_load, i1 %write_flag273_1_load, i1 %write_flag273_1_load, i1 %write_flag273_1_load, i1 %write_flag273_1_load, i1 %write_flag273_1_load, i1 %write_flag273_1_load, i1 %write_flag273_1_load, i1 %write_flag273_1_load, i1 %write_flag273_1_load, i1 %write_flag273_1_load, i1, i1 %write_flag273_1_load, i1 %write_flag273_1_load, i1 %write_flag273_1_load, i1 %write_flag273_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag273_3"/></StgValue>
</operation>

<operation id="1777" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch5.i.i.i:40 %weight_regfile_5_1192_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_5_1192_i_1_load_1, i8 %weight_regfile_5_1192_i_1_load_1, i8 %weight_regfile_5_1192_i_1_load_1, i8 %weight_regfile_5_1192_i_1_load_1, i8 %weight_regfile_5_1192_i_1_load_1, i8 %weight_regfile_5_1192_i_1_load_1, i8 %weight_regfile_5_1192_i_1_load_1, i8 %weight_regfile_5_1192_i_1_load_1, i8 %weight_regfile_5_1192_i_1_load_1, i8 %weight_regfile_5_1192_i_1_load_1, i8 %weight_regfile_5_1192_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_5_1192_i_1_load_1, i8 %weight_regfile_5_1192_i_1_load_1, i8 %weight_regfile_5_1192_i_1_load_1, i8 %weight_regfile_5_1192_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_1192_i_3"/></StgValue>
</operation>

<operation id="1778" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch5.i.i.i:41 %write_flag276_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag276_1_load, i1 %write_flag276_1_load, i1 %write_flag276_1_load, i1 %write_flag276_1_load, i1 %write_flag276_1_load, i1 %write_flag276_1_load, i1 %write_flag276_1_load, i1 %write_flag276_1_load, i1 %write_flag276_1_load, i1 %write_flag276_1_load, i1 %write_flag276_1_load, i1 %write_flag276_1_load, i1, i1 %write_flag276_1_load, i1 %write_flag276_1_load, i1 %write_flag276_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag276_3"/></StgValue>
</operation>

<operation id="1779" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch5.i.i.i:42 %weight_regfile_5_1293_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_5_1293_i_1_load_1, i8 %weight_regfile_5_1293_i_1_load_1, i8 %weight_regfile_5_1293_i_1_load_1, i8 %weight_regfile_5_1293_i_1_load_1, i8 %weight_regfile_5_1293_i_1_load_1, i8 %weight_regfile_5_1293_i_1_load_1, i8 %weight_regfile_5_1293_i_1_load_1, i8 %weight_regfile_5_1293_i_1_load_1, i8 %weight_regfile_5_1293_i_1_load_1, i8 %weight_regfile_5_1293_i_1_load_1, i8 %weight_regfile_5_1293_i_1_load_1, i8 %weight_regfile_5_1293_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_5_1293_i_1_load_1, i8 %weight_regfile_5_1293_i_1_load_1, i8 %weight_regfile_5_1293_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_1293_i_3"/></StgValue>
</operation>

<operation id="1780" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch5.i.i.i:43 %write_flag279_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag279_1_load, i1 %write_flag279_1_load, i1 %write_flag279_1_load, i1 %write_flag279_1_load, i1 %write_flag279_1_load, i1 %write_flag279_1_load, i1 %write_flag279_1_load, i1 %write_flag279_1_load, i1 %write_flag279_1_load, i1 %write_flag279_1_load, i1 %write_flag279_1_load, i1 %write_flag279_1_load, i1 %write_flag279_1_load, i1, i1 %write_flag279_1_load, i1 %write_flag279_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag279_3"/></StgValue>
</operation>

<operation id="1781" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch5.i.i.i:44 %weight_regfile_5_1394_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_5_1394_i_1_load_1, i8 %weight_regfile_5_1394_i_1_load_1, i8 %weight_regfile_5_1394_i_1_load_1, i8 %weight_regfile_5_1394_i_1_load_1, i8 %weight_regfile_5_1394_i_1_load_1, i8 %weight_regfile_5_1394_i_1_load_1, i8 %weight_regfile_5_1394_i_1_load_1, i8 %weight_regfile_5_1394_i_1_load_1, i8 %weight_regfile_5_1394_i_1_load_1, i8 %weight_regfile_5_1394_i_1_load_1, i8 %weight_regfile_5_1394_i_1_load_1, i8 %weight_regfile_5_1394_i_1_load_1, i8 %weight_regfile_5_1394_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_5_1394_i_1_load_1, i8 %weight_regfile_5_1394_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_1394_i_3"/></StgValue>
</operation>

<operation id="1782" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch5.i.i.i:45 %write_flag282_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag282_1_load, i1 %write_flag282_1_load, i1 %write_flag282_1_load, i1 %write_flag282_1_load, i1 %write_flag282_1_load, i1 %write_flag282_1_load, i1 %write_flag282_1_load, i1 %write_flag282_1_load, i1 %write_flag282_1_load, i1 %write_flag282_1_load, i1 %write_flag282_1_load, i1 %write_flag282_1_load, i1 %write_flag282_1_load, i1 %write_flag282_1_load, i1, i1 %write_flag282_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag282_3"/></StgValue>
</operation>

<operation id="1783" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch5.i.i.i:46 %weight_regfile_5_1495_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_5_1495_i_1_load_1, i8 %weight_regfile_5_1495_i_1_load_1, i8 %weight_regfile_5_1495_i_1_load_1, i8 %weight_regfile_5_1495_i_1_load_1, i8 %weight_regfile_5_1495_i_1_load_1, i8 %weight_regfile_5_1495_i_1_load_1, i8 %weight_regfile_5_1495_i_1_load_1, i8 %weight_regfile_5_1495_i_1_load_1, i8 %weight_regfile_5_1495_i_1_load_1, i8 %weight_regfile_5_1495_i_1_load_1, i8 %weight_regfile_5_1495_i_1_load_1, i8 %weight_regfile_5_1495_i_1_load_1, i8 %weight_regfile_5_1495_i_1_load_1, i8 %weight_regfile_5_1495_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_5_1495_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_1495_i_3"/></StgValue>
</operation>

<operation id="1784" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch5.i.i.i:47 %write_flag285_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag285_1_load, i1 %write_flag285_1_load, i1 %write_flag285_1_load, i1 %write_flag285_1_load, i1 %write_flag285_1_load, i1 %write_flag285_1_load, i1 %write_flag285_1_load, i1 %write_flag285_1_load, i1 %write_flag285_1_load, i1 %write_flag285_1_load, i1 %write_flag285_1_load, i1 %write_flag285_1_load, i1 %write_flag285_1_load, i1 %write_flag285_1_load, i1 %write_flag285_1_load, i1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag285_3"/></StgValue>
</operation>

<operation id="1785" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch5.i.i.i:48 %weight_regfile_5_1596_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_5_1596_i_1_load_1, i8 %weight_regfile_5_1596_i_1_load_1, i8 %weight_regfile_5_1596_i_1_load_1, i8 %weight_regfile_5_1596_i_1_load_1, i8 %weight_regfile_5_1596_i_1_load_1, i8 %weight_regfile_5_1596_i_1_load_1, i8 %weight_regfile_5_1596_i_1_load_1, i8 %weight_regfile_5_1596_i_1_load_1, i8 %weight_regfile_5_1596_i_1_load_1, i8 %weight_regfile_5_1596_i_1_load_1, i8 %weight_regfile_5_1596_i_1_load_1, i8 %weight_regfile_5_1596_i_1_load_1, i8 %weight_regfile_5_1596_i_1_load_1, i8 %weight_regfile_5_1596_i_1_load_1, i8 %weight_regfile_5_1596_i_1_load_1, i8 %weight_regfile_0_67_i, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_1596_i_3"/></StgValue>
</operation>

<operation id="1786" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch5.i.i.i:49 %write_flag261_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag261_1_load, i1 %write_flag261_1_load, i1 %write_flag261_1_load, i1 %write_flag261_1_load, i1 %write_flag261_1_load, i1 %write_flag261_1_load, i1 %write_flag261_1_load, i1, i1 %write_flag261_1_load, i1 %write_flag261_1_load, i1 %write_flag261_1_load, i1 %write_flag261_1_load, i1 %write_flag261_1_load, i1 %write_flag261_1_load, i1 %write_flag261_1_load, i1 %write_flag261_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag261_3"/></StgValue>
</operation>

<operation id="1787" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch5.i.i.i:50 %weight_regfile_5_687_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_5_687_i_1_load_1, i8 %weight_regfile_5_687_i_1_load_1, i8 %weight_regfile_5_687_i_1_load_1, i8 %weight_regfile_5_687_i_1_load_1, i8 %weight_regfile_5_687_i_1_load_1, i8 %weight_regfile_5_687_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_5_687_i_1_load_1, i8 %weight_regfile_5_687_i_1_load_1, i8 %weight_regfile_5_687_i_1_load_1, i8 %weight_regfile_5_687_i_1_load_1, i8 %weight_regfile_5_687_i_1_load_1, i8 %weight_regfile_5_687_i_1_load_1, i8 %weight_regfile_5_687_i_1_load_1, i8 %weight_regfile_5_687_i_1_load_1, i8 %weight_regfile_5_687_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_687_i_3"/></StgValue>
</operation>

<operation id="1788" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch5.i.i.i:51 %write_flag258_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag258_1_load, i1 %write_flag258_1_load, i1 %write_flag258_1_load, i1 %write_flag258_1_load, i1 %write_flag258_1_load, i1 %write_flag258_1_load, i1, i1 %write_flag258_1_load, i1 %write_flag258_1_load, i1 %write_flag258_1_load, i1 %write_flag258_1_load, i1 %write_flag258_1_load, i1 %write_flag258_1_load, i1 %write_flag258_1_load, i1 %write_flag258_1_load, i1 %write_flag258_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag258_3"/></StgValue>
</operation>

<operation id="1789" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch5.i.i.i:52 %weight_regfile_5_586_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_5_586_i_1_load_1, i8 %weight_regfile_5_586_i_1_load_1, i8 %weight_regfile_5_586_i_1_load_1, i8 %weight_regfile_5_586_i_1_load_1, i8 %weight_regfile_5_586_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_5_586_i_1_load_1, i8 %weight_regfile_5_586_i_1_load_1, i8 %weight_regfile_5_586_i_1_load_1, i8 %weight_regfile_5_586_i_1_load_1, i8 %weight_regfile_5_586_i_1_load_1, i8 %weight_regfile_5_586_i_1_load_1, i8 %weight_regfile_5_586_i_1_load_1, i8 %weight_regfile_5_586_i_1_load_1, i8 %weight_regfile_5_586_i_1_load_1, i8 %weight_regfile_5_586_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_586_i_3"/></StgValue>
</operation>

<operation id="1790" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch5.i.i.i:53 %write_flag255_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag255_1_load, i1 %write_flag255_1_load, i1 %write_flag255_1_load, i1 %write_flag255_1_load, i1 %write_flag255_1_load, i1, i1 %write_flag255_1_load, i1 %write_flag255_1_load, i1 %write_flag255_1_load, i1 %write_flag255_1_load, i1 %write_flag255_1_load, i1 %write_flag255_1_load, i1 %write_flag255_1_load, i1 %write_flag255_1_load, i1 %write_flag255_1_load, i1 %write_flag255_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag255_3"/></StgValue>
</operation>

<operation id="1791" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch5.i.i.i:54 %weight_regfile_5_485_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_5_485_i_1_load_1, i8 %weight_regfile_5_485_i_1_load_1, i8 %weight_regfile_5_485_i_1_load_1, i8 %weight_regfile_5_485_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_5_485_i_1_load_1, i8 %weight_regfile_5_485_i_1_load_1, i8 %weight_regfile_5_485_i_1_load_1, i8 %weight_regfile_5_485_i_1_load_1, i8 %weight_regfile_5_485_i_1_load_1, i8 %weight_regfile_5_485_i_1_load_1, i8 %weight_regfile_5_485_i_1_load_1, i8 %weight_regfile_5_485_i_1_load_1, i8 %weight_regfile_5_485_i_1_load_1, i8 %weight_regfile_5_485_i_1_load_1, i8 %weight_regfile_5_485_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_485_i_3"/></StgValue>
</operation>

<operation id="1792" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch5.i.i.i:55 %write_flag252_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag252_1_load, i1 %write_flag252_1_load, i1 %write_flag252_1_load, i1 %write_flag252_1_load, i1, i1 %write_flag252_1_load, i1 %write_flag252_1_load, i1 %write_flag252_1_load, i1 %write_flag252_1_load, i1 %write_flag252_1_load, i1 %write_flag252_1_load, i1 %write_flag252_1_load, i1 %write_flag252_1_load, i1 %write_flag252_1_load, i1 %write_flag252_1_load, i1 %write_flag252_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag252_3"/></StgValue>
</operation>

<operation id="1793" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch5.i.i.i:56 %weight_regfile_5_384_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_5_384_i_1_load_1, i8 %weight_regfile_5_384_i_1_load_1, i8 %weight_regfile_5_384_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_5_384_i_1_load_1, i8 %weight_regfile_5_384_i_1_load_1, i8 %weight_regfile_5_384_i_1_load_1, i8 %weight_regfile_5_384_i_1_load_1, i8 %weight_regfile_5_384_i_1_load_1, i8 %weight_regfile_5_384_i_1_load_1, i8 %weight_regfile_5_384_i_1_load_1, i8 %weight_regfile_5_384_i_1_load_1, i8 %weight_regfile_5_384_i_1_load_1, i8 %weight_regfile_5_384_i_1_load_1, i8 %weight_regfile_5_384_i_1_load_1, i8 %weight_regfile_5_384_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_384_i_3"/></StgValue>
</operation>

<operation id="1794" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch5.i.i.i:57 %write_flag249_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag249_1_load, i1 %write_flag249_1_load, i1 %write_flag249_1_load, i1, i1 %write_flag249_1_load, i1 %write_flag249_1_load, i1 %write_flag249_1_load, i1 %write_flag249_1_load, i1 %write_flag249_1_load, i1 %write_flag249_1_load, i1 %write_flag249_1_load, i1 %write_flag249_1_load, i1 %write_flag249_1_load, i1 %write_flag249_1_load, i1 %write_flag249_1_load, i1 %write_flag249_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag249_3"/></StgValue>
</operation>

<operation id="1795" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch5.i.i.i:58 %weight_regfile_5_283_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_5_283_i_1_load_1, i8 %weight_regfile_5_283_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_5_283_i_1_load_1, i8 %weight_regfile_5_283_i_1_load_1, i8 %weight_regfile_5_283_i_1_load_1, i8 %weight_regfile_5_283_i_1_load_1, i8 %weight_regfile_5_283_i_1_load_1, i8 %weight_regfile_5_283_i_1_load_1, i8 %weight_regfile_5_283_i_1_load_1, i8 %weight_regfile_5_283_i_1_load_1, i8 %weight_regfile_5_283_i_1_load_1, i8 %weight_regfile_5_283_i_1_load_1, i8 %weight_regfile_5_283_i_1_load_1, i8 %weight_regfile_5_283_i_1_load_1, i8 %weight_regfile_5_283_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_283_i_3"/></StgValue>
</operation>

<operation id="1796" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch5.i.i.i:59 %write_flag246_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag246_1_load, i1 %write_flag246_1_load, i1, i1 %write_flag246_1_load, i1 %write_flag246_1_load, i1 %write_flag246_1_load, i1 %write_flag246_1_load, i1 %write_flag246_1_load, i1 %write_flag246_1_load, i1 %write_flag246_1_load, i1 %write_flag246_1_load, i1 %write_flag246_1_load, i1 %write_flag246_1_load, i1 %write_flag246_1_load, i1 %write_flag246_1_load, i1 %write_flag246_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag246_3"/></StgValue>
</operation>

<operation id="1797" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch5.i.i.i:60 %weight_regfile_5_182_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_5_182_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_5_182_i_1_load_1, i8 %weight_regfile_5_182_i_1_load_1, i8 %weight_regfile_5_182_i_1_load_1, i8 %weight_regfile_5_182_i_1_load_1, i8 %weight_regfile_5_182_i_1_load_1, i8 %weight_regfile_5_182_i_1_load_1, i8 %weight_regfile_5_182_i_1_load_1, i8 %weight_regfile_5_182_i_1_load_1, i8 %weight_regfile_5_182_i_1_load_1, i8 %weight_regfile_5_182_i_1_load_1, i8 %weight_regfile_5_182_i_1_load_1, i8 %weight_regfile_5_182_i_1_load_1, i8 %weight_regfile_5_182_i_1_load_1, i8 %weight_regfile_5_182_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_182_i_3"/></StgValue>
</operation>

<operation id="1798" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch5.i.i.i:61 %write_flag243_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag243_1_load, i1, i1 %write_flag243_1_load, i1 %write_flag243_1_load, i1 %write_flag243_1_load, i1 %write_flag243_1_load, i1 %write_flag243_1_load, i1 %write_flag243_1_load, i1 %write_flag243_1_load, i1 %write_flag243_1_load, i1 %write_flag243_1_load, i1 %write_flag243_1_load, i1 %write_flag243_1_load, i1 %write_flag243_1_load, i1 %write_flag243_1_load, i1 %write_flag243_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag243_3"/></StgValue>
</operation>

<operation id="1799" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch5.i.i.i:62 %weight_regfile_5_081_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_0_67_i, i8 %weight_regfile_5_081_i_1_load_1, i8 %weight_regfile_5_081_i_1_load_1, i8 %weight_regfile_5_081_i_1_load_1, i8 %weight_regfile_5_081_i_1_load_1, i8 %weight_regfile_5_081_i_1_load_1, i8 %weight_regfile_5_081_i_1_load_1, i8 %weight_regfile_5_081_i_1_load_1, i8 %weight_regfile_5_081_i_1_load_1, i8 %weight_regfile_5_081_i_1_load_1, i8 %weight_regfile_5_081_i_1_load_1, i8 %weight_regfile_5_081_i_1_load_1, i8 %weight_regfile_5_081_i_1_load_1, i8 %weight_regfile_5_081_i_1_load_1, i8 %weight_regfile_5_081_i_1_load_1, i8 %weight_regfile_5_081_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_081_i_3"/></StgValue>
</operation>

<operation id="1800" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch5.i.i.i:63 %write_flag240_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1, i1 %write_flag240_1_load, i1 %write_flag240_1_load, i1 %write_flag240_1_load, i1 %write_flag240_1_load, i1 %write_flag240_1_load, i1 %write_flag240_1_load, i1 %write_flag240_1_load, i1 %write_flag240_1_load, i1 %write_flag240_1_load, i1 %write_flag240_1_load, i1 %write_flag240_1_load, i1 %write_flag240_1_load, i1 %write_flag240_1_load, i1 %write_flag240_1_load, i1 %write_flag240_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag240_3"/></StgValue>
</operation>

<operation id="1801" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch5.i.i.i:64 %store_ln74 = store i1 %write_flag240_3, i1 %write_flag240_1, i1 %write_flag240_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1802" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch5.i.i.i:65 %store_ln74 = store i8 %weight_regfile_5_081_i_3, i8 %weight_regfile_5_081_i_1, i8 %weight_regfile_5_081_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1803" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch5.i.i.i:66 %store_ln74 = store i1 %write_flag243_3, i1 %write_flag243_1, i1 %write_flag243_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1804" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch5.i.i.i:67 %store_ln74 = store i8 %weight_regfile_5_182_i_3, i8 %weight_regfile_5_182_i_1, i8 %weight_regfile_5_182_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1805" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch5.i.i.i:68 %store_ln74 = store i1 %write_flag246_3, i1 %write_flag246_1, i1 %write_flag246_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1806" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch5.i.i.i:69 %store_ln74 = store i8 %weight_regfile_5_283_i_3, i8 %weight_regfile_5_283_i_1, i8 %weight_regfile_5_283_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1807" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch5.i.i.i:70 %store_ln74 = store i1 %write_flag249_3, i1 %write_flag249_1, i1 %write_flag249_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1808" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch5.i.i.i:71 %store_ln74 = store i8 %weight_regfile_5_384_i_3, i8 %weight_regfile_5_384_i_1, i8 %weight_regfile_5_384_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1809" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch5.i.i.i:72 %store_ln74 = store i1 %write_flag252_3, i1 %write_flag252_1, i1 %write_flag252_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1810" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch5.i.i.i:73 %store_ln74 = store i8 %weight_regfile_5_485_i_3, i8 %weight_regfile_5_485_i_1, i8 %weight_regfile_5_485_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1811" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch5.i.i.i:74 %store_ln74 = store i1 %write_flag255_3, i1 %write_flag255_1, i1 %write_flag255_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1812" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch5.i.i.i:75 %store_ln74 = store i8 %weight_regfile_5_586_i_3, i8 %weight_regfile_5_586_i_1, i8 %weight_regfile_5_586_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1813" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch5.i.i.i:76 %store_ln74 = store i1 %write_flag258_3, i1 %write_flag258_1, i1 %write_flag258_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1814" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch5.i.i.i:77 %store_ln74 = store i8 %weight_regfile_5_687_i_3, i8 %weight_regfile_5_687_i_1, i8 %weight_regfile_5_687_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1815" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch5.i.i.i:78 %store_ln74 = store i1 %write_flag261_3, i1 %write_flag261_1, i1 %write_flag261_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1816" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch5.i.i.i:79 %store_ln74 = store i8 %weight_regfile_5_1596_i_3, i8 %weight_regfile_5_1596_i_1, i8 %weight_regfile_5_1596_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1817" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch5.i.i.i:80 %store_ln74 = store i1 %write_flag285_3, i1 %write_flag285_1, i1 %write_flag285_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1818" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch5.i.i.i:81 %store_ln74 = store i8 %weight_regfile_5_1495_i_3, i8 %weight_regfile_5_1495_i_1, i8 %weight_regfile_5_1495_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1819" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch5.i.i.i:82 %store_ln74 = store i1 %write_flag282_3, i1 %write_flag282_1, i1 %write_flag282_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1820" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch5.i.i.i:83 %store_ln74 = store i8 %weight_regfile_5_1394_i_3, i8 %weight_regfile_5_1394_i_1, i8 %weight_regfile_5_1394_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1821" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch5.i.i.i:84 %store_ln74 = store i1 %write_flag279_3, i1 %write_flag279_1, i1 %write_flag279_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1822" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch5.i.i.i:85 %store_ln74 = store i8 %weight_regfile_5_1293_i_3, i8 %weight_regfile_5_1293_i_1, i8 %weight_regfile_5_1293_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1823" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch5.i.i.i:86 %store_ln74 = store i1 %write_flag276_3, i1 %write_flag276_1, i1 %write_flag276_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1824" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch5.i.i.i:87 %store_ln74 = store i8 %weight_regfile_5_1192_i_3, i8 %weight_regfile_5_1192_i_1, i8 %weight_regfile_5_1192_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1825" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch5.i.i.i:88 %store_ln74 = store i1 %write_flag273_3, i1 %write_flag273_1, i1 %write_flag273_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1826" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch5.i.i.i:89 %store_ln74 = store i8 %weight_regfile_5_1091_i_3, i8 %weight_regfile_5_1091_i_1, i8 %weight_regfile_5_1091_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1827" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch5.i.i.i:90 %store_ln74 = store i1 %write_flag270_3, i1 %write_flag270_1, i1 %write_flag270_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1828" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch5.i.i.i:91 %store_ln74 = store i8 %weight_regfile_5_990_i_3, i8 %weight_regfile_5_990_i_1, i8 %weight_regfile_5_990_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1829" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch5.i.i.i:92 %store_ln74 = store i1 %write_flag267_3, i1 %write_flag267_1, i1 %write_flag267_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1830" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch5.i.i.i:93 %store_ln74 = store i8 %weight_regfile_5_889_i_3, i8 %weight_regfile_5_889_i_1, i8 %weight_regfile_5_889_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1831" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch5.i.i.i:94 %store_ln74 = store i1 %write_flag264_3, i1 %write_flag264_1, i1 %write_flag264_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1832" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch5.i.i.i:95 %store_ln74 = store i8 %weight_regfile_5_788_i_3, i8 %weight_regfile_5_788_i_1, i8 %weight_regfile_5_788_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1833" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="0" op_0_bw="0">
<![CDATA[
branch5.i.i.i:96 %br_ln74 = br void %bb.split33.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="1834" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="8" op_0_bw="8">
<![CDATA[
branch4.i.i.i:0 %weight_regfile_4_1580_i_1_load_1 = load i8 %weight_regfile_4_1580_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_1580_i_1_load_1"/></StgValue>
</operation>

<operation id="1835" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch4.i.i.i:1 %write_flag237_1_load = load i1 %write_flag237_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag237_1_load"/></StgValue>
</operation>

<operation id="1836" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="8" op_0_bw="8">
<![CDATA[
branch4.i.i.i:2 %weight_regfile_4_1479_i_1_load_1 = load i8 %weight_regfile_4_1479_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_1479_i_1_load_1"/></StgValue>
</operation>

<operation id="1837" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch4.i.i.i:3 %write_flag234_1_load = load i1 %write_flag234_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag234_1_load"/></StgValue>
</operation>

<operation id="1838" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="8" op_0_bw="8">
<![CDATA[
branch4.i.i.i:4 %weight_regfile_4_1378_i_1_load_1 = load i8 %weight_regfile_4_1378_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_1378_i_1_load_1"/></StgValue>
</operation>

<operation id="1839" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch4.i.i.i:5 %write_flag231_1_load = load i1 %write_flag231_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag231_1_load"/></StgValue>
</operation>

<operation id="1840" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="8" op_0_bw="8">
<![CDATA[
branch4.i.i.i:6 %weight_regfile_4_1277_i_1_load_1 = load i8 %weight_regfile_4_1277_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_1277_i_1_load_1"/></StgValue>
</operation>

<operation id="1841" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch4.i.i.i:7 %write_flag228_1_load = load i1 %write_flag228_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag228_1_load"/></StgValue>
</operation>

<operation id="1842" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="8" op_0_bw="8">
<![CDATA[
branch4.i.i.i:8 %weight_regfile_4_1176_i_1_load_1 = load i8 %weight_regfile_4_1176_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_1176_i_1_load_1"/></StgValue>
</operation>

<operation id="1843" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch4.i.i.i:9 %write_flag225_1_load = load i1 %write_flag225_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag225_1_load"/></StgValue>
</operation>

<operation id="1844" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="8" op_0_bw="8">
<![CDATA[
branch4.i.i.i:10 %weight_regfile_4_1075_i_1_load_1 = load i8 %weight_regfile_4_1075_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_1075_i_1_load_1"/></StgValue>
</operation>

<operation id="1845" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch4.i.i.i:11 %write_flag222_1_load = load i1 %write_flag222_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag222_1_load"/></StgValue>
</operation>

<operation id="1846" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="8" op_0_bw="8">
<![CDATA[
branch4.i.i.i:12 %weight_regfile_4_974_i_1_load_1 = load i8 %weight_regfile_4_974_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_974_i_1_load_1"/></StgValue>
</operation>

<operation id="1847" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch4.i.i.i:13 %write_flag219_1_load = load i1 %write_flag219_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag219_1_load"/></StgValue>
</operation>

<operation id="1848" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="8" op_0_bw="8">
<![CDATA[
branch4.i.i.i:14 %weight_regfile_4_873_i_1_load_1 = load i8 %weight_regfile_4_873_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_873_i_1_load_1"/></StgValue>
</operation>

<operation id="1849" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch4.i.i.i:15 %write_flag216_1_load = load i1 %write_flag216_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag216_1_load"/></StgValue>
</operation>

<operation id="1850" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="8" op_0_bw="8">
<![CDATA[
branch4.i.i.i:16 %weight_regfile_4_772_i_1_load_1 = load i8 %weight_regfile_4_772_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_772_i_1_load_1"/></StgValue>
</operation>

<operation id="1851" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch4.i.i.i:17 %write_flag213_1_load = load i1 %write_flag213_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag213_1_load"/></StgValue>
</operation>

<operation id="1852" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="8" op_0_bw="8">
<![CDATA[
branch4.i.i.i:18 %weight_regfile_4_671_i_1_load_1 = load i8 %weight_regfile_4_671_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_671_i_1_load_1"/></StgValue>
</operation>

<operation id="1853" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch4.i.i.i:19 %write_flag210_1_load = load i1 %write_flag210_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag210_1_load"/></StgValue>
</operation>

<operation id="1854" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="8" op_0_bw="8">
<![CDATA[
branch4.i.i.i:20 %weight_regfile_4_570_i_1_load_1 = load i8 %weight_regfile_4_570_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_570_i_1_load_1"/></StgValue>
</operation>

<operation id="1855" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch4.i.i.i:21 %write_flag207_1_load = load i1 %write_flag207_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag207_1_load"/></StgValue>
</operation>

<operation id="1856" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="8" op_0_bw="8">
<![CDATA[
branch4.i.i.i:22 %weight_regfile_4_469_i_1_load_1 = load i8 %weight_regfile_4_469_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_469_i_1_load_1"/></StgValue>
</operation>

<operation id="1857" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch4.i.i.i:23 %write_flag204_1_load = load i1 %write_flag204_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag204_1_load"/></StgValue>
</operation>

<operation id="1858" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="8" op_0_bw="8">
<![CDATA[
branch4.i.i.i:24 %weight_regfile_4_368_i_1_load_1 = load i8 %weight_regfile_4_368_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_368_i_1_load_1"/></StgValue>
</operation>

<operation id="1859" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch4.i.i.i:25 %write_flag192_1_load = load i1 %write_flag192_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag192_1_load"/></StgValue>
</operation>

<operation id="1860" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch4.i.i.i:26 %write_flag201_1_load = load i1 %write_flag201_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag201_1_load"/></StgValue>
</operation>

<operation id="1861" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="8" op_0_bw="8">
<![CDATA[
branch4.i.i.i:27 %weight_regfile_4_267_i_1_load_1 = load i8 %weight_regfile_4_267_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_267_i_1_load_1"/></StgValue>
</operation>

<operation id="1862" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="8" op_0_bw="8">
<![CDATA[
branch4.i.i.i:28 %weight_regfile_4_065_i_1_load_1 = load i8 %weight_regfile_4_065_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_065_i_1_load_1"/></StgValue>
</operation>

<operation id="1863" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch4.i.i.i:29 %write_flag198_1_load = load i1 %write_flag198_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag198_1_load"/></StgValue>
</operation>

<operation id="1864" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="8" op_0_bw="8">
<![CDATA[
branch4.i.i.i:30 %weight_regfile_4_166_i_1_load_1 = load i8 %weight_regfile_4_166_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_166_i_1_load_1"/></StgValue>
</operation>

<operation id="1865" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch4.i.i.i:31 %write_flag195_1_load = load i1 %write_flag195_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag195_1_load"/></StgValue>
</operation>

<operation id="1866" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch4.i.i.i:32 %weight_regfile_4_1580_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_4_1580_i_1_load_1, i8 %weight_regfile_4_1580_i_1_load_1, i8 %weight_regfile_4_1580_i_1_load_1, i8 %weight_regfile_4_1580_i_1_load_1, i8 %weight_regfile_4_1580_i_1_load_1, i8 %weight_regfile_4_1580_i_1_load_1, i8 %weight_regfile_4_1580_i_1_load_1, i8 %weight_regfile_4_1580_i_1_load_1, i8 %weight_regfile_4_1580_i_1_load_1, i8 %weight_regfile_4_1580_i_1_load_1, i8 %weight_regfile_4_1580_i_1_load_1, i8 %weight_regfile_4_1580_i_1_load_1, i8 %weight_regfile_4_1580_i_1_load_1, i8 %weight_regfile_4_1580_i_1_load_1, i8 %weight_regfile_4_1580_i_1_load_1, i8 %weight_regfile_0_67_i, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_1580_i_3"/></StgValue>
</operation>

<operation id="1867" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch4.i.i.i:33 %write_flag237_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag237_1_load, i1 %write_flag237_1_load, i1 %write_flag237_1_load, i1 %write_flag237_1_load, i1 %write_flag237_1_load, i1 %write_flag237_1_load, i1 %write_flag237_1_load, i1 %write_flag237_1_load, i1 %write_flag237_1_load, i1 %write_flag237_1_load, i1 %write_flag237_1_load, i1 %write_flag237_1_load, i1 %write_flag237_1_load, i1 %write_flag237_1_load, i1 %write_flag237_1_load, i1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag237_3"/></StgValue>
</operation>

<operation id="1868" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch4.i.i.i:34 %weight_regfile_4_1479_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_4_1479_i_1_load_1, i8 %weight_regfile_4_1479_i_1_load_1, i8 %weight_regfile_4_1479_i_1_load_1, i8 %weight_regfile_4_1479_i_1_load_1, i8 %weight_regfile_4_1479_i_1_load_1, i8 %weight_regfile_4_1479_i_1_load_1, i8 %weight_regfile_4_1479_i_1_load_1, i8 %weight_regfile_4_1479_i_1_load_1, i8 %weight_regfile_4_1479_i_1_load_1, i8 %weight_regfile_4_1479_i_1_load_1, i8 %weight_regfile_4_1479_i_1_load_1, i8 %weight_regfile_4_1479_i_1_load_1, i8 %weight_regfile_4_1479_i_1_load_1, i8 %weight_regfile_4_1479_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_4_1479_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_1479_i_3"/></StgValue>
</operation>

<operation id="1869" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch4.i.i.i:35 %write_flag234_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag234_1_load, i1 %write_flag234_1_load, i1 %write_flag234_1_load, i1 %write_flag234_1_load, i1 %write_flag234_1_load, i1 %write_flag234_1_load, i1 %write_flag234_1_load, i1 %write_flag234_1_load, i1 %write_flag234_1_load, i1 %write_flag234_1_load, i1 %write_flag234_1_load, i1 %write_flag234_1_load, i1 %write_flag234_1_load, i1 %write_flag234_1_load, i1, i1 %write_flag234_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag234_3"/></StgValue>
</operation>

<operation id="1870" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch4.i.i.i:36 %weight_regfile_4_1378_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_4_1378_i_1_load_1, i8 %weight_regfile_4_1378_i_1_load_1, i8 %weight_regfile_4_1378_i_1_load_1, i8 %weight_regfile_4_1378_i_1_load_1, i8 %weight_regfile_4_1378_i_1_load_1, i8 %weight_regfile_4_1378_i_1_load_1, i8 %weight_regfile_4_1378_i_1_load_1, i8 %weight_regfile_4_1378_i_1_load_1, i8 %weight_regfile_4_1378_i_1_load_1, i8 %weight_regfile_4_1378_i_1_load_1, i8 %weight_regfile_4_1378_i_1_load_1, i8 %weight_regfile_4_1378_i_1_load_1, i8 %weight_regfile_4_1378_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_4_1378_i_1_load_1, i8 %weight_regfile_4_1378_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_1378_i_3"/></StgValue>
</operation>

<operation id="1871" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch4.i.i.i:37 %write_flag231_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag231_1_load, i1 %write_flag231_1_load, i1 %write_flag231_1_load, i1 %write_flag231_1_load, i1 %write_flag231_1_load, i1 %write_flag231_1_load, i1 %write_flag231_1_load, i1 %write_flag231_1_load, i1 %write_flag231_1_load, i1 %write_flag231_1_load, i1 %write_flag231_1_load, i1 %write_flag231_1_load, i1 %write_flag231_1_load, i1, i1 %write_flag231_1_load, i1 %write_flag231_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag231_3"/></StgValue>
</operation>

<operation id="1872" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch4.i.i.i:38 %weight_regfile_4_1277_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_4_1277_i_1_load_1, i8 %weight_regfile_4_1277_i_1_load_1, i8 %weight_regfile_4_1277_i_1_load_1, i8 %weight_regfile_4_1277_i_1_load_1, i8 %weight_regfile_4_1277_i_1_load_1, i8 %weight_regfile_4_1277_i_1_load_1, i8 %weight_regfile_4_1277_i_1_load_1, i8 %weight_regfile_4_1277_i_1_load_1, i8 %weight_regfile_4_1277_i_1_load_1, i8 %weight_regfile_4_1277_i_1_load_1, i8 %weight_regfile_4_1277_i_1_load_1, i8 %weight_regfile_4_1277_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_4_1277_i_1_load_1, i8 %weight_regfile_4_1277_i_1_load_1, i8 %weight_regfile_4_1277_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_1277_i_3"/></StgValue>
</operation>

<operation id="1873" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch4.i.i.i:39 %write_flag228_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag228_1_load, i1 %write_flag228_1_load, i1 %write_flag228_1_load, i1 %write_flag228_1_load, i1 %write_flag228_1_load, i1 %write_flag228_1_load, i1 %write_flag228_1_load, i1 %write_flag228_1_load, i1 %write_flag228_1_load, i1 %write_flag228_1_load, i1 %write_flag228_1_load, i1 %write_flag228_1_load, i1, i1 %write_flag228_1_load, i1 %write_flag228_1_load, i1 %write_flag228_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag228_3"/></StgValue>
</operation>

<operation id="1874" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch4.i.i.i:40 %weight_regfile_4_1176_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_4_1176_i_1_load_1, i8 %weight_regfile_4_1176_i_1_load_1, i8 %weight_regfile_4_1176_i_1_load_1, i8 %weight_regfile_4_1176_i_1_load_1, i8 %weight_regfile_4_1176_i_1_load_1, i8 %weight_regfile_4_1176_i_1_load_1, i8 %weight_regfile_4_1176_i_1_load_1, i8 %weight_regfile_4_1176_i_1_load_1, i8 %weight_regfile_4_1176_i_1_load_1, i8 %weight_regfile_4_1176_i_1_load_1, i8 %weight_regfile_4_1176_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_4_1176_i_1_load_1, i8 %weight_regfile_4_1176_i_1_load_1, i8 %weight_regfile_4_1176_i_1_load_1, i8 %weight_regfile_4_1176_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_1176_i_3"/></StgValue>
</operation>

<operation id="1875" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch4.i.i.i:41 %write_flag225_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag225_1_load, i1 %write_flag225_1_load, i1 %write_flag225_1_load, i1 %write_flag225_1_load, i1 %write_flag225_1_load, i1 %write_flag225_1_load, i1 %write_flag225_1_load, i1 %write_flag225_1_load, i1 %write_flag225_1_load, i1 %write_flag225_1_load, i1 %write_flag225_1_load, i1, i1 %write_flag225_1_load, i1 %write_flag225_1_load, i1 %write_flag225_1_load, i1 %write_flag225_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag225_3"/></StgValue>
</operation>

<operation id="1876" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch4.i.i.i:42 %weight_regfile_4_1075_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_4_1075_i_1_load_1, i8 %weight_regfile_4_1075_i_1_load_1, i8 %weight_regfile_4_1075_i_1_load_1, i8 %weight_regfile_4_1075_i_1_load_1, i8 %weight_regfile_4_1075_i_1_load_1, i8 %weight_regfile_4_1075_i_1_load_1, i8 %weight_regfile_4_1075_i_1_load_1, i8 %weight_regfile_4_1075_i_1_load_1, i8 %weight_regfile_4_1075_i_1_load_1, i8 %weight_regfile_4_1075_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_4_1075_i_1_load_1, i8 %weight_regfile_4_1075_i_1_load_1, i8 %weight_regfile_4_1075_i_1_load_1, i8 %weight_regfile_4_1075_i_1_load_1, i8 %weight_regfile_4_1075_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_1075_i_3"/></StgValue>
</operation>

<operation id="1877" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch4.i.i.i:43 %write_flag222_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag222_1_load, i1 %write_flag222_1_load, i1 %write_flag222_1_load, i1 %write_flag222_1_load, i1 %write_flag222_1_load, i1 %write_flag222_1_load, i1 %write_flag222_1_load, i1 %write_flag222_1_load, i1 %write_flag222_1_load, i1 %write_flag222_1_load, i1, i1 %write_flag222_1_load, i1 %write_flag222_1_load, i1 %write_flag222_1_load, i1 %write_flag222_1_load, i1 %write_flag222_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag222_3"/></StgValue>
</operation>

<operation id="1878" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch4.i.i.i:44 %weight_regfile_4_974_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_4_974_i_1_load_1, i8 %weight_regfile_4_974_i_1_load_1, i8 %weight_regfile_4_974_i_1_load_1, i8 %weight_regfile_4_974_i_1_load_1, i8 %weight_regfile_4_974_i_1_load_1, i8 %weight_regfile_4_974_i_1_load_1, i8 %weight_regfile_4_974_i_1_load_1, i8 %weight_regfile_4_974_i_1_load_1, i8 %weight_regfile_4_974_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_4_974_i_1_load_1, i8 %weight_regfile_4_974_i_1_load_1, i8 %weight_regfile_4_974_i_1_load_1, i8 %weight_regfile_4_974_i_1_load_1, i8 %weight_regfile_4_974_i_1_load_1, i8 %weight_regfile_4_974_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_974_i_3"/></StgValue>
</operation>

<operation id="1879" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch4.i.i.i:45 %write_flag219_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag219_1_load, i1 %write_flag219_1_load, i1 %write_flag219_1_load, i1 %write_flag219_1_load, i1 %write_flag219_1_load, i1 %write_flag219_1_load, i1 %write_flag219_1_load, i1 %write_flag219_1_load, i1 %write_flag219_1_load, i1, i1 %write_flag219_1_load, i1 %write_flag219_1_load, i1 %write_flag219_1_load, i1 %write_flag219_1_load, i1 %write_flag219_1_load, i1 %write_flag219_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag219_3"/></StgValue>
</operation>

<operation id="1880" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch4.i.i.i:46 %weight_regfile_4_873_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_4_873_i_1_load_1, i8 %weight_regfile_4_873_i_1_load_1, i8 %weight_regfile_4_873_i_1_load_1, i8 %weight_regfile_4_873_i_1_load_1, i8 %weight_regfile_4_873_i_1_load_1, i8 %weight_regfile_4_873_i_1_load_1, i8 %weight_regfile_4_873_i_1_load_1, i8 %weight_regfile_4_873_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_4_873_i_1_load_1, i8 %weight_regfile_4_873_i_1_load_1, i8 %weight_regfile_4_873_i_1_load_1, i8 %weight_regfile_4_873_i_1_load_1, i8 %weight_regfile_4_873_i_1_load_1, i8 %weight_regfile_4_873_i_1_load_1, i8 %weight_regfile_4_873_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_873_i_3"/></StgValue>
</operation>

<operation id="1881" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch4.i.i.i:47 %write_flag216_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag216_1_load, i1 %write_flag216_1_load, i1 %write_flag216_1_load, i1 %write_flag216_1_load, i1 %write_flag216_1_load, i1 %write_flag216_1_load, i1 %write_flag216_1_load, i1 %write_flag216_1_load, i1, i1 %write_flag216_1_load, i1 %write_flag216_1_load, i1 %write_flag216_1_load, i1 %write_flag216_1_load, i1 %write_flag216_1_load, i1 %write_flag216_1_load, i1 %write_flag216_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag216_3"/></StgValue>
</operation>

<operation id="1882" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch4.i.i.i:48 %weight_regfile_4_772_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_4_772_i_1_load_1, i8 %weight_regfile_4_772_i_1_load_1, i8 %weight_regfile_4_772_i_1_load_1, i8 %weight_regfile_4_772_i_1_load_1, i8 %weight_regfile_4_772_i_1_load_1, i8 %weight_regfile_4_772_i_1_load_1, i8 %weight_regfile_4_772_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_4_772_i_1_load_1, i8 %weight_regfile_4_772_i_1_load_1, i8 %weight_regfile_4_772_i_1_load_1, i8 %weight_regfile_4_772_i_1_load_1, i8 %weight_regfile_4_772_i_1_load_1, i8 %weight_regfile_4_772_i_1_load_1, i8 %weight_regfile_4_772_i_1_load_1, i8 %weight_regfile_4_772_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_772_i_3"/></StgValue>
</operation>

<operation id="1883" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch4.i.i.i:49 %write_flag213_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag213_1_load, i1 %write_flag213_1_load, i1 %write_flag213_1_load, i1 %write_flag213_1_load, i1 %write_flag213_1_load, i1 %write_flag213_1_load, i1 %write_flag213_1_load, i1, i1 %write_flag213_1_load, i1 %write_flag213_1_load, i1 %write_flag213_1_load, i1 %write_flag213_1_load, i1 %write_flag213_1_load, i1 %write_flag213_1_load, i1 %write_flag213_1_load, i1 %write_flag213_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag213_3"/></StgValue>
</operation>

<operation id="1884" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch4.i.i.i:50 %weight_regfile_4_671_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_4_671_i_1_load_1, i8 %weight_regfile_4_671_i_1_load_1, i8 %weight_regfile_4_671_i_1_load_1, i8 %weight_regfile_4_671_i_1_load_1, i8 %weight_regfile_4_671_i_1_load_1, i8 %weight_regfile_4_671_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_4_671_i_1_load_1, i8 %weight_regfile_4_671_i_1_load_1, i8 %weight_regfile_4_671_i_1_load_1, i8 %weight_regfile_4_671_i_1_load_1, i8 %weight_regfile_4_671_i_1_load_1, i8 %weight_regfile_4_671_i_1_load_1, i8 %weight_regfile_4_671_i_1_load_1, i8 %weight_regfile_4_671_i_1_load_1, i8 %weight_regfile_4_671_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_671_i_3"/></StgValue>
</operation>

<operation id="1885" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch4.i.i.i:51 %write_flag210_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag210_1_load, i1 %write_flag210_1_load, i1 %write_flag210_1_load, i1 %write_flag210_1_load, i1 %write_flag210_1_load, i1 %write_flag210_1_load, i1, i1 %write_flag210_1_load, i1 %write_flag210_1_load, i1 %write_flag210_1_load, i1 %write_flag210_1_load, i1 %write_flag210_1_load, i1 %write_flag210_1_load, i1 %write_flag210_1_load, i1 %write_flag210_1_load, i1 %write_flag210_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag210_3"/></StgValue>
</operation>

<operation id="1886" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch4.i.i.i:52 %weight_regfile_4_570_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_4_570_i_1_load_1, i8 %weight_regfile_4_570_i_1_load_1, i8 %weight_regfile_4_570_i_1_load_1, i8 %weight_regfile_4_570_i_1_load_1, i8 %weight_regfile_4_570_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_4_570_i_1_load_1, i8 %weight_regfile_4_570_i_1_load_1, i8 %weight_regfile_4_570_i_1_load_1, i8 %weight_regfile_4_570_i_1_load_1, i8 %weight_regfile_4_570_i_1_load_1, i8 %weight_regfile_4_570_i_1_load_1, i8 %weight_regfile_4_570_i_1_load_1, i8 %weight_regfile_4_570_i_1_load_1, i8 %weight_regfile_4_570_i_1_load_1, i8 %weight_regfile_4_570_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_570_i_3"/></StgValue>
</operation>

<operation id="1887" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch4.i.i.i:53 %write_flag207_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag207_1_load, i1 %write_flag207_1_load, i1 %write_flag207_1_load, i1 %write_flag207_1_load, i1 %write_flag207_1_load, i1, i1 %write_flag207_1_load, i1 %write_flag207_1_load, i1 %write_flag207_1_load, i1 %write_flag207_1_load, i1 %write_flag207_1_load, i1 %write_flag207_1_load, i1 %write_flag207_1_load, i1 %write_flag207_1_load, i1 %write_flag207_1_load, i1 %write_flag207_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag207_3"/></StgValue>
</operation>

<operation id="1888" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch4.i.i.i:54 %weight_regfile_4_469_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_4_469_i_1_load_1, i8 %weight_regfile_4_469_i_1_load_1, i8 %weight_regfile_4_469_i_1_load_1, i8 %weight_regfile_4_469_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_4_469_i_1_load_1, i8 %weight_regfile_4_469_i_1_load_1, i8 %weight_regfile_4_469_i_1_load_1, i8 %weight_regfile_4_469_i_1_load_1, i8 %weight_regfile_4_469_i_1_load_1, i8 %weight_regfile_4_469_i_1_load_1, i8 %weight_regfile_4_469_i_1_load_1, i8 %weight_regfile_4_469_i_1_load_1, i8 %weight_regfile_4_469_i_1_load_1, i8 %weight_regfile_4_469_i_1_load_1, i8 %weight_regfile_4_469_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_469_i_3"/></StgValue>
</operation>

<operation id="1889" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch4.i.i.i:55 %write_flag204_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag204_1_load, i1 %write_flag204_1_load, i1 %write_flag204_1_load, i1 %write_flag204_1_load, i1, i1 %write_flag204_1_load, i1 %write_flag204_1_load, i1 %write_flag204_1_load, i1 %write_flag204_1_load, i1 %write_flag204_1_load, i1 %write_flag204_1_load, i1 %write_flag204_1_load, i1 %write_flag204_1_load, i1 %write_flag204_1_load, i1 %write_flag204_1_load, i1 %write_flag204_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag204_3"/></StgValue>
</operation>

<operation id="1890" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch4.i.i.i:56 %weight_regfile_4_368_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_4_368_i_1_load_1, i8 %weight_regfile_4_368_i_1_load_1, i8 %weight_regfile_4_368_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_4_368_i_1_load_1, i8 %weight_regfile_4_368_i_1_load_1, i8 %weight_regfile_4_368_i_1_load_1, i8 %weight_regfile_4_368_i_1_load_1, i8 %weight_regfile_4_368_i_1_load_1, i8 %weight_regfile_4_368_i_1_load_1, i8 %weight_regfile_4_368_i_1_load_1, i8 %weight_regfile_4_368_i_1_load_1, i8 %weight_regfile_4_368_i_1_load_1, i8 %weight_regfile_4_368_i_1_load_1, i8 %weight_regfile_4_368_i_1_load_1, i8 %weight_regfile_4_368_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_368_i_3"/></StgValue>
</operation>

<operation id="1891" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch4.i.i.i:57 %write_flag192_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1, i1 %write_flag192_1_load, i1 %write_flag192_1_load, i1 %write_flag192_1_load, i1 %write_flag192_1_load, i1 %write_flag192_1_load, i1 %write_flag192_1_load, i1 %write_flag192_1_load, i1 %write_flag192_1_load, i1 %write_flag192_1_load, i1 %write_flag192_1_load, i1 %write_flag192_1_load, i1 %write_flag192_1_load, i1 %write_flag192_1_load, i1 %write_flag192_1_load, i1 %write_flag192_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag192_3"/></StgValue>
</operation>

<operation id="1892" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch4.i.i.i:58 %write_flag201_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag201_1_load, i1 %write_flag201_1_load, i1 %write_flag201_1_load, i1, i1 %write_flag201_1_load, i1 %write_flag201_1_load, i1 %write_flag201_1_load, i1 %write_flag201_1_load, i1 %write_flag201_1_load, i1 %write_flag201_1_load, i1 %write_flag201_1_load, i1 %write_flag201_1_load, i1 %write_flag201_1_load, i1 %write_flag201_1_load, i1 %write_flag201_1_load, i1 %write_flag201_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag201_3"/></StgValue>
</operation>

<operation id="1893" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch4.i.i.i:59 %weight_regfile_4_267_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_4_267_i_1_load_1, i8 %weight_regfile_4_267_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_4_267_i_1_load_1, i8 %weight_regfile_4_267_i_1_load_1, i8 %weight_regfile_4_267_i_1_load_1, i8 %weight_regfile_4_267_i_1_load_1, i8 %weight_regfile_4_267_i_1_load_1, i8 %weight_regfile_4_267_i_1_load_1, i8 %weight_regfile_4_267_i_1_load_1, i8 %weight_regfile_4_267_i_1_load_1, i8 %weight_regfile_4_267_i_1_load_1, i8 %weight_regfile_4_267_i_1_load_1, i8 %weight_regfile_4_267_i_1_load_1, i8 %weight_regfile_4_267_i_1_load_1, i8 %weight_regfile_4_267_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_267_i_3"/></StgValue>
</operation>

<operation id="1894" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch4.i.i.i:60 %weight_regfile_4_065_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_0_67_i, i8 %weight_regfile_4_065_i_1_load_1, i8 %weight_regfile_4_065_i_1_load_1, i8 %weight_regfile_4_065_i_1_load_1, i8 %weight_regfile_4_065_i_1_load_1, i8 %weight_regfile_4_065_i_1_load_1, i8 %weight_regfile_4_065_i_1_load_1, i8 %weight_regfile_4_065_i_1_load_1, i8 %weight_regfile_4_065_i_1_load_1, i8 %weight_regfile_4_065_i_1_load_1, i8 %weight_regfile_4_065_i_1_load_1, i8 %weight_regfile_4_065_i_1_load_1, i8 %weight_regfile_4_065_i_1_load_1, i8 %weight_regfile_4_065_i_1_load_1, i8 %weight_regfile_4_065_i_1_load_1, i8 %weight_regfile_4_065_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_065_i_3"/></StgValue>
</operation>

<operation id="1895" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch4.i.i.i:61 %write_flag198_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag198_1_load, i1 %write_flag198_1_load, i1, i1 %write_flag198_1_load, i1 %write_flag198_1_load, i1 %write_flag198_1_load, i1 %write_flag198_1_load, i1 %write_flag198_1_load, i1 %write_flag198_1_load, i1 %write_flag198_1_load, i1 %write_flag198_1_load, i1 %write_flag198_1_load, i1 %write_flag198_1_load, i1 %write_flag198_1_load, i1 %write_flag198_1_load, i1 %write_flag198_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag198_3"/></StgValue>
</operation>

<operation id="1896" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch4.i.i.i:62 %weight_regfile_4_166_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_4_166_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_4_166_i_1_load_1, i8 %weight_regfile_4_166_i_1_load_1, i8 %weight_regfile_4_166_i_1_load_1, i8 %weight_regfile_4_166_i_1_load_1, i8 %weight_regfile_4_166_i_1_load_1, i8 %weight_regfile_4_166_i_1_load_1, i8 %weight_regfile_4_166_i_1_load_1, i8 %weight_regfile_4_166_i_1_load_1, i8 %weight_regfile_4_166_i_1_load_1, i8 %weight_regfile_4_166_i_1_load_1, i8 %weight_regfile_4_166_i_1_load_1, i8 %weight_regfile_4_166_i_1_load_1, i8 %weight_regfile_4_166_i_1_load_1, i8 %weight_regfile_4_166_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_166_i_3"/></StgValue>
</operation>

<operation id="1897" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch4.i.i.i:63 %write_flag195_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag195_1_load, i1, i1 %write_flag195_1_load, i1 %write_flag195_1_load, i1 %write_flag195_1_load, i1 %write_flag195_1_load, i1 %write_flag195_1_load, i1 %write_flag195_1_load, i1 %write_flag195_1_load, i1 %write_flag195_1_load, i1 %write_flag195_1_load, i1 %write_flag195_1_load, i1 %write_flag195_1_load, i1 %write_flag195_1_load, i1 %write_flag195_1_load, i1 %write_flag195_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag195_3"/></StgValue>
</operation>

<operation id="1898" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch4.i.i.i:64 %store_ln74 = store i1 %write_flag195_3, i1 %write_flag195_1, i1 %write_flag195_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1899" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch4.i.i.i:65 %store_ln74 = store i8 %weight_regfile_4_166_i_3, i8 %weight_regfile_4_166_i_1, i8 %weight_regfile_4_166_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1900" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch4.i.i.i:66 %store_ln74 = store i1 %write_flag198_3, i1 %write_flag198_1, i1 %write_flag198_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1901" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch4.i.i.i:67 %store_ln74 = store i8 %weight_regfile_4_065_i_3, i8 %weight_regfile_4_065_i_1, i8 %weight_regfile_4_065_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1902" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch4.i.i.i:68 %store_ln74 = store i8 %weight_regfile_4_267_i_3, i8 %weight_regfile_4_267_i_1, i8 %weight_regfile_4_267_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1903" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch4.i.i.i:69 %store_ln74 = store i1 %write_flag201_3, i1 %write_flag201_1, i1 %write_flag201_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1904" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch4.i.i.i:70 %store_ln74 = store i1 %write_flag192_3, i1 %write_flag192_1, i1 %write_flag192_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1905" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch4.i.i.i:71 %store_ln74 = store i8 %weight_regfile_4_368_i_3, i8 %weight_regfile_4_368_i_1, i8 %weight_regfile_4_368_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1906" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch4.i.i.i:72 %store_ln74 = store i1 %write_flag204_3, i1 %write_flag204_1, i1 %write_flag204_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1907" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch4.i.i.i:73 %store_ln74 = store i8 %weight_regfile_4_469_i_3, i8 %weight_regfile_4_469_i_1, i8 %weight_regfile_4_469_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1908" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch4.i.i.i:74 %store_ln74 = store i1 %write_flag207_3, i1 %write_flag207_1, i1 %write_flag207_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1909" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch4.i.i.i:75 %store_ln74 = store i8 %weight_regfile_4_570_i_3, i8 %weight_regfile_4_570_i_1, i8 %weight_regfile_4_570_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1910" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch4.i.i.i:76 %store_ln74 = store i1 %write_flag210_3, i1 %write_flag210_1, i1 %write_flag210_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1911" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch4.i.i.i:77 %store_ln74 = store i8 %weight_regfile_4_671_i_3, i8 %weight_regfile_4_671_i_1, i8 %weight_regfile_4_671_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1912" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch4.i.i.i:78 %store_ln74 = store i1 %write_flag213_3, i1 %write_flag213_1, i1 %write_flag213_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1913" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch4.i.i.i:79 %store_ln74 = store i8 %weight_regfile_4_772_i_3, i8 %weight_regfile_4_772_i_1, i8 %weight_regfile_4_772_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1914" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch4.i.i.i:80 %store_ln74 = store i1 %write_flag216_3, i1 %write_flag216_1, i1 %write_flag216_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1915" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch4.i.i.i:81 %store_ln74 = store i8 %weight_regfile_4_873_i_3, i8 %weight_regfile_4_873_i_1, i8 %weight_regfile_4_873_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1916" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch4.i.i.i:82 %store_ln74 = store i1 %write_flag219_3, i1 %write_flag219_1, i1 %write_flag219_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1917" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch4.i.i.i:83 %store_ln74 = store i8 %weight_regfile_4_974_i_3, i8 %weight_regfile_4_974_i_1, i8 %weight_regfile_4_974_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1918" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch4.i.i.i:84 %store_ln74 = store i1 %write_flag222_3, i1 %write_flag222_1, i1 %write_flag222_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1919" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch4.i.i.i:85 %store_ln74 = store i8 %weight_regfile_4_1075_i_3, i8 %weight_regfile_4_1075_i_1, i8 %weight_regfile_4_1075_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1920" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch4.i.i.i:86 %store_ln74 = store i1 %write_flag225_3, i1 %write_flag225_1, i1 %write_flag225_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1921" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch4.i.i.i:87 %store_ln74 = store i8 %weight_regfile_4_1176_i_3, i8 %weight_regfile_4_1176_i_1, i8 %weight_regfile_4_1176_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1922" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch4.i.i.i:88 %store_ln74 = store i1 %write_flag228_3, i1 %write_flag228_1, i1 %write_flag228_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1923" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch4.i.i.i:89 %store_ln74 = store i8 %weight_regfile_4_1277_i_3, i8 %weight_regfile_4_1277_i_1, i8 %weight_regfile_4_1277_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1924" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch4.i.i.i:90 %store_ln74 = store i1 %write_flag231_3, i1 %write_flag231_1, i1 %write_flag231_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1925" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch4.i.i.i:91 %store_ln74 = store i8 %weight_regfile_4_1378_i_3, i8 %weight_regfile_4_1378_i_1, i8 %weight_regfile_4_1378_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1926" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch4.i.i.i:92 %store_ln74 = store i1 %write_flag234_3, i1 %write_flag234_1, i1 %write_flag234_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1927" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch4.i.i.i:93 %store_ln74 = store i8 %weight_regfile_4_1479_i_3, i8 %weight_regfile_4_1479_i_1, i8 %weight_regfile_4_1479_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1928" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch4.i.i.i:94 %store_ln74 = store i1 %write_flag237_3, i1 %write_flag237_1, i1 %write_flag237_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1929" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch4.i.i.i:95 %store_ln74 = store i8 %weight_regfile_4_1580_i_3, i8 %weight_regfile_4_1580_i_1, i8 %weight_regfile_4_1580_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1930" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="0" op_0_bw="0">
<![CDATA[
branch4.i.i.i:96 %br_ln74 = br void %bb.split33.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="1931" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch3.i.i.i:0 %write_flag162_1_load = load i1 %write_flag162_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag162_1_load"/></StgValue>
</operation>

<operation id="1932" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="8" op_0_bw="8">
<![CDATA[
branch3.i.i.i:1 %weight_regfile_3_655_i_1_load_1 = load i8 %weight_regfile_3_655_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_655_i_1_load_1"/></StgValue>
</operation>

<operation id="1933" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch3.i.i.i:2 %write_flag165_1_load = load i1 %write_flag165_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag165_1_load"/></StgValue>
</operation>

<operation id="1934" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="8" op_0_bw="8">
<![CDATA[
branch3.i.i.i:3 %weight_regfile_3_756_i_1_load_1 = load i8 %weight_regfile_3_756_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_756_i_1_load_1"/></StgValue>
</operation>

<operation id="1935" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch3.i.i.i:4 %write_flag168_1_load = load i1 %write_flag168_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag168_1_load"/></StgValue>
</operation>

<operation id="1936" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="8" op_0_bw="8">
<![CDATA[
branch3.i.i.i:5 %weight_regfile_3_857_i_1_load_1 = load i8 %weight_regfile_3_857_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_857_i_1_load_1"/></StgValue>
</operation>

<operation id="1937" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch3.i.i.i:6 %write_flag171_1_load = load i1 %write_flag171_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag171_1_load"/></StgValue>
</operation>

<operation id="1938" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="8" op_0_bw="8">
<![CDATA[
branch3.i.i.i:7 %weight_regfile_3_958_i_1_load_1 = load i8 %weight_regfile_3_958_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_958_i_1_load_1"/></StgValue>
</operation>

<operation id="1939" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch3.i.i.i:8 %write_flag174_1_load = load i1 %write_flag174_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag174_1_load"/></StgValue>
</operation>

<operation id="1940" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="8" op_0_bw="8">
<![CDATA[
branch3.i.i.i:9 %weight_regfile_3_1059_i_1_load_1 = load i8 %weight_regfile_3_1059_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_1059_i_1_load_1"/></StgValue>
</operation>

<operation id="1941" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch3.i.i.i:10 %write_flag177_1_load = load i1 %write_flag177_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag177_1_load"/></StgValue>
</operation>

<operation id="1942" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="8" op_0_bw="8">
<![CDATA[
branch3.i.i.i:11 %weight_regfile_3_1160_i_1_load_1 = load i8 %weight_regfile_3_1160_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_1160_i_1_load_1"/></StgValue>
</operation>

<operation id="1943" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch3.i.i.i:12 %write_flag180_1_load = load i1 %write_flag180_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag180_1_load"/></StgValue>
</operation>

<operation id="1944" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="8" op_0_bw="8">
<![CDATA[
branch3.i.i.i:13 %weight_regfile_3_1261_i_1_load_1 = load i8 %weight_regfile_3_1261_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_1261_i_1_load_1"/></StgValue>
</operation>

<operation id="1945" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch3.i.i.i:14 %write_flag183_1_load = load i1 %write_flag183_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag183_1_load"/></StgValue>
</operation>

<operation id="1946" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="8" op_0_bw="8">
<![CDATA[
branch3.i.i.i:15 %weight_regfile_3_1362_i_1_load_1 = load i8 %weight_regfile_3_1362_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_1362_i_1_load_1"/></StgValue>
</operation>

<operation id="1947" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch3.i.i.i:16 %write_flag186_1_load = load i1 %write_flag186_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag186_1_load"/></StgValue>
</operation>

<operation id="1948" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="8" op_0_bw="8">
<![CDATA[
branch3.i.i.i:17 %weight_regfile_3_1463_i_1_load_1 = load i8 %weight_regfile_3_1463_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_1463_i_1_load_1"/></StgValue>
</operation>

<operation id="1949" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch3.i.i.i:18 %write_flag189_1_load = load i1 %write_flag189_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag189_1_load"/></StgValue>
</operation>

<operation id="1950" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="8" op_0_bw="8">
<![CDATA[
branch3.i.i.i:19 %weight_regfile_3_1564_i_1_load_1 = load i8 %weight_regfile_3_1564_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_1564_i_1_load_1"/></StgValue>
</operation>

<operation id="1951" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="8" op_0_bw="8">
<![CDATA[
branch3.i.i.i:20 %weight_regfile_3_554_i_1_load_1 = load i8 %weight_regfile_3_554_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_554_i_1_load_1"/></StgValue>
</operation>

<operation id="1952" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch3.i.i.i:21 %write_flag159_1_load = load i1 %write_flag159_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag159_1_load"/></StgValue>
</operation>

<operation id="1953" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="8" op_0_bw="8">
<![CDATA[
branch3.i.i.i:22 %weight_regfile_3_453_i_1_load_1 = load i8 %weight_regfile_3_453_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_453_i_1_load_1"/></StgValue>
</operation>

<operation id="1954" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch3.i.i.i:23 %write_flag156_1_load = load i1 %write_flag156_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag156_1_load"/></StgValue>
</operation>

<operation id="1955" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="8" op_0_bw="8">
<![CDATA[
branch3.i.i.i:24 %weight_regfile_3_352_i_1_load_1 = load i8 %weight_regfile_3_352_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_352_i_1_load_1"/></StgValue>
</operation>

<operation id="1956" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch3.i.i.i:25 %write_flag153_1_load = load i1 %write_flag153_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag153_1_load"/></StgValue>
</operation>

<operation id="1957" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="8" op_0_bw="8">
<![CDATA[
branch3.i.i.i:26 %weight_regfile_3_251_i_1_load_1 = load i8 %weight_regfile_3_251_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_251_i_1_load_1"/></StgValue>
</operation>

<operation id="1958" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch3.i.i.i:27 %write_flag150_1_load = load i1 %write_flag150_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag150_1_load"/></StgValue>
</operation>

<operation id="1959" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="8" op_0_bw="8">
<![CDATA[
branch3.i.i.i:28 %weight_regfile_3_150_i_1_load_1 = load i8 %weight_regfile_3_150_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_150_i_1_load_1"/></StgValue>
</operation>

<operation id="1960" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch3.i.i.i:29 %write_flag147_1_load = load i1 %write_flag147_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag147_1_load"/></StgValue>
</operation>

<operation id="1961" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="8" op_0_bw="8">
<![CDATA[
branch3.i.i.i:30 %weight_regfile_3_049_i_1_load_1 = load i8 %weight_regfile_3_049_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_049_i_1_load_1"/></StgValue>
</operation>

<operation id="1962" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch3.i.i.i:31 %write_flag144_1_load = load i1 %write_flag144_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag144_1_load"/></StgValue>
</operation>

<operation id="1963" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch3.i.i.i:32 %write_flag162_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag162_1_load, i1 %write_flag162_1_load, i1 %write_flag162_1_load, i1 %write_flag162_1_load, i1 %write_flag162_1_load, i1 %write_flag162_1_load, i1, i1 %write_flag162_1_load, i1 %write_flag162_1_load, i1 %write_flag162_1_load, i1 %write_flag162_1_load, i1 %write_flag162_1_load, i1 %write_flag162_1_load, i1 %write_flag162_1_load, i1 %write_flag162_1_load, i1 %write_flag162_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag162_3"/></StgValue>
</operation>

<operation id="1964" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch3.i.i.i:33 %weight_regfile_3_655_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_3_655_i_1_load_1, i8 %weight_regfile_3_655_i_1_load_1, i8 %weight_regfile_3_655_i_1_load_1, i8 %weight_regfile_3_655_i_1_load_1, i8 %weight_regfile_3_655_i_1_load_1, i8 %weight_regfile_3_655_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_3_655_i_1_load_1, i8 %weight_regfile_3_655_i_1_load_1, i8 %weight_regfile_3_655_i_1_load_1, i8 %weight_regfile_3_655_i_1_load_1, i8 %weight_regfile_3_655_i_1_load_1, i8 %weight_regfile_3_655_i_1_load_1, i8 %weight_regfile_3_655_i_1_load_1, i8 %weight_regfile_3_655_i_1_load_1, i8 %weight_regfile_3_655_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_655_i_3"/></StgValue>
</operation>

<operation id="1965" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch3.i.i.i:34 %write_flag165_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag165_1_load, i1 %write_flag165_1_load, i1 %write_flag165_1_load, i1 %write_flag165_1_load, i1 %write_flag165_1_load, i1 %write_flag165_1_load, i1 %write_flag165_1_load, i1, i1 %write_flag165_1_load, i1 %write_flag165_1_load, i1 %write_flag165_1_load, i1 %write_flag165_1_load, i1 %write_flag165_1_load, i1 %write_flag165_1_load, i1 %write_flag165_1_load, i1 %write_flag165_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag165_3"/></StgValue>
</operation>

<operation id="1966" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch3.i.i.i:35 %weight_regfile_3_756_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_3_756_i_1_load_1, i8 %weight_regfile_3_756_i_1_load_1, i8 %weight_regfile_3_756_i_1_load_1, i8 %weight_regfile_3_756_i_1_load_1, i8 %weight_regfile_3_756_i_1_load_1, i8 %weight_regfile_3_756_i_1_load_1, i8 %weight_regfile_3_756_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_3_756_i_1_load_1, i8 %weight_regfile_3_756_i_1_load_1, i8 %weight_regfile_3_756_i_1_load_1, i8 %weight_regfile_3_756_i_1_load_1, i8 %weight_regfile_3_756_i_1_load_1, i8 %weight_regfile_3_756_i_1_load_1, i8 %weight_regfile_3_756_i_1_load_1, i8 %weight_regfile_3_756_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_756_i_3"/></StgValue>
</operation>

<operation id="1967" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch3.i.i.i:36 %write_flag168_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag168_1_load, i1 %write_flag168_1_load, i1 %write_flag168_1_load, i1 %write_flag168_1_load, i1 %write_flag168_1_load, i1 %write_flag168_1_load, i1 %write_flag168_1_load, i1 %write_flag168_1_load, i1, i1 %write_flag168_1_load, i1 %write_flag168_1_load, i1 %write_flag168_1_load, i1 %write_flag168_1_load, i1 %write_flag168_1_load, i1 %write_flag168_1_load, i1 %write_flag168_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag168_3"/></StgValue>
</operation>

<operation id="1968" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch3.i.i.i:37 %weight_regfile_3_857_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_3_857_i_1_load_1, i8 %weight_regfile_3_857_i_1_load_1, i8 %weight_regfile_3_857_i_1_load_1, i8 %weight_regfile_3_857_i_1_load_1, i8 %weight_regfile_3_857_i_1_load_1, i8 %weight_regfile_3_857_i_1_load_1, i8 %weight_regfile_3_857_i_1_load_1, i8 %weight_regfile_3_857_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_3_857_i_1_load_1, i8 %weight_regfile_3_857_i_1_load_1, i8 %weight_regfile_3_857_i_1_load_1, i8 %weight_regfile_3_857_i_1_load_1, i8 %weight_regfile_3_857_i_1_load_1, i8 %weight_regfile_3_857_i_1_load_1, i8 %weight_regfile_3_857_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_857_i_3"/></StgValue>
</operation>

<operation id="1969" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch3.i.i.i:38 %write_flag171_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag171_1_load, i1 %write_flag171_1_load, i1 %write_flag171_1_load, i1 %write_flag171_1_load, i1 %write_flag171_1_load, i1 %write_flag171_1_load, i1 %write_flag171_1_load, i1 %write_flag171_1_load, i1 %write_flag171_1_load, i1, i1 %write_flag171_1_load, i1 %write_flag171_1_load, i1 %write_flag171_1_load, i1 %write_flag171_1_load, i1 %write_flag171_1_load, i1 %write_flag171_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag171_3"/></StgValue>
</operation>

<operation id="1970" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch3.i.i.i:39 %weight_regfile_3_958_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_3_958_i_1_load_1, i8 %weight_regfile_3_958_i_1_load_1, i8 %weight_regfile_3_958_i_1_load_1, i8 %weight_regfile_3_958_i_1_load_1, i8 %weight_regfile_3_958_i_1_load_1, i8 %weight_regfile_3_958_i_1_load_1, i8 %weight_regfile_3_958_i_1_load_1, i8 %weight_regfile_3_958_i_1_load_1, i8 %weight_regfile_3_958_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_3_958_i_1_load_1, i8 %weight_regfile_3_958_i_1_load_1, i8 %weight_regfile_3_958_i_1_load_1, i8 %weight_regfile_3_958_i_1_load_1, i8 %weight_regfile_3_958_i_1_load_1, i8 %weight_regfile_3_958_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_958_i_3"/></StgValue>
</operation>

<operation id="1971" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch3.i.i.i:40 %write_flag174_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag174_1_load, i1 %write_flag174_1_load, i1 %write_flag174_1_load, i1 %write_flag174_1_load, i1 %write_flag174_1_load, i1 %write_flag174_1_load, i1 %write_flag174_1_load, i1 %write_flag174_1_load, i1 %write_flag174_1_load, i1 %write_flag174_1_load, i1, i1 %write_flag174_1_load, i1 %write_flag174_1_load, i1 %write_flag174_1_load, i1 %write_flag174_1_load, i1 %write_flag174_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag174_3"/></StgValue>
</operation>

<operation id="1972" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch3.i.i.i:41 %weight_regfile_3_1059_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_3_1059_i_1_load_1, i8 %weight_regfile_3_1059_i_1_load_1, i8 %weight_regfile_3_1059_i_1_load_1, i8 %weight_regfile_3_1059_i_1_load_1, i8 %weight_regfile_3_1059_i_1_load_1, i8 %weight_regfile_3_1059_i_1_load_1, i8 %weight_regfile_3_1059_i_1_load_1, i8 %weight_regfile_3_1059_i_1_load_1, i8 %weight_regfile_3_1059_i_1_load_1, i8 %weight_regfile_3_1059_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_3_1059_i_1_load_1, i8 %weight_regfile_3_1059_i_1_load_1, i8 %weight_regfile_3_1059_i_1_load_1, i8 %weight_regfile_3_1059_i_1_load_1, i8 %weight_regfile_3_1059_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_1059_i_3"/></StgValue>
</operation>

<operation id="1973" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch3.i.i.i:42 %write_flag177_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag177_1_load, i1 %write_flag177_1_load, i1 %write_flag177_1_load, i1 %write_flag177_1_load, i1 %write_flag177_1_load, i1 %write_flag177_1_load, i1 %write_flag177_1_load, i1 %write_flag177_1_load, i1 %write_flag177_1_load, i1 %write_flag177_1_load, i1 %write_flag177_1_load, i1, i1 %write_flag177_1_load, i1 %write_flag177_1_load, i1 %write_flag177_1_load, i1 %write_flag177_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag177_3"/></StgValue>
</operation>

<operation id="1974" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch3.i.i.i:43 %weight_regfile_3_1160_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_3_1160_i_1_load_1, i8 %weight_regfile_3_1160_i_1_load_1, i8 %weight_regfile_3_1160_i_1_load_1, i8 %weight_regfile_3_1160_i_1_load_1, i8 %weight_regfile_3_1160_i_1_load_1, i8 %weight_regfile_3_1160_i_1_load_1, i8 %weight_regfile_3_1160_i_1_load_1, i8 %weight_regfile_3_1160_i_1_load_1, i8 %weight_regfile_3_1160_i_1_load_1, i8 %weight_regfile_3_1160_i_1_load_1, i8 %weight_regfile_3_1160_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_3_1160_i_1_load_1, i8 %weight_regfile_3_1160_i_1_load_1, i8 %weight_regfile_3_1160_i_1_load_1, i8 %weight_regfile_3_1160_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_1160_i_3"/></StgValue>
</operation>

<operation id="1975" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch3.i.i.i:44 %write_flag180_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag180_1_load, i1 %write_flag180_1_load, i1 %write_flag180_1_load, i1 %write_flag180_1_load, i1 %write_flag180_1_load, i1 %write_flag180_1_load, i1 %write_flag180_1_load, i1 %write_flag180_1_load, i1 %write_flag180_1_load, i1 %write_flag180_1_load, i1 %write_flag180_1_load, i1 %write_flag180_1_load, i1, i1 %write_flag180_1_load, i1 %write_flag180_1_load, i1 %write_flag180_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag180_3"/></StgValue>
</operation>

<operation id="1976" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch3.i.i.i:45 %weight_regfile_3_1261_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_3_1261_i_1_load_1, i8 %weight_regfile_3_1261_i_1_load_1, i8 %weight_regfile_3_1261_i_1_load_1, i8 %weight_regfile_3_1261_i_1_load_1, i8 %weight_regfile_3_1261_i_1_load_1, i8 %weight_regfile_3_1261_i_1_load_1, i8 %weight_regfile_3_1261_i_1_load_1, i8 %weight_regfile_3_1261_i_1_load_1, i8 %weight_regfile_3_1261_i_1_load_1, i8 %weight_regfile_3_1261_i_1_load_1, i8 %weight_regfile_3_1261_i_1_load_1, i8 %weight_regfile_3_1261_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_3_1261_i_1_load_1, i8 %weight_regfile_3_1261_i_1_load_1, i8 %weight_regfile_3_1261_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_1261_i_3"/></StgValue>
</operation>

<operation id="1977" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch3.i.i.i:46 %write_flag183_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag183_1_load, i1 %write_flag183_1_load, i1 %write_flag183_1_load, i1 %write_flag183_1_load, i1 %write_flag183_1_load, i1 %write_flag183_1_load, i1 %write_flag183_1_load, i1 %write_flag183_1_load, i1 %write_flag183_1_load, i1 %write_flag183_1_load, i1 %write_flag183_1_load, i1 %write_flag183_1_load, i1 %write_flag183_1_load, i1, i1 %write_flag183_1_load, i1 %write_flag183_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag183_3"/></StgValue>
</operation>

<operation id="1978" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch3.i.i.i:47 %weight_regfile_3_1362_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_3_1362_i_1_load_1, i8 %weight_regfile_3_1362_i_1_load_1, i8 %weight_regfile_3_1362_i_1_load_1, i8 %weight_regfile_3_1362_i_1_load_1, i8 %weight_regfile_3_1362_i_1_load_1, i8 %weight_regfile_3_1362_i_1_load_1, i8 %weight_regfile_3_1362_i_1_load_1, i8 %weight_regfile_3_1362_i_1_load_1, i8 %weight_regfile_3_1362_i_1_load_1, i8 %weight_regfile_3_1362_i_1_load_1, i8 %weight_regfile_3_1362_i_1_load_1, i8 %weight_regfile_3_1362_i_1_load_1, i8 %weight_regfile_3_1362_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_3_1362_i_1_load_1, i8 %weight_regfile_3_1362_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_1362_i_3"/></StgValue>
</operation>

<operation id="1979" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch3.i.i.i:48 %write_flag186_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag186_1_load, i1 %write_flag186_1_load, i1 %write_flag186_1_load, i1 %write_flag186_1_load, i1 %write_flag186_1_load, i1 %write_flag186_1_load, i1 %write_flag186_1_load, i1 %write_flag186_1_load, i1 %write_flag186_1_load, i1 %write_flag186_1_load, i1 %write_flag186_1_load, i1 %write_flag186_1_load, i1 %write_flag186_1_load, i1 %write_flag186_1_load, i1, i1 %write_flag186_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag186_3"/></StgValue>
</operation>

<operation id="1980" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch3.i.i.i:49 %weight_regfile_3_1463_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_3_1463_i_1_load_1, i8 %weight_regfile_3_1463_i_1_load_1, i8 %weight_regfile_3_1463_i_1_load_1, i8 %weight_regfile_3_1463_i_1_load_1, i8 %weight_regfile_3_1463_i_1_load_1, i8 %weight_regfile_3_1463_i_1_load_1, i8 %weight_regfile_3_1463_i_1_load_1, i8 %weight_regfile_3_1463_i_1_load_1, i8 %weight_regfile_3_1463_i_1_load_1, i8 %weight_regfile_3_1463_i_1_load_1, i8 %weight_regfile_3_1463_i_1_load_1, i8 %weight_regfile_3_1463_i_1_load_1, i8 %weight_regfile_3_1463_i_1_load_1, i8 %weight_regfile_3_1463_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_3_1463_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_1463_i_3"/></StgValue>
</operation>

<operation id="1981" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch3.i.i.i:50 %write_flag189_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag189_1_load, i1 %write_flag189_1_load, i1 %write_flag189_1_load, i1 %write_flag189_1_load, i1 %write_flag189_1_load, i1 %write_flag189_1_load, i1 %write_flag189_1_load, i1 %write_flag189_1_load, i1 %write_flag189_1_load, i1 %write_flag189_1_load, i1 %write_flag189_1_load, i1 %write_flag189_1_load, i1 %write_flag189_1_load, i1 %write_flag189_1_load, i1 %write_flag189_1_load, i1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag189_3"/></StgValue>
</operation>

<operation id="1982" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch3.i.i.i:51 %weight_regfile_3_1564_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_3_1564_i_1_load_1, i8 %weight_regfile_3_1564_i_1_load_1, i8 %weight_regfile_3_1564_i_1_load_1, i8 %weight_regfile_3_1564_i_1_load_1, i8 %weight_regfile_3_1564_i_1_load_1, i8 %weight_regfile_3_1564_i_1_load_1, i8 %weight_regfile_3_1564_i_1_load_1, i8 %weight_regfile_3_1564_i_1_load_1, i8 %weight_regfile_3_1564_i_1_load_1, i8 %weight_regfile_3_1564_i_1_load_1, i8 %weight_regfile_3_1564_i_1_load_1, i8 %weight_regfile_3_1564_i_1_load_1, i8 %weight_regfile_3_1564_i_1_load_1, i8 %weight_regfile_3_1564_i_1_load_1, i8 %weight_regfile_3_1564_i_1_load_1, i8 %weight_regfile_0_67_i, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_1564_i_3"/></StgValue>
</operation>

<operation id="1983" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch3.i.i.i:52 %weight_regfile_3_554_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_3_554_i_1_load_1, i8 %weight_regfile_3_554_i_1_load_1, i8 %weight_regfile_3_554_i_1_load_1, i8 %weight_regfile_3_554_i_1_load_1, i8 %weight_regfile_3_554_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_3_554_i_1_load_1, i8 %weight_regfile_3_554_i_1_load_1, i8 %weight_regfile_3_554_i_1_load_1, i8 %weight_regfile_3_554_i_1_load_1, i8 %weight_regfile_3_554_i_1_load_1, i8 %weight_regfile_3_554_i_1_load_1, i8 %weight_regfile_3_554_i_1_load_1, i8 %weight_regfile_3_554_i_1_load_1, i8 %weight_regfile_3_554_i_1_load_1, i8 %weight_regfile_3_554_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_554_i_3"/></StgValue>
</operation>

<operation id="1984" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch3.i.i.i:53 %write_flag159_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag159_1_load, i1 %write_flag159_1_load, i1 %write_flag159_1_load, i1 %write_flag159_1_load, i1 %write_flag159_1_load, i1, i1 %write_flag159_1_load, i1 %write_flag159_1_load, i1 %write_flag159_1_load, i1 %write_flag159_1_load, i1 %write_flag159_1_load, i1 %write_flag159_1_load, i1 %write_flag159_1_load, i1 %write_flag159_1_load, i1 %write_flag159_1_load, i1 %write_flag159_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag159_3"/></StgValue>
</operation>

<operation id="1985" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch3.i.i.i:54 %weight_regfile_3_453_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_3_453_i_1_load_1, i8 %weight_regfile_3_453_i_1_load_1, i8 %weight_regfile_3_453_i_1_load_1, i8 %weight_regfile_3_453_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_3_453_i_1_load_1, i8 %weight_regfile_3_453_i_1_load_1, i8 %weight_regfile_3_453_i_1_load_1, i8 %weight_regfile_3_453_i_1_load_1, i8 %weight_regfile_3_453_i_1_load_1, i8 %weight_regfile_3_453_i_1_load_1, i8 %weight_regfile_3_453_i_1_load_1, i8 %weight_regfile_3_453_i_1_load_1, i8 %weight_regfile_3_453_i_1_load_1, i8 %weight_regfile_3_453_i_1_load_1, i8 %weight_regfile_3_453_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_453_i_3"/></StgValue>
</operation>

<operation id="1986" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch3.i.i.i:55 %write_flag156_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag156_1_load, i1 %write_flag156_1_load, i1 %write_flag156_1_load, i1 %write_flag156_1_load, i1, i1 %write_flag156_1_load, i1 %write_flag156_1_load, i1 %write_flag156_1_load, i1 %write_flag156_1_load, i1 %write_flag156_1_load, i1 %write_flag156_1_load, i1 %write_flag156_1_load, i1 %write_flag156_1_load, i1 %write_flag156_1_load, i1 %write_flag156_1_load, i1 %write_flag156_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag156_3"/></StgValue>
</operation>

<operation id="1987" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch3.i.i.i:56 %weight_regfile_3_352_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_3_352_i_1_load_1, i8 %weight_regfile_3_352_i_1_load_1, i8 %weight_regfile_3_352_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_3_352_i_1_load_1, i8 %weight_regfile_3_352_i_1_load_1, i8 %weight_regfile_3_352_i_1_load_1, i8 %weight_regfile_3_352_i_1_load_1, i8 %weight_regfile_3_352_i_1_load_1, i8 %weight_regfile_3_352_i_1_load_1, i8 %weight_regfile_3_352_i_1_load_1, i8 %weight_regfile_3_352_i_1_load_1, i8 %weight_regfile_3_352_i_1_load_1, i8 %weight_regfile_3_352_i_1_load_1, i8 %weight_regfile_3_352_i_1_load_1, i8 %weight_regfile_3_352_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_352_i_3"/></StgValue>
</operation>

<operation id="1988" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch3.i.i.i:57 %write_flag153_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag153_1_load, i1 %write_flag153_1_load, i1 %write_flag153_1_load, i1, i1 %write_flag153_1_load, i1 %write_flag153_1_load, i1 %write_flag153_1_load, i1 %write_flag153_1_load, i1 %write_flag153_1_load, i1 %write_flag153_1_load, i1 %write_flag153_1_load, i1 %write_flag153_1_load, i1 %write_flag153_1_load, i1 %write_flag153_1_load, i1 %write_flag153_1_load, i1 %write_flag153_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag153_3"/></StgValue>
</operation>

<operation id="1989" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch3.i.i.i:58 %weight_regfile_3_251_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_3_251_i_1_load_1, i8 %weight_regfile_3_251_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_3_251_i_1_load_1, i8 %weight_regfile_3_251_i_1_load_1, i8 %weight_regfile_3_251_i_1_load_1, i8 %weight_regfile_3_251_i_1_load_1, i8 %weight_regfile_3_251_i_1_load_1, i8 %weight_regfile_3_251_i_1_load_1, i8 %weight_regfile_3_251_i_1_load_1, i8 %weight_regfile_3_251_i_1_load_1, i8 %weight_regfile_3_251_i_1_load_1, i8 %weight_regfile_3_251_i_1_load_1, i8 %weight_regfile_3_251_i_1_load_1, i8 %weight_regfile_3_251_i_1_load_1, i8 %weight_regfile_3_251_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_251_i_3"/></StgValue>
</operation>

<operation id="1990" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch3.i.i.i:59 %write_flag150_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag150_1_load, i1 %write_flag150_1_load, i1, i1 %write_flag150_1_load, i1 %write_flag150_1_load, i1 %write_flag150_1_load, i1 %write_flag150_1_load, i1 %write_flag150_1_load, i1 %write_flag150_1_load, i1 %write_flag150_1_load, i1 %write_flag150_1_load, i1 %write_flag150_1_load, i1 %write_flag150_1_load, i1 %write_flag150_1_load, i1 %write_flag150_1_load, i1 %write_flag150_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag150_3"/></StgValue>
</operation>

<operation id="1991" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch3.i.i.i:60 %weight_regfile_3_150_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_3_150_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_3_150_i_1_load_1, i8 %weight_regfile_3_150_i_1_load_1, i8 %weight_regfile_3_150_i_1_load_1, i8 %weight_regfile_3_150_i_1_load_1, i8 %weight_regfile_3_150_i_1_load_1, i8 %weight_regfile_3_150_i_1_load_1, i8 %weight_regfile_3_150_i_1_load_1, i8 %weight_regfile_3_150_i_1_load_1, i8 %weight_regfile_3_150_i_1_load_1, i8 %weight_regfile_3_150_i_1_load_1, i8 %weight_regfile_3_150_i_1_load_1, i8 %weight_regfile_3_150_i_1_load_1, i8 %weight_regfile_3_150_i_1_load_1, i8 %weight_regfile_3_150_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_150_i_3"/></StgValue>
</operation>

<operation id="1992" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch3.i.i.i:61 %write_flag147_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag147_1_load, i1, i1 %write_flag147_1_load, i1 %write_flag147_1_load, i1 %write_flag147_1_load, i1 %write_flag147_1_load, i1 %write_flag147_1_load, i1 %write_flag147_1_load, i1 %write_flag147_1_load, i1 %write_flag147_1_load, i1 %write_flag147_1_load, i1 %write_flag147_1_load, i1 %write_flag147_1_load, i1 %write_flag147_1_load, i1 %write_flag147_1_load, i1 %write_flag147_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag147_3"/></StgValue>
</operation>

<operation id="1993" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch3.i.i.i:62 %weight_regfile_3_049_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_0_67_i, i8 %weight_regfile_3_049_i_1_load_1, i8 %weight_regfile_3_049_i_1_load_1, i8 %weight_regfile_3_049_i_1_load_1, i8 %weight_regfile_3_049_i_1_load_1, i8 %weight_regfile_3_049_i_1_load_1, i8 %weight_regfile_3_049_i_1_load_1, i8 %weight_regfile_3_049_i_1_load_1, i8 %weight_regfile_3_049_i_1_load_1, i8 %weight_regfile_3_049_i_1_load_1, i8 %weight_regfile_3_049_i_1_load_1, i8 %weight_regfile_3_049_i_1_load_1, i8 %weight_regfile_3_049_i_1_load_1, i8 %weight_regfile_3_049_i_1_load_1, i8 %weight_regfile_3_049_i_1_load_1, i8 %weight_regfile_3_049_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_049_i_3"/></StgValue>
</operation>

<operation id="1994" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch3.i.i.i:63 %write_flag144_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1, i1 %write_flag144_1_load, i1 %write_flag144_1_load, i1 %write_flag144_1_load, i1 %write_flag144_1_load, i1 %write_flag144_1_load, i1 %write_flag144_1_load, i1 %write_flag144_1_load, i1 %write_flag144_1_load, i1 %write_flag144_1_load, i1 %write_flag144_1_load, i1 %write_flag144_1_load, i1 %write_flag144_1_load, i1 %write_flag144_1_load, i1 %write_flag144_1_load, i1 %write_flag144_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag144_3"/></StgValue>
</operation>

<operation id="1995" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch3.i.i.i:64 %store_ln74 = store i1 %write_flag144_3, i1 %write_flag144_1, i1 %write_flag144_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1996" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch3.i.i.i:65 %store_ln74 = store i8 %weight_regfile_3_049_i_3, i8 %weight_regfile_3_049_i_1, i8 %weight_regfile_3_049_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1997" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch3.i.i.i:66 %store_ln74 = store i1 %write_flag147_3, i1 %write_flag147_1, i1 %write_flag147_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1998" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch3.i.i.i:67 %store_ln74 = store i8 %weight_regfile_3_150_i_3, i8 %weight_regfile_3_150_i_1, i8 %weight_regfile_3_150_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="1999" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch3.i.i.i:68 %store_ln74 = store i1 %write_flag150_3, i1 %write_flag150_1, i1 %write_flag150_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2000" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch3.i.i.i:69 %store_ln74 = store i8 %weight_regfile_3_251_i_3, i8 %weight_regfile_3_251_i_1, i8 %weight_regfile_3_251_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2001" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch3.i.i.i:70 %store_ln74 = store i1 %write_flag153_3, i1 %write_flag153_1, i1 %write_flag153_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2002" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch3.i.i.i:71 %store_ln74 = store i8 %weight_regfile_3_352_i_3, i8 %weight_regfile_3_352_i_1, i8 %weight_regfile_3_352_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2003" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch3.i.i.i:72 %store_ln74 = store i1 %write_flag156_3, i1 %write_flag156_1, i1 %write_flag156_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2004" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch3.i.i.i:73 %store_ln74 = store i8 %weight_regfile_3_453_i_3, i8 %weight_regfile_3_453_i_1, i8 %weight_regfile_3_453_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2005" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch3.i.i.i:74 %store_ln74 = store i1 %write_flag159_3, i1 %write_flag159_1, i1 %write_flag159_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2006" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch3.i.i.i:75 %store_ln74 = store i8 %weight_regfile_3_554_i_3, i8 %weight_regfile_3_554_i_1, i8 %weight_regfile_3_554_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2007" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch3.i.i.i:76 %store_ln74 = store i8 %weight_regfile_3_1564_i_3, i8 %weight_regfile_3_1564_i_1, i8 %weight_regfile_3_1564_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2008" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch3.i.i.i:77 %store_ln74 = store i1 %write_flag189_3, i1 %write_flag189_1, i1 %write_flag189_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2009" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch3.i.i.i:78 %store_ln74 = store i8 %weight_regfile_3_1463_i_3, i8 %weight_regfile_3_1463_i_1, i8 %weight_regfile_3_1463_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2010" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch3.i.i.i:79 %store_ln74 = store i1 %write_flag186_3, i1 %write_flag186_1, i1 %write_flag186_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2011" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch3.i.i.i:80 %store_ln74 = store i8 %weight_regfile_3_1362_i_3, i8 %weight_regfile_3_1362_i_1, i8 %weight_regfile_3_1362_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2012" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch3.i.i.i:81 %store_ln74 = store i1 %write_flag183_3, i1 %write_flag183_1, i1 %write_flag183_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2013" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch3.i.i.i:82 %store_ln74 = store i8 %weight_regfile_3_1261_i_3, i8 %weight_regfile_3_1261_i_1, i8 %weight_regfile_3_1261_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2014" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch3.i.i.i:83 %store_ln74 = store i1 %write_flag180_3, i1 %write_flag180_1, i1 %write_flag180_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2015" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch3.i.i.i:84 %store_ln74 = store i8 %weight_regfile_3_1160_i_3, i8 %weight_regfile_3_1160_i_1, i8 %weight_regfile_3_1160_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2016" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch3.i.i.i:85 %store_ln74 = store i1 %write_flag177_3, i1 %write_flag177_1, i1 %write_flag177_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2017" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch3.i.i.i:86 %store_ln74 = store i8 %weight_regfile_3_1059_i_3, i8 %weight_regfile_3_1059_i_1, i8 %weight_regfile_3_1059_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2018" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch3.i.i.i:87 %store_ln74 = store i1 %write_flag174_3, i1 %write_flag174_1, i1 %write_flag174_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2019" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch3.i.i.i:88 %store_ln74 = store i8 %weight_regfile_3_958_i_3, i8 %weight_regfile_3_958_i_1, i8 %weight_regfile_3_958_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2020" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch3.i.i.i:89 %store_ln74 = store i1 %write_flag171_3, i1 %write_flag171_1, i1 %write_flag171_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2021" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch3.i.i.i:90 %store_ln74 = store i8 %weight_regfile_3_857_i_3, i8 %weight_regfile_3_857_i_1, i8 %weight_regfile_3_857_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2022" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch3.i.i.i:91 %store_ln74 = store i1 %write_flag168_3, i1 %write_flag168_1, i1 %write_flag168_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2023" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch3.i.i.i:92 %store_ln74 = store i8 %weight_regfile_3_756_i_3, i8 %weight_regfile_3_756_i_1, i8 %weight_regfile_3_756_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2024" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch3.i.i.i:93 %store_ln74 = store i1 %write_flag165_3, i1 %write_flag165_1, i1 %write_flag165_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2025" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch3.i.i.i:94 %store_ln74 = store i8 %weight_regfile_3_655_i_3, i8 %weight_regfile_3_655_i_1, i8 %weight_regfile_3_655_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2026" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch3.i.i.i:95 %store_ln74 = store i1 %write_flag162_3, i1 %write_flag162_1, i1 %write_flag162_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2027" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="0" op_0_bw="0">
<![CDATA[
branch3.i.i.i:96 %br_ln74 = br void %bb.split33.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="2028" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="8" op_0_bw="8">
<![CDATA[
branch2.i.i.i:0 %weight_regfile_2_1548_i_1_load_1 = load i8 %weight_regfile_2_1548_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_1548_i_1_load_1"/></StgValue>
</operation>

<operation id="2029" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch2.i.i.i:1 %write_flag141_1_load = load i1 %write_flag141_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag141_1_load"/></StgValue>
</operation>

<operation id="2030" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="8" op_0_bw="8">
<![CDATA[
branch2.i.i.i:2 %weight_regfile_2_1447_i_1_load_1 = load i8 %weight_regfile_2_1447_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_1447_i_1_load_1"/></StgValue>
</operation>

<operation id="2031" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch2.i.i.i:3 %write_flag138_1_load = load i1 %write_flag138_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag138_1_load"/></StgValue>
</operation>

<operation id="2032" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="8" op_0_bw="8">
<![CDATA[
branch2.i.i.i:4 %weight_regfile_2_1346_i_1_load_1 = load i8 %weight_regfile_2_1346_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_1346_i_1_load_1"/></StgValue>
</operation>

<operation id="2033" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch2.i.i.i:5 %write_flag135_1_load = load i1 %write_flag135_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag135_1_load"/></StgValue>
</operation>

<operation id="2034" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="8" op_0_bw="8">
<![CDATA[
branch2.i.i.i:6 %weight_regfile_2_1245_i_1_load_1 = load i8 %weight_regfile_2_1245_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_1245_i_1_load_1"/></StgValue>
</operation>

<operation id="2035" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch2.i.i.i:7 %write_flag132_1_load = load i1 %write_flag132_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag132_1_load"/></StgValue>
</operation>

<operation id="2036" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="8" op_0_bw="8">
<![CDATA[
branch2.i.i.i:8 %weight_regfile_2_1144_i_1_load_1 = load i8 %weight_regfile_2_1144_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_1144_i_1_load_1"/></StgValue>
</operation>

<operation id="2037" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch2.i.i.i:9 %write_flag129_1_load = load i1 %write_flag129_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag129_1_load"/></StgValue>
</operation>

<operation id="2038" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="8" op_0_bw="8">
<![CDATA[
branch2.i.i.i:10 %weight_regfile_2_1043_i_1_load_1 = load i8 %weight_regfile_2_1043_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_1043_i_1_load_1"/></StgValue>
</operation>

<operation id="2039" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch2.i.i.i:11 %write_flag126_1_load = load i1 %write_flag126_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag126_1_load"/></StgValue>
</operation>

<operation id="2040" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="8" op_0_bw="8">
<![CDATA[
branch2.i.i.i:12 %weight_regfile_2_942_i_1_load_1 = load i8 %weight_regfile_2_942_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_942_i_1_load_1"/></StgValue>
</operation>

<operation id="2041" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch2.i.i.i:13 %write_flag123_1_load = load i1 %write_flag123_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag123_1_load"/></StgValue>
</operation>

<operation id="2042" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="8" op_0_bw="8">
<![CDATA[
branch2.i.i.i:14 %weight_regfile_2_841_i_1_load_1 = load i8 %weight_regfile_2_841_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_841_i_1_load_1"/></StgValue>
</operation>

<operation id="2043" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch2.i.i.i:15 %write_flag120_1_load = load i1 %write_flag120_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag120_1_load"/></StgValue>
</operation>

<operation id="2044" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="8" op_0_bw="8">
<![CDATA[
branch2.i.i.i:16 %weight_regfile_2_740_i_1_load_1 = load i8 %weight_regfile_2_740_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_740_i_1_load_1"/></StgValue>
</operation>

<operation id="2045" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch2.i.i.i:17 %write_flag117_1_load = load i1 %write_flag117_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag117_1_load"/></StgValue>
</operation>

<operation id="2046" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="8" op_0_bw="8">
<![CDATA[
branch2.i.i.i:18 %weight_regfile_2_639_i_1_load_1 = load i8 %weight_regfile_2_639_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_639_i_1_load_1"/></StgValue>
</operation>

<operation id="2047" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch2.i.i.i:19 %write_flag114_1_load = load i1 %write_flag114_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag114_1_load"/></StgValue>
</operation>

<operation id="2048" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="8" op_0_bw="8">
<![CDATA[
branch2.i.i.i:20 %weight_regfile_2_538_i_1_load_1 = load i8 %weight_regfile_2_538_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_538_i_1_load_1"/></StgValue>
</operation>

<operation id="2049" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch2.i.i.i:21 %write_flag111_1_load = load i1 %write_flag111_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag111_1_load"/></StgValue>
</operation>

<operation id="2050" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="8" op_0_bw="8">
<![CDATA[
branch2.i.i.i:22 %weight_regfile_2_437_i_1_load_1 = load i8 %weight_regfile_2_437_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_437_i_1_load_1"/></StgValue>
</operation>

<operation id="2051" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch2.i.i.i:23 %write_flag108_1_load = load i1 %write_flag108_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag108_1_load"/></StgValue>
</operation>

<operation id="2052" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="8" op_0_bw="8">
<![CDATA[
branch2.i.i.i:24 %weight_regfile_2_336_i_1_load_1 = load i8 %weight_regfile_2_336_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_336_i_1_load_1"/></StgValue>
</operation>

<operation id="2053" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch2.i.i.i:25 %write_flag105_1_load = load i1 %write_flag105_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag105_1_load"/></StgValue>
</operation>

<operation id="2054" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="8" op_0_bw="8">
<![CDATA[
branch2.i.i.i:26 %weight_regfile_2_235_i_1_load_1 = load i8 %weight_regfile_2_235_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_235_i_1_load_1"/></StgValue>
</operation>

<operation id="2055" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch2.i.i.i:27 %write_flag102_1_load = load i1 %write_flag102_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag102_1_load"/></StgValue>
</operation>

<operation id="2056" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="8" op_0_bw="8">
<![CDATA[
branch2.i.i.i:28 %weight_regfile_2_134_i_1_load_1 = load i8 %weight_regfile_2_134_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_134_i_1_load_1"/></StgValue>
</operation>

<operation id="2057" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch2.i.i.i:29 %write_flag99_1_load = load i1 %write_flag99_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag99_1_load"/></StgValue>
</operation>

<operation id="2058" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="8" op_0_bw="8">
<![CDATA[
branch2.i.i.i:30 %weight_regfile_2_033_i_1_load_1 = load i8 %weight_regfile_2_033_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_033_i_1_load_1"/></StgValue>
</operation>

<operation id="2059" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch2.i.i.i:31 %write_flag96_1_load = load i1 %write_flag96_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag96_1_load"/></StgValue>
</operation>

<operation id="2060" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch2.i.i.i:32 %weight_regfile_2_1548_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_2_1548_i_1_load_1, i8 %weight_regfile_2_1548_i_1_load_1, i8 %weight_regfile_2_1548_i_1_load_1, i8 %weight_regfile_2_1548_i_1_load_1, i8 %weight_regfile_2_1548_i_1_load_1, i8 %weight_regfile_2_1548_i_1_load_1, i8 %weight_regfile_2_1548_i_1_load_1, i8 %weight_regfile_2_1548_i_1_load_1, i8 %weight_regfile_2_1548_i_1_load_1, i8 %weight_regfile_2_1548_i_1_load_1, i8 %weight_regfile_2_1548_i_1_load_1, i8 %weight_regfile_2_1548_i_1_load_1, i8 %weight_regfile_2_1548_i_1_load_1, i8 %weight_regfile_2_1548_i_1_load_1, i8 %weight_regfile_2_1548_i_1_load_1, i8 %weight_regfile_0_67_i, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_1548_i_3"/></StgValue>
</operation>

<operation id="2061" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch2.i.i.i:33 %write_flag141_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag141_1_load, i1 %write_flag141_1_load, i1 %write_flag141_1_load, i1 %write_flag141_1_load, i1 %write_flag141_1_load, i1 %write_flag141_1_load, i1 %write_flag141_1_load, i1 %write_flag141_1_load, i1 %write_flag141_1_load, i1 %write_flag141_1_load, i1 %write_flag141_1_load, i1 %write_flag141_1_load, i1 %write_flag141_1_load, i1 %write_flag141_1_load, i1 %write_flag141_1_load, i1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag141_3"/></StgValue>
</operation>

<operation id="2062" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch2.i.i.i:34 %weight_regfile_2_1447_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_2_1447_i_1_load_1, i8 %weight_regfile_2_1447_i_1_load_1, i8 %weight_regfile_2_1447_i_1_load_1, i8 %weight_regfile_2_1447_i_1_load_1, i8 %weight_regfile_2_1447_i_1_load_1, i8 %weight_regfile_2_1447_i_1_load_1, i8 %weight_regfile_2_1447_i_1_load_1, i8 %weight_regfile_2_1447_i_1_load_1, i8 %weight_regfile_2_1447_i_1_load_1, i8 %weight_regfile_2_1447_i_1_load_1, i8 %weight_regfile_2_1447_i_1_load_1, i8 %weight_regfile_2_1447_i_1_load_1, i8 %weight_regfile_2_1447_i_1_load_1, i8 %weight_regfile_2_1447_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_2_1447_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_1447_i_3"/></StgValue>
</operation>

<operation id="2063" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch2.i.i.i:35 %write_flag138_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag138_1_load, i1 %write_flag138_1_load, i1 %write_flag138_1_load, i1 %write_flag138_1_load, i1 %write_flag138_1_load, i1 %write_flag138_1_load, i1 %write_flag138_1_load, i1 %write_flag138_1_load, i1 %write_flag138_1_load, i1 %write_flag138_1_load, i1 %write_flag138_1_load, i1 %write_flag138_1_load, i1 %write_flag138_1_load, i1 %write_flag138_1_load, i1, i1 %write_flag138_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag138_3"/></StgValue>
</operation>

<operation id="2064" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch2.i.i.i:36 %weight_regfile_2_1346_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_2_1346_i_1_load_1, i8 %weight_regfile_2_1346_i_1_load_1, i8 %weight_regfile_2_1346_i_1_load_1, i8 %weight_regfile_2_1346_i_1_load_1, i8 %weight_regfile_2_1346_i_1_load_1, i8 %weight_regfile_2_1346_i_1_load_1, i8 %weight_regfile_2_1346_i_1_load_1, i8 %weight_regfile_2_1346_i_1_load_1, i8 %weight_regfile_2_1346_i_1_load_1, i8 %weight_regfile_2_1346_i_1_load_1, i8 %weight_regfile_2_1346_i_1_load_1, i8 %weight_regfile_2_1346_i_1_load_1, i8 %weight_regfile_2_1346_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_2_1346_i_1_load_1, i8 %weight_regfile_2_1346_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_1346_i_3"/></StgValue>
</operation>

<operation id="2065" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch2.i.i.i:37 %write_flag135_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag135_1_load, i1 %write_flag135_1_load, i1 %write_flag135_1_load, i1 %write_flag135_1_load, i1 %write_flag135_1_load, i1 %write_flag135_1_load, i1 %write_flag135_1_load, i1 %write_flag135_1_load, i1 %write_flag135_1_load, i1 %write_flag135_1_load, i1 %write_flag135_1_load, i1 %write_flag135_1_load, i1 %write_flag135_1_load, i1, i1 %write_flag135_1_load, i1 %write_flag135_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag135_3"/></StgValue>
</operation>

<operation id="2066" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch2.i.i.i:38 %weight_regfile_2_1245_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_2_1245_i_1_load_1, i8 %weight_regfile_2_1245_i_1_load_1, i8 %weight_regfile_2_1245_i_1_load_1, i8 %weight_regfile_2_1245_i_1_load_1, i8 %weight_regfile_2_1245_i_1_load_1, i8 %weight_regfile_2_1245_i_1_load_1, i8 %weight_regfile_2_1245_i_1_load_1, i8 %weight_regfile_2_1245_i_1_load_1, i8 %weight_regfile_2_1245_i_1_load_1, i8 %weight_regfile_2_1245_i_1_load_1, i8 %weight_regfile_2_1245_i_1_load_1, i8 %weight_regfile_2_1245_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_2_1245_i_1_load_1, i8 %weight_regfile_2_1245_i_1_load_1, i8 %weight_regfile_2_1245_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_1245_i_3"/></StgValue>
</operation>

<operation id="2067" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch2.i.i.i:39 %write_flag132_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag132_1_load, i1 %write_flag132_1_load, i1 %write_flag132_1_load, i1 %write_flag132_1_load, i1 %write_flag132_1_load, i1 %write_flag132_1_load, i1 %write_flag132_1_load, i1 %write_flag132_1_load, i1 %write_flag132_1_load, i1 %write_flag132_1_load, i1 %write_flag132_1_load, i1 %write_flag132_1_load, i1, i1 %write_flag132_1_load, i1 %write_flag132_1_load, i1 %write_flag132_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag132_3"/></StgValue>
</operation>

<operation id="2068" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch2.i.i.i:40 %weight_regfile_2_1144_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_2_1144_i_1_load_1, i8 %weight_regfile_2_1144_i_1_load_1, i8 %weight_regfile_2_1144_i_1_load_1, i8 %weight_regfile_2_1144_i_1_load_1, i8 %weight_regfile_2_1144_i_1_load_1, i8 %weight_regfile_2_1144_i_1_load_1, i8 %weight_regfile_2_1144_i_1_load_1, i8 %weight_regfile_2_1144_i_1_load_1, i8 %weight_regfile_2_1144_i_1_load_1, i8 %weight_regfile_2_1144_i_1_load_1, i8 %weight_regfile_2_1144_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_2_1144_i_1_load_1, i8 %weight_regfile_2_1144_i_1_load_1, i8 %weight_regfile_2_1144_i_1_load_1, i8 %weight_regfile_2_1144_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_1144_i_3"/></StgValue>
</operation>

<operation id="2069" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch2.i.i.i:41 %write_flag129_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag129_1_load, i1 %write_flag129_1_load, i1 %write_flag129_1_load, i1 %write_flag129_1_load, i1 %write_flag129_1_load, i1 %write_flag129_1_load, i1 %write_flag129_1_load, i1 %write_flag129_1_load, i1 %write_flag129_1_load, i1 %write_flag129_1_load, i1 %write_flag129_1_load, i1, i1 %write_flag129_1_load, i1 %write_flag129_1_load, i1 %write_flag129_1_load, i1 %write_flag129_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag129_3"/></StgValue>
</operation>

<operation id="2070" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch2.i.i.i:42 %weight_regfile_2_1043_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_2_1043_i_1_load_1, i8 %weight_regfile_2_1043_i_1_load_1, i8 %weight_regfile_2_1043_i_1_load_1, i8 %weight_regfile_2_1043_i_1_load_1, i8 %weight_regfile_2_1043_i_1_load_1, i8 %weight_regfile_2_1043_i_1_load_1, i8 %weight_regfile_2_1043_i_1_load_1, i8 %weight_regfile_2_1043_i_1_load_1, i8 %weight_regfile_2_1043_i_1_load_1, i8 %weight_regfile_2_1043_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_2_1043_i_1_load_1, i8 %weight_regfile_2_1043_i_1_load_1, i8 %weight_regfile_2_1043_i_1_load_1, i8 %weight_regfile_2_1043_i_1_load_1, i8 %weight_regfile_2_1043_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_1043_i_3"/></StgValue>
</operation>

<operation id="2071" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch2.i.i.i:43 %write_flag126_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag126_1_load, i1 %write_flag126_1_load, i1 %write_flag126_1_load, i1 %write_flag126_1_load, i1 %write_flag126_1_load, i1 %write_flag126_1_load, i1 %write_flag126_1_load, i1 %write_flag126_1_load, i1 %write_flag126_1_load, i1 %write_flag126_1_load, i1, i1 %write_flag126_1_load, i1 %write_flag126_1_load, i1 %write_flag126_1_load, i1 %write_flag126_1_load, i1 %write_flag126_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag126_3"/></StgValue>
</operation>

<operation id="2072" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch2.i.i.i:44 %weight_regfile_2_942_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_2_942_i_1_load_1, i8 %weight_regfile_2_942_i_1_load_1, i8 %weight_regfile_2_942_i_1_load_1, i8 %weight_regfile_2_942_i_1_load_1, i8 %weight_regfile_2_942_i_1_load_1, i8 %weight_regfile_2_942_i_1_load_1, i8 %weight_regfile_2_942_i_1_load_1, i8 %weight_regfile_2_942_i_1_load_1, i8 %weight_regfile_2_942_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_2_942_i_1_load_1, i8 %weight_regfile_2_942_i_1_load_1, i8 %weight_regfile_2_942_i_1_load_1, i8 %weight_regfile_2_942_i_1_load_1, i8 %weight_regfile_2_942_i_1_load_1, i8 %weight_regfile_2_942_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_942_i_3"/></StgValue>
</operation>

<operation id="2073" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch2.i.i.i:45 %write_flag123_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag123_1_load, i1 %write_flag123_1_load, i1 %write_flag123_1_load, i1 %write_flag123_1_load, i1 %write_flag123_1_load, i1 %write_flag123_1_load, i1 %write_flag123_1_load, i1 %write_flag123_1_load, i1 %write_flag123_1_load, i1, i1 %write_flag123_1_load, i1 %write_flag123_1_load, i1 %write_flag123_1_load, i1 %write_flag123_1_load, i1 %write_flag123_1_load, i1 %write_flag123_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag123_3"/></StgValue>
</operation>

<operation id="2074" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch2.i.i.i:46 %weight_regfile_2_841_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_2_841_i_1_load_1, i8 %weight_regfile_2_841_i_1_load_1, i8 %weight_regfile_2_841_i_1_load_1, i8 %weight_regfile_2_841_i_1_load_1, i8 %weight_regfile_2_841_i_1_load_1, i8 %weight_regfile_2_841_i_1_load_1, i8 %weight_regfile_2_841_i_1_load_1, i8 %weight_regfile_2_841_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_2_841_i_1_load_1, i8 %weight_regfile_2_841_i_1_load_1, i8 %weight_regfile_2_841_i_1_load_1, i8 %weight_regfile_2_841_i_1_load_1, i8 %weight_regfile_2_841_i_1_load_1, i8 %weight_regfile_2_841_i_1_load_1, i8 %weight_regfile_2_841_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_841_i_3"/></StgValue>
</operation>

<operation id="2075" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch2.i.i.i:47 %write_flag120_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag120_1_load, i1 %write_flag120_1_load, i1 %write_flag120_1_load, i1 %write_flag120_1_load, i1 %write_flag120_1_load, i1 %write_flag120_1_load, i1 %write_flag120_1_load, i1 %write_flag120_1_load, i1, i1 %write_flag120_1_load, i1 %write_flag120_1_load, i1 %write_flag120_1_load, i1 %write_flag120_1_load, i1 %write_flag120_1_load, i1 %write_flag120_1_load, i1 %write_flag120_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag120_3"/></StgValue>
</operation>

<operation id="2076" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch2.i.i.i:48 %weight_regfile_2_740_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_2_740_i_1_load_1, i8 %weight_regfile_2_740_i_1_load_1, i8 %weight_regfile_2_740_i_1_load_1, i8 %weight_regfile_2_740_i_1_load_1, i8 %weight_regfile_2_740_i_1_load_1, i8 %weight_regfile_2_740_i_1_load_1, i8 %weight_regfile_2_740_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_2_740_i_1_load_1, i8 %weight_regfile_2_740_i_1_load_1, i8 %weight_regfile_2_740_i_1_load_1, i8 %weight_regfile_2_740_i_1_load_1, i8 %weight_regfile_2_740_i_1_load_1, i8 %weight_regfile_2_740_i_1_load_1, i8 %weight_regfile_2_740_i_1_load_1, i8 %weight_regfile_2_740_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_740_i_3"/></StgValue>
</operation>

<operation id="2077" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch2.i.i.i:49 %write_flag117_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag117_1_load, i1 %write_flag117_1_load, i1 %write_flag117_1_load, i1 %write_flag117_1_load, i1 %write_flag117_1_load, i1 %write_flag117_1_load, i1 %write_flag117_1_load, i1, i1 %write_flag117_1_load, i1 %write_flag117_1_load, i1 %write_flag117_1_load, i1 %write_flag117_1_load, i1 %write_flag117_1_load, i1 %write_flag117_1_load, i1 %write_flag117_1_load, i1 %write_flag117_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag117_3"/></StgValue>
</operation>

<operation id="2078" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch2.i.i.i:50 %weight_regfile_2_639_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_2_639_i_1_load_1, i8 %weight_regfile_2_639_i_1_load_1, i8 %weight_regfile_2_639_i_1_load_1, i8 %weight_regfile_2_639_i_1_load_1, i8 %weight_regfile_2_639_i_1_load_1, i8 %weight_regfile_2_639_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_2_639_i_1_load_1, i8 %weight_regfile_2_639_i_1_load_1, i8 %weight_regfile_2_639_i_1_load_1, i8 %weight_regfile_2_639_i_1_load_1, i8 %weight_regfile_2_639_i_1_load_1, i8 %weight_regfile_2_639_i_1_load_1, i8 %weight_regfile_2_639_i_1_load_1, i8 %weight_regfile_2_639_i_1_load_1, i8 %weight_regfile_2_639_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_639_i_3"/></StgValue>
</operation>

<operation id="2079" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch2.i.i.i:51 %write_flag114_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag114_1_load, i1 %write_flag114_1_load, i1 %write_flag114_1_load, i1 %write_flag114_1_load, i1 %write_flag114_1_load, i1 %write_flag114_1_load, i1, i1 %write_flag114_1_load, i1 %write_flag114_1_load, i1 %write_flag114_1_load, i1 %write_flag114_1_load, i1 %write_flag114_1_load, i1 %write_flag114_1_load, i1 %write_flag114_1_load, i1 %write_flag114_1_load, i1 %write_flag114_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag114_3"/></StgValue>
</operation>

<operation id="2080" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch2.i.i.i:52 %weight_regfile_2_538_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_2_538_i_1_load_1, i8 %weight_regfile_2_538_i_1_load_1, i8 %weight_regfile_2_538_i_1_load_1, i8 %weight_regfile_2_538_i_1_load_1, i8 %weight_regfile_2_538_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_2_538_i_1_load_1, i8 %weight_regfile_2_538_i_1_load_1, i8 %weight_regfile_2_538_i_1_load_1, i8 %weight_regfile_2_538_i_1_load_1, i8 %weight_regfile_2_538_i_1_load_1, i8 %weight_regfile_2_538_i_1_load_1, i8 %weight_regfile_2_538_i_1_load_1, i8 %weight_regfile_2_538_i_1_load_1, i8 %weight_regfile_2_538_i_1_load_1, i8 %weight_regfile_2_538_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_538_i_3"/></StgValue>
</operation>

<operation id="2081" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch2.i.i.i:53 %write_flag111_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag111_1_load, i1 %write_flag111_1_load, i1 %write_flag111_1_load, i1 %write_flag111_1_load, i1 %write_flag111_1_load, i1, i1 %write_flag111_1_load, i1 %write_flag111_1_load, i1 %write_flag111_1_load, i1 %write_flag111_1_load, i1 %write_flag111_1_load, i1 %write_flag111_1_load, i1 %write_flag111_1_load, i1 %write_flag111_1_load, i1 %write_flag111_1_load, i1 %write_flag111_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag111_3"/></StgValue>
</operation>

<operation id="2082" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch2.i.i.i:54 %weight_regfile_2_437_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_2_437_i_1_load_1, i8 %weight_regfile_2_437_i_1_load_1, i8 %weight_regfile_2_437_i_1_load_1, i8 %weight_regfile_2_437_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_2_437_i_1_load_1, i8 %weight_regfile_2_437_i_1_load_1, i8 %weight_regfile_2_437_i_1_load_1, i8 %weight_regfile_2_437_i_1_load_1, i8 %weight_regfile_2_437_i_1_load_1, i8 %weight_regfile_2_437_i_1_load_1, i8 %weight_regfile_2_437_i_1_load_1, i8 %weight_regfile_2_437_i_1_load_1, i8 %weight_regfile_2_437_i_1_load_1, i8 %weight_regfile_2_437_i_1_load_1, i8 %weight_regfile_2_437_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_437_i_3"/></StgValue>
</operation>

<operation id="2083" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch2.i.i.i:55 %write_flag108_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag108_1_load, i1 %write_flag108_1_load, i1 %write_flag108_1_load, i1 %write_flag108_1_load, i1, i1 %write_flag108_1_load, i1 %write_flag108_1_load, i1 %write_flag108_1_load, i1 %write_flag108_1_load, i1 %write_flag108_1_load, i1 %write_flag108_1_load, i1 %write_flag108_1_load, i1 %write_flag108_1_load, i1 %write_flag108_1_load, i1 %write_flag108_1_load, i1 %write_flag108_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag108_3"/></StgValue>
</operation>

<operation id="2084" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch2.i.i.i:56 %weight_regfile_2_336_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_2_336_i_1_load_1, i8 %weight_regfile_2_336_i_1_load_1, i8 %weight_regfile_2_336_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_2_336_i_1_load_1, i8 %weight_regfile_2_336_i_1_load_1, i8 %weight_regfile_2_336_i_1_load_1, i8 %weight_regfile_2_336_i_1_load_1, i8 %weight_regfile_2_336_i_1_load_1, i8 %weight_regfile_2_336_i_1_load_1, i8 %weight_regfile_2_336_i_1_load_1, i8 %weight_regfile_2_336_i_1_load_1, i8 %weight_regfile_2_336_i_1_load_1, i8 %weight_regfile_2_336_i_1_load_1, i8 %weight_regfile_2_336_i_1_load_1, i8 %weight_regfile_2_336_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_336_i_3"/></StgValue>
</operation>

<operation id="2085" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch2.i.i.i:57 %write_flag105_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag105_1_load, i1 %write_flag105_1_load, i1 %write_flag105_1_load, i1, i1 %write_flag105_1_load, i1 %write_flag105_1_load, i1 %write_flag105_1_load, i1 %write_flag105_1_load, i1 %write_flag105_1_load, i1 %write_flag105_1_load, i1 %write_flag105_1_load, i1 %write_flag105_1_load, i1 %write_flag105_1_load, i1 %write_flag105_1_load, i1 %write_flag105_1_load, i1 %write_flag105_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag105_3"/></StgValue>
</operation>

<operation id="2086" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch2.i.i.i:58 %weight_regfile_2_235_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_2_235_i_1_load_1, i8 %weight_regfile_2_235_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_2_235_i_1_load_1, i8 %weight_regfile_2_235_i_1_load_1, i8 %weight_regfile_2_235_i_1_load_1, i8 %weight_regfile_2_235_i_1_load_1, i8 %weight_regfile_2_235_i_1_load_1, i8 %weight_regfile_2_235_i_1_load_1, i8 %weight_regfile_2_235_i_1_load_1, i8 %weight_regfile_2_235_i_1_load_1, i8 %weight_regfile_2_235_i_1_load_1, i8 %weight_regfile_2_235_i_1_load_1, i8 %weight_regfile_2_235_i_1_load_1, i8 %weight_regfile_2_235_i_1_load_1, i8 %weight_regfile_2_235_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_235_i_3"/></StgValue>
</operation>

<operation id="2087" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch2.i.i.i:59 %write_flag102_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag102_1_load, i1 %write_flag102_1_load, i1, i1 %write_flag102_1_load, i1 %write_flag102_1_load, i1 %write_flag102_1_load, i1 %write_flag102_1_load, i1 %write_flag102_1_load, i1 %write_flag102_1_load, i1 %write_flag102_1_load, i1 %write_flag102_1_load, i1 %write_flag102_1_load, i1 %write_flag102_1_load, i1 %write_flag102_1_load, i1 %write_flag102_1_load, i1 %write_flag102_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag102_3"/></StgValue>
</operation>

<operation id="2088" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch2.i.i.i:60 %weight_regfile_2_134_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_2_134_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_2_134_i_1_load_1, i8 %weight_regfile_2_134_i_1_load_1, i8 %weight_regfile_2_134_i_1_load_1, i8 %weight_regfile_2_134_i_1_load_1, i8 %weight_regfile_2_134_i_1_load_1, i8 %weight_regfile_2_134_i_1_load_1, i8 %weight_regfile_2_134_i_1_load_1, i8 %weight_regfile_2_134_i_1_load_1, i8 %weight_regfile_2_134_i_1_load_1, i8 %weight_regfile_2_134_i_1_load_1, i8 %weight_regfile_2_134_i_1_load_1, i8 %weight_regfile_2_134_i_1_load_1, i8 %weight_regfile_2_134_i_1_load_1, i8 %weight_regfile_2_134_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_134_i_3"/></StgValue>
</operation>

<operation id="2089" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch2.i.i.i:61 %write_flag99_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag99_1_load, i1, i1 %write_flag99_1_load, i1 %write_flag99_1_load, i1 %write_flag99_1_load, i1 %write_flag99_1_load, i1 %write_flag99_1_load, i1 %write_flag99_1_load, i1 %write_flag99_1_load, i1 %write_flag99_1_load, i1 %write_flag99_1_load, i1 %write_flag99_1_load, i1 %write_flag99_1_load, i1 %write_flag99_1_load, i1 %write_flag99_1_load, i1 %write_flag99_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag99_3"/></StgValue>
</operation>

<operation id="2090" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch2.i.i.i:62 %weight_regfile_2_033_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_0_67_i, i8 %weight_regfile_2_033_i_1_load_1, i8 %weight_regfile_2_033_i_1_load_1, i8 %weight_regfile_2_033_i_1_load_1, i8 %weight_regfile_2_033_i_1_load_1, i8 %weight_regfile_2_033_i_1_load_1, i8 %weight_regfile_2_033_i_1_load_1, i8 %weight_regfile_2_033_i_1_load_1, i8 %weight_regfile_2_033_i_1_load_1, i8 %weight_regfile_2_033_i_1_load_1, i8 %weight_regfile_2_033_i_1_load_1, i8 %weight_regfile_2_033_i_1_load_1, i8 %weight_regfile_2_033_i_1_load_1, i8 %weight_regfile_2_033_i_1_load_1, i8 %weight_regfile_2_033_i_1_load_1, i8 %weight_regfile_2_033_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_033_i_3"/></StgValue>
</operation>

<operation id="2091" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch2.i.i.i:63 %write_flag96_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1, i1 %write_flag96_1_load, i1 %write_flag96_1_load, i1 %write_flag96_1_load, i1 %write_flag96_1_load, i1 %write_flag96_1_load, i1 %write_flag96_1_load, i1 %write_flag96_1_load, i1 %write_flag96_1_load, i1 %write_flag96_1_load, i1 %write_flag96_1_load, i1 %write_flag96_1_load, i1 %write_flag96_1_load, i1 %write_flag96_1_load, i1 %write_flag96_1_load, i1 %write_flag96_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag96_3"/></StgValue>
</operation>

<operation id="2092" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch2.i.i.i:64 %store_ln74 = store i1 %write_flag96_3, i1 %write_flag96_1, i1 %write_flag96_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2093" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch2.i.i.i:65 %store_ln74 = store i8 %weight_regfile_2_033_i_3, i8 %weight_regfile_2_033_i_1, i8 %weight_regfile_2_033_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2094" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch2.i.i.i:66 %store_ln74 = store i1 %write_flag99_3, i1 %write_flag99_1, i1 %write_flag99_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2095" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch2.i.i.i:67 %store_ln74 = store i8 %weight_regfile_2_134_i_3, i8 %weight_regfile_2_134_i_1, i8 %weight_regfile_2_134_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2096" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch2.i.i.i:68 %store_ln74 = store i1 %write_flag102_3, i1 %write_flag102_1, i1 %write_flag102_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2097" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch2.i.i.i:69 %store_ln74 = store i8 %weight_regfile_2_235_i_3, i8 %weight_regfile_2_235_i_1, i8 %weight_regfile_2_235_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2098" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch2.i.i.i:70 %store_ln74 = store i1 %write_flag105_3, i1 %write_flag105_1, i1 %write_flag105_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2099" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch2.i.i.i:71 %store_ln74 = store i8 %weight_regfile_2_336_i_3, i8 %weight_regfile_2_336_i_1, i8 %weight_regfile_2_336_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2100" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch2.i.i.i:72 %store_ln74 = store i1 %write_flag108_3, i1 %write_flag108_1, i1 %write_flag108_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2101" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch2.i.i.i:73 %store_ln74 = store i8 %weight_regfile_2_437_i_3, i8 %weight_regfile_2_437_i_1, i8 %weight_regfile_2_437_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2102" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch2.i.i.i:74 %store_ln74 = store i1 %write_flag111_3, i1 %write_flag111_1, i1 %write_flag111_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2103" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch2.i.i.i:75 %store_ln74 = store i8 %weight_regfile_2_538_i_3, i8 %weight_regfile_2_538_i_1, i8 %weight_regfile_2_538_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2104" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch2.i.i.i:76 %store_ln74 = store i1 %write_flag114_3, i1 %write_flag114_1, i1 %write_flag114_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2105" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch2.i.i.i:77 %store_ln74 = store i8 %weight_regfile_2_639_i_3, i8 %weight_regfile_2_639_i_1, i8 %weight_regfile_2_639_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2106" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch2.i.i.i:78 %store_ln74 = store i1 %write_flag117_3, i1 %write_flag117_1, i1 %write_flag117_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch2.i.i.i:79 %store_ln74 = store i8 %weight_regfile_2_740_i_3, i8 %weight_regfile_2_740_i_1, i8 %weight_regfile_2_740_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2108" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch2.i.i.i:80 %store_ln74 = store i1 %write_flag120_3, i1 %write_flag120_1, i1 %write_flag120_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2109" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch2.i.i.i:81 %store_ln74 = store i8 %weight_regfile_2_841_i_3, i8 %weight_regfile_2_841_i_1, i8 %weight_regfile_2_841_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch2.i.i.i:82 %store_ln74 = store i1 %write_flag123_3, i1 %write_flag123_1, i1 %write_flag123_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2111" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch2.i.i.i:83 %store_ln74 = store i8 %weight_regfile_2_942_i_3, i8 %weight_regfile_2_942_i_1, i8 %weight_regfile_2_942_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch2.i.i.i:84 %store_ln74 = store i1 %write_flag126_3, i1 %write_flag126_1, i1 %write_flag126_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2113" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch2.i.i.i:85 %store_ln74 = store i8 %weight_regfile_2_1043_i_3, i8 %weight_regfile_2_1043_i_1, i8 %weight_regfile_2_1043_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2114" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch2.i.i.i:86 %store_ln74 = store i1 %write_flag129_3, i1 %write_flag129_1, i1 %write_flag129_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2115" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch2.i.i.i:87 %store_ln74 = store i8 %weight_regfile_2_1144_i_3, i8 %weight_regfile_2_1144_i_1, i8 %weight_regfile_2_1144_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2116" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch2.i.i.i:88 %store_ln74 = store i1 %write_flag132_3, i1 %write_flag132_1, i1 %write_flag132_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2117" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch2.i.i.i:89 %store_ln74 = store i8 %weight_regfile_2_1245_i_3, i8 %weight_regfile_2_1245_i_1, i8 %weight_regfile_2_1245_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2118" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch2.i.i.i:90 %store_ln74 = store i1 %write_flag135_3, i1 %write_flag135_1, i1 %write_flag135_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch2.i.i.i:91 %store_ln74 = store i8 %weight_regfile_2_1346_i_3, i8 %weight_regfile_2_1346_i_1, i8 %weight_regfile_2_1346_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2120" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch2.i.i.i:92 %store_ln74 = store i1 %write_flag138_3, i1 %write_flag138_1, i1 %write_flag138_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2121" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch2.i.i.i:93 %store_ln74 = store i8 %weight_regfile_2_1447_i_3, i8 %weight_regfile_2_1447_i_1, i8 %weight_regfile_2_1447_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2122" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch2.i.i.i:94 %store_ln74 = store i1 %write_flag141_3, i1 %write_flag141_1, i1 %write_flag141_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2123" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch2.i.i.i:95 %store_ln74 = store i8 %weight_regfile_2_1548_i_3, i8 %weight_regfile_2_1548_i_1, i8 %weight_regfile_2_1548_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2124" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="0" op_0_bw="0">
<![CDATA[
branch2.i.i.i:96 %br_ln74 = br void %bb.split33.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="2125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="8" op_0_bw="8">
<![CDATA[
branch1.i.i.i:0 %weight_regfile_1_421_i_1_load_1 = load i8 %weight_regfile_1_421_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_421_i_1_load_1"/></StgValue>
</operation>

<operation id="2126" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch1.i.i.i:1 %write_flag63_1_load = load i1 %write_flag63_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag63_1_load"/></StgValue>
</operation>

<operation id="2127" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="8" op_0_bw="8">
<![CDATA[
branch1.i.i.i:2 %weight_regfile_1_522_i_1_load_1 = load i8 %weight_regfile_1_522_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_522_i_1_load_1"/></StgValue>
</operation>

<operation id="2128" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch1.i.i.i:3 %write_flag66_1_load = load i1 %write_flag66_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag66_1_load"/></StgValue>
</operation>

<operation id="2129" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="8" op_0_bw="8">
<![CDATA[
branch1.i.i.i:4 %weight_regfile_1_623_i_1_load_1 = load i8 %weight_regfile_1_623_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_623_i_1_load_1"/></StgValue>
</operation>

<operation id="2130" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch1.i.i.i:5 %write_flag69_1_load = load i1 %write_flag69_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag69_1_load"/></StgValue>
</operation>

<operation id="2131" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="8" op_0_bw="8">
<![CDATA[
branch1.i.i.i:6 %weight_regfile_1_724_i_1_load_1 = load i8 %weight_regfile_1_724_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_724_i_1_load_1"/></StgValue>
</operation>

<operation id="2132" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch1.i.i.i:7 %write_flag72_1_load = load i1 %write_flag72_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag72_1_load"/></StgValue>
</operation>

<operation id="2133" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="8" op_0_bw="8">
<![CDATA[
branch1.i.i.i:8 %weight_regfile_1_825_i_1_load_1 = load i8 %weight_regfile_1_825_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_825_i_1_load_1"/></StgValue>
</operation>

<operation id="2134" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch1.i.i.i:9 %write_flag75_1_load = load i1 %write_flag75_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag75_1_load"/></StgValue>
</operation>

<operation id="2135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="8" op_0_bw="8">
<![CDATA[
branch1.i.i.i:10 %weight_regfile_1_926_i_1_load_1 = load i8 %weight_regfile_1_926_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_926_i_1_load_1"/></StgValue>
</operation>

<operation id="2136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch1.i.i.i:11 %write_flag78_1_load = load i1 %write_flag78_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag78_1_load"/></StgValue>
</operation>

<operation id="2137" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="8" op_0_bw="8">
<![CDATA[
branch1.i.i.i:12 %weight_regfile_1_1027_i_1_load_1 = load i8 %weight_regfile_1_1027_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_1027_i_1_load_1"/></StgValue>
</operation>

<operation id="2138" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch1.i.i.i:13 %write_flag81_1_load = load i1 %write_flag81_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag81_1_load"/></StgValue>
</operation>

<operation id="2139" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="8" op_0_bw="8">
<![CDATA[
branch1.i.i.i:14 %weight_regfile_1_1128_i_1_load_1 = load i8 %weight_regfile_1_1128_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_1128_i_1_load_1"/></StgValue>
</operation>

<operation id="2140" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch1.i.i.i:15 %write_flag84_1_load = load i1 %write_flag84_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag84_1_load"/></StgValue>
</operation>

<operation id="2141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="8" op_0_bw="8">
<![CDATA[
branch1.i.i.i:16 %weight_regfile_1_1229_i_1_load_1 = load i8 %weight_regfile_1_1229_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_1229_i_1_load_1"/></StgValue>
</operation>

<operation id="2142" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch1.i.i.i:17 %write_flag87_1_load = load i1 %write_flag87_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag87_1_load"/></StgValue>
</operation>

<operation id="2143" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="8" op_0_bw="8">
<![CDATA[
branch1.i.i.i:18 %weight_regfile_1_1330_i_1_load_1 = load i8 %weight_regfile_1_1330_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_1330_i_1_load_1"/></StgValue>
</operation>

<operation id="2144" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch1.i.i.i:19 %write_flag90_1_load = load i1 %write_flag90_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag90_1_load"/></StgValue>
</operation>

<operation id="2145" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="8" op_0_bw="8">
<![CDATA[
branch1.i.i.i:20 %weight_regfile_1_1431_i_1_load_1 = load i8 %weight_regfile_1_1431_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_1431_i_1_load_1"/></StgValue>
</operation>

<operation id="2146" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch1.i.i.i:21 %write_flag93_1_load = load i1 %write_flag93_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag93_1_load"/></StgValue>
</operation>

<operation id="2147" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="8" op_0_bw="8">
<![CDATA[
branch1.i.i.i:22 %weight_regfile_1_1532_i_1_load_1 = load i8 %weight_regfile_1_1532_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_1532_i_1_load_1"/></StgValue>
</operation>

<operation id="2148" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch1.i.i.i:23 %write_flag60_1_load = load i1 %write_flag60_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag60_1_load"/></StgValue>
</operation>

<operation id="2149" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="8" op_0_bw="8">
<![CDATA[
branch1.i.i.i:24 %weight_regfile_1_320_i_1_load_1 = load i8 %weight_regfile_1_320_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_320_i_1_load_1"/></StgValue>
</operation>

<operation id="2150" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch1.i.i.i:25 %write_flag57_1_load = load i1 %write_flag57_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag57_1_load"/></StgValue>
</operation>

<operation id="2151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="8" op_0_bw="8">
<![CDATA[
branch1.i.i.i:26 %weight_regfile_1_219_i_1_load_1 = load i8 %weight_regfile_1_219_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_219_i_1_load_1"/></StgValue>
</operation>

<operation id="2152" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch1.i.i.i:27 %write_flag54_1_load = load i1 %write_flag54_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag54_1_load"/></StgValue>
</operation>

<operation id="2153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="8" op_0_bw="8">
<![CDATA[
branch1.i.i.i:28 %weight_regfile_1_118_i_1_load_1 = load i8 %weight_regfile_1_118_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_118_i_1_load_1"/></StgValue>
</operation>

<operation id="2154" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch1.i.i.i:29 %write_flag51_1_load = load i1 %write_flag51_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag51_1_load"/></StgValue>
</operation>

<operation id="2155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="8" op_0_bw="8">
<![CDATA[
branch1.i.i.i:30 %weight_regfile_1_017_i_1_load_1 = load i8 %weight_regfile_1_017_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_017_i_1_load_1"/></StgValue>
</operation>

<operation id="2156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch1.i.i.i:31 %write_flag48_1_load = load i1 %write_flag48_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag48_1_load"/></StgValue>
</operation>

<operation id="2157" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch1.i.i.i:32 %weight_regfile_1_421_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_1_421_i_1_load_1, i8 %weight_regfile_1_421_i_1_load_1, i8 %weight_regfile_1_421_i_1_load_1, i8 %weight_regfile_1_421_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_1_421_i_1_load_1, i8 %weight_regfile_1_421_i_1_load_1, i8 %weight_regfile_1_421_i_1_load_1, i8 %weight_regfile_1_421_i_1_load_1, i8 %weight_regfile_1_421_i_1_load_1, i8 %weight_regfile_1_421_i_1_load_1, i8 %weight_regfile_1_421_i_1_load_1, i8 %weight_regfile_1_421_i_1_load_1, i8 %weight_regfile_1_421_i_1_load_1, i8 %weight_regfile_1_421_i_1_load_1, i8 %weight_regfile_1_421_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_421_i_3"/></StgValue>
</operation>

<operation id="2158" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch1.i.i.i:33 %write_flag63_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag63_1_load, i1 %write_flag63_1_load, i1 %write_flag63_1_load, i1 %write_flag63_1_load, i1 %write_flag63_1_load, i1, i1 %write_flag63_1_load, i1 %write_flag63_1_load, i1 %write_flag63_1_load, i1 %write_flag63_1_load, i1 %write_flag63_1_load, i1 %write_flag63_1_load, i1 %write_flag63_1_load, i1 %write_flag63_1_load, i1 %write_flag63_1_load, i1 %write_flag63_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag63_3"/></StgValue>
</operation>

<operation id="2159" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch1.i.i.i:34 %weight_regfile_1_522_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_1_522_i_1_load_1, i8 %weight_regfile_1_522_i_1_load_1, i8 %weight_regfile_1_522_i_1_load_1, i8 %weight_regfile_1_522_i_1_load_1, i8 %weight_regfile_1_522_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_1_522_i_1_load_1, i8 %weight_regfile_1_522_i_1_load_1, i8 %weight_regfile_1_522_i_1_load_1, i8 %weight_regfile_1_522_i_1_load_1, i8 %weight_regfile_1_522_i_1_load_1, i8 %weight_regfile_1_522_i_1_load_1, i8 %weight_regfile_1_522_i_1_load_1, i8 %weight_regfile_1_522_i_1_load_1, i8 %weight_regfile_1_522_i_1_load_1, i8 %weight_regfile_1_522_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_522_i_3"/></StgValue>
</operation>

<operation id="2160" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch1.i.i.i:35 %write_flag66_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag66_1_load, i1 %write_flag66_1_load, i1 %write_flag66_1_load, i1 %write_flag66_1_load, i1 %write_flag66_1_load, i1 %write_flag66_1_load, i1, i1 %write_flag66_1_load, i1 %write_flag66_1_load, i1 %write_flag66_1_load, i1 %write_flag66_1_load, i1 %write_flag66_1_load, i1 %write_flag66_1_load, i1 %write_flag66_1_load, i1 %write_flag66_1_load, i1 %write_flag66_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag66_3"/></StgValue>
</operation>

<operation id="2161" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch1.i.i.i:36 %weight_regfile_1_623_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_1_623_i_1_load_1, i8 %weight_regfile_1_623_i_1_load_1, i8 %weight_regfile_1_623_i_1_load_1, i8 %weight_regfile_1_623_i_1_load_1, i8 %weight_regfile_1_623_i_1_load_1, i8 %weight_regfile_1_623_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_1_623_i_1_load_1, i8 %weight_regfile_1_623_i_1_load_1, i8 %weight_regfile_1_623_i_1_load_1, i8 %weight_regfile_1_623_i_1_load_1, i8 %weight_regfile_1_623_i_1_load_1, i8 %weight_regfile_1_623_i_1_load_1, i8 %weight_regfile_1_623_i_1_load_1, i8 %weight_regfile_1_623_i_1_load_1, i8 %weight_regfile_1_623_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_623_i_3"/></StgValue>
</operation>

<operation id="2162" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch1.i.i.i:37 %write_flag69_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag69_1_load, i1 %write_flag69_1_load, i1 %write_flag69_1_load, i1 %write_flag69_1_load, i1 %write_flag69_1_load, i1 %write_flag69_1_load, i1 %write_flag69_1_load, i1, i1 %write_flag69_1_load, i1 %write_flag69_1_load, i1 %write_flag69_1_load, i1 %write_flag69_1_load, i1 %write_flag69_1_load, i1 %write_flag69_1_load, i1 %write_flag69_1_load, i1 %write_flag69_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag69_3"/></StgValue>
</operation>

<operation id="2163" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch1.i.i.i:38 %weight_regfile_1_724_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_1_724_i_1_load_1, i8 %weight_regfile_1_724_i_1_load_1, i8 %weight_regfile_1_724_i_1_load_1, i8 %weight_regfile_1_724_i_1_load_1, i8 %weight_regfile_1_724_i_1_load_1, i8 %weight_regfile_1_724_i_1_load_1, i8 %weight_regfile_1_724_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_1_724_i_1_load_1, i8 %weight_regfile_1_724_i_1_load_1, i8 %weight_regfile_1_724_i_1_load_1, i8 %weight_regfile_1_724_i_1_load_1, i8 %weight_regfile_1_724_i_1_load_1, i8 %weight_regfile_1_724_i_1_load_1, i8 %weight_regfile_1_724_i_1_load_1, i8 %weight_regfile_1_724_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_724_i_3"/></StgValue>
</operation>

<operation id="2164" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch1.i.i.i:39 %write_flag72_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag72_1_load, i1 %write_flag72_1_load, i1 %write_flag72_1_load, i1 %write_flag72_1_load, i1 %write_flag72_1_load, i1 %write_flag72_1_load, i1 %write_flag72_1_load, i1 %write_flag72_1_load, i1, i1 %write_flag72_1_load, i1 %write_flag72_1_load, i1 %write_flag72_1_load, i1 %write_flag72_1_load, i1 %write_flag72_1_load, i1 %write_flag72_1_load, i1 %write_flag72_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag72_3"/></StgValue>
</operation>

<operation id="2165" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch1.i.i.i:40 %weight_regfile_1_825_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_1_825_i_1_load_1, i8 %weight_regfile_1_825_i_1_load_1, i8 %weight_regfile_1_825_i_1_load_1, i8 %weight_regfile_1_825_i_1_load_1, i8 %weight_regfile_1_825_i_1_load_1, i8 %weight_regfile_1_825_i_1_load_1, i8 %weight_regfile_1_825_i_1_load_1, i8 %weight_regfile_1_825_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_1_825_i_1_load_1, i8 %weight_regfile_1_825_i_1_load_1, i8 %weight_regfile_1_825_i_1_load_1, i8 %weight_regfile_1_825_i_1_load_1, i8 %weight_regfile_1_825_i_1_load_1, i8 %weight_regfile_1_825_i_1_load_1, i8 %weight_regfile_1_825_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_825_i_3"/></StgValue>
</operation>

<operation id="2166" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch1.i.i.i:41 %write_flag75_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag75_1_load, i1 %write_flag75_1_load, i1 %write_flag75_1_load, i1 %write_flag75_1_load, i1 %write_flag75_1_load, i1 %write_flag75_1_load, i1 %write_flag75_1_load, i1 %write_flag75_1_load, i1 %write_flag75_1_load, i1, i1 %write_flag75_1_load, i1 %write_flag75_1_load, i1 %write_flag75_1_load, i1 %write_flag75_1_load, i1 %write_flag75_1_load, i1 %write_flag75_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag75_3"/></StgValue>
</operation>

<operation id="2167" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch1.i.i.i:42 %weight_regfile_1_926_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_1_926_i_1_load_1, i8 %weight_regfile_1_926_i_1_load_1, i8 %weight_regfile_1_926_i_1_load_1, i8 %weight_regfile_1_926_i_1_load_1, i8 %weight_regfile_1_926_i_1_load_1, i8 %weight_regfile_1_926_i_1_load_1, i8 %weight_regfile_1_926_i_1_load_1, i8 %weight_regfile_1_926_i_1_load_1, i8 %weight_regfile_1_926_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_1_926_i_1_load_1, i8 %weight_regfile_1_926_i_1_load_1, i8 %weight_regfile_1_926_i_1_load_1, i8 %weight_regfile_1_926_i_1_load_1, i8 %weight_regfile_1_926_i_1_load_1, i8 %weight_regfile_1_926_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_926_i_3"/></StgValue>
</operation>

<operation id="2168" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch1.i.i.i:43 %write_flag78_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag78_1_load, i1 %write_flag78_1_load, i1 %write_flag78_1_load, i1 %write_flag78_1_load, i1 %write_flag78_1_load, i1 %write_flag78_1_load, i1 %write_flag78_1_load, i1 %write_flag78_1_load, i1 %write_flag78_1_load, i1 %write_flag78_1_load, i1, i1 %write_flag78_1_load, i1 %write_flag78_1_load, i1 %write_flag78_1_load, i1 %write_flag78_1_load, i1 %write_flag78_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag78_3"/></StgValue>
</operation>

<operation id="2169" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch1.i.i.i:44 %weight_regfile_1_1027_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_1_1027_i_1_load_1, i8 %weight_regfile_1_1027_i_1_load_1, i8 %weight_regfile_1_1027_i_1_load_1, i8 %weight_regfile_1_1027_i_1_load_1, i8 %weight_regfile_1_1027_i_1_load_1, i8 %weight_regfile_1_1027_i_1_load_1, i8 %weight_regfile_1_1027_i_1_load_1, i8 %weight_regfile_1_1027_i_1_load_1, i8 %weight_regfile_1_1027_i_1_load_1, i8 %weight_regfile_1_1027_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_1_1027_i_1_load_1, i8 %weight_regfile_1_1027_i_1_load_1, i8 %weight_regfile_1_1027_i_1_load_1, i8 %weight_regfile_1_1027_i_1_load_1, i8 %weight_regfile_1_1027_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_1027_i_3"/></StgValue>
</operation>

<operation id="2170" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch1.i.i.i:45 %write_flag81_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag81_1_load, i1 %write_flag81_1_load, i1 %write_flag81_1_load, i1 %write_flag81_1_load, i1 %write_flag81_1_load, i1 %write_flag81_1_load, i1 %write_flag81_1_load, i1 %write_flag81_1_load, i1 %write_flag81_1_load, i1 %write_flag81_1_load, i1 %write_flag81_1_load, i1, i1 %write_flag81_1_load, i1 %write_flag81_1_load, i1 %write_flag81_1_load, i1 %write_flag81_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag81_3"/></StgValue>
</operation>

<operation id="2171" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch1.i.i.i:46 %weight_regfile_1_1128_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_1_1128_i_1_load_1, i8 %weight_regfile_1_1128_i_1_load_1, i8 %weight_regfile_1_1128_i_1_load_1, i8 %weight_regfile_1_1128_i_1_load_1, i8 %weight_regfile_1_1128_i_1_load_1, i8 %weight_regfile_1_1128_i_1_load_1, i8 %weight_regfile_1_1128_i_1_load_1, i8 %weight_regfile_1_1128_i_1_load_1, i8 %weight_regfile_1_1128_i_1_load_1, i8 %weight_regfile_1_1128_i_1_load_1, i8 %weight_regfile_1_1128_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_1_1128_i_1_load_1, i8 %weight_regfile_1_1128_i_1_load_1, i8 %weight_regfile_1_1128_i_1_load_1, i8 %weight_regfile_1_1128_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_1128_i_3"/></StgValue>
</operation>

<operation id="2172" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch1.i.i.i:47 %write_flag84_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag84_1_load, i1 %write_flag84_1_load, i1 %write_flag84_1_load, i1 %write_flag84_1_load, i1 %write_flag84_1_load, i1 %write_flag84_1_load, i1 %write_flag84_1_load, i1 %write_flag84_1_load, i1 %write_flag84_1_load, i1 %write_flag84_1_load, i1 %write_flag84_1_load, i1 %write_flag84_1_load, i1, i1 %write_flag84_1_load, i1 %write_flag84_1_load, i1 %write_flag84_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag84_3"/></StgValue>
</operation>

<operation id="2173" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch1.i.i.i:48 %weight_regfile_1_1229_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_1_1229_i_1_load_1, i8 %weight_regfile_1_1229_i_1_load_1, i8 %weight_regfile_1_1229_i_1_load_1, i8 %weight_regfile_1_1229_i_1_load_1, i8 %weight_regfile_1_1229_i_1_load_1, i8 %weight_regfile_1_1229_i_1_load_1, i8 %weight_regfile_1_1229_i_1_load_1, i8 %weight_regfile_1_1229_i_1_load_1, i8 %weight_regfile_1_1229_i_1_load_1, i8 %weight_regfile_1_1229_i_1_load_1, i8 %weight_regfile_1_1229_i_1_load_1, i8 %weight_regfile_1_1229_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_1_1229_i_1_load_1, i8 %weight_regfile_1_1229_i_1_load_1, i8 %weight_regfile_1_1229_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_1229_i_3"/></StgValue>
</operation>

<operation id="2174" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch1.i.i.i:49 %write_flag87_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag87_1_load, i1 %write_flag87_1_load, i1 %write_flag87_1_load, i1 %write_flag87_1_load, i1 %write_flag87_1_load, i1 %write_flag87_1_load, i1 %write_flag87_1_load, i1 %write_flag87_1_load, i1 %write_flag87_1_load, i1 %write_flag87_1_load, i1 %write_flag87_1_load, i1 %write_flag87_1_load, i1 %write_flag87_1_load, i1, i1 %write_flag87_1_load, i1 %write_flag87_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag87_3"/></StgValue>
</operation>

<operation id="2175" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch1.i.i.i:50 %weight_regfile_1_1330_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_1_1330_i_1_load_1, i8 %weight_regfile_1_1330_i_1_load_1, i8 %weight_regfile_1_1330_i_1_load_1, i8 %weight_regfile_1_1330_i_1_load_1, i8 %weight_regfile_1_1330_i_1_load_1, i8 %weight_regfile_1_1330_i_1_load_1, i8 %weight_regfile_1_1330_i_1_load_1, i8 %weight_regfile_1_1330_i_1_load_1, i8 %weight_regfile_1_1330_i_1_load_1, i8 %weight_regfile_1_1330_i_1_load_1, i8 %weight_regfile_1_1330_i_1_load_1, i8 %weight_regfile_1_1330_i_1_load_1, i8 %weight_regfile_1_1330_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_1_1330_i_1_load_1, i8 %weight_regfile_1_1330_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_1330_i_3"/></StgValue>
</operation>

<operation id="2176" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch1.i.i.i:51 %write_flag90_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag90_1_load, i1 %write_flag90_1_load, i1 %write_flag90_1_load, i1 %write_flag90_1_load, i1 %write_flag90_1_load, i1 %write_flag90_1_load, i1 %write_flag90_1_load, i1 %write_flag90_1_load, i1 %write_flag90_1_load, i1 %write_flag90_1_load, i1 %write_flag90_1_load, i1 %write_flag90_1_load, i1 %write_flag90_1_load, i1 %write_flag90_1_load, i1, i1 %write_flag90_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag90_3"/></StgValue>
</operation>

<operation id="2177" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch1.i.i.i:52 %weight_regfile_1_1431_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_1_1431_i_1_load_1, i8 %weight_regfile_1_1431_i_1_load_1, i8 %weight_regfile_1_1431_i_1_load_1, i8 %weight_regfile_1_1431_i_1_load_1, i8 %weight_regfile_1_1431_i_1_load_1, i8 %weight_regfile_1_1431_i_1_load_1, i8 %weight_regfile_1_1431_i_1_load_1, i8 %weight_regfile_1_1431_i_1_load_1, i8 %weight_regfile_1_1431_i_1_load_1, i8 %weight_regfile_1_1431_i_1_load_1, i8 %weight_regfile_1_1431_i_1_load_1, i8 %weight_regfile_1_1431_i_1_load_1, i8 %weight_regfile_1_1431_i_1_load_1, i8 %weight_regfile_1_1431_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_1_1431_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_1431_i_3"/></StgValue>
</operation>

<operation id="2178" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch1.i.i.i:53 %write_flag93_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag93_1_load, i1 %write_flag93_1_load, i1 %write_flag93_1_load, i1 %write_flag93_1_load, i1 %write_flag93_1_load, i1 %write_flag93_1_load, i1 %write_flag93_1_load, i1 %write_flag93_1_load, i1 %write_flag93_1_load, i1 %write_flag93_1_load, i1 %write_flag93_1_load, i1 %write_flag93_1_load, i1 %write_flag93_1_load, i1 %write_flag93_1_load, i1 %write_flag93_1_load, i1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag93_3"/></StgValue>
</operation>

<operation id="2179" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch1.i.i.i:54 %weight_regfile_1_1532_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_1_1532_i_1_load_1, i8 %weight_regfile_1_1532_i_1_load_1, i8 %weight_regfile_1_1532_i_1_load_1, i8 %weight_regfile_1_1532_i_1_load_1, i8 %weight_regfile_1_1532_i_1_load_1, i8 %weight_regfile_1_1532_i_1_load_1, i8 %weight_regfile_1_1532_i_1_load_1, i8 %weight_regfile_1_1532_i_1_load_1, i8 %weight_regfile_1_1532_i_1_load_1, i8 %weight_regfile_1_1532_i_1_load_1, i8 %weight_regfile_1_1532_i_1_load_1, i8 %weight_regfile_1_1532_i_1_load_1, i8 %weight_regfile_1_1532_i_1_load_1, i8 %weight_regfile_1_1532_i_1_load_1, i8 %weight_regfile_1_1532_i_1_load_1, i8 %weight_regfile_0_67_i, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_1532_i_3"/></StgValue>
</operation>

<operation id="2180" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch1.i.i.i:55 %write_flag60_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag60_1_load, i1 %write_flag60_1_load, i1 %write_flag60_1_load, i1 %write_flag60_1_load, i1, i1 %write_flag60_1_load, i1 %write_flag60_1_load, i1 %write_flag60_1_load, i1 %write_flag60_1_load, i1 %write_flag60_1_load, i1 %write_flag60_1_load, i1 %write_flag60_1_load, i1 %write_flag60_1_load, i1 %write_flag60_1_load, i1 %write_flag60_1_load, i1 %write_flag60_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag60_3"/></StgValue>
</operation>

<operation id="2181" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch1.i.i.i:56 %weight_regfile_1_320_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_1_320_i_1_load_1, i8 %weight_regfile_1_320_i_1_load_1, i8 %weight_regfile_1_320_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_1_320_i_1_load_1, i8 %weight_regfile_1_320_i_1_load_1, i8 %weight_regfile_1_320_i_1_load_1, i8 %weight_regfile_1_320_i_1_load_1, i8 %weight_regfile_1_320_i_1_load_1, i8 %weight_regfile_1_320_i_1_load_1, i8 %weight_regfile_1_320_i_1_load_1, i8 %weight_regfile_1_320_i_1_load_1, i8 %weight_regfile_1_320_i_1_load_1, i8 %weight_regfile_1_320_i_1_load_1, i8 %weight_regfile_1_320_i_1_load_1, i8 %weight_regfile_1_320_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_320_i_3"/></StgValue>
</operation>

<operation id="2182" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch1.i.i.i:57 %write_flag57_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag57_1_load, i1 %write_flag57_1_load, i1 %write_flag57_1_load, i1, i1 %write_flag57_1_load, i1 %write_flag57_1_load, i1 %write_flag57_1_load, i1 %write_flag57_1_load, i1 %write_flag57_1_load, i1 %write_flag57_1_load, i1 %write_flag57_1_load, i1 %write_flag57_1_load, i1 %write_flag57_1_load, i1 %write_flag57_1_load, i1 %write_flag57_1_load, i1 %write_flag57_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag57_3"/></StgValue>
</operation>

<operation id="2183" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch1.i.i.i:58 %weight_regfile_1_219_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_1_219_i_1_load_1, i8 %weight_regfile_1_219_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_1_219_i_1_load_1, i8 %weight_regfile_1_219_i_1_load_1, i8 %weight_regfile_1_219_i_1_load_1, i8 %weight_regfile_1_219_i_1_load_1, i8 %weight_regfile_1_219_i_1_load_1, i8 %weight_regfile_1_219_i_1_load_1, i8 %weight_regfile_1_219_i_1_load_1, i8 %weight_regfile_1_219_i_1_load_1, i8 %weight_regfile_1_219_i_1_load_1, i8 %weight_regfile_1_219_i_1_load_1, i8 %weight_regfile_1_219_i_1_load_1, i8 %weight_regfile_1_219_i_1_load_1, i8 %weight_regfile_1_219_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_219_i_3"/></StgValue>
</operation>

<operation id="2184" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch1.i.i.i:59 %write_flag54_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag54_1_load, i1 %write_flag54_1_load, i1, i1 %write_flag54_1_load, i1 %write_flag54_1_load, i1 %write_flag54_1_load, i1 %write_flag54_1_load, i1 %write_flag54_1_load, i1 %write_flag54_1_load, i1 %write_flag54_1_load, i1 %write_flag54_1_load, i1 %write_flag54_1_load, i1 %write_flag54_1_load, i1 %write_flag54_1_load, i1 %write_flag54_1_load, i1 %write_flag54_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag54_3"/></StgValue>
</operation>

<operation id="2185" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch1.i.i.i:60 %weight_regfile_1_118_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_1_118_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_1_118_i_1_load_1, i8 %weight_regfile_1_118_i_1_load_1, i8 %weight_regfile_1_118_i_1_load_1, i8 %weight_regfile_1_118_i_1_load_1, i8 %weight_regfile_1_118_i_1_load_1, i8 %weight_regfile_1_118_i_1_load_1, i8 %weight_regfile_1_118_i_1_load_1, i8 %weight_regfile_1_118_i_1_load_1, i8 %weight_regfile_1_118_i_1_load_1, i8 %weight_regfile_1_118_i_1_load_1, i8 %weight_regfile_1_118_i_1_load_1, i8 %weight_regfile_1_118_i_1_load_1, i8 %weight_regfile_1_118_i_1_load_1, i8 %weight_regfile_1_118_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_118_i_3"/></StgValue>
</operation>

<operation id="2186" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch1.i.i.i:61 %write_flag51_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag51_1_load, i1, i1 %write_flag51_1_load, i1 %write_flag51_1_load, i1 %write_flag51_1_load, i1 %write_flag51_1_load, i1 %write_flag51_1_load, i1 %write_flag51_1_load, i1 %write_flag51_1_load, i1 %write_flag51_1_load, i1 %write_flag51_1_load, i1 %write_flag51_1_load, i1 %write_flag51_1_load, i1 %write_flag51_1_load, i1 %write_flag51_1_load, i1 %write_flag51_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag51_3"/></StgValue>
</operation>

<operation id="2187" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch1.i.i.i:62 %weight_regfile_1_017_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_0_67_i, i8 %weight_regfile_1_017_i_1_load_1, i8 %weight_regfile_1_017_i_1_load_1, i8 %weight_regfile_1_017_i_1_load_1, i8 %weight_regfile_1_017_i_1_load_1, i8 %weight_regfile_1_017_i_1_load_1, i8 %weight_regfile_1_017_i_1_load_1, i8 %weight_regfile_1_017_i_1_load_1, i8 %weight_regfile_1_017_i_1_load_1, i8 %weight_regfile_1_017_i_1_load_1, i8 %weight_regfile_1_017_i_1_load_1, i8 %weight_regfile_1_017_i_1_load_1, i8 %weight_regfile_1_017_i_1_load_1, i8 %weight_regfile_1_017_i_1_load_1, i8 %weight_regfile_1_017_i_1_load_1, i8 %weight_regfile_1_017_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_017_i_3"/></StgValue>
</operation>

<operation id="2188" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch1.i.i.i:63 %write_flag48_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1, i1 %write_flag48_1_load, i1 %write_flag48_1_load, i1 %write_flag48_1_load, i1 %write_flag48_1_load, i1 %write_flag48_1_load, i1 %write_flag48_1_load, i1 %write_flag48_1_load, i1 %write_flag48_1_load, i1 %write_flag48_1_load, i1 %write_flag48_1_load, i1 %write_flag48_1_load, i1 %write_flag48_1_load, i1 %write_flag48_1_load, i1 %write_flag48_1_load, i1 %write_flag48_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag48_3"/></StgValue>
</operation>

<operation id="2189" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1.i.i.i:64 %store_ln74 = store i1 %write_flag48_3, i1 %write_flag48_1, i1 %write_flag48_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2190" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch1.i.i.i:65 %store_ln74 = store i8 %weight_regfile_1_017_i_3, i8 %weight_regfile_1_017_i_1, i8 %weight_regfile_1_017_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2191" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1.i.i.i:66 %store_ln74 = store i1 %write_flag51_3, i1 %write_flag51_1, i1 %write_flag51_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2192" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch1.i.i.i:67 %store_ln74 = store i8 %weight_regfile_1_118_i_3, i8 %weight_regfile_1_118_i_1, i8 %weight_regfile_1_118_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2193" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1.i.i.i:68 %store_ln74 = store i1 %write_flag54_3, i1 %write_flag54_1, i1 %write_flag54_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2194" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch1.i.i.i:69 %store_ln74 = store i8 %weight_regfile_1_219_i_3, i8 %weight_regfile_1_219_i_1, i8 %weight_regfile_1_219_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2195" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1.i.i.i:70 %store_ln74 = store i1 %write_flag57_3, i1 %write_flag57_1, i1 %write_flag57_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2196" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch1.i.i.i:71 %store_ln74 = store i8 %weight_regfile_1_320_i_3, i8 %weight_regfile_1_320_i_1, i8 %weight_regfile_1_320_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2197" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1.i.i.i:72 %store_ln74 = store i1 %write_flag60_3, i1 %write_flag60_1, i1 %write_flag60_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2198" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch1.i.i.i:73 %store_ln74 = store i8 %weight_regfile_1_1532_i_3, i8 %weight_regfile_1_1532_i_1, i8 %weight_regfile_1_1532_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2199" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1.i.i.i:74 %store_ln74 = store i1 %write_flag93_3, i1 %write_flag93_1, i1 %write_flag93_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2200" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch1.i.i.i:75 %store_ln74 = store i8 %weight_regfile_1_1431_i_3, i8 %weight_regfile_1_1431_i_1, i8 %weight_regfile_1_1431_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2201" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1.i.i.i:76 %store_ln74 = store i1 %write_flag90_3, i1 %write_flag90_1, i1 %write_flag90_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2202" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch1.i.i.i:77 %store_ln74 = store i8 %weight_regfile_1_1330_i_3, i8 %weight_regfile_1_1330_i_1, i8 %weight_regfile_1_1330_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2203" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1.i.i.i:78 %store_ln74 = store i1 %write_flag87_3, i1 %write_flag87_1, i1 %write_flag87_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2204" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch1.i.i.i:79 %store_ln74 = store i8 %weight_regfile_1_1229_i_3, i8 %weight_regfile_1_1229_i_1, i8 %weight_regfile_1_1229_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2205" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1.i.i.i:80 %store_ln74 = store i1 %write_flag84_3, i1 %write_flag84_1, i1 %write_flag84_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2206" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch1.i.i.i:81 %store_ln74 = store i8 %weight_regfile_1_1128_i_3, i8 %weight_regfile_1_1128_i_1, i8 %weight_regfile_1_1128_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2207" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1.i.i.i:82 %store_ln74 = store i1 %write_flag81_3, i1 %write_flag81_1, i1 %write_flag81_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2208" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch1.i.i.i:83 %store_ln74 = store i8 %weight_regfile_1_1027_i_3, i8 %weight_regfile_1_1027_i_1, i8 %weight_regfile_1_1027_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2209" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1.i.i.i:84 %store_ln74 = store i1 %write_flag78_3, i1 %write_flag78_1, i1 %write_flag78_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2210" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch1.i.i.i:85 %store_ln74 = store i8 %weight_regfile_1_926_i_3, i8 %weight_regfile_1_926_i_1, i8 %weight_regfile_1_926_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2211" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1.i.i.i:86 %store_ln74 = store i1 %write_flag75_3, i1 %write_flag75_1, i1 %write_flag75_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2212" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch1.i.i.i:87 %store_ln74 = store i8 %weight_regfile_1_825_i_3, i8 %weight_regfile_1_825_i_1, i8 %weight_regfile_1_825_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2213" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1.i.i.i:88 %store_ln74 = store i1 %write_flag72_3, i1 %write_flag72_1, i1 %write_flag72_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2214" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch1.i.i.i:89 %store_ln74 = store i8 %weight_regfile_1_724_i_3, i8 %weight_regfile_1_724_i_1, i8 %weight_regfile_1_724_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2215" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1.i.i.i:90 %store_ln74 = store i1 %write_flag69_3, i1 %write_flag69_1, i1 %write_flag69_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2216" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch1.i.i.i:91 %store_ln74 = store i8 %weight_regfile_1_623_i_3, i8 %weight_regfile_1_623_i_1, i8 %weight_regfile_1_623_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2217" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1.i.i.i:92 %store_ln74 = store i1 %write_flag66_3, i1 %write_flag66_1, i1 %write_flag66_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2218" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch1.i.i.i:93 %store_ln74 = store i8 %weight_regfile_1_522_i_3, i8 %weight_regfile_1_522_i_1, i8 %weight_regfile_1_522_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2219" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1.i.i.i:94 %store_ln74 = store i1 %write_flag63_3, i1 %write_flag63_1, i1 %write_flag63_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2220" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch1.i.i.i:95 %store_ln74 = store i8 %weight_regfile_1_421_i_3, i8 %weight_regfile_1_421_i_1, i8 %weight_regfile_1_421_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2221" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="0" op_0_bw="0">
<![CDATA[
branch1.i.i.i:96 %br_ln74 = br void %bb.split33.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="2222" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch0.i.i.i:0 %write_flag_1_load = load i1 %write_flag_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag_1_load"/></StgValue>
</operation>

<operation id="2223" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="8" op_0_bw="8">
<![CDATA[
branch0.i.i.i:1 %weight_regfile_0_01_i_1_load_1 = load i8 %weight_regfile_0_01_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_01_i_1_load_1"/></StgValue>
</operation>

<operation id="2224" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch0.i.i.i:2 %write_flag3_1_load = load i1 %write_flag3_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag3_1_load"/></StgValue>
</operation>

<operation id="2225" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="8" op_0_bw="8">
<![CDATA[
branch0.i.i.i:3 %weight_regfile_0_12_i_1_load_1 = load i8 %weight_regfile_0_12_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_12_i_1_load_1"/></StgValue>
</operation>

<operation id="2226" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="8" op_0_bw="8">
<![CDATA[
branch0.i.i.i:4 %weight_regfile_0_1516_i_1_load_1 = load i8 %weight_regfile_0_1516_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_1516_i_1_load_1"/></StgValue>
</operation>

<operation id="2227" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch0.i.i.i:5 %write_flag6_1_load = load i1 %write_flag6_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag6_1_load"/></StgValue>
</operation>

<operation id="2228" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch0.i.i.i:6 %write_flag45_1_load = load i1 %write_flag45_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag45_1_load"/></StgValue>
</operation>

<operation id="2229" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="8" op_0_bw="8">
<![CDATA[
branch0.i.i.i:7 %weight_regfile_0_1415_i_1_load_1 = load i8 %weight_regfile_0_1415_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_1415_i_1_load_1"/></StgValue>
</operation>

<operation id="2230" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="8" op_0_bw="8">
<![CDATA[
branch0.i.i.i:8 %weight_regfile_0_23_i_1_load_1 = load i8 %weight_regfile_0_23_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_23_i_1_load_1"/></StgValue>
</operation>

<operation id="2231" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch0.i.i.i:9 %write_flag42_1_load = load i1 %write_flag42_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag42_1_load"/></StgValue>
</operation>

<operation id="2232" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="8" op_0_bw="8">
<![CDATA[
branch0.i.i.i:10 %weight_regfile_0_1314_i_1_load_1 = load i8 %weight_regfile_0_1314_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_1314_i_1_load_1"/></StgValue>
</operation>

<operation id="2233" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch0.i.i.i:11 %write_flag9_1_load = load i1 %write_flag9_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag9_1_load"/></StgValue>
</operation>

<operation id="2234" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch0.i.i.i:12 %write_flag39_1_load = load i1 %write_flag39_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag39_1_load"/></StgValue>
</operation>

<operation id="2235" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="8" op_0_bw="8">
<![CDATA[
branch0.i.i.i:13 %weight_regfile_0_1213_i_1_load_1 = load i8 %weight_regfile_0_1213_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_1213_i_1_load_1"/></StgValue>
</operation>

<operation id="2236" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="8" op_0_bw="8">
<![CDATA[
branch0.i.i.i:14 %weight_regfile_0_34_i_1_load_1 = load i8 %weight_regfile_0_34_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_34_i_1_load_1"/></StgValue>
</operation>

<operation id="2237" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch0.i.i.i:15 %write_flag36_1_load = load i1 %write_flag36_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag36_1_load"/></StgValue>
</operation>

<operation id="2238" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="8" op_0_bw="8">
<![CDATA[
branch0.i.i.i:16 %weight_regfile_0_1112_i_1_load_1 = load i8 %weight_regfile_0_1112_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_1112_i_1_load_1"/></StgValue>
</operation>

<operation id="2239" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch0.i.i.i:17 %write_flag12_1_load = load i1 %write_flag12_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag12_1_load"/></StgValue>
</operation>

<operation id="2240" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch0.i.i.i:18 %write_flag33_1_load = load i1 %write_flag33_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag33_1_load"/></StgValue>
</operation>

<operation id="2241" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="8" op_0_bw="8">
<![CDATA[
branch0.i.i.i:19 %weight_regfile_0_1011_i_1_load_1 = load i8 %weight_regfile_0_1011_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_1011_i_1_load_1"/></StgValue>
</operation>

<operation id="2242" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="8" op_0_bw="8">
<![CDATA[
branch0.i.i.i:20 %weight_regfile_0_45_i_1_load_1 = load i8 %weight_regfile_0_45_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_45_i_1_load_1"/></StgValue>
</operation>

<operation id="2243" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch0.i.i.i:21 %write_flag30_1_load = load i1 %write_flag30_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag30_1_load"/></StgValue>
</operation>

<operation id="2244" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="8" op_0_bw="8">
<![CDATA[
branch0.i.i.i:22 %weight_regfile_0_910_i_1_load_1 = load i8 %weight_regfile_0_910_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_910_i_1_load_1"/></StgValue>
</operation>

<operation id="2245" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch0.i.i.i:23 %write_flag15_1_load = load i1 %write_flag15_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag15_1_load"/></StgValue>
</operation>

<operation id="2246" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch0.i.i.i:24 %write_flag27_1_load = load i1 %write_flag27_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag27_1_load"/></StgValue>
</operation>

<operation id="2247" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="8" op_0_bw="8">
<![CDATA[
branch0.i.i.i:25 %weight_regfile_0_89_i_1_load_1 = load i8 %weight_regfile_0_89_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_89_i_1_load_1"/></StgValue>
</operation>

<operation id="2248" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="8" op_0_bw="8">
<![CDATA[
branch0.i.i.i:26 %weight_regfile_0_56_i_1_load_1 = load i8 %weight_regfile_0_56_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_56_i_1_load_1"/></StgValue>
</operation>

<operation id="2249" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch0.i.i.i:27 %write_flag24_1_load = load i1 %write_flag24_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag24_1_load"/></StgValue>
</operation>

<operation id="2250" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="8" op_0_bw="8">
<![CDATA[
branch0.i.i.i:28 %weight_regfile_0_78_i_1_load_1 = load i8 %weight_regfile_0_78_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_78_i_1_load_1"/></StgValue>
</operation>

<operation id="2251" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch0.i.i.i:29 %write_flag18_1_load = load i1 %write_flag18_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag18_1_load"/></StgValue>
</operation>

<operation id="2252" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch0.i.i.i:30 %write_flag21_1_load = load i1 %write_flag21_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag21_1_load"/></StgValue>
</operation>

<operation id="2253" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2256" bw="8" op_0_bw="8">
<![CDATA[
branch0.i.i.i:31 %weight_regfile_0_67_i_1_load_1 = load i8 %weight_regfile_0_67_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_67_i_1_load_1"/></StgValue>
</operation>

<operation id="2254" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch0.i.i.i:32 %write_flag_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1, i1 %write_flag_1_load, i1 %write_flag_1_load, i1 %write_flag_1_load, i1 %write_flag_1_load, i1 %write_flag_1_load, i1 %write_flag_1_load, i1 %write_flag_1_load, i1 %write_flag_1_load, i1 %write_flag_1_load, i1 %write_flag_1_load, i1 %write_flag_1_load, i1 %write_flag_1_load, i1 %write_flag_1_load, i1 %write_flag_1_load, i1 %write_flag_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag_3"/></StgValue>
</operation>

<operation id="2255" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch0.i.i.i:33 %weight_regfile_0_01_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_0_67_i, i8 %weight_regfile_0_01_i_1_load_1, i8 %weight_regfile_0_01_i_1_load_1, i8 %weight_regfile_0_01_i_1_load_1, i8 %weight_regfile_0_01_i_1_load_1, i8 %weight_regfile_0_01_i_1_load_1, i8 %weight_regfile_0_01_i_1_load_1, i8 %weight_regfile_0_01_i_1_load_1, i8 %weight_regfile_0_01_i_1_load_1, i8 %weight_regfile_0_01_i_1_load_1, i8 %weight_regfile_0_01_i_1_load_1, i8 %weight_regfile_0_01_i_1_load_1, i8 %weight_regfile_0_01_i_1_load_1, i8 %weight_regfile_0_01_i_1_load_1, i8 %weight_regfile_0_01_i_1_load_1, i8 %weight_regfile_0_01_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_01_i_3"/></StgValue>
</operation>

<operation id="2256" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch0.i.i.i:34 %write_flag3_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag3_1_load, i1, i1 %write_flag3_1_load, i1 %write_flag3_1_load, i1 %write_flag3_1_load, i1 %write_flag3_1_load, i1 %write_flag3_1_load, i1 %write_flag3_1_load, i1 %write_flag3_1_load, i1 %write_flag3_1_load, i1 %write_flag3_1_load, i1 %write_flag3_1_load, i1 %write_flag3_1_load, i1 %write_flag3_1_load, i1 %write_flag3_1_load, i1 %write_flag3_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag3_3"/></StgValue>
</operation>

<operation id="2257" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch0.i.i.i:35 %weight_regfile_0_12_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_0_12_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_0_12_i_1_load_1, i8 %weight_regfile_0_12_i_1_load_1, i8 %weight_regfile_0_12_i_1_load_1, i8 %weight_regfile_0_12_i_1_load_1, i8 %weight_regfile_0_12_i_1_load_1, i8 %weight_regfile_0_12_i_1_load_1, i8 %weight_regfile_0_12_i_1_load_1, i8 %weight_regfile_0_12_i_1_load_1, i8 %weight_regfile_0_12_i_1_load_1, i8 %weight_regfile_0_12_i_1_load_1, i8 %weight_regfile_0_12_i_1_load_1, i8 %weight_regfile_0_12_i_1_load_1, i8 %weight_regfile_0_12_i_1_load_1, i8 %weight_regfile_0_12_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_12_i_3"/></StgValue>
</operation>

<operation id="2258" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch0.i.i.i:36 %weight_regfile_0_1516_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_0_1516_i_1_load_1, i8 %weight_regfile_0_1516_i_1_load_1, i8 %weight_regfile_0_1516_i_1_load_1, i8 %weight_regfile_0_1516_i_1_load_1, i8 %weight_regfile_0_1516_i_1_load_1, i8 %weight_regfile_0_1516_i_1_load_1, i8 %weight_regfile_0_1516_i_1_load_1, i8 %weight_regfile_0_1516_i_1_load_1, i8 %weight_regfile_0_1516_i_1_load_1, i8 %weight_regfile_0_1516_i_1_load_1, i8 %weight_regfile_0_1516_i_1_load_1, i8 %weight_regfile_0_1516_i_1_load_1, i8 %weight_regfile_0_1516_i_1_load_1, i8 %weight_regfile_0_1516_i_1_load_1, i8 %weight_regfile_0_1516_i_1_load_1, i8 %weight_regfile_0_67_i, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_1516_i_3"/></StgValue>
</operation>

<operation id="2259" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch0.i.i.i:37 %write_flag6_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag6_1_load, i1 %write_flag6_1_load, i1, i1 %write_flag6_1_load, i1 %write_flag6_1_load, i1 %write_flag6_1_load, i1 %write_flag6_1_load, i1 %write_flag6_1_load, i1 %write_flag6_1_load, i1 %write_flag6_1_load, i1 %write_flag6_1_load, i1 %write_flag6_1_load, i1 %write_flag6_1_load, i1 %write_flag6_1_load, i1 %write_flag6_1_load, i1 %write_flag6_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag6_3"/></StgValue>
</operation>

<operation id="2260" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch0.i.i.i:38 %write_flag45_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag45_1_load, i1 %write_flag45_1_load, i1 %write_flag45_1_load, i1 %write_flag45_1_load, i1 %write_flag45_1_load, i1 %write_flag45_1_load, i1 %write_flag45_1_load, i1 %write_flag45_1_load, i1 %write_flag45_1_load, i1 %write_flag45_1_load, i1 %write_flag45_1_load, i1 %write_flag45_1_load, i1 %write_flag45_1_load, i1 %write_flag45_1_load, i1 %write_flag45_1_load, i1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag45_3"/></StgValue>
</operation>

<operation id="2261" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch0.i.i.i:39 %weight_regfile_0_1415_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_0_1415_i_1_load_1, i8 %weight_regfile_0_1415_i_1_load_1, i8 %weight_regfile_0_1415_i_1_load_1, i8 %weight_regfile_0_1415_i_1_load_1, i8 %weight_regfile_0_1415_i_1_load_1, i8 %weight_regfile_0_1415_i_1_load_1, i8 %weight_regfile_0_1415_i_1_load_1, i8 %weight_regfile_0_1415_i_1_load_1, i8 %weight_regfile_0_1415_i_1_load_1, i8 %weight_regfile_0_1415_i_1_load_1, i8 %weight_regfile_0_1415_i_1_load_1, i8 %weight_regfile_0_1415_i_1_load_1, i8 %weight_regfile_0_1415_i_1_load_1, i8 %weight_regfile_0_1415_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_0_1415_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_1415_i_3"/></StgValue>
</operation>

<operation id="2262" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch0.i.i.i:40 %weight_regfile_0_23_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_0_23_i_1_load_1, i8 %weight_regfile_0_23_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_0_23_i_1_load_1, i8 %weight_regfile_0_23_i_1_load_1, i8 %weight_regfile_0_23_i_1_load_1, i8 %weight_regfile_0_23_i_1_load_1, i8 %weight_regfile_0_23_i_1_load_1, i8 %weight_regfile_0_23_i_1_load_1, i8 %weight_regfile_0_23_i_1_load_1, i8 %weight_regfile_0_23_i_1_load_1, i8 %weight_regfile_0_23_i_1_load_1, i8 %weight_regfile_0_23_i_1_load_1, i8 %weight_regfile_0_23_i_1_load_1, i8 %weight_regfile_0_23_i_1_load_1, i8 %weight_regfile_0_23_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_23_i_3"/></StgValue>
</operation>

<operation id="2263" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch0.i.i.i:41 %write_flag42_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag42_1_load, i1 %write_flag42_1_load, i1 %write_flag42_1_load, i1 %write_flag42_1_load, i1 %write_flag42_1_load, i1 %write_flag42_1_load, i1 %write_flag42_1_load, i1 %write_flag42_1_load, i1 %write_flag42_1_load, i1 %write_flag42_1_load, i1 %write_flag42_1_load, i1 %write_flag42_1_load, i1 %write_flag42_1_load, i1 %write_flag42_1_load, i1, i1 %write_flag42_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag42_3"/></StgValue>
</operation>

<operation id="2264" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch0.i.i.i:42 %weight_regfile_0_1314_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_0_1314_i_1_load_1, i8 %weight_regfile_0_1314_i_1_load_1, i8 %weight_regfile_0_1314_i_1_load_1, i8 %weight_regfile_0_1314_i_1_load_1, i8 %weight_regfile_0_1314_i_1_load_1, i8 %weight_regfile_0_1314_i_1_load_1, i8 %weight_regfile_0_1314_i_1_load_1, i8 %weight_regfile_0_1314_i_1_load_1, i8 %weight_regfile_0_1314_i_1_load_1, i8 %weight_regfile_0_1314_i_1_load_1, i8 %weight_regfile_0_1314_i_1_load_1, i8 %weight_regfile_0_1314_i_1_load_1, i8 %weight_regfile_0_1314_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_0_1314_i_1_load_1, i8 %weight_regfile_0_1314_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_1314_i_3"/></StgValue>
</operation>

<operation id="2265" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch0.i.i.i:43 %write_flag9_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag9_1_load, i1 %write_flag9_1_load, i1 %write_flag9_1_load, i1, i1 %write_flag9_1_load, i1 %write_flag9_1_load, i1 %write_flag9_1_load, i1 %write_flag9_1_load, i1 %write_flag9_1_load, i1 %write_flag9_1_load, i1 %write_flag9_1_load, i1 %write_flag9_1_load, i1 %write_flag9_1_load, i1 %write_flag9_1_load, i1 %write_flag9_1_load, i1 %write_flag9_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag9_3"/></StgValue>
</operation>

<operation id="2266" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch0.i.i.i:44 %write_flag39_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag39_1_load, i1 %write_flag39_1_load, i1 %write_flag39_1_load, i1 %write_flag39_1_load, i1 %write_flag39_1_load, i1 %write_flag39_1_load, i1 %write_flag39_1_load, i1 %write_flag39_1_load, i1 %write_flag39_1_load, i1 %write_flag39_1_load, i1 %write_flag39_1_load, i1 %write_flag39_1_load, i1 %write_flag39_1_load, i1, i1 %write_flag39_1_load, i1 %write_flag39_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag39_3"/></StgValue>
</operation>

<operation id="2267" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch0.i.i.i:45 %weight_regfile_0_1213_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_0_1213_i_1_load_1, i8 %weight_regfile_0_1213_i_1_load_1, i8 %weight_regfile_0_1213_i_1_load_1, i8 %weight_regfile_0_1213_i_1_load_1, i8 %weight_regfile_0_1213_i_1_load_1, i8 %weight_regfile_0_1213_i_1_load_1, i8 %weight_regfile_0_1213_i_1_load_1, i8 %weight_regfile_0_1213_i_1_load_1, i8 %weight_regfile_0_1213_i_1_load_1, i8 %weight_regfile_0_1213_i_1_load_1, i8 %weight_regfile_0_1213_i_1_load_1, i8 %weight_regfile_0_1213_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_0_1213_i_1_load_1, i8 %weight_regfile_0_1213_i_1_load_1, i8 %weight_regfile_0_1213_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_1213_i_3"/></StgValue>
</operation>

<operation id="2268" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch0.i.i.i:46 %weight_regfile_0_34_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_0_34_i_1_load_1, i8 %weight_regfile_0_34_i_1_load_1, i8 %weight_regfile_0_34_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_0_34_i_1_load_1, i8 %weight_regfile_0_34_i_1_load_1, i8 %weight_regfile_0_34_i_1_load_1, i8 %weight_regfile_0_34_i_1_load_1, i8 %weight_regfile_0_34_i_1_load_1, i8 %weight_regfile_0_34_i_1_load_1, i8 %weight_regfile_0_34_i_1_load_1, i8 %weight_regfile_0_34_i_1_load_1, i8 %weight_regfile_0_34_i_1_load_1, i8 %weight_regfile_0_34_i_1_load_1, i8 %weight_regfile_0_34_i_1_load_1, i8 %weight_regfile_0_34_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_34_i_3"/></StgValue>
</operation>

<operation id="2269" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch0.i.i.i:47 %write_flag36_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag36_1_load, i1 %write_flag36_1_load, i1 %write_flag36_1_load, i1 %write_flag36_1_load, i1 %write_flag36_1_load, i1 %write_flag36_1_load, i1 %write_flag36_1_load, i1 %write_flag36_1_load, i1 %write_flag36_1_load, i1 %write_flag36_1_load, i1 %write_flag36_1_load, i1 %write_flag36_1_load, i1, i1 %write_flag36_1_load, i1 %write_flag36_1_load, i1 %write_flag36_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag36_3"/></StgValue>
</operation>

<operation id="2270" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch0.i.i.i:48 %weight_regfile_0_1112_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_0_1112_i_1_load_1, i8 %weight_regfile_0_1112_i_1_load_1, i8 %weight_regfile_0_1112_i_1_load_1, i8 %weight_regfile_0_1112_i_1_load_1, i8 %weight_regfile_0_1112_i_1_load_1, i8 %weight_regfile_0_1112_i_1_load_1, i8 %weight_regfile_0_1112_i_1_load_1, i8 %weight_regfile_0_1112_i_1_load_1, i8 %weight_regfile_0_1112_i_1_load_1, i8 %weight_regfile_0_1112_i_1_load_1, i8 %weight_regfile_0_1112_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_0_1112_i_1_load_1, i8 %weight_regfile_0_1112_i_1_load_1, i8 %weight_regfile_0_1112_i_1_load_1, i8 %weight_regfile_0_1112_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_1112_i_3"/></StgValue>
</operation>

<operation id="2271" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch0.i.i.i:49 %write_flag12_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag12_1_load, i1 %write_flag12_1_load, i1 %write_flag12_1_load, i1 %write_flag12_1_load, i1, i1 %write_flag12_1_load, i1 %write_flag12_1_load, i1 %write_flag12_1_load, i1 %write_flag12_1_load, i1 %write_flag12_1_load, i1 %write_flag12_1_load, i1 %write_flag12_1_load, i1 %write_flag12_1_load, i1 %write_flag12_1_load, i1 %write_flag12_1_load, i1 %write_flag12_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag12_3"/></StgValue>
</operation>

<operation id="2272" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch0.i.i.i:50 %write_flag33_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag33_1_load, i1 %write_flag33_1_load, i1 %write_flag33_1_load, i1 %write_flag33_1_load, i1 %write_flag33_1_load, i1 %write_flag33_1_load, i1 %write_flag33_1_load, i1 %write_flag33_1_load, i1 %write_flag33_1_load, i1 %write_flag33_1_load, i1 %write_flag33_1_load, i1, i1 %write_flag33_1_load, i1 %write_flag33_1_load, i1 %write_flag33_1_load, i1 %write_flag33_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag33_3"/></StgValue>
</operation>

<operation id="2273" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch0.i.i.i:51 %weight_regfile_0_1011_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_0_1011_i_1_load_1, i8 %weight_regfile_0_1011_i_1_load_1, i8 %weight_regfile_0_1011_i_1_load_1, i8 %weight_regfile_0_1011_i_1_load_1, i8 %weight_regfile_0_1011_i_1_load_1, i8 %weight_regfile_0_1011_i_1_load_1, i8 %weight_regfile_0_1011_i_1_load_1, i8 %weight_regfile_0_1011_i_1_load_1, i8 %weight_regfile_0_1011_i_1_load_1, i8 %weight_regfile_0_1011_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_0_1011_i_1_load_1, i8 %weight_regfile_0_1011_i_1_load_1, i8 %weight_regfile_0_1011_i_1_load_1, i8 %weight_regfile_0_1011_i_1_load_1, i8 %weight_regfile_0_1011_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_1011_i_3"/></StgValue>
</operation>

<operation id="2274" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch0.i.i.i:52 %weight_regfile_0_45_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_0_45_i_1_load_1, i8 %weight_regfile_0_45_i_1_load_1, i8 %weight_regfile_0_45_i_1_load_1, i8 %weight_regfile_0_45_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_0_45_i_1_load_1, i8 %weight_regfile_0_45_i_1_load_1, i8 %weight_regfile_0_45_i_1_load_1, i8 %weight_regfile_0_45_i_1_load_1, i8 %weight_regfile_0_45_i_1_load_1, i8 %weight_regfile_0_45_i_1_load_1, i8 %weight_regfile_0_45_i_1_load_1, i8 %weight_regfile_0_45_i_1_load_1, i8 %weight_regfile_0_45_i_1_load_1, i8 %weight_regfile_0_45_i_1_load_1, i8 %weight_regfile_0_45_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_45_i_3"/></StgValue>
</operation>

<operation id="2275" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch0.i.i.i:53 %write_flag30_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag30_1_load, i1 %write_flag30_1_load, i1 %write_flag30_1_load, i1 %write_flag30_1_load, i1 %write_flag30_1_load, i1 %write_flag30_1_load, i1 %write_flag30_1_load, i1 %write_flag30_1_load, i1 %write_flag30_1_load, i1 %write_flag30_1_load, i1, i1 %write_flag30_1_load, i1 %write_flag30_1_load, i1 %write_flag30_1_load, i1 %write_flag30_1_load, i1 %write_flag30_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag30_3"/></StgValue>
</operation>

<operation id="2276" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch0.i.i.i:54 %weight_regfile_0_910_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_0_910_i_1_load_1, i8 %weight_regfile_0_910_i_1_load_1, i8 %weight_regfile_0_910_i_1_load_1, i8 %weight_regfile_0_910_i_1_load_1, i8 %weight_regfile_0_910_i_1_load_1, i8 %weight_regfile_0_910_i_1_load_1, i8 %weight_regfile_0_910_i_1_load_1, i8 %weight_regfile_0_910_i_1_load_1, i8 %weight_regfile_0_910_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_0_910_i_1_load_1, i8 %weight_regfile_0_910_i_1_load_1, i8 %weight_regfile_0_910_i_1_load_1, i8 %weight_regfile_0_910_i_1_load_1, i8 %weight_regfile_0_910_i_1_load_1, i8 %weight_regfile_0_910_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_910_i_3"/></StgValue>
</operation>

<operation id="2277" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch0.i.i.i:55 %write_flag15_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag15_1_load, i1 %write_flag15_1_load, i1 %write_flag15_1_load, i1 %write_flag15_1_load, i1 %write_flag15_1_load, i1, i1 %write_flag15_1_load, i1 %write_flag15_1_load, i1 %write_flag15_1_load, i1 %write_flag15_1_load, i1 %write_flag15_1_load, i1 %write_flag15_1_load, i1 %write_flag15_1_load, i1 %write_flag15_1_load, i1 %write_flag15_1_load, i1 %write_flag15_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag15_3"/></StgValue>
</operation>

<operation id="2278" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch0.i.i.i:56 %write_flag27_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag27_1_load, i1 %write_flag27_1_load, i1 %write_flag27_1_load, i1 %write_flag27_1_load, i1 %write_flag27_1_load, i1 %write_flag27_1_load, i1 %write_flag27_1_load, i1 %write_flag27_1_load, i1 %write_flag27_1_load, i1, i1 %write_flag27_1_load, i1 %write_flag27_1_load, i1 %write_flag27_1_load, i1 %write_flag27_1_load, i1 %write_flag27_1_load, i1 %write_flag27_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag27_3"/></StgValue>
</operation>

<operation id="2279" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch0.i.i.i:57 %weight_regfile_0_89_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_0_89_i_1_load_1, i8 %weight_regfile_0_89_i_1_load_1, i8 %weight_regfile_0_89_i_1_load_1, i8 %weight_regfile_0_89_i_1_load_1, i8 %weight_regfile_0_89_i_1_load_1, i8 %weight_regfile_0_89_i_1_load_1, i8 %weight_regfile_0_89_i_1_load_1, i8 %weight_regfile_0_89_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_0_89_i_1_load_1, i8 %weight_regfile_0_89_i_1_load_1, i8 %weight_regfile_0_89_i_1_load_1, i8 %weight_regfile_0_89_i_1_load_1, i8 %weight_regfile_0_89_i_1_load_1, i8 %weight_regfile_0_89_i_1_load_1, i8 %weight_regfile_0_89_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_89_i_3"/></StgValue>
</operation>

<operation id="2280" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch0.i.i.i:58 %weight_regfile_0_56_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_0_56_i_1_load_1, i8 %weight_regfile_0_56_i_1_load_1, i8 %weight_regfile_0_56_i_1_load_1, i8 %weight_regfile_0_56_i_1_load_1, i8 %weight_regfile_0_56_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_0_56_i_1_load_1, i8 %weight_regfile_0_56_i_1_load_1, i8 %weight_regfile_0_56_i_1_load_1, i8 %weight_regfile_0_56_i_1_load_1, i8 %weight_regfile_0_56_i_1_load_1, i8 %weight_regfile_0_56_i_1_load_1, i8 %weight_regfile_0_56_i_1_load_1, i8 %weight_regfile_0_56_i_1_load_1, i8 %weight_regfile_0_56_i_1_load_1, i8 %weight_regfile_0_56_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_56_i_3"/></StgValue>
</operation>

<operation id="2281" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch0.i.i.i:59 %write_flag24_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag24_1_load, i1 %write_flag24_1_load, i1 %write_flag24_1_load, i1 %write_flag24_1_load, i1 %write_flag24_1_load, i1 %write_flag24_1_load, i1 %write_flag24_1_load, i1 %write_flag24_1_load, i1, i1 %write_flag24_1_load, i1 %write_flag24_1_load, i1 %write_flag24_1_load, i1 %write_flag24_1_load, i1 %write_flag24_1_load, i1 %write_flag24_1_load, i1 %write_flag24_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag24_3"/></StgValue>
</operation>

<operation id="2282" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch0.i.i.i:60 %weight_regfile_0_78_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_0_78_i_1_load_1, i8 %weight_regfile_0_78_i_1_load_1, i8 %weight_regfile_0_78_i_1_load_1, i8 %weight_regfile_0_78_i_1_load_1, i8 %weight_regfile_0_78_i_1_load_1, i8 %weight_regfile_0_78_i_1_load_1, i8 %weight_regfile_0_78_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_0_78_i_1_load_1, i8 %weight_regfile_0_78_i_1_load_1, i8 %weight_regfile_0_78_i_1_load_1, i8 %weight_regfile_0_78_i_1_load_1, i8 %weight_regfile_0_78_i_1_load_1, i8 %weight_regfile_0_78_i_1_load_1, i8 %weight_regfile_0_78_i_1_load_1, i8 %weight_regfile_0_78_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_78_i_3"/></StgValue>
</operation>

<operation id="2283" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch0.i.i.i:61 %write_flag18_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag18_1_load, i1 %write_flag18_1_load, i1 %write_flag18_1_load, i1 %write_flag18_1_load, i1 %write_flag18_1_load, i1 %write_flag18_1_load, i1, i1 %write_flag18_1_load, i1 %write_flag18_1_load, i1 %write_flag18_1_load, i1 %write_flag18_1_load, i1 %write_flag18_1_load, i1 %write_flag18_1_load, i1 %write_flag18_1_load, i1 %write_flag18_1_load, i1 %write_flag18_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag18_3"/></StgValue>
</operation>

<operation id="2284" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch0.i.i.i:62 %write_flag21_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag21_1_load, i1 %write_flag21_1_load, i1 %write_flag21_1_load, i1 %write_flag21_1_load, i1 %write_flag21_1_load, i1 %write_flag21_1_load, i1 %write_flag21_1_load, i1, i1 %write_flag21_1_load, i1 %write_flag21_1_load, i1 %write_flag21_1_load, i1 %write_flag21_1_load, i1 %write_flag21_1_load, i1 %write_flag21_1_load, i1 %write_flag21_1_load, i1 %write_flag21_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag21_3"/></StgValue>
</operation>

<operation id="2285" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch0.i.i.i:63 %weight_regfile_0_67_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_0_67_i_1_load_1, i8 %weight_regfile_0_67_i_1_load_1, i8 %weight_regfile_0_67_i_1_load_1, i8 %weight_regfile_0_67_i_1_load_1, i8 %weight_regfile_0_67_i_1_load_1, i8 %weight_regfile_0_67_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_0_67_i_1_load_1, i8 %weight_regfile_0_67_i_1_load_1, i8 %weight_regfile_0_67_i_1_load_1, i8 %weight_regfile_0_67_i_1_load_1, i8 %weight_regfile_0_67_i_1_load_1, i8 %weight_regfile_0_67_i_1_load_1, i8 %weight_regfile_0_67_i_1_load_1, i8 %weight_regfile_0_67_i_1_load_1, i8 %weight_regfile_0_67_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_67_i_3"/></StgValue>
</operation>

<operation id="2286" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch0.i.i.i:64 %store_ln74 = store i8 %weight_regfile_0_67_i_3, i8 %weight_regfile_0_67_i_1, i8 %weight_regfile_0_67_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2287" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch0.i.i.i:65 %store_ln74 = store i1 %write_flag21_3, i1 %write_flag21_1, i1 %write_flag21_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2288" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch0.i.i.i:66 %store_ln74 = store i1 %write_flag18_3, i1 %write_flag18_1, i1 %write_flag18_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2289" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch0.i.i.i:67 %store_ln74 = store i8 %weight_regfile_0_78_i_3, i8 %weight_regfile_0_78_i_1, i8 %weight_regfile_0_78_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2290" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch0.i.i.i:68 %store_ln74 = store i1 %write_flag24_3, i1 %write_flag24_1, i1 %write_flag24_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2291" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch0.i.i.i:69 %store_ln74 = store i8 %weight_regfile_0_56_i_3, i8 %weight_regfile_0_56_i_1, i8 %weight_regfile_0_56_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2292" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch0.i.i.i:70 %store_ln74 = store i8 %weight_regfile_0_89_i_3, i8 %weight_regfile_0_89_i_1, i8 %weight_regfile_0_89_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2293" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch0.i.i.i:71 %store_ln74 = store i1 %write_flag27_3, i1 %write_flag27_1, i1 %write_flag27_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2294" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch0.i.i.i:72 %store_ln74 = store i1 %write_flag15_3, i1 %write_flag15_1, i1 %write_flag15_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2295" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch0.i.i.i:73 %store_ln74 = store i8 %weight_regfile_0_910_i_3, i8 %weight_regfile_0_910_i_1, i8 %weight_regfile_0_910_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2296" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch0.i.i.i:74 %store_ln74 = store i1 %write_flag30_3, i1 %write_flag30_1, i1 %write_flag30_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2297" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch0.i.i.i:75 %store_ln74 = store i8 %weight_regfile_0_45_i_3, i8 %weight_regfile_0_45_i_1, i8 %weight_regfile_0_45_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2298" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch0.i.i.i:76 %store_ln74 = store i8 %weight_regfile_0_1011_i_3, i8 %weight_regfile_0_1011_i_1, i8 %weight_regfile_0_1011_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2299" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch0.i.i.i:77 %store_ln74 = store i1 %write_flag33_3, i1 %write_flag33_1, i1 %write_flag33_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2300" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch0.i.i.i:78 %store_ln74 = store i1 %write_flag12_3, i1 %write_flag12_1, i1 %write_flag12_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2301" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch0.i.i.i:79 %store_ln74 = store i8 %weight_regfile_0_1112_i_3, i8 %weight_regfile_0_1112_i_1, i8 %weight_regfile_0_1112_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2302" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch0.i.i.i:80 %store_ln74 = store i1 %write_flag36_3, i1 %write_flag36_1, i1 %write_flag36_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2303" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch0.i.i.i:81 %store_ln74 = store i8 %weight_regfile_0_34_i_3, i8 %weight_regfile_0_34_i_1, i8 %weight_regfile_0_34_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2304" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch0.i.i.i:82 %store_ln74 = store i8 %weight_regfile_0_1213_i_3, i8 %weight_regfile_0_1213_i_1, i8 %weight_regfile_0_1213_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2305" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch0.i.i.i:83 %store_ln74 = store i1 %write_flag39_3, i1 %write_flag39_1, i1 %write_flag39_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2306" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch0.i.i.i:84 %store_ln74 = store i1 %write_flag9_3, i1 %write_flag9_1, i1 %write_flag9_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2307" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch0.i.i.i:85 %store_ln74 = store i8 %weight_regfile_0_1314_i_3, i8 %weight_regfile_0_1314_i_1, i8 %weight_regfile_0_1314_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2308" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch0.i.i.i:86 %store_ln74 = store i1 %write_flag42_3, i1 %write_flag42_1, i1 %write_flag42_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2309" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch0.i.i.i:87 %store_ln74 = store i8 %weight_regfile_0_23_i_3, i8 %weight_regfile_0_23_i_1, i8 %weight_regfile_0_23_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2310" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch0.i.i.i:88 %store_ln74 = store i8 %weight_regfile_0_1415_i_3, i8 %weight_regfile_0_1415_i_1, i8 %weight_regfile_0_1415_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2311" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch0.i.i.i:89 %store_ln74 = store i1 %write_flag45_3, i1 %write_flag45_1, i1 %write_flag45_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2312" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch0.i.i.i:90 %store_ln74 = store i1 %write_flag6_3, i1 %write_flag6_1, i1 %write_flag6_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2313" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch0.i.i.i:91 %store_ln74 = store i8 %weight_regfile_0_1516_i_3, i8 %weight_regfile_0_1516_i_1, i8 %weight_regfile_0_1516_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2314" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch0.i.i.i:92 %store_ln74 = store i8 %weight_regfile_0_12_i_3, i8 %weight_regfile_0_12_i_1, i8 %weight_regfile_0_12_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2315" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch0.i.i.i:93 %store_ln74 = store i1 %write_flag3_3, i1 %write_flag3_1, i1 %write_flag3_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2316" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch0.i.i.i:94 %store_ln74 = store i8 %weight_regfile_0_01_i_3, i8 %weight_regfile_0_01_i_1, i8 %weight_regfile_0_01_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2317" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch0.i.i.i:95 %store_ln74 = store i1 %write_flag_3, i1 %write_flag_1, i1 %write_flag_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2318" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="0" op_0_bw="0">
<![CDATA[
branch0.i.i.i:96 %br_ln74 = br void %bb.split33.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="2319" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="8" op_0_bw="8">
<![CDATA[
branch15.i.i.i:0 %weight_regfile_15_15256_i_1_load_1 = load i8 %weight_regfile_15_15256_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_15256_i_1_load_1"/></StgValue>
</operation>

<operation id="2320" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch15.i.i.i:1 %write_flag765_1_load = load i1 %write_flag765_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag765_1_load"/></StgValue>
</operation>

<operation id="2321" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="8" op_0_bw="8">
<![CDATA[
branch15.i.i.i:2 %weight_regfile_15_14255_i_1_load_1 = load i8 %weight_regfile_15_14255_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_14255_i_1_load_1"/></StgValue>
</operation>

<operation id="2322" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch15.i.i.i:3 %write_flag762_1_load = load i1 %write_flag762_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag762_1_load"/></StgValue>
</operation>

<operation id="2323" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="8" op_0_bw="8">
<![CDATA[
branch15.i.i.i:4 %weight_regfile_15_13254_i_1_load_1 = load i8 %weight_regfile_15_13254_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_13254_i_1_load_1"/></StgValue>
</operation>

<operation id="2324" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch15.i.i.i:5 %write_flag759_1_load = load i1 %write_flag759_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag759_1_load"/></StgValue>
</operation>

<operation id="2325" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="8" op_0_bw="8">
<![CDATA[
branch15.i.i.i:6 %weight_regfile_15_12253_i_1_load_1 = load i8 %weight_regfile_15_12253_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_12253_i_1_load_1"/></StgValue>
</operation>

<operation id="2326" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch15.i.i.i:7 %write_flag756_1_load = load i1 %write_flag756_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag756_1_load"/></StgValue>
</operation>

<operation id="2327" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="8" op_0_bw="8">
<![CDATA[
branch15.i.i.i:8 %weight_regfile_15_11252_i_1_load_1 = load i8 %weight_regfile_15_11252_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_11252_i_1_load_1"/></StgValue>
</operation>

<operation id="2328" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch15.i.i.i:9 %write_flag753_1_load = load i1 %write_flag753_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag753_1_load"/></StgValue>
</operation>

<operation id="2329" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="8" op_0_bw="8">
<![CDATA[
branch15.i.i.i:10 %weight_regfile_15_10251_i_1_load_1 = load i8 %weight_regfile_15_10251_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_10251_i_1_load_1"/></StgValue>
</operation>

<operation id="2330" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch15.i.i.i:11 %write_flag750_1_load = load i1 %write_flag750_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag750_1_load"/></StgValue>
</operation>

<operation id="2331" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="8" op_0_bw="8">
<![CDATA[
branch15.i.i.i:12 %weight_regfile_15_9250_i_1_load_1 = load i8 %weight_regfile_15_9250_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_9250_i_1_load_1"/></StgValue>
</operation>

<operation id="2332" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch15.i.i.i:13 %write_flag747_1_load = load i1 %write_flag747_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag747_1_load"/></StgValue>
</operation>

<operation id="2333" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="8" op_0_bw="8">
<![CDATA[
branch15.i.i.i:14 %weight_regfile_15_8249_i_1_load_1 = load i8 %weight_regfile_15_8249_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_8249_i_1_load_1"/></StgValue>
</operation>

<operation id="2334" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch15.i.i.i:15 %write_flag744_1_load = load i1 %write_flag744_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag744_1_load"/></StgValue>
</operation>

<operation id="2335" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="8" op_0_bw="8">
<![CDATA[
branch15.i.i.i:16 %weight_regfile_15_7248_i_1_load_1 = load i8 %weight_regfile_15_7248_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_7248_i_1_load_1"/></StgValue>
</operation>

<operation id="2336" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch15.i.i.i:17 %write_flag741_1_load = load i1 %write_flag741_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag741_1_load"/></StgValue>
</operation>

<operation id="2337" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="8" op_0_bw="8">
<![CDATA[
branch15.i.i.i:18 %weight_regfile_15_6247_i_1_load_1 = load i8 %weight_regfile_15_6247_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_6247_i_1_load_1"/></StgValue>
</operation>

<operation id="2338" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch15.i.i.i:19 %write_flag738_1_load = load i1 %write_flag738_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag738_1_load"/></StgValue>
</operation>

<operation id="2339" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="8" op_0_bw="8">
<![CDATA[
branch15.i.i.i:20 %weight_regfile_15_5246_i_1_load_1 = load i8 %weight_regfile_15_5246_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_5246_i_1_load_1"/></StgValue>
</operation>

<operation id="2340" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch15.i.i.i:21 %write_flag735_1_load = load i1 %write_flag735_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag735_1_load"/></StgValue>
</operation>

<operation id="2341" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="8" op_0_bw="8">
<![CDATA[
branch15.i.i.i:22 %weight_regfile_15_4245_i_1_load_1 = load i8 %weight_regfile_15_4245_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_4245_i_1_load_1"/></StgValue>
</operation>

<operation id="2342" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch15.i.i.i:23 %write_flag732_1_load = load i1 %write_flag732_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag732_1_load"/></StgValue>
</operation>

<operation id="2343" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="8" op_0_bw="8">
<![CDATA[
branch15.i.i.i:24 %weight_regfile_15_3244_i_1_load_1 = load i8 %weight_regfile_15_3244_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_3244_i_1_load_1"/></StgValue>
</operation>

<operation id="2344" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch15.i.i.i:25 %write_flag729_1_load = load i1 %write_flag729_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag729_1_load"/></StgValue>
</operation>

<operation id="2345" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="8" op_0_bw="8">
<![CDATA[
branch15.i.i.i:26 %weight_regfile_15_2243_i_1_load_1 = load i8 %weight_regfile_15_2243_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_2243_i_1_load_1"/></StgValue>
</operation>

<operation id="2346" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch15.i.i.i:27 %write_flag726_1_load = load i1 %write_flag726_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag726_1_load"/></StgValue>
</operation>

<operation id="2347" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="8" op_0_bw="8">
<![CDATA[
branch15.i.i.i:28 %weight_regfile_15_1242_i_1_load_1 = load i8 %weight_regfile_15_1242_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_1242_i_1_load_1"/></StgValue>
</operation>

<operation id="2348" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch15.i.i.i:29 %write_flag723_1_load = load i1 %write_flag723_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag723_1_load"/></StgValue>
</operation>

<operation id="2349" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="8" op_0_bw="8">
<![CDATA[
branch15.i.i.i:30 %weight_regfile_15_0241_i_1_load_1 = load i8 %weight_regfile_15_0241_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_0241_i_1_load_1"/></StgValue>
</operation>

<operation id="2350" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch15.i.i.i:31 %write_flag720_1_load = load i1 %write_flag720_1, void %store_ln69

]]></Node>
<StgValue><ssdm name="write_flag720_1_load"/></StgValue>
</operation>

<operation id="2351" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch15.i.i.i:32 %weight_regfile_15_15256_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_15_15256_i_1_load_1, i8 %weight_regfile_15_15256_i_1_load_1, i8 %weight_regfile_15_15256_i_1_load_1, i8 %weight_regfile_15_15256_i_1_load_1, i8 %weight_regfile_15_15256_i_1_load_1, i8 %weight_regfile_15_15256_i_1_load_1, i8 %weight_regfile_15_15256_i_1_load_1, i8 %weight_regfile_15_15256_i_1_load_1, i8 %weight_regfile_15_15256_i_1_load_1, i8 %weight_regfile_15_15256_i_1_load_1, i8 %weight_regfile_15_15256_i_1_load_1, i8 %weight_regfile_15_15256_i_1_load_1, i8 %weight_regfile_15_15256_i_1_load_1, i8 %weight_regfile_15_15256_i_1_load_1, i8 %weight_regfile_15_15256_i_1_load_1, i8 %weight_regfile_0_67_i, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_15256_i_3"/></StgValue>
</operation>

<operation id="2352" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch15.i.i.i:33 %write_flag765_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag765_1_load, i1 %write_flag765_1_load, i1 %write_flag765_1_load, i1 %write_flag765_1_load, i1 %write_flag765_1_load, i1 %write_flag765_1_load, i1 %write_flag765_1_load, i1 %write_flag765_1_load, i1 %write_flag765_1_load, i1 %write_flag765_1_load, i1 %write_flag765_1_load, i1 %write_flag765_1_load, i1 %write_flag765_1_load, i1 %write_flag765_1_load, i1 %write_flag765_1_load, i1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag765_3"/></StgValue>
</operation>

<operation id="2353" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch15.i.i.i:34 %weight_regfile_15_14255_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_15_14255_i_1_load_1, i8 %weight_regfile_15_14255_i_1_load_1, i8 %weight_regfile_15_14255_i_1_load_1, i8 %weight_regfile_15_14255_i_1_load_1, i8 %weight_regfile_15_14255_i_1_load_1, i8 %weight_regfile_15_14255_i_1_load_1, i8 %weight_regfile_15_14255_i_1_load_1, i8 %weight_regfile_15_14255_i_1_load_1, i8 %weight_regfile_15_14255_i_1_load_1, i8 %weight_regfile_15_14255_i_1_load_1, i8 %weight_regfile_15_14255_i_1_load_1, i8 %weight_regfile_15_14255_i_1_load_1, i8 %weight_regfile_15_14255_i_1_load_1, i8 %weight_regfile_15_14255_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_15_14255_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_14255_i_3"/></StgValue>
</operation>

<operation id="2354" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch15.i.i.i:35 %write_flag762_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag762_1_load, i1 %write_flag762_1_load, i1 %write_flag762_1_load, i1 %write_flag762_1_load, i1 %write_flag762_1_load, i1 %write_flag762_1_load, i1 %write_flag762_1_load, i1 %write_flag762_1_load, i1 %write_flag762_1_load, i1 %write_flag762_1_load, i1 %write_flag762_1_load, i1 %write_flag762_1_load, i1 %write_flag762_1_load, i1 %write_flag762_1_load, i1, i1 %write_flag762_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag762_3"/></StgValue>
</operation>

<operation id="2355" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch15.i.i.i:36 %weight_regfile_15_13254_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_15_13254_i_1_load_1, i8 %weight_regfile_15_13254_i_1_load_1, i8 %weight_regfile_15_13254_i_1_load_1, i8 %weight_regfile_15_13254_i_1_load_1, i8 %weight_regfile_15_13254_i_1_load_1, i8 %weight_regfile_15_13254_i_1_load_1, i8 %weight_regfile_15_13254_i_1_load_1, i8 %weight_regfile_15_13254_i_1_load_1, i8 %weight_regfile_15_13254_i_1_load_1, i8 %weight_regfile_15_13254_i_1_load_1, i8 %weight_regfile_15_13254_i_1_load_1, i8 %weight_regfile_15_13254_i_1_load_1, i8 %weight_regfile_15_13254_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_15_13254_i_1_load_1, i8 %weight_regfile_15_13254_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_13254_i_3"/></StgValue>
</operation>

<operation id="2356" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch15.i.i.i:37 %write_flag759_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag759_1_load, i1 %write_flag759_1_load, i1 %write_flag759_1_load, i1 %write_flag759_1_load, i1 %write_flag759_1_load, i1 %write_flag759_1_load, i1 %write_flag759_1_load, i1 %write_flag759_1_load, i1 %write_flag759_1_load, i1 %write_flag759_1_load, i1 %write_flag759_1_load, i1 %write_flag759_1_load, i1 %write_flag759_1_load, i1, i1 %write_flag759_1_load, i1 %write_flag759_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag759_3"/></StgValue>
</operation>

<operation id="2357" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch15.i.i.i:38 %weight_regfile_15_12253_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_15_12253_i_1_load_1, i8 %weight_regfile_15_12253_i_1_load_1, i8 %weight_regfile_15_12253_i_1_load_1, i8 %weight_regfile_15_12253_i_1_load_1, i8 %weight_regfile_15_12253_i_1_load_1, i8 %weight_regfile_15_12253_i_1_load_1, i8 %weight_regfile_15_12253_i_1_load_1, i8 %weight_regfile_15_12253_i_1_load_1, i8 %weight_regfile_15_12253_i_1_load_1, i8 %weight_regfile_15_12253_i_1_load_1, i8 %weight_regfile_15_12253_i_1_load_1, i8 %weight_regfile_15_12253_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_15_12253_i_1_load_1, i8 %weight_regfile_15_12253_i_1_load_1, i8 %weight_regfile_15_12253_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_12253_i_3"/></StgValue>
</operation>

<operation id="2358" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch15.i.i.i:39 %write_flag756_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag756_1_load, i1 %write_flag756_1_load, i1 %write_flag756_1_load, i1 %write_flag756_1_load, i1 %write_flag756_1_load, i1 %write_flag756_1_load, i1 %write_flag756_1_load, i1 %write_flag756_1_load, i1 %write_flag756_1_load, i1 %write_flag756_1_load, i1 %write_flag756_1_load, i1 %write_flag756_1_load, i1, i1 %write_flag756_1_load, i1 %write_flag756_1_load, i1 %write_flag756_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag756_3"/></StgValue>
</operation>

<operation id="2359" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch15.i.i.i:40 %weight_regfile_15_11252_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_15_11252_i_1_load_1, i8 %weight_regfile_15_11252_i_1_load_1, i8 %weight_regfile_15_11252_i_1_load_1, i8 %weight_regfile_15_11252_i_1_load_1, i8 %weight_regfile_15_11252_i_1_load_1, i8 %weight_regfile_15_11252_i_1_load_1, i8 %weight_regfile_15_11252_i_1_load_1, i8 %weight_regfile_15_11252_i_1_load_1, i8 %weight_regfile_15_11252_i_1_load_1, i8 %weight_regfile_15_11252_i_1_load_1, i8 %weight_regfile_15_11252_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_15_11252_i_1_load_1, i8 %weight_regfile_15_11252_i_1_load_1, i8 %weight_regfile_15_11252_i_1_load_1, i8 %weight_regfile_15_11252_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_11252_i_3"/></StgValue>
</operation>

<operation id="2360" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch15.i.i.i:41 %write_flag753_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag753_1_load, i1 %write_flag753_1_load, i1 %write_flag753_1_load, i1 %write_flag753_1_load, i1 %write_flag753_1_load, i1 %write_flag753_1_load, i1 %write_flag753_1_load, i1 %write_flag753_1_load, i1 %write_flag753_1_load, i1 %write_flag753_1_load, i1 %write_flag753_1_load, i1, i1 %write_flag753_1_load, i1 %write_flag753_1_load, i1 %write_flag753_1_load, i1 %write_flag753_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag753_3"/></StgValue>
</operation>

<operation id="2361" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch15.i.i.i:42 %weight_regfile_15_10251_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_15_10251_i_1_load_1, i8 %weight_regfile_15_10251_i_1_load_1, i8 %weight_regfile_15_10251_i_1_load_1, i8 %weight_regfile_15_10251_i_1_load_1, i8 %weight_regfile_15_10251_i_1_load_1, i8 %weight_regfile_15_10251_i_1_load_1, i8 %weight_regfile_15_10251_i_1_load_1, i8 %weight_regfile_15_10251_i_1_load_1, i8 %weight_regfile_15_10251_i_1_load_1, i8 %weight_regfile_15_10251_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_15_10251_i_1_load_1, i8 %weight_regfile_15_10251_i_1_load_1, i8 %weight_regfile_15_10251_i_1_load_1, i8 %weight_regfile_15_10251_i_1_load_1, i8 %weight_regfile_15_10251_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_10251_i_3"/></StgValue>
</operation>

<operation id="2362" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch15.i.i.i:43 %write_flag750_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag750_1_load, i1 %write_flag750_1_load, i1 %write_flag750_1_load, i1 %write_flag750_1_load, i1 %write_flag750_1_load, i1 %write_flag750_1_load, i1 %write_flag750_1_load, i1 %write_flag750_1_load, i1 %write_flag750_1_load, i1 %write_flag750_1_load, i1, i1 %write_flag750_1_load, i1 %write_flag750_1_load, i1 %write_flag750_1_load, i1 %write_flag750_1_load, i1 %write_flag750_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag750_3"/></StgValue>
</operation>

<operation id="2363" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch15.i.i.i:44 %weight_regfile_15_9250_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_15_9250_i_1_load_1, i8 %weight_regfile_15_9250_i_1_load_1, i8 %weight_regfile_15_9250_i_1_load_1, i8 %weight_regfile_15_9250_i_1_load_1, i8 %weight_regfile_15_9250_i_1_load_1, i8 %weight_regfile_15_9250_i_1_load_1, i8 %weight_regfile_15_9250_i_1_load_1, i8 %weight_regfile_15_9250_i_1_load_1, i8 %weight_regfile_15_9250_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_15_9250_i_1_load_1, i8 %weight_regfile_15_9250_i_1_load_1, i8 %weight_regfile_15_9250_i_1_load_1, i8 %weight_regfile_15_9250_i_1_load_1, i8 %weight_regfile_15_9250_i_1_load_1, i8 %weight_regfile_15_9250_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_9250_i_3"/></StgValue>
</operation>

<operation id="2364" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch15.i.i.i:45 %write_flag747_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag747_1_load, i1 %write_flag747_1_load, i1 %write_flag747_1_load, i1 %write_flag747_1_load, i1 %write_flag747_1_load, i1 %write_flag747_1_load, i1 %write_flag747_1_load, i1 %write_flag747_1_load, i1 %write_flag747_1_load, i1, i1 %write_flag747_1_load, i1 %write_flag747_1_load, i1 %write_flag747_1_load, i1 %write_flag747_1_load, i1 %write_flag747_1_load, i1 %write_flag747_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag747_3"/></StgValue>
</operation>

<operation id="2365" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch15.i.i.i:46 %weight_regfile_15_8249_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_15_8249_i_1_load_1, i8 %weight_regfile_15_8249_i_1_load_1, i8 %weight_regfile_15_8249_i_1_load_1, i8 %weight_regfile_15_8249_i_1_load_1, i8 %weight_regfile_15_8249_i_1_load_1, i8 %weight_regfile_15_8249_i_1_load_1, i8 %weight_regfile_15_8249_i_1_load_1, i8 %weight_regfile_15_8249_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_15_8249_i_1_load_1, i8 %weight_regfile_15_8249_i_1_load_1, i8 %weight_regfile_15_8249_i_1_load_1, i8 %weight_regfile_15_8249_i_1_load_1, i8 %weight_regfile_15_8249_i_1_load_1, i8 %weight_regfile_15_8249_i_1_load_1, i8 %weight_regfile_15_8249_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_8249_i_3"/></StgValue>
</operation>

<operation id="2366" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch15.i.i.i:47 %write_flag744_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag744_1_load, i1 %write_flag744_1_load, i1 %write_flag744_1_load, i1 %write_flag744_1_load, i1 %write_flag744_1_load, i1 %write_flag744_1_load, i1 %write_flag744_1_load, i1 %write_flag744_1_load, i1, i1 %write_flag744_1_load, i1 %write_flag744_1_load, i1 %write_flag744_1_load, i1 %write_flag744_1_load, i1 %write_flag744_1_load, i1 %write_flag744_1_load, i1 %write_flag744_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag744_3"/></StgValue>
</operation>

<operation id="2367" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch15.i.i.i:48 %weight_regfile_15_7248_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_15_7248_i_1_load_1, i8 %weight_regfile_15_7248_i_1_load_1, i8 %weight_regfile_15_7248_i_1_load_1, i8 %weight_regfile_15_7248_i_1_load_1, i8 %weight_regfile_15_7248_i_1_load_1, i8 %weight_regfile_15_7248_i_1_load_1, i8 %weight_regfile_15_7248_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_15_7248_i_1_load_1, i8 %weight_regfile_15_7248_i_1_load_1, i8 %weight_regfile_15_7248_i_1_load_1, i8 %weight_regfile_15_7248_i_1_load_1, i8 %weight_regfile_15_7248_i_1_load_1, i8 %weight_regfile_15_7248_i_1_load_1, i8 %weight_regfile_15_7248_i_1_load_1, i8 %weight_regfile_15_7248_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_7248_i_3"/></StgValue>
</operation>

<operation id="2368" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch15.i.i.i:49 %write_flag741_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag741_1_load, i1 %write_flag741_1_load, i1 %write_flag741_1_load, i1 %write_flag741_1_load, i1 %write_flag741_1_load, i1 %write_flag741_1_load, i1 %write_flag741_1_load, i1, i1 %write_flag741_1_load, i1 %write_flag741_1_load, i1 %write_flag741_1_load, i1 %write_flag741_1_load, i1 %write_flag741_1_load, i1 %write_flag741_1_load, i1 %write_flag741_1_load, i1 %write_flag741_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag741_3"/></StgValue>
</operation>

<operation id="2369" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch15.i.i.i:50 %weight_regfile_15_6247_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_15_6247_i_1_load_1, i8 %weight_regfile_15_6247_i_1_load_1, i8 %weight_regfile_15_6247_i_1_load_1, i8 %weight_regfile_15_6247_i_1_load_1, i8 %weight_regfile_15_6247_i_1_load_1, i8 %weight_regfile_15_6247_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_15_6247_i_1_load_1, i8 %weight_regfile_15_6247_i_1_load_1, i8 %weight_regfile_15_6247_i_1_load_1, i8 %weight_regfile_15_6247_i_1_load_1, i8 %weight_regfile_15_6247_i_1_load_1, i8 %weight_regfile_15_6247_i_1_load_1, i8 %weight_regfile_15_6247_i_1_load_1, i8 %weight_regfile_15_6247_i_1_load_1, i8 %weight_regfile_15_6247_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_6247_i_3"/></StgValue>
</operation>

<operation id="2370" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch15.i.i.i:51 %write_flag738_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag738_1_load, i1 %write_flag738_1_load, i1 %write_flag738_1_load, i1 %write_flag738_1_load, i1 %write_flag738_1_load, i1 %write_flag738_1_load, i1, i1 %write_flag738_1_load, i1 %write_flag738_1_load, i1 %write_flag738_1_load, i1 %write_flag738_1_load, i1 %write_flag738_1_load, i1 %write_flag738_1_load, i1 %write_flag738_1_load, i1 %write_flag738_1_load, i1 %write_flag738_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag738_3"/></StgValue>
</operation>

<operation id="2371" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch15.i.i.i:52 %weight_regfile_15_5246_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_15_5246_i_1_load_1, i8 %weight_regfile_15_5246_i_1_load_1, i8 %weight_regfile_15_5246_i_1_load_1, i8 %weight_regfile_15_5246_i_1_load_1, i8 %weight_regfile_15_5246_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_15_5246_i_1_load_1, i8 %weight_regfile_15_5246_i_1_load_1, i8 %weight_regfile_15_5246_i_1_load_1, i8 %weight_regfile_15_5246_i_1_load_1, i8 %weight_regfile_15_5246_i_1_load_1, i8 %weight_regfile_15_5246_i_1_load_1, i8 %weight_regfile_15_5246_i_1_load_1, i8 %weight_regfile_15_5246_i_1_load_1, i8 %weight_regfile_15_5246_i_1_load_1, i8 %weight_regfile_15_5246_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_5246_i_3"/></StgValue>
</operation>

<operation id="2372" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch15.i.i.i:53 %write_flag735_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag735_1_load, i1 %write_flag735_1_load, i1 %write_flag735_1_load, i1 %write_flag735_1_load, i1 %write_flag735_1_load, i1, i1 %write_flag735_1_load, i1 %write_flag735_1_load, i1 %write_flag735_1_load, i1 %write_flag735_1_load, i1 %write_flag735_1_load, i1 %write_flag735_1_load, i1 %write_flag735_1_load, i1 %write_flag735_1_load, i1 %write_flag735_1_load, i1 %write_flag735_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag735_3"/></StgValue>
</operation>

<operation id="2373" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch15.i.i.i:54 %weight_regfile_15_4245_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_15_4245_i_1_load_1, i8 %weight_regfile_15_4245_i_1_load_1, i8 %weight_regfile_15_4245_i_1_load_1, i8 %weight_regfile_15_4245_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_15_4245_i_1_load_1, i8 %weight_regfile_15_4245_i_1_load_1, i8 %weight_regfile_15_4245_i_1_load_1, i8 %weight_regfile_15_4245_i_1_load_1, i8 %weight_regfile_15_4245_i_1_load_1, i8 %weight_regfile_15_4245_i_1_load_1, i8 %weight_regfile_15_4245_i_1_load_1, i8 %weight_regfile_15_4245_i_1_load_1, i8 %weight_regfile_15_4245_i_1_load_1, i8 %weight_regfile_15_4245_i_1_load_1, i8 %weight_regfile_15_4245_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_4245_i_3"/></StgValue>
</operation>

<operation id="2374" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch15.i.i.i:55 %write_flag732_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag732_1_load, i1 %write_flag732_1_load, i1 %write_flag732_1_load, i1 %write_flag732_1_load, i1, i1 %write_flag732_1_load, i1 %write_flag732_1_load, i1 %write_flag732_1_load, i1 %write_flag732_1_load, i1 %write_flag732_1_load, i1 %write_flag732_1_load, i1 %write_flag732_1_load, i1 %write_flag732_1_load, i1 %write_flag732_1_load, i1 %write_flag732_1_load, i1 %write_flag732_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag732_3"/></StgValue>
</operation>

<operation id="2375" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch15.i.i.i:56 %weight_regfile_15_3244_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_15_3244_i_1_load_1, i8 %weight_regfile_15_3244_i_1_load_1, i8 %weight_regfile_15_3244_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_15_3244_i_1_load_1, i8 %weight_regfile_15_3244_i_1_load_1, i8 %weight_regfile_15_3244_i_1_load_1, i8 %weight_regfile_15_3244_i_1_load_1, i8 %weight_regfile_15_3244_i_1_load_1, i8 %weight_regfile_15_3244_i_1_load_1, i8 %weight_regfile_15_3244_i_1_load_1, i8 %weight_regfile_15_3244_i_1_load_1, i8 %weight_regfile_15_3244_i_1_load_1, i8 %weight_regfile_15_3244_i_1_load_1, i8 %weight_regfile_15_3244_i_1_load_1, i8 %weight_regfile_15_3244_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_3244_i_3"/></StgValue>
</operation>

<operation id="2376" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch15.i.i.i:57 %write_flag729_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag729_1_load, i1 %write_flag729_1_load, i1 %write_flag729_1_load, i1, i1 %write_flag729_1_load, i1 %write_flag729_1_load, i1 %write_flag729_1_load, i1 %write_flag729_1_load, i1 %write_flag729_1_load, i1 %write_flag729_1_load, i1 %write_flag729_1_load, i1 %write_flag729_1_load, i1 %write_flag729_1_load, i1 %write_flag729_1_load, i1 %write_flag729_1_load, i1 %write_flag729_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag729_3"/></StgValue>
</operation>

<operation id="2377" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch15.i.i.i:58 %weight_regfile_15_2243_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_15_2243_i_1_load_1, i8 %weight_regfile_15_2243_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_15_2243_i_1_load_1, i8 %weight_regfile_15_2243_i_1_load_1, i8 %weight_regfile_15_2243_i_1_load_1, i8 %weight_regfile_15_2243_i_1_load_1, i8 %weight_regfile_15_2243_i_1_load_1, i8 %weight_regfile_15_2243_i_1_load_1, i8 %weight_regfile_15_2243_i_1_load_1, i8 %weight_regfile_15_2243_i_1_load_1, i8 %weight_regfile_15_2243_i_1_load_1, i8 %weight_regfile_15_2243_i_1_load_1, i8 %weight_regfile_15_2243_i_1_load_1, i8 %weight_regfile_15_2243_i_1_load_1, i8 %weight_regfile_15_2243_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_2243_i_3"/></StgValue>
</operation>

<operation id="2378" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch15.i.i.i:59 %write_flag726_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag726_1_load, i1 %write_flag726_1_load, i1, i1 %write_flag726_1_load, i1 %write_flag726_1_load, i1 %write_flag726_1_load, i1 %write_flag726_1_load, i1 %write_flag726_1_load, i1 %write_flag726_1_load, i1 %write_flag726_1_load, i1 %write_flag726_1_load, i1 %write_flag726_1_load, i1 %write_flag726_1_load, i1 %write_flag726_1_load, i1 %write_flag726_1_load, i1 %write_flag726_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag726_3"/></StgValue>
</operation>

<operation id="2379" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch15.i.i.i:60 %weight_regfile_15_1242_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_15_1242_i_1_load_1, i8 %weight_regfile_0_67_i, i8 %weight_regfile_15_1242_i_1_load_1, i8 %weight_regfile_15_1242_i_1_load_1, i8 %weight_regfile_15_1242_i_1_load_1, i8 %weight_regfile_15_1242_i_1_load_1, i8 %weight_regfile_15_1242_i_1_load_1, i8 %weight_regfile_15_1242_i_1_load_1, i8 %weight_regfile_15_1242_i_1_load_1, i8 %weight_regfile_15_1242_i_1_load_1, i8 %weight_regfile_15_1242_i_1_load_1, i8 %weight_regfile_15_1242_i_1_load_1, i8 %weight_regfile_15_1242_i_1_load_1, i8 %weight_regfile_15_1242_i_1_load_1, i8 %weight_regfile_15_1242_i_1_load_1, i8 %weight_regfile_15_1242_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_1242_i_3"/></StgValue>
</operation>

<operation id="2380" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch15.i.i.i:61 %write_flag723_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag723_1_load, i1, i1 %write_flag723_1_load, i1 %write_flag723_1_load, i1 %write_flag723_1_load, i1 %write_flag723_1_load, i1 %write_flag723_1_load, i1 %write_flag723_1_load, i1 %write_flag723_1_load, i1 %write_flag723_1_load, i1 %write_flag723_1_load, i1 %write_flag723_1_load, i1 %write_flag723_1_load, i1 %write_flag723_1_load, i1 %write_flag723_1_load, i1 %write_flag723_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag723_3"/></StgValue>
</operation>

<operation id="2381" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="4">
<![CDATA[
branch15.i.i.i:62 %weight_regfile_15_0241_i_3 = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i4, i8 %weight_regfile_0_67_i, i8 %weight_regfile_15_0241_i_1_load_1, i8 %weight_regfile_15_0241_i_1_load_1, i8 %weight_regfile_15_0241_i_1_load_1, i8 %weight_regfile_15_0241_i_1_load_1, i8 %weight_regfile_15_0241_i_1_load_1, i8 %weight_regfile_15_0241_i_1_load_1, i8 %weight_regfile_15_0241_i_1_load_1, i8 %weight_regfile_15_0241_i_1_load_1, i8 %weight_regfile_15_0241_i_1_load_1, i8 %weight_regfile_15_0241_i_1_load_1, i8 %weight_regfile_15_0241_i_1_load_1, i8 %weight_regfile_15_0241_i_1_load_1, i8 %weight_regfile_15_0241_i_1_load_1, i8 %weight_regfile_15_0241_i_1_load_1, i8 %weight_regfile_15_0241_i_1_load_1, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_0241_i_3"/></StgValue>
</operation>

<operation id="2382" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
branch15.i.i.i:63 %write_flag720_3 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1, i1 %write_flag720_1_load, i1 %write_flag720_1_load, i1 %write_flag720_1_load, i1 %write_flag720_1_load, i1 %write_flag720_1_load, i1 %write_flag720_1_load, i1 %write_flag720_1_load, i1 %write_flag720_1_load, i1 %write_flag720_1_load, i1 %write_flag720_1_load, i1 %write_flag720_1_load, i1 %write_flag720_1_load, i1 %write_flag720_1_load, i1 %write_flag720_1_load, i1 %write_flag720_1_load, i4 %select_ln69_1

]]></Node>
<StgValue><ssdm name="write_flag720_3"/></StgValue>
</operation>

<operation id="2383" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch15.i.i.i:64 %store_ln74 = store i1 %write_flag720_3, i1 %write_flag720_1, i1 %write_flag720_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2384" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch15.i.i.i:65 %store_ln74 = store i8 %weight_regfile_15_0241_i_3, i8 %weight_regfile_15_0241_i_1, i8 %weight_regfile_15_0241_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2385" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch15.i.i.i:66 %store_ln74 = store i1 %write_flag723_3, i1 %write_flag723_1, i1 %write_flag723_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2386" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch15.i.i.i:67 %store_ln74 = store i8 %weight_regfile_15_1242_i_3, i8 %weight_regfile_15_1242_i_1, i8 %weight_regfile_15_1242_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2387" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch15.i.i.i:68 %store_ln74 = store i1 %write_flag726_3, i1 %write_flag726_1, i1 %write_flag726_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2388" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch15.i.i.i:69 %store_ln74 = store i8 %weight_regfile_15_2243_i_3, i8 %weight_regfile_15_2243_i_1, i8 %weight_regfile_15_2243_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2389" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch15.i.i.i:70 %store_ln74 = store i1 %write_flag729_3, i1 %write_flag729_1, i1 %write_flag729_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2390" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch15.i.i.i:71 %store_ln74 = store i8 %weight_regfile_15_3244_i_3, i8 %weight_regfile_15_3244_i_1, i8 %weight_regfile_15_3244_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2391" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch15.i.i.i:72 %store_ln74 = store i1 %write_flag732_3, i1 %write_flag732_1, i1 %write_flag732_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2392" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch15.i.i.i:73 %store_ln74 = store i8 %weight_regfile_15_4245_i_3, i8 %weight_regfile_15_4245_i_1, i8 %weight_regfile_15_4245_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2393" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch15.i.i.i:74 %store_ln74 = store i1 %write_flag735_3, i1 %write_flag735_1, i1 %write_flag735_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2394" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch15.i.i.i:75 %store_ln74 = store i8 %weight_regfile_15_5246_i_3, i8 %weight_regfile_15_5246_i_1, i8 %weight_regfile_15_5246_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2395" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch15.i.i.i:76 %store_ln74 = store i1 %write_flag738_3, i1 %write_flag738_1, i1 %write_flag738_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2396" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch15.i.i.i:77 %store_ln74 = store i8 %weight_regfile_15_6247_i_3, i8 %weight_regfile_15_6247_i_1, i8 %weight_regfile_15_6247_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2397" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch15.i.i.i:78 %store_ln74 = store i1 %write_flag741_3, i1 %write_flag741_1, i1 %write_flag741_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2398" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch15.i.i.i:79 %store_ln74 = store i8 %weight_regfile_15_7248_i_3, i8 %weight_regfile_15_7248_i_1, i8 %weight_regfile_15_7248_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2399" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch15.i.i.i:80 %store_ln74 = store i1 %write_flag744_3, i1 %write_flag744_1, i1 %write_flag744_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2400" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch15.i.i.i:81 %store_ln74 = store i8 %weight_regfile_15_8249_i_3, i8 %weight_regfile_15_8249_i_1, i8 %weight_regfile_15_8249_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2401" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch15.i.i.i:82 %store_ln74 = store i1 %write_flag747_3, i1 %write_flag747_1, i1 %write_flag747_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2402" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch15.i.i.i:83 %store_ln74 = store i8 %weight_regfile_15_9250_i_3, i8 %weight_regfile_15_9250_i_1, i8 %weight_regfile_15_9250_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2403" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch15.i.i.i:84 %store_ln74 = store i1 %write_flag750_3, i1 %write_flag750_1, i1 %write_flag750_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2404" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch15.i.i.i:85 %store_ln74 = store i8 %weight_regfile_15_10251_i_3, i8 %weight_regfile_15_10251_i_1, i8 %weight_regfile_15_10251_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2405" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch15.i.i.i:86 %store_ln74 = store i1 %write_flag753_3, i1 %write_flag753_1, i1 %write_flag753_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2406" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch15.i.i.i:87 %store_ln74 = store i8 %weight_regfile_15_11252_i_3, i8 %weight_regfile_15_11252_i_1, i8 %weight_regfile_15_11252_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2407" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch15.i.i.i:88 %store_ln74 = store i1 %write_flag756_3, i1 %write_flag756_1, i1 %write_flag756_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2408" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch15.i.i.i:89 %store_ln74 = store i8 %weight_regfile_15_12253_i_3, i8 %weight_regfile_15_12253_i_1, i8 %weight_regfile_15_12253_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2409" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch15.i.i.i:90 %store_ln74 = store i1 %write_flag759_3, i1 %write_flag759_1, i1 %write_flag759_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2410" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch15.i.i.i:91 %store_ln74 = store i8 %weight_regfile_15_13254_i_3, i8 %weight_regfile_15_13254_i_1, i8 %weight_regfile_15_13254_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2411" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch15.i.i.i:92 %store_ln74 = store i1 %write_flag762_3, i1 %write_flag762_1, i1 %write_flag762_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2412" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch15.i.i.i:93 %store_ln74 = store i8 %weight_regfile_15_14255_i_3, i8 %weight_regfile_15_14255_i_1, i8 %weight_regfile_15_14255_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2413" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch15.i.i.i:94 %store_ln74 = store i1 %write_flag765_3, i1 %write_flag765_1, i1 %write_flag765_1_load, void %store_ln69

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2414" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch15.i.i.i:95 %store_ln74 = store i8 %weight_regfile_15_15256_i_3, i8 %weight_regfile_15_15256_i_1, i8 %weight_regfile_15_15256_i_1_load_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="2415" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="0" op_0_bw="0">
<![CDATA[
branch15.i.i.i:96 %br_ln74 = br void %bb.split33.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="2416" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="8" op_0_bw="8">
<![CDATA[
.exit:0 %weight_regfile_15_15256_i_1_load = load i8 %weight_regfile_15_15256_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_15256_i_1_load"/></StgValue>
</operation>

<operation id="2417" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="8" op_0_bw="8">
<![CDATA[
.exit:1 %weight_regfile_13_14223_i_1_load = load i8 %weight_regfile_13_14223_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_14223_i_1_load"/></StgValue>
</operation>

<operation id="2418" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="8" op_0_bw="8">
<![CDATA[
.exit:2 %weight_regfile_15_14255_i_1_load = load i8 %weight_regfile_15_14255_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_14255_i_1_load"/></StgValue>
</operation>

<operation id="2419" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="8" op_0_bw="8">
<![CDATA[
.exit:3 %weight_regfile_15_13254_i_1_load = load i8 %weight_regfile_15_13254_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_13254_i_1_load"/></StgValue>
</operation>

<operation id="2420" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="8" op_0_bw="8">
<![CDATA[
.exit:4 %weight_regfile_13_15224_i_1_load = load i8 %weight_regfile_13_15224_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_15224_i_1_load"/></StgValue>
</operation>

<operation id="2421" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="8" op_0_bw="8">
<![CDATA[
.exit:5 %weight_regfile_15_12253_i_1_load = load i8 %weight_regfile_15_12253_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_12253_i_1_load"/></StgValue>
</operation>

<operation id="2422" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="8" op_0_bw="8">
<![CDATA[
.exit:6 %weight_regfile_15_11252_i_1_load = load i8 %weight_regfile_15_11252_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_11252_i_1_load"/></StgValue>
</operation>

<operation id="2423" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="8" op_0_bw="8">
<![CDATA[
.exit:7 %weight_regfile_14_0225_i_1_load = load i8 %weight_regfile_14_0225_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_0225_i_1_load"/></StgValue>
</operation>

<operation id="2424" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="8" op_0_bw="8">
<![CDATA[
.exit:8 %weight_regfile_15_10251_i_1_load = load i8 %weight_regfile_15_10251_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_10251_i_1_load"/></StgValue>
</operation>

<operation id="2425" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="8" op_0_bw="8">
<![CDATA[
.exit:9 %weight_regfile_15_9250_i_1_load = load i8 %weight_regfile_15_9250_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_9250_i_1_load"/></StgValue>
</operation>

<operation id="2426" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="8" op_0_bw="8">
<![CDATA[
.exit:10 %weight_regfile_14_1226_i_1_load = load i8 %weight_regfile_14_1226_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_1226_i_1_load"/></StgValue>
</operation>

<operation id="2427" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="8" op_0_bw="8">
<![CDATA[
.exit:11 %weight_regfile_15_8249_i_1_load = load i8 %weight_regfile_15_8249_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_8249_i_1_load"/></StgValue>
</operation>

<operation id="2428" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="8" op_0_bw="8">
<![CDATA[
.exit:12 %weight_regfile_15_7248_i_1_load = load i8 %weight_regfile_15_7248_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_7248_i_1_load"/></StgValue>
</operation>

<operation id="2429" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="8" op_0_bw="8">
<![CDATA[
.exit:13 %weight_regfile_14_2227_i_1_load = load i8 %weight_regfile_14_2227_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_2227_i_1_load"/></StgValue>
</operation>

<operation id="2430" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="8" op_0_bw="8">
<![CDATA[
.exit:14 %weight_regfile_15_6247_i_1_load = load i8 %weight_regfile_15_6247_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_6247_i_1_load"/></StgValue>
</operation>

<operation id="2431" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="8" op_0_bw="8">
<![CDATA[
.exit:15 %weight_regfile_15_5246_i_1_load = load i8 %weight_regfile_15_5246_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_5246_i_1_load"/></StgValue>
</operation>

<operation id="2432" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="8" op_0_bw="8">
<![CDATA[
.exit:16 %weight_regfile_14_3228_i_1_load = load i8 %weight_regfile_14_3228_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_3228_i_1_load"/></StgValue>
</operation>

<operation id="2433" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="8" op_0_bw="8">
<![CDATA[
.exit:17 %weight_regfile_15_4245_i_1_load = load i8 %weight_regfile_15_4245_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_4245_i_1_load"/></StgValue>
</operation>

<operation id="2434" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="8" op_0_bw="8">
<![CDATA[
.exit:18 %weight_regfile_15_3244_i_1_load = load i8 %weight_regfile_15_3244_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_3244_i_1_load"/></StgValue>
</operation>

<operation id="2435" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="8" op_0_bw="8">
<![CDATA[
.exit:19 %weight_regfile_14_4229_i_1_load = load i8 %weight_regfile_14_4229_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_4229_i_1_load"/></StgValue>
</operation>

<operation id="2436" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="8" op_0_bw="8">
<![CDATA[
.exit:20 %weight_regfile_15_2243_i_1_load = load i8 %weight_regfile_15_2243_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_2243_i_1_load"/></StgValue>
</operation>

<operation id="2437" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="8" op_0_bw="8">
<![CDATA[
.exit:21 %weight_regfile_15_1242_i_1_load = load i8 %weight_regfile_15_1242_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_1242_i_1_load"/></StgValue>
</operation>

<operation id="2438" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="8" op_0_bw="8">
<![CDATA[
.exit:22 %weight_regfile_14_5230_i_1_load = load i8 %weight_regfile_14_5230_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_5230_i_1_load"/></StgValue>
</operation>

<operation id="2439" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="8" op_0_bw="8">
<![CDATA[
.exit:23 %weight_regfile_15_0241_i_1_load = load i8 %weight_regfile_15_0241_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_15_0241_i_1_load"/></StgValue>
</operation>

<operation id="2440" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="8" op_0_bw="8">
<![CDATA[
.exit:24 %weight_regfile_14_15240_i_1_load = load i8 %weight_regfile_14_15240_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_15240_i_1_load"/></StgValue>
</operation>

<operation id="2441" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="8" op_0_bw="8">
<![CDATA[
.exit:25 %weight_regfile_14_6231_i_1_load = load i8 %weight_regfile_14_6231_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_6231_i_1_load"/></StgValue>
</operation>

<operation id="2442" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="8" op_0_bw="8">
<![CDATA[
.exit:26 %weight_regfile_14_14239_i_1_load = load i8 %weight_regfile_14_14239_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_14239_i_1_load"/></StgValue>
</operation>

<operation id="2443" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="8" op_0_bw="8">
<![CDATA[
.exit:27 %weight_regfile_14_13238_i_1_load = load i8 %weight_regfile_14_13238_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_13238_i_1_load"/></StgValue>
</operation>

<operation id="2444" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="8" op_0_bw="8">
<![CDATA[
.exit:28 %weight_regfile_14_7232_i_1_load = load i8 %weight_regfile_14_7232_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_7232_i_1_load"/></StgValue>
</operation>

<operation id="2445" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="8" op_0_bw="8">
<![CDATA[
.exit:29 %weight_regfile_14_12237_i_1_load = load i8 %weight_regfile_14_12237_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_12237_i_1_load"/></StgValue>
</operation>

<operation id="2446" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="8" op_0_bw="8">
<![CDATA[
.exit:30 %weight_regfile_14_11236_i_1_load = load i8 %weight_regfile_14_11236_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_11236_i_1_load"/></StgValue>
</operation>

<operation id="2447" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="8" op_0_bw="8">
<![CDATA[
.exit:31 %weight_regfile_14_8233_i_1_load = load i8 %weight_regfile_14_8233_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_8233_i_1_load"/></StgValue>
</operation>

<operation id="2448" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="8" op_0_bw="8">
<![CDATA[
.exit:32 %weight_regfile_14_10235_i_1_load = load i8 %weight_regfile_14_10235_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_10235_i_1_load"/></StgValue>
</operation>

<operation id="2449" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="8" op_0_bw="8">
<![CDATA[
.exit:33 %weight_regfile_14_9234_i_1_load = load i8 %weight_regfile_14_9234_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_14_9234_i_1_load"/></StgValue>
</operation>

<operation id="2450" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="8" op_0_bw="8">
<![CDATA[
.exit:34 %weight_regfile_13_13222_i_1_load = load i8 %weight_regfile_13_13222_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_13222_i_1_load"/></StgValue>
</operation>

<operation id="2451" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="8" op_0_bw="8">
<![CDATA[
.exit:35 %weight_regfile_11_12189_i_1_load = load i8 %weight_regfile_11_12189_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_12189_i_1_load"/></StgValue>
</operation>

<operation id="2452" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="8" op_0_bw="8">
<![CDATA[
.exit:36 %weight_regfile_13_12221_i_1_load = load i8 %weight_regfile_13_12221_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_12221_i_1_load"/></StgValue>
</operation>

<operation id="2453" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="8" op_0_bw="8">
<![CDATA[
.exit:37 %weight_regfile_13_11220_i_1_load = load i8 %weight_regfile_13_11220_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_11220_i_1_load"/></StgValue>
</operation>

<operation id="2454" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="8" op_0_bw="8">
<![CDATA[
.exit:38 %weight_regfile_11_13190_i_1_load = load i8 %weight_regfile_11_13190_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_13190_i_1_load"/></StgValue>
</operation>

<operation id="2455" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="8" op_0_bw="8">
<![CDATA[
.exit:39 %weight_regfile_13_10219_i_1_load = load i8 %weight_regfile_13_10219_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_10219_i_1_load"/></StgValue>
</operation>

<operation id="2456" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="8" op_0_bw="8">
<![CDATA[
.exit:40 %weight_regfile_13_9218_i_1_load = load i8 %weight_regfile_13_9218_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_9218_i_1_load"/></StgValue>
</operation>

<operation id="2457" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="8" op_0_bw="8">
<![CDATA[
.exit:41 %weight_regfile_11_14191_i_1_load = load i8 %weight_regfile_11_14191_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_14191_i_1_load"/></StgValue>
</operation>

<operation id="2458" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="8" op_0_bw="8">
<![CDATA[
.exit:42 %weight_regfile_13_8217_i_1_load = load i8 %weight_regfile_13_8217_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_8217_i_1_load"/></StgValue>
</operation>

<operation id="2459" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="8" op_0_bw="8">
<![CDATA[
.exit:43 %weight_regfile_13_7216_i_1_load = load i8 %weight_regfile_13_7216_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_7216_i_1_load"/></StgValue>
</operation>

<operation id="2460" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="8" op_0_bw="8">
<![CDATA[
.exit:44 %weight_regfile_11_15192_i_1_load = load i8 %weight_regfile_11_15192_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_15192_i_1_load"/></StgValue>
</operation>

<operation id="2461" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="8" op_0_bw="8">
<![CDATA[
.exit:45 %weight_regfile_13_6215_i_1_load = load i8 %weight_regfile_13_6215_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_6215_i_1_load"/></StgValue>
</operation>

<operation id="2462" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="8" op_0_bw="8">
<![CDATA[
.exit:46 %weight_regfile_13_5214_i_1_load = load i8 %weight_regfile_13_5214_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_5214_i_1_load"/></StgValue>
</operation>

<operation id="2463" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="8" op_0_bw="8">
<![CDATA[
.exit:47 %weight_regfile_12_0193_i_1_load = load i8 %weight_regfile_12_0193_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_0193_i_1_load"/></StgValue>
</operation>

<operation id="2464" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="8" op_0_bw="8">
<![CDATA[
.exit:48 %weight_regfile_13_4213_i_1_load = load i8 %weight_regfile_13_4213_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_4213_i_1_load"/></StgValue>
</operation>

<operation id="2465" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="8" op_0_bw="8">
<![CDATA[
.exit:49 %weight_regfile_13_3212_i_1_load = load i8 %weight_regfile_13_3212_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_3212_i_1_load"/></StgValue>
</operation>

<operation id="2466" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="8" op_0_bw="8">
<![CDATA[
.exit:50 %weight_regfile_12_1194_i_1_load = load i8 %weight_regfile_12_1194_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_1194_i_1_load"/></StgValue>
</operation>

<operation id="2467" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="8" op_0_bw="8">
<![CDATA[
.exit:51 %weight_regfile_13_2211_i_1_load = load i8 %weight_regfile_13_2211_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_2211_i_1_load"/></StgValue>
</operation>

<operation id="2468" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="8" op_0_bw="8">
<![CDATA[
.exit:52 %weight_regfile_13_1210_i_1_load = load i8 %weight_regfile_13_1210_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_1210_i_1_load"/></StgValue>
</operation>

<operation id="2469" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="8" op_0_bw="8">
<![CDATA[
.exit:53 %weight_regfile_12_2195_i_1_load = load i8 %weight_regfile_12_2195_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_2195_i_1_load"/></StgValue>
</operation>

<operation id="2470" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="8" op_0_bw="8">
<![CDATA[
.exit:54 %weight_regfile_13_0209_i_1_load = load i8 %weight_regfile_13_0209_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_13_0209_i_1_load"/></StgValue>
</operation>

<operation id="2471" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="8" op_0_bw="8">
<![CDATA[
.exit:55 %weight_regfile_12_15208_i_1_load = load i8 %weight_regfile_12_15208_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_15208_i_1_load"/></StgValue>
</operation>

<operation id="2472" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="8" op_0_bw="8">
<![CDATA[
.exit:56 %weight_regfile_12_3196_i_1_load = load i8 %weight_regfile_12_3196_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_3196_i_1_load"/></StgValue>
</operation>

<operation id="2473" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="8" op_0_bw="8">
<![CDATA[
.exit:57 %weight_regfile_12_14207_i_1_load = load i8 %weight_regfile_12_14207_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_14207_i_1_load"/></StgValue>
</operation>

<operation id="2474" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="8" op_0_bw="8">
<![CDATA[
.exit:58 %weight_regfile_12_13206_i_1_load = load i8 %weight_regfile_12_13206_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_13206_i_1_load"/></StgValue>
</operation>

<operation id="2475" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="8" op_0_bw="8">
<![CDATA[
.exit:59 %weight_regfile_12_4197_i_1_load = load i8 %weight_regfile_12_4197_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_4197_i_1_load"/></StgValue>
</operation>

<operation id="2476" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="8" op_0_bw="8">
<![CDATA[
.exit:60 %weight_regfile_12_12205_i_1_load = load i8 %weight_regfile_12_12205_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_12205_i_1_load"/></StgValue>
</operation>

<operation id="2477" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="8" op_0_bw="8">
<![CDATA[
.exit:61 %weight_regfile_12_11204_i_1_load = load i8 %weight_regfile_12_11204_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_11204_i_1_load"/></StgValue>
</operation>

<operation id="2478" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="8" op_0_bw="8">
<![CDATA[
.exit:62 %weight_regfile_12_5198_i_1_load = load i8 %weight_regfile_12_5198_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_5198_i_1_load"/></StgValue>
</operation>

<operation id="2479" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="8" op_0_bw="8">
<![CDATA[
.exit:63 %weight_regfile_12_10203_i_1_load = load i8 %weight_regfile_12_10203_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_10203_i_1_load"/></StgValue>
</operation>

<operation id="2480" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="8" op_0_bw="8">
<![CDATA[
.exit:64 %weight_regfile_12_9202_i_1_load = load i8 %weight_regfile_12_9202_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_9202_i_1_load"/></StgValue>
</operation>

<operation id="2481" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="8" op_0_bw="8">
<![CDATA[
.exit:65 %weight_regfile_12_6199_i_1_load = load i8 %weight_regfile_12_6199_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_6199_i_1_load"/></StgValue>
</operation>

<operation id="2482" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="8" op_0_bw="8">
<![CDATA[
.exit:66 %weight_regfile_12_8201_i_1_load = load i8 %weight_regfile_12_8201_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_8201_i_1_load"/></StgValue>
</operation>

<operation id="2483" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="8" op_0_bw="8">
<![CDATA[
.exit:67 %weight_regfile_12_7200_i_1_load = load i8 %weight_regfile_12_7200_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_12_7200_i_1_load"/></StgValue>
</operation>

<operation id="2484" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="8" op_0_bw="8">
<![CDATA[
.exit:68 %weight_regfile_11_11188_i_1_load = load i8 %weight_regfile_11_11188_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_11188_i_1_load"/></StgValue>
</operation>

<operation id="2485" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="8" op_0_bw="8">
<![CDATA[
.exit:69 %weight_regfile_9_11156_i_1_load = load i8 %weight_regfile_9_11156_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_11156_i_1_load"/></StgValue>
</operation>

<operation id="2486" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="8" op_0_bw="8">
<![CDATA[
.exit:70 %weight_regfile_11_10187_i_1_load = load i8 %weight_regfile_11_10187_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_10187_i_1_load"/></StgValue>
</operation>

<operation id="2487" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="8" op_0_bw="8">
<![CDATA[
.exit:71 %weight_regfile_11_9186_i_1_load = load i8 %weight_regfile_11_9186_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_9186_i_1_load"/></StgValue>
</operation>

<operation id="2488" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="8" op_0_bw="8">
<![CDATA[
.exit:72 %weight_regfile_9_12157_i_1_load = load i8 %weight_regfile_9_12157_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_12157_i_1_load"/></StgValue>
</operation>

<operation id="2489" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="8" op_0_bw="8">
<![CDATA[
.exit:73 %weight_regfile_11_8185_i_1_load = load i8 %weight_regfile_11_8185_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_8185_i_1_load"/></StgValue>
</operation>

<operation id="2490" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="8" op_0_bw="8">
<![CDATA[
.exit:74 %weight_regfile_11_7184_i_1_load = load i8 %weight_regfile_11_7184_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_7184_i_1_load"/></StgValue>
</operation>

<operation id="2491" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="8" op_0_bw="8">
<![CDATA[
.exit:75 %weight_regfile_9_13158_i_1_load = load i8 %weight_regfile_9_13158_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_13158_i_1_load"/></StgValue>
</operation>

<operation id="2492" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="8" op_0_bw="8">
<![CDATA[
.exit:76 %weight_regfile_11_6183_i_1_load = load i8 %weight_regfile_11_6183_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_6183_i_1_load"/></StgValue>
</operation>

<operation id="2493" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="8" op_0_bw="8">
<![CDATA[
.exit:77 %weight_regfile_11_5182_i_1_load = load i8 %weight_regfile_11_5182_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_5182_i_1_load"/></StgValue>
</operation>

<operation id="2494" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="8" op_0_bw="8">
<![CDATA[
.exit:78 %weight_regfile_9_14159_i_1_load = load i8 %weight_regfile_9_14159_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_14159_i_1_load"/></StgValue>
</operation>

<operation id="2495" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="8" op_0_bw="8">
<![CDATA[
.exit:79 %weight_regfile_11_4181_i_1_load = load i8 %weight_regfile_11_4181_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_4181_i_1_load"/></StgValue>
</operation>

<operation id="2496" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="8" op_0_bw="8">
<![CDATA[
.exit:80 %weight_regfile_11_3180_i_1_load = load i8 %weight_regfile_11_3180_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_3180_i_1_load"/></StgValue>
</operation>

<operation id="2497" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="8" op_0_bw="8">
<![CDATA[
.exit:81 %weight_regfile_9_15160_i_1_load = load i8 %weight_regfile_9_15160_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_15160_i_1_load"/></StgValue>
</operation>

<operation id="2498" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="8" op_0_bw="8">
<![CDATA[
.exit:82 %weight_regfile_11_2179_i_1_load = load i8 %weight_regfile_11_2179_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_2179_i_1_load"/></StgValue>
</operation>

<operation id="2499" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="8" op_0_bw="8">
<![CDATA[
.exit:83 %weight_regfile_11_1178_i_1_load = load i8 %weight_regfile_11_1178_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_1178_i_1_load"/></StgValue>
</operation>

<operation id="2500" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="8" op_0_bw="8">
<![CDATA[
.exit:84 %weight_regfile_10_0161_i_1_load = load i8 %weight_regfile_10_0161_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_0161_i_1_load"/></StgValue>
</operation>

<operation id="2501" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="8" op_0_bw="8">
<![CDATA[
.exit:85 %weight_regfile_11_0177_i_1_load = load i8 %weight_regfile_11_0177_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_11_0177_i_1_load"/></StgValue>
</operation>

<operation id="2502" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="8" op_0_bw="8">
<![CDATA[
.exit:86 %weight_regfile_10_15176_i_1_load = load i8 %weight_regfile_10_15176_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_15176_i_1_load"/></StgValue>
</operation>

<operation id="2503" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="8" op_0_bw="8">
<![CDATA[
.exit:87 %weight_regfile_10_1162_i_1_load = load i8 %weight_regfile_10_1162_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_1162_i_1_load"/></StgValue>
</operation>

<operation id="2504" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="8" op_0_bw="8">
<![CDATA[
.exit:88 %weight_regfile_10_14175_i_1_load = load i8 %weight_regfile_10_14175_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_14175_i_1_load"/></StgValue>
</operation>

<operation id="2505" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="8" op_0_bw="8">
<![CDATA[
.exit:89 %weight_regfile_10_13174_i_1_load = load i8 %weight_regfile_10_13174_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_13174_i_1_load"/></StgValue>
</operation>

<operation id="2506" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="8" op_0_bw="8">
<![CDATA[
.exit:90 %weight_regfile_10_2163_i_1_load = load i8 %weight_regfile_10_2163_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_2163_i_1_load"/></StgValue>
</operation>

<operation id="2507" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="8" op_0_bw="8">
<![CDATA[
.exit:91 %weight_regfile_10_12173_i_1_load = load i8 %weight_regfile_10_12173_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_12173_i_1_load"/></StgValue>
</operation>

<operation id="2508" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="8" op_0_bw="8">
<![CDATA[
.exit:92 %weight_regfile_10_11172_i_1_load = load i8 %weight_regfile_10_11172_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_11172_i_1_load"/></StgValue>
</operation>

<operation id="2509" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="8" op_0_bw="8">
<![CDATA[
.exit:93 %weight_regfile_10_3164_i_1_load = load i8 %weight_regfile_10_3164_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_3164_i_1_load"/></StgValue>
</operation>

<operation id="2510" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="8" op_0_bw="8">
<![CDATA[
.exit:94 %weight_regfile_10_10171_i_1_load = load i8 %weight_regfile_10_10171_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_10171_i_1_load"/></StgValue>
</operation>

<operation id="2511" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="8" op_0_bw="8">
<![CDATA[
.exit:95 %weight_regfile_10_9170_i_1_load = load i8 %weight_regfile_10_9170_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_9170_i_1_load"/></StgValue>
</operation>

<operation id="2512" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="8" op_0_bw="8">
<![CDATA[
.exit:96 %weight_regfile_10_4165_i_1_load = load i8 %weight_regfile_10_4165_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_4165_i_1_load"/></StgValue>
</operation>

<operation id="2513" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="8" op_0_bw="8">
<![CDATA[
.exit:97 %weight_regfile_10_8169_i_1_load = load i8 %weight_regfile_10_8169_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_8169_i_1_load"/></StgValue>
</operation>

<operation id="2514" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="8" op_0_bw="8">
<![CDATA[
.exit:98 %weight_regfile_10_7168_i_1_load = load i8 %weight_regfile_10_7168_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_7168_i_1_load"/></StgValue>
</operation>

<operation id="2515" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="8" op_0_bw="8">
<![CDATA[
.exit:99 %weight_regfile_10_5166_i_1_load = load i8 %weight_regfile_10_5166_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_5166_i_1_load"/></StgValue>
</operation>

<operation id="2516" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="8" op_0_bw="8">
<![CDATA[
.exit:100 %weight_regfile_10_6167_i_1_load = load i8 %weight_regfile_10_6167_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_10_6167_i_1_load"/></StgValue>
</operation>

<operation id="2517" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="8" op_0_bw="8">
<![CDATA[
.exit:101 %weight_regfile_9_10155_i_1_load = load i8 %weight_regfile_9_10155_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_10155_i_1_load"/></StgValue>
</operation>

<operation id="2518" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="8" op_0_bw="8">
<![CDATA[
.exit:102 %weight_regfile_7_9122_i_1_load = load i8 %weight_regfile_7_9122_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_9122_i_1_load"/></StgValue>
</operation>

<operation id="2519" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="8" op_0_bw="8">
<![CDATA[
.exit:103 %weight_regfile_9_9154_i_1_load = load i8 %weight_regfile_9_9154_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_9154_i_1_load"/></StgValue>
</operation>

<operation id="2520" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="8" op_0_bw="8">
<![CDATA[
.exit:104 %weight_regfile_9_8153_i_1_load = load i8 %weight_regfile_9_8153_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_8153_i_1_load"/></StgValue>
</operation>

<operation id="2521" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="8" op_0_bw="8">
<![CDATA[
.exit:105 %weight_regfile_7_10123_i_1_load = load i8 %weight_regfile_7_10123_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_10123_i_1_load"/></StgValue>
</operation>

<operation id="2522" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="8" op_0_bw="8">
<![CDATA[
.exit:106 %weight_regfile_9_7152_i_1_load = load i8 %weight_regfile_9_7152_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_7152_i_1_load"/></StgValue>
</operation>

<operation id="2523" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="8" op_0_bw="8">
<![CDATA[
.exit:107 %weight_regfile_9_6151_i_1_load = load i8 %weight_regfile_9_6151_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_6151_i_1_load"/></StgValue>
</operation>

<operation id="2524" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="8" op_0_bw="8">
<![CDATA[
.exit:108 %weight_regfile_7_11124_i_1_load = load i8 %weight_regfile_7_11124_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_11124_i_1_load"/></StgValue>
</operation>

<operation id="2525" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="8" op_0_bw="8">
<![CDATA[
.exit:109 %weight_regfile_9_5150_i_1_load = load i8 %weight_regfile_9_5150_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_5150_i_1_load"/></StgValue>
</operation>

<operation id="2526" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="8" op_0_bw="8">
<![CDATA[
.exit:110 %weight_regfile_9_4149_i_1_load = load i8 %weight_regfile_9_4149_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_4149_i_1_load"/></StgValue>
</operation>

<operation id="2527" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="8" op_0_bw="8">
<![CDATA[
.exit:111 %weight_regfile_7_12125_i_1_load = load i8 %weight_regfile_7_12125_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_12125_i_1_load"/></StgValue>
</operation>

<operation id="2528" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="8" op_0_bw="8">
<![CDATA[
.exit:112 %weight_regfile_9_3148_i_1_load = load i8 %weight_regfile_9_3148_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_3148_i_1_load"/></StgValue>
</operation>

<operation id="2529" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="8" op_0_bw="8">
<![CDATA[
.exit:113 %weight_regfile_9_2147_i_1_load = load i8 %weight_regfile_9_2147_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_2147_i_1_load"/></StgValue>
</operation>

<operation id="2530" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="8" op_0_bw="8">
<![CDATA[
.exit:114 %weight_regfile_7_13126_i_1_load = load i8 %weight_regfile_7_13126_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_13126_i_1_load"/></StgValue>
</operation>

<operation id="2531" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="8" op_0_bw="8">
<![CDATA[
.exit:115 %weight_regfile_9_1146_i_1_load = load i8 %weight_regfile_9_1146_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_1146_i_1_load"/></StgValue>
</operation>

<operation id="2532" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="8" op_0_bw="8">
<![CDATA[
.exit:116 %weight_regfile_9_0145_i_1_load = load i8 %weight_regfile_9_0145_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_9_0145_i_1_load"/></StgValue>
</operation>

<operation id="2533" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="8" op_0_bw="8">
<![CDATA[
.exit:117 %weight_regfile_7_14127_i_1_load = load i8 %weight_regfile_7_14127_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_14127_i_1_load"/></StgValue>
</operation>

<operation id="2534" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="8" op_0_bw="8">
<![CDATA[
.exit:118 %weight_regfile_8_15144_i_1_load = load i8 %weight_regfile_8_15144_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_15144_i_1_load"/></StgValue>
</operation>

<operation id="2535" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="8" op_0_bw="8">
<![CDATA[
.exit:119 %weight_regfile_8_14143_i_1_load = load i8 %weight_regfile_8_14143_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_14143_i_1_load"/></StgValue>
</operation>

<operation id="2536" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="8" op_0_bw="8">
<![CDATA[
.exit:120 %weight_regfile_7_15128_i_1_load = load i8 %weight_regfile_7_15128_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_15128_i_1_load"/></StgValue>
</operation>

<operation id="2537" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="8" op_0_bw="8">
<![CDATA[
.exit:121 %weight_regfile_8_13142_i_1_load = load i8 %weight_regfile_8_13142_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_13142_i_1_load"/></StgValue>
</operation>

<operation id="2538" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="8" op_0_bw="8">
<![CDATA[
.exit:122 %weight_regfile_8_12141_i_1_load = load i8 %weight_regfile_8_12141_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_12141_i_1_load"/></StgValue>
</operation>

<operation id="2539" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="8" op_0_bw="8">
<![CDATA[
.exit:123 %weight_regfile_8_0129_i_1_load = load i8 %weight_regfile_8_0129_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_0129_i_1_load"/></StgValue>
</operation>

<operation id="2540" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="8" op_0_bw="8">
<![CDATA[
.exit:124 %weight_regfile_8_11140_i_1_load = load i8 %weight_regfile_8_11140_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_11140_i_1_load"/></StgValue>
</operation>

<operation id="2541" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="8" op_0_bw="8">
<![CDATA[
.exit:125 %weight_regfile_8_10139_i_1_load = load i8 %weight_regfile_8_10139_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_10139_i_1_load"/></StgValue>
</operation>

<operation id="2542" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="8" op_0_bw="8">
<![CDATA[
.exit:126 %weight_regfile_8_1130_i_1_load = load i8 %weight_regfile_8_1130_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_1130_i_1_load"/></StgValue>
</operation>

<operation id="2543" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="8" op_0_bw="8">
<![CDATA[
.exit:127 %weight_regfile_8_9138_i_1_load = load i8 %weight_regfile_8_9138_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_9138_i_1_load"/></StgValue>
</operation>

<operation id="2544" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="8" op_0_bw="8">
<![CDATA[
.exit:128 %weight_regfile_8_8137_i_1_load = load i8 %weight_regfile_8_8137_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_8137_i_1_load"/></StgValue>
</operation>

<operation id="2545" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="8" op_0_bw="8">
<![CDATA[
.exit:129 %weight_regfile_8_2131_i_1_load = load i8 %weight_regfile_8_2131_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_2131_i_1_load"/></StgValue>
</operation>

<operation id="2546" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="8" op_0_bw="8">
<![CDATA[
.exit:130 %weight_regfile_8_7136_i_1_load = load i8 %weight_regfile_8_7136_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_7136_i_1_load"/></StgValue>
</operation>

<operation id="2547" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="8" op_0_bw="8">
<![CDATA[
.exit:131 %weight_regfile_8_6135_i_1_load = load i8 %weight_regfile_8_6135_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_6135_i_1_load"/></StgValue>
</operation>

<operation id="2548" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="8" op_0_bw="8">
<![CDATA[
.exit:132 %weight_regfile_8_3132_i_1_load = load i8 %weight_regfile_8_3132_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_3132_i_1_load"/></StgValue>
</operation>

<operation id="2549" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="8" op_0_bw="8">
<![CDATA[
.exit:133 %weight_regfile_8_5134_i_1_load = load i8 %weight_regfile_8_5134_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_5134_i_1_load"/></StgValue>
</operation>

<operation id="2550" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="8" op_0_bw="8">
<![CDATA[
.exit:134 %weight_regfile_8_4133_i_1_load = load i8 %weight_regfile_8_4133_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_8_4133_i_1_load"/></StgValue>
</operation>

<operation id="2551" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="8" op_0_bw="8">
<![CDATA[
.exit:135 %weight_regfile_7_8121_i_1_load = load i8 %weight_regfile_7_8121_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_8121_i_1_load"/></StgValue>
</operation>

<operation id="2552" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="8" op_0_bw="8">
<![CDATA[
.exit:136 %weight_regfile_5_788_i_1_load = load i8 %weight_regfile_5_788_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_788_i_1_load"/></StgValue>
</operation>

<operation id="2553" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="8" op_0_bw="8">
<![CDATA[
.exit:137 %weight_regfile_7_7120_i_1_load = load i8 %weight_regfile_7_7120_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_7120_i_1_load"/></StgValue>
</operation>

<operation id="2554" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="8" op_0_bw="8">
<![CDATA[
.exit:138 %weight_regfile_7_6119_i_1_load = load i8 %weight_regfile_7_6119_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_6119_i_1_load"/></StgValue>
</operation>

<operation id="2555" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="8" op_0_bw="8">
<![CDATA[
.exit:139 %weight_regfile_5_889_i_1_load = load i8 %weight_regfile_5_889_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_889_i_1_load"/></StgValue>
</operation>

<operation id="2556" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="8" op_0_bw="8">
<![CDATA[
.exit:140 %weight_regfile_7_5118_i_1_load = load i8 %weight_regfile_7_5118_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_5118_i_1_load"/></StgValue>
</operation>

<operation id="2557" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="8" op_0_bw="8">
<![CDATA[
.exit:141 %weight_regfile_7_4117_i_1_load = load i8 %weight_regfile_7_4117_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_4117_i_1_load"/></StgValue>
</operation>

<operation id="2558" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="8" op_0_bw="8">
<![CDATA[
.exit:142 %weight_regfile_5_990_i_1_load = load i8 %weight_regfile_5_990_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_990_i_1_load"/></StgValue>
</operation>

<operation id="2559" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="8" op_0_bw="8">
<![CDATA[
.exit:143 %weight_regfile_7_3116_i_1_load = load i8 %weight_regfile_7_3116_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_3116_i_1_load"/></StgValue>
</operation>

<operation id="2560" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="8" op_0_bw="8">
<![CDATA[
.exit:144 %weight_regfile_7_2115_i_1_load = load i8 %weight_regfile_7_2115_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_2115_i_1_load"/></StgValue>
</operation>

<operation id="2561" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="8" op_0_bw="8">
<![CDATA[
.exit:145 %weight_regfile_5_1091_i_1_load = load i8 %weight_regfile_5_1091_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_1091_i_1_load"/></StgValue>
</operation>

<operation id="2562" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="8" op_0_bw="8">
<![CDATA[
.exit:146 %weight_regfile_7_1114_i_1_load = load i8 %weight_regfile_7_1114_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_1114_i_1_load"/></StgValue>
</operation>

<operation id="2563" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="8" op_0_bw="8">
<![CDATA[
.exit:147 %weight_regfile_7_0113_i_1_load = load i8 %weight_regfile_7_0113_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_7_0113_i_1_load"/></StgValue>
</operation>

<operation id="2564" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="8" op_0_bw="8">
<![CDATA[
.exit:148 %weight_regfile_5_1192_i_1_load = load i8 %weight_regfile_5_1192_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_1192_i_1_load"/></StgValue>
</operation>

<operation id="2565" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="8" op_0_bw="8">
<![CDATA[
.exit:149 %weight_regfile_6_15112_i_1_load = load i8 %weight_regfile_6_15112_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_15112_i_1_load"/></StgValue>
</operation>

<operation id="2566" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="8" op_0_bw="8">
<![CDATA[
.exit:150 %weight_regfile_6_14111_i_1_load = load i8 %weight_regfile_6_14111_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_14111_i_1_load"/></StgValue>
</operation>

<operation id="2567" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="8" op_0_bw="8">
<![CDATA[
.exit:151 %weight_regfile_5_1293_i_1_load = load i8 %weight_regfile_5_1293_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_1293_i_1_load"/></StgValue>
</operation>

<operation id="2568" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="8" op_0_bw="8">
<![CDATA[
.exit:152 %weight_regfile_6_13110_i_1_load = load i8 %weight_regfile_6_13110_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_13110_i_1_load"/></StgValue>
</operation>

<operation id="2569" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="8" op_0_bw="8">
<![CDATA[
.exit:153 %weight_regfile_6_12109_i_1_load = load i8 %weight_regfile_6_12109_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_12109_i_1_load"/></StgValue>
</operation>

<operation id="2570" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="8" op_0_bw="8">
<![CDATA[
.exit:154 %weight_regfile_5_1394_i_1_load = load i8 %weight_regfile_5_1394_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_1394_i_1_load"/></StgValue>
</operation>

<operation id="2571" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="8" op_0_bw="8">
<![CDATA[
.exit:155 %weight_regfile_6_11108_i_1_load = load i8 %weight_regfile_6_11108_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_11108_i_1_load"/></StgValue>
</operation>

<operation id="2572" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="8" op_0_bw="8">
<![CDATA[
.exit:156 %weight_regfile_6_10107_i_1_load = load i8 %weight_regfile_6_10107_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_10107_i_1_load"/></StgValue>
</operation>

<operation id="2573" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="8" op_0_bw="8">
<![CDATA[
.exit:157 %weight_regfile_5_1495_i_1_load = load i8 %weight_regfile_5_1495_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_1495_i_1_load"/></StgValue>
</operation>

<operation id="2574" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="8" op_0_bw="8">
<![CDATA[
.exit:158 %weight_regfile_6_9106_i_1_load = load i8 %weight_regfile_6_9106_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_9106_i_1_load"/></StgValue>
</operation>

<operation id="2575" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="8" op_0_bw="8">
<![CDATA[
.exit:159 %weight_regfile_6_8105_i_1_load = load i8 %weight_regfile_6_8105_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_8105_i_1_load"/></StgValue>
</operation>

<operation id="2576" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="8" op_0_bw="8">
<![CDATA[
.exit:160 %weight_regfile_5_1596_i_1_load = load i8 %weight_regfile_5_1596_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_1596_i_1_load"/></StgValue>
</operation>

<operation id="2577" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="8" op_0_bw="8">
<![CDATA[
.exit:161 %weight_regfile_6_7104_i_1_load = load i8 %weight_regfile_6_7104_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_7104_i_1_load"/></StgValue>
</operation>

<operation id="2578" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="8" op_0_bw="8">
<![CDATA[
.exit:162 %weight_regfile_6_6103_i_1_load = load i8 %weight_regfile_6_6103_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_6103_i_1_load"/></StgValue>
</operation>

<operation id="2579" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="8" op_0_bw="8">
<![CDATA[
.exit:163 %weight_regfile_6_097_i_1_load = load i8 %weight_regfile_6_097_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_097_i_1_load"/></StgValue>
</operation>

<operation id="2580" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="8" op_0_bw="8">
<![CDATA[
.exit:164 %weight_regfile_6_5102_i_1_load = load i8 %weight_regfile_6_5102_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_5102_i_1_load"/></StgValue>
</operation>

<operation id="2581" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="8" op_0_bw="8">
<![CDATA[
.exit:165 %weight_regfile_6_4101_i_1_load = load i8 %weight_regfile_6_4101_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_4101_i_1_load"/></StgValue>
</operation>

<operation id="2582" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="8" op_0_bw="8">
<![CDATA[
.exit:166 %weight_regfile_6_198_i_1_load = load i8 %weight_regfile_6_198_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_198_i_1_load"/></StgValue>
</operation>

<operation id="2583" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="8" op_0_bw="8">
<![CDATA[
.exit:167 %weight_regfile_6_3100_i_1_load = load i8 %weight_regfile_6_3100_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_3100_i_1_load"/></StgValue>
</operation>

<operation id="2584" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="8" op_0_bw="8">
<![CDATA[
.exit:168 %weight_regfile_6_299_i_1_load = load i8 %weight_regfile_6_299_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_6_299_i_1_load"/></StgValue>
</operation>

<operation id="2585" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="8" op_0_bw="8">
<![CDATA[
.exit:169 %weight_regfile_5_687_i_1_load = load i8 %weight_regfile_5_687_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_687_i_1_load"/></StgValue>
</operation>

<operation id="2586" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="8" op_0_bw="8">
<![CDATA[
.exit:170 %weight_regfile_3_655_i_1_load = load i8 %weight_regfile_3_655_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_655_i_1_load"/></StgValue>
</operation>

<operation id="2587" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="8" op_0_bw="8">
<![CDATA[
.exit:171 %weight_regfile_5_586_i_1_load = load i8 %weight_regfile_5_586_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_586_i_1_load"/></StgValue>
</operation>

<operation id="2588" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="8" op_0_bw="8">
<![CDATA[
.exit:172 %weight_regfile_5_485_i_1_load = load i8 %weight_regfile_5_485_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_485_i_1_load"/></StgValue>
</operation>

<operation id="2589" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="8" op_0_bw="8">
<![CDATA[
.exit:173 %weight_regfile_3_756_i_1_load = load i8 %weight_regfile_3_756_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_756_i_1_load"/></StgValue>
</operation>

<operation id="2590" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="8" op_0_bw="8">
<![CDATA[
.exit:174 %weight_regfile_5_384_i_1_load = load i8 %weight_regfile_5_384_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_384_i_1_load"/></StgValue>
</operation>

<operation id="2591" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="8" op_0_bw="8">
<![CDATA[
.exit:175 %weight_regfile_5_283_i_1_load = load i8 %weight_regfile_5_283_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_283_i_1_load"/></StgValue>
</operation>

<operation id="2592" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="8" op_0_bw="8">
<![CDATA[
.exit:176 %weight_regfile_3_857_i_1_load = load i8 %weight_regfile_3_857_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_857_i_1_load"/></StgValue>
</operation>

<operation id="2593" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="8" op_0_bw="8">
<![CDATA[
.exit:177 %weight_regfile_5_182_i_1_load = load i8 %weight_regfile_5_182_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_182_i_1_load"/></StgValue>
</operation>

<operation id="2594" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="8" op_0_bw="8">
<![CDATA[
.exit:178 %weight_regfile_5_081_i_1_load = load i8 %weight_regfile_5_081_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_5_081_i_1_load"/></StgValue>
</operation>

<operation id="2595" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="8" op_0_bw="8">
<![CDATA[
.exit:179 %weight_regfile_3_958_i_1_load = load i8 %weight_regfile_3_958_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_958_i_1_load"/></StgValue>
</operation>

<operation id="2596" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="8" op_0_bw="8">
<![CDATA[
.exit:180 %weight_regfile_4_1580_i_1_load = load i8 %weight_regfile_4_1580_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_1580_i_1_load"/></StgValue>
</operation>

<operation id="2597" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="8" op_0_bw="8">
<![CDATA[
.exit:181 %weight_regfile_4_1479_i_1_load = load i8 %weight_regfile_4_1479_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_1479_i_1_load"/></StgValue>
</operation>

<operation id="2598" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="8" op_0_bw="8">
<![CDATA[
.exit:182 %weight_regfile_3_1059_i_1_load = load i8 %weight_regfile_3_1059_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_1059_i_1_load"/></StgValue>
</operation>

<operation id="2599" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="8" op_0_bw="8">
<![CDATA[
.exit:183 %weight_regfile_4_1378_i_1_load = load i8 %weight_regfile_4_1378_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_1378_i_1_load"/></StgValue>
</operation>

<operation id="2600" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="8" op_0_bw="8">
<![CDATA[
.exit:184 %weight_regfile_4_1277_i_1_load = load i8 %weight_regfile_4_1277_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_1277_i_1_load"/></StgValue>
</operation>

<operation id="2601" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="8" op_0_bw="8">
<![CDATA[
.exit:185 %weight_regfile_3_1160_i_1_load = load i8 %weight_regfile_3_1160_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_1160_i_1_load"/></StgValue>
</operation>

<operation id="2602" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="8" op_0_bw="8">
<![CDATA[
.exit:186 %weight_regfile_4_1176_i_1_load = load i8 %weight_regfile_4_1176_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_1176_i_1_load"/></StgValue>
</operation>

<operation id="2603" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="8" op_0_bw="8">
<![CDATA[
.exit:187 %weight_regfile_4_1075_i_1_load = load i8 %weight_regfile_4_1075_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_1075_i_1_load"/></StgValue>
</operation>

<operation id="2604" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="8" op_0_bw="8">
<![CDATA[
.exit:188 %weight_regfile_3_1261_i_1_load = load i8 %weight_regfile_3_1261_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_1261_i_1_load"/></StgValue>
</operation>

<operation id="2605" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="8" op_0_bw="8">
<![CDATA[
.exit:189 %weight_regfile_4_974_i_1_load = load i8 %weight_regfile_4_974_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_974_i_1_load"/></StgValue>
</operation>

<operation id="2606" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="8" op_0_bw="8">
<![CDATA[
.exit:190 %weight_regfile_4_873_i_1_load = load i8 %weight_regfile_4_873_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_873_i_1_load"/></StgValue>
</operation>

<operation id="2607" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="8" op_0_bw="8">
<![CDATA[
.exit:191 %weight_regfile_3_1362_i_1_load = load i8 %weight_regfile_3_1362_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_1362_i_1_load"/></StgValue>
</operation>

<operation id="2608" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="8" op_0_bw="8">
<![CDATA[
.exit:192 %weight_regfile_4_772_i_1_load = load i8 %weight_regfile_4_772_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_772_i_1_load"/></StgValue>
</operation>

<operation id="2609" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="8" op_0_bw="8">
<![CDATA[
.exit:193 %weight_regfile_4_671_i_1_load = load i8 %weight_regfile_4_671_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_671_i_1_load"/></StgValue>
</operation>

<operation id="2610" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="8" op_0_bw="8">
<![CDATA[
.exit:194 %weight_regfile_3_1463_i_1_load = load i8 %weight_regfile_3_1463_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_1463_i_1_load"/></StgValue>
</operation>

<operation id="2611" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="8" op_0_bw="8">
<![CDATA[
.exit:195 %weight_regfile_4_570_i_1_load = load i8 %weight_regfile_4_570_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_570_i_1_load"/></StgValue>
</operation>

<operation id="2612" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="8" op_0_bw="8">
<![CDATA[
.exit:196 %weight_regfile_4_469_i_1_load = load i8 %weight_regfile_4_469_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_469_i_1_load"/></StgValue>
</operation>

<operation id="2613" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="8" op_0_bw="8">
<![CDATA[
.exit:197 %weight_regfile_3_1564_i_1_load = load i8 %weight_regfile_3_1564_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_1564_i_1_load"/></StgValue>
</operation>

<operation id="2614" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="8" op_0_bw="8">
<![CDATA[
.exit:198 %weight_regfile_4_368_i_1_load = load i8 %weight_regfile_4_368_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_368_i_1_load"/></StgValue>
</operation>

<operation id="2615" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="8" op_0_bw="8">
<![CDATA[
.exit:199 %weight_regfile_4_267_i_1_load = load i8 %weight_regfile_4_267_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_267_i_1_load"/></StgValue>
</operation>

<operation id="2616" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="8" op_0_bw="8">
<![CDATA[
.exit:200 %weight_regfile_4_065_i_1_load = load i8 %weight_regfile_4_065_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_065_i_1_load"/></StgValue>
</operation>

<operation id="2617" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="8" op_0_bw="8">
<![CDATA[
.exit:201 %weight_regfile_4_166_i_1_load = load i8 %weight_regfile_4_166_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_4_166_i_1_load"/></StgValue>
</operation>

<operation id="2618" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="8" op_0_bw="8">
<![CDATA[
.exit:202 %weight_regfile_3_554_i_1_load = load i8 %weight_regfile_3_554_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_554_i_1_load"/></StgValue>
</operation>

<operation id="2619" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="8" op_0_bw="8">
<![CDATA[
.exit:203 %weight_regfile_1_421_i_1_load = load i8 %weight_regfile_1_421_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_421_i_1_load"/></StgValue>
</operation>

<operation id="2620" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="8" op_0_bw="8">
<![CDATA[
.exit:204 %weight_regfile_3_453_i_1_load = load i8 %weight_regfile_3_453_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_453_i_1_load"/></StgValue>
</operation>

<operation id="2621" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="8" op_0_bw="8">
<![CDATA[
.exit:205 %weight_regfile_3_352_i_1_load = load i8 %weight_regfile_3_352_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_352_i_1_load"/></StgValue>
</operation>

<operation id="2622" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="8" op_0_bw="8">
<![CDATA[
.exit:206 %weight_regfile_1_522_i_1_load = load i8 %weight_regfile_1_522_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_522_i_1_load"/></StgValue>
</operation>

<operation id="2623" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="8" op_0_bw="8">
<![CDATA[
.exit:207 %weight_regfile_3_251_i_1_load = load i8 %weight_regfile_3_251_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_251_i_1_load"/></StgValue>
</operation>

<operation id="2624" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="8" op_0_bw="8">
<![CDATA[
.exit:208 %weight_regfile_3_150_i_1_load = load i8 %weight_regfile_3_150_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_150_i_1_load"/></StgValue>
</operation>

<operation id="2625" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="8" op_0_bw="8">
<![CDATA[
.exit:209 %weight_regfile_1_623_i_1_load = load i8 %weight_regfile_1_623_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_623_i_1_load"/></StgValue>
</operation>

<operation id="2626" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="8" op_0_bw="8">
<![CDATA[
.exit:210 %weight_regfile_3_049_i_1_load = load i8 %weight_regfile_3_049_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_3_049_i_1_load"/></StgValue>
</operation>

<operation id="2627" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="8" op_0_bw="8">
<![CDATA[
.exit:211 %weight_regfile_2_1548_i_1_load = load i8 %weight_regfile_2_1548_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_1548_i_1_load"/></StgValue>
</operation>

<operation id="2628" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="8" op_0_bw="8">
<![CDATA[
.exit:212 %weight_regfile_1_724_i_1_load = load i8 %weight_regfile_1_724_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_724_i_1_load"/></StgValue>
</operation>

<operation id="2629" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="8" op_0_bw="8">
<![CDATA[
.exit:213 %weight_regfile_2_1447_i_1_load = load i8 %weight_regfile_2_1447_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_1447_i_1_load"/></StgValue>
</operation>

<operation id="2630" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="8" op_0_bw="8">
<![CDATA[
.exit:214 %weight_regfile_2_1346_i_1_load = load i8 %weight_regfile_2_1346_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_1346_i_1_load"/></StgValue>
</operation>

<operation id="2631" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="8" op_0_bw="8">
<![CDATA[
.exit:215 %weight_regfile_1_825_i_1_load = load i8 %weight_regfile_1_825_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_825_i_1_load"/></StgValue>
</operation>

<operation id="2632" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="8" op_0_bw="8">
<![CDATA[
.exit:216 %weight_regfile_2_1245_i_1_load = load i8 %weight_regfile_2_1245_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_1245_i_1_load"/></StgValue>
</operation>

<operation id="2633" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="8" op_0_bw="8">
<![CDATA[
.exit:217 %weight_regfile_2_1144_i_1_load = load i8 %weight_regfile_2_1144_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_1144_i_1_load"/></StgValue>
</operation>

<operation id="2634" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="8" op_0_bw="8">
<![CDATA[
.exit:218 %weight_regfile_1_926_i_1_load = load i8 %weight_regfile_1_926_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_926_i_1_load"/></StgValue>
</operation>

<operation id="2635" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="8" op_0_bw="8">
<![CDATA[
.exit:219 %weight_regfile_2_1043_i_1_load = load i8 %weight_regfile_2_1043_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_1043_i_1_load"/></StgValue>
</operation>

<operation id="2636" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="8" op_0_bw="8">
<![CDATA[
.exit:220 %weight_regfile_2_942_i_1_load = load i8 %weight_regfile_2_942_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_942_i_1_load"/></StgValue>
</operation>

<operation id="2637" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="8" op_0_bw="8">
<![CDATA[
.exit:221 %weight_regfile_1_1027_i_1_load = load i8 %weight_regfile_1_1027_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_1027_i_1_load"/></StgValue>
</operation>

<operation id="2638" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="8" op_0_bw="8">
<![CDATA[
.exit:222 %weight_regfile_2_841_i_1_load = load i8 %weight_regfile_2_841_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_841_i_1_load"/></StgValue>
</operation>

<operation id="2639" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="8" op_0_bw="8">
<![CDATA[
.exit:223 %weight_regfile_2_740_i_1_load = load i8 %weight_regfile_2_740_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_740_i_1_load"/></StgValue>
</operation>

<operation id="2640" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="8" op_0_bw="8">
<![CDATA[
.exit:224 %weight_regfile_1_1128_i_1_load = load i8 %weight_regfile_1_1128_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_1128_i_1_load"/></StgValue>
</operation>

<operation id="2641" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="8" op_0_bw="8">
<![CDATA[
.exit:225 %weight_regfile_2_639_i_1_load = load i8 %weight_regfile_2_639_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_639_i_1_load"/></StgValue>
</operation>

<operation id="2642" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="8" op_0_bw="8">
<![CDATA[
.exit:226 %weight_regfile_2_538_i_1_load = load i8 %weight_regfile_2_538_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_538_i_1_load"/></StgValue>
</operation>

<operation id="2643" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="8" op_0_bw="8">
<![CDATA[
.exit:227 %weight_regfile_1_1229_i_1_load = load i8 %weight_regfile_1_1229_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_1229_i_1_load"/></StgValue>
</operation>

<operation id="2644" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="8" op_0_bw="8">
<![CDATA[
.exit:228 %weight_regfile_2_437_i_1_load = load i8 %weight_regfile_2_437_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_437_i_1_load"/></StgValue>
</operation>

<operation id="2645" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="8" op_0_bw="8">
<![CDATA[
.exit:229 %weight_regfile_2_336_i_1_load = load i8 %weight_regfile_2_336_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_336_i_1_load"/></StgValue>
</operation>

<operation id="2646" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="8" op_0_bw="8">
<![CDATA[
.exit:230 %weight_regfile_1_1330_i_1_load = load i8 %weight_regfile_1_1330_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_1330_i_1_load"/></StgValue>
</operation>

<operation id="2647" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="8" op_0_bw="8">
<![CDATA[
.exit:231 %weight_regfile_2_235_i_1_load = load i8 %weight_regfile_2_235_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_235_i_1_load"/></StgValue>
</operation>

<operation id="2648" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="8" op_0_bw="8">
<![CDATA[
.exit:232 %weight_regfile_2_134_i_1_load = load i8 %weight_regfile_2_134_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_134_i_1_load"/></StgValue>
</operation>

<operation id="2649" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="8" op_0_bw="8">
<![CDATA[
.exit:233 %weight_regfile_1_1431_i_1_load = load i8 %weight_regfile_1_1431_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_1431_i_1_load"/></StgValue>
</operation>

<operation id="2650" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="8" op_0_bw="8">
<![CDATA[
.exit:234 %weight_regfile_2_033_i_1_load = load i8 %weight_regfile_2_033_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_2_033_i_1_load"/></StgValue>
</operation>

<operation id="2651" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="8" op_0_bw="8">
<![CDATA[
.exit:235 %weight_regfile_1_1532_i_1_load = load i8 %weight_regfile_1_1532_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_1532_i_1_load"/></StgValue>
</operation>

<operation id="2652" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="8" op_0_bw="8">
<![CDATA[
.exit:236 %weight_regfile_1_320_i_1_load = load i8 %weight_regfile_1_320_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_320_i_1_load"/></StgValue>
</operation>

<operation id="2653" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="8" op_0_bw="8">
<![CDATA[
.exit:237 %weight_regfile_1_219_i_1_load = load i8 %weight_regfile_1_219_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_219_i_1_load"/></StgValue>
</operation>

<operation id="2654" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="8" op_0_bw="8">
<![CDATA[
.exit:238 %weight_regfile_0_01_i_1_load = load i8 %weight_regfile_0_01_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_01_i_1_load"/></StgValue>
</operation>

<operation id="2655" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="8" op_0_bw="8">
<![CDATA[
.exit:239 %weight_regfile_1_118_i_1_load = load i8 %weight_regfile_1_118_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_118_i_1_load"/></StgValue>
</operation>

<operation id="2656" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="8" op_0_bw="8">
<![CDATA[
.exit:240 %weight_regfile_1_017_i_1_load = load i8 %weight_regfile_1_017_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_1_017_i_1_load"/></StgValue>
</operation>

<operation id="2657" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="8" op_0_bw="8">
<![CDATA[
.exit:241 %weight_regfile_0_12_i_1_load = load i8 %weight_regfile_0_12_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_12_i_1_load"/></StgValue>
</operation>

<operation id="2658" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="8" op_0_bw="8">
<![CDATA[
.exit:242 %weight_regfile_0_1516_i_1_load = load i8 %weight_regfile_0_1516_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_1516_i_1_load"/></StgValue>
</operation>

<operation id="2659" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="8" op_0_bw="8">
<![CDATA[
.exit:243 %weight_regfile_0_1415_i_1_load = load i8 %weight_regfile_0_1415_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_1415_i_1_load"/></StgValue>
</operation>

<operation id="2660" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="8" op_0_bw="8">
<![CDATA[
.exit:244 %weight_regfile_0_23_i_1_load = load i8 %weight_regfile_0_23_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_23_i_1_load"/></StgValue>
</operation>

<operation id="2661" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="8" op_0_bw="8">
<![CDATA[
.exit:245 %weight_regfile_0_1314_i_1_load = load i8 %weight_regfile_0_1314_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_1314_i_1_load"/></StgValue>
</operation>

<operation id="2662" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="8" op_0_bw="8">
<![CDATA[
.exit:246 %weight_regfile_0_1213_i_1_load = load i8 %weight_regfile_0_1213_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_1213_i_1_load"/></StgValue>
</operation>

<operation id="2663" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="8" op_0_bw="8">
<![CDATA[
.exit:247 %weight_regfile_0_34_i_1_load = load i8 %weight_regfile_0_34_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_34_i_1_load"/></StgValue>
</operation>

<operation id="2664" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="8" op_0_bw="8">
<![CDATA[
.exit:248 %weight_regfile_0_1112_i_1_load = load i8 %weight_regfile_0_1112_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_1112_i_1_load"/></StgValue>
</operation>

<operation id="2665" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="8" op_0_bw="8">
<![CDATA[
.exit:249 %weight_regfile_0_1011_i_1_load = load i8 %weight_regfile_0_1011_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_1011_i_1_load"/></StgValue>
</operation>

<operation id="2666" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="8" op_0_bw="8">
<![CDATA[
.exit:250 %weight_regfile_0_45_i_1_load = load i8 %weight_regfile_0_45_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_45_i_1_load"/></StgValue>
</operation>

<operation id="2667" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="8" op_0_bw="8">
<![CDATA[
.exit:251 %weight_regfile_0_910_i_1_load = load i8 %weight_regfile_0_910_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_910_i_1_load"/></StgValue>
</operation>

<operation id="2668" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="8" op_0_bw="8">
<![CDATA[
.exit:252 %weight_regfile_0_89_i_1_load = load i8 %weight_regfile_0_89_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_89_i_1_load"/></StgValue>
</operation>

<operation id="2669" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="8" op_0_bw="8">
<![CDATA[
.exit:253 %weight_regfile_0_56_i_1_load = load i8 %weight_regfile_0_56_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_56_i_1_load"/></StgValue>
</operation>

<operation id="2670" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="8" op_0_bw="8">
<![CDATA[
.exit:254 %weight_regfile_0_78_i_1_load = load i8 %weight_regfile_0_78_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_78_i_1_load"/></StgValue>
</operation>

<operation id="2671" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="8" op_0_bw="8">
<![CDATA[
.exit:255 %weight_regfile_0_67_i_1_load = load i8 %weight_regfile_0_67_i_1

]]></Node>
<StgValue><ssdm name="weight_regfile_0_67_i_1_load"/></StgValue>
</operation>

<operation id="2672" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:256 %mrv = insertvalue i2048, i8 %weight_regfile_0_01_i_1_load

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="2673" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:257 %mrv_1 = insertvalue i2048 %mrv, i8 %weight_regfile_0_12_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="2674" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:258 %mrv_2 = insertvalue i2048 %mrv_1, i8 %weight_regfile_0_23_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="2675" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:259 %mrv_3 = insertvalue i2048 %mrv_2, i8 %weight_regfile_0_34_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="2676" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:260 %mrv_4 = insertvalue i2048 %mrv_3, i8 %weight_regfile_0_45_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="2677" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:261 %mrv_5 = insertvalue i2048 %mrv_4, i8 %weight_regfile_0_56_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="2678" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:262 %mrv_6 = insertvalue i2048 %mrv_5, i8 %weight_regfile_0_67_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="2679" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:263 %mrv_7 = insertvalue i2048 %mrv_6, i8 %weight_regfile_0_78_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="2680" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:264 %mrv_8 = insertvalue i2048 %mrv_7, i8 %weight_regfile_0_89_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="2681" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:265 %mrv_9 = insertvalue i2048 %mrv_8, i8 %weight_regfile_0_910_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="2682" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:266 %mrv_s = insertvalue i2048 %mrv_9, i8 %weight_regfile_0_1011_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="2683" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:267 %mrv_10 = insertvalue i2048 %mrv_s, i8 %weight_regfile_0_1112_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="2684" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:268 %mrv_11 = insertvalue i2048 %mrv_10, i8 %weight_regfile_0_1213_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="2685" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:269 %mrv_12 = insertvalue i2048 %mrv_11, i8 %weight_regfile_0_1314_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="2686" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:270 %mrv_13 = insertvalue i2048 %mrv_12, i8 %weight_regfile_0_1415_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="2687" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:271 %mrv_14 = insertvalue i2048 %mrv_13, i8 %weight_regfile_0_1516_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="2688" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:272 %mrv_15 = insertvalue i2048 %mrv_14, i8 %weight_regfile_1_017_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_15"/></StgValue>
</operation>

<operation id="2689" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:273 %mrv_16 = insertvalue i2048 %mrv_15, i8 %weight_regfile_1_118_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_16"/></StgValue>
</operation>

<operation id="2690" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:274 %mrv_17 = insertvalue i2048 %mrv_16, i8 %weight_regfile_1_219_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_17"/></StgValue>
</operation>

<operation id="2691" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:275 %mrv_18 = insertvalue i2048 %mrv_17, i8 %weight_regfile_1_320_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_18"/></StgValue>
</operation>

<operation id="2692" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:276 %mrv_19 = insertvalue i2048 %mrv_18, i8 %weight_regfile_1_421_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_19"/></StgValue>
</operation>

<operation id="2693" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:277 %mrv_20 = insertvalue i2048 %mrv_19, i8 %weight_regfile_1_522_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_20"/></StgValue>
</operation>

<operation id="2694" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:278 %mrv_21 = insertvalue i2048 %mrv_20, i8 %weight_regfile_1_623_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_21"/></StgValue>
</operation>

<operation id="2695" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:279 %mrv_22 = insertvalue i2048 %mrv_21, i8 %weight_regfile_1_724_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_22"/></StgValue>
</operation>

<operation id="2696" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:280 %mrv_23 = insertvalue i2048 %mrv_22, i8 %weight_regfile_1_825_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_23"/></StgValue>
</operation>

<operation id="2697" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:281 %mrv_24 = insertvalue i2048 %mrv_23, i8 %weight_regfile_1_926_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_24"/></StgValue>
</operation>

<operation id="2698" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:282 %mrv_25 = insertvalue i2048 %mrv_24, i8 %weight_regfile_1_1027_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_25"/></StgValue>
</operation>

<operation id="2699" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:283 %mrv_26 = insertvalue i2048 %mrv_25, i8 %weight_regfile_1_1128_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_26"/></StgValue>
</operation>

<operation id="2700" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:284 %mrv_27 = insertvalue i2048 %mrv_26, i8 %weight_regfile_1_1229_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_27"/></StgValue>
</operation>

<operation id="2701" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:285 %mrv_28 = insertvalue i2048 %mrv_27, i8 %weight_regfile_1_1330_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_28"/></StgValue>
</operation>

<operation id="2702" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:286 %mrv_29 = insertvalue i2048 %mrv_28, i8 %weight_regfile_1_1431_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_29"/></StgValue>
</operation>

<operation id="2703" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:287 %mrv_30 = insertvalue i2048 %mrv_29, i8 %weight_regfile_1_1532_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_30"/></StgValue>
</operation>

<operation id="2704" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:288 %mrv_31 = insertvalue i2048 %mrv_30, i8 %weight_regfile_2_033_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_31"/></StgValue>
</operation>

<operation id="2705" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:289 %mrv_32 = insertvalue i2048 %mrv_31, i8 %weight_regfile_2_134_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_32"/></StgValue>
</operation>

<operation id="2706" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:290 %mrv_33 = insertvalue i2048 %mrv_32, i8 %weight_regfile_2_235_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_33"/></StgValue>
</operation>

<operation id="2707" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:291 %mrv_34 = insertvalue i2048 %mrv_33, i8 %weight_regfile_2_336_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_34"/></StgValue>
</operation>

<operation id="2708" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:292 %mrv_35 = insertvalue i2048 %mrv_34, i8 %weight_regfile_2_437_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_35"/></StgValue>
</operation>

<operation id="2709" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:293 %mrv_36 = insertvalue i2048 %mrv_35, i8 %weight_regfile_2_538_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_36"/></StgValue>
</operation>

<operation id="2710" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:294 %mrv_37 = insertvalue i2048 %mrv_36, i8 %weight_regfile_2_639_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_37"/></StgValue>
</operation>

<operation id="2711" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:295 %mrv_38 = insertvalue i2048 %mrv_37, i8 %weight_regfile_2_740_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_38"/></StgValue>
</operation>

<operation id="2712" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:296 %mrv_39 = insertvalue i2048 %mrv_38, i8 %weight_regfile_2_841_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_39"/></StgValue>
</operation>

<operation id="2713" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:297 %mrv_40 = insertvalue i2048 %mrv_39, i8 %weight_regfile_2_942_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_40"/></StgValue>
</operation>

<operation id="2714" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:298 %mrv_41 = insertvalue i2048 %mrv_40, i8 %weight_regfile_2_1043_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_41"/></StgValue>
</operation>

<operation id="2715" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:299 %mrv_42 = insertvalue i2048 %mrv_41, i8 %weight_regfile_2_1144_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_42"/></StgValue>
</operation>

<operation id="2716" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:300 %mrv_43 = insertvalue i2048 %mrv_42, i8 %weight_regfile_2_1245_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_43"/></StgValue>
</operation>

<operation id="2717" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:301 %mrv_44 = insertvalue i2048 %mrv_43, i8 %weight_regfile_2_1346_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_44"/></StgValue>
</operation>

<operation id="2718" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:302 %mrv_45 = insertvalue i2048 %mrv_44, i8 %weight_regfile_2_1447_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_45"/></StgValue>
</operation>

<operation id="2719" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:303 %mrv_46 = insertvalue i2048 %mrv_45, i8 %weight_regfile_2_1548_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_46"/></StgValue>
</operation>

<operation id="2720" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:304 %mrv_47 = insertvalue i2048 %mrv_46, i8 %weight_regfile_3_049_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_47"/></StgValue>
</operation>

<operation id="2721" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:305 %mrv_48 = insertvalue i2048 %mrv_47, i8 %weight_regfile_3_150_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_48"/></StgValue>
</operation>

<operation id="2722" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:306 %mrv_49 = insertvalue i2048 %mrv_48, i8 %weight_regfile_3_251_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_49"/></StgValue>
</operation>

<operation id="2723" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:307 %mrv_50 = insertvalue i2048 %mrv_49, i8 %weight_regfile_3_352_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_50"/></StgValue>
</operation>

<operation id="2724" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:308 %mrv_51 = insertvalue i2048 %mrv_50, i8 %weight_regfile_3_453_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_51"/></StgValue>
</operation>

<operation id="2725" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:309 %mrv_52 = insertvalue i2048 %mrv_51, i8 %weight_regfile_3_554_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_52"/></StgValue>
</operation>

<operation id="2726" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:310 %mrv_53 = insertvalue i2048 %mrv_52, i8 %weight_regfile_3_655_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_53"/></StgValue>
</operation>

<operation id="2727" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:311 %mrv_54 = insertvalue i2048 %mrv_53, i8 %weight_regfile_3_756_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_54"/></StgValue>
</operation>

<operation id="2728" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:312 %mrv_55 = insertvalue i2048 %mrv_54, i8 %weight_regfile_3_857_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_55"/></StgValue>
</operation>

<operation id="2729" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:313 %mrv_56 = insertvalue i2048 %mrv_55, i8 %weight_regfile_3_958_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_56"/></StgValue>
</operation>

<operation id="2730" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:314 %mrv_57 = insertvalue i2048 %mrv_56, i8 %weight_regfile_3_1059_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_57"/></StgValue>
</operation>

<operation id="2731" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:315 %mrv_58 = insertvalue i2048 %mrv_57, i8 %weight_regfile_3_1160_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_58"/></StgValue>
</operation>

<operation id="2732" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:316 %mrv_59 = insertvalue i2048 %mrv_58, i8 %weight_regfile_3_1261_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_59"/></StgValue>
</operation>

<operation id="2733" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:317 %mrv_60 = insertvalue i2048 %mrv_59, i8 %weight_regfile_3_1362_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_60"/></StgValue>
</operation>

<operation id="2734" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:318 %mrv_61 = insertvalue i2048 %mrv_60, i8 %weight_regfile_3_1463_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_61"/></StgValue>
</operation>

<operation id="2735" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:319 %mrv_62 = insertvalue i2048 %mrv_61, i8 %weight_regfile_3_1564_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_62"/></StgValue>
</operation>

<operation id="2736" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:320 %mrv_63 = insertvalue i2048 %mrv_62, i8 %weight_regfile_4_065_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_63"/></StgValue>
</operation>

<operation id="2737" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:321 %mrv_64 = insertvalue i2048 %mrv_63, i8 %weight_regfile_4_166_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_64"/></StgValue>
</operation>

<operation id="2738" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:322 %mrv_65 = insertvalue i2048 %mrv_64, i8 %weight_regfile_4_267_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_65"/></StgValue>
</operation>

<operation id="2739" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:323 %mrv_66 = insertvalue i2048 %mrv_65, i8 %weight_regfile_4_368_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_66"/></StgValue>
</operation>

<operation id="2740" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:324 %mrv_67 = insertvalue i2048 %mrv_66, i8 %weight_regfile_4_469_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_67"/></StgValue>
</operation>

<operation id="2741" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:325 %mrv_68 = insertvalue i2048 %mrv_67, i8 %weight_regfile_4_570_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_68"/></StgValue>
</operation>

<operation id="2742" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:326 %mrv_69 = insertvalue i2048 %mrv_68, i8 %weight_regfile_4_671_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_69"/></StgValue>
</operation>

<operation id="2743" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:327 %mrv_70 = insertvalue i2048 %mrv_69, i8 %weight_regfile_4_772_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_70"/></StgValue>
</operation>

<operation id="2744" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:328 %mrv_71 = insertvalue i2048 %mrv_70, i8 %weight_regfile_4_873_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_71"/></StgValue>
</operation>

<operation id="2745" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:329 %mrv_72 = insertvalue i2048 %mrv_71, i8 %weight_regfile_4_974_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_72"/></StgValue>
</operation>

<operation id="2746" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:330 %mrv_73 = insertvalue i2048 %mrv_72, i8 %weight_regfile_4_1075_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_73"/></StgValue>
</operation>

<operation id="2747" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:331 %mrv_74 = insertvalue i2048 %mrv_73, i8 %weight_regfile_4_1176_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_74"/></StgValue>
</operation>

<operation id="2748" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:332 %mrv_75 = insertvalue i2048 %mrv_74, i8 %weight_regfile_4_1277_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_75"/></StgValue>
</operation>

<operation id="2749" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:333 %mrv_76 = insertvalue i2048 %mrv_75, i8 %weight_regfile_4_1378_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_76"/></StgValue>
</operation>

<operation id="2750" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:334 %mrv_77 = insertvalue i2048 %mrv_76, i8 %weight_regfile_4_1479_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_77"/></StgValue>
</operation>

<operation id="2751" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:335 %mrv_78 = insertvalue i2048 %mrv_77, i8 %weight_regfile_4_1580_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_78"/></StgValue>
</operation>

<operation id="2752" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:336 %mrv_79 = insertvalue i2048 %mrv_78, i8 %weight_regfile_5_081_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_79"/></StgValue>
</operation>

<operation id="2753" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:337 %mrv_80 = insertvalue i2048 %mrv_79, i8 %weight_regfile_5_182_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_80"/></StgValue>
</operation>

<operation id="2754" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:338 %mrv_81 = insertvalue i2048 %mrv_80, i8 %weight_regfile_5_283_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_81"/></StgValue>
</operation>

<operation id="2755" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:339 %mrv_82 = insertvalue i2048 %mrv_81, i8 %weight_regfile_5_384_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_82"/></StgValue>
</operation>

<operation id="2756" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:340 %mrv_83 = insertvalue i2048 %mrv_82, i8 %weight_regfile_5_485_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_83"/></StgValue>
</operation>

<operation id="2757" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:341 %mrv_84 = insertvalue i2048 %mrv_83, i8 %weight_regfile_5_586_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_84"/></StgValue>
</operation>

<operation id="2758" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:342 %mrv_85 = insertvalue i2048 %mrv_84, i8 %weight_regfile_5_687_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_85"/></StgValue>
</operation>

<operation id="2759" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:343 %mrv_86 = insertvalue i2048 %mrv_85, i8 %weight_regfile_5_788_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_86"/></StgValue>
</operation>

<operation id="2760" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:344 %mrv_87 = insertvalue i2048 %mrv_86, i8 %weight_regfile_5_889_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_87"/></StgValue>
</operation>

<operation id="2761" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:345 %mrv_88 = insertvalue i2048 %mrv_87, i8 %weight_regfile_5_990_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_88"/></StgValue>
</operation>

<operation id="2762" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:346 %mrv_89 = insertvalue i2048 %mrv_88, i8 %weight_regfile_5_1091_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_89"/></StgValue>
</operation>

<operation id="2763" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:347 %mrv_90 = insertvalue i2048 %mrv_89, i8 %weight_regfile_5_1192_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_90"/></StgValue>
</operation>

<operation id="2764" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:348 %mrv_91 = insertvalue i2048 %mrv_90, i8 %weight_regfile_5_1293_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_91"/></StgValue>
</operation>

<operation id="2765" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:349 %mrv_92 = insertvalue i2048 %mrv_91, i8 %weight_regfile_5_1394_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_92"/></StgValue>
</operation>

<operation id="2766" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:350 %mrv_93 = insertvalue i2048 %mrv_92, i8 %weight_regfile_5_1495_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_93"/></StgValue>
</operation>

<operation id="2767" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:351 %mrv_94 = insertvalue i2048 %mrv_93, i8 %weight_regfile_5_1596_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_94"/></StgValue>
</operation>

<operation id="2768" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:352 %mrv_95 = insertvalue i2048 %mrv_94, i8 %weight_regfile_6_097_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_95"/></StgValue>
</operation>

<operation id="2769" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:353 %mrv_96 = insertvalue i2048 %mrv_95, i8 %weight_regfile_6_198_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_96"/></StgValue>
</operation>

<operation id="2770" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:354 %mrv_97 = insertvalue i2048 %mrv_96, i8 %weight_regfile_6_299_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_97"/></StgValue>
</operation>

<operation id="2771" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:355 %mrv_98 = insertvalue i2048 %mrv_97, i8 %weight_regfile_6_3100_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_98"/></StgValue>
</operation>

<operation id="2772" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:356 %mrv_99 = insertvalue i2048 %mrv_98, i8 %weight_regfile_6_4101_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_99"/></StgValue>
</operation>

<operation id="2773" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:357 %mrv_100 = insertvalue i2048 %mrv_99, i8 %weight_regfile_6_5102_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_100"/></StgValue>
</operation>

<operation id="2774" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:358 %mrv_101 = insertvalue i2048 %mrv_100, i8 %weight_regfile_6_6103_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_101"/></StgValue>
</operation>

<operation id="2775" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:359 %mrv_102 = insertvalue i2048 %mrv_101, i8 %weight_regfile_6_7104_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_102"/></StgValue>
</operation>

<operation id="2776" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:360 %mrv_103 = insertvalue i2048 %mrv_102, i8 %weight_regfile_6_8105_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_103"/></StgValue>
</operation>

<operation id="2777" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:361 %mrv_104 = insertvalue i2048 %mrv_103, i8 %weight_regfile_6_9106_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_104"/></StgValue>
</operation>

<operation id="2778" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:362 %mrv_105 = insertvalue i2048 %mrv_104, i8 %weight_regfile_6_10107_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_105"/></StgValue>
</operation>

<operation id="2779" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:363 %mrv_106 = insertvalue i2048 %mrv_105, i8 %weight_regfile_6_11108_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_106"/></StgValue>
</operation>

<operation id="2780" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:364 %mrv_107 = insertvalue i2048 %mrv_106, i8 %weight_regfile_6_12109_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_107"/></StgValue>
</operation>

<operation id="2781" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:365 %mrv_108 = insertvalue i2048 %mrv_107, i8 %weight_regfile_6_13110_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_108"/></StgValue>
</operation>

<operation id="2782" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:366 %mrv_109 = insertvalue i2048 %mrv_108, i8 %weight_regfile_6_14111_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_109"/></StgValue>
</operation>

<operation id="2783" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:367 %mrv_110 = insertvalue i2048 %mrv_109, i8 %weight_regfile_6_15112_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_110"/></StgValue>
</operation>

<operation id="2784" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:368 %mrv_111 = insertvalue i2048 %mrv_110, i8 %weight_regfile_7_0113_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_111"/></StgValue>
</operation>

<operation id="2785" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:369 %mrv_112 = insertvalue i2048 %mrv_111, i8 %weight_regfile_7_1114_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_112"/></StgValue>
</operation>

<operation id="2786" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:370 %mrv_113 = insertvalue i2048 %mrv_112, i8 %weight_regfile_7_2115_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_113"/></StgValue>
</operation>

<operation id="2787" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:371 %mrv_114 = insertvalue i2048 %mrv_113, i8 %weight_regfile_7_3116_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_114"/></StgValue>
</operation>

<operation id="2788" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:372 %mrv_115 = insertvalue i2048 %mrv_114, i8 %weight_regfile_7_4117_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_115"/></StgValue>
</operation>

<operation id="2789" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:373 %mrv_116 = insertvalue i2048 %mrv_115, i8 %weight_regfile_7_5118_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_116"/></StgValue>
</operation>

<operation id="2790" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:374 %mrv_117 = insertvalue i2048 %mrv_116, i8 %weight_regfile_7_6119_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_117"/></StgValue>
</operation>

<operation id="2791" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:375 %mrv_118 = insertvalue i2048 %mrv_117, i8 %weight_regfile_7_7120_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_118"/></StgValue>
</operation>

<operation id="2792" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:376 %mrv_119 = insertvalue i2048 %mrv_118, i8 %weight_regfile_7_8121_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_119"/></StgValue>
</operation>

<operation id="2793" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:377 %mrv_120 = insertvalue i2048 %mrv_119, i8 %weight_regfile_7_9122_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_120"/></StgValue>
</operation>

<operation id="2794" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:378 %mrv_121 = insertvalue i2048 %mrv_120, i8 %weight_regfile_7_10123_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_121"/></StgValue>
</operation>

<operation id="2795" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:379 %mrv_122 = insertvalue i2048 %mrv_121, i8 %weight_regfile_7_11124_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_122"/></StgValue>
</operation>

<operation id="2796" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:380 %mrv_123 = insertvalue i2048 %mrv_122, i8 %weight_regfile_7_12125_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_123"/></StgValue>
</operation>

<operation id="2797" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:381 %mrv_124 = insertvalue i2048 %mrv_123, i8 %weight_regfile_7_13126_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_124"/></StgValue>
</operation>

<operation id="2798" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:382 %mrv_125 = insertvalue i2048 %mrv_124, i8 %weight_regfile_7_14127_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_125"/></StgValue>
</operation>

<operation id="2799" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:383 %mrv_126 = insertvalue i2048 %mrv_125, i8 %weight_regfile_7_15128_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_126"/></StgValue>
</operation>

<operation id="2800" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:384 %mrv_127 = insertvalue i2048 %mrv_126, i8 %weight_regfile_8_0129_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_127"/></StgValue>
</operation>

<operation id="2801" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:385 %mrv_128 = insertvalue i2048 %mrv_127, i8 %weight_regfile_8_1130_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_128"/></StgValue>
</operation>

<operation id="2802" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:386 %mrv_129 = insertvalue i2048 %mrv_128, i8 %weight_regfile_8_2131_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_129"/></StgValue>
</operation>

<operation id="2803" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:387 %mrv_130 = insertvalue i2048 %mrv_129, i8 %weight_regfile_8_3132_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_130"/></StgValue>
</operation>

<operation id="2804" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:388 %mrv_131 = insertvalue i2048 %mrv_130, i8 %weight_regfile_8_4133_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_131"/></StgValue>
</operation>

<operation id="2805" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:389 %mrv_132 = insertvalue i2048 %mrv_131, i8 %weight_regfile_8_5134_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_132"/></StgValue>
</operation>

<operation id="2806" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:390 %mrv_133 = insertvalue i2048 %mrv_132, i8 %weight_regfile_8_6135_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_133"/></StgValue>
</operation>

<operation id="2807" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:391 %mrv_134 = insertvalue i2048 %mrv_133, i8 %weight_regfile_8_7136_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_134"/></StgValue>
</operation>

<operation id="2808" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:392 %mrv_135 = insertvalue i2048 %mrv_134, i8 %weight_regfile_8_8137_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_135"/></StgValue>
</operation>

<operation id="2809" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:393 %mrv_136 = insertvalue i2048 %mrv_135, i8 %weight_regfile_8_9138_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_136"/></StgValue>
</operation>

<operation id="2810" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:394 %mrv_137 = insertvalue i2048 %mrv_136, i8 %weight_regfile_8_10139_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_137"/></StgValue>
</operation>

<operation id="2811" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:395 %mrv_138 = insertvalue i2048 %mrv_137, i8 %weight_regfile_8_11140_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_138"/></StgValue>
</operation>

<operation id="2812" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:396 %mrv_139 = insertvalue i2048 %mrv_138, i8 %weight_regfile_8_12141_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_139"/></StgValue>
</operation>

<operation id="2813" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:397 %mrv_140 = insertvalue i2048 %mrv_139, i8 %weight_regfile_8_13142_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_140"/></StgValue>
</operation>

<operation id="2814" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:398 %mrv_141 = insertvalue i2048 %mrv_140, i8 %weight_regfile_8_14143_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_141"/></StgValue>
</operation>

<operation id="2815" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:399 %mrv_142 = insertvalue i2048 %mrv_141, i8 %weight_regfile_8_15144_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_142"/></StgValue>
</operation>

<operation id="2816" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:400 %mrv_143 = insertvalue i2048 %mrv_142, i8 %weight_regfile_9_0145_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_143"/></StgValue>
</operation>

<operation id="2817" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:401 %mrv_144 = insertvalue i2048 %mrv_143, i8 %weight_regfile_9_1146_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_144"/></StgValue>
</operation>

<operation id="2818" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:402 %mrv_145 = insertvalue i2048 %mrv_144, i8 %weight_regfile_9_2147_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_145"/></StgValue>
</operation>

<operation id="2819" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:403 %mrv_146 = insertvalue i2048 %mrv_145, i8 %weight_regfile_9_3148_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_146"/></StgValue>
</operation>

<operation id="2820" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:404 %mrv_147 = insertvalue i2048 %mrv_146, i8 %weight_regfile_9_4149_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_147"/></StgValue>
</operation>

<operation id="2821" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:405 %mrv_148 = insertvalue i2048 %mrv_147, i8 %weight_regfile_9_5150_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_148"/></StgValue>
</operation>

<operation id="2822" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:406 %mrv_149 = insertvalue i2048 %mrv_148, i8 %weight_regfile_9_6151_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_149"/></StgValue>
</operation>

<operation id="2823" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:407 %mrv_150 = insertvalue i2048 %mrv_149, i8 %weight_regfile_9_7152_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_150"/></StgValue>
</operation>

<operation id="2824" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:408 %mrv_151 = insertvalue i2048 %mrv_150, i8 %weight_regfile_9_8153_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_151"/></StgValue>
</operation>

<operation id="2825" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:409 %mrv_152 = insertvalue i2048 %mrv_151, i8 %weight_regfile_9_9154_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_152"/></StgValue>
</operation>

<operation id="2826" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:410 %mrv_153 = insertvalue i2048 %mrv_152, i8 %weight_regfile_9_10155_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_153"/></StgValue>
</operation>

<operation id="2827" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:411 %mrv_154 = insertvalue i2048 %mrv_153, i8 %weight_regfile_9_11156_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_154"/></StgValue>
</operation>

<operation id="2828" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:412 %mrv_155 = insertvalue i2048 %mrv_154, i8 %weight_regfile_9_12157_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_155"/></StgValue>
</operation>

<operation id="2829" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:413 %mrv_156 = insertvalue i2048 %mrv_155, i8 %weight_regfile_9_13158_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_156"/></StgValue>
</operation>

<operation id="2830" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:414 %mrv_157 = insertvalue i2048 %mrv_156, i8 %weight_regfile_9_14159_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_157"/></StgValue>
</operation>

<operation id="2831" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:415 %mrv_158 = insertvalue i2048 %mrv_157, i8 %weight_regfile_9_15160_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_158"/></StgValue>
</operation>

<operation id="2832" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:416 %mrv_159 = insertvalue i2048 %mrv_158, i8 %weight_regfile_10_0161_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_159"/></StgValue>
</operation>

<operation id="2833" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:417 %mrv_160 = insertvalue i2048 %mrv_159, i8 %weight_regfile_10_1162_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_160"/></StgValue>
</operation>

<operation id="2834" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:418 %mrv_161 = insertvalue i2048 %mrv_160, i8 %weight_regfile_10_2163_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_161"/></StgValue>
</operation>

<operation id="2835" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:419 %mrv_162 = insertvalue i2048 %mrv_161, i8 %weight_regfile_10_3164_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_162"/></StgValue>
</operation>

<operation id="2836" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:420 %mrv_163 = insertvalue i2048 %mrv_162, i8 %weight_regfile_10_4165_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_163"/></StgValue>
</operation>

<operation id="2837" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:421 %mrv_164 = insertvalue i2048 %mrv_163, i8 %weight_regfile_10_5166_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_164"/></StgValue>
</operation>

<operation id="2838" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:422 %mrv_165 = insertvalue i2048 %mrv_164, i8 %weight_regfile_10_6167_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_165"/></StgValue>
</operation>

<operation id="2839" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:423 %mrv_166 = insertvalue i2048 %mrv_165, i8 %weight_regfile_10_7168_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_166"/></StgValue>
</operation>

<operation id="2840" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:424 %mrv_167 = insertvalue i2048 %mrv_166, i8 %weight_regfile_10_8169_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_167"/></StgValue>
</operation>

<operation id="2841" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:425 %mrv_168 = insertvalue i2048 %mrv_167, i8 %weight_regfile_10_9170_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_168"/></StgValue>
</operation>

<operation id="2842" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:426 %mrv_169 = insertvalue i2048 %mrv_168, i8 %weight_regfile_10_10171_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_169"/></StgValue>
</operation>

<operation id="2843" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:427 %mrv_170 = insertvalue i2048 %mrv_169, i8 %weight_regfile_10_11172_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_170"/></StgValue>
</operation>

<operation id="2844" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:428 %mrv_171 = insertvalue i2048 %mrv_170, i8 %weight_regfile_10_12173_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_171"/></StgValue>
</operation>

<operation id="2845" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:429 %mrv_172 = insertvalue i2048 %mrv_171, i8 %weight_regfile_10_13174_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_172"/></StgValue>
</operation>

<operation id="2846" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:430 %mrv_173 = insertvalue i2048 %mrv_172, i8 %weight_regfile_10_14175_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_173"/></StgValue>
</operation>

<operation id="2847" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:431 %mrv_174 = insertvalue i2048 %mrv_173, i8 %weight_regfile_10_15176_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_174"/></StgValue>
</operation>

<operation id="2848" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:432 %mrv_175 = insertvalue i2048 %mrv_174, i8 %weight_regfile_11_0177_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_175"/></StgValue>
</operation>

<operation id="2849" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:433 %mrv_176 = insertvalue i2048 %mrv_175, i8 %weight_regfile_11_1178_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_176"/></StgValue>
</operation>

<operation id="2850" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:434 %mrv_177 = insertvalue i2048 %mrv_176, i8 %weight_regfile_11_2179_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_177"/></StgValue>
</operation>

<operation id="2851" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:435 %mrv_178 = insertvalue i2048 %mrv_177, i8 %weight_regfile_11_3180_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_178"/></StgValue>
</operation>

<operation id="2852" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:436 %mrv_179 = insertvalue i2048 %mrv_178, i8 %weight_regfile_11_4181_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_179"/></StgValue>
</operation>

<operation id="2853" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:437 %mrv_180 = insertvalue i2048 %mrv_179, i8 %weight_regfile_11_5182_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_180"/></StgValue>
</operation>

<operation id="2854" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:438 %mrv_181 = insertvalue i2048 %mrv_180, i8 %weight_regfile_11_6183_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_181"/></StgValue>
</operation>

<operation id="2855" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:439 %mrv_182 = insertvalue i2048 %mrv_181, i8 %weight_regfile_11_7184_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_182"/></StgValue>
</operation>

<operation id="2856" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:440 %mrv_183 = insertvalue i2048 %mrv_182, i8 %weight_regfile_11_8185_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_183"/></StgValue>
</operation>

<operation id="2857" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:441 %mrv_184 = insertvalue i2048 %mrv_183, i8 %weight_regfile_11_9186_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_184"/></StgValue>
</operation>

<operation id="2858" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:442 %mrv_185 = insertvalue i2048 %mrv_184, i8 %weight_regfile_11_10187_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_185"/></StgValue>
</operation>

<operation id="2859" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:443 %mrv_186 = insertvalue i2048 %mrv_185, i8 %weight_regfile_11_11188_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_186"/></StgValue>
</operation>

<operation id="2860" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:444 %mrv_187 = insertvalue i2048 %mrv_186, i8 %weight_regfile_11_12189_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_187"/></StgValue>
</operation>

<operation id="2861" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:445 %mrv_188 = insertvalue i2048 %mrv_187, i8 %weight_regfile_11_13190_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_188"/></StgValue>
</operation>

<operation id="2862" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:446 %mrv_189 = insertvalue i2048 %mrv_188, i8 %weight_regfile_11_14191_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_189"/></StgValue>
</operation>

<operation id="2863" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:447 %mrv_190 = insertvalue i2048 %mrv_189, i8 %weight_regfile_11_15192_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_190"/></StgValue>
</operation>

<operation id="2864" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:448 %mrv_191 = insertvalue i2048 %mrv_190, i8 %weight_regfile_12_0193_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_191"/></StgValue>
</operation>

<operation id="2865" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:449 %mrv_192 = insertvalue i2048 %mrv_191, i8 %weight_regfile_12_1194_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_192"/></StgValue>
</operation>

<operation id="2866" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:450 %mrv_193 = insertvalue i2048 %mrv_192, i8 %weight_regfile_12_2195_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_193"/></StgValue>
</operation>

<operation id="2867" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:451 %mrv_194 = insertvalue i2048 %mrv_193, i8 %weight_regfile_12_3196_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_194"/></StgValue>
</operation>

<operation id="2868" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:452 %mrv_195 = insertvalue i2048 %mrv_194, i8 %weight_regfile_12_4197_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_195"/></StgValue>
</operation>

<operation id="2869" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:453 %mrv_196 = insertvalue i2048 %mrv_195, i8 %weight_regfile_12_5198_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_196"/></StgValue>
</operation>

<operation id="2870" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:454 %mrv_197 = insertvalue i2048 %mrv_196, i8 %weight_regfile_12_6199_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_197"/></StgValue>
</operation>

<operation id="2871" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:455 %mrv_198 = insertvalue i2048 %mrv_197, i8 %weight_regfile_12_7200_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_198"/></StgValue>
</operation>

<operation id="2872" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:456 %mrv_199 = insertvalue i2048 %mrv_198, i8 %weight_regfile_12_8201_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_199"/></StgValue>
</operation>

<operation id="2873" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:457 %mrv_200 = insertvalue i2048 %mrv_199, i8 %weight_regfile_12_9202_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_200"/></StgValue>
</operation>

<operation id="2874" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:458 %mrv_201 = insertvalue i2048 %mrv_200, i8 %weight_regfile_12_10203_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_201"/></StgValue>
</operation>

<operation id="2875" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:459 %mrv_202 = insertvalue i2048 %mrv_201, i8 %weight_regfile_12_11204_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_202"/></StgValue>
</operation>

<operation id="2876" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:460 %mrv_203 = insertvalue i2048 %mrv_202, i8 %weight_regfile_12_12205_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_203"/></StgValue>
</operation>

<operation id="2877" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:461 %mrv_204 = insertvalue i2048 %mrv_203, i8 %weight_regfile_12_13206_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_204"/></StgValue>
</operation>

<operation id="2878" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:462 %mrv_205 = insertvalue i2048 %mrv_204, i8 %weight_regfile_12_14207_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_205"/></StgValue>
</operation>

<operation id="2879" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:463 %mrv_206 = insertvalue i2048 %mrv_205, i8 %weight_regfile_12_15208_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_206"/></StgValue>
</operation>

<operation id="2880" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:464 %mrv_207 = insertvalue i2048 %mrv_206, i8 %weight_regfile_13_0209_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_207"/></StgValue>
</operation>

<operation id="2881" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:465 %mrv_208 = insertvalue i2048 %mrv_207, i8 %weight_regfile_13_1210_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_208"/></StgValue>
</operation>

<operation id="2882" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:466 %mrv_209 = insertvalue i2048 %mrv_208, i8 %weight_regfile_13_2211_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_209"/></StgValue>
</operation>

<operation id="2883" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:467 %mrv_210 = insertvalue i2048 %mrv_209, i8 %weight_regfile_13_3212_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_210"/></StgValue>
</operation>

<operation id="2884" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:468 %mrv_211 = insertvalue i2048 %mrv_210, i8 %weight_regfile_13_4213_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_211"/></StgValue>
</operation>

<operation id="2885" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:469 %mrv_212 = insertvalue i2048 %mrv_211, i8 %weight_regfile_13_5214_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_212"/></StgValue>
</operation>

<operation id="2886" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:470 %mrv_213 = insertvalue i2048 %mrv_212, i8 %weight_regfile_13_6215_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_213"/></StgValue>
</operation>

<operation id="2887" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:471 %mrv_214 = insertvalue i2048 %mrv_213, i8 %weight_regfile_13_7216_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_214"/></StgValue>
</operation>

<operation id="2888" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:472 %mrv_215 = insertvalue i2048 %mrv_214, i8 %weight_regfile_13_8217_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_215"/></StgValue>
</operation>

<operation id="2889" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:473 %mrv_216 = insertvalue i2048 %mrv_215, i8 %weight_regfile_13_9218_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_216"/></StgValue>
</operation>

<operation id="2890" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:474 %mrv_217 = insertvalue i2048 %mrv_216, i8 %weight_regfile_13_10219_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_217"/></StgValue>
</operation>

<operation id="2891" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:475 %mrv_218 = insertvalue i2048 %mrv_217, i8 %weight_regfile_13_11220_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_218"/></StgValue>
</operation>

<operation id="2892" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:476 %mrv_219 = insertvalue i2048 %mrv_218, i8 %weight_regfile_13_12221_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_219"/></StgValue>
</operation>

<operation id="2893" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:477 %mrv_220 = insertvalue i2048 %mrv_219, i8 %weight_regfile_13_13222_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_220"/></StgValue>
</operation>

<operation id="2894" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:478 %mrv_221 = insertvalue i2048 %mrv_220, i8 %weight_regfile_13_14223_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_221"/></StgValue>
</operation>

<operation id="2895" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:479 %mrv_222 = insertvalue i2048 %mrv_221, i8 %weight_regfile_13_15224_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_222"/></StgValue>
</operation>

<operation id="2896" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:480 %mrv_223 = insertvalue i2048 %mrv_222, i8 %weight_regfile_14_0225_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_223"/></StgValue>
</operation>

<operation id="2897" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:481 %mrv_224 = insertvalue i2048 %mrv_223, i8 %weight_regfile_14_1226_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_224"/></StgValue>
</operation>

<operation id="2898" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:482 %mrv_225 = insertvalue i2048 %mrv_224, i8 %weight_regfile_14_2227_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_225"/></StgValue>
</operation>

<operation id="2899" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:483 %mrv_226 = insertvalue i2048 %mrv_225, i8 %weight_regfile_14_3228_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_226"/></StgValue>
</operation>

<operation id="2900" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:484 %mrv_227 = insertvalue i2048 %mrv_226, i8 %weight_regfile_14_4229_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_227"/></StgValue>
</operation>

<operation id="2901" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:485 %mrv_228 = insertvalue i2048 %mrv_227, i8 %weight_regfile_14_5230_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_228"/></StgValue>
</operation>

<operation id="2902" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:486 %mrv_229 = insertvalue i2048 %mrv_228, i8 %weight_regfile_14_6231_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_229"/></StgValue>
</operation>

<operation id="2903" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:487 %mrv_230 = insertvalue i2048 %mrv_229, i8 %weight_regfile_14_7232_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_230"/></StgValue>
</operation>

<operation id="2904" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:488 %mrv_231 = insertvalue i2048 %mrv_230, i8 %weight_regfile_14_8233_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_231"/></StgValue>
</operation>

<operation id="2905" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:489 %mrv_232 = insertvalue i2048 %mrv_231, i8 %weight_regfile_14_9234_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_232"/></StgValue>
</operation>

<operation id="2906" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:490 %mrv_233 = insertvalue i2048 %mrv_232, i8 %weight_regfile_14_10235_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_233"/></StgValue>
</operation>

<operation id="2907" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:491 %mrv_234 = insertvalue i2048 %mrv_233, i8 %weight_regfile_14_11236_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_234"/></StgValue>
</operation>

<operation id="2908" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:492 %mrv_235 = insertvalue i2048 %mrv_234, i8 %weight_regfile_14_12237_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_235"/></StgValue>
</operation>

<operation id="2909" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:493 %mrv_236 = insertvalue i2048 %mrv_235, i8 %weight_regfile_14_13238_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_236"/></StgValue>
</operation>

<operation id="2910" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:494 %mrv_237 = insertvalue i2048 %mrv_236, i8 %weight_regfile_14_14239_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_237"/></StgValue>
</operation>

<operation id="2911" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:495 %mrv_238 = insertvalue i2048 %mrv_237, i8 %weight_regfile_14_15240_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_238"/></StgValue>
</operation>

<operation id="2912" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:496 %mrv_239 = insertvalue i2048 %mrv_238, i8 %weight_regfile_15_0241_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_239"/></StgValue>
</operation>

<operation id="2913" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:497 %mrv_240 = insertvalue i2048 %mrv_239, i8 %weight_regfile_15_1242_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_240"/></StgValue>
</operation>

<operation id="2914" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:498 %mrv_241 = insertvalue i2048 %mrv_240, i8 %weight_regfile_15_2243_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_241"/></StgValue>
</operation>

<operation id="2915" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:499 %mrv_242 = insertvalue i2048 %mrv_241, i8 %weight_regfile_15_3244_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_242"/></StgValue>
</operation>

<operation id="2916" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:500 %mrv_243 = insertvalue i2048 %mrv_242, i8 %weight_regfile_15_4245_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_243"/></StgValue>
</operation>

<operation id="2917" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:501 %mrv_244 = insertvalue i2048 %mrv_243, i8 %weight_regfile_15_5246_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_244"/></StgValue>
</operation>

<operation id="2918" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:502 %mrv_245 = insertvalue i2048 %mrv_244, i8 %weight_regfile_15_6247_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_245"/></StgValue>
</operation>

<operation id="2919" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:503 %mrv_246 = insertvalue i2048 %mrv_245, i8 %weight_regfile_15_7248_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_246"/></StgValue>
</operation>

<operation id="2920" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:504 %mrv_247 = insertvalue i2048 %mrv_246, i8 %weight_regfile_15_8249_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_247"/></StgValue>
</operation>

<operation id="2921" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:505 %mrv_248 = insertvalue i2048 %mrv_247, i8 %weight_regfile_15_9250_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_248"/></StgValue>
</operation>

<operation id="2922" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:506 %mrv_249 = insertvalue i2048 %mrv_248, i8 %weight_regfile_15_10251_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_249"/></StgValue>
</operation>

<operation id="2923" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:507 %mrv_250 = insertvalue i2048 %mrv_249, i8 %weight_regfile_15_11252_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_250"/></StgValue>
</operation>

<operation id="2924" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:508 %mrv_251 = insertvalue i2048 %mrv_250, i8 %weight_regfile_15_12253_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_251"/></StgValue>
</operation>

<operation id="2925" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:509 %mrv_252 = insertvalue i2048 %mrv_251, i8 %weight_regfile_15_13254_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_252"/></StgValue>
</operation>

<operation id="2926" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:510 %mrv_253 = insertvalue i2048 %mrv_252, i8 %weight_regfile_15_14255_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_253"/></StgValue>
</operation>

<operation id="2927" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="2048" op_0_bw="2048" op_1_bw="8">
<![CDATA[
.exit:511 %mrv_254 = insertvalue i2048 %mrv_253, i8 %weight_regfile_15_15256_i_1_load

]]></Node>
<StgValue><ssdm name="mrv_254"/></StgValue>
</operation>

<operation id="2928" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="0" op_0_bw="2048">
<![CDATA[
.exit:512 %ret_ln394 = ret i2048 %mrv_254

]]></Node>
<StgValue><ssdm name="ret_ln394"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
