// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition"

// DATE "09/09/2016 18:38:54"

// 
// Device: Altera EPM570T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	rst_n,
	rs232_rx,
	rs232_tx,
	BusA,
	BusB,
	led);
input 	clk;
input 	rst_n;
input 	rs232_rx;
output 	rs232_tx;
inout 	[21:2] BusA;
inout 	[91:50] BusB;
output 	led;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("top_v.sdo");
// synopsys translate_on

wire \BusA[3]~10 ;
wire \BusA[4]~11 ;
wire \BusA[15]~13 ;
wire \BusA[16]~14 ;
wire \BusA[18]~16 ;
wire \BusA[20]~18 ;
wire \BusA[21]~19 ;
wire \BusB[50]~30 ;
wire \BusB[61]~32 ;
wire \BusB[72]~35 ;
wire \BusB[77]~36 ;
wire \BusB[81]~37 ;
wire \BusB[83]~38 ;
wire \BusB[85]~39 ;
wire \BusB[91]~41 ;
wire \clk~combout ;
wire \rst_n~combout ;
wire \speed_select|cnt_rx[0]~21 ;
wire \speed_select|cnt_rx[1]~23 ;
wire \speed_select|cnt_rx[1]~23COUT1_27 ;
wire \speed_select|cnt_rx[2]~25 ;
wire \speed_select|cnt_rx[2]~25COUT1_28 ;
wire \speed_select|cnt_rx[3]~17 ;
wire \speed_select|cnt_rx[3]~17COUT1_29 ;
wire \speed_select|cnt_rx[4]~19 ;
wire \speed_select|cnt_rx[4]~19COUT1_30 ;
wire \speed_select|cnt_rx[5]~13 ;
wire \speed_select|cnt_rx[6]~11 ;
wire \speed_select|cnt_rx[6]~11COUT1_31 ;
wire \speed_select|LessThan0~0_combout ;
wire \speed_select|LessThan0~1_combout ;
wire \speed_select|cnt_rx[7]~15 ;
wire \speed_select|cnt_rx[7]~15COUT1_32 ;
wire \speed_select|cnt_rx[8]~9 ;
wire \speed_select|cnt_rx[8]~9COUT1_33 ;
wire \speed_select|cnt_rx[9]~1 ;
wire \speed_select|cnt_rx[9]~1COUT1_34 ;
wire \speed_select|cnt_rx[10]~5 ;
wire \speed_select|cnt_rx[11]~7 ;
wire \speed_select|cnt_rx[11]~7COUT1_35 ;
wire \rs232_rx~combout ;
wire \my_uart_rx|rx_data_reg[7]~0_combout ;
wire \my_uart_rx|rx_complete_reg~1_combout ;
wire \my_uart_rx|rx_complete_reg~regout ;
wire \my_uart_rx|rx_enable_reg~0_combout ;
wire \my_uart_rx|rx_enable_reg~regout ;
wire \speed_select|always2~0_combout ;
wire \speed_select|always2~1_combout ;
wire \speed_select|always1~0_combout ;
wire \speed_select|always2~2_combout ;
wire \speed_select|always2~3_combout ;
wire \speed_select|always2~4_combout ;
wire \speed_select|buad_clk_rx_reg~regout ;
wire \my_uart_rx|rx_data_temp[1]~4_combout ;
wire \my_uart_rx|rx_data_temp[0]~6_combout ;
wire \my_uart_rx|rx_data_reg[7]~1_combout ;
wire \my_uart_rx|Mux6~2_combout ;
wire \my_uart_rx|Mux2~0_combout ;
wire \my_uart_rx|Mux7~3_combout ;
wire \my_uart_rx|Mux7~2_combout ;
wire \my_uart_rx|Mux8~0_combout ;
wire \my_uart_rx|rx_data_temp[7]~0_combout ;
wire \my_uart_rx|rx_data_temp[7]~1_combout ;
wire \my_uart_rx|Mux5~0_combout ;
wire \Equal0~0 ;
wire \Equal0~1 ;
wire \Equal0~2 ;
wire \Current.IDLE~regout ;
wire \Equal1~0 ;
wire \flag_reg~regout ;
wire \Selector1~0 ;
wire \Current.S1~regout ;
wire \Flag_temp~regout ;
wire \always2~0_combout ;
wire \Current.SAVE~regout ;
wire \Current.WAIT~regout ;
wire \Equal2~0 ;
wire \Equal2~1 ;
wire \Equal2~2 ;
wire \Equal2~6_combout ;
wire \Equal10~0 ;
wire \Equal2~4 ;
wire \Equal6~0 ;
wire \Equal5~0_combout ;
wire \Equal5~3_combout ;
wire \Equal2~7_combout ;
wire \Equal2~5 ;
wire \Equal2~8_combout ;
wire \Equal8~3_combout ;
wire \Equal26~0_combout ;
wire \Equal3~0 ;
wire \Equal3~4_combout ;
wire \Equal3~5_combout ;
wire \Equal2~3 ;
wire \Equal18~0_combout ;
wire \Equal20~0_combout ;
wire \Equal27~0 ;
wire \Equal8~1 ;
wire \Equal16~0_combout ;
wire \Equal27~1_combout ;
wire \WideOr25~0_combout ;
wire \Equal7~0_combout ;
wire \WideNor1~4_combout ;
wire \Equal6~3_combout ;
wire \Equal23~0 ;
wire \Equal3~1_combout ;
wire \Equal28~0_combout ;
wire \Equal8~2 ;
wire \Equal9~0_combout ;
wire \Equal2~9_combout ;
wire \WideNor1~1_combout ;
wire \Equal23~1 ;
wire \Equal10~4 ;
wire \Equal23~2_combout ;
wire \Equal10~1 ;
wire \Equal23~3_combout ;
wire \Equal21~0_combout ;
wire \Equal6~1 ;
wire \Equal6~2_combout ;
wire \Equal21~1_combout ;
wire \Equal8~0_combout ;
wire \Equal5~2_combout ;
wire \Equal22~0_combout ;
wire \WideOr19~0_combout ;
wire \Equal13~0_combout ;
wire \WideNor1~2_combout ;
wire \Equal13~1_combout ;
wire \Equal5~1_combout ;
wire \Equal19~0_combout ;
wire \Equal19~1_combout ;
wire \Equal3~2_combout ;
wire \Equal3~3_combout ;
wire \Equal15~0_combout ;
wire \WideOr13~0_combout ;
wire \Equal16~1_combout ;
wire \Equal16~2_combout ;
wire \Equal18~1_combout ;
wire \Equal17~0_combout ;
wire \Equal17~1_combout ;
wire \Equal14~0_combout ;
wire \Equal10~2 ;
wire \Equal10~3_combout ;
wire \Equal14~1_combout ;
wire \WideOr1~0_combout ;
wire \WideOr3~0_combout ;
wire \Equal11~0_combout ;
wire \Equal5~4_combout ;
wire \Equal7~1_combout ;
wire \Equal6~4_combout ;
wire \Equal6~5_combout ;
wire \WideOr7~0_combout ;
wire \Equal4~0_combout ;
wire \Equal9~1_combout ;
wire \Equal10~5_combout ;
wire \Equal10~6_combout ;
wire \Equal8~4_combout ;
wire \WideOr6~0_combout ;
wire \WideNor1~0_combout ;
wire \WideNor1~3_combout ;
wire \led~reg0_regout ;
wire \Equal20~1_combout ;
wire \WideOr1~1_combout ;
wire \WideOr13~1_combout ;
wire \WideOr15~0_combout ;
wire \linkEWM~regout ;
wire \Equal24~0_combout ;
wire \WideOr23~0_combout ;
wire \linkGII~regout ;
wire \Selector42~0_combout ;
wire \linkPMH~regout ;
wire \BusA[2]~40_combout ;
wire \BusA[2]~41_combout ;
wire \linkFIC~regout ;
wire \Equal25~0_combout ;
wire \WideNor1~5_combout ;
wire \WideOr26~0_combout ;
wire \linkFPT~regout ;
wire \WideOr21~0_combout ;
wire \WideOr20~0_combout ;
wire \linkFOC~regout ;
wire \Equal7~2_combout ;
wire \WideOr7~1_combout ;
wire \WideOr6~1_combout ;
wire \linkFSP~regout ;
wire \BusA[15]~45_combout ;
wire \WideOr7~2_combout ;
wire \linkTOC~regout ;
wire \Equal12~0_combout ;
wire \WideOr0~0_combout ;
wire \linkTCP~regout ;
wire \WideOr19~1_combout ;
wire \linkTPT~regout ;
wire \BusA[15]~42_combout ;
wire \WideOr8~0_combout ;
wire \WideOr7~3_combout ;
wire \linkTSP~regout ;
wire \WideOr4~0_combout ;
wire \linkFCP~regout ;
wire \linkMCG~regout ;
wire \linkGLO~regout ;
wire \BusA[15]~43_combout ;
wire \BusA[15]~44_combout ;
wire \BusA[15]~46_combout ;
wire \BusA[15]~47_combout ;
wire \BusA[8]~48_combout ;
wire \WideOr14~combout ;
wire \linkESS~regout ;
wire \WideOr20~1_combout ;
wire \linkSHL~regout ;
wire \WideOr1~combout ;
wire \linkLUT~regout ;
wire \tx_start_f~regout ;
wire \uart_instance1|Add0~65_combout ;
wire \uart_instance1|Add0~67 ;
wire \uart_instance1|Add0~67COUT1_71 ;
wire \uart_instance1|Add0~60_combout ;
wire \uart_instance1|Add0~62 ;
wire \uart_instance1|Add0~55_combout ;
wire \uart_instance1|Add0~57 ;
wire \uart_instance1|Add0~57COUT1_72 ;
wire \uart_instance1|Add0~50_combout ;
wire \uart_instance1|Add0~52 ;
wire \uart_instance1|Add0~52COUT1_73 ;
wire \uart_instance1|Add0~45_combout ;
wire \uart_instance1|Add0~47 ;
wire \uart_instance1|Add0~47COUT1_74 ;
wire \uart_instance1|Add0~40_combout ;
wire \uart_instance1|Add0~42 ;
wire \uart_instance1|Add0~42COUT1_75 ;
wire \uart_instance1|Add0~35_combout ;
wire \uart_instance1|Add0~37 ;
wire \uart_instance1|Add0~30_combout ;
wire \uart_instance1|Add0~32 ;
wire \uart_instance1|Add0~32COUT1_76 ;
wire \uart_instance1|Add0~25_combout ;
wire \uart_instance1|Add0~27 ;
wire \uart_instance1|Add0~27COUT1_77 ;
wire \uart_instance1|Add0~20_combout ;
wire \uart_instance1|Add0~22 ;
wire \uart_instance1|Add0~22COUT1_78 ;
wire \uart_instance1|Add0~15_combout ;
wire \uart_instance1|Add0~17 ;
wire \uart_instance1|Add0~17COUT1_79 ;
wire \uart_instance1|Add0~10_combout ;
wire \uart_instance1|Add0~12 ;
wire \uart_instance1|Add0~5_combout ;
wire \uart_instance1|Add0~7 ;
wire \uart_instance1|Add0~7COUT1_80 ;
wire \uart_instance1|Add0~0_combout ;
wire \uart_instance1|rx_inst|cnt[0]~6 ;
wire \uart_instance1|rx_inst|cnt[1]~2 ;
wire \uart_instance1|rx_inst|cnt[1]~2COUT1_28 ;
wire \uart_instance1|rx_inst|cnt[2]~4 ;
wire \uart_instance1|rx_inst|cnt[2]~4COUT1_29 ;
wire \uart_instance1|rx_inst|cnt[3]~8 ;
wire \uart_instance1|rx_inst|cnt[3]~8COUT1_30 ;
wire \uart_instance1|rx_inst|cnt[4]~12 ;
wire \uart_instance1|rx_inst|cnt[4]~12COUT1_31 ;
wire \uart_instance1|rx_inst|cnt[5]~10 ;
wire \uart_instance1|rx_inst|cnt[6]~14 ;
wire \uart_instance1|rx_inst|cnt[6]~14COUT1_32 ;
wire \uart_instance1|rx_inst|cnt[7]~16 ;
wire \uart_instance1|rx_inst|cnt[7]~16COUT1_33 ;
wire \uart_instance1|rx_inst|cnt[8]~20 ;
wire \uart_instance1|rx_inst|cnt[8]~20COUT1_34 ;
wire \uart_instance1|rx_inst|cnt[9]~22 ;
wire \uart_instance1|rx_inst|cnt[9]~22COUT1_35 ;
wire \uart_instance1|rx_inst|cnt[10]~24 ;
wire \uart_instance1|rx_inst|cnt[11]~26 ;
wire \uart_instance1|rx_inst|cnt[11]~26COUT1_36 ;
wire \uart_instance1|rx_inst|Equal4~0_combout ;
wire \uart_instance1|rx_inst|Equal4~1_combout ;
wire \uart_instance1|rx_inst|Equal4~2_combout ;
wire \uart_instance1|rx_inst|Equal4~3_combout ;
wire \uart_instance1|rx_inst|tran_cnt[4]~10_combout ;
wire \uart_instance1|rx_inst|tran_cnt[0]~7 ;
wire \uart_instance1|rx_inst|tran_cnt[0]~7COUT1_12 ;
wire \uart_instance1|rx_inst|tran_cnt[1]~9 ;
wire \uart_instance1|rx_inst|tran_cnt[1]~9COUT1_13 ;
wire \uart_instance1|rx_inst|tran_cnt[2]~3 ;
wire \uart_instance1|rx_inst|tran_cnt[2]~3COUT1_14 ;
wire \uart_instance1|rx_inst|tran_cnt[3]~5 ;
wire \uart_instance1|rx_inst|tran_cnt[3]~5COUT1_15 ;
wire \uart_instance1|rx_inst|bps_sel~regout ;
wire \uart_instance1|rx_inst|data_sign~0_combout ;
wire \uart_instance1|rx_inst|data_sign~1_combout ;
wire \uart_instance1|rx_inst|state.TRAN~regout ;
wire \uart_instance1|rx_inst|Decoder0~2_combout ;
wire \uart_instance1|rx_inst|Decoder0~1_combout ;
wire \rs232_rx8to8~0_combout ;
wire \uart_instance1|rx_inst|data_sign~regout ;
wire \uart_instance1|data_deal|data_regnum[1]~0_combout ;
wire \uart_instance1|data_deal|Equal0~0_combout ;
wire \uart_instance1|rx_inst|Decoder0~3_combout ;
wire \uart_instance1|data_deal|data_reg~22_combout ;
wire \uart_instance1|data_deal|data_reg~21_combout ;
wire \uart_instance1|rx_inst|Decoder0~4_combout ;
wire \uart_instance1|data_deal|data_reg~20_combout ;
wire \uart_instance1|rx_inst|Decoder0~0_combout ;
wire \uart_instance1|data_deal|data_reg~16_combout ;
wire \uart_instance1|data_deal|data_reg~18_combout ;
wire \uart_instance1|data_deal|data_reg~17 ;
wire \uart_instance1|data_deal|data_reg[0]~3 ;
wire \uart_instance1|data_deal|data_reg[0]~3COUT1_25 ;
wire \uart_instance1|data_deal|data_reg[1]~5 ;
wire \uart_instance1|data_deal|data_reg[1]~5COUT1_26 ;
wire \uart_instance1|data_deal|data_reg[2]~1 ;
wire \uart_instance1|data_deal|data_reg[2]~1COUT1_27 ;
wire \uart_instance1|data_deal|data_reg[3]~9 ;
wire \uart_instance1|data_deal|data_reg[3]~9COUT1_28 ;
wire \uart_instance1|data_deal|data_reg[4]~11 ;
wire \uart_instance1|data_deal|data_reg~23_combout ;
wire \uart_instance1|data_deal|data_reg~19_combout ;
wire \uart_instance1|data_deal|data_reg[5]~13 ;
wire \uart_instance1|data_deal|data_reg[5]~13COUT1_29 ;
wire \uart_instance1|data_deal|data_reg[6]~7 ;
wire \uart_instance1|data_deal|data_reg[6]~7COUT1_30 ;
wire \uart_instance1|data_deal|data_ok~1_combout ;
wire \uart_instance1|data_deal|data_ok~0_combout ;
wire \uart_instance1|data_deal|data_ok~regout ;
wire \BusA[17]~49_combout ;
wire \linkCMP~regout ;
wire \BusA[17]~50_combout ;
wire \BusA[17]~51_combout ;
wire \linkESC~regout ;
wire \BusA[19]~52_combout ;
wire \BusA[19]~53_combout ;
wire \WideOr12~0_combout ;
wire \linkURV~regout ;
wire \linkFDC~regout ;
wire \BusB[57]~84_combout ;
wire \BusB[57]~85_combout ;
wire \uart_instance1|tx_inst|Add0~50_combout ;
wire \uart_instance1|tx_inst|Add0~52 ;
wire \uart_instance1|tx_inst|Add0~2 ;
wire \uart_instance1|tx_inst|Add0~2COUT1_66 ;
wire \uart_instance1|tx_inst|Add0~45_combout ;
wire \uart_instance1|tx_inst|Add0~47 ;
wire \uart_instance1|tx_inst|Add0~47COUT1_67 ;
wire \uart_instance1|tx_inst|Add0~40_combout ;
wire \uart_instance1|tx_inst|Add0~42 ;
wire \uart_instance1|tx_inst|Add0~42COUT1_68 ;
wire \uart_instance1|tx_inst|Add0~20_combout ;
wire \uart_instance1|tx_inst|Add0~22 ;
wire \uart_instance1|tx_inst|Add0~22COUT1_69 ;
wire \uart_instance1|tx_inst|Add0~15_combout ;
wire \uart_instance1|tx_inst|Add0~17 ;
wire \uart_instance1|tx_inst|Add0~35_combout ;
wire \uart_instance1|tx_inst|Equal3~1 ;
wire \uart_instance1|tx_inst|Add0~37 ;
wire \uart_instance1|tx_inst|Add0~37COUT1_70 ;
wire \uart_instance1|tx_inst|Add0~12 ;
wire \uart_instance1|tx_inst|Add0~12COUT1_71 ;
wire \uart_instance1|tx_inst|Add0~7 ;
wire \uart_instance1|tx_inst|Add0~7COUT1_72 ;
wire \uart_instance1|tx_inst|Add0~60_combout ;
wire \uart_instance1|tx_inst|Add0~62 ;
wire \uart_instance1|tx_inst|Add0~62COUT1_73 ;
wire \uart_instance1|tx_inst|Add0~57 ;
wire \uart_instance1|tx_inst|Add0~30_combout ;
wire \uart_instance1|tx_inst|Add0~32 ;
wire \uart_instance1|tx_inst|Add0~32COUT1_74 ;
wire \uart_instance1|tx_inst|Add0~25_combout ;
wire \uart_instance1|tx_inst|Equal3~0 ;
wire \uart_instance1|tx_inst|Add0~55_combout ;
wire \uart_instance1|tx_inst|Equal3~2 ;
wire \uart_instance1|tx_inst|Add0~5_combout ;
wire \uart_instance1|tx_inst|Equal3~3_combout ;
wire \uart_instance1|tx_inst|Add0~0_combout ;
wire \uart_instance1|tx_inst|Add0~10_combout ;
wire \uart_instance1|tx_inst|WideNor0~0_combout ;
wire \uart_instance1|tx_inst|bps_sel~regout ;
wire \uart_instance1|tx_inst|tran_cnt[0]~5_combout ;
wire \uart_instance1|tx_inst|Add1~1_combout ;
wire \uart_instance1|tx_inst|tran_cnt[3]~2_combout ;
wire \uart_instance1|tx_inst|Equal6~0_combout ;
wire \uart_instance1|tx_inst|data_valid~regout ;
wire \uart_instance1|data_deal|data_out_sign~regout ;
wire \uart_instance1|tx_inst|sign_delay~regout ;
wire \uart_instance1|tx_inst|data_valid~0_combout ;
wire \uart_instance1|tx_inst|rs_tx~0_combout ;
wire \uart_instance1|tx_inst|Add2~0_combout ;
wire \uart_instance1|data_deal|data_out~14 ;
wire \uart_instance1|data_deal|data_out[1]~1 ;
wire \uart_instance1|data_deal|data_out[1]~1COUT1_17 ;
wire \uart_instance1|tx_inst|Add1~0_combout ;
wire \uart_instance1|tx_inst|Mux13~5_combout ;
wire \uart_instance1|data_deal|data_out[2]~13 ;
wire \uart_instance1|data_deal|data_out[2]~13COUT1_18 ;
wire \uart_instance1|tx_inst|Mux13~0_combout ;
wire \uart_instance1|data_deal|data_out[3]~3 ;
wire \uart_instance1|data_deal|data_out[3]~3COUT1_19 ;
wire \uart_instance1|data_deal|data_out[4]~7 ;
wire \uart_instance1|data_deal|data_out[5]~11 ;
wire \uart_instance1|data_deal|data_out[5]~11COUT1_20 ;
wire \uart_instance1|tx_inst|Mux13~2_combout ;
wire \uart_instance1|data_deal|data_out[6]~9 ;
wire \uart_instance1|data_deal|data_out[6]~9COUT1_21 ;
wire \uart_instance1|tx_inst|Mux13~1_combout ;
wire \uart_instance1|tx_inst|Mux13~3_combout ;
wire \uart_instance1|tx_inst|Mux13~4_combout ;
wire \uart_instance1|tx_inst|Mux13~6_combout ;
wire \uart_instance1|tx_inst|rs_tx~regout ;
wire \Selector31~0_combout ;
wire \linkLUV~regout ;
wire \BusB[68]~86_combout ;
wire \BusB[68]~87_combout ;
wire \enable_enc~regout ;
wire \enc|count_reg[0]~31 ;
wire \enc|count_reg[1]~33 ;
wire \enc|count_reg[1]~33COUT1_65 ;
wire \enc|count_reg[2]~35 ;
wire \enc|count_reg[2]~35COUT1_66 ;
wire \enc|count_reg[3]~37 ;
wire \enc|count_reg[3]~37COUT1_67 ;
wire \enc|count_reg[4]~39 ;
wire \enc|count_reg[4]~39COUT1_68 ;
wire \enc|count_reg[5]~41 ;
wire \enc|count_reg[6]~43 ;
wire \enc|count_reg[6]~43COUT1_69 ;
wire \enc|count_reg[7]~45 ;
wire \enc|count_reg[7]~45COUT1_70 ;
wire \enc|count_reg[8]~47 ;
wire \enc|count_reg[8]~47COUT1_71 ;
wire \enc|count_reg[9]~49 ;
wire \enc|count_reg[9]~49COUT1_72 ;
wire \enc|count_reg[10]~51 ;
wire \enc|count_reg[11]~53 ;
wire \enc|count_reg[11]~53COUT1_73 ;
wire \enc|count_reg[12]~55 ;
wire \enc|count_reg[12]~55COUT1_74 ;
wire \enc|count_reg[13]~57 ;
wire \enc|count_reg[13]~57COUT1_75 ;
wire \enc|count_reg[14]~59 ;
wire \enc|count_reg[14]~59COUT1_76 ;
wire \enc|count_reg[15]~61 ;
wire \enc|count_reg[16]~63 ;
wire \enc|count_reg[16]~63COUT1_77 ;
wire \enc|count_reg[17]~1 ;
wire \enc|count_reg[17]~1COUT1_78 ;
wire \enc|count_reg[18]~3 ;
wire \enc|count_reg[18]~3COUT1_79 ;
wire \enc|count_reg[19]~13 ;
wire \enc|count_reg[19]~13COUT1_80 ;
wire \enc|count_reg[20]~15 ;
wire \enc|count_reg[21]~5 ;
wire \enc|count_reg[21]~5COUT1_81 ;
wire \enc|count_reg[22]~7 ;
wire \enc|count_reg[22]~7COUT1_82 ;
wire \enc|count_reg[23]~9 ;
wire \enc|count_reg[23]~9COUT1_83 ;
wire \enc|count_reg[24]~11 ;
wire \enc|count_reg[24]~11COUT1_84 ;
wire \enc|count_reg[25]~17 ;
wire \enc|count_reg[26]~19 ;
wire \enc|count_reg[26]~19COUT1_85 ;
wire \enc|count_reg[27]~21 ;
wire \enc|count_reg[27]~21COUT1_86 ;
wire \enc|count_reg[28]~23 ;
wire \enc|count_reg[28]~23COUT1_87 ;
wire \enc|count_reg[29]~25 ;
wire \enc|count_reg[29]~25COUT1_88 ;
wire \enc|count_reg[30]~27 ;
wire \enc|LessThan0~3_combout ;
wire \enc|LessThan0~4_combout ;
wire \enc|LessThan0~0_combout ;
wire \enc|LessThan0~1_combout ;
wire \enc|LessThan0~2_combout ;
wire \enc|LessThan0~7_combout ;
wire \enc|LessThan0~5_combout ;
wire \enc|LessThan0~6_combout ;
wire \enc|LessThan0~8_combout ;
wire \enc|LessThan0~9_combout ;
wire \enc|LessThan0~10_combout ;
wire \enc|out_200hz~regout ;
wire \enc|pha_reg~regout ;
wire \linkFQD~regout ;
wire \WideOr26~1_combout ;
wire \linkTDC~regout ;
wire \BusB[77]~88_combout ;
wire \linkTIC~regout ;
wire \BusB[77]~89_combout ;
wire \BusB[77]~90_combout ;
wire \enc|phb_reg~regout ;
wire \Selector45~0_combout ;
wire \linkDSV~regout ;
wire \BusB[87]~91_combout ;
wire \BusB[87]~92_combout ;
wire [23:0] Rx_cmd;
wire [7:0] \uart_instance1|data_deal|data_out ;
wire [31:0] Buff_temp;
wire [7:0] \uart_instance1|rx_inst|data_in ;
wire [7:0] \my_uart_rx|rx_data_reg ;
wire [1:0] \enc|Phase90_Count ;
wire [14:0] \uart_instance1|rst_cnt ;
wire [3:0] \uart_instance1|data_deal|data_regnum ;
wire [7:0] \uart_instance1|data_deal|data_reg ;
wire [3:0] \uart_instance1|tx_inst|tran_cnt ;
wire [4:0] \uart_instance1|rx_inst|tran_cnt ;
wire [7:0] \my_uart_rx|rx_data_temp ;
wire [3:0] \my_uart_rx|rx_count ;
wire [12:0] \uart_instance1|tx_inst|cnt ;
wire [31:0] \enc|count_reg ;
wire [12:0] \speed_select|cnt_rx ;
wire [12:0] \uart_instance1|rx_inst|cnt ;


// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[3]~I (
	.datain(\BusA[16]~14 ),
	.oe(\linkFIC~regout ),
	.combout(\BusA[3]~10 ),
	.padio(BusA[3]));
// synopsys translate_off
defparam \BusA[3]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[4]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusA[4]~11 ),
	.padio(BusA[4]));
// synopsys translate_off
defparam \BusA[4]~I .open_drain_output = "true";
defparam \BusA[4]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[15]~I (
	.datain(\BusA[15]~46_combout ),
	.oe(\BusA[8]~48_combout ),
	.combout(\BusA[15]~13 ),
	.padio(BusA[15]));
// synopsys translate_off
defparam \BusA[15]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[16]~I (
	.datain(\BusB[50]~30 ),
	.oe(\linkESS~regout ),
	.combout(\BusA[16]~14 ),
	.padio(BusA[16]));
// synopsys translate_off
defparam \BusA[16]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[18]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusA[18]~16 ),
	.padio(BusA[18]));
// synopsys translate_off
defparam \BusA[18]~I .open_drain_output = "true";
defparam \BusA[18]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[20]~I (
	.datain(\BusB[83]~38 ),
	.oe(\linkESC~regout ),
	.combout(\BusA[20]~18 ),
	.padio(BusA[20]));
// synopsys translate_off
defparam \BusA[20]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[21]~I (
	.datain(\BusB[91]~41 ),
	.oe(\linkESC~regout ),
	.combout(\BusA[21]~19 ),
	.padio(BusA[21]));
// synopsys translate_off
defparam \BusA[21]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[50]~I (
	.datain(\BusA[16]~14 ),
	.oe(\linkESC~regout ),
	.combout(\BusB[50]~30 ),
	.padio(BusB[50]));
// synopsys translate_off
defparam \BusB[50]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[61]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusB[61]~32 ),
	.padio(BusB[61]));
// synopsys translate_off
defparam \BusB[61]~I .open_drain_output = "true";
defparam \BusB[61]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[72]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusB[72]~35 ),
	.padio(BusB[72]));
// synopsys translate_off
defparam \BusB[72]~I .open_drain_output = "true";
defparam \BusB[72]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[77]~I (
	.datain(\BusB[77]~89_combout ),
	.oe(\BusB[77]~90_combout ),
	.combout(\BusB[77]~36 ),
	.padio(BusB[77]));
// synopsys translate_off
defparam \BusB[77]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[81]~I (
	.datain(\enc|phb_reg~regout ),
	.oe(\linkFQD~regout ),
	.combout(\BusB[81]~37 ),
	.padio(BusB[81]));
// synopsys translate_off
defparam \BusB[81]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[83]~I (
	.datain(\BusA[20]~18 ),
	.oe(\linkESS~regout ),
	.combout(\BusB[83]~38 ),
	.padio(BusB[83]));
// synopsys translate_off
defparam \BusB[83]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[85]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(\BusB[85]~39 ),
	.padio(BusB[85]));
// synopsys translate_off
defparam \BusB[85]~I .open_drain_output = "true";
defparam \BusB[85]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[91]~I (
	.datain(\BusA[21]~19 ),
	.oe(\linkESS~regout ),
	.combout(\BusB[91]~41 ),
	.padio(BusB[91]));
// synopsys translate_off
defparam \BusB[91]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \rst_n~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rst_n~combout ),
	.padio(rst_n));
// synopsys translate_off
defparam \rst_n~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y4_N4
maxii_lcell \speed_select|cnt_rx[0] (
// Equation(s):
// \speed_select|cnt_rx [0] = DFFEAS((!\speed_select|cnt_rx [0]), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[0]~21  = CARRY((\speed_select|cnt_rx [0]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [0]),
	.cout(\speed_select|cnt_rx[0]~21 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[0] .lut_mask = "55aa";
defparam \speed_select|cnt_rx[0] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[0] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[0] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[0] .sum_lutc_input = "datac";
defparam \speed_select|cnt_rx[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N5
maxii_lcell \speed_select|cnt_rx[1] (
// Equation(s):
// \speed_select|cnt_rx [1] = DFFEAS(\speed_select|cnt_rx [1] $ ((((\speed_select|cnt_rx[0]~21 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[1]~23  = CARRY(((!\speed_select|cnt_rx[0]~21 )) # (!\speed_select|cnt_rx [1]))
// \speed_select|cnt_rx[1]~23COUT1_27  = CARRY(((!\speed_select|cnt_rx[0]~21 )) # (!\speed_select|cnt_rx [1]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [1]),
	.cout(),
	.cout0(\speed_select|cnt_rx[1]~23 ),
	.cout1(\speed_select|cnt_rx[1]~23COUT1_27 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[1] .cin_used = "true";
defparam \speed_select|cnt_rx[1] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[1] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[1] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[1] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[1] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N6
maxii_lcell \speed_select|cnt_rx[2] (
// Equation(s):
// \speed_select|cnt_rx [2] = DFFEAS(\speed_select|cnt_rx [2] $ ((((!(!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[1]~23 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[1]~23COUT1_27 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , 
// , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[2]~25  = CARRY((\speed_select|cnt_rx [2] & ((!\speed_select|cnt_rx[1]~23 ))))
// \speed_select|cnt_rx[2]~25COUT1_28  = CARRY((\speed_select|cnt_rx [2] & ((!\speed_select|cnt_rx[1]~23COUT1_27 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[1]~23 ),
	.cin1(\speed_select|cnt_rx[1]~23COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [2]),
	.cout(),
	.cout0(\speed_select|cnt_rx[2]~25 ),
	.cout1(\speed_select|cnt_rx[2]~25COUT1_28 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[2] .cin0_used = "true";
defparam \speed_select|cnt_rx[2] .cin1_used = "true";
defparam \speed_select|cnt_rx[2] .cin_used = "true";
defparam \speed_select|cnt_rx[2] .lut_mask = "a50a";
defparam \speed_select|cnt_rx[2] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[2] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[2] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[2] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N7
maxii_lcell \speed_select|cnt_rx[3] (
// Equation(s):
// \speed_select|cnt_rx [3] = DFFEAS(\speed_select|cnt_rx [3] $ (((((!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[2]~25 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[2]~25COUT1_28 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , 
// , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[3]~17  = CARRY(((!\speed_select|cnt_rx[2]~25 )) # (!\speed_select|cnt_rx [3]))
// \speed_select|cnt_rx[3]~17COUT1_29  = CARRY(((!\speed_select|cnt_rx[2]~25COUT1_28 )) # (!\speed_select|cnt_rx [3]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[2]~25 ),
	.cin1(\speed_select|cnt_rx[2]~25COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [3]),
	.cout(),
	.cout0(\speed_select|cnt_rx[3]~17 ),
	.cout1(\speed_select|cnt_rx[3]~17COUT1_29 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[3] .cin0_used = "true";
defparam \speed_select|cnt_rx[3] .cin1_used = "true";
defparam \speed_select|cnt_rx[3] .cin_used = "true";
defparam \speed_select|cnt_rx[3] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[3] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[3] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[3] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[3] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N8
maxii_lcell \speed_select|cnt_rx[4] (
// Equation(s):
// \speed_select|cnt_rx [4] = DFFEAS(\speed_select|cnt_rx [4] $ ((((!(!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[3]~17 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[3]~17COUT1_29 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , 
// , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[4]~19  = CARRY((\speed_select|cnt_rx [4] & ((!\speed_select|cnt_rx[3]~17 ))))
// \speed_select|cnt_rx[4]~19COUT1_30  = CARRY((\speed_select|cnt_rx [4] & ((!\speed_select|cnt_rx[3]~17COUT1_29 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[3]~17 ),
	.cin1(\speed_select|cnt_rx[3]~17COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [4]),
	.cout(),
	.cout0(\speed_select|cnt_rx[4]~19 ),
	.cout1(\speed_select|cnt_rx[4]~19COUT1_30 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[4] .cin0_used = "true";
defparam \speed_select|cnt_rx[4] .cin1_used = "true";
defparam \speed_select|cnt_rx[4] .cin_used = "true";
defparam \speed_select|cnt_rx[4] .lut_mask = "a50a";
defparam \speed_select|cnt_rx[4] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[4] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[4] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[4] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N9
maxii_lcell \speed_select|cnt_rx[5] (
// Equation(s):
// \speed_select|cnt_rx [5] = DFFEAS((\speed_select|cnt_rx [5] $ (((!\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[4]~19 ) # (\speed_select|cnt_rx[0]~21  & \speed_select|cnt_rx[4]~19COUT1_30 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[5]~13  = CARRY(((!\speed_select|cnt_rx[4]~19COUT1_30 ) # (!\speed_select|cnt_rx [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[0]~21 ),
	.cin0(\speed_select|cnt_rx[4]~19 ),
	.cin1(\speed_select|cnt_rx[4]~19COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [5]),
	.cout(\speed_select|cnt_rx[5]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[5] .cin0_used = "true";
defparam \speed_select|cnt_rx[5] .cin1_used = "true";
defparam \speed_select|cnt_rx[5] .cin_used = "true";
defparam \speed_select|cnt_rx[5] .lut_mask = "3c3f";
defparam \speed_select|cnt_rx[5] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[5] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[5] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[5] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N0
maxii_lcell \speed_select|cnt_rx[6] (
// Equation(s):
// \speed_select|cnt_rx [6] = DFFEAS((\speed_select|cnt_rx [6] $ ((!\speed_select|cnt_rx[5]~13 ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[6]~11  = CARRY(((\speed_select|cnt_rx [6] & !\speed_select|cnt_rx[5]~13 )))
// \speed_select|cnt_rx[6]~11COUT1_31  = CARRY(((\speed_select|cnt_rx [6] & !\speed_select|cnt_rx[5]~13 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [6]),
	.cout(),
	.cout0(\speed_select|cnt_rx[6]~11 ),
	.cout1(\speed_select|cnt_rx[6]~11COUT1_31 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[6] .cin_used = "true";
defparam \speed_select|cnt_rx[6] .lut_mask = "c30c";
defparam \speed_select|cnt_rx[6] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[6] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[6] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[6] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N1
maxii_lcell \speed_select|cnt_rx[7] (
// Equation(s):
// \speed_select|cnt_rx [7] = DFFEAS((\speed_select|cnt_rx [7] $ (((!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[6]~11 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[6]~11COUT1_31 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[7]~15  = CARRY(((!\speed_select|cnt_rx[6]~11 ) # (!\speed_select|cnt_rx [7])))
// \speed_select|cnt_rx[7]~15COUT1_32  = CARRY(((!\speed_select|cnt_rx[6]~11COUT1_31 ) # (!\speed_select|cnt_rx [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[6]~11 ),
	.cin1(\speed_select|cnt_rx[6]~11COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [7]),
	.cout(),
	.cout0(\speed_select|cnt_rx[7]~15 ),
	.cout1(\speed_select|cnt_rx[7]~15COUT1_32 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[7] .cin0_used = "true";
defparam \speed_select|cnt_rx[7] .cin1_used = "true";
defparam \speed_select|cnt_rx[7] .cin_used = "true";
defparam \speed_select|cnt_rx[7] .lut_mask = "3c3f";
defparam \speed_select|cnt_rx[7] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[7] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[7] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[7] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N1
maxii_lcell \speed_select|LessThan0~0 (
// Equation(s):
// \speed_select|LessThan0~0_combout  = ((!\speed_select|cnt_rx [3] & (!\speed_select|cnt_rx [1] & !\speed_select|cnt_rx [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [3]),
	.datac(\speed_select|cnt_rx [1]),
	.datad(\speed_select|cnt_rx [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|LessThan0~0 .lut_mask = "0003";
defparam \speed_select|LessThan0~0 .operation_mode = "normal";
defparam \speed_select|LessThan0~0 .output_mode = "comb_only";
defparam \speed_select|LessThan0~0 .register_cascade_mode = "off";
defparam \speed_select|LessThan0~0 .sum_lutc_input = "datac";
defparam \speed_select|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N1
maxii_lcell \speed_select|LessThan0~1 (
// Equation(s):
// \speed_select|LessThan0~1_combout  = (!\speed_select|cnt_rx [6] & (((\speed_select|LessThan0~0_combout ) # (!\speed_select|cnt_rx [5])) # (!\speed_select|cnt_rx [4])))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [6]),
	.datab(\speed_select|cnt_rx [4]),
	.datac(\speed_select|cnt_rx [5]),
	.datad(\speed_select|LessThan0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|LessThan0~1 .lut_mask = "5515";
defparam \speed_select|LessThan0~1 .operation_mode = "normal";
defparam \speed_select|LessThan0~1 .output_mode = "comb_only";
defparam \speed_select|LessThan0~1 .register_cascade_mode = "off";
defparam \speed_select|LessThan0~1 .sum_lutc_input = "datac";
defparam \speed_select|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N2
maxii_lcell \speed_select|cnt_rx[8] (
// Equation(s):
// \speed_select|cnt_rx [8] = DFFEAS((\speed_select|cnt_rx [8] $ ((!(!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[7]~15 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[7]~15COUT1_32 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[8]~9  = CARRY(((\speed_select|cnt_rx [8] & !\speed_select|cnt_rx[7]~15 )))
// \speed_select|cnt_rx[8]~9COUT1_33  = CARRY(((\speed_select|cnt_rx [8] & !\speed_select|cnt_rx[7]~15COUT1_32 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\speed_select|cnt_rx [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[7]~15 ),
	.cin1(\speed_select|cnt_rx[7]~15COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [8]),
	.cout(),
	.cout0(\speed_select|cnt_rx[8]~9 ),
	.cout1(\speed_select|cnt_rx[8]~9COUT1_33 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[8] .cin0_used = "true";
defparam \speed_select|cnt_rx[8] .cin1_used = "true";
defparam \speed_select|cnt_rx[8] .cin_used = "true";
defparam \speed_select|cnt_rx[8] .lut_mask = "c30c";
defparam \speed_select|cnt_rx[8] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[8] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[8] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[8] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N3
maxii_lcell \speed_select|cnt_rx[9] (
// Equation(s):
// \speed_select|cnt_rx [9] = DFFEAS(\speed_select|cnt_rx [9] $ (((((!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[8]~9 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[8]~9COUT1_33 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , 
// \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[9]~1  = CARRY(((!\speed_select|cnt_rx[8]~9 )) # (!\speed_select|cnt_rx [9]))
// \speed_select|cnt_rx[9]~1COUT1_34  = CARRY(((!\speed_select|cnt_rx[8]~9COUT1_33 )) # (!\speed_select|cnt_rx [9]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[8]~9 ),
	.cin1(\speed_select|cnt_rx[8]~9COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [9]),
	.cout(),
	.cout0(\speed_select|cnt_rx[9]~1 ),
	.cout1(\speed_select|cnt_rx[9]~1COUT1_34 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[9] .cin0_used = "true";
defparam \speed_select|cnt_rx[9] .cin1_used = "true";
defparam \speed_select|cnt_rx[9] .cin_used = "true";
defparam \speed_select|cnt_rx[9] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[9] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[9] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[9] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[9] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N4
maxii_lcell \speed_select|cnt_rx[10] (
// Equation(s):
// \speed_select|cnt_rx [10] = DFFEAS(\speed_select|cnt_rx [10] $ ((((!(!\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[9]~1 ) # (\speed_select|cnt_rx[5]~13  & \speed_select|cnt_rx[9]~1COUT1_34 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , 
// , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[10]~5  = CARRY((\speed_select|cnt_rx [10] & ((!\speed_select|cnt_rx[9]~1COUT1_34 ))))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[5]~13 ),
	.cin0(\speed_select|cnt_rx[9]~1 ),
	.cin1(\speed_select|cnt_rx[9]~1COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [10]),
	.cout(\speed_select|cnt_rx[10]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[10] .cin0_used = "true";
defparam \speed_select|cnt_rx[10] .cin1_used = "true";
defparam \speed_select|cnt_rx[10] .cin_used = "true";
defparam \speed_select|cnt_rx[10] .lut_mask = "a50a";
defparam \speed_select|cnt_rx[10] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[10] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[10] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[10] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N5
maxii_lcell \speed_select|cnt_rx[11] (
// Equation(s):
// \speed_select|cnt_rx [11] = DFFEAS(\speed_select|cnt_rx [11] $ ((((\speed_select|cnt_rx[10]~5 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , \speed_select|always1~0_combout , )
// \speed_select|cnt_rx[11]~7  = CARRY(((!\speed_select|cnt_rx[10]~5 )) # (!\speed_select|cnt_rx [11]))
// \speed_select|cnt_rx[11]~7COUT1_35  = CARRY(((!\speed_select|cnt_rx[10]~5 )) # (!\speed_select|cnt_rx [11]))

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[10]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [11]),
	.cout(),
	.cout0(\speed_select|cnt_rx[11]~7 ),
	.cout1(\speed_select|cnt_rx[11]~7COUT1_35 ));
// synopsys translate_off
defparam \speed_select|cnt_rx[11] .cin_used = "true";
defparam \speed_select|cnt_rx[11] .lut_mask = "5a5f";
defparam \speed_select|cnt_rx[11] .operation_mode = "arithmetic";
defparam \speed_select|cnt_rx[11] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[11] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[11] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N6
maxii_lcell \speed_select|cnt_rx[12] (
// Equation(s):
// \speed_select|cnt_rx [12] = DFFEAS((((!\speed_select|cnt_rx[10]~5  & \speed_select|cnt_rx[11]~7 ) # (\speed_select|cnt_rx[10]~5  & \speed_select|cnt_rx[11]~7COUT1_35 ) $ (!\speed_select|cnt_rx [12]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , 
// , \speed_select|always1~0_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\speed_select|cnt_rx [12]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\speed_select|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\speed_select|cnt_rx[10]~5 ),
	.cin0(\speed_select|cnt_rx[11]~7 ),
	.cin1(\speed_select|cnt_rx[11]~7COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|cnt_rx [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|cnt_rx[12] .cin0_used = "true";
defparam \speed_select|cnt_rx[12] .cin1_used = "true";
defparam \speed_select|cnt_rx[12] .cin_used = "true";
defparam \speed_select|cnt_rx[12] .lut_mask = "f00f";
defparam \speed_select|cnt_rx[12] .operation_mode = "normal";
defparam \speed_select|cnt_rx[12] .output_mode = "reg_only";
defparam \speed_select|cnt_rx[12] .register_cascade_mode = "off";
defparam \speed_select|cnt_rx[12] .sum_lutc_input = "cin";
defparam \speed_select|cnt_rx[12] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \rs232_rx~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rs232_rx~combout ),
	.padio(rs232_rx));
// synopsys translate_off
defparam \rs232_rx~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y7_N1
maxii_lcell \my_uart_rx|rx_count[0] (
// Equation(s):
// \my_uart_rx|rx_count [0] = DFFEAS(\my_uart_rx|rx_count [0] $ ((((!\my_uart_rx|rx_count [2] & !\my_uart_rx|rx_count [1])) # (!\my_uart_rx|rx_count [3]))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [3]),
	.datab(\my_uart_rx|rx_count [0]),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[0] .lut_mask = "9993";
defparam \my_uart_rx|rx_count[0] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[0] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[0] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[0] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N7
maxii_lcell \my_uart_rx|rx_count[2] (
// Equation(s):
// \my_uart_rx|rx_count [2] = DFFEAS(\my_uart_rx|rx_count [2] $ (((\my_uart_rx|rx_count [1] & (!\my_uart_rx|rx_count [3] & \my_uart_rx|rx_count [0])))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [1]),
	.datab(\my_uart_rx|rx_count [2]),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[2] .lut_mask = "c6cc";
defparam \my_uart_rx|rx_count[2] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[2] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[2] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[2] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N4
maxii_lcell \my_uart_rx|rx_count[3] (
// Equation(s):
// \my_uart_rx|rx_count [3] = DFFEAS((\my_uart_rx|rx_count [1] & ((\my_uart_rx|rx_count [3]) # ((\my_uart_rx|rx_count [2] & \my_uart_rx|rx_count [0])))) # (!\my_uart_rx|rx_count [1] & (\my_uart_rx|rx_count [3] & ((\my_uart_rx|rx_count [2]) # 
// (!\my_uart_rx|rx_count [0])))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [1]),
	.datab(\my_uart_rx|rx_count [2]),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[3] .lut_mask = "e8f0";
defparam \my_uart_rx|rx_count[3] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[3] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[3] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[3] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N9
maxii_lcell \my_uart_rx|rx_count[1] (
// Equation(s):
// \my_uart_rx|rx_count [1] = DFFEAS((\my_uart_rx|rx_count [1] $ (((!\my_uart_rx|rx_count [3] & \my_uart_rx|rx_count [0])))), GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_count[1] .lut_mask = "c3cc";
defparam \my_uart_rx|rx_count[1] .operation_mode = "normal";
defparam \my_uart_rx|rx_count[1] .output_mode = "reg_only";
defparam \my_uart_rx|rx_count[1] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_count[1] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N5
maxii_lcell \my_uart_rx|rx_data_reg[7]~0 (
// Equation(s):
// \my_uart_rx|rx_data_reg[7]~0_combout  = (((!\my_uart_rx|rx_count [2] & !\my_uart_rx|rx_count [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [2]),
	.datad(\my_uart_rx|rx_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[7]~0 .lut_mask = "000f";
defparam \my_uart_rx|rx_data_reg[7]~0 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[7]~0 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_reg[7]~0 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[7]~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N9
maxii_lcell \my_uart_rx|rx_complete_reg~1 (
// Equation(s):
// \my_uart_rx|rx_complete_reg~1_combout  = (((!\my_uart_rx|rx_enable_reg~regout ) # (!\rst_n~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rst_n~combout ),
	.datad(\my_uart_rx|rx_enable_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_complete_reg~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_complete_reg~1 .lut_mask = "0fff";
defparam \my_uart_rx|rx_complete_reg~1 .operation_mode = "normal";
defparam \my_uart_rx|rx_complete_reg~1 .output_mode = "comb_only";
defparam \my_uart_rx|rx_complete_reg~1 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_complete_reg~1 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_complete_reg~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N8
maxii_lcell \my_uart_rx|rx_complete_reg (
// Equation(s):
// \my_uart_rx|rx_complete_reg~regout  = DFFEAS((\my_uart_rx|rx_complete_reg~regout ) # ((!\my_uart_rx|rx_count [1] & (!\my_uart_rx|rx_count [0] & \my_uart_rx|rx_data_reg[7]~0_combout ))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), 
// !\my_uart_rx|rx_complete_reg~1_combout , , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_complete_reg~regout ),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.aclr(\my_uart_rx|rx_complete_reg~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_complete_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_complete_reg .lut_mask = "abaa";
defparam \my_uart_rx|rx_complete_reg .operation_mode = "normal";
defparam \my_uart_rx|rx_complete_reg .output_mode = "reg_only";
defparam \my_uart_rx|rx_complete_reg .register_cascade_mode = "off";
defparam \my_uart_rx|rx_complete_reg .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_complete_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N6
maxii_lcell \my_uart_rx|rx_enable_reg~0 (
// Equation(s):
// \my_uart_rx|rx_enable_reg~0_combout  = (((\my_uart_rx|rx_complete_reg~regout ) # (!\rst_n~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rst_n~combout ),
	.datad(\my_uart_rx|rx_complete_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_enable_reg~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_enable_reg~0 .lut_mask = "ff0f";
defparam \my_uart_rx|rx_enable_reg~0 .operation_mode = "normal";
defparam \my_uart_rx|rx_enable_reg~0 .output_mode = "comb_only";
defparam \my_uart_rx|rx_enable_reg~0 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_enable_reg~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_enable_reg~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N0
maxii_lcell \my_uart_rx|rx_enable_reg (
// Equation(s):
// \my_uart_rx|rx_enable_reg~regout  = DFFEAS(VCC, !\rs232_rx~combout , !\my_uart_rx|rx_enable_reg~0_combout , , , , , , )

	.clk(!\rs232_rx~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\my_uart_rx|rx_enable_reg~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_enable_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_enable_reg .lut_mask = "ffff";
defparam \my_uart_rx|rx_enable_reg .operation_mode = "normal";
defparam \my_uart_rx|rx_enable_reg .output_mode = "reg_only";
defparam \my_uart_rx|rx_enable_reg .register_cascade_mode = "off";
defparam \my_uart_rx|rx_enable_reg .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_enable_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N2
maxii_lcell \speed_select|always2~0 (
// Equation(s):
// \speed_select|always2~0_combout  = (((!\speed_select|cnt_rx [9] & \my_uart_rx|rx_enable_reg~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\speed_select|cnt_rx [9]),
	.datad(\my_uart_rx|rx_enable_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~0 .lut_mask = "0f00";
defparam \speed_select|always2~0 .operation_mode = "normal";
defparam \speed_select|always2~0 .output_mode = "comb_only";
defparam \speed_select|always2~0 .register_cascade_mode = "off";
defparam \speed_select|always2~0 .sum_lutc_input = "datac";
defparam \speed_select|always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N3
maxii_lcell \speed_select|always2~1 (
// Equation(s):
// \speed_select|always2~1_combout  = (!\speed_select|cnt_rx [12] & (!\speed_select|cnt_rx [11] & (!\speed_select|cnt_rx [10] & \speed_select|always2~0_combout )))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [12]),
	.datab(\speed_select|cnt_rx [11]),
	.datac(\speed_select|cnt_rx [10]),
	.datad(\speed_select|always2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~1 .lut_mask = "0100";
defparam \speed_select|always2~1 .operation_mode = "normal";
defparam \speed_select|always2~1 .output_mode = "comb_only";
defparam \speed_select|always2~1 .register_cascade_mode = "off";
defparam \speed_select|always2~1 .sum_lutc_input = "datac";
defparam \speed_select|always2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N0
maxii_lcell \speed_select|always1~0 (
// Equation(s):
// \speed_select|always1~0_combout  = ((\speed_select|cnt_rx [7] & (\speed_select|cnt_rx [8] & !\speed_select|LessThan0~1_combout ))) # (!\speed_select|always2~1_combout )

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [7]),
	.datab(\speed_select|cnt_rx [8]),
	.datac(\speed_select|LessThan0~1_combout ),
	.datad(\speed_select|always2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always1~0 .lut_mask = "08ff";
defparam \speed_select|always1~0 .operation_mode = "normal";
defparam \speed_select|always1~0 .output_mode = "comb_only";
defparam \speed_select|always1~0 .register_cascade_mode = "off";
defparam \speed_select|always1~0 .sum_lutc_input = "datac";
defparam \speed_select|always1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N7
maxii_lcell \speed_select|always2~2 (
// Equation(s):
// \speed_select|always2~2_combout  = (\speed_select|cnt_rx [2]) # ((\speed_select|cnt_rx [1] & ((\speed_select|cnt_rx [7]) # (\speed_select|cnt_rx [0]))) # (!\speed_select|cnt_rx [1] & (\speed_select|cnt_rx [7] & \speed_select|cnt_rx [0])))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [1]),
	.datab(\speed_select|cnt_rx [7]),
	.datac(\speed_select|cnt_rx [2]),
	.datad(\speed_select|cnt_rx [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~2 .lut_mask = "fef8";
defparam \speed_select|always2~2 .operation_mode = "normal";
defparam \speed_select|always2~2 .output_mode = "comb_only";
defparam \speed_select|always2~2 .register_cascade_mode = "off";
defparam \speed_select|always2~2 .sum_lutc_input = "datac";
defparam \speed_select|always2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N8
maxii_lcell \speed_select|always2~3 (
// Equation(s):
// \speed_select|always2~3_combout  = (\speed_select|cnt_rx [4] & (((\speed_select|cnt_rx [3] & \speed_select|always2~2_combout )) # (!\speed_select|cnt_rx [7]))) # (!\speed_select|cnt_rx [4] & (\speed_select|cnt_rx [3] & (!\speed_select|cnt_rx [7] & 
// \speed_select|always2~2_combout )))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [4]),
	.datab(\speed_select|cnt_rx [3]),
	.datac(\speed_select|cnt_rx [7]),
	.datad(\speed_select|always2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~3 .lut_mask = "8e0a";
defparam \speed_select|always2~3 .operation_mode = "normal";
defparam \speed_select|always2~3 .output_mode = "comb_only";
defparam \speed_select|always2~3 .register_cascade_mode = "off";
defparam \speed_select|always2~3 .sum_lutc_input = "datac";
defparam \speed_select|always2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N9
maxii_lcell \speed_select|always2~4 (
// Equation(s):
// \speed_select|always2~4_combout  = (\speed_select|cnt_rx [7] & (((!\speed_select|cnt_rx [5] & !\speed_select|always2~3_combout )) # (!\speed_select|cnt_rx [6]))) # (!\speed_select|cnt_rx [7] & ((\speed_select|cnt_rx [5]) # ((\speed_select|cnt_rx [6]) # 
// (\speed_select|always2~3_combout ))))

	.clk(gnd),
	.dataa(\speed_select|cnt_rx [5]),
	.datab(\speed_select|cnt_rx [7]),
	.datac(\speed_select|cnt_rx [6]),
	.datad(\speed_select|always2~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\speed_select|always2~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|always2~4 .lut_mask = "3f7e";
defparam \speed_select|always2~4 .operation_mode = "normal";
defparam \speed_select|always2~4 .output_mode = "comb_only";
defparam \speed_select|always2~4 .register_cascade_mode = "off";
defparam \speed_select|always2~4 .sum_lutc_input = "datac";
defparam \speed_select|always2~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N6
maxii_lcell \speed_select|buad_clk_rx_reg (
// Equation(s):
// \speed_select|buad_clk_rx_reg~regout  = DFFEAS((!\speed_select|cnt_rx [8] & (((\speed_select|always2~1_combout  & \speed_select|always2~4_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\speed_select|cnt_rx [8]),
	.datab(vcc),
	.datac(\speed_select|always2~1_combout ),
	.datad(\speed_select|always2~4_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\speed_select|buad_clk_rx_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \speed_select|buad_clk_rx_reg .lut_mask = "5000";
defparam \speed_select|buad_clk_rx_reg .operation_mode = "normal";
defparam \speed_select|buad_clk_rx_reg .output_mode = "reg_only";
defparam \speed_select|buad_clk_rx_reg .register_cascade_mode = "off";
defparam \speed_select|buad_clk_rx_reg .sum_lutc_input = "datac";
defparam \speed_select|buad_clk_rx_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N7
maxii_lcell \my_uart_rx|rx_data_temp[1]~4 (
// Equation(s):
// \my_uart_rx|rx_data_temp[1]~4_combout  = (\rs232_rx~combout  & (((\my_uart_rx|rx_count [1]))))

	.clk(gnd),
	.dataa(\rs232_rx~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[1]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[1]~4 .lut_mask = "aa00";
defparam \my_uart_rx|rx_data_temp[1]~4 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[1]~4 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[1]~4 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[1]~4 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[1]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N9
maxii_lcell \my_uart_rx|rx_data_temp[0]~6 (
// Equation(s):
// \my_uart_rx|rx_data_temp[0]~6_combout  = (\my_uart_rx|rx_data_temp [0] & ((\my_uart_rx|rx_count [0] $ (!\my_uart_rx|rx_count [1])) # (!\my_uart_rx|rx_data_reg[7]~0_combout )))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_data_temp [0]),
	.datad(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[0]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[0]~6 .lut_mask = "90f0";
defparam \my_uart_rx|rx_data_temp[0]~6 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[0]~6 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[0]~6 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[0]~6 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[0]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N8
maxii_lcell \my_uart_rx|rx_data_temp[0] (
// Equation(s):
// \my_uart_rx|rx_data_temp [0] = DFFEAS((\my_uart_rx|rx_data_temp[0]~6_combout ) # ((\my_uart_rx|rx_data_temp[1]~4_combout  & (\my_uart_rx|rx_data_reg[7]~0_combout  & !\my_uart_rx|rx_count [0]))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), 
// GLOBAL(\rst_n~combout ), , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_temp[1]~4_combout ),
	.datab(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.datac(\my_uart_rx|rx_count [0]),
	.datad(\my_uart_rx|rx_data_temp[0]~6_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[0] .lut_mask = "ff08";
defparam \my_uart_rx|rx_data_temp[0] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[0] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[0] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[0] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N8
maxii_lcell \my_uart_rx|rx_data_reg[7]~1 (
// Equation(s):
// \my_uart_rx|rx_data_reg[7]~1_combout  = (!\my_uart_rx|rx_count [1] & (!\my_uart_rx|rx_count [0] & (\my_uart_rx|rx_enable_reg~regout  & \my_uart_rx|rx_data_reg[7]~0_combout )))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [1]),
	.datab(\my_uart_rx|rx_count [0]),
	.datac(\my_uart_rx|rx_enable_reg~regout ),
	.datad(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[7]~1 .lut_mask = "1000";
defparam \my_uart_rx|rx_data_reg[7]~1 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[7]~1 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_reg[7]~1 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[7]~1 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N7
maxii_lcell \my_uart_rx|rx_data_reg[0] (
// Equation(s):
// \my_uart_rx|rx_data_reg [0] = DFFEAS((((\my_uart_rx|rx_data_temp [0]))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\my_uart_rx|rx_data_temp [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[0] .lut_mask = "ff00";
defparam \my_uart_rx|rx_data_reg[0] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[0] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[0] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[0] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N0
maxii_lcell \my_uart_rx|Mux6~2 (
// Equation(s):
// \my_uart_rx|Mux6~2_combout  = (\my_uart_rx|rx_count [2] & ((\my_uart_rx|rx_count [1] & (\rs232_rx~combout )) # (!\my_uart_rx|rx_count [1] & ((\my_uart_rx|rx_data_temp [5]))))) # (!\my_uart_rx|rx_count [2] & (((\my_uart_rx|rx_data_temp [5] & 
// \my_uart_rx|rx_count [1]))))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [2]),
	.datab(\rs232_rx~combout ),
	.datac(\my_uart_rx|rx_data_temp [5]),
	.datad(\my_uart_rx|rx_count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux6~2 .lut_mask = "d8a0";
defparam \my_uart_rx|Mux6~2 .operation_mode = "normal";
defparam \my_uart_rx|Mux6~2 .output_mode = "comb_only";
defparam \my_uart_rx|Mux6~2 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux6~2 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N6
maxii_lcell \my_uart_rx|Mux2~0 (
// Equation(s):
// \my_uart_rx|Mux2~0_combout  = (((!\my_uart_rx|rx_count [3] & \my_uart_rx|rx_count [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux2~0 .lut_mask = "0f00";
defparam \my_uart_rx|Mux2~0 .operation_mode = "normal";
defparam \my_uart_rx|Mux2~0 .output_mode = "comb_only";
defparam \my_uart_rx|Mux2~0 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux2~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N4
maxii_lcell \my_uart_rx|rx_data_temp[5] (
// Equation(s):
// \my_uart_rx|rx_data_temp [5] = DFFEAS(((!\my_uart_rx|rx_count [3] & (\my_uart_rx|Mux6~2_combout  & \my_uart_rx|rx_count [0]))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|Mux2~0_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(\my_uart_rx|rx_count [3]),
	.datac(\my_uart_rx|Mux6~2_combout ),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[5] .lut_mask = "3000";
defparam \my_uart_rx|rx_data_temp[5] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[5] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[5] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[5] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N4
maxii_lcell \my_uart_rx|Mux7~3 (
// Equation(s):
// \my_uart_rx|Mux7~3_combout  = (\my_uart_rx|rx_count [1] & ((\my_uart_rx|rx_count [2] & (\rs232_rx~combout )) # (!\my_uart_rx|rx_count [2] & ((\my_uart_rx|rx_data_temp [4]))))) # (!\my_uart_rx|rx_count [1] & (((\my_uart_rx|rx_data_temp [4] & 
// \my_uart_rx|rx_count [2]))))

	.clk(gnd),
	.dataa(\rs232_rx~combout ),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|rx_data_temp [4]),
	.datad(\my_uart_rx|rx_count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux7~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux7~3 .lut_mask = "b8c0";
defparam \my_uart_rx|Mux7~3 .operation_mode = "normal";
defparam \my_uart_rx|Mux7~3 .output_mode = "comb_only";
defparam \my_uart_rx|Mux7~3 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux7~3 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux7~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N3
maxii_lcell \my_uart_rx|Mux7~2 (
// Equation(s):
// \my_uart_rx|Mux7~2_combout  = (!\my_uart_rx|rx_count [3] & (\my_uart_rx|rx_count [2] $ ((\my_uart_rx|rx_count [0]))))

	.clk(gnd),
	.dataa(\my_uart_rx|rx_count [2]),
	.datab(\my_uart_rx|rx_count [0]),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux7~2 .lut_mask = "0606";
defparam \my_uart_rx|Mux7~2 .operation_mode = "normal";
defparam \my_uart_rx|Mux7~2 .output_mode = "comb_only";
defparam \my_uart_rx|Mux7~2 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux7~2 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N5
maxii_lcell \my_uart_rx|rx_data_temp[4] (
// Equation(s):
// \my_uart_rx|rx_data_temp [4] = DFFEAS((!\my_uart_rx|rx_count [3] & (\my_uart_rx|Mux7~3_combout  & (\my_uart_rx|rx_count [2] $ (\my_uart_rx|rx_count [0])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , 
// \my_uart_rx|Mux7~2_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [2]),
	.datab(\my_uart_rx|rx_count [3]),
	.datac(\my_uart_rx|Mux7~3_combout ),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux7~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[4] .lut_mask = "1020";
defparam \my_uart_rx|rx_data_temp[4] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[4] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[4] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[4] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N5
maxii_lcell \my_uart_rx|rx_data_reg[4] (
// Equation(s):
// \my_uart_rx|rx_data_reg [4] = DFFEAS(GND, !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [4], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [4]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[4] .lut_mask = "0000";
defparam \my_uart_rx|rx_data_reg[4] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[4] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[4] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[4] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y7_N6
maxii_lcell \my_uart_rx|rx_data_temp[1] (
// Equation(s):
// \my_uart_rx|rx_data_temp [1] = DFFEAS((\my_uart_rx|rx_data_reg[7]~0_combout  & ((\my_uart_rx|rx_count [0] & (\my_uart_rx|rx_data_temp[1]~4_combout )) # (!\my_uart_rx|rx_count [0] & ((\my_uart_rx|rx_data_temp [1]))))) # 
// (!\my_uart_rx|rx_data_reg[7]~0_combout  & (((\my_uart_rx|rx_data_temp [1])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_temp[1]~4_combout ),
	.datab(\my_uart_rx|rx_data_reg[7]~0_combout ),
	.datac(\my_uart_rx|rx_data_temp [1]),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[1] .lut_mask = "b8f0";
defparam \my_uart_rx|rx_data_temp[1] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[1] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[1] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[1] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N3
maxii_lcell \my_uart_rx|rx_data_reg[1] (
// Equation(s):
// \my_uart_rx|rx_data_reg [1] = DFFEAS(GND, !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [1], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [1]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[1] .lut_mask = "0000";
defparam \my_uart_rx|rx_data_reg[1] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[1] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[1] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[1] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y6_N7
maxii_lcell \my_uart_rx|Mux8~0 (
// Equation(s):
// \my_uart_rx|Mux8~0_combout  = (\rs232_rx~combout  & (!\my_uart_rx|rx_count [1] & ((\my_uart_rx|rx_count [2]))))

	.clk(gnd),
	.dataa(\rs232_rx~combout ),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(vcc),
	.datad(\my_uart_rx|rx_count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux8~0 .lut_mask = "2200";
defparam \my_uart_rx|Mux8~0 .operation_mode = "normal";
defparam \my_uart_rx|Mux8~0 .output_mode = "comb_only";
defparam \my_uart_rx|Mux8~0 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux8~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N2
maxii_lcell \my_uart_rx|rx_data_temp[2] (
// Equation(s):
// \my_uart_rx|rx_data_temp [2] = DFFEAS((\my_uart_rx|Mux7~2_combout  & ((\my_uart_rx|Mux8~0_combout ) # ((\my_uart_rx|rx_count [1] & \my_uart_rx|rx_data_temp [2])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , 
// \my_uart_rx|Mux7~2_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|Mux7~2_combout ),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|Mux8~0_combout ),
	.datad(\my_uart_rx|rx_data_temp [2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux7~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[2] .lut_mask = "a8a0";
defparam \my_uart_rx|rx_data_temp[2] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[2] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[2] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[2] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N1
maxii_lcell \my_uart_rx|rx_data_temp[7]~0 (
// Equation(s):
// \my_uart_rx|rx_data_temp[7]~0_combout  = (\rs232_rx~combout  & (!\my_uart_rx|rx_count [2] & (!\my_uart_rx|rx_count [1] & \my_uart_rx|rx_count [3])))

	.clk(gnd),
	.dataa(\rs232_rx~combout ),
	.datab(\my_uart_rx|rx_count [2]),
	.datac(\my_uart_rx|rx_count [1]),
	.datad(\my_uart_rx|rx_count [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[7]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[7]~0 .lut_mask = "0200";
defparam \my_uart_rx|rx_data_temp[7]~0 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[7]~0 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[7]~0 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[7]~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[7]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N3
maxii_lcell \my_uart_rx|rx_data_temp[7]~1 (
// Equation(s):
// \my_uart_rx|rx_data_temp[7]~1_combout  = ((!\my_uart_rx|rx_count [1] & ((!\my_uart_rx|rx_count [2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(vcc),
	.datad(\my_uart_rx|rx_count [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|rx_data_temp[7]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[7]~1 .lut_mask = "0033";
defparam \my_uart_rx|rx_data_temp[7]~1 .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[7]~1 .output_mode = "comb_only";
defparam \my_uart_rx|rx_data_temp[7]~1 .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[7]~1 .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[7]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N2
maxii_lcell \my_uart_rx|rx_data_temp[7] (
// Equation(s):
// \my_uart_rx|rx_data_temp [7] = DFFEAS((\my_uart_rx|rx_count [0] & ((\my_uart_rx|rx_data_temp[7]~0_combout ) # ((\my_uart_rx|rx_data_temp [7] & !\my_uart_rx|rx_data_temp[7]~1_combout )))) # (!\my_uart_rx|rx_count [0] & (((\my_uart_rx|rx_data_temp [7])))), 
// !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_count [0]),
	.datab(\my_uart_rx|rx_data_temp[7]~0_combout ),
	.datac(\my_uart_rx|rx_data_temp [7]),
	.datad(\my_uart_rx|rx_data_temp[7]~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[7] .lut_mask = "d8f8";
defparam \my_uart_rx|rx_data_temp[7] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[7] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[7] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[7] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N8
maxii_lcell \my_uart_rx|Mux5~0 (
// Equation(s):
// \my_uart_rx|Mux5~0_combout  = ((\my_uart_rx|rx_count [3] $ (\my_uart_rx|rx_count [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_count [3]),
	.datad(\my_uart_rx|rx_count [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\my_uart_rx|Mux5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|Mux5~0 .lut_mask = "0ff0";
defparam \my_uart_rx|Mux5~0 .operation_mode = "normal";
defparam \my_uart_rx|Mux5~0 .output_mode = "comb_only";
defparam \my_uart_rx|Mux5~0 .register_cascade_mode = "off";
defparam \my_uart_rx|Mux5~0 .sum_lutc_input = "datac";
defparam \my_uart_rx|Mux5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N5
maxii_lcell \my_uart_rx|rx_data_temp[6] (
// Equation(s):
// \my_uart_rx|rx_data_temp [6] = DFFEAS((\my_uart_rx|Mux5~0_combout  & ((\my_uart_rx|rx_data_temp[7]~0_combout ) # ((!\my_uart_rx|rx_data_temp[7]~1_combout  & \my_uart_rx|rx_data_temp [6])))) # (!\my_uart_rx|Mux5~0_combout  & (((\my_uart_rx|rx_data_temp 
// [6])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_temp[7]~1_combout ),
	.datab(\my_uart_rx|rx_data_temp[7]~0_combout ),
	.datac(\my_uart_rx|Mux5~0_combout ),
	.datad(\my_uart_rx|rx_data_temp [6]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[6] .lut_mask = "dfc0";
defparam \my_uart_rx|rx_data_temp[6] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[6] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[6] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[6] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N9
maxii_lcell \my_uart_rx|rx_data_reg[6] (
// Equation(s):
// \my_uart_rx|rx_data_reg [6] = DFFEAS((((\my_uart_rx|rx_data_temp [6]))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\my_uart_rx|rx_data_temp [6]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[6] .lut_mask = "ff00";
defparam \my_uart_rx|rx_data_reg[6] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[6] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_reg[6] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[6] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_reg[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N2
maxii_lcell \my_uart_rx|rx_data_reg[7] (
// Equation(s):
// \Equal0~0  = (((!C1_rx_data_reg[7] & !\my_uart_rx|rx_data_reg [6])))
// \my_uart_rx|rx_data_reg [7] = DFFEAS(\Equal0~0 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [7], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\my_uart_rx|rx_data_temp [7]),
	.datad(\my_uart_rx|rx_data_reg [6]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~0 ),
	.regout(\my_uart_rx|rx_data_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[7] .lut_mask = "000f";
defparam \my_uart_rx|rx_data_reg[7] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[7] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[7] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[7] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y4_N3
maxii_lcell \my_uart_rx|rx_data_reg[2] (
// Equation(s):
// \Equal0~1  = (!\my_uart_rx|rx_data_reg [4] & (!\my_uart_rx|rx_data_reg [1] & (C1_rx_data_reg[2] & \Equal0~0 )))
// \my_uart_rx|rx_data_reg [2] = DFFEAS(\Equal0~1 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [2], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg [4]),
	.datab(\my_uart_rx|rx_data_reg [1]),
	.datac(\my_uart_rx|rx_data_temp [2]),
	.datad(\Equal0~0 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~1 ),
	.regout(\my_uart_rx|rx_data_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[2] .lut_mask = "1000";
defparam \my_uart_rx|rx_data_reg[2] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[2] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[2] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[2] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y4_N6
maxii_lcell \my_uart_rx|rx_data_reg[5] (
// Equation(s):
// \Equal0~2  = (!\my_uart_rx|rx_data_reg [3] & (!\my_uart_rx|rx_data_reg [0] & (C1_rx_data_reg[5] & \Equal0~1 )))
// \my_uart_rx|rx_data_reg [5] = DFFEAS(\Equal0~2 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [5], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg [3]),
	.datab(\my_uart_rx|rx_data_reg [0]),
	.datac(\my_uart_rx|rx_data_temp [5]),
	.datad(\Equal0~1 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~2 ),
	.regout(\my_uart_rx|rx_data_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[5] .lut_mask = "1000";
defparam \my_uart_rx|rx_data_reg[5] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[5] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[5] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[5] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y6_N6
maxii_lcell \my_uart_rx|rx_data_temp[3] (
// Equation(s):
// \my_uart_rx|rx_data_temp [3] = DFFEAS((\my_uart_rx|Mux2~0_combout  & ((\my_uart_rx|Mux8~0_combout ) # ((\my_uart_rx|rx_data_temp [3] & \my_uart_rx|rx_count [1])))), !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , 
// \my_uart_rx|Mux2~0_combout , , , , )

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_temp [3]),
	.datab(\my_uart_rx|rx_count [1]),
	.datac(\my_uart_rx|Mux8~0_combout ),
	.datad(\my_uart_rx|Mux2~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|Mux2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\my_uart_rx|rx_data_temp [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_temp[3] .lut_mask = "f800";
defparam \my_uart_rx|rx_data_temp[3] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_temp[3] .output_mode = "reg_only";
defparam \my_uart_rx|rx_data_temp[3] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_temp[3] .sum_lutc_input = "datac";
defparam \my_uart_rx|rx_data_temp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N4
maxii_lcell \my_uart_rx|rx_data_reg[3] (
// Equation(s):
// \Equal1~0  = (!\my_uart_rx|rx_data_reg [5] & (\my_uart_rx|rx_data_reg [0] & (C1_rx_data_reg[3] & \Equal0~1 )))
// \my_uart_rx|rx_data_reg [3] = DFFEAS(\Equal1~0 , !GLOBAL(\speed_select|buad_clk_rx_reg~regout ), GLOBAL(\rst_n~combout ), , \my_uart_rx|rx_data_reg[7]~1_combout , \my_uart_rx|rx_data_temp [3], , , VCC)

	.clk(!\speed_select|buad_clk_rx_reg~regout ),
	.dataa(\my_uart_rx|rx_data_reg [5]),
	.datab(\my_uart_rx|rx_data_reg [0]),
	.datac(\my_uart_rx|rx_data_temp [3]),
	.datad(\Equal0~1 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_reg[7]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~0 ),
	.regout(\my_uart_rx|rx_data_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \my_uart_rx|rx_data_reg[3] .lut_mask = "4000";
defparam \my_uart_rx|rx_data_reg[3] .operation_mode = "normal";
defparam \my_uart_rx|rx_data_reg[3] .output_mode = "reg_and_comb";
defparam \my_uart_rx|rx_data_reg[3] .register_cascade_mode = "off";
defparam \my_uart_rx|rx_data_reg[3] .sum_lutc_input = "qfbk";
defparam \my_uart_rx|rx_data_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxii_lcell \Current.IDLE (
// Equation(s):
// \Current.IDLE~regout  = DFFEAS(((!\Current.SAVE~regout  & ((\Current.IDLE~regout ) # (\Equal0~2 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Current.IDLE~regout ),
	.datac(\Current.SAVE~regout ),
	.datad(\Equal0~2 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.IDLE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.IDLE .lut_mask = "0f0c";
defparam \Current.IDLE .operation_mode = "normal";
defparam \Current.IDLE .output_mode = "reg_only";
defparam \Current.IDLE .register_cascade_mode = "off";
defparam \Current.IDLE .sum_lutc_input = "datac";
defparam \Current.IDLE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxii_lcell flag_reg(
// Equation(s):
// \flag_reg~regout  = DFFEAS((((!\flag_reg~regout ))), !\my_uart_rx|rx_enable_reg~regout , GLOBAL(\rst_n~combout ), , , , , , )

	.clk(!\my_uart_rx|rx_enable_reg~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\flag_reg~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\flag_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam flag_reg.lut_mask = "00ff";
defparam flag_reg.operation_mode = "normal";
defparam flag_reg.output_mode = "reg_only";
defparam flag_reg.register_cascade_mode = "off";
defparam flag_reg.sum_lutc_input = "datac";
defparam flag_reg.synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxii_lcell Flag_temp(
// Equation(s):
// \Selector1~0  = (\Current.WAIT~regout  & ((Flag_temp $ (\flag_reg~regout )))) # (!\Current.WAIT~regout  & (\Current.S1~regout  & (Flag_temp $ (\flag_reg~regout ))))
// \Flag_temp~regout  = DFFEAS(\Selector1~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , \flag_reg~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(\Current.S1~regout ),
	.datac(\flag_reg~regout ),
	.datad(\flag_reg~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector1~0 ),
	.regout(\Flag_temp~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam Flag_temp.lut_mask = "0ee0";
defparam Flag_temp.operation_mode = "normal";
defparam Flag_temp.output_mode = "reg_and_comb";
defparam Flag_temp.register_cascade_mode = "off";
defparam Flag_temp.sum_lutc_input = "qfbk";
defparam Flag_temp.synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxii_lcell \Current.S1 (
// Equation(s):
// \Current.S1~regout  = DFFEAS((\Current.IDLE~regout  & (!\Equal1~0  & ((\Selector1~0 )))) # (!\Current.IDLE~regout  & ((\Equal0~2 ) # ((!\Equal1~0  & \Selector1~0 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.IDLE~regout ),
	.datab(\Equal1~0 ),
	.datac(\Equal0~2 ),
	.datad(\Selector1~0 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.S1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.S1 .lut_mask = "7350";
defparam \Current.S1 .operation_mode = "normal";
defparam \Current.S1 .output_mode = "reg_only";
defparam \Current.S1 .register_cascade_mode = "off";
defparam \Current.S1 .sum_lutc_input = "datac";
defparam \Current.S1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxii_lcell \always2~0 (
// Equation(s):
// \always2~0_combout  = ((\Flag_temp~regout  $ (\flag_reg~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\Flag_temp~regout ),
	.datad(\flag_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always2~0 .lut_mask = "0ff0";
defparam \always2~0 .operation_mode = "normal";
defparam \always2~0 .output_mode = "comb_only";
defparam \always2~0 .register_cascade_mode = "off";
defparam \always2~0 .sum_lutc_input = "datac";
defparam \always2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \Current.SAVE (
// Equation(s):
// \Current.SAVE~regout  = DFFEAS((!\Current.SAVE~regout  & (\Current.IDLE~regout  & (\Equal1~0  & \always2~0_combout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.SAVE~regout ),
	.datab(\Current.IDLE~regout ),
	.datac(\Equal1~0 ),
	.datad(\always2~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.SAVE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.SAVE .lut_mask = "4000";
defparam \Current.SAVE .operation_mode = "normal";
defparam \Current.SAVE .output_mode = "reg_only";
defparam \Current.SAVE .register_cascade_mode = "off";
defparam \Current.SAVE .sum_lutc_input = "datac";
defparam \Current.SAVE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxii_lcell \Current.WAIT (
// Equation(s):
// \Current.WAIT~regout  = DFFEAS((!\Current.SAVE~regout  & (\Current.IDLE~regout  & (\Flag_temp~regout  $ (!\flag_reg~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.SAVE~regout ),
	.datab(\Current.IDLE~regout ),
	.datac(\Flag_temp~regout ),
	.datad(\flag_reg~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\Current.WAIT~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Current.WAIT .lut_mask = "4004";
defparam \Current.WAIT .operation_mode = "normal";
defparam \Current.WAIT .output_mode = "reg_only";
defparam \Current.WAIT .register_cascade_mode = "off";
defparam \Current.WAIT .sum_lutc_input = "datac";
defparam \Current.WAIT .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N3
maxii_lcell \Buff_temp[0] (
// Equation(s):
// Buff_temp[0] = DFFEAS((Buff_temp[0] & ((\Current.WAIT~regout ) # ((\my_uart_rx|rx_data_reg [0] & \Current.S1~regout )))) # (!Buff_temp[0] & (((\my_uart_rx|rx_data_reg [0] & \Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , 
// )

	.clk(\clk~combout ),
	.dataa(Buff_temp[0]),
	.datab(\Current.WAIT~regout ),
	.datac(\my_uart_rx|rx_data_reg [0]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[0] .lut_mask = "f888";
defparam \Buff_temp[0] .operation_mode = "normal";
defparam \Buff_temp[0] .output_mode = "reg_only";
defparam \Buff_temp[0] .register_cascade_mode = "off";
defparam \Buff_temp[0] .sum_lutc_input = "datac";
defparam \Buff_temp[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N9
maxii_lcell \Buff_temp[1] (
// Equation(s):
// Buff_temp[1] = DFFEAS((\my_uart_rx|rx_data_reg [1] & ((\Current.S1~regout ) # ((Buff_temp[1] & \Current.WAIT~regout )))) # (!\my_uart_rx|rx_data_reg [1] & (Buff_temp[1] & (\Current.WAIT~regout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , 
// )

	.clk(\clk~combout ),
	.dataa(\my_uart_rx|rx_data_reg [1]),
	.datab(Buff_temp[1]),
	.datac(\Current.WAIT~regout ),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[1] .lut_mask = "eac0";
defparam \Buff_temp[1] .operation_mode = "normal";
defparam \Buff_temp[1] .output_mode = "reg_only";
defparam \Buff_temp[1] .register_cascade_mode = "off";
defparam \Buff_temp[1] .sum_lutc_input = "datac";
defparam \Buff_temp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N7
maxii_lcell \Buff_temp[9] (
// Equation(s):
// Buff_temp[9] = DFFEAS((Buff_temp[1] & ((\Current.S1~regout ) # ((Buff_temp[9] & \Current.WAIT~regout )))) # (!Buff_temp[1] & (Buff_temp[9] & (\Current.WAIT~regout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[1]),
	.datab(Buff_temp[9]),
	.datac(\Current.WAIT~regout ),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[9] .lut_mask = "eac0";
defparam \Buff_temp[9] .operation_mode = "normal";
defparam \Buff_temp[9] .output_mode = "reg_only";
defparam \Buff_temp[9] .register_cascade_mode = "off";
defparam \Buff_temp[9] .sum_lutc_input = "datac";
defparam \Buff_temp[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N2
maxii_lcell \Buff_temp[17] (
// Equation(s):
// Buff_temp[17] = DFFEAS((Buff_temp[17] & ((\Current.WAIT~regout ) # ((Buff_temp[9] & \Current.S1~regout )))) # (!Buff_temp[17] & (Buff_temp[9] & ((\Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[17]),
	.datab(Buff_temp[9]),
	.datac(\Current.WAIT~regout ),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[17] .lut_mask = "eca0";
defparam \Buff_temp[17] .operation_mode = "normal";
defparam \Buff_temp[17] .output_mode = "reg_only";
defparam \Buff_temp[17] .register_cascade_mode = "off";
defparam \Buff_temp[17] .sum_lutc_input = "datac";
defparam \Buff_temp[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N4
maxii_lcell \Buff_temp[8] (
// Equation(s):
// Buff_temp[8] = DFFEAS((Buff_temp[0] & ((\Current.S1~regout ) # ((\Current.WAIT~regout  & Buff_temp[8])))) # (!Buff_temp[0] & (\Current.WAIT~regout  & (Buff_temp[8]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[0]),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[8]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[8] .lut_mask = "eac0";
defparam \Buff_temp[8] .operation_mode = "normal";
defparam \Buff_temp[8] .output_mode = "reg_only";
defparam \Buff_temp[8] .register_cascade_mode = "off";
defparam \Buff_temp[8] .sum_lutc_input = "datac";
defparam \Buff_temp[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N1
maxii_lcell \Buff_temp[16] (
// Equation(s):
// Buff_temp[16] = DFFEAS((Buff_temp[16] & ((\Current.WAIT~regout ) # ((Buff_temp[8] & \Current.S1~regout )))) # (!Buff_temp[16] & (((Buff_temp[8] & \Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[16]),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[8]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[16] .lut_mask = "f888";
defparam \Buff_temp[16] .operation_mode = "normal";
defparam \Buff_temp[16] .output_mode = "reg_only";
defparam \Buff_temp[16] .register_cascade_mode = "off";
defparam \Buff_temp[16] .sum_lutc_input = "datac";
defparam \Buff_temp[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N8
maxii_lcell \Buff_temp[3] (
// Equation(s):
// Buff_temp[3] = DFFEAS((Buff_temp[3] & ((\Current.WAIT~regout ) # ((\my_uart_rx|rx_data_reg [3] & \Current.S1~regout )))) # (!Buff_temp[3] & (((\my_uart_rx|rx_data_reg [3] & \Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , 
// )

	.clk(\clk~combout ),
	.dataa(Buff_temp[3]),
	.datab(\Current.WAIT~regout ),
	.datac(\my_uart_rx|rx_data_reg [3]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[3] .lut_mask = "f888";
defparam \Buff_temp[3] .operation_mode = "normal";
defparam \Buff_temp[3] .output_mode = "reg_only";
defparam \Buff_temp[3] .register_cascade_mode = "off";
defparam \Buff_temp[3] .sum_lutc_input = "datac";
defparam \Buff_temp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N3
maxii_lcell \Buff_temp[11] (
// Equation(s):
// Buff_temp[11] = DFFEAS((Buff_temp[3] & ((\Current.S1~regout ) # ((Buff_temp[11] & \Current.WAIT~regout )))) # (!Buff_temp[3] & (Buff_temp[11] & (\Current.WAIT~regout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[3]),
	.datab(Buff_temp[11]),
	.datac(\Current.WAIT~regout ),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[11] .lut_mask = "eac0";
defparam \Buff_temp[11] .operation_mode = "normal";
defparam \Buff_temp[11] .output_mode = "reg_only";
defparam \Buff_temp[11] .register_cascade_mode = "off";
defparam \Buff_temp[11] .sum_lutc_input = "datac";
defparam \Buff_temp[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N4
maxii_lcell \Rx_cmd[9] (
// Equation(s):
// \Equal8~1  = ((!Rx_cmd[17] & (Rx_cmd[9] & Rx_cmd[8])))
// Rx_cmd[9] = DFFEAS(\Equal8~1 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[9], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(Rx_cmd[17]),
	.datac(Buff_temp[9]),
	.datad(Rx_cmd[8]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal8~1 ),
	.regout(Rx_cmd[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[9] .lut_mask = "3000";
defparam \Rx_cmd[9] .operation_mode = "normal";
defparam \Rx_cmd[9] .output_mode = "reg_and_comb";
defparam \Rx_cmd[9] .register_cascade_mode = "off";
defparam \Rx_cmd[9] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N0
maxii_lcell \Rx_cmd[11] (
// Equation(s):
// \Equal10~0  = ((!Rx_cmd[12] & (Rx_cmd[11] & !Rx_cmd[9])))
// Rx_cmd[11] = DFFEAS(\Equal10~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[11], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(Rx_cmd[12]),
	.datac(Buff_temp[11]),
	.datad(Rx_cmd[9]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal10~0 ),
	.regout(Rx_cmd[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[11] .lut_mask = "0030";
defparam \Rx_cmd[11] .operation_mode = "normal";
defparam \Rx_cmd[11] .output_mode = "reg_and_comb";
defparam \Rx_cmd[11] .register_cascade_mode = "off";
defparam \Rx_cmd[11] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N6
maxii_lcell \Buff_temp[4] (
// Equation(s):
// Buff_temp[4] = DFFEAS((Buff_temp[4] & ((\Current.WAIT~regout ) # ((\my_uart_rx|rx_data_reg [4] & \Current.S1~regout )))) # (!Buff_temp[4] & (\my_uart_rx|rx_data_reg [4] & ((\Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , 
// )

	.clk(\clk~combout ),
	.dataa(Buff_temp[4]),
	.datab(\my_uart_rx|rx_data_reg [4]),
	.datac(\Current.WAIT~regout ),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[4] .lut_mask = "eca0";
defparam \Buff_temp[4] .operation_mode = "normal";
defparam \Buff_temp[4] .output_mode = "reg_only";
defparam \Buff_temp[4] .register_cascade_mode = "off";
defparam \Buff_temp[4] .sum_lutc_input = "datac";
defparam \Buff_temp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N2
maxii_lcell \Rx_cmd[4] (
// Equation(s):
// \Equal3~0  = (!Rx_cmd[11] & (!Rx_cmd[3] & (Rx_cmd[4] & !Rx_cmd[0])))
// Rx_cmd[4] = DFFEAS(\Equal3~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[4], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[11]),
	.datab(Rx_cmd[3]),
	.datac(Buff_temp[4]),
	.datad(Rx_cmd[0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal3~0 ),
	.regout(Rx_cmd[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[4] .lut_mask = "0010";
defparam \Rx_cmd[4] .operation_mode = "normal";
defparam \Rx_cmd[4] .output_mode = "reg_and_comb";
defparam \Rx_cmd[4] .register_cascade_mode = "off";
defparam \Rx_cmd[4] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxii_lcell \Rx_cmd[16] (
// Equation(s):
// \Equal6~0  = (((!Rx_cmd[16] & !Rx_cmd[4])))
// Rx_cmd[16] = DFFEAS(\Equal6~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[16], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[16]),
	.datad(Rx_cmd[4]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~0 ),
	.regout(Rx_cmd[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[16] .lut_mask = "000f";
defparam \Rx_cmd[16] .operation_mode = "normal";
defparam \Rx_cmd[16] .output_mode = "reg_and_comb";
defparam \Rx_cmd[16] .register_cascade_mode = "off";
defparam \Rx_cmd[16] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N7
maxii_lcell \Rx_cmd[17] (
// Equation(s):
// \Equal10~4  = (((Rx_cmd[17] & Rx_cmd[16])))
// Rx_cmd[17] = DFFEAS(\Equal10~4 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[17], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[17]),
	.datad(Rx_cmd[16]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal10~4 ),
	.regout(Rx_cmd[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[17] .lut_mask = "f000";
defparam \Rx_cmd[17] .operation_mode = "normal";
defparam \Rx_cmd[17] .output_mode = "reg_and_comb";
defparam \Rx_cmd[17] .register_cascade_mode = "off";
defparam \Rx_cmd[17] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N4
maxii_lcell \Buff_temp[2] (
// Equation(s):
// Buff_temp[2] = DFFEAS((Buff_temp[2] & ((\Current.WAIT~regout ) # ((\my_uart_rx|rx_data_reg [2] & \Current.S1~regout )))) # (!Buff_temp[2] & (((\my_uart_rx|rx_data_reg [2] & \Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , 
// )

	.clk(\clk~combout ),
	.dataa(Buff_temp[2]),
	.datab(\Current.WAIT~regout ),
	.datac(\my_uart_rx|rx_data_reg [2]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[2] .lut_mask = "f888";
defparam \Buff_temp[2] .operation_mode = "normal";
defparam \Buff_temp[2] .output_mode = "reg_only";
defparam \Buff_temp[2] .register_cascade_mode = "off";
defparam \Buff_temp[2] .sum_lutc_input = "datac";
defparam \Buff_temp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N1
maxii_lcell \Buff_temp[10] (
// Equation(s):
// Buff_temp[10] = DFFEAS((Buff_temp[2] & ((\Current.S1~regout ) # ((Buff_temp[10] & \Current.WAIT~regout )))) # (!Buff_temp[2] & (Buff_temp[10] & (\Current.WAIT~regout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[2]),
	.datab(Buff_temp[10]),
	.datac(\Current.WAIT~regout ),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[10] .lut_mask = "eac0";
defparam \Buff_temp[10] .operation_mode = "normal";
defparam \Buff_temp[10] .output_mode = "reg_only";
defparam \Buff_temp[10] .register_cascade_mode = "off";
defparam \Buff_temp[10] .sum_lutc_input = "datac";
defparam \Buff_temp[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N5
maxii_lcell \Buff_temp[18] (
// Equation(s):
// Buff_temp[18] = DFFEAS((Buff_temp[18] & ((\Current.WAIT~regout ) # ((Buff_temp[10] & \Current.S1~regout )))) # (!Buff_temp[18] & (Buff_temp[10] & ((\Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[18]),
	.datab(Buff_temp[10]),
	.datac(\Current.WAIT~regout ),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[18] .lut_mask = "eca0";
defparam \Buff_temp[18] .operation_mode = "normal";
defparam \Buff_temp[18] .output_mode = "reg_only";
defparam \Buff_temp[18] .register_cascade_mode = "off";
defparam \Buff_temp[18] .sum_lutc_input = "datac";
defparam \Buff_temp[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N6
maxii_lcell \Rx_cmd[10] (
// Equation(s):
// \Equal10~2  = (!Rx_cmd[2] & (Rx_cmd[8] & (Rx_cmd[10])))
// Rx_cmd[10] = DFFEAS(\Equal10~2 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[10], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[2]),
	.datab(Rx_cmd[8]),
	.datac(Buff_temp[10]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal10~2 ),
	.regout(Rx_cmd[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[10] .lut_mask = "4040";
defparam \Rx_cmd[10] .operation_mode = "normal";
defparam \Rx_cmd[10] .output_mode = "reg_and_comb";
defparam \Rx_cmd[10] .register_cascade_mode = "off";
defparam \Rx_cmd[10] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N6
maxii_lcell \Buff_temp[19] (
// Equation(s):
// Buff_temp[19] = DFFEAS((Buff_temp[19] & ((\Current.WAIT~regout ) # ((Buff_temp[11] & \Current.S1~regout )))) # (!Buff_temp[19] & (Buff_temp[11] & ((\Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[19]),
	.datab(Buff_temp[11]),
	.datac(\Current.WAIT~regout ),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[19] .lut_mask = "eca0";
defparam \Buff_temp[19] .operation_mode = "normal";
defparam \Buff_temp[19] .output_mode = "reg_only";
defparam \Buff_temp[19] .register_cascade_mode = "off";
defparam \Buff_temp[19] .sum_lutc_input = "datac";
defparam \Buff_temp[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N2
maxii_lcell \Rx_cmd[19] (
// Equation(s):
// \Equal27~0  = (!Rx_cmd[10] & (!Rx_cmd[3] & (Rx_cmd[19] & !Rx_cmd[12])))
// Rx_cmd[19] = DFFEAS(\Equal27~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[19], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[10]),
	.datab(Rx_cmd[3]),
	.datac(Buff_temp[19]),
	.datad(Rx_cmd[12]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal27~0 ),
	.regout(Rx_cmd[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[19] .lut_mask = "0010";
defparam \Rx_cmd[19] .operation_mode = "normal";
defparam \Rx_cmd[19] .output_mode = "reg_and_comb";
defparam \Rx_cmd[19] .register_cascade_mode = "off";
defparam \Rx_cmd[19] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N8
maxii_lcell \Buff_temp[12] (
// Equation(s):
// Buff_temp[12] = DFFEAS((Buff_temp[4] & ((\Current.S1~regout ) # ((\Current.WAIT~regout  & Buff_temp[12])))) # (!Buff_temp[4] & (\Current.WAIT~regout  & (Buff_temp[12]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[4]),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[12]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[12] .lut_mask = "eac0";
defparam \Buff_temp[12] .operation_mode = "normal";
defparam \Buff_temp[12] .output_mode = "reg_only";
defparam \Buff_temp[12] .register_cascade_mode = "off";
defparam \Buff_temp[12] .sum_lutc_input = "datac";
defparam \Buff_temp[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N5
maxii_lcell \Buff_temp[20] (
// Equation(s):
// Buff_temp[20] = DFFEAS((Buff_temp[20] & ((\Current.WAIT~regout ) # ((Buff_temp[12] & \Current.S1~regout )))) # (!Buff_temp[20] & (((Buff_temp[12] & \Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[20]),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[12]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[20] .lut_mask = "f888";
defparam \Buff_temp[20] .operation_mode = "normal";
defparam \Buff_temp[20] .output_mode = "reg_only";
defparam \Buff_temp[20] .register_cascade_mode = "off";
defparam \Buff_temp[20] .sum_lutc_input = "datac";
defparam \Buff_temp[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N3
maxii_lcell \Buff_temp[7] (
// Equation(s):
// Buff_temp[7] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[7]) # ((\my_uart_rx|rx_data_reg [7] & \Current.S1~regout )))) # (!\Current.WAIT~regout  & (((\my_uart_rx|rx_data_reg [7] & \Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), 
// , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[7]),
	.datac(\my_uart_rx|rx_data_reg [7]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[7] .lut_mask = "f888";
defparam \Buff_temp[7] .operation_mode = "normal";
defparam \Buff_temp[7] .output_mode = "reg_only";
defparam \Buff_temp[7] .register_cascade_mode = "off";
defparam \Buff_temp[7] .sum_lutc_input = "datac";
defparam \Buff_temp[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N7
maxii_lcell \Buff_temp[15] (
// Equation(s):
// Buff_temp[15] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[15]) # ((Buff_temp[7] & \Current.S1~regout )))) # (!\Current.WAIT~regout  & (Buff_temp[7] & ((\Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[7]),
	.datac(Buff_temp[15]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[15] .lut_mask = "eca0";
defparam \Buff_temp[15] .operation_mode = "normal";
defparam \Buff_temp[15] .output_mode = "reg_only";
defparam \Buff_temp[15] .register_cascade_mode = "off";
defparam \Buff_temp[15] .sum_lutc_input = "datac";
defparam \Buff_temp[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N4
maxii_lcell \Rx_cmd[15] (
// Equation(s):
// Rx_cmd[15] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[15], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[15]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[15] .lut_mask = "0000";
defparam \Rx_cmd[15] .operation_mode = "normal";
defparam \Rx_cmd[15] .output_mode = "reg_only";
defparam \Rx_cmd[15] .register_cascade_mode = "off";
defparam \Rx_cmd[15] .sum_lutc_input = "datac";
defparam \Rx_cmd[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N2
maxii_lcell \Buff_temp[5] (
// Equation(s):
// Buff_temp[5] = DFFEAS((\Current.S1~regout  & ((\my_uart_rx|rx_data_reg [5]) # ((Buff_temp[5] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (Buff_temp[5] & (\Current.WAIT~regout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[5]),
	.datac(\Current.WAIT~regout ),
	.datad(\my_uart_rx|rx_data_reg [5]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[5] .lut_mask = "eac0";
defparam \Buff_temp[5] .operation_mode = "normal";
defparam \Buff_temp[5] .output_mode = "reg_only";
defparam \Buff_temp[5] .register_cascade_mode = "off";
defparam \Buff_temp[5] .sum_lutc_input = "datac";
defparam \Buff_temp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N9
maxii_lcell \Buff_temp[13] (
// Equation(s):
// Buff_temp[13] = DFFEAS((\Current.S1~regout  & ((Buff_temp[5]) # ((Buff_temp[13] & \Current.WAIT~regout )))) # (!\Current.S1~regout  & (Buff_temp[13] & (\Current.WAIT~regout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.S1~regout ),
	.datab(Buff_temp[13]),
	.datac(\Current.WAIT~regout ),
	.datad(Buff_temp[5]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[13] .lut_mask = "eac0";
defparam \Buff_temp[13] .operation_mode = "normal";
defparam \Buff_temp[13] .output_mode = "reg_only";
defparam \Buff_temp[13] .register_cascade_mode = "off";
defparam \Buff_temp[13] .sum_lutc_input = "datac";
defparam \Buff_temp[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N7
maxii_lcell \Buff_temp[21] (
// Equation(s):
// Buff_temp[21] = DFFEAS((Buff_temp[21] & ((\Current.WAIT~regout ) # ((Buff_temp[13] & \Current.S1~regout )))) # (!Buff_temp[21] & (((Buff_temp[13] & \Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[21]),
	.datab(\Current.WAIT~regout ),
	.datac(Buff_temp[13]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[21] .lut_mask = "f888";
defparam \Buff_temp[21] .operation_mode = "normal";
defparam \Buff_temp[21] .output_mode = "reg_only";
defparam \Buff_temp[21] .register_cascade_mode = "off";
defparam \Buff_temp[21] .sum_lutc_input = "datac";
defparam \Buff_temp[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N1
maxii_lcell \Rx_cmd[21] (
// Equation(s):
// Rx_cmd[21] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[21], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[21]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[21] .lut_mask = "0000";
defparam \Rx_cmd[21] .operation_mode = "normal";
defparam \Rx_cmd[21] .output_mode = "reg_only";
defparam \Rx_cmd[21] .register_cascade_mode = "off";
defparam \Rx_cmd[21] .sum_lutc_input = "datac";
defparam \Rx_cmd[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y5_N4
maxii_lcell \Buff_temp[6] (
// Equation(s):
// Buff_temp[6] = DFFEAS((Buff_temp[6] & ((\Current.WAIT~regout ) # ((\my_uart_rx|rx_data_reg [6] & \Current.S1~regout )))) # (!Buff_temp[6] & (((\my_uart_rx|rx_data_reg [6] & \Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , 
// )

	.clk(\clk~combout ),
	.dataa(Buff_temp[6]),
	.datab(\Current.WAIT~regout ),
	.datac(\my_uart_rx|rx_data_reg [6]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[6] .lut_mask = "f888";
defparam \Buff_temp[6] .operation_mode = "normal";
defparam \Buff_temp[6] .output_mode = "reg_only";
defparam \Buff_temp[6] .register_cascade_mode = "off";
defparam \Buff_temp[6] .sum_lutc_input = "datac";
defparam \Buff_temp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N6
maxii_lcell \Buff_temp[14] (
// Equation(s):
// Buff_temp[14] = DFFEAS((Buff_temp[14] & ((\Current.WAIT~regout ) # ((Buff_temp[6] & \Current.S1~regout )))) # (!Buff_temp[14] & (Buff_temp[6] & ((\Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[14]),
	.datab(Buff_temp[6]),
	.datac(\Current.WAIT~regout ),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[14] .lut_mask = "eca0";
defparam \Buff_temp[14] .operation_mode = "normal";
defparam \Buff_temp[14] .output_mode = "reg_only";
defparam \Buff_temp[14] .register_cascade_mode = "off";
defparam \Buff_temp[14] .sum_lutc_input = "datac";
defparam \Buff_temp[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N0
maxii_lcell \Buff_temp[22] (
// Equation(s):
// Buff_temp[22] = DFFEAS((Buff_temp[14] & ((\Current.S1~regout ) # ((Buff_temp[22] & \Current.WAIT~regout )))) # (!Buff_temp[14] & (Buff_temp[22] & (\Current.WAIT~regout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Buff_temp[14]),
	.datab(Buff_temp[22]),
	.datac(\Current.WAIT~regout ),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[22] .lut_mask = "eac0";
defparam \Buff_temp[22] .operation_mode = "normal";
defparam \Buff_temp[22] .output_mode = "reg_only";
defparam \Buff_temp[22] .register_cascade_mode = "off";
defparam \Buff_temp[22] .sum_lutc_input = "datac";
defparam \Buff_temp[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N5
maxii_lcell \Buff_temp[23] (
// Equation(s):
// Buff_temp[23] = DFFEAS((\Current.WAIT~regout  & ((Buff_temp[23]) # ((Buff_temp[15] & \Current.S1~regout )))) # (!\Current.WAIT~regout  & (Buff_temp[15] & ((\Current.S1~regout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Current.WAIT~regout ),
	.datab(Buff_temp[15]),
	.datac(Buff_temp[23]),
	.datad(\Current.S1~regout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Buff_temp[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Buff_temp[23] .lut_mask = "eca0";
defparam \Buff_temp[23] .operation_mode = "normal";
defparam \Buff_temp[23] .output_mode = "reg_only";
defparam \Buff_temp[23] .register_cascade_mode = "off";
defparam \Buff_temp[23] .sum_lutc_input = "datac";
defparam \Buff_temp[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N8
maxii_lcell \Rx_cmd[23] (
// Equation(s):
// Rx_cmd[23] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[23], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[23]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[23] .lut_mask = "0000";
defparam \Rx_cmd[23] .operation_mode = "normal";
defparam \Rx_cmd[23] .output_mode = "reg_only";
defparam \Rx_cmd[23] .register_cascade_mode = "off";
defparam \Rx_cmd[23] .sum_lutc_input = "datac";
defparam \Rx_cmd[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N9
maxii_lcell \Rx_cmd[22] (
// Equation(s):
// \Equal2~0  = (!Rx_cmd[15] & (!Rx_cmd[21] & (Rx_cmd[22] & !Rx_cmd[23])))

	.clk(\clk~combout ),
	.dataa(Rx_cmd[15]),
	.datab(Rx_cmd[21]),
	.datac(Buff_temp[22]),
	.datad(Rx_cmd[23]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~0 ),
	.regout(Rx_cmd[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[22] .lut_mask = "0010";
defparam \Rx_cmd[22] .operation_mode = "normal";
defparam \Rx_cmd[22] .output_mode = "comb_only";
defparam \Rx_cmd[22] .register_cascade_mode = "off";
defparam \Rx_cmd[22] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N6
maxii_lcell \Rx_cmd[7] (
// Equation(s):
// Rx_cmd[7] = DFFEAS((((Buff_temp[7]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[7]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[7] .lut_mask = "ff00";
defparam \Rx_cmd[7] .operation_mode = "normal";
defparam \Rx_cmd[7] .output_mode = "reg_only";
defparam \Rx_cmd[7] .register_cascade_mode = "off";
defparam \Rx_cmd[7] .sum_lutc_input = "datac";
defparam \Rx_cmd[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N7
maxii_lcell \Rx_cmd[13] (
// Equation(s):
// Rx_cmd[13] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[13], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[13]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[13] .lut_mask = "0000";
defparam \Rx_cmd[13] .operation_mode = "normal";
defparam \Rx_cmd[13] .output_mode = "reg_only";
defparam \Rx_cmd[13] .register_cascade_mode = "off";
defparam \Rx_cmd[13] .sum_lutc_input = "datac";
defparam \Rx_cmd[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N9
maxii_lcell \Rx_cmd[6] (
// Equation(s):
// Rx_cmd[6] = DFFEAS((((Buff_temp[6]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Buff_temp[6]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Rx_cmd[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[6] .lut_mask = "ff00";
defparam \Rx_cmd[6] .operation_mode = "normal";
defparam \Rx_cmd[6] .output_mode = "reg_only";
defparam \Rx_cmd[6] .register_cascade_mode = "off";
defparam \Rx_cmd[6] .sum_lutc_input = "datac";
defparam \Rx_cmd[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N0
maxii_lcell \Rx_cmd[14] (
// Equation(s):
// \Equal2~1  = (!Rx_cmd[7] & (!Rx_cmd[13] & (Rx_cmd[14] & Rx_cmd[6])))

	.clk(\clk~combout ),
	.dataa(Rx_cmd[7]),
	.datab(Rx_cmd[13]),
	.datac(Buff_temp[14]),
	.datad(Rx_cmd[6]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~1 ),
	.regout(Rx_cmd[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[14] .lut_mask = "1000";
defparam \Rx_cmd[14] .operation_mode = "normal";
defparam \Rx_cmd[14] .output_mode = "comb_only";
defparam \Rx_cmd[14] .register_cascade_mode = "off";
defparam \Rx_cmd[14] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N2
maxii_lcell \Rx_cmd[18] (
// Equation(s):
// \Equal2~2  = (((Rx_cmd[18] & !Rx_cmd[20])))
// Rx_cmd[18] = DFFEAS(\Equal2~2 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[18], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Buff_temp[18]),
	.datad(Rx_cmd[20]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~2 ),
	.regout(Rx_cmd[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[18] .lut_mask = "00f0";
defparam \Rx_cmd[18] .operation_mode = "normal";
defparam \Rx_cmd[18] .output_mode = "reg_and_comb";
defparam \Rx_cmd[18] .register_cascade_mode = "off";
defparam \Rx_cmd[18] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N3
maxii_lcell \Rx_cmd[5] (
// Equation(s):
// \Equal2~3  = (\Equal2~0  & (\Equal2~1  & (!Rx_cmd[5] & \Equal2~2 )))
// Rx_cmd[5] = DFFEAS(\Equal2~3 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[5], , , VCC)

	.clk(\clk~combout ),
	.dataa(\Equal2~0 ),
	.datab(\Equal2~1 ),
	.datac(Buff_temp[5]),
	.datad(\Equal2~2 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~3 ),
	.regout(Rx_cmd[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[5] .lut_mask = "0800";
defparam \Rx_cmd[5] .operation_mode = "normal";
defparam \Rx_cmd[5] .output_mode = "reg_and_comb";
defparam \Rx_cmd[5] .register_cascade_mode = "off";
defparam \Rx_cmd[5] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N1
maxii_lcell \Equal2~6 (
// Equation(s):
// \Equal2~6_combout  = (!Rx_cmd[5] & (((\Equal2~0  & \Equal2~1 ))))

	.clk(gnd),
	.dataa(Rx_cmd[5]),
	.datab(vcc),
	.datac(\Equal2~0 ),
	.datad(\Equal2~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~6 .lut_mask = "5000";
defparam \Equal2~6 .operation_mode = "normal";
defparam \Equal2~6 .output_mode = "comb_only";
defparam \Equal2~6 .register_cascade_mode = "off";
defparam \Equal2~6 .sum_lutc_input = "datac";
defparam \Equal2~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N8
maxii_lcell \Rx_cmd[20] (
// Equation(s):
// \Equal23~0  = (!Rx_cmd[19] & (!Rx_cmd[10] & (Rx_cmd[20] & \Equal2~6_combout )))
// Rx_cmd[20] = DFFEAS(\Equal23~0 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[20], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[19]),
	.datab(Rx_cmd[10]),
	.datac(Buff_temp[20]),
	.datad(\Equal2~6_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal23~0 ),
	.regout(Rx_cmd[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[20] .lut_mask = "1000";
defparam \Rx_cmd[20] .operation_mode = "normal";
defparam \Rx_cmd[20] .output_mode = "reg_and_comb";
defparam \Rx_cmd[20] .register_cascade_mode = "off";
defparam \Rx_cmd[20] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxii_lcell \Rx_cmd[8] (
// Equation(s):
// \Equal8~2  = (!Rx_cmd[17] & (Rx_cmd[9] & (Rx_cmd[8] & Rx_cmd[18])))
// Rx_cmd[8] = DFFEAS(\Equal8~2 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[8], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[17]),
	.datab(Rx_cmd[9]),
	.datac(Buff_temp[8]),
	.datad(Rx_cmd[18]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal8~2 ),
	.regout(Rx_cmd[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[8] .lut_mask = "4000";
defparam \Rx_cmd[8] .operation_mode = "normal";
defparam \Rx_cmd[8] .output_mode = "reg_and_comb";
defparam \Rx_cmd[8] .register_cascade_mode = "off";
defparam \Rx_cmd[8] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxii_lcell \Rx_cmd[2] (
// Equation(s):
// \Equal23~1  = (!Rx_cmd[8] & (((Rx_cmd[2]))))
// Rx_cmd[2] = DFFEAS(\Equal23~1 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[2], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[8]),
	.datab(vcc),
	.datac(Buff_temp[2]),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal23~1 ),
	.regout(Rx_cmd[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[2] .lut_mask = "5050";
defparam \Rx_cmd[2] .operation_mode = "normal";
defparam \Rx_cmd[2] .output_mode = "reg_and_comb";
defparam \Rx_cmd[2] .register_cascade_mode = "off";
defparam \Rx_cmd[2] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxii_lcell \Rx_cmd[0] (
// Equation(s):
// \Equal2~4  = (Rx_cmd[1] & (((Rx_cmd[0] & !Rx_cmd[2]))))
// Rx_cmd[0] = DFFEAS(\Equal2~4 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[0], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[1]),
	.datab(vcc),
	.datac(Buff_temp[0]),
	.datad(Rx_cmd[2]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~4 ),
	.regout(Rx_cmd[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[0] .lut_mask = "00a0";
defparam \Rx_cmd[0] .operation_mode = "normal";
defparam \Rx_cmd[0] .output_mode = "reg_and_comb";
defparam \Rx_cmd[0] .register_cascade_mode = "off";
defparam \Rx_cmd[0] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N1
maxii_lcell \Rx_cmd[1] (
// Equation(s):
// \Equal10~1  = (!Rx_cmd[0] & (!Rx_cmd[18] & (!Rx_cmd[1] & \Equal10~0 )))
// Rx_cmd[1] = DFFEAS(\Equal10~1 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[1], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[0]),
	.datab(Rx_cmd[18]),
	.datac(Buff_temp[1]),
	.datad(\Equal10~0 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal10~1 ),
	.regout(Rx_cmd[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[1] .lut_mask = "0100";
defparam \Rx_cmd[1] .operation_mode = "normal";
defparam \Rx_cmd[1] .output_mode = "reg_and_comb";
defparam \Rx_cmd[1] .register_cascade_mode = "off";
defparam \Rx_cmd[1] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxii_lcell \Rx_cmd[12] (
// Equation(s):
// \Equal2~5  = (!Rx_cmd[3] & (\Equal2~4  & (!Rx_cmd[12] & \Equal6~0 )))
// Rx_cmd[12] = DFFEAS(\Equal2~5 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[12], , , VCC)

	.clk(\clk~combout ),
	.dataa(Rx_cmd[3]),
	.datab(\Equal2~4 ),
	.datac(Buff_temp[12]),
	.datad(\Equal6~0 ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~5 ),
	.regout(Rx_cmd[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[12] .lut_mask = "0400";
defparam \Rx_cmd[12] .operation_mode = "normal";
defparam \Rx_cmd[12] .output_mode = "reg_and_comb";
defparam \Rx_cmd[12] .register_cascade_mode = "off";
defparam \Rx_cmd[12] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxii_lcell \Rx_cmd[3] (
// Equation(s):
// \Equal6~1  = ((Rx_cmd[12] & (!Rx_cmd[3] & !Rx_cmd[11])))
// Rx_cmd[3] = DFFEAS(\Equal6~1 , GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \Current.SAVE~regout , Buff_temp[3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(Rx_cmd[12]),
	.datac(Buff_temp[3]),
	.datad(Rx_cmd[11]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Current.SAVE~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~1 ),
	.regout(Rx_cmd[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Rx_cmd[3] .lut_mask = "000c";
defparam \Rx_cmd[3] .operation_mode = "normal";
defparam \Rx_cmd[3] .output_mode = "reg_and_comb";
defparam \Rx_cmd[3] .register_cascade_mode = "off";
defparam \Rx_cmd[3] .sum_lutc_input = "qfbk";
defparam \Rx_cmd[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N0
maxii_lcell \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = ((!Rx_cmd[4] & (Rx_cmd[16] & Rx_cmd[0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(Rx_cmd[4]),
	.datac(Rx_cmd[16]),
	.datad(Rx_cmd[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal5~0 .lut_mask = "3000";
defparam \Equal5~0 .operation_mode = "normal";
defparam \Equal5~0 .output_mode = "comb_only";
defparam \Equal5~0 .register_cascade_mode = "off";
defparam \Equal5~0 .sum_lutc_input = "datac";
defparam \Equal5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxii_lcell \Equal5~3 (
// Equation(s):
// \Equal5~3_combout  = ((Rx_cmd[3] & (\Equal5~0_combout  & \Equal10~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Rx_cmd[3]),
	.datac(\Equal5~0_combout ),
	.datad(\Equal10~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal5~3 .lut_mask = "c000";
defparam \Equal5~3 .operation_mode = "normal";
defparam \Equal5~3 .output_mode = "comb_only";
defparam \Equal5~3 .register_cascade_mode = "off";
defparam \Equal5~3 .sum_lutc_input = "datac";
defparam \Equal5~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N9
maxii_lcell \Equal2~7 (
// Equation(s):
// \Equal2~7_combout  = (((!Rx_cmd[11] & Rx_cmd[10])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(Rx_cmd[11]),
	.datad(Rx_cmd[10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~7 .lut_mask = "0f00";
defparam \Equal2~7 .operation_mode = "normal";
defparam \Equal2~7 .output_mode = "comb_only";
defparam \Equal2~7 .register_cascade_mode = "off";
defparam \Equal2~7 .sum_lutc_input = "datac";
defparam \Equal2~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxii_lcell \Equal2~8 (
// Equation(s):
// \Equal2~8_combout  = (!Rx_cmd[8] & (!Rx_cmd[9] & (\Equal2~7_combout  & \Equal2~5 )))

	.clk(gnd),
	.dataa(Rx_cmd[8]),
	.datab(Rx_cmd[9]),
	.datac(\Equal2~7_combout ),
	.datad(\Equal2~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~8 .lut_mask = "1000";
defparam \Equal2~8 .operation_mode = "normal";
defparam \Equal2~8 .output_mode = "comb_only";
defparam \Equal2~8 .register_cascade_mode = "off";
defparam \Equal2~8 .sum_lutc_input = "datac";
defparam \Equal2~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N7
maxii_lcell \Equal8~3 (
// Equation(s):
// \Equal8~3_combout  = ((Rx_cmd[20] & (!Rx_cmd[19] & \Equal2~6_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Rx_cmd[20]),
	.datac(Rx_cmd[19]),
	.datad(\Equal2~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal8~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal8~3 .lut_mask = "0c00";
defparam \Equal8~3 .operation_mode = "normal";
defparam \Equal8~3 .output_mode = "comb_only";
defparam \Equal8~3 .register_cascade_mode = "off";
defparam \Equal8~3 .sum_lutc_input = "datac";
defparam \Equal8~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N8
maxii_lcell \Equal26~0 (
// Equation(s):
// \Equal26~0_combout  = (Rx_cmd[18] & (!Rx_cmd[17] & (\Equal2~8_combout  & \Equal8~3_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[18]),
	.datab(Rx_cmd[17]),
	.datac(\Equal2~8_combout ),
	.datad(\Equal8~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal26~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal26~0 .lut_mask = "2000";
defparam \Equal26~0 .operation_mode = "normal";
defparam \Equal26~0 .output_mode = "comb_only";
defparam \Equal26~0 .register_cascade_mode = "off";
defparam \Equal26~0 .sum_lutc_input = "datac";
defparam \Equal26~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N5
maxii_lcell \Equal3~4 (
// Equation(s):
// \Equal3~4_combout  = (((!Rx_cmd[16] & \Equal3~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(Rx_cmd[16]),
	.datad(\Equal3~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal3~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal3~4 .lut_mask = "0f00";
defparam \Equal3~4 .operation_mode = "normal";
defparam \Equal3~4 .output_mode = "comb_only";
defparam \Equal3~4 .register_cascade_mode = "off";
defparam \Equal3~4 .sum_lutc_input = "datac";
defparam \Equal3~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N6
maxii_lcell \Equal3~5 (
// Equation(s):
// \Equal3~5_combout  = (!Rx_cmd[9] & (Rx_cmd[12] & (\Equal3~4_combout  & Rx_cmd[2])))

	.clk(gnd),
	.dataa(Rx_cmd[9]),
	.datab(Rx_cmd[12]),
	.datac(\Equal3~4_combout ),
	.datad(Rx_cmd[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal3~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal3~5 .lut_mask = "4000";
defparam \Equal3~5 .operation_mode = "normal";
defparam \Equal3~5 .output_mode = "comb_only";
defparam \Equal3~5 .register_cascade_mode = "off";
defparam \Equal3~5 .sum_lutc_input = "datac";
defparam \Equal3~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N4
maxii_lcell \Equal18~0 (
// Equation(s):
// \Equal18~0_combout  = (Rx_cmd[17] & (!Rx_cmd[10] & (!Rx_cmd[19] & \Equal2~3 )))

	.clk(gnd),
	.dataa(Rx_cmd[17]),
	.datab(Rx_cmd[10]),
	.datac(Rx_cmd[19]),
	.datad(\Equal2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal18~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal18~0 .lut_mask = "0200";
defparam \Equal18~0 .operation_mode = "normal";
defparam \Equal18~0 .output_mode = "comb_only";
defparam \Equal18~0 .register_cascade_mode = "off";
defparam \Equal18~0 .sum_lutc_input = "datac";
defparam \Equal18~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxii_lcell \Equal20~0 (
// Equation(s):
// \Equal20~0_combout  = (((!Rx_cmd[8] & !Rx_cmd[1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(Rx_cmd[8]),
	.datad(Rx_cmd[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal20~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal20~0 .lut_mask = "000f";
defparam \Equal20~0 .operation_mode = "normal";
defparam \Equal20~0 .output_mode = "comb_only";
defparam \Equal20~0 .register_cascade_mode = "off";
defparam \Equal20~0 .sum_lutc_input = "datac";
defparam \Equal20~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N1
maxii_lcell \Equal16~0 (
// Equation(s):
// \Equal16~0_combout  = (!Rx_cmd[11] & (\Equal5~0_combout  & (\Equal8~1  & Rx_cmd[2])))

	.clk(gnd),
	.dataa(Rx_cmd[11]),
	.datab(\Equal5~0_combout ),
	.datac(\Equal8~1 ),
	.datad(Rx_cmd[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal16~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal16~0 .lut_mask = "4000";
defparam \Equal16~0 .operation_mode = "normal";
defparam \Equal16~0 .output_mode = "comb_only";
defparam \Equal16~0 .register_cascade_mode = "off";
defparam \Equal16~0 .sum_lutc_input = "datac";
defparam \Equal16~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N3
maxii_lcell \Equal27~1 (
// Equation(s):
// \Equal27~1_combout  = (\Equal27~0  & (\Equal16~0_combout  & (Rx_cmd[1] & \Equal2~3 )))

	.clk(gnd),
	.dataa(\Equal27~0 ),
	.datab(\Equal16~0_combout ),
	.datac(Rx_cmd[1]),
	.datad(\Equal2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal27~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal27~1 .lut_mask = "8000";
defparam \Equal27~1 .operation_mode = "normal";
defparam \Equal27~1 .output_mode = "comb_only";
defparam \Equal27~1 .register_cascade_mode = "off";
defparam \Equal27~1 .sum_lutc_input = "datac";
defparam \Equal27~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N8
maxii_lcell \WideOr25~0 (
// Equation(s):
// \WideOr25~0_combout  = (!\Equal27~1_combout  & (((!\Equal20~0_combout ) # (!\Equal18~0_combout )) # (!\Equal3~5_combout )))

	.clk(gnd),
	.dataa(\Equal3~5_combout ),
	.datab(\Equal18~0_combout ),
	.datac(\Equal20~0_combout ),
	.datad(\Equal27~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr25~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr25~0 .lut_mask = "007f";
defparam \WideOr25~0 .operation_mode = "normal";
defparam \WideOr25~0 .output_mode = "comb_only";
defparam \WideOr25~0 .register_cascade_mode = "off";
defparam \WideOr25~0 .sum_lutc_input = "datac";
defparam \WideOr25~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N5
maxii_lcell \Equal7~0 (
// Equation(s):
// \Equal7~0_combout  = (!Rx_cmd[1] & (Rx_cmd[8] & (!Rx_cmd[2] & \Equal18~0_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[1]),
	.datab(Rx_cmd[8]),
	.datac(Rx_cmd[2]),
	.datad(\Equal18~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal7~0 .lut_mask = "0400";
defparam \Equal7~0 .operation_mode = "normal";
defparam \Equal7~0 .output_mode = "comb_only";
defparam \Equal7~0 .register_cascade_mode = "off";
defparam \Equal7~0 .sum_lutc_input = "datac";
defparam \Equal7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxii_lcell \WideNor1~4 (
// Equation(s):
// \WideNor1~4_combout  = (!\Equal26~0_combout  & (\WideOr25~0_combout  & ((!\Equal7~0_combout ) # (!\Equal5~3_combout ))))

	.clk(gnd),
	.dataa(\Equal5~3_combout ),
	.datab(\Equal26~0_combout ),
	.datac(\WideOr25~0_combout ),
	.datad(\Equal7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideNor1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideNor1~4 .lut_mask = "1030";
defparam \WideNor1~4 .operation_mode = "normal";
defparam \WideNor1~4 .output_mode = "comb_only";
defparam \WideNor1~4 .register_cascade_mode = "off";
defparam \WideNor1~4 .sum_lutc_input = "datac";
defparam \WideNor1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxii_lcell \Equal6~3 (
// Equation(s):
// \Equal6~3_combout  = ((!Rx_cmd[1] & (Rx_cmd[17] & Rx_cmd[8])))

	.clk(gnd),
	.dataa(vcc),
	.datab(Rx_cmd[1]),
	.datac(Rx_cmd[17]),
	.datad(Rx_cmd[8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal6~3 .lut_mask = "3000";
defparam \Equal6~3 .operation_mode = "normal";
defparam \Equal6~3 .output_mode = "comb_only";
defparam \Equal6~3 .register_cascade_mode = "off";
defparam \Equal6~3 .sum_lutc_input = "datac";
defparam \Equal6~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxii_lcell \Equal3~1 (
// Equation(s):
// \Equal3~1_combout  = (Rx_cmd[12] & (Rx_cmd[2] & (!Rx_cmd[16] & \Equal3~0 )))

	.clk(gnd),
	.dataa(Rx_cmd[12]),
	.datab(Rx_cmd[2]),
	.datac(Rx_cmd[16]),
	.datad(\Equal3~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal3~1 .lut_mask = "0800";
defparam \Equal3~1 .operation_mode = "normal";
defparam \Equal3~1 .output_mode = "comb_only";
defparam \Equal3~1 .register_cascade_mode = "off";
defparam \Equal3~1 .sum_lutc_input = "datac";
defparam \Equal3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxii_lcell \Equal28~0 (
// Equation(s):
// \Equal28~0_combout  = (\Equal6~3_combout  & (!Rx_cmd[18] & (\Equal23~0  & \Equal3~1_combout )))

	.clk(gnd),
	.dataa(\Equal6~3_combout ),
	.datab(Rx_cmd[18]),
	.datac(\Equal23~0 ),
	.datad(\Equal3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal28~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal28~0 .lut_mask = "2000";
defparam \Equal28~0 .operation_mode = "normal";
defparam \Equal28~0 .output_mode = "comb_only";
defparam \Equal28~0 .register_cascade_mode = "off";
defparam \Equal28~0 .sum_lutc_input = "datac";
defparam \Equal28~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxii_lcell \Equal9~0 (
// Equation(s):
// \Equal9~0_combout  = (!Rx_cmd[1] & (!Rx_cmd[2] & (\Equal8~2  & \Equal3~4_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[1]),
	.datab(Rx_cmd[2]),
	.datac(\Equal8~2 ),
	.datad(\Equal3~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal9~0 .lut_mask = "1000";
defparam \Equal9~0 .operation_mode = "normal";
defparam \Equal9~0 .output_mode = "comb_only";
defparam \Equal9~0 .register_cascade_mode = "off";
defparam \Equal9~0 .sum_lutc_input = "datac";
defparam \Equal9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxii_lcell \Equal2~9 (
// Equation(s):
// \Equal2~9_combout  = (Rx_cmd[17] & (!Rx_cmd[19] & (\Equal2~8_combout  & \Equal2~3 )))

	.clk(gnd),
	.dataa(Rx_cmd[17]),
	.datab(Rx_cmd[19]),
	.datac(\Equal2~8_combout ),
	.datad(\Equal2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal2~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal2~9 .lut_mask = "2000";
defparam \Equal2~9 .operation_mode = "normal";
defparam \Equal2~9 .output_mode = "comb_only";
defparam \Equal2~9 .register_cascade_mode = "off";
defparam \Equal2~9 .sum_lutc_input = "datac";
defparam \Equal2~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxii_lcell \WideNor1~1 (
// Equation(s):
// \WideNor1~1_combout  = (!\Equal2~9_combout  & ((Rx_cmd[12]) # ((!\Equal23~0 ) # (!\Equal9~0_combout ))))

	.clk(gnd),
	.dataa(Rx_cmd[12]),
	.datab(\Equal9~0_combout ),
	.datac(\Equal2~9_combout ),
	.datad(\Equal23~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideNor1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideNor1~1 .lut_mask = "0b0f";
defparam \WideNor1~1 .operation_mode = "normal";
defparam \WideNor1~1 .output_mode = "comb_only";
defparam \WideNor1~1 .register_cascade_mode = "off";
defparam \WideNor1~1 .sum_lutc_input = "datac";
defparam \WideNor1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N2
maxii_lcell \Equal23~2 (
// Equation(s):
// \Equal23~2_combout  = (Rx_cmd[3] & (!Rx_cmd[4] & (\Equal23~1  & \Equal10~4 )))

	.clk(gnd),
	.dataa(Rx_cmd[3]),
	.datab(Rx_cmd[4]),
	.datac(\Equal23~1 ),
	.datad(\Equal10~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal23~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal23~2 .lut_mask = "2000";
defparam \Equal23~2 .operation_mode = "normal";
defparam \Equal23~2 .output_mode = "comb_only";
defparam \Equal23~2 .register_cascade_mode = "off";
defparam \Equal23~2 .sum_lutc_input = "datac";
defparam \Equal23~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N0
maxii_lcell \Equal23~3 (
// Equation(s):
// \Equal23~3_combout  = ((\Equal23~0  & (\Equal23~2_combout  & \Equal10~1 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal23~0 ),
	.datac(\Equal23~2_combout ),
	.datad(\Equal10~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal23~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal23~3 .lut_mask = "c000";
defparam \Equal23~3 .operation_mode = "normal";
defparam \Equal23~3 .output_mode = "comb_only";
defparam \Equal23~3 .register_cascade_mode = "off";
defparam \Equal23~3 .sum_lutc_input = "datac";
defparam \Equal23~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxii_lcell \Equal21~0 (
// Equation(s):
// \Equal21~0_combout  = ((!Rx_cmd[2] & ((Rx_cmd[1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(Rx_cmd[2]),
	.datac(vcc),
	.datad(Rx_cmd[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal21~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal21~0 .lut_mask = "3300";
defparam \Equal21~0 .operation_mode = "normal";
defparam \Equal21~0 .output_mode = "comb_only";
defparam \Equal21~0 .register_cascade_mode = "off";
defparam \Equal21~0 .sum_lutc_input = "datac";
defparam \Equal21~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N1
maxii_lcell \Equal6~2 (
// Equation(s):
// \Equal6~2_combout  = (!Rx_cmd[10] & (\Equal6~1  & (!Rx_cmd[19] & \Equal2~3 )))

	.clk(gnd),
	.dataa(Rx_cmd[10]),
	.datab(\Equal6~1 ),
	.datac(Rx_cmd[19]),
	.datad(\Equal2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal6~2 .lut_mask = "0400";
defparam \Equal6~2 .operation_mode = "normal";
defparam \Equal6~2 .output_mode = "comb_only";
defparam \Equal6~2 .register_cascade_mode = "off";
defparam \Equal6~2 .sum_lutc_input = "datac";
defparam \Equal6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxii_lcell \Equal21~1 (
// Equation(s):
// \Equal21~1_combout  = (\Equal21~0_combout  & (\Equal5~0_combout  & (\Equal8~1  & \Equal6~2_combout )))

	.clk(gnd),
	.dataa(\Equal21~0_combout ),
	.datab(\Equal5~0_combout ),
	.datac(\Equal8~1 ),
	.datad(\Equal6~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal21~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal21~1 .lut_mask = "8000";
defparam \Equal21~1 .operation_mode = "normal";
defparam \Equal21~1 .output_mode = "comb_only";
defparam \Equal21~1 .register_cascade_mode = "off";
defparam \Equal21~1 .sum_lutc_input = "datac";
defparam \Equal21~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxii_lcell \Equal8~0 (
// Equation(s):
// \Equal8~0_combout  = (Rx_cmd[11] & (((\Equal2~5 ))))

	.clk(gnd),
	.dataa(Rx_cmd[11]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Equal2~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal8~0 .lut_mask = "aa00";
defparam \Equal8~0 .operation_mode = "normal";
defparam \Equal8~0 .output_mode = "comb_only";
defparam \Equal8~0 .register_cascade_mode = "off";
defparam \Equal8~0 .sum_lutc_input = "datac";
defparam \Equal8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxii_lcell \Equal5~2 (
// Equation(s):
// \Equal5~2_combout  = (Rx_cmd[10] & (Rx_cmd[17] & (!Rx_cmd[19] & \Equal2~3 )))

	.clk(gnd),
	.dataa(Rx_cmd[10]),
	.datab(Rx_cmd[17]),
	.datac(Rx_cmd[19]),
	.datad(\Equal2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal5~2 .lut_mask = "0800";
defparam \Equal5~2 .operation_mode = "normal";
defparam \Equal5~2 .output_mode = "comb_only";
defparam \Equal5~2 .register_cascade_mode = "off";
defparam \Equal5~2 .sum_lutc_input = "datac";
defparam \Equal5~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N2
maxii_lcell \Equal22~0 (
// Equation(s):
// \Equal22~0_combout  = (Rx_cmd[9] & (Rx_cmd[8] & (\Equal8~0_combout  & \Equal5~2_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[9]),
	.datab(Rx_cmd[8]),
	.datac(\Equal8~0_combout ),
	.datad(\Equal5~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal22~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal22~0 .lut_mask = "8000";
defparam \Equal22~0 .operation_mode = "normal";
defparam \Equal22~0 .output_mode = "comb_only";
defparam \Equal22~0 .register_cascade_mode = "off";
defparam \Equal22~0 .sum_lutc_input = "datac";
defparam \Equal22~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxii_lcell \WideOr19~0 (
// Equation(s):
// \WideOr19~0_combout  = ((!\Equal23~3_combout  & (!\Equal21~1_combout  & !\Equal22~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal23~3_combout ),
	.datac(\Equal21~1_combout ),
	.datad(\Equal22~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr19~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr19~0 .lut_mask = "0003";
defparam \WideOr19~0 .operation_mode = "normal";
defparam \WideOr19~0 .output_mode = "comb_only";
defparam \WideOr19~0 .register_cascade_mode = "off";
defparam \WideOr19~0 .sum_lutc_input = "datac";
defparam \WideOr19~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxii_lcell \Equal13~0 (
// Equation(s):
// \Equal13~0_combout  = ((!Rx_cmd[17] & (Rx_cmd[18] & \Equal23~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Rx_cmd[17]),
	.datac(Rx_cmd[18]),
	.datad(\Equal23~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal13~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal13~0 .lut_mask = "3000";
defparam \Equal13~0 .operation_mode = "normal";
defparam \Equal13~0 .output_mode = "comb_only";
defparam \Equal13~0 .register_cascade_mode = "off";
defparam \Equal13~0 .sum_lutc_input = "datac";
defparam \Equal13~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxii_lcell \WideNor1~2 (
// Equation(s):
// \WideNor1~2_combout  = (\WideOr19~0_combout  & (((!\Equal13~0_combout ) # (!\Equal20~0_combout )) # (!\Equal3~5_combout )))

	.clk(gnd),
	.dataa(\Equal3~5_combout ),
	.datab(\Equal20~0_combout ),
	.datac(\WideOr19~0_combout ),
	.datad(\Equal13~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideNor1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideNor1~2 .lut_mask = "70f0";
defparam \WideNor1~2 .operation_mode = "normal";
defparam \WideNor1~2 .output_mode = "comb_only";
defparam \WideNor1~2 .register_cascade_mode = "off";
defparam \WideNor1~2 .sum_lutc_input = "datac";
defparam \WideNor1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxii_lcell \Equal13~1 (
// Equation(s):
// \Equal13~1_combout  = (!Rx_cmd[9] & (Rx_cmd[8] & (\Equal13~0_combout  & \Equal8~0_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[9]),
	.datab(Rx_cmd[8]),
	.datac(\Equal13~0_combout ),
	.datad(\Equal8~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal13~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal13~1 .lut_mask = "4000";
defparam \Equal13~1 .operation_mode = "normal";
defparam \Equal13~1 .output_mode = "comb_only";
defparam \Equal13~1 .register_cascade_mode = "off";
defparam \Equal13~1 .sum_lutc_input = "datac";
defparam \Equal13~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxii_lcell \Equal5~1 (
// Equation(s):
// \Equal5~1_combout  = ((Rx_cmd[2] & (!Rx_cmd[8] & Rx_cmd[1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(Rx_cmd[2]),
	.datac(Rx_cmd[8]),
	.datad(Rx_cmd[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal5~1 .lut_mask = "0c00";
defparam \Equal5~1 .operation_mode = "normal";
defparam \Equal5~1 .output_mode = "comb_only";
defparam \Equal5~1 .register_cascade_mode = "off";
defparam \Equal5~1 .sum_lutc_input = "datac";
defparam \Equal5~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxii_lcell \Equal19~0 (
// Equation(s):
// \Equal19~0_combout  = (Rx_cmd[16] & (Rx_cmd[12] & (Rx_cmd[9] & \Equal5~1_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[16]),
	.datab(Rx_cmd[12]),
	.datac(Rx_cmd[9]),
	.datad(\Equal5~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal19~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal19~0 .lut_mask = "8000";
defparam \Equal19~0 .operation_mode = "normal";
defparam \Equal19~0 .output_mode = "comb_only";
defparam \Equal19~0 .register_cascade_mode = "off";
defparam \Equal19~0 .sum_lutc_input = "datac";
defparam \Equal19~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxii_lcell \Equal19~1 (
// Equation(s):
// \Equal19~1_combout  = ((\Equal3~0  & (\Equal19~0_combout  & \Equal13~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal3~0 ),
	.datac(\Equal19~0_combout ),
	.datad(\Equal13~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal19~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal19~1 .lut_mask = "c000";
defparam \Equal19~1 .operation_mode = "normal";
defparam \Equal19~1 .output_mode = "comb_only";
defparam \Equal19~1 .register_cascade_mode = "off";
defparam \Equal19~1 .sum_lutc_input = "datac";
defparam \Equal19~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxii_lcell \Equal3~2 (
// Equation(s):
// \Equal3~2_combout  = (Rx_cmd[8] & (Rx_cmd[10] & (!Rx_cmd[17] & Rx_cmd[19])))

	.clk(gnd),
	.dataa(Rx_cmd[8]),
	.datab(Rx_cmd[10]),
	.datac(Rx_cmd[17]),
	.datad(Rx_cmd[19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal3~2 .lut_mask = "0800";
defparam \Equal3~2 .operation_mode = "normal";
defparam \Equal3~2 .output_mode = "comb_only";
defparam \Equal3~2 .register_cascade_mode = "off";
defparam \Equal3~2 .sum_lutc_input = "datac";
defparam \Equal3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N7
maxii_lcell \Equal3~3 (
// Equation(s):
// \Equal3~3_combout  = (!Rx_cmd[9] & (\Equal2~3  & (\Equal3~2_combout  & \Equal3~1_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[9]),
	.datab(\Equal2~3 ),
	.datac(\Equal3~2_combout ),
	.datad(\Equal3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal3~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal3~3 .lut_mask = "4000";
defparam \Equal3~3 .operation_mode = "normal";
defparam \Equal3~3 .output_mode = "comb_only";
defparam \Equal3~3 .register_cascade_mode = "off";
defparam \Equal3~3 .sum_lutc_input = "datac";
defparam \Equal3~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxii_lcell \Equal15~0 (
// Equation(s):
// \Equal15~0_combout  = (Rx_cmd[16] & (\Equal2~4  & (Rx_cmd[4] & \Equal8~1 )))

	.clk(gnd),
	.dataa(Rx_cmd[16]),
	.datab(\Equal2~4 ),
	.datac(Rx_cmd[4]),
	.datad(\Equal8~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal15~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal15~0 .lut_mask = "8000";
defparam \Equal15~0 .operation_mode = "normal";
defparam \Equal15~0 .output_mode = "comb_only";
defparam \Equal15~0 .register_cascade_mode = "off";
defparam \Equal15~0 .sum_lutc_input = "datac";
defparam \Equal15~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxii_lcell \WideOr13~0 (
// Equation(s):
// \WideOr13~0_combout  = (Rx_cmd[1] & (((!\Equal6~2_combout ) # (!\Equal15~0_combout )))) # (!Rx_cmd[1] & (!\Equal3~3_combout  & ((!\Equal6~2_combout ) # (!\Equal15~0_combout ))))

	.clk(gnd),
	.dataa(Rx_cmd[1]),
	.datab(\Equal3~3_combout ),
	.datac(\Equal15~0_combout ),
	.datad(\Equal6~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr13~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr13~0 .lut_mask = "0bbb";
defparam \WideOr13~0 .operation_mode = "normal";
defparam \WideOr13~0 .output_mode = "comb_only";
defparam \WideOr13~0 .register_cascade_mode = "off";
defparam \WideOr13~0 .sum_lutc_input = "datac";
defparam \WideOr13~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxii_lcell \Equal16~1 (
// Equation(s):
// \Equal16~1_combout  = (Rx_cmd[12] & (Rx_cmd[3] & (!Rx_cmd[19] & Rx_cmd[10])))

	.clk(gnd),
	.dataa(Rx_cmd[12]),
	.datab(Rx_cmd[3]),
	.datac(Rx_cmd[19]),
	.datad(Rx_cmd[10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal16~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal16~1 .lut_mask = "0800";
defparam \Equal16~1 .operation_mode = "normal";
defparam \Equal16~1 .output_mode = "comb_only";
defparam \Equal16~1 .register_cascade_mode = "off";
defparam \Equal16~1 .sum_lutc_input = "datac";
defparam \Equal16~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxii_lcell \Equal16~2 (
// Equation(s):
// \Equal16~2_combout  = (!Rx_cmd[1] & (\Equal16~1_combout  & (\Equal16~0_combout  & \Equal2~3 )))

	.clk(gnd),
	.dataa(Rx_cmd[1]),
	.datab(\Equal16~1_combout ),
	.datac(\Equal16~0_combout ),
	.datad(\Equal2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal16~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal16~2 .lut_mask = "4000";
defparam \Equal16~2 .operation_mode = "normal";
defparam \Equal16~2 .output_mode = "comb_only";
defparam \Equal16~2 .register_cascade_mode = "off";
defparam \Equal16~2 .sum_lutc_input = "datac";
defparam \Equal16~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxii_lcell \Equal18~1 (
// Equation(s):
// \Equal18~1_combout  = (!Rx_cmd[9] & (\Equal18~0_combout  & (Rx_cmd[8] & \Equal8~0_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[9]),
	.datab(\Equal18~0_combout ),
	.datac(Rx_cmd[8]),
	.datad(\Equal8~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal18~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal18~1 .lut_mask = "4000";
defparam \Equal18~1 .operation_mode = "normal";
defparam \Equal18~1 .output_mode = "comb_only";
defparam \Equal18~1 .register_cascade_mode = "off";
defparam \Equal18~1 .sum_lutc_input = "datac";
defparam \Equal18~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N3
maxii_lcell \Equal17~0 (
// Equation(s):
// \Equal17~0_combout  = (!Rx_cmd[10] & (((!Rx_cmd[19] & \Equal2~3 ))))

	.clk(gnd),
	.dataa(Rx_cmd[10]),
	.datab(vcc),
	.datac(Rx_cmd[19]),
	.datad(\Equal2~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal17~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal17~0 .lut_mask = "0500";
defparam \Equal17~0 .operation_mode = "normal";
defparam \Equal17~0 .output_mode = "comb_only";
defparam \Equal17~0 .register_cascade_mode = "off";
defparam \Equal17~0 .sum_lutc_input = "datac";
defparam \Equal17~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N6
maxii_lcell \Equal17~1 (
// Equation(s):
// \Equal17~1_combout  = (Rx_cmd[1] & (\Equal3~1_combout  & (\Equal8~1  & \Equal17~0_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[1]),
	.datab(\Equal3~1_combout ),
	.datac(\Equal8~1 ),
	.datad(\Equal17~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal17~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal17~1 .lut_mask = "8000";
defparam \Equal17~1 .operation_mode = "normal";
defparam \Equal17~1 .output_mode = "comb_only";
defparam \Equal17~1 .register_cascade_mode = "off";
defparam \Equal17~1 .sum_lutc_input = "datac";
defparam \Equal17~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N3
maxii_lcell \Equal14~0 (
// Equation(s):
// \Equal14~0_combout  = (((!Rx_cmd[17] & Rx_cmd[20])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(Rx_cmd[17]),
	.datad(Rx_cmd[20]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal14~0 .lut_mask = "0f00";
defparam \Equal14~0 .operation_mode = "normal";
defparam \Equal14~0 .output_mode = "comb_only";
defparam \Equal14~0 .register_cascade_mode = "off";
defparam \Equal14~0 .sum_lutc_input = "datac";
defparam \Equal14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N4
maxii_lcell \Equal10~3 (
// Equation(s):
// \Equal10~3_combout  = (!Rx_cmd[19] & (\Equal10~1  & (\Equal10~2  & \Equal2~6_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[19]),
	.datab(\Equal10~1 ),
	.datac(\Equal10~2 ),
	.datad(\Equal2~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal10~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal10~3 .lut_mask = "4000";
defparam \Equal10~3 .operation_mode = "normal";
defparam \Equal10~3 .output_mode = "comb_only";
defparam \Equal10~3 .register_cascade_mode = "off";
defparam \Equal10~3 .sum_lutc_input = "datac";
defparam \Equal10~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxii_lcell \Equal14~1 (
// Equation(s):
// \Equal14~1_combout  = (\Equal14~0_combout  & (Rx_cmd[3] & (\Equal6~0  & \Equal10~3_combout )))

	.clk(gnd),
	.dataa(\Equal14~0_combout ),
	.datab(Rx_cmd[3]),
	.datac(\Equal6~0 ),
	.datad(\Equal10~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal14~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal14~1 .lut_mask = "8000";
defparam \Equal14~1 .operation_mode = "normal";
defparam \Equal14~1 .output_mode = "comb_only";
defparam \Equal14~1 .register_cascade_mode = "off";
defparam \Equal14~1 .sum_lutc_input = "datac";
defparam \Equal14~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N1
maxii_lcell \WideOr1~0 (
// Equation(s):
// \WideOr1~0_combout  = (!\Equal16~2_combout  & (!\Equal18~1_combout  & (!\Equal17~1_combout  & !\Equal14~1_combout )))

	.clk(gnd),
	.dataa(\Equal16~2_combout ),
	.datab(\Equal18~1_combout ),
	.datac(\Equal17~1_combout ),
	.datad(\Equal14~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr1~0 .lut_mask = "0001";
defparam \WideOr1~0 .operation_mode = "normal";
defparam \WideOr1~0 .output_mode = "comb_only";
defparam \WideOr1~0 .register_cascade_mode = "off";
defparam \WideOr1~0 .sum_lutc_input = "datac";
defparam \WideOr1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N0
maxii_lcell \WideOr3~0 (
// Equation(s):
// \WideOr3~0_combout  = (!\Equal13~1_combout  & (!\Equal19~1_combout  & (\WideOr13~0_combout  & \WideOr1~0_combout )))

	.clk(gnd),
	.dataa(\Equal13~1_combout ),
	.datab(\Equal19~1_combout ),
	.datac(\WideOr13~0_combout ),
	.datad(\WideOr1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr3~0 .lut_mask = "1000";
defparam \WideOr3~0 .operation_mode = "normal";
defparam \WideOr3~0 .output_mode = "comb_only";
defparam \WideOr3~0 .register_cascade_mode = "off";
defparam \WideOr3~0 .sum_lutc_input = "datac";
defparam \WideOr3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N9
maxii_lcell \Equal11~0 (
// Equation(s):
// \Equal11~0_combout  = (Rx_cmd[9] & (!Rx_cmd[12] & (\Equal3~4_combout  & \Equal7~0_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[9]),
	.datab(Rx_cmd[12]),
	.datac(\Equal3~4_combout ),
	.datad(\Equal7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal11~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal11~0 .lut_mask = "2000";
defparam \Equal11~0 .operation_mode = "normal";
defparam \Equal11~0 .output_mode = "comb_only";
defparam \Equal11~0 .register_cascade_mode = "off";
defparam \Equal11~0 .sum_lutc_input = "datac";
defparam \Equal11~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxii_lcell \Equal5~4 (
// Equation(s):
// \Equal5~4_combout  = ((\Equal5~1_combout  & (\Equal5~3_combout  & \Equal5~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal5~1_combout ),
	.datac(\Equal5~3_combout ),
	.datad(\Equal5~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal5~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal5~4 .lut_mask = "c000";
defparam \Equal5~4 .operation_mode = "normal";
defparam \Equal5~4 .output_mode = "comb_only";
defparam \Equal5~4 .register_cascade_mode = "off";
defparam \Equal5~4 .sum_lutc_input = "datac";
defparam \Equal5~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N0
maxii_lcell \Equal7~1 (
// Equation(s):
// \Equal7~1_combout  = ((\Equal3~0  & (!Rx_cmd[16] & Rx_cmd[9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal3~0 ),
	.datac(Rx_cmd[16]),
	.datad(Rx_cmd[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal7~1 .lut_mask = "0c00";
defparam \Equal7~1 .operation_mode = "normal";
defparam \Equal7~1 .output_mode = "comb_only";
defparam \Equal7~1 .register_cascade_mode = "off";
defparam \Equal7~1 .sum_lutc_input = "datac";
defparam \Equal7~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N4
maxii_lcell \Equal6~4 (
// Equation(s):
// \Equal6~4_combout  = (!Rx_cmd[16] & (!Rx_cmd[0] & (!Rx_cmd[4] & Rx_cmd[2])))

	.clk(gnd),
	.dataa(Rx_cmd[16]),
	.datab(Rx_cmd[0]),
	.datac(Rx_cmd[4]),
	.datad(Rx_cmd[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal6~4 .lut_mask = "0100";
defparam \Equal6~4 .operation_mode = "normal";
defparam \Equal6~4 .output_mode = "comb_only";
defparam \Equal6~4 .register_cascade_mode = "off";
defparam \Equal6~4 .sum_lutc_input = "datac";
defparam \Equal6~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxii_lcell \Equal6~5 (
// Equation(s):
// \Equal6~5_combout  = (!Rx_cmd[9] & (\Equal6~3_combout  & (\Equal6~4_combout  & \Equal6~2_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[9]),
	.datab(\Equal6~3_combout ),
	.datac(\Equal6~4_combout ),
	.datad(\Equal6~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal6~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal6~5 .lut_mask = "4000";
defparam \Equal6~5 .operation_mode = "normal";
defparam \Equal6~5 .output_mode = "comb_only";
defparam \Equal6~5 .register_cascade_mode = "off";
defparam \Equal6~5 .sum_lutc_input = "datac";
defparam \Equal6~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxii_lcell \WideOr7~0 (
// Equation(s):
// \WideOr7~0_combout  = (!\Equal6~5_combout  & (((!\Equal7~0_combout ) # (!\Equal7~1_combout )) # (!Rx_cmd[12])))

	.clk(gnd),
	.dataa(Rx_cmd[12]),
	.datab(\Equal7~1_combout ),
	.datac(\Equal7~0_combout ),
	.datad(\Equal6~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr7~0 .lut_mask = "007f";
defparam \WideOr7~0 .operation_mode = "normal";
defparam \WideOr7~0 .output_mode = "comb_only";
defparam \WideOr7~0 .register_cascade_mode = "off";
defparam \WideOr7~0 .sum_lutc_input = "datac";
defparam \WideOr7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxii_lcell \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = (Rx_cmd[1] & (\Equal3~5_combout  & (\Equal2~3  & \Equal3~2_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[1]),
	.datab(\Equal3~5_combout ),
	.datac(\Equal2~3 ),
	.datad(\Equal3~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal4~0 .lut_mask = "8000";
defparam \Equal4~0 .operation_mode = "normal";
defparam \Equal4~0 .output_mode = "comb_only";
defparam \Equal4~0 .register_cascade_mode = "off";
defparam \Equal4~0 .sum_lutc_input = "datac";
defparam \Equal4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N0
maxii_lcell \Equal9~1 (
// Equation(s):
// \Equal9~1_combout  = ((Rx_cmd[12] & (\Equal9~0_combout  & \Equal23~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Rx_cmd[12]),
	.datac(\Equal9~0_combout ),
	.datad(\Equal23~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal9~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal9~1 .lut_mask = "c000";
defparam \Equal9~1 .operation_mode = "normal";
defparam \Equal9~1 .output_mode = "comb_only";
defparam \Equal9~1 .register_cascade_mode = "off";
defparam \Equal9~1 .sum_lutc_input = "datac";
defparam \Equal9~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \Equal10~5 (
// Equation(s):
// \Equal10~5_combout  = (((!Rx_cmd[20] & Rx_cmd[4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(Rx_cmd[20]),
	.datad(Rx_cmd[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal10~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal10~5 .lut_mask = "0f00";
defparam \Equal10~5 .operation_mode = "normal";
defparam \Equal10~5 .output_mode = "comb_only";
defparam \Equal10~5 .register_cascade_mode = "off";
defparam \Equal10~5 .sum_lutc_input = "datac";
defparam \Equal10~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N0
maxii_lcell \Equal10~6 (
// Equation(s):
// \Equal10~6_combout  = (\Equal10~5_combout  & (!Rx_cmd[3] & (\Equal10~4  & \Equal10~3_combout )))

	.clk(gnd),
	.dataa(\Equal10~5_combout ),
	.datab(Rx_cmd[3]),
	.datac(\Equal10~4 ),
	.datad(\Equal10~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal10~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal10~6 .lut_mask = "2000";
defparam \Equal10~6 .operation_mode = "normal";
defparam \Equal10~6 .output_mode = "comb_only";
defparam \Equal10~6 .register_cascade_mode = "off";
defparam \Equal10~6 .sum_lutc_input = "datac";
defparam \Equal10~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxii_lcell \Equal8~4 (
// Equation(s):
// \Equal8~4_combout  = (\Equal8~2  & (\Equal8~0_combout  & (Rx_cmd[10] & \Equal8~3_combout )))

	.clk(gnd),
	.dataa(\Equal8~2 ),
	.datab(\Equal8~0_combout ),
	.datac(Rx_cmd[10]),
	.datad(\Equal8~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal8~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal8~4 .lut_mask = "8000";
defparam \Equal8~4 .operation_mode = "normal";
defparam \Equal8~4 .output_mode = "comb_only";
defparam \Equal8~4 .register_cascade_mode = "off";
defparam \Equal8~4 .sum_lutc_input = "datac";
defparam \Equal8~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxii_lcell \WideOr6~0 (
// Equation(s):
// \WideOr6~0_combout  = (!\Equal4~0_combout  & (!\Equal9~1_combout  & (!\Equal10~6_combout  & !\Equal8~4_combout )))

	.clk(gnd),
	.dataa(\Equal4~0_combout ),
	.datab(\Equal9~1_combout ),
	.datac(\Equal10~6_combout ),
	.datad(\Equal8~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr6~0 .lut_mask = "0001";
defparam \WideOr6~0 .operation_mode = "normal";
defparam \WideOr6~0 .output_mode = "comb_only";
defparam \WideOr6~0 .register_cascade_mode = "off";
defparam \WideOr6~0 .sum_lutc_input = "datac";
defparam \WideOr6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxii_lcell \WideNor1~0 (
// Equation(s):
// \WideNor1~0_combout  = (!\Equal11~0_combout  & (!\Equal5~4_combout  & (\WideOr7~0_combout  & \WideOr6~0_combout )))

	.clk(gnd),
	.dataa(\Equal11~0_combout ),
	.datab(\Equal5~4_combout ),
	.datac(\WideOr7~0_combout ),
	.datad(\WideOr6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideNor1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideNor1~0 .lut_mask = "1000";
defparam \WideNor1~0 .operation_mode = "normal";
defparam \WideNor1~0 .output_mode = "comb_only";
defparam \WideNor1~0 .register_cascade_mode = "off";
defparam \WideNor1~0 .sum_lutc_input = "datac";
defparam \WideNor1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxii_lcell \WideNor1~3 (
// Equation(s):
// \WideNor1~3_combout  = (\WideNor1~1_combout  & (\WideNor1~2_combout  & (\WideOr3~0_combout  & \WideNor1~0_combout )))

	.clk(gnd),
	.dataa(\WideNor1~1_combout ),
	.datab(\WideNor1~2_combout ),
	.datac(\WideOr3~0_combout ),
	.datad(\WideNor1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideNor1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideNor1~3 .lut_mask = "8000";
defparam \WideNor1~3 .operation_mode = "normal";
defparam \WideNor1~3 .output_mode = "comb_only";
defparam \WideNor1~3 .register_cascade_mode = "off";
defparam \WideNor1~3 .sum_lutc_input = "datac";
defparam \WideNor1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxii_lcell \led~reg0 (
// Equation(s):
// \led~reg0_regout  = DFFEAS((\WideNor1~4_combout  & (!\WideNor1~3_combout  & ((!\Equal28~0_combout ) # (!Rx_cmd[9])))) # (!\WideNor1~4_combout  & (((!\Equal28~0_combout )) # (!Rx_cmd[9]))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\WideNor1~4_combout ),
	.datab(Rx_cmd[9]),
	.datac(\Equal28~0_combout ),
	.datad(\WideNor1~3_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\led~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \led~reg0 .lut_mask = "153f";
defparam \led~reg0 .operation_mode = "normal";
defparam \led~reg0 .output_mode = "reg_only";
defparam \led~reg0 .register_cascade_mode = "off";
defparam \led~reg0 .sum_lutc_input = "datac";
defparam \led~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxii_lcell \Equal20~1 (
// Equation(s):
// \Equal20~1_combout  = (!Rx_cmd[1] & (!Rx_cmd[8] & (\Equal3~5_combout  & \Equal13~0_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[1]),
	.datab(Rx_cmd[8]),
	.datac(\Equal3~5_combout ),
	.datad(\Equal13~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal20~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal20~1 .lut_mask = "1000";
defparam \Equal20~1 .operation_mode = "normal";
defparam \Equal20~1 .output_mode = "comb_only";
defparam \Equal20~1 .register_cascade_mode = "off";
defparam \Equal20~1 .sum_lutc_input = "datac";
defparam \Equal20~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxii_lcell \WideOr1~1 (
// Equation(s):
// \WideOr1~1_combout  = (\WideNor1~4_combout  & (!\Equal20~1_combout  & (\WideNor1~1_combout  & \WideOr19~0_combout )))

	.clk(gnd),
	.dataa(\WideNor1~4_combout ),
	.datab(\Equal20~1_combout ),
	.datac(\WideNor1~1_combout ),
	.datad(\WideOr19~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr1~1 .lut_mask = "2000";
defparam \WideOr1~1 .operation_mode = "normal";
defparam \WideOr1~1 .output_mode = "comb_only";
defparam \WideOr1~1 .register_cascade_mode = "off";
defparam \WideOr1~1 .sum_lutc_input = "datac";
defparam \WideOr1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N0
maxii_lcell \WideOr13~1 (
// Equation(s):
// \WideOr13~1_combout  = (!\Equal13~1_combout  & (\WideNor1~0_combout  & (\WideOr1~1_combout  & !\Equal19~1_combout )))

	.clk(gnd),
	.dataa(\Equal13~1_combout ),
	.datab(\WideNor1~0_combout ),
	.datac(\WideOr1~1_combout ),
	.datad(\Equal19~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr13~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr13~1 .lut_mask = "0040";
defparam \WideOr13~1 .operation_mode = "normal";
defparam \WideOr13~1 .output_mode = "comb_only";
defparam \WideOr13~1 .register_cascade_mode = "off";
defparam \WideOr13~1 .sum_lutc_input = "datac";
defparam \WideOr13~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxii_lcell \WideOr15~0 (
// Equation(s):
// \WideOr15~0_combout  = (!\Equal14~1_combout  & (\WideOr13~0_combout  & (!\Equal17~1_combout  & \WideOr13~1_combout )))

	.clk(gnd),
	.dataa(\Equal14~1_combout ),
	.datab(\WideOr13~0_combout ),
	.datac(\Equal17~1_combout ),
	.datad(\WideOr13~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr15~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr15~0 .lut_mask = "0400";
defparam \WideOr15~0 .operation_mode = "normal";
defparam \WideOr15~0 .output_mode = "comb_only";
defparam \WideOr15~0 .register_cascade_mode = "off";
defparam \WideOr15~0 .sum_lutc_input = "datac";
defparam \WideOr15~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N8
maxii_lcell linkEWM(
// Equation(s):
// \linkEWM~regout  = DFFEAS((\Equal16~2_combout ) # ((\linkEWM~regout  & ((\Equal18~1_combout ) # (!\WideOr15~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkEWM~regout ),
	.datab(\Equal16~2_combout ),
	.datac(\Equal18~1_combout ),
	.datad(\WideOr15~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkEWM~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkEWM.lut_mask = "ecee";
defparam linkEWM.operation_mode = "normal";
defparam linkEWM.output_mode = "reg_only";
defparam linkEWM.register_cascade_mode = "off";
defparam linkEWM.sum_lutc_input = "datac";
defparam linkEWM.synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxii_lcell \Equal24~0 (
// Equation(s):
// \Equal24~0_combout  = (\Equal10~0  & (Rx_cmd[3] & (\Equal5~0_combout  & \Equal7~0_combout )))

	.clk(gnd),
	.dataa(\Equal10~0 ),
	.datab(Rx_cmd[3]),
	.datac(\Equal5~0_combout ),
	.datad(\Equal7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal24~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal24~0 .lut_mask = "8000";
defparam \Equal24~0 .operation_mode = "normal";
defparam \Equal24~0 .output_mode = "comb_only";
defparam \Equal24~0 .register_cascade_mode = "off";
defparam \Equal24~0 .sum_lutc_input = "datac";
defparam \Equal24~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxii_lcell \WideOr23~0 (
// Equation(s):
// \WideOr23~0_combout  = ((!\Equal26~0_combout  & ((\WideOr25~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal26~0_combout ),
	.datac(vcc),
	.datad(\WideOr25~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr23~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr23~0 .lut_mask = "3300";
defparam \WideOr23~0 .operation_mode = "normal";
defparam \WideOr23~0 .output_mode = "comb_only";
defparam \WideOr23~0 .register_cascade_mode = "off";
defparam \WideOr23~0 .sum_lutc_input = "datac";
defparam \WideOr23~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxii_lcell linkGII(
// Equation(s):
// \linkGII~regout  = DFFEAS((\Equal24~0_combout ) # ((\linkGII~regout  & ((!\WideNor1~3_combout ) # (!\WideOr23~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkGII~regout ),
	.datab(\Equal24~0_combout ),
	.datac(\WideOr23~0_combout ),
	.datad(\WideNor1~3_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkGII~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkGII.lut_mask = "ceee";
defparam linkGII.operation_mode = "normal";
defparam linkGII.output_mode = "reg_only";
defparam linkGII.register_cascade_mode = "off";
defparam linkGII.sum_lutc_input = "datac";
defparam linkGII.synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N0
maxii_lcell \Selector42~0 (
// Equation(s):
// \Selector42~0_combout  = (!\Equal17~1_combout  & (!\Equal18~1_combout  & (\WideOr13~0_combout  & !\Equal16~2_combout )))

	.clk(gnd),
	.dataa(\Equal17~1_combout ),
	.datab(\Equal18~1_combout ),
	.datac(\WideOr13~0_combout ),
	.datad(\Equal16~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector42~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector42~0 .lut_mask = "0010";
defparam \Selector42~0 .operation_mode = "normal";
defparam \Selector42~0 .output_mode = "comb_only";
defparam \Selector42~0 .register_cascade_mode = "off";
defparam \Selector42~0 .sum_lutc_input = "datac";
defparam \Selector42~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxii_lcell linkPMH(
// Equation(s):
// \linkPMH~regout  = DFFEAS((\Equal14~1_combout ) # ((\linkPMH~regout  & ((!\WideOr13~1_combout ) # (!\Selector42~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkPMH~regout ),
	.datab(\Selector42~0_combout ),
	.datac(\Equal14~1_combout ),
	.datad(\WideOr13~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkPMH~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkPMH.lut_mask = "f2fa";
defparam linkPMH.operation_mode = "normal";
defparam linkPMH.output_mode = "reg_only";
defparam linkPMH.register_cascade_mode = "off";
defparam linkPMH.sum_lutc_input = "datac";
defparam linkPMH.synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxii_lcell \BusA[2]~40 (
// Equation(s):
// \BusA[2]~40_combout  = (\BusA[16]~14 ) # ((!\linkEWM~regout  & (!\linkGII~regout  & !\linkPMH~regout )))

	.clk(gnd),
	.dataa(\linkEWM~regout ),
	.datab(\linkGII~regout ),
	.datac(\BusA[16]~14 ),
	.datad(\linkPMH~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[2]~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[2]~40 .lut_mask = "f0f1";
defparam \BusA[2]~40 .operation_mode = "normal";
defparam \BusA[2]~40 .output_mode = "comb_only";
defparam \BusA[2]~40 .register_cascade_mode = "off";
defparam \BusA[2]~40 .sum_lutc_input = "datac";
defparam \BusA[2]~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxii_lcell \BusA[2]~41 (
// Equation(s):
// \BusA[2]~41_combout  = ((\linkGII~regout ) # ((\linkPMH~regout ) # (\linkEWM~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\linkGII~regout ),
	.datac(\linkPMH~regout ),
	.datad(\linkEWM~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[2]~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[2]~41 .lut_mask = "fffc";
defparam \BusA[2]~41 .operation_mode = "normal";
defparam \BusA[2]~41 .output_mode = "comb_only";
defparam \BusA[2]~41 .register_cascade_mode = "off";
defparam \BusA[2]~41 .sum_lutc_input = "datac";
defparam \BusA[2]~41 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxii_lcell linkFIC(
// Equation(s):
// \linkFIC~regout  = DFFEAS((\Equal18~1_combout ) # ((\linkFIC~regout  & ((\Equal16~2_combout ) # (!\WideOr15~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal16~2_combout ),
	.datab(\Equal18~1_combout ),
	.datac(\linkFIC~regout ),
	.datad(\WideOr15~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkFIC~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkFIC.lut_mask = "ecfc";
defparam linkFIC.operation_mode = "normal";
defparam linkFIC.output_mode = "reg_only";
defparam linkFIC.register_cascade_mode = "off";
defparam linkFIC.sum_lutc_input = "datac";
defparam linkFIC.synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N1
maxii_lcell \Equal25~0 (
// Equation(s):
// \Equal25~0_combout  = (\Equal18~0_combout  & (\Equal20~0_combout  & (\Equal3~1_combout  & !Rx_cmd[9])))

	.clk(gnd),
	.dataa(\Equal18~0_combout ),
	.datab(\Equal20~0_combout ),
	.datac(\Equal3~1_combout ),
	.datad(Rx_cmd[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal25~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal25~0 .lut_mask = "0080";
defparam \Equal25~0 .operation_mode = "normal";
defparam \Equal25~0 .output_mode = "comb_only";
defparam \Equal25~0 .register_cascade_mode = "off";
defparam \Equal25~0 .sum_lutc_input = "datac";
defparam \Equal25~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxii_lcell \WideNor1~5 (
// Equation(s):
// \WideNor1~5_combout  = (\WideNor1~1_combout  & (((\WideNor1~0_combout  & \WideOr3~0_combout ))))

	.clk(gnd),
	.dataa(\WideNor1~1_combout ),
	.datab(vcc),
	.datac(\WideNor1~0_combout ),
	.datad(\WideOr3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideNor1~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideNor1~5 .lut_mask = "a000";
defparam \WideNor1~5 .operation_mode = "normal";
defparam \WideNor1~5 .output_mode = "comb_only";
defparam \WideNor1~5 .register_cascade_mode = "off";
defparam \WideNor1~5 .sum_lutc_input = "datac";
defparam \WideNor1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxii_lcell \WideOr26~0 (
// Equation(s):
// \WideOr26~0_combout  = (\WideNor1~2_combout  & (!\Equal24~0_combout  & (!\Equal26~0_combout  & \WideNor1~5_combout )))

	.clk(gnd),
	.dataa(\WideNor1~2_combout ),
	.datab(\Equal24~0_combout ),
	.datac(\Equal26~0_combout ),
	.datad(\WideNor1~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr26~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr26~0 .lut_mask = "0200";
defparam \WideOr26~0 .operation_mode = "normal";
defparam \WideOr26~0 .output_mode = "comb_only";
defparam \WideOr26~0 .register_cascade_mode = "off";
defparam \WideOr26~0 .sum_lutc_input = "datac";
defparam \WideOr26~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxii_lcell linkFPT(
// Equation(s):
// \linkFPT~regout  = DFFEAS((\Equal25~0_combout ) # ((\linkFPT~regout  & ((\Equal27~1_combout ) # (!\WideOr26~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal25~0_combout ),
	.datab(\linkFPT~regout ),
	.datac(\Equal27~1_combout ),
	.datad(\WideOr26~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkFPT~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkFPT.lut_mask = "eaee";
defparam linkFPT.operation_mode = "normal";
defparam linkFPT.output_mode = "reg_only";
defparam linkFPT.register_cascade_mode = "off";
defparam linkFPT.sum_lutc_input = "datac";
defparam linkFPT.synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N2
maxii_lcell \WideOr21~0 (
// Equation(s):
// \WideOr21~0_combout  = (!\Equal21~1_combout  & (((!\Equal23~2_combout ) # (!\Equal23~0 )) # (!\Equal10~1 )))

	.clk(gnd),
	.dataa(\Equal10~1 ),
	.datab(\Equal23~0 ),
	.datac(\Equal21~1_combout ),
	.datad(\Equal23~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr21~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr21~0 .lut_mask = "070f";
defparam \WideOr21~0 .operation_mode = "normal";
defparam \WideOr21~0 .output_mode = "comb_only";
defparam \WideOr21~0 .register_cascade_mode = "off";
defparam \WideOr21~0 .sum_lutc_input = "datac";
defparam \WideOr21~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxii_lcell \WideOr20~0 (
// Equation(s):
// \WideOr20~0_combout  = (\WideNor1~4_combout  & (!\Equal20~1_combout  & (\WideNor1~5_combout )))

	.clk(gnd),
	.dataa(\WideNor1~4_combout ),
	.datab(\Equal20~1_combout ),
	.datac(\WideNor1~5_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr20~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr20~0 .lut_mask = "2020";
defparam \WideOr20~0 .operation_mode = "normal";
defparam \WideOr20~0 .output_mode = "comb_only";
defparam \WideOr20~0 .register_cascade_mode = "off";
defparam \WideOr20~0 .sum_lutc_input = "datac";
defparam \WideOr20~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxii_lcell linkFOC(
// Equation(s):
// \linkFOC~regout  = DFFEAS((\Equal22~0_combout ) # ((\linkFOC~regout  & ((!\WideOr20~0_combout ) # (!\WideOr21~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\WideOr21~0_combout ),
	.datab(\Equal22~0_combout ),
	.datac(\linkFOC~regout ),
	.datad(\WideOr20~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkFOC~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkFOC.lut_mask = "dcfc";
defparam linkFOC.operation_mode = "normal";
defparam linkFOC.output_mode = "reg_only";
defparam linkFOC.register_cascade_mode = "off";
defparam linkFOC.sum_lutc_input = "datac";
defparam linkFOC.synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxii_lcell \Equal7~2 (
// Equation(s):
// \Equal7~2_combout  = (Rx_cmd[12] & (\Equal7~1_combout  & (\Equal7~0_combout )))

	.clk(gnd),
	.dataa(Rx_cmd[12]),
	.datab(\Equal7~1_combout ),
	.datac(\Equal7~0_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal7~2 .lut_mask = "8080";
defparam \Equal7~2 .operation_mode = "normal";
defparam \Equal7~2 .output_mode = "comb_only";
defparam \Equal7~2 .register_cascade_mode = "off";
defparam \Equal7~2 .sum_lutc_input = "datac";
defparam \Equal7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxii_lcell \WideOr7~1 (
// Equation(s):
// \WideOr7~1_combout  = (\WideOr3~0_combout  & (!\Equal5~4_combout  & (\WideOr1~1_combout  & !\Equal11~0_combout )))

	.clk(gnd),
	.dataa(\WideOr3~0_combout ),
	.datab(\Equal5~4_combout ),
	.datac(\WideOr1~1_combout ),
	.datad(\Equal11~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr7~1 .lut_mask = "0020";
defparam \WideOr7~1 .operation_mode = "normal";
defparam \WideOr7~1 .output_mode = "comb_only";
defparam \WideOr7~1 .register_cascade_mode = "off";
defparam \WideOr7~1 .sum_lutc_input = "datac";
defparam \WideOr7~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxii_lcell \WideOr6~1 (
// Equation(s):
// \WideOr6~1_combout  = (((\WideOr7~1_combout  & \WideOr6~0_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\WideOr7~1_combout ),
	.datad(\WideOr6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr6~1 .lut_mask = "f000";
defparam \WideOr6~1 .operation_mode = "normal";
defparam \WideOr6~1 .output_mode = "comb_only";
defparam \WideOr6~1 .register_cascade_mode = "off";
defparam \WideOr6~1 .sum_lutc_input = "datac";
defparam \WideOr6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxii_lcell linkFSP(
// Equation(s):
// \linkFSP~regout  = DFFEAS((\Equal7~2_combout ) # ((\linkFSP~regout  & ((\Equal6~5_combout ) # (!\WideOr6~1_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal7~2_combout ),
	.datab(\Equal6~5_combout ),
	.datac(\linkFSP~regout ),
	.datad(\WideOr6~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkFSP~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkFSP.lut_mask = "eafa";
defparam linkFSP.operation_mode = "normal";
defparam linkFSP.output_mode = "reg_only";
defparam linkFSP.register_cascade_mode = "off";
defparam linkFSP.sum_lutc_input = "datac";
defparam linkFSP.synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \BusA[15]~45 (
// Equation(s):
// \BusA[15]~45_combout  = ((!\linkFPT~regout  & (!\linkFOC~regout  & !\linkFSP~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\linkFPT~regout ),
	.datac(\linkFOC~regout ),
	.datad(\linkFSP~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[15]~45_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[15]~45 .lut_mask = "0003";
defparam \BusA[15]~45 .operation_mode = "normal";
defparam \BusA[15]~45 .output_mode = "comb_only";
defparam \BusA[15]~45 .register_cascade_mode = "off";
defparam \BusA[15]~45 .sum_lutc_input = "datac";
defparam \BusA[15]~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxii_lcell \WideOr7~2 (
// Equation(s):
// \WideOr7~2_combout  = (!\Equal4~0_combout  & (\WideOr7~0_combout  & (\WideOr7~1_combout  & !\Equal9~1_combout )))

	.clk(gnd),
	.dataa(\Equal4~0_combout ),
	.datab(\WideOr7~0_combout ),
	.datac(\WideOr7~1_combout ),
	.datad(\Equal9~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr7~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr7~2 .lut_mask = "0040";
defparam \WideOr7~2 .operation_mode = "normal";
defparam \WideOr7~2 .output_mode = "comb_only";
defparam \WideOr7~2 .register_cascade_mode = "off";
defparam \WideOr7~2 .sum_lutc_input = "datac";
defparam \WideOr7~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxii_lcell linkTOC(
// Equation(s):
// \linkTOC~regout  = DFFEAS((\Equal8~4_combout ) # ((\linkTOC~regout  & ((\Equal10~6_combout ) # (!\WideOr7~2_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkTOC~regout ),
	.datab(\Equal8~4_combout ),
	.datac(\Equal10~6_combout ),
	.datad(\WideOr7~2_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkTOC~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkTOC.lut_mask = "ecee";
defparam linkTOC.operation_mode = "normal";
defparam linkTOC.output_mode = "reg_only";
defparam linkTOC.register_cascade_mode = "off";
defparam linkTOC.sum_lutc_input = "datac";
defparam linkTOC.synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxii_lcell \Equal12~0 (
// Equation(s):
// \Equal12~0_combout  = (\Equal23~0  & (((\Equal9~0_combout  & !Rx_cmd[12]))))

	.clk(gnd),
	.dataa(\Equal23~0 ),
	.datab(vcc),
	.datac(\Equal9~0_combout ),
	.datad(Rx_cmd[12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal12~0 .lut_mask = "00a0";
defparam \Equal12~0 .operation_mode = "normal";
defparam \Equal12~0 .output_mode = "comb_only";
defparam \Equal12~0 .register_cascade_mode = "off";
defparam \Equal12~0 .sum_lutc_input = "datac";
defparam \Equal12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxii_lcell \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = (\WideNor1~4_combout  & (\WideNor1~2_combout  & (\WideOr3~0_combout  & \WideNor1~0_combout )))

	.clk(gnd),
	.dataa(\WideNor1~4_combout ),
	.datab(\WideNor1~2_combout ),
	.datac(\WideOr3~0_combout ),
	.datad(\WideNor1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr0~0 .lut_mask = "8000";
defparam \WideOr0~0 .operation_mode = "normal";
defparam \WideOr0~0 .output_mode = "comb_only";
defparam \WideOr0~0 .register_cascade_mode = "off";
defparam \WideOr0~0 .sum_lutc_input = "datac";
defparam \WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxii_lcell linkTCP(
// Equation(s):
// \linkTCP~regout  = DFFEAS((\Equal12~0_combout ) # ((\linkTCP~regout  & ((\Equal2~9_combout ) # (!\WideOr0~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkTCP~regout ),
	.datab(\Equal2~9_combout ),
	.datac(\Equal12~0_combout ),
	.datad(\WideOr0~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkTCP~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkTCP.lut_mask = "f8fa";
defparam linkTCP.operation_mode = "normal";
defparam linkTCP.output_mode = "reg_only";
defparam linkTCP.register_cascade_mode = "off";
defparam linkTCP.sum_lutc_input = "datac";
defparam linkTCP.synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxii_lcell \WideOr19~1 (
// Equation(s):
// \WideOr19~1_combout  = (\WideNor1~4_combout  & (\WideNor1~0_combout  & (\WideOr3~0_combout  & \WideNor1~1_combout )))

	.clk(gnd),
	.dataa(\WideNor1~4_combout ),
	.datab(\WideNor1~0_combout ),
	.datac(\WideOr3~0_combout ),
	.datad(\WideNor1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr19~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr19~1 .lut_mask = "8000";
defparam \WideOr19~1 .operation_mode = "normal";
defparam \WideOr19~1 .output_mode = "comb_only";
defparam \WideOr19~1 .register_cascade_mode = "off";
defparam \WideOr19~1 .sum_lutc_input = "datac";
defparam \WideOr19~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxii_lcell linkTPT(
// Equation(s):
// \linkTPT~regout  = DFFEAS((\Equal20~1_combout ) # ((\linkTPT~regout  & ((!\WideOr19~1_combout ) # (!\WideOr19~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkTPT~regout ),
	.datab(\Equal20~1_combout ),
	.datac(\WideOr19~0_combout ),
	.datad(\WideOr19~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkTPT~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkTPT.lut_mask = "ceee";
defparam linkTPT.operation_mode = "normal";
defparam linkTPT.output_mode = "reg_only";
defparam linkTPT.register_cascade_mode = "off";
defparam linkTPT.sum_lutc_input = "datac";
defparam linkTPT.synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \BusA[15]~42 (
// Equation(s):
// \BusA[15]~42_combout  = (\BusB[77]~36 ) # ((!\linkTOC~regout  & (!\linkTCP~regout  & !\linkTPT~regout )))

	.clk(gnd),
	.dataa(\linkTOC~regout ),
	.datab(\linkTCP~regout ),
	.datac(\linkTPT~regout ),
	.datad(\BusB[77]~36 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[15]~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[15]~42 .lut_mask = "ff01";
defparam \BusA[15]~42 .operation_mode = "normal";
defparam \BusA[15]~42 .output_mode = "comb_only";
defparam \BusA[15]~42 .register_cascade_mode = "off";
defparam \BusA[15]~42 .sum_lutc_input = "datac";
defparam \BusA[15]~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N7
maxii_lcell \WideOr8~0 (
// Equation(s):
// \WideOr8~0_combout  = (!\Equal8~4_combout  & (!\Equal10~6_combout  & ((!\Equal3~3_combout ) # (!Rx_cmd[1]))))

	.clk(gnd),
	.dataa(Rx_cmd[1]),
	.datab(\Equal8~4_combout ),
	.datac(\Equal3~3_combout ),
	.datad(\Equal10~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr8~0 .lut_mask = "0013";
defparam \WideOr8~0 .operation_mode = "normal";
defparam \WideOr8~0 .output_mode = "comb_only";
defparam \WideOr8~0 .register_cascade_mode = "off";
defparam \WideOr8~0 .sum_lutc_input = "datac";
defparam \WideOr8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxii_lcell \WideOr7~3 (
// Equation(s):
// \WideOr7~3_combout  = ((\WideOr7~0_combout  & ((\WideOr7~1_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\WideOr7~0_combout ),
	.datac(vcc),
	.datad(\WideOr7~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr7~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr7~3 .lut_mask = "cc00";
defparam \WideOr7~3 .operation_mode = "normal";
defparam \WideOr7~3 .output_mode = "comb_only";
defparam \WideOr7~3 .register_cascade_mode = "off";
defparam \WideOr7~3 .sum_lutc_input = "datac";
defparam \WideOr7~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxii_lcell linkTSP(
// Equation(s):
// \linkTSP~regout  = DFFEAS((\Equal9~1_combout ) # ((\linkTSP~regout  & ((!\WideOr7~3_combout ) # (!\WideOr8~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal9~1_combout ),
	.datab(\linkTSP~regout ),
	.datac(\WideOr8~0_combout ),
	.datad(\WideOr7~3_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkTSP~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkTSP.lut_mask = "aeee";
defparam linkTSP.operation_mode = "normal";
defparam linkTSP.output_mode = "reg_only";
defparam linkTSP.register_cascade_mode = "off";
defparam linkTSP.sum_lutc_input = "datac";
defparam linkTSP.synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxii_lcell \WideOr4~0 (
// Equation(s):
// \WideOr4~0_combout  = (\WideOr7~0_combout  & (\WideOr6~0_combout  & (\WideOr1~1_combout  & \WideOr3~0_combout )))

	.clk(gnd),
	.dataa(\WideOr7~0_combout ),
	.datab(\WideOr6~0_combout ),
	.datac(\WideOr1~1_combout ),
	.datad(\WideOr3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr4~0 .lut_mask = "8000";
defparam \WideOr4~0 .operation_mode = "normal";
defparam \WideOr4~0 .output_mode = "comb_only";
defparam \WideOr4~0 .register_cascade_mode = "off";
defparam \WideOr4~0 .sum_lutc_input = "datac";
defparam \WideOr4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxii_lcell linkFCP(
// Equation(s):
// \linkFCP~regout  = DFFEAS((\Equal11~0_combout ) # ((\linkFCP~regout  & ((\Equal5~4_combout ) # (!\WideOr4~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkFCP~regout ),
	.datab(\Equal5~4_combout ),
	.datac(\Equal11~0_combout ),
	.datad(\WideOr4~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkFCP~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkFCP.lut_mask = "f8fa";
defparam linkFCP.operation_mode = "normal";
defparam linkFCP.output_mode = "reg_only";
defparam linkFCP.register_cascade_mode = "off";
defparam linkFCP.sum_lutc_input = "datac";
defparam linkFCP.synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N0
maxii_lcell linkMCG(
// Equation(s):
// \linkMCG~regout  = DFFEAS((\Equal27~1_combout ) # ((\linkMCG~regout  & ((\Equal25~0_combout ) # (!\WideOr26~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal25~0_combout ),
	.datab(\linkMCG~regout ),
	.datac(\Equal27~1_combout ),
	.datad(\WideOr26~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkMCG~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkMCG.lut_mask = "f8fc";
defparam linkMCG.operation_mode = "normal";
defparam linkMCG.output_mode = "reg_only";
defparam linkMCG.register_cascade_mode = "off";
defparam linkMCG.sum_lutc_input = "datac";
defparam linkMCG.synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxii_lcell linkGLO(
// Equation(s):
// \linkGLO~regout  = DFFEAS((\Equal5~4_combout ) # ((\linkGLO~regout  & ((\Equal11~0_combout ) # (!\WideOr4~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal11~0_combout ),
	.datab(\Equal5~4_combout ),
	.datac(\linkGLO~regout ),
	.datad(\WideOr4~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkGLO~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkGLO.lut_mask = "ecfc";
defparam linkGLO.operation_mode = "normal";
defparam linkGLO.output_mode = "reg_only";
defparam linkGLO.register_cascade_mode = "off";
defparam linkGLO.sum_lutc_input = "datac";
defparam linkGLO.synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxii_lcell \BusA[15]~43 (
// Equation(s):
// \BusA[15]~43_combout  = (!\linkFCP~regout  & (!\linkMCG~regout  & (!\linkGLO~regout )))

	.clk(gnd),
	.dataa(\linkFCP~regout ),
	.datab(\linkMCG~regout ),
	.datac(\linkGLO~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[15]~43_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[15]~43 .lut_mask = "0101";
defparam \BusA[15]~43 .operation_mode = "normal";
defparam \BusA[15]~43 .output_mode = "comb_only";
defparam \BusA[15]~43 .register_cascade_mode = "off";
defparam \BusA[15]~43 .sum_lutc_input = "datac";
defparam \BusA[15]~43 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxii_lcell \BusA[15]~44 (
// Equation(s):
// \BusA[15]~44_combout  = (\linkTSP~regout  & (\BusB[81]~37  & ((\BusA[15]~43_combout ) # (\BusA[4]~11 )))) # (!\linkTSP~regout  & ((\BusA[15]~43_combout ) # ((\BusA[4]~11 ))))

	.clk(gnd),
	.dataa(\linkTSP~regout ),
	.datab(\BusA[15]~43_combout ),
	.datac(\BusB[81]~37 ),
	.datad(\BusA[4]~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[15]~44_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[15]~44 .lut_mask = "f5c4";
defparam \BusA[15]~44 .operation_mode = "normal";
defparam \BusA[15]~44 .output_mode = "comb_only";
defparam \BusA[15]~44 .register_cascade_mode = "off";
defparam \BusA[15]~44 .sum_lutc_input = "datac";
defparam \BusA[15]~44 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \BusA[15]~46 (
// Equation(s):
// \BusA[15]~46_combout  = (\BusA[15]~42_combout  & (\BusA[15]~44_combout  & ((\BusA[15]~45_combout ) # (\BusA[3]~10 ))))

	.clk(gnd),
	.dataa(\BusA[15]~45_combout ),
	.datab(\BusA[3]~10 ),
	.datac(\BusA[15]~42_combout ),
	.datad(\BusA[15]~44_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[15]~46_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[15]~46 .lut_mask = "e000";
defparam \BusA[15]~46 .operation_mode = "normal";
defparam \BusA[15]~46 .output_mode = "comb_only";
defparam \BusA[15]~46 .register_cascade_mode = "off";
defparam \BusA[15]~46 .sum_lutc_input = "datac";
defparam \BusA[15]~46 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell \BusA[15]~47 (
// Equation(s):
// \BusA[15]~47_combout  = (!\linkTOC~regout  & (!\linkTCP~regout  & (!\linkTPT~regout )))

	.clk(gnd),
	.dataa(\linkTOC~regout ),
	.datab(\linkTCP~regout ),
	.datac(\linkTPT~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[15]~47_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[15]~47 .lut_mask = "0101";
defparam \BusA[15]~47 .operation_mode = "normal";
defparam \BusA[15]~47 .output_mode = "comb_only";
defparam \BusA[15]~47 .register_cascade_mode = "off";
defparam \BusA[15]~47 .sum_lutc_input = "datac";
defparam \BusA[15]~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \BusA[8]~48 (
// Equation(s):
// \BusA[8]~48_combout  = (\linkTSP~regout ) # (((!\BusA[15]~43_combout ) # (!\BusA[15]~45_combout )) # (!\BusA[15]~47_combout ))

	.clk(gnd),
	.dataa(\linkTSP~regout ),
	.datab(\BusA[15]~47_combout ),
	.datac(\BusA[15]~45_combout ),
	.datad(\BusA[15]~43_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[8]~48_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[8]~48 .lut_mask = "bfff";
defparam \BusA[8]~48 .operation_mode = "normal";
defparam \BusA[8]~48 .output_mode = "comb_only";
defparam \BusA[8]~48 .register_cascade_mode = "off";
defparam \BusA[8]~48 .sum_lutc_input = "datac";
defparam \BusA[8]~48 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N4
maxii_lcell WideOr14(
// Equation(s):
// \WideOr14~combout  = (((\Equal3~3_combout  & !Rx_cmd[1])) # (!\WideOr13~1_combout )) # (!\WideOr1~0_combout )

	.clk(gnd),
	.dataa(\WideOr1~0_combout ),
	.datab(\Equal3~3_combout ),
	.datac(Rx_cmd[1]),
	.datad(\WideOr13~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr14~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam WideOr14.lut_mask = "5dff";
defparam WideOr14.operation_mode = "normal";
defparam WideOr14.output_mode = "comb_only";
defparam WideOr14.register_cascade_mode = "off";
defparam WideOr14.sum_lutc_input = "datac";
defparam WideOr14.synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N5
maxii_lcell linkESS(
// Equation(s):
// \linkESS~regout  = DFFEAS((\linkESS~regout  & ((\WideOr14~combout ) # ((\Equal6~2_combout  & \Equal15~0_combout )))) # (!\linkESS~regout  & (\Equal6~2_combout  & (\Equal15~0_combout ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkESS~regout ),
	.datab(\Equal6~2_combout ),
	.datac(\Equal15~0_combout ),
	.datad(\WideOr14~combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkESS~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkESS.lut_mask = "eac0";
defparam linkESS.operation_mode = "normal";
defparam linkESS.output_mode = "reg_only";
defparam linkESS.register_cascade_mode = "off";
defparam linkESS.sum_lutc_input = "datac";
defparam linkESS.synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N1
maxii_lcell \WideOr20~1 (
// Equation(s):
// \WideOr20~1_combout  = (\WideNor1~4_combout  & (!\Equal22~0_combout  & (\WideNor1~5_combout  & !\Equal20~1_combout )))

	.clk(gnd),
	.dataa(\WideNor1~4_combout ),
	.datab(\Equal22~0_combout ),
	.datac(\WideNor1~5_combout ),
	.datad(\Equal20~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr20~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr20~1 .lut_mask = "0020";
defparam \WideOr20~1 .operation_mode = "normal";
defparam \WideOr20~1 .output_mode = "comb_only";
defparam \WideOr20~1 .register_cascade_mode = "off";
defparam \WideOr20~1 .sum_lutc_input = "datac";
defparam \WideOr20~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxii_lcell linkSHL(
// Equation(s):
// \linkSHL~regout  = DFFEAS((\Equal23~3_combout ) # ((\linkSHL~regout  & ((\Equal21~1_combout ) # (!\WideOr20~1_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal21~1_combout ),
	.datab(\linkSHL~regout ),
	.datac(\Equal23~3_combout ),
	.datad(\WideOr20~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkSHL~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkSHL.lut_mask = "f8fc";
defparam linkSHL.operation_mode = "normal";
defparam linkSHL.output_mode = "reg_only";
defparam linkSHL.register_cascade_mode = "off";
defparam linkSHL.sum_lutc_input = "datac";
defparam linkSHL.synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N1
maxii_lcell WideOr1(
// Equation(s):
// \WideOr1~combout  = (((\Equal15~0_combout  & \Equal6~2_combout )) # (!\WideOr13~1_combout )) # (!\WideOr1~0_combout )

	.clk(gnd),
	.dataa(\WideOr1~0_combout ),
	.datab(\Equal15~0_combout ),
	.datac(\Equal6~2_combout ),
	.datad(\WideOr13~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr1~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam WideOr1.lut_mask = "d5ff";
defparam WideOr1.operation_mode = "normal";
defparam WideOr1.output_mode = "comb_only";
defparam WideOr1.register_cascade_mode = "off";
defparam WideOr1.sum_lutc_input = "datac";
defparam WideOr1.synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxii_lcell linkLUT(
// Equation(s):
// \linkLUT~regout  = DFFEAS((Rx_cmd[1] & (((\linkLUT~regout  & \WideOr1~combout )))) # (!Rx_cmd[1] & ((\Equal3~3_combout ) # ((\linkLUT~regout  & \WideOr1~combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(Rx_cmd[1]),
	.datab(\Equal3~3_combout ),
	.datac(\linkLUT~regout ),
	.datad(\WideOr1~combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkLUT~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkLUT.lut_mask = "f444";
defparam linkLUT.operation_mode = "normal";
defparam linkLUT.output_mode = "reg_only";
defparam linkLUT.register_cascade_mode = "off";
defparam linkLUT.sum_lutc_input = "datac";
defparam linkLUT.synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N6
maxii_lcell tx_start_f(
// Equation(s):
// \tx_start_f~regout  = DFFEAS((Rx_cmd[1] & (\tx_start_f~regout  & ((\WideOr1~combout )))) # (!Rx_cmd[1] & ((\Equal3~3_combout ) # ((\tx_start_f~regout  & \WideOr1~combout )))), GLOBAL(\clk~combout ), VCC, , \rst_n~combout , , , , )

	.clk(\clk~combout ),
	.dataa(Rx_cmd[1]),
	.datab(\tx_start_f~regout ),
	.datac(\Equal3~3_combout ),
	.datad(\WideOr1~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\tx_start_f~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam tx_start_f.lut_mask = "dc50";
defparam tx_start_f.operation_mode = "normal";
defparam tx_start_f.output_mode = "reg_only";
defparam tx_start_f.register_cascade_mode = "off";
defparam tx_start_f.sum_lutc_input = "datac";
defparam tx_start_f.synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N5
maxii_lcell \uart_instance1|rst_cnt[0] (
// Equation(s):
// \uart_instance1|rst_cnt [0] = DFFEAS((((!\uart_instance1|rst_cnt [0]))), GLOBAL(\clk~combout ), \tx_start_f~regout , , !\uart_instance1|rst_cnt [14], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uart_instance1|rst_cnt [0]),
	.datad(vcc),
	.aclr(!\tx_start_f~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\uart_instance1|rst_cnt [14]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rst_cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rst_cnt[0] .lut_mask = "0f0f";
defparam \uart_instance1|rst_cnt[0] .operation_mode = "normal";
defparam \uart_instance1|rst_cnt[0] .output_mode = "reg_only";
defparam \uart_instance1|rst_cnt[0] .register_cascade_mode = "off";
defparam \uart_instance1|rst_cnt[0] .sum_lutc_input = "datac";
defparam \uart_instance1|rst_cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N3
maxii_lcell \uart_instance1|Add0~65 (
// Equation(s):
// \uart_instance1|Add0~65_combout  = \uart_instance1|rst_cnt [0] $ ((\uart_instance1|rst_cnt [1]))
// \uart_instance1|Add0~67  = CARRY((\uart_instance1|rst_cnt [0] & (\uart_instance1|rst_cnt [1])))
// \uart_instance1|Add0~67COUT1_71  = CARRY((\uart_instance1|rst_cnt [0] & (\uart_instance1|rst_cnt [1])))

	.clk(gnd),
	.dataa(\uart_instance1|rst_cnt [0]),
	.datab(\uart_instance1|rst_cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|Add0~65_combout ),
	.regout(),
	.cout(),
	.cout0(\uart_instance1|Add0~67 ),
	.cout1(\uart_instance1|Add0~67COUT1_71 ));
// synopsys translate_off
defparam \uart_instance1|Add0~65 .lut_mask = "6688";
defparam \uart_instance1|Add0~65 .operation_mode = "arithmetic";
defparam \uart_instance1|Add0~65 .output_mode = "comb_only";
defparam \uart_instance1|Add0~65 .register_cascade_mode = "off";
defparam \uart_instance1|Add0~65 .sum_lutc_input = "datac";
defparam \uart_instance1|Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N0
maxii_lcell \uart_instance1|rst_cnt[1] (
// Equation(s):
// \uart_instance1|rst_cnt [1] = DFFEAS((((\uart_instance1|Add0~65_combout ))), GLOBAL(\clk~combout ), \tx_start_f~regout , , !\uart_instance1|rst_cnt [14], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_instance1|Add0~65_combout ),
	.aclr(!\tx_start_f~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\uart_instance1|rst_cnt [14]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rst_cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rst_cnt[1] .lut_mask = "ff00";
defparam \uart_instance1|rst_cnt[1] .operation_mode = "normal";
defparam \uart_instance1|rst_cnt[1] .output_mode = "reg_only";
defparam \uart_instance1|rst_cnt[1] .register_cascade_mode = "off";
defparam \uart_instance1|rst_cnt[1] .sum_lutc_input = "datac";
defparam \uart_instance1|rst_cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N4
maxii_lcell \uart_instance1|Add0~60 (
// Equation(s):
// \uart_instance1|Add0~60_combout  = (\uart_instance1|rst_cnt [2] $ ((\uart_instance1|Add0~67 )))
// \uart_instance1|Add0~62  = CARRY(((!\uart_instance1|Add0~67COUT1_71 ) # (!\uart_instance1|rst_cnt [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|rst_cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\uart_instance1|Add0~67 ),
	.cin1(\uart_instance1|Add0~67COUT1_71 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|Add0~60_combout ),
	.regout(),
	.cout(\uart_instance1|Add0~62 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|Add0~60 .cin0_used = "true";
defparam \uart_instance1|Add0~60 .cin1_used = "true";
defparam \uart_instance1|Add0~60 .lut_mask = "3c3f";
defparam \uart_instance1|Add0~60 .operation_mode = "arithmetic";
defparam \uart_instance1|Add0~60 .output_mode = "comb_only";
defparam \uart_instance1|Add0~60 .register_cascade_mode = "off";
defparam \uart_instance1|Add0~60 .sum_lutc_input = "cin";
defparam \uart_instance1|Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N2
maxii_lcell \uart_instance1|rst_cnt[2] (
// Equation(s):
// \uart_instance1|rst_cnt [2] = DFFEAS((((\uart_instance1|Add0~60_combout ))), GLOBAL(\clk~combout ), \tx_start_f~regout , , !\uart_instance1|rst_cnt [14], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_instance1|Add0~60_combout ),
	.aclr(!\tx_start_f~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\uart_instance1|rst_cnt [14]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rst_cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rst_cnt[2] .lut_mask = "ff00";
defparam \uart_instance1|rst_cnt[2] .operation_mode = "normal";
defparam \uart_instance1|rst_cnt[2] .output_mode = "reg_only";
defparam \uart_instance1|rst_cnt[2] .register_cascade_mode = "off";
defparam \uart_instance1|rst_cnt[2] .sum_lutc_input = "datac";
defparam \uart_instance1|rst_cnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N5
maxii_lcell \uart_instance1|Add0~55 (
// Equation(s):
// \uart_instance1|Add0~55_combout  = (\uart_instance1|rst_cnt [3] $ ((!\uart_instance1|Add0~62 )))
// \uart_instance1|Add0~57  = CARRY(((\uart_instance1|rst_cnt [3] & !\uart_instance1|Add0~62 )))
// \uart_instance1|Add0~57COUT1_72  = CARRY(((\uart_instance1|rst_cnt [3] & !\uart_instance1|Add0~62 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|rst_cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|Add0~62 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|Add0~55_combout ),
	.regout(),
	.cout(),
	.cout0(\uart_instance1|Add0~57 ),
	.cout1(\uart_instance1|Add0~57COUT1_72 ));
// synopsys translate_off
defparam \uart_instance1|Add0~55 .cin_used = "true";
defparam \uart_instance1|Add0~55 .lut_mask = "c30c";
defparam \uart_instance1|Add0~55 .operation_mode = "arithmetic";
defparam \uart_instance1|Add0~55 .output_mode = "comb_only";
defparam \uart_instance1|Add0~55 .register_cascade_mode = "off";
defparam \uart_instance1|Add0~55 .sum_lutc_input = "cin";
defparam \uart_instance1|Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N3
maxii_lcell \uart_instance1|rst_cnt[3] (
// Equation(s):
// \uart_instance1|rst_cnt [3] = DFFEAS((((\uart_instance1|Add0~55_combout ))), GLOBAL(\clk~combout ), \tx_start_f~regout , , !\uart_instance1|rst_cnt [14], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_instance1|Add0~55_combout ),
	.aclr(!\tx_start_f~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\uart_instance1|rst_cnt [14]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rst_cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rst_cnt[3] .lut_mask = "ff00";
defparam \uart_instance1|rst_cnt[3] .operation_mode = "normal";
defparam \uart_instance1|rst_cnt[3] .output_mode = "reg_only";
defparam \uart_instance1|rst_cnt[3] .register_cascade_mode = "off";
defparam \uart_instance1|rst_cnt[3] .sum_lutc_input = "datac";
defparam \uart_instance1|rst_cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N6
maxii_lcell \uart_instance1|Add0~50 (
// Equation(s):
// \uart_instance1|Add0~50_combout  = (\uart_instance1|rst_cnt [4] $ (((!\uart_instance1|Add0~62  & \uart_instance1|Add0~57 ) # (\uart_instance1|Add0~62  & \uart_instance1|Add0~57COUT1_72 ))))
// \uart_instance1|Add0~52  = CARRY(((!\uart_instance1|Add0~57 ) # (!\uart_instance1|rst_cnt [4])))
// \uart_instance1|Add0~52COUT1_73  = CARRY(((!\uart_instance1|Add0~57COUT1_72 ) # (!\uart_instance1|rst_cnt [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|rst_cnt [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|Add0~62 ),
	.cin0(\uart_instance1|Add0~57 ),
	.cin1(\uart_instance1|Add0~57COUT1_72 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(\uart_instance1|Add0~52 ),
	.cout1(\uart_instance1|Add0~52COUT1_73 ));
// synopsys translate_off
defparam \uart_instance1|Add0~50 .cin0_used = "true";
defparam \uart_instance1|Add0~50 .cin1_used = "true";
defparam \uart_instance1|Add0~50 .cin_used = "true";
defparam \uart_instance1|Add0~50 .lut_mask = "3c3f";
defparam \uart_instance1|Add0~50 .operation_mode = "arithmetic";
defparam \uart_instance1|Add0~50 .output_mode = "comb_only";
defparam \uart_instance1|Add0~50 .register_cascade_mode = "off";
defparam \uart_instance1|Add0~50 .sum_lutc_input = "cin";
defparam \uart_instance1|Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N1
maxii_lcell \uart_instance1|rst_cnt[4] (
// Equation(s):
// \uart_instance1|rst_cnt [4] = DFFEAS(GND, GLOBAL(\clk~combout ), \tx_start_f~regout , , !\uart_instance1|rst_cnt [14], \uart_instance1|Add0~50_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uart_instance1|Add0~50_combout ),
	.datad(vcc),
	.aclr(!\tx_start_f~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\uart_instance1|rst_cnt [14]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rst_cnt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rst_cnt[4] .lut_mask = "0000";
defparam \uart_instance1|rst_cnt[4] .operation_mode = "normal";
defparam \uart_instance1|rst_cnt[4] .output_mode = "reg_only";
defparam \uart_instance1|rst_cnt[4] .register_cascade_mode = "off";
defparam \uart_instance1|rst_cnt[4] .sum_lutc_input = "datac";
defparam \uart_instance1|rst_cnt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N7
maxii_lcell \uart_instance1|Add0~45 (
// Equation(s):
// \uart_instance1|Add0~45_combout  = (\uart_instance1|rst_cnt [5] $ ((!(!\uart_instance1|Add0~62  & \uart_instance1|Add0~52 ) # (\uart_instance1|Add0~62  & \uart_instance1|Add0~52COUT1_73 ))))
// \uart_instance1|Add0~47  = CARRY(((\uart_instance1|rst_cnt [5] & !\uart_instance1|Add0~52 )))
// \uart_instance1|Add0~47COUT1_74  = CARRY(((\uart_instance1|rst_cnt [5] & !\uart_instance1|Add0~52COUT1_73 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|rst_cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|Add0~62 ),
	.cin0(\uart_instance1|Add0~52 ),
	.cin1(\uart_instance1|Add0~52COUT1_73 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|Add0~45_combout ),
	.regout(),
	.cout(),
	.cout0(\uart_instance1|Add0~47 ),
	.cout1(\uart_instance1|Add0~47COUT1_74 ));
// synopsys translate_off
defparam \uart_instance1|Add0~45 .cin0_used = "true";
defparam \uart_instance1|Add0~45 .cin1_used = "true";
defparam \uart_instance1|Add0~45 .cin_used = "true";
defparam \uart_instance1|Add0~45 .lut_mask = "c30c";
defparam \uart_instance1|Add0~45 .operation_mode = "arithmetic";
defparam \uart_instance1|Add0~45 .output_mode = "comb_only";
defparam \uart_instance1|Add0~45 .register_cascade_mode = "off";
defparam \uart_instance1|Add0~45 .sum_lutc_input = "cin";
defparam \uart_instance1|Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxii_lcell \uart_instance1|rst_cnt[5] (
// Equation(s):
// \uart_instance1|rst_cnt [5] = DFFEAS(GND, GLOBAL(\clk~combout ), \tx_start_f~regout , , !\uart_instance1|rst_cnt [14], \uart_instance1|Add0~45_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uart_instance1|Add0~45_combout ),
	.datad(vcc),
	.aclr(!\tx_start_f~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\uart_instance1|rst_cnt [14]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rst_cnt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rst_cnt[5] .lut_mask = "0000";
defparam \uart_instance1|rst_cnt[5] .operation_mode = "normal";
defparam \uart_instance1|rst_cnt[5] .output_mode = "reg_only";
defparam \uart_instance1|rst_cnt[5] .register_cascade_mode = "off";
defparam \uart_instance1|rst_cnt[5] .sum_lutc_input = "datac";
defparam \uart_instance1|rst_cnt[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N8
maxii_lcell \uart_instance1|Add0~40 (
// Equation(s):
// \uart_instance1|Add0~40_combout  = (\uart_instance1|rst_cnt [6] $ (((!\uart_instance1|Add0~62  & \uart_instance1|Add0~47 ) # (\uart_instance1|Add0~62  & \uart_instance1|Add0~47COUT1_74 ))))
// \uart_instance1|Add0~42  = CARRY(((!\uart_instance1|Add0~47 ) # (!\uart_instance1|rst_cnt [6])))
// \uart_instance1|Add0~42COUT1_75  = CARRY(((!\uart_instance1|Add0~47COUT1_74 ) # (!\uart_instance1|rst_cnt [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|rst_cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|Add0~62 ),
	.cin0(\uart_instance1|Add0~47 ),
	.cin1(\uart_instance1|Add0~47COUT1_74 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(\uart_instance1|Add0~42 ),
	.cout1(\uart_instance1|Add0~42COUT1_75 ));
// synopsys translate_off
defparam \uart_instance1|Add0~40 .cin0_used = "true";
defparam \uart_instance1|Add0~40 .cin1_used = "true";
defparam \uart_instance1|Add0~40 .cin_used = "true";
defparam \uart_instance1|Add0~40 .lut_mask = "3c3f";
defparam \uart_instance1|Add0~40 .operation_mode = "arithmetic";
defparam \uart_instance1|Add0~40 .output_mode = "comb_only";
defparam \uart_instance1|Add0~40 .register_cascade_mode = "off";
defparam \uart_instance1|Add0~40 .sum_lutc_input = "cin";
defparam \uart_instance1|Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N7
maxii_lcell \uart_instance1|rst_cnt[6] (
// Equation(s):
// \uart_instance1|rst_cnt [6] = DFFEAS((((\uart_instance1|Add0~40_combout ))), GLOBAL(\clk~combout ), \tx_start_f~regout , , !\uart_instance1|rst_cnt [14], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_instance1|Add0~40_combout ),
	.aclr(!\tx_start_f~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\uart_instance1|rst_cnt [14]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rst_cnt [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rst_cnt[6] .lut_mask = "ff00";
defparam \uart_instance1|rst_cnt[6] .operation_mode = "normal";
defparam \uart_instance1|rst_cnt[6] .output_mode = "reg_only";
defparam \uart_instance1|rst_cnt[6] .register_cascade_mode = "off";
defparam \uart_instance1|rst_cnt[6] .sum_lutc_input = "datac";
defparam \uart_instance1|rst_cnt[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N9
maxii_lcell \uart_instance1|Add0~35 (
// Equation(s):
// \uart_instance1|Add0~35_combout  = \uart_instance1|rst_cnt [7] $ ((((!(!\uart_instance1|Add0~62  & \uart_instance1|Add0~42 ) # (\uart_instance1|Add0~62  & \uart_instance1|Add0~42COUT1_75 )))))
// \uart_instance1|Add0~37  = CARRY((\uart_instance1|rst_cnt [7] & ((!\uart_instance1|Add0~42COUT1_75 ))))

	.clk(gnd),
	.dataa(\uart_instance1|rst_cnt [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|Add0~62 ),
	.cin0(\uart_instance1|Add0~42 ),
	.cin1(\uart_instance1|Add0~42COUT1_75 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|Add0~35_combout ),
	.regout(),
	.cout(\uart_instance1|Add0~37 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|Add0~35 .cin0_used = "true";
defparam \uart_instance1|Add0~35 .cin1_used = "true";
defparam \uart_instance1|Add0~35 .cin_used = "true";
defparam \uart_instance1|Add0~35 .lut_mask = "a50a";
defparam \uart_instance1|Add0~35 .operation_mode = "arithmetic";
defparam \uart_instance1|Add0~35 .output_mode = "comb_only";
defparam \uart_instance1|Add0~35 .register_cascade_mode = "off";
defparam \uart_instance1|Add0~35 .sum_lutc_input = "cin";
defparam \uart_instance1|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N1
maxii_lcell \uart_instance1|rst_cnt[7] (
// Equation(s):
// \uart_instance1|rst_cnt [7] = DFFEAS(GND, GLOBAL(\clk~combout ), \tx_start_f~regout , , !\uart_instance1|rst_cnt [14], \uart_instance1|Add0~35_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uart_instance1|Add0~35_combout ),
	.datad(vcc),
	.aclr(!\tx_start_f~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\uart_instance1|rst_cnt [14]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rst_cnt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rst_cnt[7] .lut_mask = "0000";
defparam \uart_instance1|rst_cnt[7] .operation_mode = "normal";
defparam \uart_instance1|rst_cnt[7] .output_mode = "reg_only";
defparam \uart_instance1|rst_cnt[7] .register_cascade_mode = "off";
defparam \uart_instance1|rst_cnt[7] .sum_lutc_input = "datac";
defparam \uart_instance1|rst_cnt[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N0
maxii_lcell \uart_instance1|Add0~30 (
// Equation(s):
// \uart_instance1|Add0~30_combout  = (\uart_instance1|rst_cnt [8] $ ((\uart_instance1|Add0~37 )))
// \uart_instance1|Add0~32  = CARRY(((!\uart_instance1|Add0~37 ) # (!\uart_instance1|rst_cnt [8])))
// \uart_instance1|Add0~32COUT1_76  = CARRY(((!\uart_instance1|Add0~37 ) # (!\uart_instance1|rst_cnt [8])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|rst_cnt [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|Add0~37 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\uart_instance1|Add0~32 ),
	.cout1(\uart_instance1|Add0~32COUT1_76 ));
// synopsys translate_off
defparam \uart_instance1|Add0~30 .cin_used = "true";
defparam \uart_instance1|Add0~30 .lut_mask = "3c3f";
defparam \uart_instance1|Add0~30 .operation_mode = "arithmetic";
defparam \uart_instance1|Add0~30 .output_mode = "comb_only";
defparam \uart_instance1|Add0~30 .register_cascade_mode = "off";
defparam \uart_instance1|Add0~30 .sum_lutc_input = "cin";
defparam \uart_instance1|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N5
maxii_lcell \uart_instance1|rst_cnt[8] (
// Equation(s):
// \uart_instance1|rst_cnt [8] = DFFEAS((((\uart_instance1|Add0~30_combout ))), GLOBAL(\clk~combout ), \tx_start_f~regout , , !\uart_instance1|rst_cnt [14], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_instance1|Add0~30_combout ),
	.aclr(!\tx_start_f~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\uart_instance1|rst_cnt [14]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rst_cnt [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rst_cnt[8] .lut_mask = "ff00";
defparam \uart_instance1|rst_cnt[8] .operation_mode = "normal";
defparam \uart_instance1|rst_cnt[8] .output_mode = "reg_only";
defparam \uart_instance1|rst_cnt[8] .register_cascade_mode = "off";
defparam \uart_instance1|rst_cnt[8] .sum_lutc_input = "datac";
defparam \uart_instance1|rst_cnt[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N1
maxii_lcell \uart_instance1|Add0~25 (
// Equation(s):
// \uart_instance1|Add0~25_combout  = \uart_instance1|rst_cnt [9] $ ((((!(!\uart_instance1|Add0~37  & \uart_instance1|Add0~32 ) # (\uart_instance1|Add0~37  & \uart_instance1|Add0~32COUT1_76 )))))
// \uart_instance1|Add0~27  = CARRY((\uart_instance1|rst_cnt [9] & ((!\uart_instance1|Add0~32 ))))
// \uart_instance1|Add0~27COUT1_77  = CARRY((\uart_instance1|rst_cnt [9] & ((!\uart_instance1|Add0~32COUT1_76 ))))

	.clk(gnd),
	.dataa(\uart_instance1|rst_cnt [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|Add0~37 ),
	.cin0(\uart_instance1|Add0~32 ),
	.cin1(\uart_instance1|Add0~32COUT1_76 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\uart_instance1|Add0~27 ),
	.cout1(\uart_instance1|Add0~27COUT1_77 ));
// synopsys translate_off
defparam \uart_instance1|Add0~25 .cin0_used = "true";
defparam \uart_instance1|Add0~25 .cin1_used = "true";
defparam \uart_instance1|Add0~25 .cin_used = "true";
defparam \uart_instance1|Add0~25 .lut_mask = "a50a";
defparam \uart_instance1|Add0~25 .operation_mode = "arithmetic";
defparam \uart_instance1|Add0~25 .output_mode = "comb_only";
defparam \uart_instance1|Add0~25 .register_cascade_mode = "off";
defparam \uart_instance1|Add0~25 .sum_lutc_input = "cin";
defparam \uart_instance1|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N8
maxii_lcell \uart_instance1|rst_cnt[9] (
// Equation(s):
// \uart_instance1|rst_cnt [9] = DFFEAS((((\uart_instance1|Add0~25_combout ))), GLOBAL(\clk~combout ), \tx_start_f~regout , , !\uart_instance1|rst_cnt [14], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_instance1|Add0~25_combout ),
	.aclr(!\tx_start_f~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\uart_instance1|rst_cnt [14]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rst_cnt [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rst_cnt[9] .lut_mask = "ff00";
defparam \uart_instance1|rst_cnt[9] .operation_mode = "normal";
defparam \uart_instance1|rst_cnt[9] .output_mode = "reg_only";
defparam \uart_instance1|rst_cnt[9] .register_cascade_mode = "off";
defparam \uart_instance1|rst_cnt[9] .sum_lutc_input = "datac";
defparam \uart_instance1|rst_cnt[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N2
maxii_lcell \uart_instance1|Add0~20 (
// Equation(s):
// \uart_instance1|Add0~20_combout  = (\uart_instance1|rst_cnt [10] $ (((!\uart_instance1|Add0~37  & \uart_instance1|Add0~27 ) # (\uart_instance1|Add0~37  & \uart_instance1|Add0~27COUT1_77 ))))
// \uart_instance1|Add0~22  = CARRY(((!\uart_instance1|Add0~27 ) # (!\uart_instance1|rst_cnt [10])))
// \uart_instance1|Add0~22COUT1_78  = CARRY(((!\uart_instance1|Add0~27COUT1_77 ) # (!\uart_instance1|rst_cnt [10])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|rst_cnt [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|Add0~37 ),
	.cin0(\uart_instance1|Add0~27 ),
	.cin1(\uart_instance1|Add0~27COUT1_77 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\uart_instance1|Add0~22 ),
	.cout1(\uart_instance1|Add0~22COUT1_78 ));
// synopsys translate_off
defparam \uart_instance1|Add0~20 .cin0_used = "true";
defparam \uart_instance1|Add0~20 .cin1_used = "true";
defparam \uart_instance1|Add0~20 .cin_used = "true";
defparam \uart_instance1|Add0~20 .lut_mask = "3c3f";
defparam \uart_instance1|Add0~20 .operation_mode = "arithmetic";
defparam \uart_instance1|Add0~20 .output_mode = "comb_only";
defparam \uart_instance1|Add0~20 .register_cascade_mode = "off";
defparam \uart_instance1|Add0~20 .sum_lutc_input = "cin";
defparam \uart_instance1|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N9
maxii_lcell \uart_instance1|rst_cnt[10] (
// Equation(s):
// \uart_instance1|rst_cnt [10] = DFFEAS((((\uart_instance1|Add0~20_combout ))), GLOBAL(\clk~combout ), \tx_start_f~regout , , !\uart_instance1|rst_cnt [14], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_instance1|Add0~20_combout ),
	.aclr(!\tx_start_f~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\uart_instance1|rst_cnt [14]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rst_cnt [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rst_cnt[10] .lut_mask = "ff00";
defparam \uart_instance1|rst_cnt[10] .operation_mode = "normal";
defparam \uart_instance1|rst_cnt[10] .output_mode = "reg_only";
defparam \uart_instance1|rst_cnt[10] .register_cascade_mode = "off";
defparam \uart_instance1|rst_cnt[10] .sum_lutc_input = "datac";
defparam \uart_instance1|rst_cnt[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N3
maxii_lcell \uart_instance1|Add0~15 (
// Equation(s):
// \uart_instance1|Add0~15_combout  = (\uart_instance1|rst_cnt [11] $ ((!(!\uart_instance1|Add0~37  & \uart_instance1|Add0~22 ) # (\uart_instance1|Add0~37  & \uart_instance1|Add0~22COUT1_78 ))))
// \uart_instance1|Add0~17  = CARRY(((\uart_instance1|rst_cnt [11] & !\uart_instance1|Add0~22 )))
// \uart_instance1|Add0~17COUT1_79  = CARRY(((\uart_instance1|rst_cnt [11] & !\uart_instance1|Add0~22COUT1_78 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|rst_cnt [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|Add0~37 ),
	.cin0(\uart_instance1|Add0~22 ),
	.cin1(\uart_instance1|Add0~22COUT1_78 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\uart_instance1|Add0~17 ),
	.cout1(\uart_instance1|Add0~17COUT1_79 ));
// synopsys translate_off
defparam \uart_instance1|Add0~15 .cin0_used = "true";
defparam \uart_instance1|Add0~15 .cin1_used = "true";
defparam \uart_instance1|Add0~15 .cin_used = "true";
defparam \uart_instance1|Add0~15 .lut_mask = "c30c";
defparam \uart_instance1|Add0~15 .operation_mode = "arithmetic";
defparam \uart_instance1|Add0~15 .output_mode = "comb_only";
defparam \uart_instance1|Add0~15 .register_cascade_mode = "off";
defparam \uart_instance1|Add0~15 .sum_lutc_input = "cin";
defparam \uart_instance1|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N4
maxii_lcell \uart_instance1|rst_cnt[11] (
// Equation(s):
// \uart_instance1|rst_cnt [11] = DFFEAS((((\uart_instance1|Add0~15_combout ))), GLOBAL(\clk~combout ), \tx_start_f~regout , , !\uart_instance1|rst_cnt [14], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_instance1|Add0~15_combout ),
	.aclr(!\tx_start_f~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\uart_instance1|rst_cnt [14]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rst_cnt [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rst_cnt[11] .lut_mask = "ff00";
defparam \uart_instance1|rst_cnt[11] .operation_mode = "normal";
defparam \uart_instance1|rst_cnt[11] .output_mode = "reg_only";
defparam \uart_instance1|rst_cnt[11] .register_cascade_mode = "off";
defparam \uart_instance1|rst_cnt[11] .sum_lutc_input = "datac";
defparam \uart_instance1|rst_cnt[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N4
maxii_lcell \uart_instance1|Add0~10 (
// Equation(s):
// \uart_instance1|Add0~10_combout  = \uart_instance1|rst_cnt [12] $ (((((!\uart_instance1|Add0~37  & \uart_instance1|Add0~17 ) # (\uart_instance1|Add0~37  & \uart_instance1|Add0~17COUT1_79 )))))
// \uart_instance1|Add0~12  = CARRY(((!\uart_instance1|Add0~17COUT1_79 )) # (!\uart_instance1|rst_cnt [12]))

	.clk(gnd),
	.dataa(\uart_instance1|rst_cnt [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|Add0~37 ),
	.cin0(\uart_instance1|Add0~17 ),
	.cin1(\uart_instance1|Add0~17COUT1_79 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|Add0~10_combout ),
	.regout(),
	.cout(\uart_instance1|Add0~12 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|Add0~10 .cin0_used = "true";
defparam \uart_instance1|Add0~10 .cin1_used = "true";
defparam \uart_instance1|Add0~10 .cin_used = "true";
defparam \uart_instance1|Add0~10 .lut_mask = "5a5f";
defparam \uart_instance1|Add0~10 .operation_mode = "arithmetic";
defparam \uart_instance1|Add0~10 .output_mode = "comb_only";
defparam \uart_instance1|Add0~10 .register_cascade_mode = "off";
defparam \uart_instance1|Add0~10 .sum_lutc_input = "cin";
defparam \uart_instance1|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N7
maxii_lcell \uart_instance1|rst_cnt[12] (
// Equation(s):
// \uart_instance1|rst_cnt [12] = DFFEAS(GND, GLOBAL(\clk~combout ), \tx_start_f~regout , , !\uart_instance1|rst_cnt [14], \uart_instance1|Add0~10_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uart_instance1|Add0~10_combout ),
	.datad(vcc),
	.aclr(!\tx_start_f~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\uart_instance1|rst_cnt [14]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rst_cnt [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rst_cnt[12] .lut_mask = "0000";
defparam \uart_instance1|rst_cnt[12] .operation_mode = "normal";
defparam \uart_instance1|rst_cnt[12] .output_mode = "reg_only";
defparam \uart_instance1|rst_cnt[12] .register_cascade_mode = "off";
defparam \uart_instance1|rst_cnt[12] .sum_lutc_input = "datac";
defparam \uart_instance1|rst_cnt[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N5
maxii_lcell \uart_instance1|Add0~5 (
// Equation(s):
// \uart_instance1|Add0~5_combout  = (\uart_instance1|rst_cnt [13] $ ((!\uart_instance1|Add0~12 )))
// \uart_instance1|Add0~7  = CARRY(((\uart_instance1|rst_cnt [13] & !\uart_instance1|Add0~12 )))
// \uart_instance1|Add0~7COUT1_80  = CARRY(((\uart_instance1|rst_cnt [13] & !\uart_instance1|Add0~12 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|rst_cnt [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|Add0~12 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\uart_instance1|Add0~7 ),
	.cout1(\uart_instance1|Add0~7COUT1_80 ));
// synopsys translate_off
defparam \uart_instance1|Add0~5 .cin_used = "true";
defparam \uart_instance1|Add0~5 .lut_mask = "c30c";
defparam \uart_instance1|Add0~5 .operation_mode = "arithmetic";
defparam \uart_instance1|Add0~5 .output_mode = "comb_only";
defparam \uart_instance1|Add0~5 .register_cascade_mode = "off";
defparam \uart_instance1|Add0~5 .sum_lutc_input = "cin";
defparam \uart_instance1|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N8
maxii_lcell \uart_instance1|rst_cnt[13] (
// Equation(s):
// \uart_instance1|rst_cnt [13] = DFFEAS((((\uart_instance1|Add0~5_combout ))), GLOBAL(\clk~combout ), \tx_start_f~regout , , !\uart_instance1|rst_cnt [14], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_instance1|Add0~5_combout ),
	.aclr(!\tx_start_f~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\uart_instance1|rst_cnt [14]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rst_cnt [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rst_cnt[13] .lut_mask = "ff00";
defparam \uart_instance1|rst_cnt[13] .operation_mode = "normal";
defparam \uart_instance1|rst_cnt[13] .output_mode = "reg_only";
defparam \uart_instance1|rst_cnt[13] .register_cascade_mode = "off";
defparam \uart_instance1|rst_cnt[13] .sum_lutc_input = "datac";
defparam \uart_instance1|rst_cnt[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N6
maxii_lcell \uart_instance1|Add0~0 (
// Equation(s):
// \uart_instance1|Add0~0_combout  = (\uart_instance1|rst_cnt [14] $ (((!\uart_instance1|Add0~12  & \uart_instance1|Add0~7 ) # (\uart_instance1|Add0~12  & \uart_instance1|Add0~7COUT1_80 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|rst_cnt [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|Add0~12 ),
	.cin0(\uart_instance1|Add0~7 ),
	.cin1(\uart_instance1|Add0~7COUT1_80 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|Add0~0 .cin0_used = "true";
defparam \uart_instance1|Add0~0 .cin1_used = "true";
defparam \uart_instance1|Add0~0 .cin_used = "true";
defparam \uart_instance1|Add0~0 .lut_mask = "3c3c";
defparam \uart_instance1|Add0~0 .operation_mode = "normal";
defparam \uart_instance1|Add0~0 .output_mode = "comb_only";
defparam \uart_instance1|Add0~0 .register_cascade_mode = "off";
defparam \uart_instance1|Add0~0 .sum_lutc_input = "cin";
defparam \uart_instance1|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N7
maxii_lcell \uart_instance1|rst_cnt[14] (
// Equation(s):
// \uart_instance1|rst_cnt [14] = DFFEAS(((\uart_instance1|rst_cnt [14]) # ((\uart_instance1|Add0~0_combout ))), GLOBAL(\clk~combout ), \tx_start_f~regout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\uart_instance1|rst_cnt [14]),
	.datac(vcc),
	.datad(\uart_instance1|Add0~0_combout ),
	.aclr(!\tx_start_f~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rst_cnt [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rst_cnt[14] .lut_mask = "ffcc";
defparam \uart_instance1|rst_cnt[14] .operation_mode = "normal";
defparam \uart_instance1|rst_cnt[14] .output_mode = "reg_only";
defparam \uart_instance1|rst_cnt[14] .register_cascade_mode = "off";
defparam \uart_instance1|rst_cnt[14] .sum_lutc_input = "datac";
defparam \uart_instance1|rst_cnt[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N4
maxii_lcell \uart_instance1|rx_inst|cnt[0] (
// Equation(s):
// \uart_instance1|rx_inst|cnt [0] = DFFEAS((!\uart_instance1|rx_inst|cnt [0]), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , \uart_instance1|rx_inst|tran_cnt[4]~10_combout , )
// \uart_instance1|rx_inst|cnt[0]~6  = CARRY((\uart_instance1|rx_inst|cnt [0]))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|cnt [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(\uart_instance1|rx_inst|tran_cnt[4]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|cnt [0]),
	.cout(\uart_instance1|rx_inst|cnt[0]~6 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|cnt[0] .lut_mask = "55aa";
defparam \uart_instance1|rx_inst|cnt[0] .operation_mode = "arithmetic";
defparam \uart_instance1|rx_inst|cnt[0] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|cnt[0] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|cnt[0] .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|cnt[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N5
maxii_lcell \uart_instance1|rx_inst|cnt[1] (
// Equation(s):
// \uart_instance1|rx_inst|cnt [1] = DFFEAS(\uart_instance1|rx_inst|cnt [1] $ ((((\uart_instance1|rx_inst|cnt[0]~6 )))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , \uart_instance1|rx_inst|tran_cnt[4]~10_combout , )
// \uart_instance1|rx_inst|cnt[1]~2  = CARRY(((!\uart_instance1|rx_inst|cnt[0]~6 )) # (!\uart_instance1|rx_inst|cnt [1]))
// \uart_instance1|rx_inst|cnt[1]~2COUT1_28  = CARRY(((!\uart_instance1|rx_inst|cnt[0]~6 )) # (!\uart_instance1|rx_inst|cnt [1]))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|cnt [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(\uart_instance1|rx_inst|tran_cnt[4]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|rx_inst|cnt[0]~6 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|cnt [1]),
	.cout(),
	.cout0(\uart_instance1|rx_inst|cnt[1]~2 ),
	.cout1(\uart_instance1|rx_inst|cnt[1]~2COUT1_28 ));
// synopsys translate_off
defparam \uart_instance1|rx_inst|cnt[1] .cin_used = "true";
defparam \uart_instance1|rx_inst|cnt[1] .lut_mask = "5a5f";
defparam \uart_instance1|rx_inst|cnt[1] .operation_mode = "arithmetic";
defparam \uart_instance1|rx_inst|cnt[1] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|cnt[1] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|cnt[1] .sum_lutc_input = "cin";
defparam \uart_instance1|rx_inst|cnt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N6
maxii_lcell \uart_instance1|rx_inst|cnt[2] (
// Equation(s):
// \uart_instance1|rx_inst|cnt [2] = DFFEAS(\uart_instance1|rx_inst|cnt [2] $ ((((!(!\uart_instance1|rx_inst|cnt[0]~6  & \uart_instance1|rx_inst|cnt[1]~2 ) # (\uart_instance1|rx_inst|cnt[0]~6  & \uart_instance1|rx_inst|cnt[1]~2COUT1_28 ))))), 
// GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , \uart_instance1|rx_inst|tran_cnt[4]~10_combout , )
// \uart_instance1|rx_inst|cnt[2]~4  = CARRY((\uart_instance1|rx_inst|cnt [2] & ((!\uart_instance1|rx_inst|cnt[1]~2 ))))
// \uart_instance1|rx_inst|cnt[2]~4COUT1_29  = CARRY((\uart_instance1|rx_inst|cnt [2] & ((!\uart_instance1|rx_inst|cnt[1]~2COUT1_28 ))))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|cnt [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(\uart_instance1|rx_inst|tran_cnt[4]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|rx_inst|cnt[0]~6 ),
	.cin0(\uart_instance1|rx_inst|cnt[1]~2 ),
	.cin1(\uart_instance1|rx_inst|cnt[1]~2COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|cnt [2]),
	.cout(),
	.cout0(\uart_instance1|rx_inst|cnt[2]~4 ),
	.cout1(\uart_instance1|rx_inst|cnt[2]~4COUT1_29 ));
// synopsys translate_off
defparam \uart_instance1|rx_inst|cnt[2] .cin0_used = "true";
defparam \uart_instance1|rx_inst|cnt[2] .cin1_used = "true";
defparam \uart_instance1|rx_inst|cnt[2] .cin_used = "true";
defparam \uart_instance1|rx_inst|cnt[2] .lut_mask = "a50a";
defparam \uart_instance1|rx_inst|cnt[2] .operation_mode = "arithmetic";
defparam \uart_instance1|rx_inst|cnt[2] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|cnt[2] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|cnt[2] .sum_lutc_input = "cin";
defparam \uart_instance1|rx_inst|cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N7
maxii_lcell \uart_instance1|rx_inst|cnt[3] (
// Equation(s):
// \uart_instance1|rx_inst|cnt [3] = DFFEAS((\uart_instance1|rx_inst|cnt [3] $ (((!\uart_instance1|rx_inst|cnt[0]~6  & \uart_instance1|rx_inst|cnt[2]~4 ) # (\uart_instance1|rx_inst|cnt[0]~6  & \uart_instance1|rx_inst|cnt[2]~4COUT1_29 )))), 
// GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , \uart_instance1|rx_inst|tran_cnt[4]~10_combout , )
// \uart_instance1|rx_inst|cnt[3]~8  = CARRY(((!\uart_instance1|rx_inst|cnt[2]~4 ) # (!\uart_instance1|rx_inst|cnt [3])))
// \uart_instance1|rx_inst|cnt[3]~8COUT1_30  = CARRY(((!\uart_instance1|rx_inst|cnt[2]~4COUT1_29 ) # (!\uart_instance1|rx_inst|cnt [3])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\uart_instance1|rx_inst|cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(\uart_instance1|rx_inst|tran_cnt[4]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|rx_inst|cnt[0]~6 ),
	.cin0(\uart_instance1|rx_inst|cnt[2]~4 ),
	.cin1(\uart_instance1|rx_inst|cnt[2]~4COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|cnt [3]),
	.cout(),
	.cout0(\uart_instance1|rx_inst|cnt[3]~8 ),
	.cout1(\uart_instance1|rx_inst|cnt[3]~8COUT1_30 ));
// synopsys translate_off
defparam \uart_instance1|rx_inst|cnt[3] .cin0_used = "true";
defparam \uart_instance1|rx_inst|cnt[3] .cin1_used = "true";
defparam \uart_instance1|rx_inst|cnt[3] .cin_used = "true";
defparam \uart_instance1|rx_inst|cnt[3] .lut_mask = "3c3f";
defparam \uart_instance1|rx_inst|cnt[3] .operation_mode = "arithmetic";
defparam \uart_instance1|rx_inst|cnt[3] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|cnt[3] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|cnt[3] .sum_lutc_input = "cin";
defparam \uart_instance1|rx_inst|cnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N8
maxii_lcell \uart_instance1|rx_inst|cnt[4] (
// Equation(s):
// \uart_instance1|rx_inst|cnt [4] = DFFEAS(\uart_instance1|rx_inst|cnt [4] $ ((((!(!\uart_instance1|rx_inst|cnt[0]~6  & \uart_instance1|rx_inst|cnt[3]~8 ) # (\uart_instance1|rx_inst|cnt[0]~6  & \uart_instance1|rx_inst|cnt[3]~8COUT1_30 ))))), 
// GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , \uart_instance1|rx_inst|tran_cnt[4]~10_combout , )
// \uart_instance1|rx_inst|cnt[4]~12  = CARRY((\uart_instance1|rx_inst|cnt [4] & ((!\uart_instance1|rx_inst|cnt[3]~8 ))))
// \uart_instance1|rx_inst|cnt[4]~12COUT1_31  = CARRY((\uart_instance1|rx_inst|cnt [4] & ((!\uart_instance1|rx_inst|cnt[3]~8COUT1_30 ))))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(\uart_instance1|rx_inst|tran_cnt[4]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|rx_inst|cnt[0]~6 ),
	.cin0(\uart_instance1|rx_inst|cnt[3]~8 ),
	.cin1(\uart_instance1|rx_inst|cnt[3]~8COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|cnt [4]),
	.cout(),
	.cout0(\uart_instance1|rx_inst|cnt[4]~12 ),
	.cout1(\uart_instance1|rx_inst|cnt[4]~12COUT1_31 ));
// synopsys translate_off
defparam \uart_instance1|rx_inst|cnt[4] .cin0_used = "true";
defparam \uart_instance1|rx_inst|cnt[4] .cin1_used = "true";
defparam \uart_instance1|rx_inst|cnt[4] .cin_used = "true";
defparam \uart_instance1|rx_inst|cnt[4] .lut_mask = "a50a";
defparam \uart_instance1|rx_inst|cnt[4] .operation_mode = "arithmetic";
defparam \uart_instance1|rx_inst|cnt[4] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|cnt[4] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|cnt[4] .sum_lutc_input = "cin";
defparam \uart_instance1|rx_inst|cnt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N9
maxii_lcell \uart_instance1|rx_inst|cnt[5] (
// Equation(s):
// \uart_instance1|rx_inst|cnt [5] = DFFEAS((\uart_instance1|rx_inst|cnt [5] $ (((!\uart_instance1|rx_inst|cnt[0]~6  & \uart_instance1|rx_inst|cnt[4]~12 ) # (\uart_instance1|rx_inst|cnt[0]~6  & \uart_instance1|rx_inst|cnt[4]~12COUT1_31 )))), 
// GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , \uart_instance1|rx_inst|tran_cnt[4]~10_combout , )
// \uart_instance1|rx_inst|cnt[5]~10  = CARRY(((!\uart_instance1|rx_inst|cnt[4]~12COUT1_31 ) # (!\uart_instance1|rx_inst|cnt [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\uart_instance1|rx_inst|cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(\uart_instance1|rx_inst|tran_cnt[4]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|rx_inst|cnt[0]~6 ),
	.cin0(\uart_instance1|rx_inst|cnt[4]~12 ),
	.cin1(\uart_instance1|rx_inst|cnt[4]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|cnt [5]),
	.cout(\uart_instance1|rx_inst|cnt[5]~10 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|cnt[5] .cin0_used = "true";
defparam \uart_instance1|rx_inst|cnt[5] .cin1_used = "true";
defparam \uart_instance1|rx_inst|cnt[5] .cin_used = "true";
defparam \uart_instance1|rx_inst|cnt[5] .lut_mask = "3c3f";
defparam \uart_instance1|rx_inst|cnt[5] .operation_mode = "arithmetic";
defparam \uart_instance1|rx_inst|cnt[5] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|cnt[5] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|cnt[5] .sum_lutc_input = "cin";
defparam \uart_instance1|rx_inst|cnt[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N0
maxii_lcell \uart_instance1|rx_inst|cnt[6] (
// Equation(s):
// \uart_instance1|rx_inst|cnt [6] = DFFEAS((\uart_instance1|rx_inst|cnt [6] $ ((!\uart_instance1|rx_inst|cnt[5]~10 ))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , \uart_instance1|rx_inst|tran_cnt[4]~10_combout , )
// \uart_instance1|rx_inst|cnt[6]~14  = CARRY(((\uart_instance1|rx_inst|cnt [6] & !\uart_instance1|rx_inst|cnt[5]~10 )))
// \uart_instance1|rx_inst|cnt[6]~14COUT1_32  = CARRY(((\uart_instance1|rx_inst|cnt [6] & !\uart_instance1|rx_inst|cnt[5]~10 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\uart_instance1|rx_inst|cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(\uart_instance1|rx_inst|tran_cnt[4]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|rx_inst|cnt[5]~10 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|cnt [6]),
	.cout(),
	.cout0(\uart_instance1|rx_inst|cnt[6]~14 ),
	.cout1(\uart_instance1|rx_inst|cnt[6]~14COUT1_32 ));
// synopsys translate_off
defparam \uart_instance1|rx_inst|cnt[6] .cin_used = "true";
defparam \uart_instance1|rx_inst|cnt[6] .lut_mask = "c30c";
defparam \uart_instance1|rx_inst|cnt[6] .operation_mode = "arithmetic";
defparam \uart_instance1|rx_inst|cnt[6] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|cnt[6] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|cnt[6] .sum_lutc_input = "cin";
defparam \uart_instance1|rx_inst|cnt[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N1
maxii_lcell \uart_instance1|rx_inst|cnt[7] (
// Equation(s):
// \uart_instance1|rx_inst|cnt [7] = DFFEAS((\uart_instance1|rx_inst|cnt [7] $ (((!\uart_instance1|rx_inst|cnt[5]~10  & \uart_instance1|rx_inst|cnt[6]~14 ) # (\uart_instance1|rx_inst|cnt[5]~10  & \uart_instance1|rx_inst|cnt[6]~14COUT1_32 )))), 
// GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , \uart_instance1|rx_inst|tran_cnt[4]~10_combout , )
// \uart_instance1|rx_inst|cnt[7]~16  = CARRY(((!\uart_instance1|rx_inst|cnt[6]~14 ) # (!\uart_instance1|rx_inst|cnt [7])))
// \uart_instance1|rx_inst|cnt[7]~16COUT1_33  = CARRY(((!\uart_instance1|rx_inst|cnt[6]~14COUT1_32 ) # (!\uart_instance1|rx_inst|cnt [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\uart_instance1|rx_inst|cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(\uart_instance1|rx_inst|tran_cnt[4]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|rx_inst|cnt[5]~10 ),
	.cin0(\uart_instance1|rx_inst|cnt[6]~14 ),
	.cin1(\uart_instance1|rx_inst|cnt[6]~14COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|cnt [7]),
	.cout(),
	.cout0(\uart_instance1|rx_inst|cnt[7]~16 ),
	.cout1(\uart_instance1|rx_inst|cnt[7]~16COUT1_33 ));
// synopsys translate_off
defparam \uart_instance1|rx_inst|cnt[7] .cin0_used = "true";
defparam \uart_instance1|rx_inst|cnt[7] .cin1_used = "true";
defparam \uart_instance1|rx_inst|cnt[7] .cin_used = "true";
defparam \uart_instance1|rx_inst|cnt[7] .lut_mask = "3c3f";
defparam \uart_instance1|rx_inst|cnt[7] .operation_mode = "arithmetic";
defparam \uart_instance1|rx_inst|cnt[7] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|cnt[7] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|cnt[7] .sum_lutc_input = "cin";
defparam \uart_instance1|rx_inst|cnt[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N2
maxii_lcell \uart_instance1|rx_inst|cnt[8] (
// Equation(s):
// \uart_instance1|rx_inst|cnt [8] = DFFEAS((\uart_instance1|rx_inst|cnt [8] $ ((!(!\uart_instance1|rx_inst|cnt[5]~10  & \uart_instance1|rx_inst|cnt[7]~16 ) # (\uart_instance1|rx_inst|cnt[5]~10  & \uart_instance1|rx_inst|cnt[7]~16COUT1_33 )))), 
// GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , \uart_instance1|rx_inst|tran_cnt[4]~10_combout , )
// \uart_instance1|rx_inst|cnt[8]~20  = CARRY(((\uart_instance1|rx_inst|cnt [8] & !\uart_instance1|rx_inst|cnt[7]~16 )))
// \uart_instance1|rx_inst|cnt[8]~20COUT1_34  = CARRY(((\uart_instance1|rx_inst|cnt [8] & !\uart_instance1|rx_inst|cnt[7]~16COUT1_33 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\uart_instance1|rx_inst|cnt [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(\uart_instance1|rx_inst|tran_cnt[4]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|rx_inst|cnt[5]~10 ),
	.cin0(\uart_instance1|rx_inst|cnt[7]~16 ),
	.cin1(\uart_instance1|rx_inst|cnt[7]~16COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|cnt [8]),
	.cout(),
	.cout0(\uart_instance1|rx_inst|cnt[8]~20 ),
	.cout1(\uart_instance1|rx_inst|cnt[8]~20COUT1_34 ));
// synopsys translate_off
defparam \uart_instance1|rx_inst|cnt[8] .cin0_used = "true";
defparam \uart_instance1|rx_inst|cnt[8] .cin1_used = "true";
defparam \uart_instance1|rx_inst|cnt[8] .cin_used = "true";
defparam \uart_instance1|rx_inst|cnt[8] .lut_mask = "c30c";
defparam \uart_instance1|rx_inst|cnt[8] .operation_mode = "arithmetic";
defparam \uart_instance1|rx_inst|cnt[8] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|cnt[8] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|cnt[8] .sum_lutc_input = "cin";
defparam \uart_instance1|rx_inst|cnt[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N3
maxii_lcell \uart_instance1|rx_inst|cnt[9] (
// Equation(s):
// \uart_instance1|rx_inst|cnt [9] = DFFEAS(\uart_instance1|rx_inst|cnt [9] $ (((((!\uart_instance1|rx_inst|cnt[5]~10  & \uart_instance1|rx_inst|cnt[8]~20 ) # (\uart_instance1|rx_inst|cnt[5]~10  & \uart_instance1|rx_inst|cnt[8]~20COUT1_34 ))))), 
// GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , \uart_instance1|rx_inst|tran_cnt[4]~10_combout , )
// \uart_instance1|rx_inst|cnt[9]~22  = CARRY(((!\uart_instance1|rx_inst|cnt[8]~20 )) # (!\uart_instance1|rx_inst|cnt [9]))
// \uart_instance1|rx_inst|cnt[9]~22COUT1_35  = CARRY(((!\uart_instance1|rx_inst|cnt[8]~20COUT1_34 )) # (!\uart_instance1|rx_inst|cnt [9]))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|cnt [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(\uart_instance1|rx_inst|tran_cnt[4]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|rx_inst|cnt[5]~10 ),
	.cin0(\uart_instance1|rx_inst|cnt[8]~20 ),
	.cin1(\uart_instance1|rx_inst|cnt[8]~20COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|cnt [9]),
	.cout(),
	.cout0(\uart_instance1|rx_inst|cnt[9]~22 ),
	.cout1(\uart_instance1|rx_inst|cnt[9]~22COUT1_35 ));
// synopsys translate_off
defparam \uart_instance1|rx_inst|cnt[9] .cin0_used = "true";
defparam \uart_instance1|rx_inst|cnt[9] .cin1_used = "true";
defparam \uart_instance1|rx_inst|cnt[9] .cin_used = "true";
defparam \uart_instance1|rx_inst|cnt[9] .lut_mask = "5a5f";
defparam \uart_instance1|rx_inst|cnt[9] .operation_mode = "arithmetic";
defparam \uart_instance1|rx_inst|cnt[9] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|cnt[9] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|cnt[9] .sum_lutc_input = "cin";
defparam \uart_instance1|rx_inst|cnt[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N4
maxii_lcell \uart_instance1|rx_inst|cnt[10] (
// Equation(s):
// \uart_instance1|rx_inst|cnt [10] = DFFEAS(\uart_instance1|rx_inst|cnt [10] $ ((((!(!\uart_instance1|rx_inst|cnt[5]~10  & \uart_instance1|rx_inst|cnt[9]~22 ) # (\uart_instance1|rx_inst|cnt[5]~10  & \uart_instance1|rx_inst|cnt[9]~22COUT1_35 ))))), 
// GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , \uart_instance1|rx_inst|tran_cnt[4]~10_combout , )
// \uart_instance1|rx_inst|cnt[10]~24  = CARRY((\uart_instance1|rx_inst|cnt [10] & ((!\uart_instance1|rx_inst|cnt[9]~22COUT1_35 ))))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|cnt [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(\uart_instance1|rx_inst|tran_cnt[4]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|rx_inst|cnt[5]~10 ),
	.cin0(\uart_instance1|rx_inst|cnt[9]~22 ),
	.cin1(\uart_instance1|rx_inst|cnt[9]~22COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|cnt [10]),
	.cout(\uart_instance1|rx_inst|cnt[10]~24 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|cnt[10] .cin0_used = "true";
defparam \uart_instance1|rx_inst|cnt[10] .cin1_used = "true";
defparam \uart_instance1|rx_inst|cnt[10] .cin_used = "true";
defparam \uart_instance1|rx_inst|cnt[10] .lut_mask = "a50a";
defparam \uart_instance1|rx_inst|cnt[10] .operation_mode = "arithmetic";
defparam \uart_instance1|rx_inst|cnt[10] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|cnt[10] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|cnt[10] .sum_lutc_input = "cin";
defparam \uart_instance1|rx_inst|cnt[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N5
maxii_lcell \uart_instance1|rx_inst|cnt[11] (
// Equation(s):
// \uart_instance1|rx_inst|cnt [11] = DFFEAS(\uart_instance1|rx_inst|cnt [11] $ ((((\uart_instance1|rx_inst|cnt[10]~24 )))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , \uart_instance1|rx_inst|tran_cnt[4]~10_combout , )
// \uart_instance1|rx_inst|cnt[11]~26  = CARRY(((!\uart_instance1|rx_inst|cnt[10]~24 )) # (!\uart_instance1|rx_inst|cnt [11]))
// \uart_instance1|rx_inst|cnt[11]~26COUT1_36  = CARRY(((!\uart_instance1|rx_inst|cnt[10]~24 )) # (!\uart_instance1|rx_inst|cnt [11]))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|cnt [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(\uart_instance1|rx_inst|tran_cnt[4]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|rx_inst|cnt[10]~24 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|cnt [11]),
	.cout(),
	.cout0(\uart_instance1|rx_inst|cnt[11]~26 ),
	.cout1(\uart_instance1|rx_inst|cnt[11]~26COUT1_36 ));
// synopsys translate_off
defparam \uart_instance1|rx_inst|cnt[11] .cin_used = "true";
defparam \uart_instance1|rx_inst|cnt[11] .lut_mask = "5a5f";
defparam \uart_instance1|rx_inst|cnt[11] .operation_mode = "arithmetic";
defparam \uart_instance1|rx_inst|cnt[11] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|cnt[11] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|cnt[11] .sum_lutc_input = "cin";
defparam \uart_instance1|rx_inst|cnt[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y6_N6
maxii_lcell \uart_instance1|rx_inst|cnt[12] (
// Equation(s):
// \uart_instance1|rx_inst|cnt [12] = DFFEAS(\uart_instance1|rx_inst|cnt [12] $ ((((!(!\uart_instance1|rx_inst|cnt[10]~24  & \uart_instance1|rx_inst|cnt[11]~26 ) # (\uart_instance1|rx_inst|cnt[10]~24  & \uart_instance1|rx_inst|cnt[11]~26COUT1_36 ))))), 
// GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , \uart_instance1|rx_inst|tran_cnt[4]~10_combout , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|cnt [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(\uart_instance1|rx_inst|tran_cnt[4]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|rx_inst|cnt[10]~24 ),
	.cin0(\uart_instance1|rx_inst|cnt[11]~26 ),
	.cin1(\uart_instance1|rx_inst|cnt[11]~26COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|cnt [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|cnt[12] .cin0_used = "true";
defparam \uart_instance1|rx_inst|cnt[12] .cin1_used = "true";
defparam \uart_instance1|rx_inst|cnt[12] .cin_used = "true";
defparam \uart_instance1|rx_inst|cnt[12] .lut_mask = "a5a5";
defparam \uart_instance1|rx_inst|cnt[12] .operation_mode = "normal";
defparam \uart_instance1|rx_inst|cnt[12] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|cnt[12] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|cnt[12] .sum_lutc_input = "cin";
defparam \uart_instance1|rx_inst|cnt[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N2
maxii_lcell \uart_instance1|rx_inst|Equal4~0 (
// Equation(s):
// \uart_instance1|rx_inst|Equal4~0_combout  = (\uart_instance1|rx_inst|cnt [1]) # (((\uart_instance1|rx_inst|cnt [2]) # (!\uart_instance1|rx_inst|cnt [0])) # (!\uart_instance1|rx_inst|cnt [3]))

	.clk(gnd),
	.dataa(\uart_instance1|rx_inst|cnt [1]),
	.datab(\uart_instance1|rx_inst|cnt [3]),
	.datac(\uart_instance1|rx_inst|cnt [0]),
	.datad(\uart_instance1|rx_inst|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|rx_inst|Equal4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|Equal4~0 .lut_mask = "ffbf";
defparam \uart_instance1|rx_inst|Equal4~0 .operation_mode = "normal";
defparam \uart_instance1|rx_inst|Equal4~0 .output_mode = "comb_only";
defparam \uart_instance1|rx_inst|Equal4~0 .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|Equal4~0 .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|Equal4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N7
maxii_lcell \uart_instance1|rx_inst|Equal4~1 (
// Equation(s):
// \uart_instance1|rx_inst|Equal4~1_combout  = (\uart_instance1|rx_inst|cnt [5]) # (((!\uart_instance1|rx_inst|cnt [7]) # (!\uart_instance1|rx_inst|cnt [4])) # (!\uart_instance1|rx_inst|cnt [6]))

	.clk(gnd),
	.dataa(\uart_instance1|rx_inst|cnt [5]),
	.datab(\uart_instance1|rx_inst|cnt [6]),
	.datac(\uart_instance1|rx_inst|cnt [4]),
	.datad(\uart_instance1|rx_inst|cnt [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|rx_inst|Equal4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|Equal4~1 .lut_mask = "bfff";
defparam \uart_instance1|rx_inst|Equal4~1 .operation_mode = "normal";
defparam \uart_instance1|rx_inst|Equal4~1 .output_mode = "comb_only";
defparam \uart_instance1|rx_inst|Equal4~1 .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|Equal4~1 .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|Equal4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N8
maxii_lcell \uart_instance1|rx_inst|Equal4~2 (
// Equation(s):
// \uart_instance1|rx_inst|Equal4~2_combout  = (\uart_instance1|rx_inst|cnt [11]) # ((\uart_instance1|rx_inst|cnt [8]) # ((\uart_instance1|rx_inst|cnt [10]) # (\uart_instance1|rx_inst|cnt [9])))

	.clk(gnd),
	.dataa(\uart_instance1|rx_inst|cnt [11]),
	.datab(\uart_instance1|rx_inst|cnt [8]),
	.datac(\uart_instance1|rx_inst|cnt [10]),
	.datad(\uart_instance1|rx_inst|cnt [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|rx_inst|Equal4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|Equal4~2 .lut_mask = "fffe";
defparam \uart_instance1|rx_inst|Equal4~2 .operation_mode = "normal";
defparam \uart_instance1|rx_inst|Equal4~2 .output_mode = "comb_only";
defparam \uart_instance1|rx_inst|Equal4~2 .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|Equal4~2 .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|Equal4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N9
maxii_lcell \uart_instance1|rx_inst|Equal4~3 (
// Equation(s):
// \uart_instance1|rx_inst|Equal4~3_combout  = (\uart_instance1|rx_inst|cnt [12]) # ((\uart_instance1|rx_inst|Equal4~0_combout ) # ((\uart_instance1|rx_inst|Equal4~1_combout ) # (\uart_instance1|rx_inst|Equal4~2_combout )))

	.clk(gnd),
	.dataa(\uart_instance1|rx_inst|cnt [12]),
	.datab(\uart_instance1|rx_inst|Equal4~0_combout ),
	.datac(\uart_instance1|rx_inst|Equal4~1_combout ),
	.datad(\uart_instance1|rx_inst|Equal4~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|rx_inst|Equal4~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|Equal4~3 .lut_mask = "fffe";
defparam \uart_instance1|rx_inst|Equal4~3 .operation_mode = "normal";
defparam \uart_instance1|rx_inst|Equal4~3 .output_mode = "comb_only";
defparam \uart_instance1|rx_inst|Equal4~3 .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|Equal4~3 .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|Equal4~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N0
maxii_lcell \uart_instance1|rx_inst|tran_cnt[4]~10 (
// Equation(s):
// \uart_instance1|rx_inst|tran_cnt[4]~10_combout  = (((!\uart_instance1|rx_inst|state.TRAN~regout ) # (!\uart_instance1|rx_inst|Equal4~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uart_instance1|rx_inst|Equal4~3_combout ),
	.datad(\uart_instance1|rx_inst|state.TRAN~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|rx_inst|tran_cnt[4]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|tran_cnt[4]~10 .lut_mask = "0fff";
defparam \uart_instance1|rx_inst|tran_cnt[4]~10 .operation_mode = "normal";
defparam \uart_instance1|rx_inst|tran_cnt[4]~10 .output_mode = "comb_only";
defparam \uart_instance1|rx_inst|tran_cnt[4]~10 .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|tran_cnt[4]~10 .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|tran_cnt[4]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N5
maxii_lcell \uart_instance1|rx_inst|tran_cnt[0] (
// Equation(s):
// \uart_instance1|rx_inst|tran_cnt [0] = DFFEAS((!\uart_instance1|rx_inst|tran_cnt [0]), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , \uart_instance1|rx_inst|tran_cnt[4]~10_combout , , , !\uart_instance1|rx_inst|state.TRAN~regout , )
// \uart_instance1|rx_inst|tran_cnt[0]~7  = CARRY((\uart_instance1|rx_inst|tran_cnt [0]))
// \uart_instance1|rx_inst|tran_cnt[0]~7COUT1_12  = CARRY((\uart_instance1|rx_inst|tran_cnt [0]))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|tran_cnt [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(!\uart_instance1|rx_inst|state.TRAN~regout ),
	.sload(gnd),
	.ena(\uart_instance1|rx_inst|tran_cnt[4]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|tran_cnt [0]),
	.cout(),
	.cout0(\uart_instance1|rx_inst|tran_cnt[0]~7 ),
	.cout1(\uart_instance1|rx_inst|tran_cnt[0]~7COUT1_12 ));
// synopsys translate_off
defparam \uart_instance1|rx_inst|tran_cnt[0] .lut_mask = "55aa";
defparam \uart_instance1|rx_inst|tran_cnt[0] .operation_mode = "arithmetic";
defparam \uart_instance1|rx_inst|tran_cnt[0] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|tran_cnt[0] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|tran_cnt[0] .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|tran_cnt[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N6
maxii_lcell \uart_instance1|rx_inst|tran_cnt[1] (
// Equation(s):
// \uart_instance1|rx_inst|tran_cnt [1] = DFFEAS(\uart_instance1|rx_inst|tran_cnt [1] $ ((((\uart_instance1|rx_inst|tran_cnt[0]~7 )))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , \uart_instance1|rx_inst|tran_cnt[4]~10_combout , , , 
// !\uart_instance1|rx_inst|state.TRAN~regout , )
// \uart_instance1|rx_inst|tran_cnt[1]~9  = CARRY(((!\uart_instance1|rx_inst|tran_cnt[0]~7 )) # (!\uart_instance1|rx_inst|tran_cnt [1]))
// \uart_instance1|rx_inst|tran_cnt[1]~9COUT1_13  = CARRY(((!\uart_instance1|rx_inst|tran_cnt[0]~7COUT1_12 )) # (!\uart_instance1|rx_inst|tran_cnt [1]))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|tran_cnt [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(!\uart_instance1|rx_inst|state.TRAN~regout ),
	.sload(gnd),
	.ena(\uart_instance1|rx_inst|tran_cnt[4]~10_combout ),
	.cin(gnd),
	.cin0(\uart_instance1|rx_inst|tran_cnt[0]~7 ),
	.cin1(\uart_instance1|rx_inst|tran_cnt[0]~7COUT1_12 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|tran_cnt [1]),
	.cout(),
	.cout0(\uart_instance1|rx_inst|tran_cnt[1]~9 ),
	.cout1(\uart_instance1|rx_inst|tran_cnt[1]~9COUT1_13 ));
// synopsys translate_off
defparam \uart_instance1|rx_inst|tran_cnt[1] .cin0_used = "true";
defparam \uart_instance1|rx_inst|tran_cnt[1] .cin1_used = "true";
defparam \uart_instance1|rx_inst|tran_cnt[1] .lut_mask = "5a5f";
defparam \uart_instance1|rx_inst|tran_cnt[1] .operation_mode = "arithmetic";
defparam \uart_instance1|rx_inst|tran_cnt[1] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|tran_cnt[1] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|tran_cnt[1] .sum_lutc_input = "cin";
defparam \uart_instance1|rx_inst|tran_cnt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N7
maxii_lcell \uart_instance1|rx_inst|tran_cnt[2] (
// Equation(s):
// \uart_instance1|rx_inst|tran_cnt [2] = DFFEAS((\uart_instance1|rx_inst|tran_cnt [2] $ ((!\uart_instance1|rx_inst|tran_cnt[1]~9 ))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , \uart_instance1|rx_inst|tran_cnt[4]~10_combout , , , 
// !\uart_instance1|rx_inst|state.TRAN~regout , )
// \uart_instance1|rx_inst|tran_cnt[2]~3  = CARRY(((\uart_instance1|rx_inst|tran_cnt [2] & !\uart_instance1|rx_inst|tran_cnt[1]~9 )))
// \uart_instance1|rx_inst|tran_cnt[2]~3COUT1_14  = CARRY(((\uart_instance1|rx_inst|tran_cnt [2] & !\uart_instance1|rx_inst|tran_cnt[1]~9COUT1_13 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\uart_instance1|rx_inst|tran_cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(!\uart_instance1|rx_inst|state.TRAN~regout ),
	.sload(gnd),
	.ena(\uart_instance1|rx_inst|tran_cnt[4]~10_combout ),
	.cin(gnd),
	.cin0(\uart_instance1|rx_inst|tran_cnt[1]~9 ),
	.cin1(\uart_instance1|rx_inst|tran_cnt[1]~9COUT1_13 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|tran_cnt [2]),
	.cout(),
	.cout0(\uart_instance1|rx_inst|tran_cnt[2]~3 ),
	.cout1(\uart_instance1|rx_inst|tran_cnt[2]~3COUT1_14 ));
// synopsys translate_off
defparam \uart_instance1|rx_inst|tran_cnt[2] .cin0_used = "true";
defparam \uart_instance1|rx_inst|tran_cnt[2] .cin1_used = "true";
defparam \uart_instance1|rx_inst|tran_cnt[2] .lut_mask = "c30c";
defparam \uart_instance1|rx_inst|tran_cnt[2] .operation_mode = "arithmetic";
defparam \uart_instance1|rx_inst|tran_cnt[2] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|tran_cnt[2] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|tran_cnt[2] .sum_lutc_input = "cin";
defparam \uart_instance1|rx_inst|tran_cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N8
maxii_lcell \uart_instance1|rx_inst|tran_cnt[3] (
// Equation(s):
// \uart_instance1|rx_inst|tran_cnt [3] = DFFEAS(\uart_instance1|rx_inst|tran_cnt [3] $ ((((\uart_instance1|rx_inst|tran_cnt[2]~3 )))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , \uart_instance1|rx_inst|tran_cnt[4]~10_combout , , , 
// !\uart_instance1|rx_inst|state.TRAN~regout , )
// \uart_instance1|rx_inst|tran_cnt[3]~5  = CARRY(((!\uart_instance1|rx_inst|tran_cnt[2]~3 )) # (!\uart_instance1|rx_inst|tran_cnt [3]))
// \uart_instance1|rx_inst|tran_cnt[3]~5COUT1_15  = CARRY(((!\uart_instance1|rx_inst|tran_cnt[2]~3COUT1_14 )) # (!\uart_instance1|rx_inst|tran_cnt [3]))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|tran_cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(!\uart_instance1|rx_inst|state.TRAN~regout ),
	.sload(gnd),
	.ena(\uart_instance1|rx_inst|tran_cnt[4]~10_combout ),
	.cin(gnd),
	.cin0(\uart_instance1|rx_inst|tran_cnt[2]~3 ),
	.cin1(\uart_instance1|rx_inst|tran_cnt[2]~3COUT1_14 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|tran_cnt [3]),
	.cout(),
	.cout0(\uart_instance1|rx_inst|tran_cnt[3]~5 ),
	.cout1(\uart_instance1|rx_inst|tran_cnt[3]~5COUT1_15 ));
// synopsys translate_off
defparam \uart_instance1|rx_inst|tran_cnt[3] .cin0_used = "true";
defparam \uart_instance1|rx_inst|tran_cnt[3] .cin1_used = "true";
defparam \uart_instance1|rx_inst|tran_cnt[3] .lut_mask = "5a5f";
defparam \uart_instance1|rx_inst|tran_cnt[3] .operation_mode = "arithmetic";
defparam \uart_instance1|rx_inst|tran_cnt[3] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|tran_cnt[3] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|tran_cnt[3] .sum_lutc_input = "cin";
defparam \uart_instance1|rx_inst|tran_cnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N9
maxii_lcell \uart_instance1|rx_inst|tran_cnt[4] (
// Equation(s):
// \uart_instance1|rx_inst|tran_cnt [4] = DFFEAS(((\uart_instance1|rx_inst|tran_cnt[3]~5  $ (!\uart_instance1|rx_inst|tran_cnt [4]))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , \uart_instance1|rx_inst|tran_cnt[4]~10_combout , , , 
// !\uart_instance1|rx_inst|state.TRAN~regout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_instance1|rx_inst|tran_cnt [4]),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(!\uart_instance1|rx_inst|state.TRAN~regout ),
	.sload(gnd),
	.ena(\uart_instance1|rx_inst|tran_cnt[4]~10_combout ),
	.cin(gnd),
	.cin0(\uart_instance1|rx_inst|tran_cnt[3]~5 ),
	.cin1(\uart_instance1|rx_inst|tran_cnt[3]~5COUT1_15 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|tran_cnt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|tran_cnt[4] .cin0_used = "true";
defparam \uart_instance1|rx_inst|tran_cnt[4] .cin1_used = "true";
defparam \uart_instance1|rx_inst|tran_cnt[4] .lut_mask = "f00f";
defparam \uart_instance1|rx_inst|tran_cnt[4] .operation_mode = "normal";
defparam \uart_instance1|rx_inst|tran_cnt[4] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|tran_cnt[4] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|tran_cnt[4] .sum_lutc_input = "cin";
defparam \uart_instance1|rx_inst|tran_cnt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N4
maxii_lcell \uart_instance1|rx_inst|bps_sel (
// Equation(s):
// \uart_instance1|rx_inst|bps_sel~regout  = DFFEAS((!\uart_instance1|rx_inst|tran_cnt [0] & (!\uart_instance1|rx_inst|Equal4~3_combout  & (\uart_instance1|rx_inst|state.TRAN~regout ))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|tran_cnt [0]),
	.datab(\uart_instance1|rx_inst|Equal4~3_combout ),
	.datac(\uart_instance1|rx_inst|state.TRAN~regout ),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|bps_sel~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|bps_sel .lut_mask = "1010";
defparam \uart_instance1|rx_inst|bps_sel .operation_mode = "normal";
defparam \uart_instance1|rx_inst|bps_sel .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|bps_sel .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|bps_sel .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|bps_sel .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N2
maxii_lcell \uart_instance1|rx_inst|data_sign~0 (
// Equation(s):
// \uart_instance1|rx_inst|data_sign~0_combout  = (\uart_instance1|rx_inst|tran_cnt [4] & (!\uart_instance1|rx_inst|tran_cnt [2] & (!\uart_instance1|rx_inst|tran_cnt [3] & \uart_instance1|rx_inst|bps_sel~regout )))

	.clk(gnd),
	.dataa(\uart_instance1|rx_inst|tran_cnt [4]),
	.datab(\uart_instance1|rx_inst|tran_cnt [2]),
	.datac(\uart_instance1|rx_inst|tran_cnt [3]),
	.datad(\uart_instance1|rx_inst|bps_sel~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|rx_inst|data_sign~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|data_sign~0 .lut_mask = "0200";
defparam \uart_instance1|rx_inst|data_sign~0 .operation_mode = "normal";
defparam \uart_instance1|rx_inst|data_sign~0 .output_mode = "comb_only";
defparam \uart_instance1|rx_inst|data_sign~0 .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|data_sign~0 .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|data_sign~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N2
maxii_lcell \uart_instance1|rx_inst|data_sign~1 (
// Equation(s):
// \uart_instance1|rx_inst|data_sign~1_combout  = (\uart_instance1|rx_inst|tran_cnt [0] & (((\uart_instance1|rx_inst|tran_cnt [1] & \uart_instance1|rx_inst|data_sign~0_combout ))))

	.clk(gnd),
	.dataa(\uart_instance1|rx_inst|tran_cnt [0]),
	.datab(vcc),
	.datac(\uart_instance1|rx_inst|tran_cnt [1]),
	.datad(\uart_instance1|rx_inst|data_sign~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|rx_inst|data_sign~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|data_sign~1 .lut_mask = "a000";
defparam \uart_instance1|rx_inst|data_sign~1 .operation_mode = "normal";
defparam \uart_instance1|rx_inst|data_sign~1 .output_mode = "comb_only";
defparam \uart_instance1|rx_inst|data_sign~1 .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|data_sign~1 .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|data_sign~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N4
maxii_lcell \uart_instance1|rx_inst|state.TRAN (
// Equation(s):
// \uart_instance1|rx_inst|state.TRAN~regout  = DFFEAS((\uart_instance1|rx_inst|state.TRAN~regout  & (((!\uart_instance1|rx_inst|data_sign~1_combout )))) # (!\uart_instance1|rx_inst|state.TRAN~regout  & (!\BusB[72]~35  & ((\linkLUT~regout )))), 
// GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\BusB[72]~35 ),
	.datab(\uart_instance1|rx_inst|data_sign~1_combout ),
	.datac(\linkLUT~regout ),
	.datad(\uart_instance1|rx_inst|state.TRAN~regout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|state.TRAN~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|state.TRAN .lut_mask = "3350";
defparam \uart_instance1|rx_inst|state.TRAN .operation_mode = "normal";
defparam \uart_instance1|rx_inst|state.TRAN .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|state.TRAN .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|state.TRAN .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|state.TRAN .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N2
maxii_lcell \uart_instance1|rx_inst|Decoder0~2 (
// Equation(s):
// \uart_instance1|rx_inst|Decoder0~2_combout  = (((\uart_instance1|rx_inst|tran_cnt [0] & !\uart_instance1|rx_inst|tran_cnt [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uart_instance1|rx_inst|tran_cnt [0]),
	.datad(\uart_instance1|rx_inst|tran_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|rx_inst|Decoder0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|Decoder0~2 .lut_mask = "00f0";
defparam \uart_instance1|rx_inst|Decoder0~2 .operation_mode = "normal";
defparam \uart_instance1|rx_inst|Decoder0~2 .output_mode = "comb_only";
defparam \uart_instance1|rx_inst|Decoder0~2 .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|Decoder0~2 .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|Decoder0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N0
maxii_lcell \uart_instance1|rx_inst|Decoder0~1 (
// Equation(s):
// \uart_instance1|rx_inst|Decoder0~1_combout  = (\uart_instance1|rx_inst|bps_sel~regout  & (!\uart_instance1|rx_inst|tran_cnt [2] & (\uart_instance1|rx_inst|tran_cnt [1] & !\uart_instance1|rx_inst|tran_cnt [4])))

	.clk(gnd),
	.dataa(\uart_instance1|rx_inst|bps_sel~regout ),
	.datab(\uart_instance1|rx_inst|tran_cnt [2]),
	.datac(\uart_instance1|rx_inst|tran_cnt [1]),
	.datad(\uart_instance1|rx_inst|tran_cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|rx_inst|Decoder0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|Decoder0~1 .lut_mask = "0020";
defparam \uart_instance1|rx_inst|Decoder0~1 .operation_mode = "normal";
defparam \uart_instance1|rx_inst|Decoder0~1 .output_mode = "comb_only";
defparam \uart_instance1|rx_inst|Decoder0~1 .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|Decoder0~1 .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|Decoder0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N6
maxii_lcell \rs232_rx8to8~0 (
// Equation(s):
// \rs232_rx8to8~0_combout  = (\BusB[72]~35 ) # (((!\linkLUT~regout )))

	.clk(gnd),
	.dataa(\BusB[72]~35 ),
	.datab(vcc),
	.datac(\linkLUT~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232_rx8to8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232_rx8to8~0 .lut_mask = "afaf";
defparam \rs232_rx8to8~0 .operation_mode = "normal";
defparam \rs232_rx8to8~0 .output_mode = "comb_only";
defparam \rs232_rx8to8~0 .register_cascade_mode = "off";
defparam \rs232_rx8to8~0 .sum_lutc_input = "datac";
defparam \rs232_rx8to8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N3
maxii_lcell \uart_instance1|rx_inst|data_in[0] (
// Equation(s):
// \uart_instance1|rx_inst|data_in [0] = DFFEAS((\uart_instance1|rx_inst|Decoder0~2_combout  & ((\uart_instance1|rx_inst|Decoder0~1_combout  & ((\rs232_rx8to8~0_combout ))) # (!\uart_instance1|rx_inst|Decoder0~1_combout  & (\uart_instance1|rx_inst|data_in 
// [0])))) # (!\uart_instance1|rx_inst|Decoder0~2_combout  & (\uart_instance1|rx_inst|data_in [0])), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|data_in [0]),
	.datab(\uart_instance1|rx_inst|Decoder0~2_combout ),
	.datac(\uart_instance1|rx_inst|Decoder0~1_combout ),
	.datad(\rs232_rx8to8~0_combout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|data_in [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|data_in[0] .lut_mask = "ea2a";
defparam \uart_instance1|rx_inst|data_in[0] .operation_mode = "normal";
defparam \uart_instance1|rx_inst|data_in[0] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|data_in[0] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|data_in[0] .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|data_in[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N2
maxii_lcell \uart_instance1|rx_inst|data_sign (
// Equation(s):
// \uart_instance1|data_deal|data_reg~17  = (\uart_instance1|rx_inst|data_in [0] & (((H1_data_sign))))
// \uart_instance1|rx_inst|data_sign~regout  = DFFEAS(\uart_instance1|data_deal|data_reg~17 , GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , \uart_instance1|rx_inst|data_sign~1_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|data_in [0]),
	.datab(vcc),
	.datac(\uart_instance1|rx_inst|data_sign~1_combout ),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|data_deal|data_reg~17 ),
	.regout(\uart_instance1|rx_inst|data_sign~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|data_sign .lut_mask = "a0a0";
defparam \uart_instance1|rx_inst|data_sign .operation_mode = "normal";
defparam \uart_instance1|rx_inst|data_sign .output_mode = "reg_and_comb";
defparam \uart_instance1|rx_inst|data_sign .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|data_sign .sum_lutc_input = "qfbk";
defparam \uart_instance1|rx_inst|data_sign .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N7
maxii_lcell \uart_instance1|data_deal|data_regnum[1]~0 (
// Equation(s):
// \uart_instance1|data_deal|data_regnum[1]~0_combout  = ((\uart_instance1|data_deal|data_regnum [0] & (!\uart_instance1|data_deal|data_regnum [3] & \uart_instance1|rx_inst|data_sign~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|data_deal|data_regnum [0]),
	.datac(\uart_instance1|data_deal|data_regnum [3]),
	.datad(\uart_instance1|rx_inst|data_sign~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|data_deal|data_regnum[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|data_deal|data_regnum[1]~0 .lut_mask = "0c00";
defparam \uart_instance1|data_deal|data_regnum[1]~0 .operation_mode = "normal";
defparam \uart_instance1|data_deal|data_regnum[1]~0 .output_mode = "comb_only";
defparam \uart_instance1|data_deal|data_regnum[1]~0 .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_regnum[1]~0 .sum_lutc_input = "datac";
defparam \uart_instance1|data_deal|data_regnum[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N8
maxii_lcell \uart_instance1|data_deal|data_regnum[2] (
// Equation(s):
// \uart_instance1|data_deal|data_regnum [2] = DFFEAS(\uart_instance1|data_deal|data_regnum [2] $ ((((\uart_instance1|data_deal|data_regnum [1] & \uart_instance1|data_deal|data_regnum[1]~0_combout )))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , 
// , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|data_deal|data_regnum [2]),
	.datab(vcc),
	.datac(\uart_instance1|data_deal|data_regnum [1]),
	.datad(\uart_instance1|data_deal|data_regnum[1]~0_combout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_regnum [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|data_deal|data_regnum[2] .lut_mask = "5aaa";
defparam \uart_instance1|data_deal|data_regnum[2] .operation_mode = "normal";
defparam \uart_instance1|data_deal|data_regnum[2] .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_regnum[2] .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_regnum[2] .sum_lutc_input = "datac";
defparam \uart_instance1|data_deal|data_regnum[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N0
maxii_lcell \uart_instance1|data_deal|data_regnum[3] (
// Equation(s):
// \uart_instance1|data_deal|data_regnum [3] = DFFEAS(\uart_instance1|data_deal|data_regnum [3] $ (((\uart_instance1|data_deal|data_regnum [1] & (\uart_instance1|data_deal|data_regnum[1]~0_combout  & \uart_instance1|data_deal|data_regnum [2])))), 
// GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|data_deal|data_regnum [1]),
	.datab(\uart_instance1|data_deal|data_regnum[1]~0_combout ),
	.datac(\uart_instance1|data_deal|data_regnum [3]),
	.datad(\uart_instance1|data_deal|data_regnum [2]),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_regnum [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|data_deal|data_regnum[3] .lut_mask = "78f0";
defparam \uart_instance1|data_deal|data_regnum[3] .operation_mode = "normal";
defparam \uart_instance1|data_deal|data_regnum[3] .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_regnum[3] .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_regnum[3] .sum_lutc_input = "datac";
defparam \uart_instance1|data_deal|data_regnum[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N8
maxii_lcell \uart_instance1|data_deal|data_regnum[0] (
// Equation(s):
// \uart_instance1|data_deal|data_regnum [0] = DFFEAS(\uart_instance1|data_deal|data_regnum [0] $ ((((!\uart_instance1|data_deal|data_regnum [3] & \uart_instance1|rx_inst|data_sign~regout )))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|data_deal|data_regnum [0]),
	.datab(vcc),
	.datac(\uart_instance1|data_deal|data_regnum [3]),
	.datad(\uart_instance1|rx_inst|data_sign~regout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_regnum [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|data_deal|data_regnum[0] .lut_mask = "a5aa";
defparam \uart_instance1|data_deal|data_regnum[0] .operation_mode = "normal";
defparam \uart_instance1|data_deal|data_regnum[0] .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_regnum[0] .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_regnum[0] .sum_lutc_input = "datac";
defparam \uart_instance1|data_deal|data_regnum[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N4
maxii_lcell \uart_instance1|data_deal|data_regnum[1] (
// Equation(s):
// \uart_instance1|data_deal|data_regnum [1] = DFFEAS(\uart_instance1|data_deal|data_regnum [1] $ (((\uart_instance1|data_deal|data_regnum [0] & (!\uart_instance1|data_deal|data_regnum [3] & \uart_instance1|rx_inst|data_sign~regout )))), GLOBAL(\clk~combout 
// ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|data_deal|data_regnum [1]),
	.datab(\uart_instance1|data_deal|data_regnum [0]),
	.datac(\uart_instance1|data_deal|data_regnum [3]),
	.datad(\uart_instance1|rx_inst|data_sign~regout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_regnum [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|data_deal|data_regnum[1] .lut_mask = "a6aa";
defparam \uart_instance1|data_deal|data_regnum[1] .operation_mode = "normal";
defparam \uart_instance1|data_deal|data_regnum[1] .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_regnum[1] .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_regnum[1] .sum_lutc_input = "datac";
defparam \uart_instance1|data_deal|data_regnum[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N5
maxii_lcell \uart_instance1|data_deal|Equal0~0 (
// Equation(s):
// \uart_instance1|data_deal|Equal0~0_combout  = (!\uart_instance1|data_deal|data_regnum [1] & (!\uart_instance1|data_deal|data_regnum [0] & (\uart_instance1|data_deal|data_regnum [3] & !\uart_instance1|data_deal|data_regnum [2])))

	.clk(gnd),
	.dataa(\uart_instance1|data_deal|data_regnum [1]),
	.datab(\uart_instance1|data_deal|data_regnum [0]),
	.datac(\uart_instance1|data_deal|data_regnum [3]),
	.datad(\uart_instance1|data_deal|data_regnum [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|data_deal|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|data_deal|Equal0~0 .lut_mask = "0010";
defparam \uart_instance1|data_deal|Equal0~0 .operation_mode = "normal";
defparam \uart_instance1|data_deal|Equal0~0 .output_mode = "comb_only";
defparam \uart_instance1|data_deal|Equal0~0 .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|Equal0~0 .sum_lutc_input = "datac";
defparam \uart_instance1|data_deal|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N1
maxii_lcell \uart_instance1|rx_inst|Decoder0~3 (
// Equation(s):
// \uart_instance1|rx_inst|Decoder0~3_combout  = (!\uart_instance1|rx_inst|tran_cnt [4] & (\uart_instance1|rx_inst|tran_cnt [2] & (!\uart_instance1|rx_inst|tran_cnt [1] & \uart_instance1|rx_inst|bps_sel~regout )))

	.clk(gnd),
	.dataa(\uart_instance1|rx_inst|tran_cnt [4]),
	.datab(\uart_instance1|rx_inst|tran_cnt [2]),
	.datac(\uart_instance1|rx_inst|tran_cnt [1]),
	.datad(\uart_instance1|rx_inst|bps_sel~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|rx_inst|Decoder0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|Decoder0~3 .lut_mask = "0400";
defparam \uart_instance1|rx_inst|Decoder0~3 .operation_mode = "normal";
defparam \uart_instance1|rx_inst|Decoder0~3 .output_mode = "comb_only";
defparam \uart_instance1|rx_inst|Decoder0~3 .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|Decoder0~3 .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|Decoder0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N0
maxii_lcell \uart_instance1|rx_inst|data_in[5] (
// Equation(s):
// \uart_instance1|rx_inst|data_in [5] = DFFEAS((\uart_instance1|rx_inst|Decoder0~3_combout  & ((\uart_instance1|rx_inst|tran_cnt [3] & ((\rs232_rx8to8~0_combout ))) # (!\uart_instance1|rx_inst|tran_cnt [3] & (\uart_instance1|rx_inst|data_in [5])))) # 
// (!\uart_instance1|rx_inst|Decoder0~3_combout  & (((\uart_instance1|rx_inst|data_in [5])))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|Decoder0~3_combout ),
	.datab(\uart_instance1|rx_inst|tran_cnt [3]),
	.datac(\uart_instance1|rx_inst|data_in [5]),
	.datad(\rs232_rx8to8~0_combout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|data_in [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|data_in[5] .lut_mask = "f870";
defparam \uart_instance1|rx_inst|data_in[5] .operation_mode = "normal";
defparam \uart_instance1|rx_inst|data_in[5] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|data_in[5] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|data_in[5] .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|data_in[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N7
maxii_lcell \uart_instance1|data_deal|data_reg~22 (
// Equation(s):
// \uart_instance1|data_deal|data_reg~22_combout  = (((\uart_instance1|rx_inst|data_in [5] & \uart_instance1|rx_inst|data_sign~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uart_instance1|rx_inst|data_in [5]),
	.datad(\uart_instance1|rx_inst|data_sign~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|data_deal|data_reg~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|data_deal|data_reg~22 .lut_mask = "f000";
defparam \uart_instance1|data_deal|data_reg~22 .operation_mode = "normal";
defparam \uart_instance1|data_deal|data_reg~22 .output_mode = "comb_only";
defparam \uart_instance1|data_deal|data_reg~22 .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_reg~22 .sum_lutc_input = "datac";
defparam \uart_instance1|data_deal|data_reg~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N1
maxii_lcell \uart_instance1|rx_inst|data_in[4] (
// Equation(s):
// \uart_instance1|rx_inst|data_in [4] = DFFEAS((\uart_instance1|rx_inst|tran_cnt [3] & ((\uart_instance1|rx_inst|Decoder0~1_combout  & ((\rs232_rx8to8~0_combout ))) # (!\uart_instance1|rx_inst|Decoder0~1_combout  & (\uart_instance1|rx_inst|data_in [4])))) # 
// (!\uart_instance1|rx_inst|tran_cnt [3] & (\uart_instance1|rx_inst|data_in [4])), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|tran_cnt [3]),
	.datab(\uart_instance1|rx_inst|data_in [4]),
	.datac(\uart_instance1|rx_inst|Decoder0~1_combout ),
	.datad(\rs232_rx8to8~0_combout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|data_in [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|data_in[4] .lut_mask = "ec4c";
defparam \uart_instance1|rx_inst|data_in[4] .operation_mode = "normal";
defparam \uart_instance1|rx_inst|data_in[4] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|data_in[4] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|data_in[4] .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|data_in[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N2
maxii_lcell \uart_instance1|data_deal|data_reg~21 (
// Equation(s):
// \uart_instance1|data_deal|data_reg~21_combout  = (((\uart_instance1|rx_inst|data_in [4] & \uart_instance1|rx_inst|data_sign~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uart_instance1|rx_inst|data_in [4]),
	.datad(\uart_instance1|rx_inst|data_sign~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|data_deal|data_reg~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|data_deal|data_reg~21 .lut_mask = "f000";
defparam \uart_instance1|data_deal|data_reg~21 .operation_mode = "normal";
defparam \uart_instance1|data_deal|data_reg~21 .output_mode = "comb_only";
defparam \uart_instance1|data_deal|data_reg~21 .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_reg~21 .sum_lutc_input = "datac";
defparam \uart_instance1|data_deal|data_reg~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N9
maxii_lcell \uart_instance1|rx_inst|Decoder0~4 (
// Equation(s):
// \uart_instance1|rx_inst|Decoder0~4_combout  = (\uart_instance1|rx_inst|bps_sel~regout  & (!\uart_instance1|rx_inst|tran_cnt [1] & (\uart_instance1|rx_inst|tran_cnt [3] & !\uart_instance1|rx_inst|tran_cnt [2])))

	.clk(gnd),
	.dataa(\uart_instance1|rx_inst|bps_sel~regout ),
	.datab(\uart_instance1|rx_inst|tran_cnt [1]),
	.datac(\uart_instance1|rx_inst|tran_cnt [3]),
	.datad(\uart_instance1|rx_inst|tran_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|rx_inst|Decoder0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|Decoder0~4 .lut_mask = "0020";
defparam \uart_instance1|rx_inst|Decoder0~4 .operation_mode = "normal";
defparam \uart_instance1|rx_inst|Decoder0~4 .output_mode = "comb_only";
defparam \uart_instance1|rx_inst|Decoder0~4 .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|Decoder0~4 .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|Decoder0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N3
maxii_lcell \uart_instance1|rx_inst|data_in[3] (
// Equation(s):
// \uart_instance1|rx_inst|data_in [3] = DFFEAS((\uart_instance1|rx_inst|Decoder0~4_combout  & ((\uart_instance1|rx_inst|tran_cnt [4] & (\uart_instance1|rx_inst|data_in [3])) # (!\uart_instance1|rx_inst|tran_cnt [4] & ((\rs232_rx8to8~0_combout ))))) # 
// (!\uart_instance1|rx_inst|Decoder0~4_combout  & (\uart_instance1|rx_inst|data_in [3])), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|data_in [3]),
	.datab(\uart_instance1|rx_inst|Decoder0~4_combout ),
	.datac(\uart_instance1|rx_inst|tran_cnt [4]),
	.datad(\rs232_rx8to8~0_combout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|data_in [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|data_in[3] .lut_mask = "aea2";
defparam \uart_instance1|rx_inst|data_in[3] .operation_mode = "normal";
defparam \uart_instance1|rx_inst|data_in[3] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|data_in[3] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|data_in[3] .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|data_in[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N6
maxii_lcell \uart_instance1|data_deal|data_reg~20 (
// Equation(s):
// \uart_instance1|data_deal|data_reg~20_combout  = (((\uart_instance1|rx_inst|data_in [3] & \uart_instance1|rx_inst|data_sign~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uart_instance1|rx_inst|data_in [3]),
	.datad(\uart_instance1|rx_inst|data_sign~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|data_deal|data_reg~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|data_deal|data_reg~20 .lut_mask = "f000";
defparam \uart_instance1|data_deal|data_reg~20 .operation_mode = "normal";
defparam \uart_instance1|data_deal|data_reg~20 .output_mode = "comb_only";
defparam \uart_instance1|data_deal|data_reg~20 .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_reg~20 .sum_lutc_input = "datac";
defparam \uart_instance1|data_deal|data_reg~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N6
maxii_lcell \uart_instance1|rx_inst|Decoder0~0 (
// Equation(s):
// \uart_instance1|rx_inst|Decoder0~0_combout  = (!\uart_instance1|rx_inst|tran_cnt [4] & (\uart_instance1|rx_inst|tran_cnt [2] & (\uart_instance1|rx_inst|tran_cnt [1] & \uart_instance1|rx_inst|bps_sel~regout )))

	.clk(gnd),
	.dataa(\uart_instance1|rx_inst|tran_cnt [4]),
	.datab(\uart_instance1|rx_inst|tran_cnt [2]),
	.datac(\uart_instance1|rx_inst|tran_cnt [1]),
	.datad(\uart_instance1|rx_inst|bps_sel~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|rx_inst|Decoder0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|Decoder0~0 .lut_mask = "4000";
defparam \uart_instance1|rx_inst|Decoder0~0 .operation_mode = "normal";
defparam \uart_instance1|rx_inst|Decoder0~0 .output_mode = "comb_only";
defparam \uart_instance1|rx_inst|Decoder0~0 .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|Decoder0~0 .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|Decoder0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N9
maxii_lcell \uart_instance1|rx_inst|data_in[2] (
// Equation(s):
// \uart_instance1|rx_inst|data_in [2] = DFFEAS((\uart_instance1|rx_inst|tran_cnt [3] & (\uart_instance1|rx_inst|data_in [2])) # (!\uart_instance1|rx_inst|tran_cnt [3] & ((\uart_instance1|rx_inst|Decoder0~0_combout  & ((\rs232_rx8to8~0_combout ))) # 
// (!\uart_instance1|rx_inst|Decoder0~0_combout  & (\uart_instance1|rx_inst|data_in [2])))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|tran_cnt [3]),
	.datab(\uart_instance1|rx_inst|data_in [2]),
	.datac(\uart_instance1|rx_inst|Decoder0~0_combout ),
	.datad(\rs232_rx8to8~0_combout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|data_in [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|data_in[2] .lut_mask = "dc8c";
defparam \uart_instance1|rx_inst|data_in[2] .operation_mode = "normal";
defparam \uart_instance1|rx_inst|data_in[2] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|data_in[2] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|data_in[2] .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|data_in[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N9
maxii_lcell \uart_instance1|data_deal|data_reg~16 (
// Equation(s):
// \uart_instance1|data_deal|data_reg~16_combout  = (((\uart_instance1|rx_inst|data_in [2] & \uart_instance1|rx_inst|data_sign~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uart_instance1|rx_inst|data_in [2]),
	.datad(\uart_instance1|rx_inst|data_sign~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|data_deal|data_reg~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|data_deal|data_reg~16 .lut_mask = "f000";
defparam \uart_instance1|data_deal|data_reg~16 .operation_mode = "normal";
defparam \uart_instance1|data_deal|data_reg~16 .output_mode = "comb_only";
defparam \uart_instance1|data_deal|data_reg~16 .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_reg~16 .sum_lutc_input = "datac";
defparam \uart_instance1|data_deal|data_reg~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N3
maxii_lcell \uart_instance1|rx_inst|data_in[1] (
// Equation(s):
// \uart_instance1|rx_inst|data_in [1] = DFFEAS((\uart_instance1|rx_inst|tran_cnt [3] & (\uart_instance1|rx_inst|data_in [1])) # (!\uart_instance1|rx_inst|tran_cnt [3] & ((\uart_instance1|rx_inst|Decoder0~3_combout  & ((\rs232_rx8to8~0_combout ))) # 
// (!\uart_instance1|rx_inst|Decoder0~3_combout  & (\uart_instance1|rx_inst|data_in [1])))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|data_in [1]),
	.datab(\uart_instance1|rx_inst|tran_cnt [3]),
	.datac(\uart_instance1|rx_inst|Decoder0~3_combout ),
	.datad(\rs232_rx8to8~0_combout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|data_in [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|data_in[1] .lut_mask = "ba8a";
defparam \uart_instance1|rx_inst|data_in[1] .operation_mode = "normal";
defparam \uart_instance1|rx_inst|data_in[1] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|data_in[1] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|data_in[1] .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|data_in[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N5
maxii_lcell \uart_instance1|data_deal|data_reg~18 (
// Equation(s):
// \uart_instance1|data_deal|data_reg~18_combout  = (((\uart_instance1|rx_inst|data_in [1] & \uart_instance1|rx_inst|data_sign~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uart_instance1|rx_inst|data_in [1]),
	.datad(\uart_instance1|rx_inst|data_sign~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|data_deal|data_reg~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|data_deal|data_reg~18 .lut_mask = "f000";
defparam \uart_instance1|data_deal|data_reg~18 .operation_mode = "normal";
defparam \uart_instance1|data_deal|data_reg~18 .output_mode = "comb_only";
defparam \uart_instance1|data_deal|data_reg~18 .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_reg~18 .sum_lutc_input = "datac";
defparam \uart_instance1|data_deal|data_reg~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N0
maxii_lcell \uart_instance1|data_deal|data_reg[0] (
// Equation(s):
// \uart_instance1|data_deal|data_reg [0] = DFFEAS(\uart_instance1|data_deal|data_reg~17  $ ((\uart_instance1|data_deal|data_reg [0])), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , !\uart_instance1|data_deal|data_regnum [3], , , , )
// \uart_instance1|data_deal|data_reg[0]~3  = CARRY((\uart_instance1|data_deal|data_reg~17  & (\uart_instance1|data_deal|data_reg [0])))
// \uart_instance1|data_deal|data_reg[0]~3COUT1_25  = CARRY((\uart_instance1|data_deal|data_reg~17  & (\uart_instance1|data_deal|data_reg [0])))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|data_deal|data_reg~17 ),
	.datab(\uart_instance1|data_deal|data_reg [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\uart_instance1|data_deal|data_regnum [3]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_reg [0]),
	.cout(),
	.cout0(\uart_instance1|data_deal|data_reg[0]~3 ),
	.cout1(\uart_instance1|data_deal|data_reg[0]~3COUT1_25 ));
// synopsys translate_off
defparam \uart_instance1|data_deal|data_reg[0] .lut_mask = "6688";
defparam \uart_instance1|data_deal|data_reg[0] .operation_mode = "arithmetic";
defparam \uart_instance1|data_deal|data_reg[0] .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_reg[0] .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_reg[0] .sum_lutc_input = "datac";
defparam \uart_instance1|data_deal|data_reg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N1
maxii_lcell \uart_instance1|data_deal|data_reg[1] (
// Equation(s):
// \uart_instance1|data_deal|data_reg [1] = DFFEAS(\uart_instance1|data_deal|data_reg~18_combout  $ (\uart_instance1|data_deal|data_reg [1] $ ((\uart_instance1|data_deal|data_reg[0]~3 ))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , 
// !\uart_instance1|data_deal|data_regnum [3], , , , )
// \uart_instance1|data_deal|data_reg[1]~5  = CARRY((\uart_instance1|data_deal|data_reg~18_combout  & (!\uart_instance1|data_deal|data_reg [1] & !\uart_instance1|data_deal|data_reg[0]~3 )) # (!\uart_instance1|data_deal|data_reg~18_combout  & 
// ((!\uart_instance1|data_deal|data_reg[0]~3 ) # (!\uart_instance1|data_deal|data_reg [1]))))
// \uart_instance1|data_deal|data_reg[1]~5COUT1_26  = CARRY((\uart_instance1|data_deal|data_reg~18_combout  & (!\uart_instance1|data_deal|data_reg [1] & !\uart_instance1|data_deal|data_reg[0]~3COUT1_25 )) # (!\uart_instance1|data_deal|data_reg~18_combout  & 
// ((!\uart_instance1|data_deal|data_reg[0]~3COUT1_25 ) # (!\uart_instance1|data_deal|data_reg [1]))))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|data_deal|data_reg~18_combout ),
	.datab(\uart_instance1|data_deal|data_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\uart_instance1|data_deal|data_regnum [3]),
	.cin(gnd),
	.cin0(\uart_instance1|data_deal|data_reg[0]~3 ),
	.cin1(\uart_instance1|data_deal|data_reg[0]~3COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_reg [1]),
	.cout(),
	.cout0(\uart_instance1|data_deal|data_reg[1]~5 ),
	.cout1(\uart_instance1|data_deal|data_reg[1]~5COUT1_26 ));
// synopsys translate_off
defparam \uart_instance1|data_deal|data_reg[1] .cin0_used = "true";
defparam \uart_instance1|data_deal|data_reg[1] .cin1_used = "true";
defparam \uart_instance1|data_deal|data_reg[1] .lut_mask = "9617";
defparam \uart_instance1|data_deal|data_reg[1] .operation_mode = "arithmetic";
defparam \uart_instance1|data_deal|data_reg[1] .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_reg[1] .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_reg[1] .sum_lutc_input = "cin";
defparam \uart_instance1|data_deal|data_reg[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N2
maxii_lcell \uart_instance1|data_deal|data_reg[2] (
// Equation(s):
// \uart_instance1|data_deal|data_reg [2] = DFFEAS(\uart_instance1|data_deal|data_reg~16_combout  $ (\uart_instance1|data_deal|data_reg [2] $ ((!\uart_instance1|data_deal|data_reg[1]~5 ))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , 
// !\uart_instance1|data_deal|data_regnum [3], , , , )
// \uart_instance1|data_deal|data_reg[2]~1  = CARRY((\uart_instance1|data_deal|data_reg~16_combout  & ((\uart_instance1|data_deal|data_reg [2]) # (!\uart_instance1|data_deal|data_reg[1]~5 ))) # (!\uart_instance1|data_deal|data_reg~16_combout  & 
// (\uart_instance1|data_deal|data_reg [2] & !\uart_instance1|data_deal|data_reg[1]~5 )))
// \uart_instance1|data_deal|data_reg[2]~1COUT1_27  = CARRY((\uart_instance1|data_deal|data_reg~16_combout  & ((\uart_instance1|data_deal|data_reg [2]) # (!\uart_instance1|data_deal|data_reg[1]~5COUT1_26 ))) # (!\uart_instance1|data_deal|data_reg~16_combout  
// & (\uart_instance1|data_deal|data_reg [2] & !\uart_instance1|data_deal|data_reg[1]~5COUT1_26 )))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|data_deal|data_reg~16_combout ),
	.datab(\uart_instance1|data_deal|data_reg [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\uart_instance1|data_deal|data_regnum [3]),
	.cin(gnd),
	.cin0(\uart_instance1|data_deal|data_reg[1]~5 ),
	.cin1(\uart_instance1|data_deal|data_reg[1]~5COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_reg [2]),
	.cout(),
	.cout0(\uart_instance1|data_deal|data_reg[2]~1 ),
	.cout1(\uart_instance1|data_deal|data_reg[2]~1COUT1_27 ));
// synopsys translate_off
defparam \uart_instance1|data_deal|data_reg[2] .cin0_used = "true";
defparam \uart_instance1|data_deal|data_reg[2] .cin1_used = "true";
defparam \uart_instance1|data_deal|data_reg[2] .lut_mask = "698e";
defparam \uart_instance1|data_deal|data_reg[2] .operation_mode = "arithmetic";
defparam \uart_instance1|data_deal|data_reg[2] .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_reg[2] .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_reg[2] .sum_lutc_input = "cin";
defparam \uart_instance1|data_deal|data_reg[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N3
maxii_lcell \uart_instance1|data_deal|data_reg[3] (
// Equation(s):
// \uart_instance1|data_deal|data_reg [3] = DFFEAS(\uart_instance1|data_deal|data_reg [3] $ (\uart_instance1|data_deal|data_reg~20_combout  $ ((\uart_instance1|data_deal|data_reg[2]~1 ))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , 
// !\uart_instance1|data_deal|data_regnum [3], , , , )
// \uart_instance1|data_deal|data_reg[3]~9  = CARRY((\uart_instance1|data_deal|data_reg [3] & (!\uart_instance1|data_deal|data_reg~20_combout  & !\uart_instance1|data_deal|data_reg[2]~1 )) # (!\uart_instance1|data_deal|data_reg [3] & 
// ((!\uart_instance1|data_deal|data_reg[2]~1 ) # (!\uart_instance1|data_deal|data_reg~20_combout ))))
// \uart_instance1|data_deal|data_reg[3]~9COUT1_28  = CARRY((\uart_instance1|data_deal|data_reg [3] & (!\uart_instance1|data_deal|data_reg~20_combout  & !\uart_instance1|data_deal|data_reg[2]~1COUT1_27 )) # (!\uart_instance1|data_deal|data_reg [3] & 
// ((!\uart_instance1|data_deal|data_reg[2]~1COUT1_27 ) # (!\uart_instance1|data_deal|data_reg~20_combout ))))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|data_deal|data_reg [3]),
	.datab(\uart_instance1|data_deal|data_reg~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\uart_instance1|data_deal|data_regnum [3]),
	.cin(gnd),
	.cin0(\uart_instance1|data_deal|data_reg[2]~1 ),
	.cin1(\uart_instance1|data_deal|data_reg[2]~1COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_reg [3]),
	.cout(),
	.cout0(\uart_instance1|data_deal|data_reg[3]~9 ),
	.cout1(\uart_instance1|data_deal|data_reg[3]~9COUT1_28 ));
// synopsys translate_off
defparam \uart_instance1|data_deal|data_reg[3] .cin0_used = "true";
defparam \uart_instance1|data_deal|data_reg[3] .cin1_used = "true";
defparam \uart_instance1|data_deal|data_reg[3] .lut_mask = "9617";
defparam \uart_instance1|data_deal|data_reg[3] .operation_mode = "arithmetic";
defparam \uart_instance1|data_deal|data_reg[3] .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_reg[3] .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_reg[3] .sum_lutc_input = "cin";
defparam \uart_instance1|data_deal|data_reg[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N4
maxii_lcell \uart_instance1|data_deal|data_reg[4] (
// Equation(s):
// \uart_instance1|data_deal|data_reg [4] = DFFEAS(\uart_instance1|data_deal|data_reg [4] $ (\uart_instance1|data_deal|data_reg~21_combout  $ ((!\uart_instance1|data_deal|data_reg[3]~9 ))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , 
// !\uart_instance1|data_deal|data_regnum [3], , , , )
// \uart_instance1|data_deal|data_reg[4]~11  = CARRY((\uart_instance1|data_deal|data_reg [4] & ((\uart_instance1|data_deal|data_reg~21_combout ) # (!\uart_instance1|data_deal|data_reg[3]~9COUT1_28 ))) # (!\uart_instance1|data_deal|data_reg [4] & 
// (\uart_instance1|data_deal|data_reg~21_combout  & !\uart_instance1|data_deal|data_reg[3]~9COUT1_28 )))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|data_deal|data_reg [4]),
	.datab(\uart_instance1|data_deal|data_reg~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\uart_instance1|data_deal|data_regnum [3]),
	.cin(gnd),
	.cin0(\uart_instance1|data_deal|data_reg[3]~9 ),
	.cin1(\uart_instance1|data_deal|data_reg[3]~9COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_reg [4]),
	.cout(\uart_instance1|data_deal|data_reg[4]~11 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|data_deal|data_reg[4] .cin0_used = "true";
defparam \uart_instance1|data_deal|data_reg[4] .cin1_used = "true";
defparam \uart_instance1|data_deal|data_reg[4] .lut_mask = "698e";
defparam \uart_instance1|data_deal|data_reg[4] .operation_mode = "arithmetic";
defparam \uart_instance1|data_deal|data_reg[4] .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_reg[4] .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_reg[4] .sum_lutc_input = "cin";
defparam \uart_instance1|data_deal|data_reg[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N5
maxii_lcell \uart_instance1|data_deal|data_reg[5] (
// Equation(s):
// \uart_instance1|data_deal|data_reg [5] = DFFEAS(\uart_instance1|data_deal|data_reg [5] $ (\uart_instance1|data_deal|data_reg~22_combout  $ ((\uart_instance1|data_deal|data_reg[4]~11 ))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , 
// !\uart_instance1|data_deal|data_regnum [3], , , , )
// \uart_instance1|data_deal|data_reg[5]~13  = CARRY((\uart_instance1|data_deal|data_reg [5] & (!\uart_instance1|data_deal|data_reg~22_combout  & !\uart_instance1|data_deal|data_reg[4]~11 )) # (!\uart_instance1|data_deal|data_reg [5] & 
// ((!\uart_instance1|data_deal|data_reg[4]~11 ) # (!\uart_instance1|data_deal|data_reg~22_combout ))))
// \uart_instance1|data_deal|data_reg[5]~13COUT1_29  = CARRY((\uart_instance1|data_deal|data_reg [5] & (!\uart_instance1|data_deal|data_reg~22_combout  & !\uart_instance1|data_deal|data_reg[4]~11 )) # (!\uart_instance1|data_deal|data_reg [5] & 
// ((!\uart_instance1|data_deal|data_reg[4]~11 ) # (!\uart_instance1|data_deal|data_reg~22_combout ))))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|data_deal|data_reg [5]),
	.datab(\uart_instance1|data_deal|data_reg~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\uart_instance1|data_deal|data_regnum [3]),
	.cin(\uart_instance1|data_deal|data_reg[4]~11 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_reg [5]),
	.cout(),
	.cout0(\uart_instance1|data_deal|data_reg[5]~13 ),
	.cout1(\uart_instance1|data_deal|data_reg[5]~13COUT1_29 ));
// synopsys translate_off
defparam \uart_instance1|data_deal|data_reg[5] .cin_used = "true";
defparam \uart_instance1|data_deal|data_reg[5] .lut_mask = "9617";
defparam \uart_instance1|data_deal|data_reg[5] .operation_mode = "arithmetic";
defparam \uart_instance1|data_deal|data_reg[5] .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_reg[5] .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_reg[5] .sum_lutc_input = "cin";
defparam \uart_instance1|data_deal|data_reg[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N8
maxii_lcell \uart_instance1|rx_inst|data_in[7] (
// Equation(s):
// \uart_instance1|rx_inst|data_in [7] = DFFEAS((\uart_instance1|rx_inst|data_sign~0_combout  & ((\uart_instance1|rx_inst|tran_cnt [1] & (\uart_instance1|rx_inst|data_in [7])) # (!\uart_instance1|rx_inst|tran_cnt [1] & ((\rs232_rx8to8~0_combout ))))) # 
// (!\uart_instance1|rx_inst|data_sign~0_combout  & (\uart_instance1|rx_inst|data_in [7])), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|data_in [7]),
	.datab(\uart_instance1|rx_inst|data_sign~0_combout ),
	.datac(\uart_instance1|rx_inst|tran_cnt [1]),
	.datad(\rs232_rx8to8~0_combout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|data_in [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|data_in[7] .lut_mask = "aea2";
defparam \uart_instance1|rx_inst|data_in[7] .operation_mode = "normal";
defparam \uart_instance1|rx_inst|data_in[7] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|data_in[7] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|data_in[7] .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|data_in[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N5
maxii_lcell \uart_instance1|data_deal|data_reg~23 (
// Equation(s):
// \uart_instance1|data_deal|data_reg~23_combout  = (((\uart_instance1|rx_inst|data_sign~regout  & \uart_instance1|rx_inst|data_in [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uart_instance1|rx_inst|data_sign~regout ),
	.datad(\uart_instance1|rx_inst|data_in [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|data_deal|data_reg~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|data_deal|data_reg~23 .lut_mask = "f000";
defparam \uart_instance1|data_deal|data_reg~23 .operation_mode = "normal";
defparam \uart_instance1|data_deal|data_reg~23 .output_mode = "comb_only";
defparam \uart_instance1|data_deal|data_reg~23 .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_reg~23 .sum_lutc_input = "datac";
defparam \uart_instance1|data_deal|data_reg~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N6
maxii_lcell \uart_instance1|rx_inst|data_in[6] (
// Equation(s):
// \uart_instance1|rx_inst|data_in [6] = DFFEAS((\uart_instance1|rx_inst|tran_cnt [3] & ((\uart_instance1|rx_inst|Decoder0~0_combout  & ((\rs232_rx8to8~0_combout ))) # (!\uart_instance1|rx_inst|Decoder0~0_combout  & (\uart_instance1|rx_inst|data_in [6])))) # 
// (!\uart_instance1|rx_inst|tran_cnt [3] & (((\uart_instance1|rx_inst|data_in [6])))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|rx_inst|tran_cnt [3]),
	.datab(\uart_instance1|rx_inst|Decoder0~0_combout ),
	.datac(\uart_instance1|rx_inst|data_in [6]),
	.datad(\rs232_rx8to8~0_combout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|rx_inst|data_in [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|rx_inst|data_in[6] .lut_mask = "f870";
defparam \uart_instance1|rx_inst|data_in[6] .operation_mode = "normal";
defparam \uart_instance1|rx_inst|data_in[6] .output_mode = "reg_only";
defparam \uart_instance1|rx_inst|data_in[6] .register_cascade_mode = "off";
defparam \uart_instance1|rx_inst|data_in[6] .sum_lutc_input = "datac";
defparam \uart_instance1|rx_inst|data_in[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N3
maxii_lcell \uart_instance1|data_deal|data_reg~19 (
// Equation(s):
// \uart_instance1|data_deal|data_reg~19_combout  = (((\uart_instance1|rx_inst|data_in [6] & \uart_instance1|rx_inst|data_sign~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uart_instance1|rx_inst|data_in [6]),
	.datad(\uart_instance1|rx_inst|data_sign~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|data_deal|data_reg~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|data_deal|data_reg~19 .lut_mask = "f000";
defparam \uart_instance1|data_deal|data_reg~19 .operation_mode = "normal";
defparam \uart_instance1|data_deal|data_reg~19 .output_mode = "comb_only";
defparam \uart_instance1|data_deal|data_reg~19 .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_reg~19 .sum_lutc_input = "datac";
defparam \uart_instance1|data_deal|data_reg~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N6
maxii_lcell \uart_instance1|data_deal|data_reg[6] (
// Equation(s):
// \uart_instance1|data_deal|data_reg [6] = DFFEAS(\uart_instance1|data_deal|data_reg [6] $ (\uart_instance1|data_deal|data_reg~19_combout  $ ((!(!\uart_instance1|data_deal|data_reg[4]~11  & \uart_instance1|data_deal|data_reg[5]~13 ) # 
// (\uart_instance1|data_deal|data_reg[4]~11  & \uart_instance1|data_deal|data_reg[5]~13COUT1_29 )))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , !\uart_instance1|data_deal|data_regnum [3], , , , )
// \uart_instance1|data_deal|data_reg[6]~7  = CARRY((\uart_instance1|data_deal|data_reg [6] & ((\uart_instance1|data_deal|data_reg~19_combout ) # (!\uart_instance1|data_deal|data_reg[5]~13 ))) # (!\uart_instance1|data_deal|data_reg [6] & 
// (\uart_instance1|data_deal|data_reg~19_combout  & !\uart_instance1|data_deal|data_reg[5]~13 )))
// \uart_instance1|data_deal|data_reg[6]~7COUT1_30  = CARRY((\uart_instance1|data_deal|data_reg [6] & ((\uart_instance1|data_deal|data_reg~19_combout ) # (!\uart_instance1|data_deal|data_reg[5]~13COUT1_29 ))) # (!\uart_instance1|data_deal|data_reg [6] & 
// (\uart_instance1|data_deal|data_reg~19_combout  & !\uart_instance1|data_deal|data_reg[5]~13COUT1_29 )))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|data_deal|data_reg [6]),
	.datab(\uart_instance1|data_deal|data_reg~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\uart_instance1|data_deal|data_regnum [3]),
	.cin(\uart_instance1|data_deal|data_reg[4]~11 ),
	.cin0(\uart_instance1|data_deal|data_reg[5]~13 ),
	.cin1(\uart_instance1|data_deal|data_reg[5]~13COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_reg [6]),
	.cout(),
	.cout0(\uart_instance1|data_deal|data_reg[6]~7 ),
	.cout1(\uart_instance1|data_deal|data_reg[6]~7COUT1_30 ));
// synopsys translate_off
defparam \uart_instance1|data_deal|data_reg[6] .cin0_used = "true";
defparam \uart_instance1|data_deal|data_reg[6] .cin1_used = "true";
defparam \uart_instance1|data_deal|data_reg[6] .cin_used = "true";
defparam \uart_instance1|data_deal|data_reg[6] .lut_mask = "698e";
defparam \uart_instance1|data_deal|data_reg[6] .operation_mode = "arithmetic";
defparam \uart_instance1|data_deal|data_reg[6] .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_reg[6] .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_reg[6] .sum_lutc_input = "cin";
defparam \uart_instance1|data_deal|data_reg[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N7
maxii_lcell \uart_instance1|data_deal|data_reg[7] (
// Equation(s):
// \uart_instance1|data_deal|data_reg [7] = DFFEAS((\uart_instance1|data_deal|data_reg [7] $ ((!\uart_instance1|data_deal|data_reg[4]~11  & \uart_instance1|data_deal|data_reg[6]~7 ) # (\uart_instance1|data_deal|data_reg[4]~11  & 
// \uart_instance1|data_deal|data_reg[6]~7COUT1_30 ) $ (\uart_instance1|data_deal|data_reg~23_combout ))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , !\uart_instance1|data_deal|data_regnum [3], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\uart_instance1|data_deal|data_reg [7]),
	.datac(vcc),
	.datad(\uart_instance1|data_deal|data_reg~23_combout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\uart_instance1|data_deal|data_regnum [3]),
	.cin(\uart_instance1|data_deal|data_reg[4]~11 ),
	.cin0(\uart_instance1|data_deal|data_reg[6]~7 ),
	.cin1(\uart_instance1|data_deal|data_reg[6]~7COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|data_deal|data_reg[7] .cin0_used = "true";
defparam \uart_instance1|data_deal|data_reg[7] .cin1_used = "true";
defparam \uart_instance1|data_deal|data_reg[7] .cin_used = "true";
defparam \uart_instance1|data_deal|data_reg[7] .lut_mask = "c33c";
defparam \uart_instance1|data_deal|data_reg[7] .operation_mode = "normal";
defparam \uart_instance1|data_deal|data_reg[7] .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_reg[7] .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_reg[7] .sum_lutc_input = "cin";
defparam \uart_instance1|data_deal|data_reg[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N9
maxii_lcell \uart_instance1|data_deal|data_ok~1 (
// Equation(s):
// \uart_instance1|data_deal|data_ok~1_combout  = (!\uart_instance1|data_deal|data_reg [7] & ((\uart_instance1|data_deal|data_reg [5] & (!\uart_instance1|data_deal|data_reg [4] & !\uart_instance1|data_deal|data_reg [3])) # 
// (!\uart_instance1|data_deal|data_reg [5] & (\uart_instance1|data_deal|data_reg [4] & \uart_instance1|data_deal|data_reg [3]))))

	.clk(gnd),
	.dataa(\uart_instance1|data_deal|data_reg [5]),
	.datab(\uart_instance1|data_deal|data_reg [7]),
	.datac(\uart_instance1|data_deal|data_reg [4]),
	.datad(\uart_instance1|data_deal|data_reg [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|data_deal|data_ok~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|data_deal|data_ok~1 .lut_mask = "1002";
defparam \uart_instance1|data_deal|data_ok~1 .operation_mode = "normal";
defparam \uart_instance1|data_deal|data_ok~1 .output_mode = "comb_only";
defparam \uart_instance1|data_deal|data_ok~1 .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_ok~1 .sum_lutc_input = "datac";
defparam \uart_instance1|data_deal|data_ok~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N8
maxii_lcell \uart_instance1|data_deal|data_ok~0 (
// Equation(s):
// \uart_instance1|data_deal|data_ok~0_combout  = (!\uart_instance1|data_deal|data_reg [6] & (!\uart_instance1|data_deal|data_reg [1] & (!\uart_instance1|data_deal|data_reg [0] & \uart_instance1|data_deal|data_reg [2])))

	.clk(gnd),
	.dataa(\uart_instance1|data_deal|data_reg [6]),
	.datab(\uart_instance1|data_deal|data_reg [1]),
	.datac(\uart_instance1|data_deal|data_reg [0]),
	.datad(\uart_instance1|data_deal|data_reg [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|data_deal|data_ok~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|data_deal|data_ok~0 .lut_mask = "0100";
defparam \uart_instance1|data_deal|data_ok~0 .operation_mode = "normal";
defparam \uart_instance1|data_deal|data_ok~0 .output_mode = "comb_only";
defparam \uart_instance1|data_deal|data_ok~0 .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_ok~0 .sum_lutc_input = "datac";
defparam \uart_instance1|data_deal|data_ok~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N1
maxii_lcell \uart_instance1|data_deal|data_ok (
// Equation(s):
// \uart_instance1|data_deal|data_ok~regout  = DFFEAS((\uart_instance1|data_deal|Equal0~0_combout  & (\uart_instance1|data_deal|data_ok~1_combout  & (\uart_instance1|data_deal|data_ok~0_combout ))) # (!\uart_instance1|data_deal|Equal0~0_combout  & 
// (((\uart_instance1|data_deal|data_ok~regout )))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|data_deal|Equal0~0_combout ),
	.datab(\uart_instance1|data_deal|data_ok~1_combout ),
	.datac(\uart_instance1|data_deal|data_ok~0_combout ),
	.datad(\uart_instance1|data_deal|data_ok~regout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_ok~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|data_deal|data_ok .lut_mask = "d580";
defparam \uart_instance1|data_deal|data_ok .operation_mode = "normal";
defparam \uart_instance1|data_deal|data_ok .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_ok .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_ok .sum_lutc_input = "datac";
defparam \uart_instance1|data_deal|data_ok .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell \BusA[17]~49 (
// Equation(s):
// \BusA[17]~49_combout  = (\linkSHL~regout  & (\BusA[3]~10  & ((\uart_instance1|data_deal|data_ok~regout ) # (!\linkLUT~regout )))) # (!\linkSHL~regout  & (((\uart_instance1|data_deal|data_ok~regout )) # (!\linkLUT~regout )))

	.clk(gnd),
	.dataa(\linkSHL~regout ),
	.datab(\linkLUT~regout ),
	.datac(\uart_instance1|data_deal|data_ok~regout ),
	.datad(\BusA[3]~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[17]~49_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[17]~49 .lut_mask = "f351";
defparam \BusA[17]~49 .operation_mode = "normal";
defparam \BusA[17]~49 .output_mode = "comb_only";
defparam \BusA[17]~49 .register_cascade_mode = "off";
defparam \BusA[17]~49 .sum_lutc_input = "datac";
defparam \BusA[17]~49 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxii_lcell linkCMP(
// Equation(s):
// \linkCMP~regout  = DFFEAS((\Equal10~6_combout ) # ((\linkCMP~regout  & ((\Equal8~4_combout ) # (!\WideOr7~2_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkCMP~regout ),
	.datab(\Equal8~4_combout ),
	.datac(\Equal10~6_combout ),
	.datad(\WideOr7~2_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkCMP~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkCMP.lut_mask = "f8fa";
defparam linkCMP.operation_mode = "normal";
defparam linkCMP.output_mode = "reg_only";
defparam linkCMP.register_cascade_mode = "off";
defparam linkCMP.sum_lutc_input = "datac";
defparam linkCMP.synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \BusA[17]~50 (
// Equation(s):
// \BusA[17]~50_combout  = (\BusA[17]~49_combout  & (((\BusA[4]~11 )) # (!\linkCMP~regout )))

	.clk(gnd),
	.dataa(\BusA[17]~49_combout ),
	.datab(\linkCMP~regout ),
	.datac(vcc),
	.datad(\BusA[4]~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[17]~50_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[17]~50 .lut_mask = "aa22";
defparam \BusA[17]~50 .operation_mode = "normal";
defparam \BusA[17]~50 .output_mode = "comb_only";
defparam \BusA[17]~50 .register_cascade_mode = "off";
defparam \BusA[17]~50 .sum_lutc_input = "datac";
defparam \BusA[17]~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell \BusA[17]~51 (
// Equation(s):
// \BusA[17]~51_combout  = (\linkSHL~regout ) # ((\linkCMP~regout ) # ((\linkLUT~regout )))

	.clk(gnd),
	.dataa(\linkSHL~regout ),
	.datab(\linkCMP~regout ),
	.datac(vcc),
	.datad(\linkLUT~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[17]~51_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[17]~51 .lut_mask = "ffee";
defparam \BusA[17]~51 .operation_mode = "normal";
defparam \BusA[17]~51 .output_mode = "comb_only";
defparam \BusA[17]~51 .register_cascade_mode = "off";
defparam \BusA[17]~51 .sum_lutc_input = "datac";
defparam \BusA[17]~51 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxii_lcell linkESC(
// Equation(s):
// \linkESC~regout  = DFFEAS((\Equal21~1_combout ) # ((\linkESC~regout  & ((\Equal23~3_combout ) # (!\WideOr20~1_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkESC~regout ),
	.datab(\Equal21~1_combout ),
	.datac(\Equal23~3_combout ),
	.datad(\WideOr20~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkESC~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkESC.lut_mask = "ecee";
defparam linkESC.operation_mode = "normal";
defparam linkESC.output_mode = "reg_only";
defparam linkESC.register_cascade_mode = "off";
defparam linkESC.sum_lutc_input = "datac";
defparam linkESC.synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N4
maxii_lcell \BusA[19]~52 (
// Equation(s):
// \BusA[19]~52_combout  = ((\BusB[85]~39 ) # ((!\linkESS~regout  & !\linkESC~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\linkESS~regout ),
	.datac(\linkESC~regout ),
	.datad(\BusB[85]~39 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[19]~52_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[19]~52 .lut_mask = "ff03";
defparam \BusA[19]~52 .operation_mode = "normal";
defparam \BusA[19]~52 .output_mode = "comb_only";
defparam \BusA[19]~52 .register_cascade_mode = "off";
defparam \BusA[19]~52 .sum_lutc_input = "datac";
defparam \BusA[19]~52 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N2
maxii_lcell \BusA[19]~53 (
// Equation(s):
// \BusA[19]~53_combout  = (((\linkESS~regout ) # (\linkESC~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\linkESS~regout ),
	.datad(\linkESC~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusA[19]~53_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusA[19]~53 .lut_mask = "fff0";
defparam \BusA[19]~53 .operation_mode = "normal";
defparam \BusA[19]~53 .output_mode = "comb_only";
defparam \BusA[19]~53 .register_cascade_mode = "off";
defparam \BusA[19]~53 .sum_lutc_input = "datac";
defparam \BusA[19]~53 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N1
maxii_lcell \WideOr12~0 (
// Equation(s):
// \WideOr12~0_combout  = (\WideOr1~0_combout  & (\WideOr13~0_combout  & (\WideNor1~0_combout  & \WideOr1~1_combout )))

	.clk(gnd),
	.dataa(\WideOr1~0_combout ),
	.datab(\WideOr13~0_combout ),
	.datac(\WideNor1~0_combout ),
	.datad(\WideOr1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr12~0 .lut_mask = "8000";
defparam \WideOr12~0 .operation_mode = "normal";
defparam \WideOr12~0 .output_mode = "comb_only";
defparam \WideOr12~0 .register_cascade_mode = "off";
defparam \WideOr12~0 .sum_lutc_input = "datac";
defparam \WideOr12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N2
maxii_lcell linkURV(
// Equation(s):
// \linkURV~regout  = DFFEAS((\Equal19~1_combout ) # ((\linkURV~regout  & ((\Equal13~1_combout ) # (!\WideOr12~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal13~1_combout ),
	.datab(\linkURV~regout ),
	.datac(\Equal19~1_combout ),
	.datad(\WideOr12~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkURV~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkURV.lut_mask = "f8fc";
defparam linkURV.operation_mode = "normal";
defparam linkURV.output_mode = "reg_only";
defparam linkURV.register_cascade_mode = "off";
defparam linkURV.sum_lutc_input = "datac";
defparam linkURV.synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxii_lcell linkFDC(
// Equation(s):
// \linkFDC~regout  = DFFEAS((\Equal2~9_combout ) # ((\linkFDC~regout  & ((\Equal12~0_combout ) # (!\WideOr0~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkFDC~regout ),
	.datab(\Equal2~9_combout ),
	.datac(\Equal12~0_combout ),
	.datad(\WideOr0~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkFDC~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkFDC.lut_mask = "ecee";
defparam linkFDC.operation_mode = "normal";
defparam linkFDC.output_mode = "reg_only";
defparam linkFDC.register_cascade_mode = "off";
defparam linkFDC.sum_lutc_input = "datac";
defparam linkFDC.synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N8
maxii_lcell \BusB[57]~84 (
// Equation(s):
// \BusB[57]~84_combout  = (\BusA[15]~13  & (((\BusB[61]~32 )) # (!\linkURV~regout ))) # (!\BusA[15]~13  & (!\linkFDC~regout  & ((\BusB[61]~32 ) # (!\linkURV~regout ))))

	.clk(gnd),
	.dataa(\BusA[15]~13 ),
	.datab(\linkURV~regout ),
	.datac(\linkFDC~regout ),
	.datad(\BusB[61]~32 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusB[57]~84_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusB[57]~84 .lut_mask = "af23";
defparam \BusB[57]~84 .operation_mode = "normal";
defparam \BusB[57]~84 .output_mode = "comb_only";
defparam \BusB[57]~84 .register_cascade_mode = "off";
defparam \BusB[57]~84 .sum_lutc_input = "datac";
defparam \BusB[57]~84 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N3
maxii_lcell \BusB[57]~85 (
// Equation(s):
// \BusB[57]~85_combout  = (((\linkFDC~regout ) # (\linkURV~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\linkFDC~regout ),
	.datad(\linkURV~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusB[57]~85_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusB[57]~85 .lut_mask = "fff0";
defparam \BusB[57]~85 .operation_mode = "normal";
defparam \BusB[57]~85 .output_mode = "comb_only";
defparam \BusB[57]~85 .register_cascade_mode = "off";
defparam \BusB[57]~85 .sum_lutc_input = "datac";
defparam \BusB[57]~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N4
maxii_lcell \uart_instance1|tx_inst|Add0~50 (
// Equation(s):
// \uart_instance1|tx_inst|Add0~50_combout  = ((!\uart_instance1|tx_inst|cnt [0]))
// \uart_instance1|tx_inst|Add0~52  = CARRY(((\uart_instance1|tx_inst|cnt [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|tx_inst|cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Add0~50_combout ),
	.regout(),
	.cout(\uart_instance1|tx_inst|Add0~52 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|Add0~50 .lut_mask = "33cc";
defparam \uart_instance1|tx_inst|Add0~50 .operation_mode = "arithmetic";
defparam \uart_instance1|tx_inst|Add0~50 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Add0~50 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Add0~50 .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N0
maxii_lcell \uart_instance1|tx_inst|cnt[0] (
// Equation(s):
// \uart_instance1|tx_inst|cnt [0] = DFFEAS((\uart_instance1|tx_inst|Add0~50_combout  & (((!\uart_instance1|tx_inst|Equal3~2 ) # (!\uart_instance1|tx_inst|Equal3~3_combout )) # (!\uart_instance1|tx_inst|cnt [1]))), GLOBAL(\clk~combout ), 
// \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|tx_inst|cnt [1]),
	.datab(\uart_instance1|tx_inst|Equal3~3_combout ),
	.datac(\uart_instance1|tx_inst|Add0~50_combout ),
	.datad(\uart_instance1|tx_inst|Equal3~2 ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|tx_inst|cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|cnt[0] .lut_mask = "70f0";
defparam \uart_instance1|tx_inst|cnt[0] .operation_mode = "normal";
defparam \uart_instance1|tx_inst|cnt[0] .output_mode = "reg_only";
defparam \uart_instance1|tx_inst|cnt[0] .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|cnt[0] .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N5
maxii_lcell \uart_instance1|tx_inst|Add0~0 (
// Equation(s):
// \uart_instance1|tx_inst|Add0~0_combout  = \uart_instance1|tx_inst|cnt [1] $ ((((\uart_instance1|tx_inst|Add0~52 ))))
// \uart_instance1|tx_inst|Add0~2  = CARRY(((!\uart_instance1|tx_inst|Add0~52 )) # (!\uart_instance1|tx_inst|cnt [1]))
// \uart_instance1|tx_inst|Add0~2COUT1_66  = CARRY(((!\uart_instance1|tx_inst|Add0~52 )) # (!\uart_instance1|tx_inst|cnt [1]))

	.clk(gnd),
	.dataa(\uart_instance1|tx_inst|cnt [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|tx_inst|Add0~52 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\uart_instance1|tx_inst|Add0~2 ),
	.cout1(\uart_instance1|tx_inst|Add0~2COUT1_66 ));
// synopsys translate_off
defparam \uart_instance1|tx_inst|Add0~0 .cin_used = "true";
defparam \uart_instance1|tx_inst|Add0~0 .lut_mask = "5a5f";
defparam \uart_instance1|tx_inst|Add0~0 .operation_mode = "arithmetic";
defparam \uart_instance1|tx_inst|Add0~0 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Add0~0 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Add0~0 .sum_lutc_input = "cin";
defparam \uart_instance1|tx_inst|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N6
maxii_lcell \uart_instance1|tx_inst|Add0~45 (
// Equation(s):
// \uart_instance1|tx_inst|Add0~45_combout  = (\uart_instance1|tx_inst|cnt [2] $ ((!(!\uart_instance1|tx_inst|Add0~52  & \uart_instance1|tx_inst|Add0~2 ) # (\uart_instance1|tx_inst|Add0~52  & \uart_instance1|tx_inst|Add0~2COUT1_66 ))))
// \uart_instance1|tx_inst|Add0~47  = CARRY(((\uart_instance1|tx_inst|cnt [2] & !\uart_instance1|tx_inst|Add0~2 )))
// \uart_instance1|tx_inst|Add0~47COUT1_67  = CARRY(((\uart_instance1|tx_inst|cnt [2] & !\uart_instance1|tx_inst|Add0~2COUT1_66 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|tx_inst|cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|tx_inst|Add0~52 ),
	.cin0(\uart_instance1|tx_inst|Add0~2 ),
	.cin1(\uart_instance1|tx_inst|Add0~2COUT1_66 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Add0~45_combout ),
	.regout(),
	.cout(),
	.cout0(\uart_instance1|tx_inst|Add0~47 ),
	.cout1(\uart_instance1|tx_inst|Add0~47COUT1_67 ));
// synopsys translate_off
defparam \uart_instance1|tx_inst|Add0~45 .cin0_used = "true";
defparam \uart_instance1|tx_inst|Add0~45 .cin1_used = "true";
defparam \uart_instance1|tx_inst|Add0~45 .cin_used = "true";
defparam \uart_instance1|tx_inst|Add0~45 .lut_mask = "c30c";
defparam \uart_instance1|tx_inst|Add0~45 .operation_mode = "arithmetic";
defparam \uart_instance1|tx_inst|Add0~45 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Add0~45 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Add0~45 .sum_lutc_input = "cin";
defparam \uart_instance1|tx_inst|Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N2
maxii_lcell \uart_instance1|tx_inst|cnt[2] (
// Equation(s):
// \uart_instance1|tx_inst|cnt [2] = DFFEAS(GND, GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , \uart_instance1|tx_inst|Add0~45_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uart_instance1|tx_inst|Add0~45_combout ),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|tx_inst|cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|cnt[2] .lut_mask = "0000";
defparam \uart_instance1|tx_inst|cnt[2] .operation_mode = "normal";
defparam \uart_instance1|tx_inst|cnt[2] .output_mode = "reg_only";
defparam \uart_instance1|tx_inst|cnt[2] .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|cnt[2] .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y1_N7
maxii_lcell \uart_instance1|tx_inst|Add0~40 (
// Equation(s):
// \uart_instance1|tx_inst|Add0~40_combout  = (\uart_instance1|tx_inst|cnt [3] $ (((!\uart_instance1|tx_inst|Add0~52  & \uart_instance1|tx_inst|Add0~47 ) # (\uart_instance1|tx_inst|Add0~52  & \uart_instance1|tx_inst|Add0~47COUT1_67 ))))
// \uart_instance1|tx_inst|Add0~42  = CARRY(((!\uart_instance1|tx_inst|Add0~47 ) # (!\uart_instance1|tx_inst|cnt [3])))
// \uart_instance1|tx_inst|Add0~42COUT1_68  = CARRY(((!\uart_instance1|tx_inst|Add0~47COUT1_67 ) # (!\uart_instance1|tx_inst|cnt [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|tx_inst|cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|tx_inst|Add0~52 ),
	.cin0(\uart_instance1|tx_inst|Add0~47 ),
	.cin1(\uart_instance1|tx_inst|Add0~47COUT1_67 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(\uart_instance1|tx_inst|Add0~42 ),
	.cout1(\uart_instance1|tx_inst|Add0~42COUT1_68 ));
// synopsys translate_off
defparam \uart_instance1|tx_inst|Add0~40 .cin0_used = "true";
defparam \uart_instance1|tx_inst|Add0~40 .cin1_used = "true";
defparam \uart_instance1|tx_inst|Add0~40 .cin_used = "true";
defparam \uart_instance1|tx_inst|Add0~40 .lut_mask = "3c3f";
defparam \uart_instance1|tx_inst|Add0~40 .operation_mode = "arithmetic";
defparam \uart_instance1|tx_inst|Add0~40 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Add0~40 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Add0~40 .sum_lutc_input = "cin";
defparam \uart_instance1|tx_inst|Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N1
maxii_lcell \uart_instance1|tx_inst|cnt[3] (
// Equation(s):
// \uart_instance1|tx_inst|cnt [3] = DFFEAS(GND, GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , \uart_instance1|tx_inst|Add0~40_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uart_instance1|tx_inst|Add0~40_combout ),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|tx_inst|cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|cnt[3] .lut_mask = "0000";
defparam \uart_instance1|tx_inst|cnt[3] .operation_mode = "normal";
defparam \uart_instance1|tx_inst|cnt[3] .output_mode = "reg_only";
defparam \uart_instance1|tx_inst|cnt[3] .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|cnt[3] .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|cnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y1_N8
maxii_lcell \uart_instance1|tx_inst|cnt[6] (
// Equation(s):
// \uart_instance1|tx_inst|Equal3~1  = (!\uart_instance1|tx_inst|cnt [3] & (!\uart_instance1|tx_inst|cnt [2] & (!J1_cnt[6] & !\uart_instance1|tx_inst|cnt [0])))
// \uart_instance1|tx_inst|cnt [6] = DFFEAS(\uart_instance1|tx_inst|Equal3~1 , GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , \uart_instance1|tx_inst|Add0~35_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\uart_instance1|tx_inst|cnt [3]),
	.datab(\uart_instance1|tx_inst|cnt [2]),
	.datac(\uart_instance1|tx_inst|Add0~35_combout ),
	.datad(\uart_instance1|tx_inst|cnt [0]),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Equal3~1 ),
	.regout(\uart_instance1|tx_inst|cnt [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|cnt[6] .lut_mask = "0001";
defparam \uart_instance1|tx_inst|cnt[6] .operation_mode = "normal";
defparam \uart_instance1|tx_inst|cnt[6] .output_mode = "reg_and_comb";
defparam \uart_instance1|tx_inst|cnt[6] .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|cnt[6] .sum_lutc_input = "qfbk";
defparam \uart_instance1|tx_inst|cnt[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y1_N8
maxii_lcell \uart_instance1|tx_inst|Add0~20 (
// Equation(s):
// \uart_instance1|tx_inst|Add0~20_combout  = (\uart_instance1|tx_inst|cnt [4] $ ((!(!\uart_instance1|tx_inst|Add0~52  & \uart_instance1|tx_inst|Add0~42 ) # (\uart_instance1|tx_inst|Add0~52  & \uart_instance1|tx_inst|Add0~42COUT1_68 ))))
// \uart_instance1|tx_inst|Add0~22  = CARRY(((\uart_instance1|tx_inst|cnt [4] & !\uart_instance1|tx_inst|Add0~42 )))
// \uart_instance1|tx_inst|Add0~22COUT1_69  = CARRY(((\uart_instance1|tx_inst|cnt [4] & !\uart_instance1|tx_inst|Add0~42COUT1_68 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|tx_inst|cnt [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|tx_inst|Add0~52 ),
	.cin0(\uart_instance1|tx_inst|Add0~42 ),
	.cin1(\uart_instance1|tx_inst|Add0~42COUT1_68 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\uart_instance1|tx_inst|Add0~22 ),
	.cout1(\uart_instance1|tx_inst|Add0~22COUT1_69 ));
// synopsys translate_off
defparam \uart_instance1|tx_inst|Add0~20 .cin0_used = "true";
defparam \uart_instance1|tx_inst|Add0~20 .cin1_used = "true";
defparam \uart_instance1|tx_inst|Add0~20 .cin_used = "true";
defparam \uart_instance1|tx_inst|Add0~20 .lut_mask = "c30c";
defparam \uart_instance1|tx_inst|Add0~20 .operation_mode = "arithmetic";
defparam \uart_instance1|tx_inst|Add0~20 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Add0~20 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Add0~20 .sum_lutc_input = "cin";
defparam \uart_instance1|tx_inst|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N7
maxii_lcell \uart_instance1|tx_inst|cnt[4] (
// Equation(s):
// \uart_instance1|tx_inst|cnt [4] = DFFEAS((\uart_instance1|tx_inst|Add0~20_combout  & (((!\uart_instance1|tx_inst|cnt [1]) # (!\uart_instance1|tx_inst|Equal3~3_combout )) # (!\uart_instance1|tx_inst|Equal3~2 ))), GLOBAL(\clk~combout ), 
// \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|tx_inst|Equal3~2 ),
	.datab(\uart_instance1|tx_inst|Equal3~3_combout ),
	.datac(\uart_instance1|tx_inst|Add0~20_combout ),
	.datad(\uart_instance1|tx_inst|cnt [1]),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|tx_inst|cnt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|cnt[4] .lut_mask = "70f0";
defparam \uart_instance1|tx_inst|cnt[4] .operation_mode = "normal";
defparam \uart_instance1|tx_inst|cnt[4] .output_mode = "reg_only";
defparam \uart_instance1|tx_inst|cnt[4] .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|cnt[4] .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|cnt[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N9
maxii_lcell \uart_instance1|tx_inst|Add0~15 (
// Equation(s):
// \uart_instance1|tx_inst|Add0~15_combout  = (\uart_instance1|tx_inst|cnt [5] $ (((!\uart_instance1|tx_inst|Add0~52  & \uart_instance1|tx_inst|Add0~22 ) # (\uart_instance1|tx_inst|Add0~52  & \uart_instance1|tx_inst|Add0~22COUT1_69 ))))
// \uart_instance1|tx_inst|Add0~17  = CARRY(((!\uart_instance1|tx_inst|Add0~22COUT1_69 ) # (!\uart_instance1|tx_inst|cnt [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|tx_inst|cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|tx_inst|Add0~52 ),
	.cin0(\uart_instance1|tx_inst|Add0~22 ),
	.cin1(\uart_instance1|tx_inst|Add0~22COUT1_69 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Add0~15_combout ),
	.regout(),
	.cout(\uart_instance1|tx_inst|Add0~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|Add0~15 .cin0_used = "true";
defparam \uart_instance1|tx_inst|Add0~15 .cin1_used = "true";
defparam \uart_instance1|tx_inst|Add0~15 .cin_used = "true";
defparam \uart_instance1|tx_inst|Add0~15 .lut_mask = "3c3f";
defparam \uart_instance1|tx_inst|Add0~15 .operation_mode = "arithmetic";
defparam \uart_instance1|tx_inst|Add0~15 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Add0~15 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Add0~15 .sum_lutc_input = "cin";
defparam \uart_instance1|tx_inst|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N7
maxii_lcell \uart_instance1|tx_inst|cnt[5] (
// Equation(s):
// \uart_instance1|tx_inst|cnt [5] = DFFEAS((\uart_instance1|tx_inst|Add0~15_combout  & (((!\uart_instance1|tx_inst|Equal3~2 ) # (!\uart_instance1|tx_inst|Equal3~3_combout )) # (!\uart_instance1|tx_inst|cnt [1]))), GLOBAL(\clk~combout ), 
// \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|tx_inst|cnt [1]),
	.datab(\uart_instance1|tx_inst|Equal3~3_combout ),
	.datac(\uart_instance1|tx_inst|Add0~15_combout ),
	.datad(\uart_instance1|tx_inst|Equal3~2 ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|tx_inst|cnt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|cnt[5] .lut_mask = "70f0";
defparam \uart_instance1|tx_inst|cnt[5] .operation_mode = "normal";
defparam \uart_instance1|tx_inst|cnt[5] .output_mode = "reg_only";
defparam \uart_instance1|tx_inst|cnt[5] .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|cnt[5] .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|cnt[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N0
maxii_lcell \uart_instance1|tx_inst|Add0~35 (
// Equation(s):
// \uart_instance1|tx_inst|Add0~35_combout  = \uart_instance1|tx_inst|cnt [6] $ ((((!\uart_instance1|tx_inst|Add0~17 ))))
// \uart_instance1|tx_inst|Add0~37  = CARRY((\uart_instance1|tx_inst|cnt [6] & ((!\uart_instance1|tx_inst|Add0~17 ))))
// \uart_instance1|tx_inst|Add0~37COUT1_70  = CARRY((\uart_instance1|tx_inst|cnt [6] & ((!\uart_instance1|tx_inst|Add0~17 ))))

	.clk(gnd),
	.dataa(\uart_instance1|tx_inst|cnt [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|tx_inst|Add0~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\uart_instance1|tx_inst|Add0~37 ),
	.cout1(\uart_instance1|tx_inst|Add0~37COUT1_70 ));
// synopsys translate_off
defparam \uart_instance1|tx_inst|Add0~35 .cin_used = "true";
defparam \uart_instance1|tx_inst|Add0~35 .lut_mask = "a50a";
defparam \uart_instance1|tx_inst|Add0~35 .operation_mode = "arithmetic";
defparam \uart_instance1|tx_inst|Add0~35 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Add0~35 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Add0~35 .sum_lutc_input = "cin";
defparam \uart_instance1|tx_inst|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N1
maxii_lcell \uart_instance1|tx_inst|Add0~10 (
// Equation(s):
// \uart_instance1|tx_inst|Add0~10_combout  = (\uart_instance1|tx_inst|cnt [7] $ (((!\uart_instance1|tx_inst|Add0~17  & \uart_instance1|tx_inst|Add0~37 ) # (\uart_instance1|tx_inst|Add0~17  & \uart_instance1|tx_inst|Add0~37COUT1_70 ))))
// \uart_instance1|tx_inst|Add0~12  = CARRY(((!\uart_instance1|tx_inst|Add0~37 ) # (!\uart_instance1|tx_inst|cnt [7])))
// \uart_instance1|tx_inst|Add0~12COUT1_71  = CARRY(((!\uart_instance1|tx_inst|Add0~37COUT1_70 ) # (!\uart_instance1|tx_inst|cnt [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|tx_inst|cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|tx_inst|Add0~17 ),
	.cin0(\uart_instance1|tx_inst|Add0~37 ),
	.cin1(\uart_instance1|tx_inst|Add0~37COUT1_70 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\uart_instance1|tx_inst|Add0~12 ),
	.cout1(\uart_instance1|tx_inst|Add0~12COUT1_71 ));
// synopsys translate_off
defparam \uart_instance1|tx_inst|Add0~10 .cin0_used = "true";
defparam \uart_instance1|tx_inst|Add0~10 .cin1_used = "true";
defparam \uart_instance1|tx_inst|Add0~10 .cin_used = "true";
defparam \uart_instance1|tx_inst|Add0~10 .lut_mask = "3c3f";
defparam \uart_instance1|tx_inst|Add0~10 .operation_mode = "arithmetic";
defparam \uart_instance1|tx_inst|Add0~10 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Add0~10 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Add0~10 .sum_lutc_input = "cin";
defparam \uart_instance1|tx_inst|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N2
maxii_lcell \uart_instance1|tx_inst|Add0~5 (
// Equation(s):
// \uart_instance1|tx_inst|Add0~5_combout  = (\uart_instance1|tx_inst|cnt [8] $ ((!(!\uart_instance1|tx_inst|Add0~17  & \uart_instance1|tx_inst|Add0~12 ) # (\uart_instance1|tx_inst|Add0~17  & \uart_instance1|tx_inst|Add0~12COUT1_71 ))))
// \uart_instance1|tx_inst|Add0~7  = CARRY(((\uart_instance1|tx_inst|cnt [8] & !\uart_instance1|tx_inst|Add0~12 )))
// \uart_instance1|tx_inst|Add0~7COUT1_72  = CARRY(((\uart_instance1|tx_inst|cnt [8] & !\uart_instance1|tx_inst|Add0~12COUT1_71 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|tx_inst|cnt [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|tx_inst|Add0~17 ),
	.cin0(\uart_instance1|tx_inst|Add0~12 ),
	.cin1(\uart_instance1|tx_inst|Add0~12COUT1_71 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\uart_instance1|tx_inst|Add0~7 ),
	.cout1(\uart_instance1|tx_inst|Add0~7COUT1_72 ));
// synopsys translate_off
defparam \uart_instance1|tx_inst|Add0~5 .cin0_used = "true";
defparam \uart_instance1|tx_inst|Add0~5 .cin1_used = "true";
defparam \uart_instance1|tx_inst|Add0~5 .cin_used = "true";
defparam \uart_instance1|tx_inst|Add0~5 .lut_mask = "c30c";
defparam \uart_instance1|tx_inst|Add0~5 .operation_mode = "arithmetic";
defparam \uart_instance1|tx_inst|Add0~5 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Add0~5 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Add0~5 .sum_lutc_input = "cin";
defparam \uart_instance1|tx_inst|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N3
maxii_lcell \uart_instance1|tx_inst|Add0~60 (
// Equation(s):
// \uart_instance1|tx_inst|Add0~60_combout  = (\uart_instance1|tx_inst|cnt [9] $ (((!\uart_instance1|tx_inst|Add0~17  & \uart_instance1|tx_inst|Add0~7 ) # (\uart_instance1|tx_inst|Add0~17  & \uart_instance1|tx_inst|Add0~7COUT1_72 ))))
// \uart_instance1|tx_inst|Add0~62  = CARRY(((!\uart_instance1|tx_inst|Add0~7 ) # (!\uart_instance1|tx_inst|cnt [9])))
// \uart_instance1|tx_inst|Add0~62COUT1_73  = CARRY(((!\uart_instance1|tx_inst|Add0~7COUT1_72 ) # (!\uart_instance1|tx_inst|cnt [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|tx_inst|cnt [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|tx_inst|Add0~17 ),
	.cin0(\uart_instance1|tx_inst|Add0~7 ),
	.cin1(\uart_instance1|tx_inst|Add0~7COUT1_72 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Add0~60_combout ),
	.regout(),
	.cout(),
	.cout0(\uart_instance1|tx_inst|Add0~62 ),
	.cout1(\uart_instance1|tx_inst|Add0~62COUT1_73 ));
// synopsys translate_off
defparam \uart_instance1|tx_inst|Add0~60 .cin0_used = "true";
defparam \uart_instance1|tx_inst|Add0~60 .cin1_used = "true";
defparam \uart_instance1|tx_inst|Add0~60 .cin_used = "true";
defparam \uart_instance1|tx_inst|Add0~60 .lut_mask = "3c3f";
defparam \uart_instance1|tx_inst|Add0~60 .operation_mode = "arithmetic";
defparam \uart_instance1|tx_inst|Add0~60 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Add0~60 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Add0~60 .sum_lutc_input = "cin";
defparam \uart_instance1|tx_inst|Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N9
maxii_lcell \uart_instance1|tx_inst|cnt[9] (
// Equation(s):
// \uart_instance1|tx_inst|cnt [9] = DFFEAS((((\uart_instance1|tx_inst|Add0~60_combout ))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_instance1|tx_inst|Add0~60_combout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|tx_inst|cnt [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|cnt[9] .lut_mask = "ff00";
defparam \uart_instance1|tx_inst|cnt[9] .operation_mode = "normal";
defparam \uart_instance1|tx_inst|cnt[9] .output_mode = "reg_only";
defparam \uart_instance1|tx_inst|cnt[9] .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|cnt[9] .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|cnt[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N4
maxii_lcell \uart_instance1|tx_inst|Add0~55 (
// Equation(s):
// \uart_instance1|tx_inst|Add0~55_combout  = (\uart_instance1|tx_inst|cnt [10] $ ((!(!\uart_instance1|tx_inst|Add0~17  & \uart_instance1|tx_inst|Add0~62 ) # (\uart_instance1|tx_inst|Add0~17  & \uart_instance1|tx_inst|Add0~62COUT1_73 ))))
// \uart_instance1|tx_inst|Add0~57  = CARRY(((\uart_instance1|tx_inst|cnt [10] & !\uart_instance1|tx_inst|Add0~62COUT1_73 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|tx_inst|cnt [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|tx_inst|Add0~17 ),
	.cin0(\uart_instance1|tx_inst|Add0~62 ),
	.cin1(\uart_instance1|tx_inst|Add0~62COUT1_73 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Add0~55_combout ),
	.regout(),
	.cout(\uart_instance1|tx_inst|Add0~57 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|Add0~55 .cin0_used = "true";
defparam \uart_instance1|tx_inst|Add0~55 .cin1_used = "true";
defparam \uart_instance1|tx_inst|Add0~55 .cin_used = "true";
defparam \uart_instance1|tx_inst|Add0~55 .lut_mask = "c30c";
defparam \uart_instance1|tx_inst|Add0~55 .operation_mode = "arithmetic";
defparam \uart_instance1|tx_inst|Add0~55 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Add0~55 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Add0~55 .sum_lutc_input = "cin";
defparam \uart_instance1|tx_inst|Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y1_N5
maxii_lcell \uart_instance1|tx_inst|Add0~30 (
// Equation(s):
// \uart_instance1|tx_inst|Add0~30_combout  = (\uart_instance1|tx_inst|cnt [11] $ ((\uart_instance1|tx_inst|Add0~57 )))
// \uart_instance1|tx_inst|Add0~32  = CARRY(((!\uart_instance1|tx_inst|Add0~57 ) # (!\uart_instance1|tx_inst|cnt [11])))
// \uart_instance1|tx_inst|Add0~32COUT1_74  = CARRY(((!\uart_instance1|tx_inst|Add0~57 ) # (!\uart_instance1|tx_inst|cnt [11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|tx_inst|cnt [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|tx_inst|Add0~57 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\uart_instance1|tx_inst|Add0~32 ),
	.cout1(\uart_instance1|tx_inst|Add0~32COUT1_74 ));
// synopsys translate_off
defparam \uart_instance1|tx_inst|Add0~30 .cin_used = "true";
defparam \uart_instance1|tx_inst|Add0~30 .lut_mask = "3c3f";
defparam \uart_instance1|tx_inst|Add0~30 .operation_mode = "arithmetic";
defparam \uart_instance1|tx_inst|Add0~30 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Add0~30 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Add0~30 .sum_lutc_input = "cin";
defparam \uart_instance1|tx_inst|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N4
maxii_lcell \uart_instance1|tx_inst|cnt[11] (
// Equation(s):
// \uart_instance1|tx_inst|cnt [11] = DFFEAS((((\uart_instance1|tx_inst|Add0~30_combout ))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_instance1|tx_inst|Add0~30_combout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|tx_inst|cnt [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|cnt[11] .lut_mask = "ff00";
defparam \uart_instance1|tx_inst|cnt[11] .operation_mode = "normal";
defparam \uart_instance1|tx_inst|cnt[11] .output_mode = "reg_only";
defparam \uart_instance1|tx_inst|cnt[11] .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|cnt[11] .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|cnt[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N1
maxii_lcell \uart_instance1|tx_inst|cnt[12] (
// Equation(s):
// \uart_instance1|tx_inst|Equal3~0  = (((!J1_cnt[12] & !\uart_instance1|tx_inst|cnt [11])))
// \uart_instance1|tx_inst|cnt [12] = DFFEAS(\uart_instance1|tx_inst|Equal3~0 , GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , \uart_instance1|tx_inst|Add0~25_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uart_instance1|tx_inst|Add0~25_combout ),
	.datad(\uart_instance1|tx_inst|cnt [11]),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Equal3~0 ),
	.regout(\uart_instance1|tx_inst|cnt [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|cnt[12] .lut_mask = "000f";
defparam \uart_instance1|tx_inst|cnt[12] .operation_mode = "normal";
defparam \uart_instance1|tx_inst|cnt[12] .output_mode = "reg_and_comb";
defparam \uart_instance1|tx_inst|cnt[12] .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|cnt[12] .sum_lutc_input = "qfbk";
defparam \uart_instance1|tx_inst|cnt[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y1_N6
maxii_lcell \uart_instance1|tx_inst|Add0~25 (
// Equation(s):
// \uart_instance1|tx_inst|Add0~25_combout  = (((!\uart_instance1|tx_inst|Add0~57  & \uart_instance1|tx_inst|Add0~32 ) # (\uart_instance1|tx_inst|Add0~57  & \uart_instance1|tx_inst|Add0~32COUT1_74 ) $ (!\uart_instance1|tx_inst|cnt [12])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_instance1|tx_inst|cnt [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\uart_instance1|tx_inst|Add0~57 ),
	.cin0(\uart_instance1|tx_inst|Add0~32 ),
	.cin1(\uart_instance1|tx_inst|Add0~32COUT1_74 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|Add0~25 .cin0_used = "true";
defparam \uart_instance1|tx_inst|Add0~25 .cin1_used = "true";
defparam \uart_instance1|tx_inst|Add0~25 .cin_used = "true";
defparam \uart_instance1|tx_inst|Add0~25 .lut_mask = "f00f";
defparam \uart_instance1|tx_inst|Add0~25 .operation_mode = "normal";
defparam \uart_instance1|tx_inst|Add0~25 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Add0~25 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Add0~25 .sum_lutc_input = "cin";
defparam \uart_instance1|tx_inst|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N2
maxii_lcell \uart_instance1|tx_inst|cnt[10] (
// Equation(s):
// \uart_instance1|tx_inst|Equal3~2  = (\uart_instance1|tx_inst|Equal3~1  & (!\uart_instance1|tx_inst|cnt [9] & (!J1_cnt[10] & \uart_instance1|tx_inst|Equal3~0 )))
// \uart_instance1|tx_inst|cnt [10] = DFFEAS(\uart_instance1|tx_inst|Equal3~2 , GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , \uart_instance1|tx_inst|Add0~55_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\uart_instance1|tx_inst|Equal3~1 ),
	.datab(\uart_instance1|tx_inst|cnt [9]),
	.datac(\uart_instance1|tx_inst|Add0~55_combout ),
	.datad(\uart_instance1|tx_inst|Equal3~0 ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Equal3~2 ),
	.regout(\uart_instance1|tx_inst|cnt [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|cnt[10] .lut_mask = "0200";
defparam \uart_instance1|tx_inst|cnt[10] .operation_mode = "normal";
defparam \uart_instance1|tx_inst|cnt[10] .output_mode = "reg_and_comb";
defparam \uart_instance1|tx_inst|cnt[10] .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|cnt[10] .sum_lutc_input = "qfbk";
defparam \uart_instance1|tx_inst|cnt[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y1_N9
maxii_lcell \uart_instance1|tx_inst|cnt[8] (
// Equation(s):
// \uart_instance1|tx_inst|cnt [8] = DFFEAS((\uart_instance1|tx_inst|Add0~5_combout  & (((!\uart_instance1|tx_inst|Equal3~2 ) # (!\uart_instance1|tx_inst|Equal3~3_combout )) # (!\uart_instance1|tx_inst|cnt [1]))), GLOBAL(\clk~combout ), 
// \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|tx_inst|cnt [1]),
	.datab(\uart_instance1|tx_inst|Equal3~3_combout ),
	.datac(\uart_instance1|tx_inst|Equal3~2 ),
	.datad(\uart_instance1|tx_inst|Add0~5_combout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|tx_inst|cnt [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|cnt[8] .lut_mask = "7f00";
defparam \uart_instance1|tx_inst|cnt[8] .operation_mode = "normal";
defparam \uart_instance1|tx_inst|cnt[8] .output_mode = "reg_only";
defparam \uart_instance1|tx_inst|cnt[8] .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|cnt[8] .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|cnt[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N6
maxii_lcell \uart_instance1|tx_inst|Equal3~3 (
// Equation(s):
// \uart_instance1|tx_inst|Equal3~3_combout  = (\uart_instance1|tx_inst|cnt [8] & (\uart_instance1|tx_inst|cnt [5] & (\uart_instance1|tx_inst|cnt [7] & \uart_instance1|tx_inst|cnt [4])))

	.clk(gnd),
	.dataa(\uart_instance1|tx_inst|cnt [8]),
	.datab(\uart_instance1|tx_inst|cnt [5]),
	.datac(\uart_instance1|tx_inst|cnt [7]),
	.datad(\uart_instance1|tx_inst|cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Equal3~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|Equal3~3 .lut_mask = "8000";
defparam \uart_instance1|tx_inst|Equal3~3 .operation_mode = "normal";
defparam \uart_instance1|tx_inst|Equal3~3 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Equal3~3 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Equal3~3 .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|Equal3~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y1_N3
maxii_lcell \uart_instance1|tx_inst|cnt[1] (
// Equation(s):
// \uart_instance1|tx_inst|cnt [1] = DFFEAS((\uart_instance1|tx_inst|Add0~0_combout  & (((!\uart_instance1|tx_inst|Equal3~2 ) # (!\uart_instance1|tx_inst|Equal3~3_combout )) # (!\uart_instance1|tx_inst|cnt [1]))), GLOBAL(\clk~combout ), 
// \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|tx_inst|cnt [1]),
	.datab(\uart_instance1|tx_inst|Equal3~3_combout ),
	.datac(\uart_instance1|tx_inst|Add0~0_combout ),
	.datad(\uart_instance1|tx_inst|Equal3~2 ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|tx_inst|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|cnt[1] .lut_mask = "70f0";
defparam \uart_instance1|tx_inst|cnt[1] .operation_mode = "normal";
defparam \uart_instance1|tx_inst|cnt[1] .output_mode = "reg_only";
defparam \uart_instance1|tx_inst|cnt[1] .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|cnt[1] .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N5
maxii_lcell \uart_instance1|tx_inst|cnt[7] (
// Equation(s):
// \uart_instance1|tx_inst|cnt [7] = DFFEAS((\uart_instance1|tx_inst|Add0~10_combout  & (((!\uart_instance1|tx_inst|Equal3~2 ) # (!\uart_instance1|tx_inst|Equal3~3_combout )) # (!\uart_instance1|tx_inst|cnt [1]))), GLOBAL(\clk~combout ), 
// \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|tx_inst|cnt [1]),
	.datab(\uart_instance1|tx_inst|Equal3~3_combout ),
	.datac(\uart_instance1|tx_inst|Add0~10_combout ),
	.datad(\uart_instance1|tx_inst|Equal3~2 ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|tx_inst|cnt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|cnt[7] .lut_mask = "70f0";
defparam \uart_instance1|tx_inst|cnt[7] .operation_mode = "normal";
defparam \uart_instance1|tx_inst|cnt[7] .output_mode = "reg_only";
defparam \uart_instance1|tx_inst|cnt[7] .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|cnt[7] .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|cnt[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N0
maxii_lcell \uart_instance1|tx_inst|WideNor0~0 (
// Equation(s):
// \uart_instance1|tx_inst|WideNor0~0_combout  = (\uart_instance1|tx_inst|cnt [7]) # ((\uart_instance1|tx_inst|cnt [5]) # ((\uart_instance1|tx_inst|cnt [8]) # (\uart_instance1|tx_inst|cnt [4])))

	.clk(gnd),
	.dataa(\uart_instance1|tx_inst|cnt [7]),
	.datab(\uart_instance1|tx_inst|cnt [5]),
	.datac(\uart_instance1|tx_inst|cnt [8]),
	.datad(\uart_instance1|tx_inst|cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|WideNor0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|WideNor0~0 .lut_mask = "fffe";
defparam \uart_instance1|tx_inst|WideNor0~0 .operation_mode = "normal";
defparam \uart_instance1|tx_inst|WideNor0~0 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|WideNor0~0 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|WideNor0~0 .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|WideNor0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N8
maxii_lcell \uart_instance1|tx_inst|bps_sel (
// Equation(s):
// \uart_instance1|tx_inst|bps_sel~regout  = DFFEAS(((!\uart_instance1|tx_inst|WideNor0~0_combout  & (!\uart_instance1|tx_inst|cnt [1] & \uart_instance1|tx_inst|Equal3~2 ))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\uart_instance1|tx_inst|WideNor0~0_combout ),
	.datac(\uart_instance1|tx_inst|cnt [1]),
	.datad(\uart_instance1|tx_inst|Equal3~2 ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|tx_inst|bps_sel~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|bps_sel .lut_mask = "0300";
defparam \uart_instance1|tx_inst|bps_sel .operation_mode = "normal";
defparam \uart_instance1|tx_inst|bps_sel .output_mode = "reg_only";
defparam \uart_instance1|tx_inst|bps_sel .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|bps_sel .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|bps_sel .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N5
maxii_lcell \uart_instance1|tx_inst|tran_cnt[0]~5 (
// Equation(s):
// \uart_instance1|tx_inst|tran_cnt[0]~5_combout  = (\uart_instance1|tx_inst|bps_sel~regout  & ((\uart_instance1|tx_inst|tran_cnt [0]) # ((!\uart_instance1|tx_inst|Equal6~0_combout ) # (!\uart_instance1|tx_inst|data_valid~0_combout ))))

	.clk(gnd),
	.dataa(\uart_instance1|tx_inst|tran_cnt [0]),
	.datab(\uart_instance1|tx_inst|bps_sel~regout ),
	.datac(\uart_instance1|tx_inst|data_valid~0_combout ),
	.datad(\uart_instance1|tx_inst|Equal6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|tran_cnt[0]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|tran_cnt[0]~5 .lut_mask = "8ccc";
defparam \uart_instance1|tx_inst|tran_cnt[0]~5 .operation_mode = "normal";
defparam \uart_instance1|tx_inst|tran_cnt[0]~5 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|tran_cnt[0]~5 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|tran_cnt[0]~5 .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|tran_cnt[0]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N2
maxii_lcell \uart_instance1|tx_inst|tran_cnt[1] (
// Equation(s):
// \uart_instance1|tx_inst|tran_cnt [1] = DFFEAS((\uart_instance1|tx_inst|bps_sel~regout  & ((\uart_instance1|tx_inst|tran_cnt [1] & (\uart_instance1|tx_inst|tran_cnt [0])) # (!\uart_instance1|tx_inst|tran_cnt [1] & (!\uart_instance1|tx_inst|tran_cnt [0] & 
// !\uart_instance1|tx_inst|Equal6~0_combout )))) # (!\uart_instance1|tx_inst|bps_sel~regout  & (\uart_instance1|tx_inst|tran_cnt [1])), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|tx_inst|bps_sel~regout ),
	.datab(\uart_instance1|tx_inst|tran_cnt [1]),
	.datac(\uart_instance1|tx_inst|tran_cnt [0]),
	.datad(\uart_instance1|tx_inst|Equal6~0_combout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|tx_inst|tran_cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|tran_cnt[1] .lut_mask = "c4c6";
defparam \uart_instance1|tx_inst|tran_cnt[1] .operation_mode = "normal";
defparam \uart_instance1|tx_inst|tran_cnt[1] .output_mode = "reg_only";
defparam \uart_instance1|tx_inst|tran_cnt[1] .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|tran_cnt[1] .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|tran_cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N7
maxii_lcell \uart_instance1|tx_inst|Add1~1 (
// Equation(s):
// \uart_instance1|tx_inst|Add1~1_combout  = (\uart_instance1|tx_inst|tran_cnt [1] & (!\uart_instance1|tx_inst|tran_cnt [0] & ((\uart_instance1|tx_inst|tran_cnt [2]))))

	.clk(gnd),
	.dataa(\uart_instance1|tx_inst|tran_cnt [1]),
	.datab(\uart_instance1|tx_inst|tran_cnt [0]),
	.datac(vcc),
	.datad(\uart_instance1|tx_inst|tran_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Add1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|Add1~1 .lut_mask = "2200";
defparam \uart_instance1|tx_inst|Add1~1 .operation_mode = "normal";
defparam \uart_instance1|tx_inst|Add1~1 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Add1~1 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Add1~1 .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|Add1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N0
maxii_lcell \uart_instance1|tx_inst|tran_cnt[3]~2 (
// Equation(s):
// \uart_instance1|tx_inst|tran_cnt[3]~2_combout  = ((\uart_instance1|tx_inst|bps_sel~regout  & ((\uart_instance1|tx_inst|tran_cnt [0]) # (!\uart_instance1|tx_inst|Equal6~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|tx_inst|tran_cnt [0]),
	.datac(\uart_instance1|tx_inst|bps_sel~regout ),
	.datad(\uart_instance1|tx_inst|Equal6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|tran_cnt[3]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|tran_cnt[3]~2 .lut_mask = "c0f0";
defparam \uart_instance1|tx_inst|tran_cnt[3]~2 .operation_mode = "normal";
defparam \uart_instance1|tx_inst|tran_cnt[3]~2 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|tran_cnt[3]~2 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|tran_cnt[3]~2 .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|tran_cnt[3]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N2
maxii_lcell \uart_instance1|tx_inst|tran_cnt[3] (
// Equation(s):
// \uart_instance1|tx_inst|tran_cnt [3] = DFFEAS((\uart_instance1|tx_inst|tran_cnt [3] & (((!\uart_instance1|tx_inst|tran_cnt[3]~2_combout ) # (!\uart_instance1|tx_inst|Add1~1_combout )))) # (!\uart_instance1|tx_inst|tran_cnt [3] & 
// (\uart_instance1|tx_inst|tran_cnt[0]~5_combout  & ((\uart_instance1|tx_inst|Add1~1_combout ) # (!\uart_instance1|tx_inst|tran_cnt[3]~2_combout )))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|tx_inst|tran_cnt[0]~5_combout ),
	.datab(\uart_instance1|tx_inst|Add1~1_combout ),
	.datac(\uart_instance1|tx_inst|tran_cnt[3]~2_combout ),
	.datad(\uart_instance1|tx_inst|tran_cnt [3]),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|tx_inst|tran_cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|tran_cnt[3] .lut_mask = "3f8a";
defparam \uart_instance1|tx_inst|tran_cnt[3] .operation_mode = "normal";
defparam \uart_instance1|tx_inst|tran_cnt[3] .output_mode = "reg_only";
defparam \uart_instance1|tx_inst|tran_cnt[3] .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|tran_cnt[3] .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|tran_cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N8
maxii_lcell \uart_instance1|tx_inst|Equal6~0 (
// Equation(s):
// \uart_instance1|tx_inst|Equal6~0_combout  = ((!\uart_instance1|tx_inst|tran_cnt [3] & (!\uart_instance1|tx_inst|tran_cnt [1] & !\uart_instance1|tx_inst|tran_cnt [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|tx_inst|tran_cnt [3]),
	.datac(\uart_instance1|tx_inst|tran_cnt [1]),
	.datad(\uart_instance1|tx_inst|tran_cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Equal6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|Equal6~0 .lut_mask = "0003";
defparam \uart_instance1|tx_inst|Equal6~0 .operation_mode = "normal";
defparam \uart_instance1|tx_inst|Equal6~0 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Equal6~0 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Equal6~0 .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|Equal6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N3
maxii_lcell \uart_instance1|tx_inst|data_valid (
// Equation(s):
// \uart_instance1|tx_inst|data_valid~regout  = DFFEAS((\uart_instance1|tx_inst|data_valid~0_combout  & ((\uart_instance1|tx_inst|data_valid~regout ) # ((\uart_instance1|tx_inst|Equal6~0_combout  & !\uart_instance1|tx_inst|tran_cnt [0])))), 
// GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|tx_inst|Equal6~0_combout ),
	.datab(\uart_instance1|tx_inst|tran_cnt [0]),
	.datac(\uart_instance1|tx_inst|data_valid~0_combout ),
	.datad(\uart_instance1|tx_inst|data_valid~regout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|tx_inst|data_valid~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|data_valid .lut_mask = "f020";
defparam \uart_instance1|tx_inst|data_valid .operation_mode = "normal";
defparam \uart_instance1|tx_inst|data_valid .output_mode = "reg_only";
defparam \uart_instance1|tx_inst|data_valid .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|data_valid .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|data_valid .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N6
maxii_lcell \uart_instance1|data_deal|data_out_sign (
// Equation(s):
// \uart_instance1|data_deal|data_out~14  = (((!G1_data_out_sign & \uart_instance1|tx_inst|data_valid~regout )))
// \uart_instance1|data_deal|data_out_sign~regout  = DFFEAS(\uart_instance1|data_deal|data_out~14 , GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\uart_instance1|tx_inst|data_valid~regout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|data_deal|data_out~14 ),
	.regout(\uart_instance1|data_deal|data_out_sign~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|data_deal|data_out_sign .lut_mask = "0f00";
defparam \uart_instance1|data_deal|data_out_sign .operation_mode = "normal";
defparam \uart_instance1|data_deal|data_out_sign .output_mode = "reg_and_comb";
defparam \uart_instance1|data_deal|data_out_sign .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_out_sign .sum_lutc_input = "qfbk";
defparam \uart_instance1|data_deal|data_out_sign .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N9
maxii_lcell \uart_instance1|tx_inst|sign_delay (
// Equation(s):
// \uart_instance1|tx_inst|sign_delay~regout  = DFFEAS((!\uart_instance1|tx_inst|bps_sel~regout  & ((\uart_instance1|data_deal|data_out_sign~regout ) # ((\uart_instance1|tx_inst|sign_delay~regout )))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , 
// , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|data_deal|data_out_sign~regout ),
	.datab(\uart_instance1|tx_inst|sign_delay~regout ),
	.datac(\uart_instance1|tx_inst|bps_sel~regout ),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|tx_inst|sign_delay~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|sign_delay .lut_mask = "0e0e";
defparam \uart_instance1|tx_inst|sign_delay .operation_mode = "normal";
defparam \uart_instance1|tx_inst|sign_delay .output_mode = "reg_only";
defparam \uart_instance1|tx_inst|sign_delay .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|sign_delay .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|sign_delay .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N4
maxii_lcell \uart_instance1|tx_inst|data_valid~0 (
// Equation(s):
// \uart_instance1|tx_inst|data_valid~0_combout  = (((!\uart_instance1|data_deal|data_out_sign~regout  & !\uart_instance1|tx_inst|sign_delay~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\uart_instance1|data_deal|data_out_sign~regout ),
	.datad(\uart_instance1|tx_inst|sign_delay~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|data_valid~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|data_valid~0 .lut_mask = "000f";
defparam \uart_instance1|tx_inst|data_valid~0 .operation_mode = "normal";
defparam \uart_instance1|tx_inst|data_valid~0 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|data_valid~0 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|data_valid~0 .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|data_valid~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N7
maxii_lcell \uart_instance1|tx_inst|tran_cnt[0] (
// Equation(s):
// \uart_instance1|tx_inst|tran_cnt [0] = DFFEAS((\uart_instance1|tx_inst|bps_sel~regout  & (!\uart_instance1|tx_inst|tran_cnt [0] & ((!\uart_instance1|tx_inst|Equal6~0_combout ) # (!\uart_instance1|tx_inst|data_valid~0_combout )))) # 
// (!\uart_instance1|tx_inst|bps_sel~regout  & (((\uart_instance1|tx_inst|tran_cnt [0])))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|tx_inst|data_valid~0_combout ),
	.datab(\uart_instance1|tx_inst|bps_sel~regout ),
	.datac(\uart_instance1|tx_inst|tran_cnt [0]),
	.datad(\uart_instance1|tx_inst|Equal6~0_combout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|tx_inst|tran_cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|tran_cnt[0] .lut_mask = "343c";
defparam \uart_instance1|tx_inst|tran_cnt[0] .operation_mode = "normal";
defparam \uart_instance1|tx_inst|tran_cnt[0] .output_mode = "reg_only";
defparam \uart_instance1|tx_inst|tran_cnt[0] .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|tran_cnt[0] .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|tran_cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N0
maxii_lcell \uart_instance1|tx_inst|tran_cnt[2] (
// Equation(s):
// \uart_instance1|tx_inst|tran_cnt [2] = DFFEAS(\uart_instance1|tx_inst|tran_cnt [2] $ (((\uart_instance1|tx_inst|bps_sel~regout  & (!\uart_instance1|tx_inst|tran_cnt [0] & \uart_instance1|tx_inst|tran_cnt [1])))), GLOBAL(\clk~combout ), 
// \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|tx_inst|bps_sel~regout ),
	.datab(\uart_instance1|tx_inst|tran_cnt [0]),
	.datac(\uart_instance1|tx_inst|tran_cnt [2]),
	.datad(\uart_instance1|tx_inst|tran_cnt [1]),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|tx_inst|tran_cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|tran_cnt[2] .lut_mask = "d2f0";
defparam \uart_instance1|tx_inst|tran_cnt[2] .operation_mode = "normal";
defparam \uart_instance1|tx_inst|tran_cnt[2] .output_mode = "reg_only";
defparam \uart_instance1|tx_inst|tran_cnt[2] .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|tran_cnt[2] .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|tran_cnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N0
maxii_lcell \uart_instance1|tx_inst|rs_tx~0 (
// Equation(s):
// \uart_instance1|tx_inst|rs_tx~0_combout  = (\uart_instance1|tx_inst|tran_cnt [2]) # ((\uart_instance1|tx_inst|tran_cnt [1]) # ((!\uart_instance1|tx_inst|tran_cnt [0]) # (!\uart_instance1|tx_inst|tran_cnt [3])))

	.clk(gnd),
	.dataa(\uart_instance1|tx_inst|tran_cnt [2]),
	.datab(\uart_instance1|tx_inst|tran_cnt [1]),
	.datac(\uart_instance1|tx_inst|tran_cnt [3]),
	.datad(\uart_instance1|tx_inst|tran_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|rs_tx~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|rs_tx~0 .lut_mask = "efff";
defparam \uart_instance1|tx_inst|rs_tx~0 .operation_mode = "normal";
defparam \uart_instance1|tx_inst|rs_tx~0 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|rs_tx~0 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|rs_tx~0 .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|rs_tx~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxii_lcell \uart_instance1|tx_inst|Add2~0 (
// Equation(s):
// \uart_instance1|tx_inst|Add2~0_combout  = (\uart_instance1|tx_inst|tran_cnt [2] $ (((\uart_instance1|tx_inst|tran_cnt [1]) # (!\uart_instance1|tx_inst|tran_cnt [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|tx_inst|tran_cnt [1]),
	.datac(\uart_instance1|tx_inst|tran_cnt [2]),
	.datad(\uart_instance1|tx_inst|tran_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Add2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|Add2~0 .lut_mask = "3c0f";
defparam \uart_instance1|tx_inst|Add2~0 .operation_mode = "normal";
defparam \uart_instance1|tx_inst|Add2~0 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Add2~0 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Add2~0 .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|Add2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N1
maxii_lcell \uart_instance1|data_deal|data_out[0] (
// Equation(s):
// \uart_instance1|data_deal|data_out [0] = DFFEAS((\uart_instance1|data_deal|data_out [0] $ (((\uart_instance1|tx_inst|data_valid~regout  & !\uart_instance1|data_deal|data_out_sign~regout )))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , 
// )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|tx_inst|data_valid~regout ),
	.datab(vcc),
	.datac(\uart_instance1|data_deal|data_out_sign~regout ),
	.datad(\uart_instance1|data_deal|data_out [0]),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_out [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|data_deal|data_out[0] .lut_mask = "f50a";
defparam \uart_instance1|data_deal|data_out[0] .operation_mode = "normal";
defparam \uart_instance1|data_deal|data_out[0] .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_out[0] .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_out[0] .sum_lutc_input = "datac";
defparam \uart_instance1|data_deal|data_out[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N1
maxii_lcell \uart_instance1|data_deal|data_out[1] (
// Equation(s):
// \uart_instance1|data_deal|data_out [1] = DFFEAS(\uart_instance1|data_deal|data_out [0] $ ((\uart_instance1|data_deal|data_out [1])), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , \uart_instance1|data_deal|data_out~14 , , , , )
// \uart_instance1|data_deal|data_out[1]~1  = CARRY((\uart_instance1|data_deal|data_out [0] & (\uart_instance1|data_deal|data_out [1])))
// \uart_instance1|data_deal|data_out[1]~1COUT1_17  = CARRY((\uart_instance1|data_deal|data_out [0] & (\uart_instance1|data_deal|data_out [1])))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|data_deal|data_out [0]),
	.datab(\uart_instance1|data_deal|data_out [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_instance1|data_deal|data_out~14 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_out [1]),
	.cout(),
	.cout0(\uart_instance1|data_deal|data_out[1]~1 ),
	.cout1(\uart_instance1|data_deal|data_out[1]~1COUT1_17 ));
// synopsys translate_off
defparam \uart_instance1|data_deal|data_out[1] .lut_mask = "6688";
defparam \uart_instance1|data_deal|data_out[1] .operation_mode = "arithmetic";
defparam \uart_instance1|data_deal|data_out[1] .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_out[1] .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_out[1] .sum_lutc_input = "datac";
defparam \uart_instance1|data_deal|data_out[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N2
maxii_lcell \uart_instance1|data_deal|data_out[2] (
// Equation(s):
// \uart_instance1|data_deal|data_out [2] = DFFEAS((\uart_instance1|data_deal|data_out [2] $ ((\uart_instance1|data_deal|data_out[1]~1 ))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , \uart_instance1|data_deal|data_out~14 , , , , )
// \uart_instance1|data_deal|data_out[2]~13  = CARRY(((!\uart_instance1|data_deal|data_out[1]~1 ) # (!\uart_instance1|data_deal|data_out [2])))
// \uart_instance1|data_deal|data_out[2]~13COUT1_18  = CARRY(((!\uart_instance1|data_deal|data_out[1]~1COUT1_17 ) # (!\uart_instance1|data_deal|data_out [2])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\uart_instance1|data_deal|data_out [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_instance1|data_deal|data_out~14 ),
	.cin(gnd),
	.cin0(\uart_instance1|data_deal|data_out[1]~1 ),
	.cin1(\uart_instance1|data_deal|data_out[1]~1COUT1_17 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_out [2]),
	.cout(),
	.cout0(\uart_instance1|data_deal|data_out[2]~13 ),
	.cout1(\uart_instance1|data_deal|data_out[2]~13COUT1_18 ));
// synopsys translate_off
defparam \uart_instance1|data_deal|data_out[2] .cin0_used = "true";
defparam \uart_instance1|data_deal|data_out[2] .cin1_used = "true";
defparam \uart_instance1|data_deal|data_out[2] .lut_mask = "3c3f";
defparam \uart_instance1|data_deal|data_out[2] .operation_mode = "arithmetic";
defparam \uart_instance1|data_deal|data_out[2] .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_out[2] .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_out[2] .sum_lutc_input = "cin";
defparam \uart_instance1|data_deal|data_out[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N9
maxii_lcell \uart_instance1|tx_inst|Add1~0 (
// Equation(s):
// \uart_instance1|tx_inst|Add1~0_combout  = (\uart_instance1|tx_inst|tran_cnt [1] $ (((!\uart_instance1|tx_inst|tran_cnt [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|tx_inst|tran_cnt [1]),
	.datac(vcc),
	.datad(\uart_instance1|tx_inst|tran_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|Add1~0 .lut_mask = "cc33";
defparam \uart_instance1|tx_inst|Add1~0 .operation_mode = "normal";
defparam \uart_instance1|tx_inst|Add1~0 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Add1~0 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Add1~0 .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N9
maxii_lcell \uart_instance1|tx_inst|Mux13~5 (
// Equation(s):
// \uart_instance1|tx_inst|Mux13~5_combout  = (\uart_instance1|tx_inst|Equal6~0_combout ) # ((\uart_instance1|tx_inst|Add1~0_combout  & (\uart_instance1|data_deal|data_out [0])) # (!\uart_instance1|tx_inst|Add1~0_combout  & 
// ((\uart_instance1|data_deal|data_out [2]))))

	.clk(gnd),
	.dataa(\uart_instance1|data_deal|data_out [0]),
	.datab(\uart_instance1|data_deal|data_out [2]),
	.datac(\uart_instance1|tx_inst|Add1~0_combout ),
	.datad(\uart_instance1|tx_inst|Equal6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Mux13~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|Mux13~5 .lut_mask = "ffac";
defparam \uart_instance1|tx_inst|Mux13~5 .operation_mode = "normal";
defparam \uart_instance1|tx_inst|Mux13~5 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Mux13~5 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Mux13~5 .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|Mux13~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N3
maxii_lcell \uart_instance1|data_deal|data_out[3] (
// Equation(s):
// \uart_instance1|data_deal|data_out [3] = DFFEAS(\uart_instance1|data_deal|data_out [3] $ ((((!\uart_instance1|data_deal|data_out[2]~13 )))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , \uart_instance1|data_deal|data_out~14 , , , , )
// \uart_instance1|data_deal|data_out[3]~3  = CARRY((\uart_instance1|data_deal|data_out [3] & ((!\uart_instance1|data_deal|data_out[2]~13 ))))
// \uart_instance1|data_deal|data_out[3]~3COUT1_19  = CARRY((\uart_instance1|data_deal|data_out [3] & ((!\uart_instance1|data_deal|data_out[2]~13COUT1_18 ))))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|data_deal|data_out [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_instance1|data_deal|data_out~14 ),
	.cin(gnd),
	.cin0(\uart_instance1|data_deal|data_out[2]~13 ),
	.cin1(\uart_instance1|data_deal|data_out[2]~13COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_out [3]),
	.cout(),
	.cout0(\uart_instance1|data_deal|data_out[3]~3 ),
	.cout1(\uart_instance1|data_deal|data_out[3]~3COUT1_19 ));
// synopsys translate_off
defparam \uart_instance1|data_deal|data_out[3] .cin0_used = "true";
defparam \uart_instance1|data_deal|data_out[3] .cin1_used = "true";
defparam \uart_instance1|data_deal|data_out[3] .lut_mask = "a50a";
defparam \uart_instance1|data_deal|data_out[3] .operation_mode = "arithmetic";
defparam \uart_instance1|data_deal|data_out[3] .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_out[3] .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_out[3] .sum_lutc_input = "cin";
defparam \uart_instance1|data_deal|data_out[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N8
maxii_lcell \uart_instance1|tx_inst|Mux13~0 (
// Equation(s):
// \uart_instance1|tx_inst|Mux13~0_combout  = (\uart_instance1|data_deal|data_out [3] & ((\uart_instance1|data_deal|data_out [1]) # (\uart_instance1|tx_inst|tran_cnt [1] $ (\uart_instance1|tx_inst|tran_cnt [0])))) # (!\uart_instance1|data_deal|data_out [3] & 
// (\uart_instance1|data_deal|data_out [1] & (\uart_instance1|tx_inst|tran_cnt [1] $ (!\uart_instance1|tx_inst|tran_cnt [0]))))

	.clk(gnd),
	.dataa(\uart_instance1|data_deal|data_out [3]),
	.datab(\uart_instance1|tx_inst|tran_cnt [1]),
	.datac(\uart_instance1|data_deal|data_out [1]),
	.datad(\uart_instance1|tx_inst|tran_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Mux13~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|Mux13~0 .lut_mask = "e2b8";
defparam \uart_instance1|tx_inst|Mux13~0 .operation_mode = "normal";
defparam \uart_instance1|tx_inst|Mux13~0 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Mux13~0 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Mux13~0 .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|Mux13~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N4
maxii_lcell \uart_instance1|data_deal|data_out[4] (
// Equation(s):
// \uart_instance1|data_deal|data_out [4] = DFFEAS(\uart_instance1|data_deal|data_out [4] $ ((((\uart_instance1|data_deal|data_out[3]~3 )))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , \uart_instance1|data_deal|data_out~14 , , , , )
// \uart_instance1|data_deal|data_out[4]~7  = CARRY(((!\uart_instance1|data_deal|data_out[3]~3COUT1_19 )) # (!\uart_instance1|data_deal|data_out [4]))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|data_deal|data_out [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_instance1|data_deal|data_out~14 ),
	.cin(gnd),
	.cin0(\uart_instance1|data_deal|data_out[3]~3 ),
	.cin1(\uart_instance1|data_deal|data_out[3]~3COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_out [4]),
	.cout(\uart_instance1|data_deal|data_out[4]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|data_deal|data_out[4] .cin0_used = "true";
defparam \uart_instance1|data_deal|data_out[4] .cin1_used = "true";
defparam \uart_instance1|data_deal|data_out[4] .lut_mask = "5a5f";
defparam \uart_instance1|data_deal|data_out[4] .operation_mode = "arithmetic";
defparam \uart_instance1|data_deal|data_out[4] .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_out[4] .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_out[4] .sum_lutc_input = "cin";
defparam \uart_instance1|data_deal|data_out[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N5
maxii_lcell \uart_instance1|data_deal|data_out[5] (
// Equation(s):
// \uart_instance1|data_deal|data_out [5] = DFFEAS(\uart_instance1|data_deal|data_out [5] $ ((((!\uart_instance1|data_deal|data_out[4]~7 )))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , \uart_instance1|data_deal|data_out~14 , , , , )
// \uart_instance1|data_deal|data_out[5]~11  = CARRY((\uart_instance1|data_deal|data_out [5] & ((!\uart_instance1|data_deal|data_out[4]~7 ))))
// \uart_instance1|data_deal|data_out[5]~11COUT1_20  = CARRY((\uart_instance1|data_deal|data_out [5] & ((!\uart_instance1|data_deal|data_out[4]~7 ))))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|data_deal|data_out [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_instance1|data_deal|data_out~14 ),
	.cin(\uart_instance1|data_deal|data_out[4]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_out [5]),
	.cout(),
	.cout0(\uart_instance1|data_deal|data_out[5]~11 ),
	.cout1(\uart_instance1|data_deal|data_out[5]~11COUT1_20 ));
// synopsys translate_off
defparam \uart_instance1|data_deal|data_out[5] .cin_used = "true";
defparam \uart_instance1|data_deal|data_out[5] .lut_mask = "a50a";
defparam \uart_instance1|data_deal|data_out[5] .operation_mode = "arithmetic";
defparam \uart_instance1|data_deal|data_out[5] .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_out[5] .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_out[5] .sum_lutc_input = "cin";
defparam \uart_instance1|data_deal|data_out[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N6
maxii_lcell \uart_instance1|data_deal|data_out[6] (
// Equation(s):
// \uart_instance1|data_deal|data_out [6] = DFFEAS(\uart_instance1|data_deal|data_out [6] $ (((((!\uart_instance1|data_deal|data_out[4]~7  & \uart_instance1|data_deal|data_out[5]~11 ) # (\uart_instance1|data_deal|data_out[4]~7  & 
// \uart_instance1|data_deal|data_out[5]~11COUT1_20 ))))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , \uart_instance1|data_deal|data_out~14 , , , , )
// \uart_instance1|data_deal|data_out[6]~9  = CARRY(((!\uart_instance1|data_deal|data_out[5]~11 )) # (!\uart_instance1|data_deal|data_out [6]))
// \uart_instance1|data_deal|data_out[6]~9COUT1_21  = CARRY(((!\uart_instance1|data_deal|data_out[5]~11COUT1_20 )) # (!\uart_instance1|data_deal|data_out [6]))

	.clk(\clk~combout ),
	.dataa(\uart_instance1|data_deal|data_out [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_instance1|data_deal|data_out~14 ),
	.cin(\uart_instance1|data_deal|data_out[4]~7 ),
	.cin0(\uart_instance1|data_deal|data_out[5]~11 ),
	.cin1(\uart_instance1|data_deal|data_out[5]~11COUT1_20 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_out [6]),
	.cout(),
	.cout0(\uart_instance1|data_deal|data_out[6]~9 ),
	.cout1(\uart_instance1|data_deal|data_out[6]~9COUT1_21 ));
// synopsys translate_off
defparam \uart_instance1|data_deal|data_out[6] .cin0_used = "true";
defparam \uart_instance1|data_deal|data_out[6] .cin1_used = "true";
defparam \uart_instance1|data_deal|data_out[6] .cin_used = "true";
defparam \uart_instance1|data_deal|data_out[6] .lut_mask = "5a5f";
defparam \uart_instance1|data_deal|data_out[6] .operation_mode = "arithmetic";
defparam \uart_instance1|data_deal|data_out[6] .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_out[6] .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_out[6] .sum_lutc_input = "cin";
defparam \uart_instance1|data_deal|data_out[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N8
maxii_lcell \uart_instance1|tx_inst|Mux13~2 (
// Equation(s):
// \uart_instance1|tx_inst|Mux13~2_combout  = ((\uart_instance1|tx_inst|tran_cnt [0] & ((\uart_instance1|data_deal|data_out [5]))) # (!\uart_instance1|tx_inst|tran_cnt [0] & (\uart_instance1|data_deal|data_out [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|tx_inst|tran_cnt [0]),
	.datac(\uart_instance1|data_deal|data_out [6]),
	.datad(\uart_instance1|data_deal|data_out [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Mux13~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|Mux13~2 .lut_mask = "fc30";
defparam \uart_instance1|tx_inst|Mux13~2 .operation_mode = "normal";
defparam \uart_instance1|tx_inst|Mux13~2 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Mux13~2 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Mux13~2 .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|Mux13~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N7
maxii_lcell \uart_instance1|data_deal|data_out[7] (
// Equation(s):
// \uart_instance1|data_deal|data_out [7] = DFFEAS((\uart_instance1|data_deal|data_out [7] $ ((!(!\uart_instance1|data_deal|data_out[4]~7  & \uart_instance1|data_deal|data_out[6]~9 ) # (\uart_instance1|data_deal|data_out[4]~7  & 
// \uart_instance1|data_deal|data_out[6]~9COUT1_21 )))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , \uart_instance1|data_deal|data_out~14 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\uart_instance1|data_deal|data_out [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_instance1|data_deal|data_out~14 ),
	.cin(\uart_instance1|data_deal|data_out[4]~7 ),
	.cin0(\uart_instance1|data_deal|data_out[6]~9 ),
	.cin1(\uart_instance1|data_deal|data_out[6]~9COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|data_deal|data_out [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|data_deal|data_out[7] .cin0_used = "true";
defparam \uart_instance1|data_deal|data_out[7] .cin1_used = "true";
defparam \uart_instance1|data_deal|data_out[7] .cin_used = "true";
defparam \uart_instance1|data_deal|data_out[7] .lut_mask = "c3c3";
defparam \uart_instance1|data_deal|data_out[7] .operation_mode = "normal";
defparam \uart_instance1|data_deal|data_out[7] .output_mode = "reg_only";
defparam \uart_instance1|data_deal|data_out[7] .register_cascade_mode = "off";
defparam \uart_instance1|data_deal|data_out[7] .sum_lutc_input = "cin";
defparam \uart_instance1|data_deal|data_out[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N1
maxii_lcell \uart_instance1|tx_inst|Mux13~1 (
// Equation(s):
// \uart_instance1|tx_inst|Mux13~1_combout  = ((\uart_instance1|tx_inst|tran_cnt [1] & (\uart_instance1|tx_inst|tran_cnt [2])) # (!\uart_instance1|tx_inst|tran_cnt [1] & (!\uart_instance1|tx_inst|tran_cnt [2] & \uart_instance1|data_deal|data_out [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\uart_instance1|tx_inst|tran_cnt [1]),
	.datac(\uart_instance1|tx_inst|tran_cnt [2]),
	.datad(\uart_instance1|data_deal|data_out [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Mux13~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|Mux13~1 .lut_mask = "c3c0";
defparam \uart_instance1|tx_inst|Mux13~1 .operation_mode = "normal";
defparam \uart_instance1|tx_inst|Mux13~1 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Mux13~1 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Mux13~1 .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|Mux13~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N6
maxii_lcell \uart_instance1|tx_inst|Mux13~3 (
// Equation(s):
// \uart_instance1|tx_inst|Mux13~3_combout  = (\uart_instance1|tx_inst|tran_cnt [2] & ((\uart_instance1|tx_inst|Mux13~1_combout  & (!\uart_instance1|tx_inst|Mux13~2_combout )) # (!\uart_instance1|tx_inst|Mux13~1_combout  & 
// ((!\uart_instance1|data_deal|data_out [4])))))

	.clk(gnd),
	.dataa(\uart_instance1|tx_inst|Mux13~2_combout ),
	.datab(\uart_instance1|data_deal|data_out [4]),
	.datac(\uart_instance1|tx_inst|tran_cnt [2]),
	.datad(\uart_instance1|tx_inst|Mux13~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Mux13~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|Mux13~3 .lut_mask = "5030";
defparam \uart_instance1|tx_inst|Mux13~3 .operation_mode = "normal";
defparam \uart_instance1|tx_inst|Mux13~3 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Mux13~3 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Mux13~3 .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|Mux13~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N3
maxii_lcell \uart_instance1|tx_inst|Mux13~4 (
// Equation(s):
// \uart_instance1|tx_inst|Mux13~4_combout  = (\uart_instance1|tx_inst|Mux13~3_combout  & (((!\uart_instance1|tx_inst|tran_cnt [0] & \uart_instance1|tx_inst|Equal6~0_combout )))) # (!\uart_instance1|tx_inst|Mux13~3_combout  & 
// ((\uart_instance1|tx_inst|Mux13~1_combout ) # ((!\uart_instance1|tx_inst|tran_cnt [0]))))

	.clk(gnd),
	.dataa(\uart_instance1|tx_inst|Mux13~3_combout ),
	.datab(\uart_instance1|tx_inst|Mux13~1_combout ),
	.datac(\uart_instance1|tx_inst|tran_cnt [0]),
	.datad(\uart_instance1|tx_inst|Equal6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Mux13~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|Mux13~4 .lut_mask = "4f45";
defparam \uart_instance1|tx_inst|Mux13~4 .operation_mode = "normal";
defparam \uart_instance1|tx_inst|Mux13~4 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Mux13~4 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Mux13~4 .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|Mux13~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N4
maxii_lcell \uart_instance1|tx_inst|Mux13~6 (
// Equation(s):
// \uart_instance1|tx_inst|Mux13~6_combout  = (\uart_instance1|tx_inst|Add2~0_combout  & ((\uart_instance1|tx_inst|Mux13~4_combout  & (\uart_instance1|tx_inst|Mux13~5_combout )) # (!\uart_instance1|tx_inst|Mux13~4_combout  & 
// ((\uart_instance1|tx_inst|Mux13~0_combout ))))) # (!\uart_instance1|tx_inst|Add2~0_combout  & (((\uart_instance1|tx_inst|Mux13~4_combout ))))

	.clk(gnd),
	.dataa(\uart_instance1|tx_inst|Add2~0_combout ),
	.datab(\uart_instance1|tx_inst|Mux13~5_combout ),
	.datac(\uart_instance1|tx_inst|Mux13~0_combout ),
	.datad(\uart_instance1|tx_inst|Mux13~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\uart_instance1|tx_inst|Mux13~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|Mux13~6 .lut_mask = "dda0";
defparam \uart_instance1|tx_inst|Mux13~6 .operation_mode = "normal";
defparam \uart_instance1|tx_inst|Mux13~6 .output_mode = "comb_only";
defparam \uart_instance1|tx_inst|Mux13~6 .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|Mux13~6 .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|Mux13~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N5
maxii_lcell \uart_instance1|tx_inst|rs_tx (
// Equation(s):
// \uart_instance1|tx_inst|rs_tx~regout  = DFFEAS((\uart_instance1|tx_inst|bps_sel~regout  & (((!\uart_instance1|tx_inst|Mux13~6_combout )) # (!\uart_instance1|tx_inst|rs_tx~0_combout ))) # (!\uart_instance1|tx_inst|bps_sel~regout  & 
// (((\uart_instance1|tx_inst|rs_tx~regout )))), GLOBAL(\clk~combout ), \uart_instance1|rst_cnt [14], , , , , , )

	.clk(\clk~combout ),
	.dataa(\uart_instance1|tx_inst|rs_tx~0_combout ),
	.datab(\uart_instance1|tx_inst|bps_sel~regout ),
	.datac(\uart_instance1|tx_inst|rs_tx~regout ),
	.datad(\uart_instance1|tx_inst|Mux13~6_combout ),
	.aclr(!\uart_instance1|rst_cnt [14]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\uart_instance1|tx_inst|rs_tx~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \uart_instance1|tx_inst|rs_tx .lut_mask = "74fc";
defparam \uart_instance1|tx_inst|rs_tx .operation_mode = "normal";
defparam \uart_instance1|tx_inst|rs_tx .output_mode = "reg_only";
defparam \uart_instance1|tx_inst|rs_tx .register_cascade_mode = "off";
defparam \uart_instance1|tx_inst|rs_tx .sum_lutc_input = "datac";
defparam \uart_instance1|tx_inst|rs_tx .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxii_lcell \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = (\WideOr7~0_combout  & (!\Equal10~6_combout  & (\WideOr7~1_combout  & !\Equal8~4_combout )))

	.clk(gnd),
	.dataa(\WideOr7~0_combout ),
	.datab(\Equal10~6_combout ),
	.datac(\WideOr7~1_combout ),
	.datad(\Equal8~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector31~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector31~0 .lut_mask = "0020";
defparam \Selector31~0 .operation_mode = "normal";
defparam \Selector31~0 .output_mode = "comb_only";
defparam \Selector31~0 .register_cascade_mode = "off";
defparam \Selector31~0 .sum_lutc_input = "datac";
defparam \Selector31~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxii_lcell linkLUV(
// Equation(s):
// \linkLUV~regout  = DFFEAS((\Equal4~0_combout ) # ((\linkLUV~regout  & ((\Equal9~1_combout ) # (!\Selector31~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkLUV~regout ),
	.datab(\Equal9~1_combout ),
	.datac(\Equal4~0_combout ),
	.datad(\Selector31~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkLUV~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkLUV.lut_mask = "f8fa";
defparam linkLUV.operation_mode = "normal";
defparam linkLUV.output_mode = "reg_only";
defparam linkLUV.register_cascade_mode = "off";
defparam linkLUV.sum_lutc_input = "datac";
defparam linkLUV.synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N7
maxii_lcell \BusB[68]~86 (
// Equation(s):
// \BusB[68]~86_combout  = (\linkLUT~regout  & (!\uart_instance1|tx_inst|rs_tx~regout  & ((\BusB[72]~35 ) # (!\linkLUV~regout )))) # (!\linkLUT~regout  & (((\BusB[72]~35 ) # (!\linkLUV~regout ))))

	.clk(gnd),
	.dataa(\linkLUT~regout ),
	.datab(\uart_instance1|tx_inst|rs_tx~regout ),
	.datac(\BusB[72]~35 ),
	.datad(\linkLUV~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusB[68]~86_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusB[68]~86 .lut_mask = "7077";
defparam \BusB[68]~86 .operation_mode = "normal";
defparam \BusB[68]~86 .output_mode = "comb_only";
defparam \BusB[68]~86 .register_cascade_mode = "off";
defparam \BusB[68]~86 .sum_lutc_input = "datac";
defparam \BusB[68]~86 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N9
maxii_lcell \BusB[68]~87 (
// Equation(s):
// \BusB[68]~87_combout  = (((\linkLUT~regout ) # (\linkLUV~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\linkLUT~regout ),
	.datad(\linkLUV~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusB[68]~87_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusB[68]~87 .lut_mask = "fff0";
defparam \BusB[68]~87 .operation_mode = "normal";
defparam \BusB[68]~87 .output_mode = "comb_only";
defparam \BusB[68]~87 .register_cascade_mode = "off";
defparam \BusB[68]~87 .sum_lutc_input = "datac";
defparam \BusB[68]~87 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxii_lcell enable_enc(
// Equation(s):
// \enable_enc~regout  = DFFEAS((\Equal6~5_combout ) # ((\enable_enc~regout  & ((\Equal7~2_combout ) # (!\WideOr6~1_combout )))), GLOBAL(\clk~combout ), VCC, , \rst_n~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal7~2_combout ),
	.datab(\enable_enc~regout ),
	.datac(\Equal6~5_combout ),
	.datad(\WideOr6~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enable_enc~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam enable_enc.lut_mask = "f8fc";
defparam enable_enc.operation_mode = "normal";
defparam enable_enc.output_mode = "reg_only";
defparam enable_enc.register_cascade_mode = "off";
defparam enable_enc.sum_lutc_input = "datac";
defparam enable_enc.synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxii_lcell \enc|count_reg[0] (
// Equation(s):
// \enc|count_reg [0] = DFFEAS(((!\enc|count_reg [0])), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , \enc|LessThan0~10_combout , )
// \enc|count_reg[0]~31  = CARRY(((\enc|count_reg [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [0]),
	.cout(\enc|count_reg[0]~31 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|count_reg[0] .lut_mask = "33cc";
defparam \enc|count_reg[0] .operation_mode = "arithmetic";
defparam \enc|count_reg[0] .output_mode = "reg_only";
defparam \enc|count_reg[0] .register_cascade_mode = "off";
defparam \enc|count_reg[0] .sum_lutc_input = "datac";
defparam \enc|count_reg[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxii_lcell \enc|count_reg[1] (
// Equation(s):
// \enc|count_reg [1] = DFFEAS(\enc|count_reg [1] $ ((((\enc|count_reg[0]~31 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , \enc|LessThan0~10_combout , )
// \enc|count_reg[1]~33  = CARRY(((!\enc|count_reg[0]~31 )) # (!\enc|count_reg [1]))
// \enc|count_reg[1]~33COUT1_65  = CARRY(((!\enc|count_reg[0]~31 )) # (!\enc|count_reg [1]))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[0]~31 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [1]),
	.cout(),
	.cout0(\enc|count_reg[1]~33 ),
	.cout1(\enc|count_reg[1]~33COUT1_65 ));
// synopsys translate_off
defparam \enc|count_reg[1] .cin_used = "true";
defparam \enc|count_reg[1] .lut_mask = "5a5f";
defparam \enc|count_reg[1] .operation_mode = "arithmetic";
defparam \enc|count_reg[1] .output_mode = "reg_only";
defparam \enc|count_reg[1] .register_cascade_mode = "off";
defparam \enc|count_reg[1] .sum_lutc_input = "cin";
defparam \enc|count_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxii_lcell \enc|count_reg[2] (
// Equation(s):
// \enc|count_reg [2] = DFFEAS(\enc|count_reg [2] $ ((((!(!\enc|count_reg[0]~31  & \enc|count_reg[1]~33 ) # (\enc|count_reg[0]~31  & \enc|count_reg[1]~33COUT1_65 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[2]~35  = CARRY((\enc|count_reg [2] & ((!\enc|count_reg[1]~33 ))))
// \enc|count_reg[2]~35COUT1_66  = CARRY((\enc|count_reg [2] & ((!\enc|count_reg[1]~33COUT1_65 ))))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[0]~31 ),
	.cin0(\enc|count_reg[1]~33 ),
	.cin1(\enc|count_reg[1]~33COUT1_65 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [2]),
	.cout(),
	.cout0(\enc|count_reg[2]~35 ),
	.cout1(\enc|count_reg[2]~35COUT1_66 ));
// synopsys translate_off
defparam \enc|count_reg[2] .cin0_used = "true";
defparam \enc|count_reg[2] .cin1_used = "true";
defparam \enc|count_reg[2] .cin_used = "true";
defparam \enc|count_reg[2] .lut_mask = "a50a";
defparam \enc|count_reg[2] .operation_mode = "arithmetic";
defparam \enc|count_reg[2] .output_mode = "reg_only";
defparam \enc|count_reg[2] .register_cascade_mode = "off";
defparam \enc|count_reg[2] .sum_lutc_input = "cin";
defparam \enc|count_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxii_lcell \enc|count_reg[3] (
// Equation(s):
// \enc|count_reg [3] = DFFEAS((\enc|count_reg [3] $ (((!\enc|count_reg[0]~31  & \enc|count_reg[2]~35 ) # (\enc|count_reg[0]~31  & \enc|count_reg[2]~35COUT1_66 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[3]~37  = CARRY(((!\enc|count_reg[2]~35 ) # (!\enc|count_reg [3])))
// \enc|count_reg[3]~37COUT1_67  = CARRY(((!\enc|count_reg[2]~35COUT1_66 ) # (!\enc|count_reg [3])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[0]~31 ),
	.cin0(\enc|count_reg[2]~35 ),
	.cin1(\enc|count_reg[2]~35COUT1_66 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [3]),
	.cout(),
	.cout0(\enc|count_reg[3]~37 ),
	.cout1(\enc|count_reg[3]~37COUT1_67 ));
// synopsys translate_off
defparam \enc|count_reg[3] .cin0_used = "true";
defparam \enc|count_reg[3] .cin1_used = "true";
defparam \enc|count_reg[3] .cin_used = "true";
defparam \enc|count_reg[3] .lut_mask = "3c3f";
defparam \enc|count_reg[3] .operation_mode = "arithmetic";
defparam \enc|count_reg[3] .output_mode = "reg_only";
defparam \enc|count_reg[3] .register_cascade_mode = "off";
defparam \enc|count_reg[3] .sum_lutc_input = "cin";
defparam \enc|count_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxii_lcell \enc|count_reg[4] (
// Equation(s):
// \enc|count_reg [4] = DFFEAS(\enc|count_reg [4] $ ((((!(!\enc|count_reg[0]~31  & \enc|count_reg[3]~37 ) # (\enc|count_reg[0]~31  & \enc|count_reg[3]~37COUT1_67 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[4]~39  = CARRY((\enc|count_reg [4] & ((!\enc|count_reg[3]~37 ))))
// \enc|count_reg[4]~39COUT1_68  = CARRY((\enc|count_reg [4] & ((!\enc|count_reg[3]~37COUT1_67 ))))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[0]~31 ),
	.cin0(\enc|count_reg[3]~37 ),
	.cin1(\enc|count_reg[3]~37COUT1_67 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [4]),
	.cout(),
	.cout0(\enc|count_reg[4]~39 ),
	.cout1(\enc|count_reg[4]~39COUT1_68 ));
// synopsys translate_off
defparam \enc|count_reg[4] .cin0_used = "true";
defparam \enc|count_reg[4] .cin1_used = "true";
defparam \enc|count_reg[4] .cin_used = "true";
defparam \enc|count_reg[4] .lut_mask = "a50a";
defparam \enc|count_reg[4] .operation_mode = "arithmetic";
defparam \enc|count_reg[4] .output_mode = "reg_only";
defparam \enc|count_reg[4] .register_cascade_mode = "off";
defparam \enc|count_reg[4] .sum_lutc_input = "cin";
defparam \enc|count_reg[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxii_lcell \enc|count_reg[5] (
// Equation(s):
// \enc|count_reg [5] = DFFEAS((\enc|count_reg [5] $ (((!\enc|count_reg[0]~31  & \enc|count_reg[4]~39 ) # (\enc|count_reg[0]~31  & \enc|count_reg[4]~39COUT1_68 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[5]~41  = CARRY(((!\enc|count_reg[4]~39COUT1_68 ) # (!\enc|count_reg [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[0]~31 ),
	.cin0(\enc|count_reg[4]~39 ),
	.cin1(\enc|count_reg[4]~39COUT1_68 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [5]),
	.cout(\enc|count_reg[5]~41 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|count_reg[5] .cin0_used = "true";
defparam \enc|count_reg[5] .cin1_used = "true";
defparam \enc|count_reg[5] .cin_used = "true";
defparam \enc|count_reg[5] .lut_mask = "3c3f";
defparam \enc|count_reg[5] .operation_mode = "arithmetic";
defparam \enc|count_reg[5] .output_mode = "reg_only";
defparam \enc|count_reg[5] .register_cascade_mode = "off";
defparam \enc|count_reg[5] .sum_lutc_input = "cin";
defparam \enc|count_reg[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxii_lcell \enc|count_reg[6] (
// Equation(s):
// \enc|count_reg [6] = DFFEAS((\enc|count_reg [6] $ ((!\enc|count_reg[5]~41 ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , \enc|LessThan0~10_combout , )
// \enc|count_reg[6]~43  = CARRY(((\enc|count_reg [6] & !\enc|count_reg[5]~41 )))
// \enc|count_reg[6]~43COUT1_69  = CARRY(((\enc|count_reg [6] & !\enc|count_reg[5]~41 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[5]~41 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [6]),
	.cout(),
	.cout0(\enc|count_reg[6]~43 ),
	.cout1(\enc|count_reg[6]~43COUT1_69 ));
// synopsys translate_off
defparam \enc|count_reg[6] .cin_used = "true";
defparam \enc|count_reg[6] .lut_mask = "c30c";
defparam \enc|count_reg[6] .operation_mode = "arithmetic";
defparam \enc|count_reg[6] .output_mode = "reg_only";
defparam \enc|count_reg[6] .register_cascade_mode = "off";
defparam \enc|count_reg[6] .sum_lutc_input = "cin";
defparam \enc|count_reg[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxii_lcell \enc|count_reg[7] (
// Equation(s):
// \enc|count_reg [7] = DFFEAS((\enc|count_reg [7] $ (((!\enc|count_reg[5]~41  & \enc|count_reg[6]~43 ) # (\enc|count_reg[5]~41  & \enc|count_reg[6]~43COUT1_69 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[7]~45  = CARRY(((!\enc|count_reg[6]~43 ) # (!\enc|count_reg [7])))
// \enc|count_reg[7]~45COUT1_70  = CARRY(((!\enc|count_reg[6]~43COUT1_69 ) # (!\enc|count_reg [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[5]~41 ),
	.cin0(\enc|count_reg[6]~43 ),
	.cin1(\enc|count_reg[6]~43COUT1_69 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [7]),
	.cout(),
	.cout0(\enc|count_reg[7]~45 ),
	.cout1(\enc|count_reg[7]~45COUT1_70 ));
// synopsys translate_off
defparam \enc|count_reg[7] .cin0_used = "true";
defparam \enc|count_reg[7] .cin1_used = "true";
defparam \enc|count_reg[7] .cin_used = "true";
defparam \enc|count_reg[7] .lut_mask = "3c3f";
defparam \enc|count_reg[7] .operation_mode = "arithmetic";
defparam \enc|count_reg[7] .output_mode = "reg_only";
defparam \enc|count_reg[7] .register_cascade_mode = "off";
defparam \enc|count_reg[7] .sum_lutc_input = "cin";
defparam \enc|count_reg[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxii_lcell \enc|count_reg[8] (
// Equation(s):
// \enc|count_reg [8] = DFFEAS((\enc|count_reg [8] $ ((!(!\enc|count_reg[5]~41  & \enc|count_reg[7]~45 ) # (\enc|count_reg[5]~41  & \enc|count_reg[7]~45COUT1_70 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[8]~47  = CARRY(((\enc|count_reg [8] & !\enc|count_reg[7]~45 )))
// \enc|count_reg[8]~47COUT1_71  = CARRY(((\enc|count_reg [8] & !\enc|count_reg[7]~45COUT1_70 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[5]~41 ),
	.cin0(\enc|count_reg[7]~45 ),
	.cin1(\enc|count_reg[7]~45COUT1_70 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [8]),
	.cout(),
	.cout0(\enc|count_reg[8]~47 ),
	.cout1(\enc|count_reg[8]~47COUT1_71 ));
// synopsys translate_off
defparam \enc|count_reg[8] .cin0_used = "true";
defparam \enc|count_reg[8] .cin1_used = "true";
defparam \enc|count_reg[8] .cin_used = "true";
defparam \enc|count_reg[8] .lut_mask = "c30c";
defparam \enc|count_reg[8] .operation_mode = "arithmetic";
defparam \enc|count_reg[8] .output_mode = "reg_only";
defparam \enc|count_reg[8] .register_cascade_mode = "off";
defparam \enc|count_reg[8] .sum_lutc_input = "cin";
defparam \enc|count_reg[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxii_lcell \enc|count_reg[9] (
// Equation(s):
// \enc|count_reg [9] = DFFEAS(\enc|count_reg [9] $ (((((!\enc|count_reg[5]~41  & \enc|count_reg[8]~47 ) # (\enc|count_reg[5]~41  & \enc|count_reg[8]~47COUT1_71 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[9]~49  = CARRY(((!\enc|count_reg[8]~47 )) # (!\enc|count_reg [9]))
// \enc|count_reg[9]~49COUT1_72  = CARRY(((!\enc|count_reg[8]~47COUT1_71 )) # (!\enc|count_reg [9]))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[5]~41 ),
	.cin0(\enc|count_reg[8]~47 ),
	.cin1(\enc|count_reg[8]~47COUT1_71 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [9]),
	.cout(),
	.cout0(\enc|count_reg[9]~49 ),
	.cout1(\enc|count_reg[9]~49COUT1_72 ));
// synopsys translate_off
defparam \enc|count_reg[9] .cin0_used = "true";
defparam \enc|count_reg[9] .cin1_used = "true";
defparam \enc|count_reg[9] .cin_used = "true";
defparam \enc|count_reg[9] .lut_mask = "5a5f";
defparam \enc|count_reg[9] .operation_mode = "arithmetic";
defparam \enc|count_reg[9] .output_mode = "reg_only";
defparam \enc|count_reg[9] .register_cascade_mode = "off";
defparam \enc|count_reg[9] .sum_lutc_input = "cin";
defparam \enc|count_reg[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxii_lcell \enc|count_reg[10] (
// Equation(s):
// \enc|count_reg [10] = DFFEAS(\enc|count_reg [10] $ ((((!(!\enc|count_reg[5]~41  & \enc|count_reg[9]~49 ) # (\enc|count_reg[5]~41  & \enc|count_reg[9]~49COUT1_72 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[10]~51  = CARRY((\enc|count_reg [10] & ((!\enc|count_reg[9]~49COUT1_72 ))))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[5]~41 ),
	.cin0(\enc|count_reg[9]~49 ),
	.cin1(\enc|count_reg[9]~49COUT1_72 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [10]),
	.cout(\enc|count_reg[10]~51 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|count_reg[10] .cin0_used = "true";
defparam \enc|count_reg[10] .cin1_used = "true";
defparam \enc|count_reg[10] .cin_used = "true";
defparam \enc|count_reg[10] .lut_mask = "a50a";
defparam \enc|count_reg[10] .operation_mode = "arithmetic";
defparam \enc|count_reg[10] .output_mode = "reg_only";
defparam \enc|count_reg[10] .register_cascade_mode = "off";
defparam \enc|count_reg[10] .sum_lutc_input = "cin";
defparam \enc|count_reg[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxii_lcell \enc|count_reg[11] (
// Equation(s):
// \enc|count_reg [11] = DFFEAS(\enc|count_reg [11] $ ((((\enc|count_reg[10]~51 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , \enc|LessThan0~10_combout , )
// \enc|count_reg[11]~53  = CARRY(((!\enc|count_reg[10]~51 )) # (!\enc|count_reg [11]))
// \enc|count_reg[11]~53COUT1_73  = CARRY(((!\enc|count_reg[10]~51 )) # (!\enc|count_reg [11]))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[10]~51 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [11]),
	.cout(),
	.cout0(\enc|count_reg[11]~53 ),
	.cout1(\enc|count_reg[11]~53COUT1_73 ));
// synopsys translate_off
defparam \enc|count_reg[11] .cin_used = "true";
defparam \enc|count_reg[11] .lut_mask = "5a5f";
defparam \enc|count_reg[11] .operation_mode = "arithmetic";
defparam \enc|count_reg[11] .output_mode = "reg_only";
defparam \enc|count_reg[11] .register_cascade_mode = "off";
defparam \enc|count_reg[11] .sum_lutc_input = "cin";
defparam \enc|count_reg[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxii_lcell \enc|count_reg[12] (
// Equation(s):
// \enc|count_reg [12] = DFFEAS(\enc|count_reg [12] $ ((((!(!\enc|count_reg[10]~51  & \enc|count_reg[11]~53 ) # (\enc|count_reg[10]~51  & \enc|count_reg[11]~53COUT1_73 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[12]~55  = CARRY((\enc|count_reg [12] & ((!\enc|count_reg[11]~53 ))))
// \enc|count_reg[12]~55COUT1_74  = CARRY((\enc|count_reg [12] & ((!\enc|count_reg[11]~53COUT1_73 ))))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[10]~51 ),
	.cin0(\enc|count_reg[11]~53 ),
	.cin1(\enc|count_reg[11]~53COUT1_73 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [12]),
	.cout(),
	.cout0(\enc|count_reg[12]~55 ),
	.cout1(\enc|count_reg[12]~55COUT1_74 ));
// synopsys translate_off
defparam \enc|count_reg[12] .cin0_used = "true";
defparam \enc|count_reg[12] .cin1_used = "true";
defparam \enc|count_reg[12] .cin_used = "true";
defparam \enc|count_reg[12] .lut_mask = "a50a";
defparam \enc|count_reg[12] .operation_mode = "arithmetic";
defparam \enc|count_reg[12] .output_mode = "reg_only";
defparam \enc|count_reg[12] .register_cascade_mode = "off";
defparam \enc|count_reg[12] .sum_lutc_input = "cin";
defparam \enc|count_reg[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxii_lcell \enc|count_reg[13] (
// Equation(s):
// \enc|count_reg [13] = DFFEAS((\enc|count_reg [13] $ (((!\enc|count_reg[10]~51  & \enc|count_reg[12]~55 ) # (\enc|count_reg[10]~51  & \enc|count_reg[12]~55COUT1_74 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[13]~57  = CARRY(((!\enc|count_reg[12]~55 ) # (!\enc|count_reg [13])))
// \enc|count_reg[13]~57COUT1_75  = CARRY(((!\enc|count_reg[12]~55COUT1_74 ) # (!\enc|count_reg [13])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[10]~51 ),
	.cin0(\enc|count_reg[12]~55 ),
	.cin1(\enc|count_reg[12]~55COUT1_74 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [13]),
	.cout(),
	.cout0(\enc|count_reg[13]~57 ),
	.cout1(\enc|count_reg[13]~57COUT1_75 ));
// synopsys translate_off
defparam \enc|count_reg[13] .cin0_used = "true";
defparam \enc|count_reg[13] .cin1_used = "true";
defparam \enc|count_reg[13] .cin_used = "true";
defparam \enc|count_reg[13] .lut_mask = "3c3f";
defparam \enc|count_reg[13] .operation_mode = "arithmetic";
defparam \enc|count_reg[13] .output_mode = "reg_only";
defparam \enc|count_reg[13] .register_cascade_mode = "off";
defparam \enc|count_reg[13] .sum_lutc_input = "cin";
defparam \enc|count_reg[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxii_lcell \enc|count_reg[14] (
// Equation(s):
// \enc|count_reg [14] = DFFEAS(\enc|count_reg [14] $ ((((!(!\enc|count_reg[10]~51  & \enc|count_reg[13]~57 ) # (\enc|count_reg[10]~51  & \enc|count_reg[13]~57COUT1_75 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[14]~59  = CARRY((\enc|count_reg [14] & ((!\enc|count_reg[13]~57 ))))
// \enc|count_reg[14]~59COUT1_76  = CARRY((\enc|count_reg [14] & ((!\enc|count_reg[13]~57COUT1_75 ))))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[10]~51 ),
	.cin0(\enc|count_reg[13]~57 ),
	.cin1(\enc|count_reg[13]~57COUT1_75 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [14]),
	.cout(),
	.cout0(\enc|count_reg[14]~59 ),
	.cout1(\enc|count_reg[14]~59COUT1_76 ));
// synopsys translate_off
defparam \enc|count_reg[14] .cin0_used = "true";
defparam \enc|count_reg[14] .cin1_used = "true";
defparam \enc|count_reg[14] .cin_used = "true";
defparam \enc|count_reg[14] .lut_mask = "a50a";
defparam \enc|count_reg[14] .operation_mode = "arithmetic";
defparam \enc|count_reg[14] .output_mode = "reg_only";
defparam \enc|count_reg[14] .register_cascade_mode = "off";
defparam \enc|count_reg[14] .sum_lutc_input = "cin";
defparam \enc|count_reg[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxii_lcell \enc|count_reg[15] (
// Equation(s):
// \enc|count_reg [15] = DFFEAS((\enc|count_reg [15] $ (((!\enc|count_reg[10]~51  & \enc|count_reg[14]~59 ) # (\enc|count_reg[10]~51  & \enc|count_reg[14]~59COUT1_76 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[15]~61  = CARRY(((!\enc|count_reg[14]~59COUT1_76 ) # (!\enc|count_reg [15])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[10]~51 ),
	.cin0(\enc|count_reg[14]~59 ),
	.cin1(\enc|count_reg[14]~59COUT1_76 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [15]),
	.cout(\enc|count_reg[15]~61 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|count_reg[15] .cin0_used = "true";
defparam \enc|count_reg[15] .cin1_used = "true";
defparam \enc|count_reg[15] .cin_used = "true";
defparam \enc|count_reg[15] .lut_mask = "3c3f";
defparam \enc|count_reg[15] .operation_mode = "arithmetic";
defparam \enc|count_reg[15] .output_mode = "reg_only";
defparam \enc|count_reg[15] .register_cascade_mode = "off";
defparam \enc|count_reg[15] .sum_lutc_input = "cin";
defparam \enc|count_reg[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxii_lcell \enc|count_reg[16] (
// Equation(s):
// \enc|count_reg [16] = DFFEAS((\enc|count_reg [16] $ ((!\enc|count_reg[15]~61 ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , \enc|LessThan0~10_combout , )
// \enc|count_reg[16]~63  = CARRY(((\enc|count_reg [16] & !\enc|count_reg[15]~61 )))
// \enc|count_reg[16]~63COUT1_77  = CARRY(((\enc|count_reg [16] & !\enc|count_reg[15]~61 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[15]~61 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [16]),
	.cout(),
	.cout0(\enc|count_reg[16]~63 ),
	.cout1(\enc|count_reg[16]~63COUT1_77 ));
// synopsys translate_off
defparam \enc|count_reg[16] .cin_used = "true";
defparam \enc|count_reg[16] .lut_mask = "c30c";
defparam \enc|count_reg[16] .operation_mode = "arithmetic";
defparam \enc|count_reg[16] .output_mode = "reg_only";
defparam \enc|count_reg[16] .register_cascade_mode = "off";
defparam \enc|count_reg[16] .sum_lutc_input = "cin";
defparam \enc|count_reg[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxii_lcell \enc|count_reg[17] (
// Equation(s):
// \enc|count_reg [17] = DFFEAS((\enc|count_reg [17] $ (((!\enc|count_reg[15]~61  & \enc|count_reg[16]~63 ) # (\enc|count_reg[15]~61  & \enc|count_reg[16]~63COUT1_77 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[17]~1  = CARRY(((!\enc|count_reg[16]~63 ) # (!\enc|count_reg [17])))
// \enc|count_reg[17]~1COUT1_78  = CARRY(((!\enc|count_reg[16]~63COUT1_77 ) # (!\enc|count_reg [17])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[15]~61 ),
	.cin0(\enc|count_reg[16]~63 ),
	.cin1(\enc|count_reg[16]~63COUT1_77 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [17]),
	.cout(),
	.cout0(\enc|count_reg[17]~1 ),
	.cout1(\enc|count_reg[17]~1COUT1_78 ));
// synopsys translate_off
defparam \enc|count_reg[17] .cin0_used = "true";
defparam \enc|count_reg[17] .cin1_used = "true";
defparam \enc|count_reg[17] .cin_used = "true";
defparam \enc|count_reg[17] .lut_mask = "3c3f";
defparam \enc|count_reg[17] .operation_mode = "arithmetic";
defparam \enc|count_reg[17] .output_mode = "reg_only";
defparam \enc|count_reg[17] .register_cascade_mode = "off";
defparam \enc|count_reg[17] .sum_lutc_input = "cin";
defparam \enc|count_reg[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxii_lcell \enc|count_reg[18] (
// Equation(s):
// \enc|count_reg [18] = DFFEAS((\enc|count_reg [18] $ ((!(!\enc|count_reg[15]~61  & \enc|count_reg[17]~1 ) # (\enc|count_reg[15]~61  & \enc|count_reg[17]~1COUT1_78 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[18]~3  = CARRY(((\enc|count_reg [18] & !\enc|count_reg[17]~1 )))
// \enc|count_reg[18]~3COUT1_79  = CARRY(((\enc|count_reg [18] & !\enc|count_reg[17]~1COUT1_78 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[15]~61 ),
	.cin0(\enc|count_reg[17]~1 ),
	.cin1(\enc|count_reg[17]~1COUT1_78 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [18]),
	.cout(),
	.cout0(\enc|count_reg[18]~3 ),
	.cout1(\enc|count_reg[18]~3COUT1_79 ));
// synopsys translate_off
defparam \enc|count_reg[18] .cin0_used = "true";
defparam \enc|count_reg[18] .cin1_used = "true";
defparam \enc|count_reg[18] .cin_used = "true";
defparam \enc|count_reg[18] .lut_mask = "c30c";
defparam \enc|count_reg[18] .operation_mode = "arithmetic";
defparam \enc|count_reg[18] .output_mode = "reg_only";
defparam \enc|count_reg[18] .register_cascade_mode = "off";
defparam \enc|count_reg[18] .sum_lutc_input = "cin";
defparam \enc|count_reg[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxii_lcell \enc|count_reg[19] (
// Equation(s):
// \enc|count_reg [19] = DFFEAS(\enc|count_reg [19] $ (((((!\enc|count_reg[15]~61  & \enc|count_reg[18]~3 ) # (\enc|count_reg[15]~61  & \enc|count_reg[18]~3COUT1_79 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[19]~13  = CARRY(((!\enc|count_reg[18]~3 )) # (!\enc|count_reg [19]))
// \enc|count_reg[19]~13COUT1_80  = CARRY(((!\enc|count_reg[18]~3COUT1_79 )) # (!\enc|count_reg [19]))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[15]~61 ),
	.cin0(\enc|count_reg[18]~3 ),
	.cin1(\enc|count_reg[18]~3COUT1_79 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [19]),
	.cout(),
	.cout0(\enc|count_reg[19]~13 ),
	.cout1(\enc|count_reg[19]~13COUT1_80 ));
// synopsys translate_off
defparam \enc|count_reg[19] .cin0_used = "true";
defparam \enc|count_reg[19] .cin1_used = "true";
defparam \enc|count_reg[19] .cin_used = "true";
defparam \enc|count_reg[19] .lut_mask = "5a5f";
defparam \enc|count_reg[19] .operation_mode = "arithmetic";
defparam \enc|count_reg[19] .output_mode = "reg_only";
defparam \enc|count_reg[19] .register_cascade_mode = "off";
defparam \enc|count_reg[19] .sum_lutc_input = "cin";
defparam \enc|count_reg[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxii_lcell \enc|count_reg[20] (
// Equation(s):
// \enc|count_reg [20] = DFFEAS(\enc|count_reg [20] $ ((((!(!\enc|count_reg[15]~61  & \enc|count_reg[19]~13 ) # (\enc|count_reg[15]~61  & \enc|count_reg[19]~13COUT1_80 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[20]~15  = CARRY((\enc|count_reg [20] & ((!\enc|count_reg[19]~13COUT1_80 ))))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[15]~61 ),
	.cin0(\enc|count_reg[19]~13 ),
	.cin1(\enc|count_reg[19]~13COUT1_80 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [20]),
	.cout(\enc|count_reg[20]~15 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|count_reg[20] .cin0_used = "true";
defparam \enc|count_reg[20] .cin1_used = "true";
defparam \enc|count_reg[20] .cin_used = "true";
defparam \enc|count_reg[20] .lut_mask = "a50a";
defparam \enc|count_reg[20] .operation_mode = "arithmetic";
defparam \enc|count_reg[20] .output_mode = "reg_only";
defparam \enc|count_reg[20] .register_cascade_mode = "off";
defparam \enc|count_reg[20] .sum_lutc_input = "cin";
defparam \enc|count_reg[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxii_lcell \enc|count_reg[21] (
// Equation(s):
// \enc|count_reg [21] = DFFEAS(\enc|count_reg [21] $ ((((\enc|count_reg[20]~15 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , \enc|LessThan0~10_combout , )
// \enc|count_reg[21]~5  = CARRY(((!\enc|count_reg[20]~15 )) # (!\enc|count_reg [21]))
// \enc|count_reg[21]~5COUT1_81  = CARRY(((!\enc|count_reg[20]~15 )) # (!\enc|count_reg [21]))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[20]~15 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [21]),
	.cout(),
	.cout0(\enc|count_reg[21]~5 ),
	.cout1(\enc|count_reg[21]~5COUT1_81 ));
// synopsys translate_off
defparam \enc|count_reg[21] .cin_used = "true";
defparam \enc|count_reg[21] .lut_mask = "5a5f";
defparam \enc|count_reg[21] .operation_mode = "arithmetic";
defparam \enc|count_reg[21] .output_mode = "reg_only";
defparam \enc|count_reg[21] .register_cascade_mode = "off";
defparam \enc|count_reg[21] .sum_lutc_input = "cin";
defparam \enc|count_reg[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxii_lcell \enc|count_reg[22] (
// Equation(s):
// \enc|count_reg [22] = DFFEAS(\enc|count_reg [22] $ ((((!(!\enc|count_reg[20]~15  & \enc|count_reg[21]~5 ) # (\enc|count_reg[20]~15  & \enc|count_reg[21]~5COUT1_81 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[22]~7  = CARRY((\enc|count_reg [22] & ((!\enc|count_reg[21]~5 ))))
// \enc|count_reg[22]~7COUT1_82  = CARRY((\enc|count_reg [22] & ((!\enc|count_reg[21]~5COUT1_81 ))))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[20]~15 ),
	.cin0(\enc|count_reg[21]~5 ),
	.cin1(\enc|count_reg[21]~5COUT1_81 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [22]),
	.cout(),
	.cout0(\enc|count_reg[22]~7 ),
	.cout1(\enc|count_reg[22]~7COUT1_82 ));
// synopsys translate_off
defparam \enc|count_reg[22] .cin0_used = "true";
defparam \enc|count_reg[22] .cin1_used = "true";
defparam \enc|count_reg[22] .cin_used = "true";
defparam \enc|count_reg[22] .lut_mask = "a50a";
defparam \enc|count_reg[22] .operation_mode = "arithmetic";
defparam \enc|count_reg[22] .output_mode = "reg_only";
defparam \enc|count_reg[22] .register_cascade_mode = "off";
defparam \enc|count_reg[22] .sum_lutc_input = "cin";
defparam \enc|count_reg[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxii_lcell \enc|count_reg[23] (
// Equation(s):
// \enc|count_reg [23] = DFFEAS((\enc|count_reg [23] $ (((!\enc|count_reg[20]~15  & \enc|count_reg[22]~7 ) # (\enc|count_reg[20]~15  & \enc|count_reg[22]~7COUT1_82 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[23]~9  = CARRY(((!\enc|count_reg[22]~7 ) # (!\enc|count_reg [23])))
// \enc|count_reg[23]~9COUT1_83  = CARRY(((!\enc|count_reg[22]~7COUT1_82 ) # (!\enc|count_reg [23])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[20]~15 ),
	.cin0(\enc|count_reg[22]~7 ),
	.cin1(\enc|count_reg[22]~7COUT1_82 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [23]),
	.cout(),
	.cout0(\enc|count_reg[23]~9 ),
	.cout1(\enc|count_reg[23]~9COUT1_83 ));
// synopsys translate_off
defparam \enc|count_reg[23] .cin0_used = "true";
defparam \enc|count_reg[23] .cin1_used = "true";
defparam \enc|count_reg[23] .cin_used = "true";
defparam \enc|count_reg[23] .lut_mask = "3c3f";
defparam \enc|count_reg[23] .operation_mode = "arithmetic";
defparam \enc|count_reg[23] .output_mode = "reg_only";
defparam \enc|count_reg[23] .register_cascade_mode = "off";
defparam \enc|count_reg[23] .sum_lutc_input = "cin";
defparam \enc|count_reg[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxii_lcell \enc|count_reg[24] (
// Equation(s):
// \enc|count_reg [24] = DFFEAS(\enc|count_reg [24] $ ((((!(!\enc|count_reg[20]~15  & \enc|count_reg[23]~9 ) # (\enc|count_reg[20]~15  & \enc|count_reg[23]~9COUT1_83 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[24]~11  = CARRY((\enc|count_reg [24] & ((!\enc|count_reg[23]~9 ))))
// \enc|count_reg[24]~11COUT1_84  = CARRY((\enc|count_reg [24] & ((!\enc|count_reg[23]~9COUT1_83 ))))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[20]~15 ),
	.cin0(\enc|count_reg[23]~9 ),
	.cin1(\enc|count_reg[23]~9COUT1_83 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [24]),
	.cout(),
	.cout0(\enc|count_reg[24]~11 ),
	.cout1(\enc|count_reg[24]~11COUT1_84 ));
// synopsys translate_off
defparam \enc|count_reg[24] .cin0_used = "true";
defparam \enc|count_reg[24] .cin1_used = "true";
defparam \enc|count_reg[24] .cin_used = "true";
defparam \enc|count_reg[24] .lut_mask = "a50a";
defparam \enc|count_reg[24] .operation_mode = "arithmetic";
defparam \enc|count_reg[24] .output_mode = "reg_only";
defparam \enc|count_reg[24] .register_cascade_mode = "off";
defparam \enc|count_reg[24] .sum_lutc_input = "cin";
defparam \enc|count_reg[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxii_lcell \enc|count_reg[25] (
// Equation(s):
// \enc|count_reg [25] = DFFEAS((\enc|count_reg [25] $ (((!\enc|count_reg[20]~15  & \enc|count_reg[24]~11 ) # (\enc|count_reg[20]~15  & \enc|count_reg[24]~11COUT1_84 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[25]~17  = CARRY(((!\enc|count_reg[24]~11COUT1_84 ) # (!\enc|count_reg [25])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[20]~15 ),
	.cin0(\enc|count_reg[24]~11 ),
	.cin1(\enc|count_reg[24]~11COUT1_84 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [25]),
	.cout(\enc|count_reg[25]~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|count_reg[25] .cin0_used = "true";
defparam \enc|count_reg[25] .cin1_used = "true";
defparam \enc|count_reg[25] .cin_used = "true";
defparam \enc|count_reg[25] .lut_mask = "3c3f";
defparam \enc|count_reg[25] .operation_mode = "arithmetic";
defparam \enc|count_reg[25] .output_mode = "reg_only";
defparam \enc|count_reg[25] .register_cascade_mode = "off";
defparam \enc|count_reg[25] .sum_lutc_input = "cin";
defparam \enc|count_reg[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxii_lcell \enc|count_reg[26] (
// Equation(s):
// \enc|count_reg [26] = DFFEAS((\enc|count_reg [26] $ ((!\enc|count_reg[25]~17 ))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , \enc|LessThan0~10_combout , )
// \enc|count_reg[26]~19  = CARRY(((\enc|count_reg [26] & !\enc|count_reg[25]~17 )))
// \enc|count_reg[26]~19COUT1_85  = CARRY(((\enc|count_reg [26] & !\enc|count_reg[25]~17 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[25]~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [26]),
	.cout(),
	.cout0(\enc|count_reg[26]~19 ),
	.cout1(\enc|count_reg[26]~19COUT1_85 ));
// synopsys translate_off
defparam \enc|count_reg[26] .cin_used = "true";
defparam \enc|count_reg[26] .lut_mask = "c30c";
defparam \enc|count_reg[26] .operation_mode = "arithmetic";
defparam \enc|count_reg[26] .output_mode = "reg_only";
defparam \enc|count_reg[26] .register_cascade_mode = "off";
defparam \enc|count_reg[26] .sum_lutc_input = "cin";
defparam \enc|count_reg[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxii_lcell \enc|count_reg[27] (
// Equation(s):
// \enc|count_reg [27] = DFFEAS((\enc|count_reg [27] $ (((!\enc|count_reg[25]~17  & \enc|count_reg[26]~19 ) # (\enc|count_reg[25]~17  & \enc|count_reg[26]~19COUT1_85 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[27]~21  = CARRY(((!\enc|count_reg[26]~19 ) # (!\enc|count_reg [27])))
// \enc|count_reg[27]~21COUT1_86  = CARRY(((!\enc|count_reg[26]~19COUT1_85 ) # (!\enc|count_reg [27])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [27]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[25]~17 ),
	.cin0(\enc|count_reg[26]~19 ),
	.cin1(\enc|count_reg[26]~19COUT1_85 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [27]),
	.cout(),
	.cout0(\enc|count_reg[27]~21 ),
	.cout1(\enc|count_reg[27]~21COUT1_86 ));
// synopsys translate_off
defparam \enc|count_reg[27] .cin0_used = "true";
defparam \enc|count_reg[27] .cin1_used = "true";
defparam \enc|count_reg[27] .cin_used = "true";
defparam \enc|count_reg[27] .lut_mask = "3c3f";
defparam \enc|count_reg[27] .operation_mode = "arithmetic";
defparam \enc|count_reg[27] .output_mode = "reg_only";
defparam \enc|count_reg[27] .register_cascade_mode = "off";
defparam \enc|count_reg[27] .sum_lutc_input = "cin";
defparam \enc|count_reg[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxii_lcell \enc|count_reg[28] (
// Equation(s):
// \enc|count_reg [28] = DFFEAS((\enc|count_reg [28] $ ((!(!\enc|count_reg[25]~17  & \enc|count_reg[27]~21 ) # (\enc|count_reg[25]~17  & \enc|count_reg[27]~21COUT1_86 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[28]~23  = CARRY(((\enc|count_reg [28] & !\enc|count_reg[27]~21 )))
// \enc|count_reg[28]~23COUT1_87  = CARRY(((\enc|count_reg [28] & !\enc|count_reg[27]~21COUT1_86 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|count_reg [28]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[25]~17 ),
	.cin0(\enc|count_reg[27]~21 ),
	.cin1(\enc|count_reg[27]~21COUT1_86 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [28]),
	.cout(),
	.cout0(\enc|count_reg[28]~23 ),
	.cout1(\enc|count_reg[28]~23COUT1_87 ));
// synopsys translate_off
defparam \enc|count_reg[28] .cin0_used = "true";
defparam \enc|count_reg[28] .cin1_used = "true";
defparam \enc|count_reg[28] .cin_used = "true";
defparam \enc|count_reg[28] .lut_mask = "c30c";
defparam \enc|count_reg[28] .operation_mode = "arithmetic";
defparam \enc|count_reg[28] .output_mode = "reg_only";
defparam \enc|count_reg[28] .register_cascade_mode = "off";
defparam \enc|count_reg[28] .sum_lutc_input = "cin";
defparam \enc|count_reg[28] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxii_lcell \enc|count_reg[29] (
// Equation(s):
// \enc|count_reg [29] = DFFEAS(\enc|count_reg [29] $ (((((!\enc|count_reg[25]~17  & \enc|count_reg[28]~23 ) # (\enc|count_reg[25]~17  & \enc|count_reg[28]~23COUT1_87 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[29]~25  = CARRY(((!\enc|count_reg[28]~23 )) # (!\enc|count_reg [29]))
// \enc|count_reg[29]~25COUT1_88  = CARRY(((!\enc|count_reg[28]~23COUT1_87 )) # (!\enc|count_reg [29]))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [29]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[25]~17 ),
	.cin0(\enc|count_reg[28]~23 ),
	.cin1(\enc|count_reg[28]~23COUT1_87 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [29]),
	.cout(),
	.cout0(\enc|count_reg[29]~25 ),
	.cout1(\enc|count_reg[29]~25COUT1_88 ));
// synopsys translate_off
defparam \enc|count_reg[29] .cin0_used = "true";
defparam \enc|count_reg[29] .cin1_used = "true";
defparam \enc|count_reg[29] .cin_used = "true";
defparam \enc|count_reg[29] .lut_mask = "5a5f";
defparam \enc|count_reg[29] .operation_mode = "arithmetic";
defparam \enc|count_reg[29] .output_mode = "reg_only";
defparam \enc|count_reg[29] .register_cascade_mode = "off";
defparam \enc|count_reg[29] .sum_lutc_input = "cin";
defparam \enc|count_reg[29] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxii_lcell \enc|count_reg[30] (
// Equation(s):
// \enc|count_reg [30] = DFFEAS(\enc|count_reg [30] $ ((((!(!\enc|count_reg[25]~17  & \enc|count_reg[29]~25 ) # (\enc|count_reg[25]~17  & \enc|count_reg[29]~25COUT1_88 ))))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , 
// \enc|LessThan0~10_combout , )
// \enc|count_reg[30]~27  = CARRY((\enc|count_reg [30] & ((!\enc|count_reg[29]~25COUT1_88 ))))

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[25]~17 ),
	.cin0(\enc|count_reg[29]~25 ),
	.cin1(\enc|count_reg[29]~25COUT1_88 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [30]),
	.cout(\enc|count_reg[30]~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|count_reg[30] .cin0_used = "true";
defparam \enc|count_reg[30] .cin1_used = "true";
defparam \enc|count_reg[30] .cin_used = "true";
defparam \enc|count_reg[30] .lut_mask = "a50a";
defparam \enc|count_reg[30] .operation_mode = "arithmetic";
defparam \enc|count_reg[30] .output_mode = "reg_only";
defparam \enc|count_reg[30] .register_cascade_mode = "off";
defparam \enc|count_reg[30] .sum_lutc_input = "cin";
defparam \enc|count_reg[30] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxii_lcell \enc|count_reg[31] (
// Equation(s):
// \enc|count_reg [31] = DFFEAS(\enc|count_reg [31] $ ((((\enc|count_reg[30]~27 )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , \enable_enc~regout , , , \enc|LessThan0~10_combout , )

	.clk(\clk~combout ),
	.dataa(\enc|count_reg [31]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(\enc|LessThan0~10_combout ),
	.sload(gnd),
	.ena(\enable_enc~regout ),
	.cin(\enc|count_reg[30]~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|count_reg [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|count_reg[31] .cin_used = "true";
defparam \enc|count_reg[31] .lut_mask = "5a5a";
defparam \enc|count_reg[31] .operation_mode = "normal";
defparam \enc|count_reg[31] .output_mode = "reg_only";
defparam \enc|count_reg[31] .register_cascade_mode = "off";
defparam \enc|count_reg[31] .sum_lutc_input = "cin";
defparam \enc|count_reg[31] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxii_lcell \enc|LessThan0~3 (
// Equation(s):
// \enc|LessThan0~3_combout  = (!\enc|count_reg [25] & (!\enc|count_reg [28] & (!\enc|count_reg [26] & !\enc|count_reg [27])))

	.clk(gnd),
	.dataa(\enc|count_reg [25]),
	.datab(\enc|count_reg [28]),
	.datac(\enc|count_reg [26]),
	.datad(\enc|count_reg [27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~3 .lut_mask = "0001";
defparam \enc|LessThan0~3 .operation_mode = "normal";
defparam \enc|LessThan0~3 .output_mode = "comb_only";
defparam \enc|LessThan0~3 .register_cascade_mode = "off";
defparam \enc|LessThan0~3 .sum_lutc_input = "datac";
defparam \enc|LessThan0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxii_lcell \enc|LessThan0~4 (
// Equation(s):
// \enc|LessThan0~4_combout  = (!\enc|count_reg [31] & (\enc|LessThan0~3_combout  & (!\enc|count_reg [30] & !\enc|count_reg [29])))

	.clk(gnd),
	.dataa(\enc|count_reg [31]),
	.datab(\enc|LessThan0~3_combout ),
	.datac(\enc|count_reg [30]),
	.datad(\enc|count_reg [29]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~4 .lut_mask = "0004";
defparam \enc|LessThan0~4 .operation_mode = "normal";
defparam \enc|LessThan0~4 .output_mode = "comb_only";
defparam \enc|LessThan0~4 .register_cascade_mode = "off";
defparam \enc|LessThan0~4 .sum_lutc_input = "datac";
defparam \enc|LessThan0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N4
maxii_lcell \enc|LessThan0~0 (
// Equation(s):
// \enc|LessThan0~0_combout  = (((!\enc|count_reg [18] & !\enc|count_reg [17])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\enc|count_reg [18]),
	.datad(\enc|count_reg [17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~0 .lut_mask = "000f";
defparam \enc|LessThan0~0 .operation_mode = "normal";
defparam \enc|LessThan0~0 .output_mode = "comb_only";
defparam \enc|LessThan0~0 .register_cascade_mode = "off";
defparam \enc|LessThan0~0 .sum_lutc_input = "datac";
defparam \enc|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N0
maxii_lcell \enc|LessThan0~1 (
// Equation(s):
// \enc|LessThan0~1_combout  = (!\enc|count_reg [24] & (!\enc|count_reg [23] & (!\enc|count_reg [22] & !\enc|count_reg [21])))

	.clk(gnd),
	.dataa(\enc|count_reg [24]),
	.datab(\enc|count_reg [23]),
	.datac(\enc|count_reg [22]),
	.datad(\enc|count_reg [21]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~1 .lut_mask = "0001";
defparam \enc|LessThan0~1 .operation_mode = "normal";
defparam \enc|LessThan0~1 .output_mode = "comb_only";
defparam \enc|LessThan0~1 .register_cascade_mode = "off";
defparam \enc|LessThan0~1 .sum_lutc_input = "datac";
defparam \enc|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N1
maxii_lcell \enc|LessThan0~2 (
// Equation(s):
// \enc|LessThan0~2_combout  = (!\enc|count_reg [19] & (!\enc|count_reg [20] & (\enc|LessThan0~0_combout  & \enc|LessThan0~1_combout )))

	.clk(gnd),
	.dataa(\enc|count_reg [19]),
	.datab(\enc|count_reg [20]),
	.datac(\enc|LessThan0~0_combout ),
	.datad(\enc|LessThan0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~2 .lut_mask = "1000";
defparam \enc|LessThan0~2 .operation_mode = "normal";
defparam \enc|LessThan0~2 .output_mode = "comb_only";
defparam \enc|LessThan0~2 .register_cascade_mode = "off";
defparam \enc|LessThan0~2 .sum_lutc_input = "datac";
defparam \enc|LessThan0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxii_lcell \enc|LessThan0~7 (
// Equation(s):
// \enc|LessThan0~7_combout  = (!\enc|count_reg [10] & (!\enc|count_reg [9] & (!\enc|count_reg [7] & !\enc|count_reg [8])))

	.clk(gnd),
	.dataa(\enc|count_reg [10]),
	.datab(\enc|count_reg [9]),
	.datac(\enc|count_reg [7]),
	.datad(\enc|count_reg [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~7 .lut_mask = "0001";
defparam \enc|LessThan0~7 .operation_mode = "normal";
defparam \enc|LessThan0~7 .output_mode = "comb_only";
defparam \enc|LessThan0~7 .register_cascade_mode = "off";
defparam \enc|LessThan0~7 .sum_lutc_input = "datac";
defparam \enc|LessThan0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxii_lcell \enc|LessThan0~5 (
// Equation(s):
// \enc|LessThan0~5_combout  = (!\enc|count_reg [3] & (((!\enc|count_reg [0]) # (!\enc|count_reg [1])) # (!\enc|count_reg [2])))

	.clk(gnd),
	.dataa(\enc|count_reg [2]),
	.datab(\enc|count_reg [3]),
	.datac(\enc|count_reg [1]),
	.datad(\enc|count_reg [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~5 .lut_mask = "1333";
defparam \enc|LessThan0~5 .operation_mode = "normal";
defparam \enc|LessThan0~5 .output_mode = "comb_only";
defparam \enc|LessThan0~5 .register_cascade_mode = "off";
defparam \enc|LessThan0~5 .sum_lutc_input = "datac";
defparam \enc|LessThan0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxii_lcell \enc|LessThan0~6 (
// Equation(s):
// \enc|LessThan0~6_combout  = ((!\enc|count_reg [4] & (!\enc|count_reg [5] & \enc|LessThan0~5_combout ))) # (!\enc|count_reg [6])

	.clk(gnd),
	.dataa(\enc|count_reg [4]),
	.datab(\enc|count_reg [5]),
	.datac(\enc|count_reg [6]),
	.datad(\enc|LessThan0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~6 .lut_mask = "1f0f";
defparam \enc|LessThan0~6 .operation_mode = "normal";
defparam \enc|LessThan0~6 .output_mode = "comb_only";
defparam \enc|LessThan0~6 .register_cascade_mode = "off";
defparam \enc|LessThan0~6 .sum_lutc_input = "datac";
defparam \enc|LessThan0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxii_lcell \enc|LessThan0~8 (
// Equation(s):
// \enc|LessThan0~8_combout  = (!\enc|count_reg [12] & (((\enc|LessThan0~7_combout  & \enc|LessThan0~6_combout )) # (!\enc|count_reg [11])))

	.clk(gnd),
	.dataa(\enc|count_reg [12]),
	.datab(\enc|count_reg [11]),
	.datac(\enc|LessThan0~7_combout ),
	.datad(\enc|LessThan0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~8 .lut_mask = "5111";
defparam \enc|LessThan0~8 .operation_mode = "normal";
defparam \enc|LessThan0~8 .output_mode = "comb_only";
defparam \enc|LessThan0~8 .register_cascade_mode = "off";
defparam \enc|LessThan0~8 .sum_lutc_input = "datac";
defparam \enc|LessThan0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxii_lcell \enc|LessThan0~9 (
// Equation(s):
// \enc|LessThan0~9_combout  = (((!\enc|count_reg [16]) # (!\enc|count_reg [13])) # (!\enc|count_reg [15])) # (!\enc|count_reg [14])

	.clk(gnd),
	.dataa(\enc|count_reg [14]),
	.datab(\enc|count_reg [15]),
	.datac(\enc|count_reg [13]),
	.datad(\enc|count_reg [16]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~9 .lut_mask = "7fff";
defparam \enc|LessThan0~9 .operation_mode = "normal";
defparam \enc|LessThan0~9 .output_mode = "comb_only";
defparam \enc|LessThan0~9 .register_cascade_mode = "off";
defparam \enc|LessThan0~9 .sum_lutc_input = "datac";
defparam \enc|LessThan0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxii_lcell \enc|LessThan0~10 (
// Equation(s):
// \enc|LessThan0~10_combout  = (((!\enc|LessThan0~8_combout  & !\enc|LessThan0~9_combout )) # (!\enc|LessThan0~2_combout )) # (!\enc|LessThan0~4_combout )

	.clk(gnd),
	.dataa(\enc|LessThan0~4_combout ),
	.datab(\enc|LessThan0~2_combout ),
	.datac(\enc|LessThan0~8_combout ),
	.datad(\enc|LessThan0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\enc|LessThan0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|LessThan0~10 .lut_mask = "777f";
defparam \enc|LessThan0~10 .operation_mode = "normal";
defparam \enc|LessThan0~10 .output_mode = "comb_only";
defparam \enc|LessThan0~10 .register_cascade_mode = "off";
defparam \enc|LessThan0~10 .sum_lutc_input = "datac";
defparam \enc|LessThan0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N2
maxii_lcell \enc|out_200hz (
// Equation(s):
// \enc|out_200hz~regout  = DFFEAS((\enc|out_200hz~regout  $ (((\enable_enc~regout  & \enc|LessThan0~10_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\enc|out_200hz~regout ),
	.datac(\enable_enc~regout ),
	.datad(\enc|LessThan0~10_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|out_200hz~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|out_200hz .lut_mask = "3ccc";
defparam \enc|out_200hz .operation_mode = "normal";
defparam \enc|out_200hz .output_mode = "reg_only";
defparam \enc|out_200hz .register_cascade_mode = "off";
defparam \enc|out_200hz .sum_lutc_input = "datac";
defparam \enc|out_200hz .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxii_lcell \enc|Phase90_Count[0] (
// Equation(s):
// \enc|Phase90_Count [0] = DFFEAS((((!\enc|Phase90_Count [0]))), GLOBAL(\enc|out_200hz~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\enc|out_200hz~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\enc|Phase90_Count [0]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|Phase90_Count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|Phase90_Count[0] .lut_mask = "00ff";
defparam \enc|Phase90_Count[0] .operation_mode = "normal";
defparam \enc|Phase90_Count[0] .output_mode = "reg_only";
defparam \enc|Phase90_Count[0] .register_cascade_mode = "off";
defparam \enc|Phase90_Count[0] .sum_lutc_input = "datac";
defparam \enc|Phase90_Count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxii_lcell \enc|Phase90_Count[1] (
// Equation(s):
// \enc|Phase90_Count [1] = DFFEAS((\enc|Phase90_Count [0] $ (((\enc|Phase90_Count [1])))), GLOBAL(\enc|out_200hz~regout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\enc|out_200hz~regout ),
	.dataa(vcc),
	.datab(\enc|Phase90_Count [0]),
	.datac(vcc),
	.datad(\enc|Phase90_Count [1]),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|Phase90_Count [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|Phase90_Count[1] .lut_mask = "33cc";
defparam \enc|Phase90_Count[1] .operation_mode = "normal";
defparam \enc|Phase90_Count[1] .output_mode = "reg_only";
defparam \enc|Phase90_Count[1] .register_cascade_mode = "off";
defparam \enc|Phase90_Count[1] .sum_lutc_input = "datac";
defparam \enc|Phase90_Count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N0
maxii_lcell \enc|pha_reg (
// Equation(s):
// \enc|pha_reg~regout  = DFFEAS((\rst_n~combout  & ((\enc|Phase90_Count [0] & (\enc|pha_reg~regout )) # (!\enc|Phase90_Count [0] & ((!\enc|Phase90_Count [1]))))) # (!\rst_n~combout  & (((\enc|pha_reg~regout )))), GLOBAL(\enc|out_200hz~regout ), VCC, , , , , 
// , )

	.clk(\enc|out_200hz~regout ),
	.dataa(\rst_n~combout ),
	.datab(\enc|Phase90_Count [0]),
	.datac(\enc|pha_reg~regout ),
	.datad(\enc|Phase90_Count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|pha_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|pha_reg .lut_mask = "d0f2";
defparam \enc|pha_reg .operation_mode = "normal";
defparam \enc|pha_reg .output_mode = "reg_only";
defparam \enc|pha_reg .register_cascade_mode = "off";
defparam \enc|pha_reg .sum_lutc_input = "datac";
defparam \enc|pha_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxii_lcell linkFQD(
// Equation(s):
// \linkFQD~regout  = DFFEAS((\Equal6~5_combout ) # ((\linkFQD~regout  & ((\Equal7~2_combout ) # (!\WideOr6~1_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal7~2_combout ),
	.datab(\Equal6~5_combout ),
	.datac(\linkFQD~regout ),
	.datad(\WideOr6~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkFQD~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkFQD.lut_mask = "ecfc";
defparam linkFQD.operation_mode = "normal";
defparam linkFQD.output_mode = "reg_only";
defparam linkFQD.register_cascade_mode = "off";
defparam linkFQD.sum_lutc_input = "datac";
defparam linkFQD.synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxii_lcell \WideOr26~1 (
// Equation(s):
// \WideOr26~1_combout  = (\WideNor1~2_combout  & (\WideNor1~5_combout  & ((!\Equal5~3_combout ) # (!\Equal7~0_combout ))))

	.clk(gnd),
	.dataa(\WideNor1~2_combout ),
	.datab(\Equal7~0_combout ),
	.datac(\Equal5~3_combout ),
	.datad(\WideNor1~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\WideOr26~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \WideOr26~1 .lut_mask = "2a00";
defparam \WideOr26~1 .operation_mode = "normal";
defparam \WideOr26~1 .output_mode = "comb_only";
defparam \WideOr26~1 .register_cascade_mode = "off";
defparam \WideOr26~1 .sum_lutc_input = "datac";
defparam \WideOr26~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxii_lcell linkTDC(
// Equation(s):
// \linkTDC~regout  = DFFEAS((\Equal26~0_combout ) # ((\linkTDC~regout  & ((!\WideOr26~1_combout ) # (!\WideOr25~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\linkTDC~regout ),
	.datab(\WideOr25~0_combout ),
	.datac(\Equal26~0_combout ),
	.datad(\WideOr26~1_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkTDC~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkTDC.lut_mask = "f2fa";
defparam linkTDC.operation_mode = "normal";
defparam linkTDC.output_mode = "reg_only";
defparam linkTDC.register_cascade_mode = "off";
defparam linkTDC.sum_lutc_input = "datac";
defparam linkTDC.synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxii_lcell \BusB[77]~88 (
// Equation(s):
// \BusB[77]~88_combout  = (\enc|pha_reg~regout  & (((\BusA[15]~13 ) # (!\linkTDC~regout )))) # (!\enc|pha_reg~regout  & (!\linkFQD~regout  & ((\BusA[15]~13 ) # (!\linkTDC~regout ))))

	.clk(gnd),
	.dataa(\enc|pha_reg~regout ),
	.datab(\linkFQD~regout ),
	.datac(\linkTDC~regout ),
	.datad(\BusA[15]~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusB[77]~88_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusB[77]~88 .lut_mask = "bb0b";
defparam \BusB[77]~88 .operation_mode = "normal";
defparam \BusB[77]~88 .output_mode = "comb_only";
defparam \BusB[77]~88 .register_cascade_mode = "off";
defparam \BusB[77]~88 .sum_lutc_input = "datac";
defparam \BusB[77]~88 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N9
maxii_lcell linkTIC(
// Equation(s):
// \linkTIC~regout  = DFFEAS((\Equal13~1_combout ) # ((\linkTIC~regout  & ((\Equal19~1_combout ) # (!\WideOr12~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal13~1_combout ),
	.datab(\linkTIC~regout ),
	.datac(\Equal19~1_combout ),
	.datad(\WideOr12~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkTIC~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkTIC.lut_mask = "eaee";
defparam linkTIC.operation_mode = "normal";
defparam linkTIC.output_mode = "reg_only";
defparam linkTIC.register_cascade_mode = "off";
defparam linkTIC.sum_lutc_input = "datac";
defparam linkTIC.synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxii_lcell \BusB[77]~89 (
// Equation(s):
// \BusB[77]~89_combout  = ((\BusB[77]~88_combout  & ((\BusA[16]~14 ) # (!\linkTIC~regout ))))

	.clk(gnd),
	.dataa(\BusA[16]~14 ),
	.datab(vcc),
	.datac(\BusB[77]~88_combout ),
	.datad(\linkTIC~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusB[77]~89_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusB[77]~89 .lut_mask = "a0f0";
defparam \BusB[77]~89 .operation_mode = "normal";
defparam \BusB[77]~89 .output_mode = "comb_only";
defparam \BusB[77]~89 .register_cascade_mode = "off";
defparam \BusB[77]~89 .sum_lutc_input = "datac";
defparam \BusB[77]~89 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxii_lcell \BusB[77]~90 (
// Equation(s):
// \BusB[77]~90_combout  = ((\linkFQD~regout ) # ((\linkTDC~regout ) # (\linkTIC~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\linkFQD~regout ),
	.datac(\linkTDC~regout ),
	.datad(\linkTIC~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusB[77]~90_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusB[77]~90 .lut_mask = "fffc";
defparam \BusB[77]~90 .operation_mode = "normal";
defparam \BusB[77]~90 .output_mode = "comb_only";
defparam \BusB[77]~90 .register_cascade_mode = "off";
defparam \BusB[77]~90 .sum_lutc_input = "datac";
defparam \BusB[77]~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxii_lcell \enc|phb_reg (
// Equation(s):
// \enc|phb_reg~regout  = DFFEAS((\rst_n~combout  & ((\enc|Phase90_Count [0] & ((!\enc|Phase90_Count [1]))) # (!\enc|Phase90_Count [0] & (\enc|phb_reg~regout )))) # (!\rst_n~combout  & (((\enc|phb_reg~regout )))), GLOBAL(\enc|out_200hz~regout ), VCC, , , , , 
// , )

	.clk(\enc|out_200hz~regout ),
	.dataa(\rst_n~combout ),
	.datab(\enc|Phase90_Count [0]),
	.datac(\enc|phb_reg~regout ),
	.datad(\enc|Phase90_Count [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\enc|phb_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \enc|phb_reg .lut_mask = "70f8";
defparam \enc|phb_reg .operation_mode = "normal";
defparam \enc|phb_reg .output_mode = "reg_only";
defparam \enc|phb_reg .register_cascade_mode = "off";
defparam \enc|phb_reg .sum_lutc_input = "datac";
defparam \enc|phb_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxii_lcell \Selector45~0 (
// Equation(s):
// \Selector45~0_combout  = (!\Equal16~2_combout  & (\WideOr13~0_combout  & (!\Equal18~1_combout  & \WideOr13~1_combout )))

	.clk(gnd),
	.dataa(\Equal16~2_combout ),
	.datab(\WideOr13~0_combout ),
	.datac(\Equal18~1_combout ),
	.datad(\WideOr13~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector45~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector45~0 .lut_mask = "0400";
defparam \Selector45~0 .operation_mode = "normal";
defparam \Selector45~0 .output_mode = "comb_only";
defparam \Selector45~0 .register_cascade_mode = "off";
defparam \Selector45~0 .sum_lutc_input = "datac";
defparam \Selector45~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxii_lcell linkDSV(
// Equation(s):
// \linkDSV~regout  = DFFEAS((\Equal17~1_combout ) # ((\linkDSV~regout  & ((\Equal14~1_combout ) # (!\Selector45~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Equal14~1_combout ),
	.datab(\linkDSV~regout ),
	.datac(\Equal17~1_combout ),
	.datad(\Selector45~0_combout ),
	.aclr(!\rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\linkDSV~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam linkDSV.lut_mask = "f8fc";
defparam linkDSV.operation_mode = "normal";
defparam linkDSV.output_mode = "reg_only";
defparam linkDSV.register_cascade_mode = "off";
defparam linkDSV.sum_lutc_input = "datac";
defparam linkDSV.synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N1
maxii_lcell \BusB[87]~91 (
// Equation(s):
// \BusB[87]~91_combout  = (\BusA[19]~53_combout  & (\BusA[18]~16  & ((\BusB[85]~39 ) # (!\linkDSV~regout )))) # (!\BusA[19]~53_combout  & ((\BusB[85]~39 ) # ((!\linkDSV~regout ))))

	.clk(gnd),
	.dataa(\BusA[19]~53_combout ),
	.datab(\BusB[85]~39 ),
	.datac(\BusA[18]~16 ),
	.datad(\linkDSV~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusB[87]~91_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusB[87]~91 .lut_mask = "c4f5";
defparam \BusB[87]~91 .operation_mode = "normal";
defparam \BusB[87]~91 .output_mode = "comb_only";
defparam \BusB[87]~91 .register_cascade_mode = "off";
defparam \BusB[87]~91 .sum_lutc_input = "datac";
defparam \BusB[87]~91 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N5
maxii_lcell \BusB[87]~92 (
// Equation(s):
// \BusB[87]~92_combout  = ((\linkESS~regout ) # ((\linkESC~regout ) # (\linkDSV~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\linkESS~regout ),
	.datac(\linkESC~regout ),
	.datad(\linkDSV~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\BusB[87]~92_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \BusB[87]~92 .lut_mask = "fffc";
defparam \BusB[87]~92 .operation_mode = "normal";
defparam \BusB[87]~92 .output_mode = "comb_only";
defparam \BusB[87]~92 .register_cascade_mode = "off";
defparam \BusB[87]~92 .sum_lutc_input = "datac";
defparam \BusB[87]~92 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \rs232_tx~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(rs232_tx));
// synopsys translate_off
defparam \rs232_tx~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \led~I (
	.datain(\led~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(led));
// synopsys translate_off
defparam \led~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[5]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[5]));
// synopsys translate_off
defparam \BusA[5]~I .open_drain_output = "true";
defparam \BusA[5]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[6]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[6]));
// synopsys translate_off
defparam \BusA[6]~I .open_drain_output = "true";
defparam \BusA[6]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[7]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[7]));
// synopsys translate_off
defparam \BusA[7]~I .open_drain_output = "true";
defparam \BusA[7]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[9]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[9]));
// synopsys translate_off
defparam \BusA[9]~I .open_drain_output = "true";
defparam \BusA[9]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[10]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[10]));
// synopsys translate_off
defparam \BusA[10]~I .open_drain_output = "true";
defparam \BusA[10]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[11]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[11]));
// synopsys translate_off
defparam \BusA[11]~I .open_drain_output = "true";
defparam \BusA[11]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[12]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[12]));
// synopsys translate_off
defparam \BusA[12]~I .open_drain_output = "true";
defparam \BusA[12]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[13]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[13]));
// synopsys translate_off
defparam \BusA[13]~I .open_drain_output = "true";
defparam \BusA[13]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[14]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusA[14]));
// synopsys translate_off
defparam \BusA[14]~I .open_drain_output = "true";
defparam \BusA[14]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[51]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[51]));
// synopsys translate_off
defparam \BusB[51]~I .open_drain_output = "true";
defparam \BusB[51]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[52]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[52]));
// synopsys translate_off
defparam \BusB[52]~I .open_drain_output = "true";
defparam \BusB[52]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[53]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[53]));
// synopsys translate_off
defparam \BusB[53]~I .open_drain_output = "true";
defparam \BusB[53]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[54]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[54]));
// synopsys translate_off
defparam \BusB[54]~I .open_drain_output = "true";
defparam \BusB[54]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[55]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[55]));
// synopsys translate_off
defparam \BusB[55]~I .open_drain_output = "true";
defparam \BusB[55]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[56]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[56]));
// synopsys translate_off
defparam \BusB[56]~I .open_drain_output = "true";
defparam \BusB[56]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[58]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[58]));
// synopsys translate_off
defparam \BusB[58]~I .open_drain_output = "true";
defparam \BusB[58]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[59]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[59]));
// synopsys translate_off
defparam \BusB[59]~I .open_drain_output = "true";
defparam \BusB[59]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[60]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[60]));
// synopsys translate_off
defparam \BusB[60]~I .open_drain_output = "true";
defparam \BusB[60]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[62]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[62]));
// synopsys translate_off
defparam \BusB[62]~I .open_drain_output = "true";
defparam \BusB[62]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[63]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[63]));
// synopsys translate_off
defparam \BusB[63]~I .open_drain_output = "true";
defparam \BusB[63]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[64]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[64]));
// synopsys translate_off
defparam \BusB[64]~I .open_drain_output = "true";
defparam \BusB[64]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[65]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[65]));
// synopsys translate_off
defparam \BusB[65]~I .open_drain_output = "true";
defparam \BusB[65]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[67]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[67]));
// synopsys translate_off
defparam \BusB[67]~I .open_drain_output = "true";
defparam \BusB[67]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[69]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[69]));
// synopsys translate_off
defparam \BusB[69]~I .open_drain_output = "true";
defparam \BusB[69]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[70]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[70]));
// synopsys translate_off
defparam \BusB[70]~I .open_drain_output = "true";
defparam \BusB[70]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[71]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[71]));
// synopsys translate_off
defparam \BusB[71]~I .open_drain_output = "true";
defparam \BusB[71]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[73]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[73]));
// synopsys translate_off
defparam \BusB[73]~I .open_drain_output = "true";
defparam \BusB[73]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[74]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[74]));
// synopsys translate_off
defparam \BusB[74]~I .open_drain_output = "true";
defparam \BusB[74]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[75]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[75]));
// synopsys translate_off
defparam \BusB[75]~I .open_drain_output = "true";
defparam \BusB[75]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[76]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[76]));
// synopsys translate_off
defparam \BusB[76]~I .open_drain_output = "true";
defparam \BusB[76]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[78]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[78]));
// synopsys translate_off
defparam \BusB[78]~I .open_drain_output = "true";
defparam \BusB[78]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[79]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[79]));
// synopsys translate_off
defparam \BusB[79]~I .open_drain_output = "true";
defparam \BusB[79]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[80]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[80]));
// synopsys translate_off
defparam \BusB[80]~I .open_drain_output = "true";
defparam \BusB[80]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[82]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[82]));
// synopsys translate_off
defparam \BusB[82]~I .open_drain_output = "true";
defparam \BusB[82]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[84]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[84]));
// synopsys translate_off
defparam \BusB[84]~I .open_drain_output = "true";
defparam \BusB[84]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[86]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[86]));
// synopsys translate_off
defparam \BusB[86]~I .open_drain_output = "true";
defparam \BusB[86]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[88]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[88]));
// synopsys translate_off
defparam \BusB[88]~I .open_drain_output = "true";
defparam \BusB[88]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[89]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[89]));
// synopsys translate_off
defparam \BusB[89]~I .open_drain_output = "true";
defparam \BusB[89]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[90]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(BusB[90]));
// synopsys translate_off
defparam \BusB[90]~I .open_drain_output = "true";
defparam \BusB[90]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[2]~I (
	.datain(\BusA[2]~40_combout ),
	.oe(\BusA[2]~41_combout ),
	.combout(),
	.padio(BusA[2]));
// synopsys translate_off
defparam \BusA[2]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[8]~I (
	.datain(\BusA[15]~46_combout ),
	.oe(\BusA[8]~48_combout ),
	.combout(),
	.padio(BusA[8]));
// synopsys translate_off
defparam \BusA[8]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[17]~I (
	.datain(\BusA[17]~50_combout ),
	.oe(\BusA[17]~51_combout ),
	.combout(),
	.padio(BusA[17]));
// synopsys translate_off
defparam \BusA[17]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusA[19]~I (
	.datain(\BusA[19]~52_combout ),
	.oe(\BusA[19]~53_combout ),
	.combout(),
	.padio(BusA[19]));
// synopsys translate_off
defparam \BusA[19]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[57]~I (
	.datain(\BusB[57]~84_combout ),
	.oe(\BusB[57]~85_combout ),
	.combout(),
	.padio(BusB[57]));
// synopsys translate_off
defparam \BusB[57]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[66]~I (
	.datain(\BusA[16]~14 ),
	.oe(\linkCMP~regout ),
	.combout(),
	.padio(BusB[66]));
// synopsys translate_off
defparam \BusB[66]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[68]~I (
	.datain(\BusB[68]~86_combout ),
	.oe(\BusB[68]~87_combout ),
	.combout(),
	.padio(BusB[68]));
// synopsys translate_off
defparam \BusB[68]~I .operation_mode = "bidir";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \BusB[87]~I (
	.datain(\BusB[87]~91_combout ),
	.oe(\BusB[87]~92_combout ),
	.combout(),
	.padio(BusB[87]));
// synopsys translate_off
defparam \BusB[87]~I .operation_mode = "bidir";
// synopsys translate_on

endmodule
