
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'ubuntu' on host 'ubuntu2004.linuxvmimages.local' (Linux_x86_64 version 5.15.0-125-generic) on Wed Nov 20 15:12:54 EST 2024
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project matrix_mul_hls 
INFO: [HLS 200-10] Opening project '/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls'.
INFO: [HLS 200-1510] Running: set_top matrix_mul 
INFO: [HLS 200-1510] Running: add_files ./src/matrix_mul.cpp 
INFO: [HLS 200-10] Adding design file './src/matrix_mul.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ./src/testbench.cpp 
INFO: [HLS 200-10] Adding test bench file './src/testbench.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Opening and resetting solution '/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../src/testbench.cpp in debug mode
   Compiling ../../../../src/matrix_mul.cpp in debug mode
   Generating csim.exe
Test PASSED for matrix size 128 x 128
Test PASSED for matrix size 256 x 256
Test PASSED for matrix size 512 x 512
Test PASSED for matrix size 1024 x 1024
Test PASSED for matrix size 2048 x 2048
Test PASSED for matrix size 4096 x 4096
All tests passed successfully!
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1021.11 seconds. CPU system time: 1.01 seconds. Elapsed time: 1022.05 seconds; current allocated memory: -1033.656 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 459.355 MB.
INFO: [HLS 200-10] Analyzing design file './src/matrix_mul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.81 seconds. CPU system time: 0.4 seconds. Elapsed time: 3.25 seconds; current allocated memory: 461.844 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_65_12' is marked as complete unroll implied by the pipeline pragma (./src/matrix_mul.cpp:65:43)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_12' (./src/matrix_mul.cpp:65:43) in function 'matrix_mul' completely with a factor of 64 (./src/matrix_mul.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'local_A': Complete partitioning on dimension 2. (./src/matrix_mul.cpp:26:12)
INFO: [HLS 214-248] Applying array_partition to 'local_B': Complete partitioning on dimension 1. (./src/matrix_mul.cpp:27:12)
INFO: [HLS 214-248] Applying array_partition to 'local_C': Complete partitioning on dimension 2. (./src/matrix_mul.cpp:28:12)
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'VITIS_LOOP_47_7'(./src/matrix_mul.cpp:47:38) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (./src/matrix_mul.cpp:47:38)
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'VITIS_LOOP_54_9'(./src/matrix_mul.cpp:54:38) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (./src/matrix_mul.cpp:54:38)
INFO: [HLS 214-115] Multiple burst writes of length 64 and bit width 32 in loop 'VITIS_LOOP_76_14'(./src/matrix_mul.cpp:76:35) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (./src/matrix_mul.cpp:76:35)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.22 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.54 seconds; current allocated memory: 462.273 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.273 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 468.027 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 468.582 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.82 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 500.781 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_3' (./src/matrix_mul.cpp:37:39) in function 'matrix_mul'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_6' (./src/matrix_mul.cpp:46:43) in function 'matrix_mul'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_8' (./src/matrix_mul.cpp:53:43) in function 'matrix_mul'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_61_10' (./src/matrix_mul.cpp:61:44) in function 'matrix_mul' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_44_5' (./src/matrix_mul.cpp:44:39) in function 'matrix_mul' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_13' (./src/matrix_mul.cpp:75:40) in function 'matrix_mul'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_35_2' (./src/matrix_mul.cpp:35:35) in function 'matrix_mul' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_34_1' (./src/matrix_mul.cpp:34:28) in function 'matrix_mul'.
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./src/matrix_mul.cpp:40:18)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A' (./src/matrix_mul.cpp:49:18)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B' (./src/matrix_mul.cpp:56:18)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./src/matrix_mul.cpp:69:41)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 549.555 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_mul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_3_VITIS_LOOP_38_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_37_3_VITIS_LOOP_38_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 554.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 554.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_Pipeline_VITIS_LOOP_47_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_6_VITIS_LOOP_47_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_46_6_VITIS_LOOP_47_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 555.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 555.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_Pipeline_VITIS_LOOP_54_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_8_VITIS_LOOP_54_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_53_8_VITIS_LOOP_54_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 558.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 558.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_Pipeline_VITIS_LOOP_62_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_11'.
WARNING: [HLS 200-880] The II Violation in module 'matrix_mul_Pipeline_VITIS_LOOP_62_11' (loop 'VITIS_LOOP_62_11'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_65_write_ln69', ./src/matrix_mul.cpp:69) of variable 'sum', ./src/matrix_mul.cpp:67 on local variable 'sum' and 'load' operation ('sum_65_load', ./src/matrix_mul.cpp:64) on local variable 'sum'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'matrix_mul_Pipeline_VITIS_LOOP_62_11' (loop 'VITIS_LOOP_62_11'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_65_write_ln69', ./src/matrix_mul.cpp:69) of variable 'sum', ./src/matrix_mul.cpp:67 on local variable 'sum' and 'load' operation ('sum_65_load', ./src/matrix_mul.cpp:64) on local variable 'sum'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'matrix_mul_Pipeline_VITIS_LOOP_62_11' (loop 'VITIS_LOOP_62_11'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_65_write_ln69', ./src/matrix_mul.cpp:69) of variable 'sum', ./src/matrix_mul.cpp:67 on local variable 'sum' and 'load' operation ('sum_65_load', ./src/matrix_mul.cpp:64) on local variable 'sum'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'matrix_mul_Pipeline_VITIS_LOOP_62_11' (loop 'VITIS_LOOP_62_11'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('sum_65_write_ln69', ./src/matrix_mul.cpp:69) of variable 'sum', ./src/matrix_mul.cpp:67 on local variable 'sum' and 'load' operation ('sum_65_load', ./src/matrix_mul.cpp:64) on local variable 'sum'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'matrix_mul_Pipeline_VITIS_LOOP_62_11' (loop 'VITIS_LOOP_62_11'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 0) between 'store' operation ('sum_65_write_ln69', ./src/matrix_mul.cpp:69) of variable 'sum', ./src/matrix_mul.cpp:67 on local variable 'sum' and 'load' operation ('sum_65_load', ./src/matrix_mul.cpp:64) on local variable 'sum'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'matrix_mul_Pipeline_VITIS_LOOP_62_11' (loop 'VITIS_LOOP_62_11'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 0) between 'store' operation ('sum_65_write_ln69', ./src/matrix_mul.cpp:69) of variable 'sum', ./src/matrix_mul.cpp:67 on local variable 'sum' and 'load' operation ('sum_65_load', ./src/matrix_mul.cpp:64) on local variable 'sum'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'matrix_mul_Pipeline_VITIS_LOOP_62_11' (loop 'VITIS_LOOP_62_11'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 0) between 'store' operation ('sum_65_write_ln69', ./src/matrix_mul.cpp:69) of variable 'sum', ./src/matrix_mul.cpp:67 on local variable 'sum' and 'load' operation ('sum_65_load', ./src/matrix_mul.cpp:64) on local variable 'sum'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'matrix_mul_Pipeline_VITIS_LOOP_62_11' (loop 'VITIS_LOOP_62_11'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 0) between 'store' operation ('sum_65_write_ln69', ./src/matrix_mul.cpp:69) of variable 'sum', ./src/matrix_mul.cpp:67 on local variable 'sum' and 'load' operation ('sum_65_load', ./src/matrix_mul.cpp:64) on local variable 'sum'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'matrix_mul_Pipeline_VITIS_LOOP_62_11' (loop 'VITIS_LOOP_62_11'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 0) between 'store' operation ('sum_65_write_ln69', ./src/matrix_mul.cpp:69) of variable 'sum', ./src/matrix_mul.cpp:67 on local variable 'sum' and 'load' operation ('sum_65_load', ./src/matrix_mul.cpp:64) on local variable 'sum'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'matrix_mul_Pipeline_VITIS_LOOP_62_11' (loop 'VITIS_LOOP_62_11'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 0) between 'store' operation ('sum_65_write_ln69', ./src/matrix_mul.cpp:69) of variable 'sum', ./src/matrix_mul.cpp:67 on local variable 'sum' and 'load' operation ('sum_65_load', ./src/matrix_mul.cpp:64) on local variable 'sum'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'matrix_mul_Pipeline_VITIS_LOOP_62_11' (loop 'VITIS_LOOP_62_11'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 0) between 'store' operation ('sum_65_write_ln69', ./src/matrix_mul.cpp:69) of variable 'sum', ./src/matrix_mul.cpp:67 on local variable 'sum' and 'load' operation ('sum_65_load', ./src/matrix_mul.cpp:64) on local variable 'sum'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 256, Depth = 262, loop 'VITIS_LOOP_62_11'
WARNING: [HLS 200-871] Estimated clock period (4.166ns) exceeds the target (target clock period: 3.33ns, clock uncertainty: 0.8991ns, effective delay budget: 2.4309ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'matrix_mul_Pipeline_VITIS_LOOP_62_11' consists of the following:	'fadd' operation ('sum', ./src/matrix_mul.cpp:67) [661]  (2.08 ns)
	'fadd' operation ('sum', ./src/matrix_mul.cpp:67) [665]  (2.08 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.45 seconds. CPU system time: 0 seconds. Elapsed time: 5.46 seconds; current allocated memory: 570.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.38 seconds. CPU system time: 0 seconds. Elapsed time: 1.38 seconds; current allocated memory: 571.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_Pipeline_VITIS_LOOP_76_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_13_VITIS_LOOP_76_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_75_13_VITIS_LOOP_76_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0 seconds. Elapsed time: 0.97 seconds; current allocated memory: 572.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 572.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 577.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.49 seconds. CPU system time: 0 seconds. Elapsed time: 1.49 seconds; current allocated memory: 577.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0 seconds. Elapsed time: 1.27 seconds; current allocated memory: 577.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_Pipeline_VITIS_LOOP_47_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrix_mul_Pipeline_VITIS_LOOP_47_7' pipeline 'VITIS_LOOP_46_6_VITIS_LOOP_47_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_Pipeline_VITIS_LOOP_47_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 583.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_Pipeline_VITIS_LOOP_54_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrix_mul_Pipeline_VITIS_LOOP_54_9' pipeline 'VITIS_LOOP_53_8_VITIS_LOOP_54_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_32ns_39_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_Pipeline_VITIS_LOOP_54_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 590.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_Pipeline_VITIS_LOOP_62_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrix_mul_Pipeline_VITIS_LOOP_62_11' pipeline 'VITIS_LOOP_62_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_647_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_Pipeline_VITIS_LOOP_62_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 605.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_Pipeline_VITIS_LOOP_76_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrix_mul_Pipeline_VITIS_LOOP_76_14' pipeline 'VITIS_LOOP_75_13_VITIS_LOOP_76_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_32ns_39_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_647_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_Pipeline_VITIS_LOOP_76_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0 seconds. Elapsed time: 1.28 seconds; current allocated memory: 624.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/P' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_mul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'C', 'M', 'N', 'P' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_25ns_32ns_56_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_26ns_27ns_83_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_32ns_39_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 640.172 MB.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_local_A_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7.36 seconds. CPU system time: 0 seconds. Elapsed time: 7.38 seconds; current allocated memory: 656.324 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.04 seconds. CPU system time: 0 seconds. Elapsed time: 1.04 seconds; current allocated memory: 669.359 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_mul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_mul.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 240.04 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 33.13 seconds. CPU system time: 0.74 seconds. Elapsed time: 34.04 seconds; current allocated memory: 210.102 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'matrix_mul_fadd_32ns_32ns_32_5_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'matrix_mul_fadd_32ns_32ns_32_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'matrix_mul_fadd_32ns_32ns_32_5_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Nov 20 15:30:52 2024...
INFO: [HLS 200-802] Generated output file matrix_mul_hls/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 13.54 seconds. CPU system time: 6.04 seconds. Elapsed time: 22.96 seconds; current allocated memory: 8.246 MB.
[2Kvitis_hls> [11C
[2Kvitis_hls> [11CINFO: [HLS 200-112] Total CPU user time: 1070.46 seconds. Total CPU system time: 9.27 seconds. Total elapsed time: 1174.22 seconds; peak allocated memory: 677.703 MB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Nov 20 15:32:28 2024...
