read -sv run_verilog_mid/adder_32b_11_80_60a597343ff7d7924f50218cae4b18cb.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_11_80_60a597343ff7d7924f50218cae4b18cb_yosys.v
