// Seed: 1126220697
module module_0 (
    id_1,
    id_2
);
  output logic [7:0] id_2;
  inout wire id_1;
  assign id_1 = id_1 && 1'h0;
  logic [7:0] id_3;
  ;
  logic id_4 = -1'd0;
  assign id_2[-1/-1] = -1 ? id_1 : id_3[1];
  assign id_1 = id_3 > 1 ? id_4 == id_4 : id_4;
endmodule
module module_1 #(
    parameter id_1  = 32'd47,
    parameter id_17 = 32'd38
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input logic [7:0] id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire _id_1;
  logic _id_17;
  logic [-1 : id_1] id_18;
  parameter id_19 = 1;
  module_0 modCall_1 (
      id_6,
      id_18
  );
  assign id_14 = id_15;
  logic id_20;
  logic id_21 = id_18[{id_17}] <= -1;
  always force id_6 = -1;
endmodule
