# RISCV-RV32I-5stage-pipeline
Verilog implementation of a 5-stage pipelined RISC-V RV32I CPU with a modular and scalable pipeline architecture. Includes data forwarding, load-use hazard detection, branch/jump support, and layered unit-to-system-level verification.   
<img width="1536" height="1024" alt="5STAGE_RISCV_PIPELINE" src="https://github.com/user-attachments/assets/cd2b017d-6001-4d62-b389-81ee376913dc" />
