{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 20:36:34 2024 " "Info: Processing started: Thu Jun 27 20:36:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off puc_241 -c puc_241 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off puc_241 -c puc_241" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puc/sistemas reconf/trab3/ram_256x8/ram_256x8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /puc/sistemas reconf/trab3/ram_256x8/ram_256x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_256x8-Behavioral " "Info: Found design unit 1: ram_256x8-Behavioral" {  } { { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram_256x8 " "Info: Found entity 1: ram_256x8" {  } { { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puc/sistemas reconf/trab3/port_io/port_io.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /puc/sistemas reconf/trab3/port_io/port_io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 port_io-Behavioral " "Info: Found design unit 1: port_io-Behavioral" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 port_io " "Info: Found entity 1: port_io" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puc/sistemas reconf/trab1/ula/ula.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /puc/sistemas reconf/trab1/ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-arch " "Info: Found design unit 1: ULA-arch" {  } { { "../Trab1/ULA/ULA.vhd" "" { Text "D:/Puc/sistemas reconf/Trab1/ULA/ULA.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Info: Found entity 1: ULA" {  } { { "../Trab1/ULA/ULA.vhd" "" { Text "D:/Puc/sistemas reconf/Trab1/ULA/ULA.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puc/sistemas reconf/trab2/stack/stack.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /puc/sistemas reconf/trab2/stack/stack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stack-Behavioral " "Info: Found design unit 1: Stack-Behavioral" {  } { { "../Trab2/Stack/Stack.vhd" "" { Text "D:/Puc/sistemas reconf/Trab2/Stack/Stack.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Stack " "Info: Found entity 1: Stack" {  } { { "../Trab2/Stack/Stack.vhd" "" { Text "D:/Puc/sistemas reconf/Trab2/Stack/Stack.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puc/sistemas reconf/trab2/prog_cnt/prog_cnt.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /puc/sistemas reconf/trab2/prog_cnt/prog_cnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prog_cnt-Behavioral " "Info: Found design unit 1: Prog_cnt-Behavioral" {  } { { "../Trab2/Prog_cnt/Prog_cnt.vhd" "" { Text "D:/Puc/sistemas reconf/Trab2/Prog_cnt/Prog_cnt.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Prog_cnt " "Info: Found entity 1: Prog_cnt" {  } { { "../Trab2/Prog_cnt/Prog_cnt.vhd" "" { Text "D:/Puc/sistemas reconf/Trab2/Prog_cnt/Prog_cnt.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puc/sistemas reconf/trab2/regbank/regbank.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /puc/sistemas reconf/trab2/regbank/regbank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegBank-Behavioral " "Info: Found design unit 1: RegBank-Behavioral" {  } { { "../Trab2/RegBank/RegBank.vhd" "" { Text "D:/Puc/sistemas reconf/Trab2/RegBank/RegBank.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegBank " "Info: Found entity 1: RegBank" {  } { { "../Trab2/RegBank/RegBank.vhd" "" { Text "D:/Puc/sistemas reconf/Trab2/RegBank/RegBank.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "puc_241.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file puc_241.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 puc_241-Behavioral " "Info: Found design unit 1: puc_241-Behavioral" {  } { { "puc_241.vhd" "" { Text "D:/Puc/sistemas reconf/Trab4/puc_241.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 puc_241 " "Info: Found entity 1: puc_241" {  } { { "puc_241.vhd" "" { Text "D:/Puc/sistemas reconf/Trab4/puc_241.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "puc_241_esquema.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file puc_241_esquema.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 puc_241_esquema " "Info: Found entity 1: puc_241_esquema" {  } { { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_2k_16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rom_2k_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_2k_16-SYN " "Info: Found design unit 1: rom_2k_16-SYN" {  } { { "rom_2k_16.vhd" "" { Text "D:/Puc/sistemas reconf/Trab4/rom_2k_16.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rom_2k_16 " "Info: Found entity 1: rom_2k_16" {  } { { "rom_2k_16.vhd" "" { Text "D:/Puc/sistemas reconf/Trab4/rom_2k_16.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "puc_241_esquema " "Info: Elaborating entity \"puc_241_esquema\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "puc_241 puc_241:inst6 " "Info: Elaborating entity \"puc_241\" for hierarchy \"puc_241:inst6\"" {  } { { "puc_241_esquema.bdf" "inst6" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 816 1432 1640 1104 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "v_flag_reg puc_241.vhd(484) " "Warning (10492): VHDL Process Statement warning at puc_241.vhd(484): signal \"v_flag_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "puc_241.vhd" "" { Text "D:/Puc/sistemas reconf/Trab4/puc_241.vhd" 484 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegBank RegBank:inst2 " "Info: Elaborating entity \"RegBank\" for hierarchy \"RegBank:inst2\"" {  } { { "puc_241_esquema.bdf" "inst2" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 320 1288 1512 576 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_flag RegBank.vhd(31) " "Warning (10036): Verilog HDL or VHDL warning at RegBank.vhd(31): object \"c_flag\" assigned a value but never read" {  } { { "../Trab2/RegBank/RegBank.vhd" "" { Text "D:/Puc/sistemas reconf/Trab2/RegBank/RegBank.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z_flag RegBank.vhd(31) " "Warning (10036): Verilog HDL or VHDL warning at RegBank.vhd(31): object \"z_flag\" assigned a value but never read" {  } { { "../Trab2/RegBank/RegBank.vhd" "" { Text "D:/Puc/sistemas reconf/Trab2/RegBank/RegBank.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "v_flag RegBank.vhd(31) " "Warning (10036): Verilog HDL or VHDL warning at RegBank.vhd(31): object \"v_flag\" assigned a value but never read" {  } { { "../Trab2/RegBank/RegBank.vhd" "" { Text "D:/Puc/sistemas reconf/Trab2/RegBank/RegBank.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:inst " "Info: Elaborating entity \"ULA\" for hierarchy \"ULA:inst\"" {  } { { "puc_241_esquema.bdf" "inst" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 320 1976 2136 448 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst7 " "Info: Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst7\"" {  } { { "puc_241_esquema.bdf" "inst7" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 432 1680 1792 520 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst7 " "Info: Elaborated megafunction instantiation \"BUSMUX:inst7\"" {  } { { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 432 1680 1792 520 "inst7" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst7 " "Info: Instantiated megafunction \"BUSMUX:inst7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Info: Parameter \"WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 432 1680 1792 520 "inst7" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst7\|lpm_mux:\$00000 " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst7\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst7\|lpm_mux:\$00000 BUSMUX:inst7 " "Info: Elaborated megafunction instantiation \"BUSMUX:inst7\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst7\"" {  } { { "busmux.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 432 1680 1792 520 "inst7" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_smc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_smc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_smc " "Info: Found entity 1: mux_smc" {  } { { "db/mux_smc.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/mux_smc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_smc BUSMUX:inst7\|lpm_mux:\$00000\|mux_smc:auto_generated " "Info: Elaborating entity \"mux_smc\" for hierarchy \"BUSMUX:inst7\|lpm_mux:\$00000\|mux_smc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_2k_16 rom_2k_16:inst11 " "Info: Elaborating entity \"rom_2k_16\" for hierarchy \"rom_2k_16:inst11\"" {  } { { "puc_241_esquema.bdf" "inst11" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 632 1432 1648 768 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_2k_16:inst11\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"rom_2k_16:inst11\|altsyncram:altsyncram_component\"" {  } { { "rom_2k_16.vhd" "altsyncram_component" { Text "D:/Puc/sistemas reconf/Trab4/rom_2k_16.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_2k_16:inst11\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"rom_2k_16:inst11\|altsyncram:altsyncram_component\"" {  } { { "rom_2k_16.vhd" "" { Text "D:/Puc/sistemas reconf/Trab4/rom_2k_16.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_2k_16:inst11\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"rom_2k_16:inst11\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file program-1.mif " "Info: Parameter \"init_file\" = \"program-1.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info: Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info: Parameter \"widthad_a\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rom_2k_16.vhd" "" { Text "D:/Puc/sistemas reconf/Trab4/rom_2k_16.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_me71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_me71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_me71 " "Info: Found entity 1: altsyncram_me71" {  } { { "db/altsyncram_me71.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/altsyncram_me71.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_me71 rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated " "Info: Elaborating entity \"altsyncram_me71\" for hierarchy \"rom_2k_16:inst11\|altsyncram:altsyncram_component\|altsyncram_me71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Prog_cnt Prog_cnt:inst1 " "Info: Elaborating entity \"Prog_cnt\" for hierarchy \"Prog_cnt:inst1\"" {  } { { "puc_241_esquema.bdf" "inst1" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 784 1080 1312 912 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stack Stack:inst3 " "Info: Elaborating entity \"Stack\" for hierarchy \"Stack:inst3\"" {  } { { "puc_241_esquema.bdf" "inst3" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 936 1080 1288 1064 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "port_io port_io:inst4 " "Info: Elaborating entity \"port_io\" for hierarchy \"port_io:inst4\"" {  } { { "puc_241_esquema.bdf" "inst4" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 464 592 752 592 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "latch port_io.vhd(79) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(79): signal \"latch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dir_reg port_io.vhd(81) " "Warning (10492): VHDL Process Statement warning at port_io.vhd(81): signal \"dir_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Trab3/port_io/port_io.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/port_io/port_io.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_256x8 ram_256x8:inst5 " "Info: Elaborating entity \"ram_256x8\" for hierarchy \"ram_256x8:inst5\"" {  } { { "puc_241_esquema.bdf" "inst5" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 296 600 752 424 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory ram_256x8.vhd(43) " "Warning (10492): VHDL Process Statement warning at ram_256x8.vhd(43): signal \"memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Trab3/ram_256x8/ram_256x8.vhd" "" { Text "D:/Puc/sistemas reconf/Trab3/ram_256x8/ram_256x8.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ULA:inst\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ULA:inst\|Add0\"" {  } { { "../Trab1/ULA/ULA.vhd" "Add0" { Text "D:/Puc/sistemas reconf/Trab1/ULA/ULA.vhd" 29 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"ULA:inst\|lpm_add_sub:Add0\"" {  } { { "../Trab1/ULA/ULA.vhd" "" { Text "D:/Puc/sistemas reconf/Trab1/ULA/ULA.vhd" 29 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULA:inst\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"ULA:inst\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Info: Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../Trab1/ULA/ULA.vhd" "" { Text "D:/Puc/sistemas reconf/Trab1/ULA/ULA.vhd" 29 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rpi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_rpi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rpi " "Info: Found entity 1: add_sub_rpi" {  } { { "db/add_sub_rpi.tdf" "" { Text "D:/Puc/sistemas reconf/Trab4/db/add_sub_rpi.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst10\[7\] busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"inst10\[7\]\" to the node \"busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]\" into an OR gate" {  } { { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst10\[6\] busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"inst10\[6\]\" to the node \"busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[6\]\" into an OR gate" {  } { { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst10\[5\] busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"inst10\[5\]\" to the node \"busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[5\]\" into an OR gate" {  } { { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst10\[4\] busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"inst10\[4\]\" to the node \"busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[4\]\" into an OR gate" {  } { { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst10\[3\] busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"inst10\[3\]\" to the node \"busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]\" into an OR gate" {  } { { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst10\[2\] RegBank:inst2\|regs " "Warning: Converted the fan-out from the tri-state buffer \"inst10\[2\]\" to the node \"RegBank:inst2\|regs\" into an OR gate" {  } { { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst10\[1\] RegBank:inst2\|regs " "Warning: Converted the fan-out from the tri-state buffer \"inst10\[1\]\" to the node \"RegBank:inst2\|regs\" into an OR gate" {  } { { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst10\[0\] busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"inst10\[0\]\" to the node \"busmux:inst9\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[0\]\" into an OR gate" {  } { { "puc_241_esquema.bdf" "" { Schematic "D:/Puc/sistemas reconf/Trab4/puc_241_esquema.bdf" { { 216 1000 1048 248 "inst10" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "puc_241:inst6\|pres_state.rst " "Info: Register \"puc_241:inst6\|pres_state.rst\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4284 " "Info: Implemented 4284 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Info: Implemented 43 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4207 " "Info: Implemented 4207 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "263 " "Info: Peak virtual memory: 263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 27 20:36:39 2024 " "Info: Processing ended: Thu Jun 27 20:36:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
