# do fma16.do
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 12:50:45 on Dec 05,2025
# vlog -lint fma16.sv testbench.sv fmaadd.sv fmaalign.sv fmaexpadd.sv fmamult.sv fmasign.sv unpack.sv lzc.sv rne.sv fmaflags.sv 
# -- Compiling module fma16
# -- Compiling module tb_fma16
# -- Compiling module fmaadd
# -- Compiling module fmaalign
# -- Compiling module fmaexpadd
# -- Compiling module fmamult
# -- Compiling module fmasign
# -- Compiling module unpack
# -- Compiling module lzc
# -- Compiling module rne
# -- Compiling module fmaflags
# 
# Top level modules:
# 	tb_fma16
# End time: 12:50:45 on Dec 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_fma16 
# Start time: 12:50:45 on Dec 05,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  ModelSim SE-64 2021.3 Jul 13 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_fma16(fast)
# Loading work.fma16(fast)
# Loading work.unpack(fast)
# Loading work.fmaexpadd(fast)
# Loading work.fmamult(fast)
# Loading work.fmasign(fast)
# Loading work.fmaalign(fast)
# Loading work.fmaadd(fast)
# Loading work.lzc(fast)
# Loading work.rne(fast)
# Loading work.fmaflags(fast)
# ** Warning: (vsim-PLI-3407) Too many data words read on line 30703 of file "tests/fma_special_rz.tv". (Current address [30001], address range [0:30000])    : testbench.sv(34)
#    Time: 0 ns  Iteration: 0  Instance: /tb_fma16
#           2     30001 tests completed with         56 errors
# ** Note: $stop    : testbench.sv(61)
#    Time: 300025 ns  Iteration: 1  Instance: /tb_fma16
# Break in Module tb_fma16 at testbench.sv line 61
# Stopped at testbench.sv line 61
# End time: 12:50:46 on Dec 05,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
