v 20150101 2
L 300 800 800 500 3 0 0 0 -1 -1
L 800 500 300 200 3 0 0 0 -1 -1
L 300 800 300 500 3 0 0 0 -1 -1
L 300 500 300 200 3 0 0 0 -1 -1
P 1100 500 800 500 1 0 0
{
T 1065 600 5 8 0 1 0 0 1
pinnumber=OUTW
T 865 350 5 8 0 1 0 0 1
pinseq=1
T 1065 600 5 8 0 1 0 0 1
pinlabel=OUTW
T 865 550 5 8 0 1 0 0 1
pintype=io
}
P 300 500 0 500 1 0 1
{
T 0 350 5 8 0 1 0 0 1
pinnumber=INW
T 100 550 5 8 0 1 0 0 1
pinseq=2
T 0 350 5 8 0 1 0 0 1
pinlabel=INW
T 350 450 5 8 0 1 0 0 1
pintype=io
}
P 0 900 300 900 1 0 0
{
T 100 750 5 8 0 1 0 0 1
pinnumber=3
T 100 750 5 8 0 1 0 0 1
pinseq=3
T 0 950 5 10 0 1 0 0 1
pinlabel=CONTROLW
T 650 650 5 8 0 1 0 0 1
pintype=io
}
L 600 900 600 650 3 0 0 0 -1 -1
L 300 900 600 900 3 0 0 0 -1 -1
T 850 750 2 10 0 1 0 0 1
device=bufif1
T 500 300 5 10 1 1 0 2 1
refdes=U?
T 0 1725 5 10 0 1 0 0 1
description=Buffer, FIFO
T 0 1150 2 10 0 1 0 0 1
comment=VERILOG_PORTS=POSITIONAL
T 0 1350 9 10 0 0 0 0 1
numslots=0
T 0 1550 9 10 0 0 0 0 1
footprint=none
