<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="31" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="1527" height="974" x="0" y="0" />
 <generation
   path=""
   simulation="VERILOG"
   greybox="0"
   clear_previous="0"
   block_symbol_file="0" />
</preferences>
