$comment
	File created using the following command:
		vcd file ALU.msim.vcd -direction
$end
$date
	Fri May 31 14:39:33 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ALU_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 2 " ALU_Sel [1:0] $end
$var reg 8 # B [7:0] $end
$var wire 1 $ NZVC [3] $end
$var wire 1 % NZVC [2] $end
$var wire 1 & NZVC [1] $end
$var wire 1 ' NZVC [0] $end
$var wire 1 ( Result [7] $end
$var wire 1 ) Result [6] $end
$var wire 1 * Result [5] $end
$var wire 1 + Result [4] $end
$var wire 1 , Result [3] $end
$var wire 1 - Result [2] $end
$var wire 1 . Result [1] $end
$var wire 1 / Result [0] $end
$var wire 1 0 sampler $end
$scope module i1 $end
$var wire 1 1 gnd $end
$var wire 1 2 vcc $end
$var wire 1 3 unknown $end
$var tri1 1 4 devclrn $end
$var tri1 1 5 devpor $end
$var tri1 1 6 devoe $end
$var wire 1 7 Result[0]~output_o $end
$var wire 1 8 Result[1]~output_o $end
$var wire 1 9 Result[2]~output_o $end
$var wire 1 : Result[3]~output_o $end
$var wire 1 ; Result[4]~output_o $end
$var wire 1 < Result[5]~output_o $end
$var wire 1 = Result[6]~output_o $end
$var wire 1 > Result[7]~output_o $end
$var wire 1 ? NZVC[0]~output_o $end
$var wire 1 @ NZVC[1]~output_o $end
$var wire 1 A NZVC[2]~output_o $end
$var wire 1 B NZVC[3]~output_o $end
$var wire 1 C ALU_Sel[0]~input_o $end
$var wire 1 D B[0]~input_o $end
$var wire 1 E A[0]~input_o $end
$var wire 1 F Add0~0_combout $end
$var wire 1 G Add1~0_combout $end
$var wire 1 H Result[0]~0_combout $end
$var wire 1 I ALU_Sel[1]~input_o $end
$var wire 1 J ALU_Sel[1]~inputclkctrl_outclk $end
$var wire 1 K Result[0]$latch~combout $end
$var wire 1 L B[1]~input_o $end
$var wire 1 M A[1]~input_o $end
$var wire 1 N Add1~1 $end
$var wire 1 O Add1~2_combout $end
$var wire 1 P Add0~1 $end
$var wire 1 Q Add0~2_combout $end
$var wire 1 R Result[1]~1_combout $end
$var wire 1 S Result[1]$latch~combout $end
$var wire 1 T B[2]~input_o $end
$var wire 1 U A[2]~input_o $end
$var wire 1 V Add0~3 $end
$var wire 1 W Add0~4_combout $end
$var wire 1 X Add1~3 $end
$var wire 1 Y Add1~4_combout $end
$var wire 1 Z Result[2]~2_combout $end
$var wire 1 [ Result[2]$latch~combout $end
$var wire 1 \ A[3]~input_o $end
$var wire 1 ] B[3]~input_o $end
$var wire 1 ^ Add0~5 $end
$var wire 1 _ Add0~6_combout $end
$var wire 1 ` Add1~5 $end
$var wire 1 a Add1~6_combout $end
$var wire 1 b Result[3]~3_combout $end
$var wire 1 c Result[3]$latch~combout $end
$var wire 1 d B[4]~input_o $end
$var wire 1 e A[4]~input_o $end
$var wire 1 f Add0~7 $end
$var wire 1 g Add0~8_combout $end
$var wire 1 h Add1~7 $end
$var wire 1 i Add1~8_combout $end
$var wire 1 j Result[4]~4_combout $end
$var wire 1 k Result[4]$latch~combout $end
$var wire 1 l A[5]~input_o $end
$var wire 1 m B[5]~input_o $end
$var wire 1 n Add1~9 $end
$var wire 1 o Add1~10_combout $end
$var wire 1 p Add0~9 $end
$var wire 1 q Add0~10_combout $end
$var wire 1 r Result[5]~5_combout $end
$var wire 1 s Result[5]$latch~combout $end
$var wire 1 t B[6]~input_o $end
$var wire 1 u A[6]~input_o $end
$var wire 1 v Add1~11 $end
$var wire 1 w Add1~12_combout $end
$var wire 1 x Add0~11 $end
$var wire 1 y Add0~12_combout $end
$var wire 1 z Result[6]~6_combout $end
$var wire 1 { Result[6]$latch~combout $end
$var wire 1 | A[7]~input_o $end
$var wire 1 } B[7]~input_o $end
$var wire 1 ~ Add0~13 $end
$var wire 1 !! Add0~14_combout $end
$var wire 1 "! Add1~13 $end
$var wire 1 #! Add1~14_combout $end
$var wire 1 $! Result[7]~7_combout $end
$var wire 1 %! Result[7]$latch~combout $end
$var wire 1 &! LessThan0~1_cout $end
$var wire 1 '! LessThan0~3_cout $end
$var wire 1 (! LessThan0~5_cout $end
$var wire 1 )! LessThan0~7_cout $end
$var wire 1 *! LessThan0~9_cout $end
$var wire 1 +! LessThan0~11_cout $end
$var wire 1 ,! LessThan0~13_cout $end
$var wire 1 -! LessThan0~14_combout $end
$var wire 1 .! Add0~15 $end
$var wire 1 /! Add0~16_combout $end
$var wire 1 0! NZVC[0]~0_combout $end
$var wire 1 1! NZVC[0]$latch~combout $end
$var wire 1 2! NZVC[1]~1_combout $end
$var wire 1 3! NZVC[1]~2_combout $end
$var wire 1 4! NZVC[1]$latch~combout $end
$var wire 1 5! NZVC[2]~3_combout $end
$var wire 1 6! NZVC[2]~4_combout $end
$var wire 1 7! NZVC[2]~5_combout $end
$var wire 1 8! NZVC[2]~6_combout $end
$var wire 1 9! NZVC[2]~7_combout $end
$var wire 1 :! NZVC[2]~8_combout $end
$var wire 1 ;! NZVC[2]$latch~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010001 !
b0 "
b0 #
0'
0&
0%
0$
1/
0.
0-
0,
1+
0*
1)
0(
x0
01
12
x3
14
15
16
17
08
09
0:
1;
0<
1=
0>
0?
0@
0A
0B
0C
0D
1E
1F
1G
1H
0I
0J
1K
0L
0M
1N
0O
0P
0Q
0R
0S
0T
0U
1V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
1`
0a
0b
0c
0d
1e
1f
1g
0h
1i
1j
1k
0l
0m
1n
0o
0p
0q
0r
0s
0t
1u
0v
1w
1x
1y
1z
1{
0|
0}
0~
0!!
1"!
0#!
0$!
0%!
0&!
1'!
0(!
1)!
0*!
1+!
0,!
0-!
1.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
$end
#1000000
