verilog work "ALU.v"
verilog work "CPU.v"
verilog work "test_CPU_phase2.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
