$date
	Tue Jun 20 11:03:53 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module adder $end
$var wire 4 ! A [3:0] $end
$var wire 4 " B [3:0] $end
$var wire 5 # X [4:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 #
b1010 "
b101 !
$end
#2001
b1000 "
b1011 #
b11 !
#4001
b110 "
b1000 #
b10 !
#6001
b11 "
b1111 #
b1100 !
#8001
b1100 "
b11011 #
b1111 !
#10001
b1110 "
b10010 #
b100 !
#12001
b1 "
b1010 #
b1001 !
#14001
b0 "
b10 #
b10 !
#16001
b1011 "
b11010 #
b1111 !
#18001
b1101 "
b1111 #
b10 !
#20001
b1101 #
b0 !
#22002
