[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~BidirectionalTester2DTabulate|PassthroughModule",
    "duplicate":"~BidirectionalTester2DTabulate|BidirectionalTester2DTabulate/PassthroughModule:PassthroughModule",
    "index":0.5
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~BidirectionalTester2DTabulate|PassthroughModule_1",
    "duplicate":"~BidirectionalTester2DTabulate|BidirectionalTester2DTabulate/PassthroughModule_1:PassthroughModule",
    "index":0.625
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~BidirectionalTester2DTabulate|PassthroughModule_2",
    "duplicate":"~BidirectionalTester2DTabulate|BidirectionalTester2DTabulate/PassthroughModule_2:PassthroughModule",
    "index":0.75
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~BidirectionalTester2DTabulate|PassthroughModule_3",
    "duplicate":"~BidirectionalTester2DTabulate|BidirectionalTester2DTabulate/PassthroughModule_3:PassthroughModule",
    "index":0.875
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"/Users/caizhongxuan/Chisel/1_code/chisel3/test_run_dir/BidirectionalTester2DTabulate/20220329153352504355469768411724"
  }
]